{
	"Encoding": [
		"[arm-data-processing-immediate]=           conditional|00|1|[opcode]|[s]|[rn]|[rd]|[immediate12]",
		"[arm-data-processing-rotate-immediate]=    conditional|00|1|[opcode]|[s]|[rn]|[rd]|[rotate]|[immediate]",
		"[arm-data-processing-shift-amount]=        conditional|00|0|[opcode]|[s]|[rn]|[rd]|[shiftamount]|[shifttype]|0|[rm]",
		"[arm-data-processing-shift-register]=      conditional|00|0|[opcode]|[s]|[rn]|[rd]|[rs]|0|[shifttype]|1|[rm]",

		"[arm-single-data-transfer-immediate]=      conditional|01|[i]|[p]|[u]|[b]|[w]|[l]|[rn]|[rd]|[offset]",
		"[arm-single-data-transfer-shift-register]= conditional|01|[i]|[p]|[u]|[b]|[w]|[l]|[rn]|[rd]|[shiftamount]|[shifttype]|0|[rm]",

		"[arm-halfword-data-transfer-immediate]=    conditional|000|[p]|[u]|1|[w]|[l]|[rn]|[rd]|[offsethigh]|1|[s]|[h]|1|[offsetlow]",
		"[arm-halfword-data-transfer-register]=     conditional|000|[p]|[u]|0|[w]|[l]|[rn]|[rd]|0000|1|[s]|[h]|1|[rm]"
	],
	"Instructions": [
		{
			"Name": "Adc",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Addition with Carry",
			"OpcodeEncodingAppend": "s=status:status,opcode=0101,rd=reg4:r,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "AdcImm",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Addition with Carry",
			"OpcodeEncodingAppend": "s=status:status,opcode=0101,rd=reg4:r,rn=reg4:o1,immediate12=imm12:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-data-processing-immediate]"
				}
			]
		},
		{
			"Name": "AdcImmShift",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "Addition with Carry",
			"OpcodeEncodingAppend": "s=status:status,opcode=0101,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,shiftamount=imm5:o3,shifttype=imm2:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant][constant]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "AdcRegShift",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "Addition with Carry",
			"OpcodeEncodingAppend": "s=status:status,opcode=0101,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=imm2:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "Add",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Addition",
			"OpcodeEncodingAppend": "s=status:status,opcode=0100,rd=reg4:r,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "AddImm",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Addition",
			"OpcodeEncodingAppend": "s=status:status,opcode=0100,rd=reg4:r,rn=reg4:o1,immediate12=imm12:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-data-processing-immediate]"
				}
			]
		},
		{
			"Name": "AddImmShift",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "Addition",
			"OpcodeEncodingAppend": "s=status:status,opcode=0100,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,shiftamount=imm5:o3,shifttype=imm2:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant][constant]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "AddRegShift",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "Addition",
			"OpcodeEncodingAppend": "s=status:status,opcode=0100,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=imm2:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "And",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "And",
			"OpcodeEncodingAppend": "s=status:status,opcode=0000,rd=reg4:r,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "AndImm",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "And",
			"OpcodeEncodingAppend": "s=status:status,opcode=0000,rd=reg4:r,rn=reg4:o1,immediate12=imm12:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-data-processing-immediate]"
				}
			]
		},
		{
			"Name": "AndImmShift",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "And",
			"OpcodeEncodingAppend": "s=status:status,opcode=0000,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,shiftamount=imm5:o3,shifttype=imm2:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant][constant]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "AndRegShift",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "And",
			"OpcodeEncodingAppend": "s=status:status,opcode=0000,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=imm2:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "Bic",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=status:status,opcode=1110,rd=reg4:r,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "BicImm",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=status:status,opcode=1110,rd=reg4:r,rn=reg4:o1,immediate12=imm12:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-data-processing-immediate]"
				}
			]
		},
		{
			"Name": "BicImmShift",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=status:status,opcode=1110,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,shiftamount=imm5:o3,shifttype=imm2:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant][constant]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "BicRegShift",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=status:status,opcode=1110,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=imm2:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "Cmn",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "CNZV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 0,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=1011,rd=0000,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "CmnImm",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "CNZV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 0,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=1011,rd=0000,rn=reg4:o1,immediate12=imm12:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-data-processing-immediate]"
				}
			]
		},
		{
			"Name": "CmnImmShift",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "CNZV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 0,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=1011,rd=0000,rn=reg4:o1,rm=reg4:o2,shiftamount=imm5:o3,shifttype=imm2:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant][constant]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "CmnRegShift",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "CNZV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 0,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=1011,rd=0000,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=imm2:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "Cmp",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "CNZV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 0,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=1010,rd=0000,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "CmpImm",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "CNZV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 0,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=1010,rd=0000,rn=reg4:o1,immediate12=imm12:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-data-processing-immediate]"
				}
			]
		},
		{
			"Name": "CmpImmShift",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "CNZV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 0,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=1010,rd=0000,rn=reg4:o1,rm=reg4:o2,shiftamount=imm5:o3,shifttype=imm2:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant][constant]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "CmpRegShift",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "CNZV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 0,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=1010,rd=0000,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=imm2:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "Eor",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Exclusive OR",
			"OpcodeEncodingAppend": "s=status:status,opcode=0001,rd=reg4:r,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "EorImm",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Exclusive OR",
			"OpcodeEncodingAppend": "s=status:status,opcode=0001,rd=reg4:r,rn=reg4:o1,immediate12=imm12:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-data-processing-immediate]"
				}
			]
		},
		{
			"Name": "EorImmShift",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "Exclusive OR",
			"OpcodeEncodingAppend": "s=status:status,opcode=0001,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,shiftamount=imm5:o3,shifttype=imm2:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant][constant]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "EorRegShift",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "Exclusive OR",
			"OpcodeEncodingAppend": "s=status:status,opcode=0001,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=imm2:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "Mvn",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Not",
			"OpcodeEncodingAppend": "s=status:status,opcode=1111,rd=reg4:r,rn=0000,shiftamount=00000,shifttype=00,rm=reg4:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "MvnImm",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Not",
			"OpcodeEncodingAppend": "s=status:status,opcode=1111,rd=reg4:r,rn=0000,immediate12=imm12:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-data-processing-immediate]"
				}
			]
		},
		{
			"Name": "MvnImmShift",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "Not",
			"OpcodeEncodingAppend": "s=status:status,opcode=1111,rd=reg4:r,rn=0000,rm=reg4:o2,shiftamount=imm5:o3,shifttype=imm2:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant][constant]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "MvnRegShift",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "Not",
			"OpcodeEncodingAppend": "s=status:status,opcode=1111,rd=reg4:r,rn=0000,rm=reg4:o2,rs=reg4:o3,shifttype=imm2:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "Orr",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Or",
			"OpcodeEncodingAppend": "s=status:status,opcode=1100,rd=reg4:r,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "OrrImm",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Or",
			"OpcodeEncodingAppend": "s=status:status,opcode=1100,rd=reg4:r,rn=reg4:o1,immediate12=imm12:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-data-processing-immediate]"
				}
			]
		},
		{
			"Name": "OrrImmShift",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "Or",
			"OpcodeEncodingAppend": "s=status:status,opcode=1100,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,shiftamount=imm5:o3,shifttype=imm2:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant][constant]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "OrrRegShift",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "Or",
			"OpcodeEncodingAppend": "s=status:status,opcode=1100,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=imm2:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "Rsb",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=status:status,opcode=0011,rd=reg4:r,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "RsbImm",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=status:status,opcode=0011,rd=reg4:r,rn=reg4:o1,immediate12=imm12:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-data-processing-immediate]"
				}
			]
		},
		{
			"Name": "RsbImmShift",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=status:status,opcode=0011,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,shiftamount=imm5:o3,shifttype=imm2:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant][constant]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "RsbRegShift",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=status:status,opcode=0011,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=imm2:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "Rsc",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=status:status,opcode=0111,rd=reg4:r,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "RscImm",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=status:status,opcode=0111,rd=reg4:r,rn=reg4:o1,immediate12=imm12:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-data-processing-immediate]"
				}
			]
		},
		{
			"Name": "RscImmShift",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=status:status,opcode=0111,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,shiftamount=imm5:o3,shifttype=imm2:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant][constant]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "RscRegShift",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=status:status,opcode=0111,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=imm2:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "Sbc",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Subtract with Carry",
			"OpcodeEncodingAppend": "s=status:status,opcode=0110,rd=reg4:r,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "SbcImm",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Subtract with Carry",
			"OpcodeEncodingAppend": "s=status:status,opcode=0110,rd=reg4:r,rn=reg4:o1,immediate12=imm12:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-data-processing-immediate]"
				}
			]
		},
		{
			"Name": "SbcImmShift",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "Subtract with Carry",
			"OpcodeEncodingAppend": "s=status:status,opcode=0110,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,shiftamount=imm5:o3,shifttype=imm2:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant][constant]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "SbcRegShift",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "Subtract with Carry",
			"OpcodeEncodingAppend": "s=status:status,opcode=0110,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=imm2:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "Sub",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Subtraction",
			"OpcodeEncodingAppend": "s=status:status,opcode=0010,rd=reg4:r,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "SubImm",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Subtraction",
			"OpcodeEncodingAppend": "s=status:status,opcode=0010,rd=reg4:r,rn=reg4:o1,immediate12=imm12:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-data-processing-immediate]"
				}
			]
		},
		{
			"Name": "SubImmShift",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "Subtraction",
			"OpcodeEncodingAppend": "s=status:status,opcode=0010,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,shiftamount=imm5:o3,shifttype=imm2:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant][constant]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "SubRegShift",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "Subtraction",
			"OpcodeEncodingAppend": "s=status:status,opcode=0010,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=imm2:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "Teq",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "CNZV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 0,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=1001,rd=0000,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "TeqImm",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "CNZV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 0,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=1001,rd=0000,rn=reg4:o1,immediate12=imm12:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-data-processing-immediate]"
				}
			]
		},
		{
			"Name": "TeqImmShift",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "CNZV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 0,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=1001,rd=0000,rn=reg4:o1,rm=reg4:o2,shiftamount=imm5:o3,shifttype=imm2:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant][constant]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "TeqRegShift",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "CNZV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 0,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=1001,rd=0000,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=imm2:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "Tst",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "CNZV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 0,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=1000,rd=0000,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "TstImm",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "CNZV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 0,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=1000,rd=0000,rn=reg4:o1,immediate12=imm12:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-data-processing-immediate]"
				}
			]
		},
		{
			"Name": "TstImmShift",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "CNZV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 0,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=1000,rd=0000,rn=reg4:o1,rm=reg4:o2,shiftamount=imm5:o3,shifttype=imm2:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant][constant]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "TstRegShift",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "CNZV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 0,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=1000,rd=0000,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=imm2:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "Bl",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "CNZV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 1,
			"ResultCount": 0,
			"Description": "Call a subroutine",
			"OpcodeEncoding": [
				{
					"Condition": "[constant]",
					"Encoding": "conditional|1011|rel24:label"
				}
			]
		},
		{
			"Name": "B",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "CNZV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 1,
			"ResultCount": 0,
			"Description": "Call a subroutine",
			"OpcodeEncoding": [
				{
					"Condition": "[constant]",
					"Encoding": "conditional|1010|rel24:label"
				}
			]
		},
		{
			"Name": "Bx",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "CNZV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 1,
			"ResultCount": 0,
			"Description": "Branch to target address",
			"OpcodeEncoding": [
				{
					"Condition": "[register]",
					"Encoding": "conditional|0001|0010|1111|1111|0001|reg4:o1"
				}
			]
		},
		{
			"Name": "Bkpt",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Breakpoint instruction",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Dmb",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Data Memory Barrier",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Dsb",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Data Synchronization Barrier",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Isb",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Instruction Synchronization Barrier",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Ldm",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Load Multiple",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Ldmfd",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Load Multiple Full Descending",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Ldmia",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Load Multiple Increment After",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Ldr32",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "CNZV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Single Data Transfer",
			"OpcodeEncodingAppend": "s=status:status,rd=reg4:r,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2,i=0,p=0,l=1,w=0,b=0,u=imm1:o3",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant]",
					"Encoding": "[arm-single-data-transfer-shift-register]"
				}
			]
		},
		{
			"Name": "LdrUp32",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "CNZV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Single Data Transfer",
			"OpcodeEncodingAppend": "s=status:status,rd=reg4:r,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2,i=0,p=0,l=1,w=0,b=0,u=1",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-single-data-transfer-shift-register]"
				}
			]
		},
		{
			"Name": "LdrDown32",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "CNZV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Single Data Transfer",
			"OpcodeEncodingAppend": "s=status:status,rd=reg4:r,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2,i=0,p=0,l=1,w=0,b=0,u=0",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-single-data-transfer-shift-register]"
				}
			]
		},
		{
			"Name": "Ldr8",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "CNZV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Single Data Transfer",
			"OpcodeEncodingAppend": "s=status:status,rd=reg4:r,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2,i=0,p=0,l=1,w=0,b=1,u=imm1:o3",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant]",
					"Encoding": "[arm-single-data-transfer-shift-register]"
				}
			]
		},
		{
			"Name": "LdrUp8",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "CNZV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Single Data Transfer",
			"OpcodeEncodingAppend": "s=status:status,rd=reg4:r,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2,i=0,p=0,l=1,w=0,b=1,u=1",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-single-data-transfer-shift-register]"
				}
			]
		},
		{
			"Name": "LdrDown8",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "CNZV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Single Data Transfer",
			"OpcodeEncodingAppend": "s=status:status,rd=reg4:r,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2,i=0,p=0,l=1,w=0,b=1,u=0",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-single-data-transfer-shift-register]"
				}
			]
		},
		{
			"Name": "LdrImm32",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "CNZV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Single Data Transfer",
			"OpcodeEncodingAppend": "s=status:status,rd=reg4:r,rn=reg4:o1,i=1,p=0,l=1,w=0,b=0,offset=imm12:o2,u=imm1:o3",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant][constant]",
					"Encoding": "[arm-single-data-transfer-shift-register]"
				}
			]
		},
		{
			"Name": "LdrUpImm32",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "CNZV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Single Data Transfer",
			"OpcodeEncodingAppend": "s=status:status,rd=reg4:r,rn=reg4:o1,i=1,p=0,l=1,w=0,b=0,offset=imm12:o2,u=1",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-single-data-transfer-shift-register]"
				}
			]
		},
		{
			"Name": "LdrDownImm32",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "CNZV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Single Data Transfer",
			"OpcodeEncodingAppend": "s=status:status,rd=reg4:r,rn=reg4:o1,i=1,p=0,l=1,w=0,b=0,offset=imm12:o2,u=0",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-single-data-transfer-shift-register]"
				}
			]
		},
		{
			"Name": "LdrImm8",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "CNZV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Single Data Transfer",
			"OpcodeEncodingAppend": "s=status:status,rd=reg4:r,rn=reg4:o1,i=1,p=0,l=1,w=0,b=1,offset=imm12:o2,u=imm1:o3",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant][constant]",
					"Encoding": "[arm-single-data-transfer-shift-register]"
				}
			]
		},
		{
			"Name": "LdrUpImm8",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "CNZV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Single Data Transfer",
			"OpcodeEncodingAppend": "s=status:status,rd=reg4:r,rn=reg4:o1,i=1,p=0,l=1,w=0,b=1,offset=imm12:o2,u=1",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-single-data-transfer-shift-register]"
				}
			]
		},
		{
			"Name": "LdrDownImm8",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "CNZV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Single Data Transfer",
			"OpcodeEncodingAppend": "s=status:status,rd=reg4:r,rn=reg4:o1,i=1,p=0,l=1,w=0,b=1,offset=imm12:o2,u=0",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-single-data-transfer-shift-register]"
				}
			]
		},
		{
			"Name": "Ldr16",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "CNZV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Halfword Data Transfer",
			"OpcodeEncodingAppend": "s=status:status,rd=reg4:r,rn=reg4:o1,s=S,h=1,rm=reg4:o2,i=0,p=0,l=1,w=0,b=1,u=imm1:o3,s=0,h=1",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant]",
					"Encoding": "[arm-halfword-data-transfer-register]"
				}
			]
		},
		{
			"Name": "LdrUp16",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "CNZV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Halfword Data Transfer",
			"OpcodeEncodingAppend": "s=status:status,rd=reg4:r,rn=reg4:o1,s=S,h=1,rm=reg4:o2,i=0,p=0,l=1,w=0,b=1,u=1,s=0,h=1",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-halfword-data-transfer-register]"
				}
			]
		},
		{
			"Name": "LdrDown16",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "CNZV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Halfword Data Transfer",
			"OpcodeEncodingAppend": "s=status:status,rd=reg4:r,rn=reg4:o1,s=S,h=1,rm=reg4:o2,i=0,p=0,l=1,w=0,b=1,u=0,s=0,h=1",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-halfword-data-transfer-register]"
				}
			]
		},
		{
			"Name": "LdrImm16",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "CNZV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Halfword Data Transfer",
			"OpcodeEncodingAppend": "s=status:status,rd=reg4:r,rn=reg4:o1,i=1,p=0,l=1,w=0,b=0,offsethigh=imm4hn:o2,offsetlow=imm4:o2,u=imm1:o3,s=0,h=1",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-halfword-data-transfer-immediate]"
				}
			]
		},
		{
			"Name": "LdrUpImm16",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "CNZV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Halfword Data Transfer",
			"OpcodeEncodingAppend": "s=status:status,rd=reg4:r,rn=reg4:o1,i=1,p=0,l=1,w=0,b=0,offsethigh=imm4hn:o2,offsetlow=imm4:o2,u=1,s=0,h=1",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-halfword-data-transfer-immediate]"
				}
			]
		},
		{
			"Name": "LdrDownImm16",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "CNZV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Halfword Data Transfer",
			"OpcodeEncodingAppend": "s=status:status,rd=reg4:r,rn=reg4:o1,i=1,p=0,l=1,w=0,b=0,offsethigh=imm4hn:o2,offsetlow=imm4:o2,u=0,s=0,h=1",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-halfword-data-transfer-immediate]"
				}
			]
		},
		{
			"Name": "LdrS16",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "CNZV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Halfword Data Transfer",
			"OpcodeEncodingAppend": "s=status:status,rd=reg4:r,rn=reg4:o1,s=S,h=1,rm=reg4:o2,i=0,p=0,l=1,w=0,b=0,u=imm1:o3,s=1,h=1",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant]",
					"Encoding": "[arm-halfword-data-transfer-register]"
				}
			]
		},
		{
			"Name": "LdrUpS16",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "CNZV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Halfword Data Transfer",
			"OpcodeEncodingAppend": "s=status:status,rd=reg4:r,rn=reg4:o1,s=S,h=1,rm=reg4:o2,i=0,p=0,l=1,w=0,b=0,u=1,s=1,h=1",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-halfword-data-transfer-register]"
				}
			]
		},
		{
			"Name": "LdrDownS16",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "CNZV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Halfword Data Transfer",
			"OpcodeEncodingAppend": "s=status:status,rd=reg4:r,rn=reg4:o1,s=S,h=1,rm=reg4:o2,i=0,p=0,l=1,w=0,b=0,u=0,s=1,h=1",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-halfword-data-transfer-register]"
				}
			]
		},
		{
			"Name": "LdrImmS16",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "CNZV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Halfword Data Transfer",
			"OpcodeEncodingAppend": "s=status:status,rd=reg4:r,rn=reg4:o1,i=1,p=0,l=1,w=0,b=1,offsethigh=imm4hn:o2,offsetlow=imm4:o2,u=imm1:o3,s=1,h=1",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-halfword-data-transfer-immediate]"
				}
			]
		},
		{
			"Name": "LdrUpImmS16",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "CNZV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Halfword Data Transfer",
			"OpcodeEncodingAppend": "s=status:status,rd=reg4:r,rn=reg4:o1,i=1,p=0,l=1,w=0,b=1,offsethigh=imm4hn:o2,offsetlow=imm4:o2,u=1,s=1,h=1",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-halfword-data-transfer-immediate]"
				}
			]
		},
		{
			"Name": "LdrDownImmS16",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "CNZV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Halfword Data Transfer",
			"OpcodeEncodingAppend": "s=status:status,rd=reg4:r,rn=reg4:o1,i=1,p=0,l=1,w=0,b=1,offsethigh=imm4hn:o2,offsetlow=imm4:o2,u=0,s=1,h=1",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-halfword-data-transfer-immediate]"
				}
			]
		},
		{
			"Name": "LdrS8",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "CNZV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Byte Data Transfer",
			"OpcodeEncodingAppend": "s=status:status,rd=reg4:r,rn=reg4:o1,s=S,h=0,rm=reg4:o2,i=0,p=0,l=1,w=0,b=0,u=imm1:o3,s=1,h=0",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant]",
					"Encoding": "[arm-halfword-data-transfer-register]"
				}
			]
		},
		{
			"Name": "LdrUpS8",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "CNZV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Byte Data Transfer",
			"OpcodeEncodingAppend": "s=status:status,rd=reg4:r,rn=reg4:o1,s=S,h=0,rm=reg4:o2,i=0,p=0,l=1,w=0,b=0,u=1,s=1,h=0",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-halfword-data-transfer-register]"
				}
			]
		},
		{
			"Name": "LdrDownS8",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "CNZV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Byte Data Transfer",
			"OpcodeEncodingAppend": "s=status:status,rd=reg4:r,rn=reg4:o1,s=S,h=0,rm=reg4:o2,i=0,p=0,l=1,w=0,b=0,u=0,s=1,h=0",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-halfword-data-transfer-register]"
				}
			]
		},
		{
			"Name": "LdrImmS8",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "CNZV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Byte Data Transfer",
			"OpcodeEncodingAppend": "s=status:status,rd=reg4:r,rn=reg4:o1,i=1,p=0,l=1,w=0,b=1,offsethigh=imm4hn:o2,offsetlow=imm4:o2,u=imm1:o3,s=1,h=0",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-halfword-data-transfer-immediate]"
				}
			]
		},
		{
			"Name": "LdrUpImmS8",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "CNZV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Byte Data Transfer",
			"OpcodeEncodingAppend": "s=status:status,rd=reg4:r,rn=reg4:o1,i=1,p=0,l=1,w=0,b=1,offsethigh=imm4hn:o2,offsetlow=imm4:o2,u=1,s=1,h=0",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-halfword-data-transfer-immediate]"
				}
			]
		},
		{
			"Name": "LdrDownImmS8",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "CNZV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Byte Data Transfer",
			"OpcodeEncodingAppend": "s=status:status,rd=reg4:r,rn=reg4:o1,i=1,p=0,l=1,w=0,b=1,offsethigh=imm4hn:o2,offsetlow=imm4:o2,u=0,s=1,h=0",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-halfword-data-transfer-immediate]"
				}
			]
		},
		{
			"Name": "Mrs",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Status register access",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Msr",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Status register access",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Mul",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Nop",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "CNZV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 0,
			"ResultCount": 0,
			"Description": "No Operation",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0xBF00"
				}
			]
		},
		{
			"Name": "Pop",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Pop multiple registers off the stack",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Push",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Push multiple registers onto the stack",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Rev",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Byte-Reverse Word",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Rev16",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Byte-Reverse Packed Halfword",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Revsh",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Byte-Reverse Signed Halfword",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},

		{
			"Name": "Sev",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Send Event",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Stm",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Store Multiple",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Stmea",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Store Multiple Empty Ascending",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Stmia",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Store Multiple Increment After",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Str",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Store 32-bit word",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Strb",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Store 8-bit byte",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Strh",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Store 16-bit halfword",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Svc",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Supervisor Call",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Swi",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Supervisor Call",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Sxtb",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Signed Extend Byte",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Sxth",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Signed Extend Halfword",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Uxtb",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Unsigned Extend Byte",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Uxth",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Unsigned Extend Halfword",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Wfe",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Wait for Event",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Wfi",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Wait for Interrupt",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Yield",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Yield",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "MovtImm",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "MovtImm",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant]",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "MovkImm",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "MovtImm",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant]",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Mov",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=status:status,opcode=1101,rd=reg4:r,rn=0000,shiftamount=00000,shifttype=00,rm=reg4:o1",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "MovImm",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=status:status,opcode=1101,rd=reg4:r,rn=0000,immediate12=imm12:o1",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-data-processing-immediate]"
				}
			]
		},
		{
			"Name": "MovImmShift",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "C",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=status:status,opcode=1101,rd=reg4:r,rn=0000,rm=reg4:o1,shiftamount=imm5:o2,shifttype=reg4:o3",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant][constant]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "MovRegShift",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "C",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=status:status,opcode=1101,rd=reg4:r,rn=0000,rm=reg4:o1,rs=reg4:o2,shifttype=reg4:o3",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "Lsl",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "C",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Logical Shift Left",
			"OpcodeEncodingAppend": "s=status:status,opcode=1101,rd=reg4:r,rn=0000,rm=reg4:o1,rs=reg4:o2,shifttype=00",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "LslImm",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "C",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Logical Shift Left",
			"OpcodeEncodingAppend": "s=status:status,opcode=1101,rd=reg4:r,rn=0000,rm=reg4:o1,shiftamount=imm5:o2,shifttype=00",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "Lsr",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "C",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Logical Shift Right",
			"OpcodeEncodingAppend": "s=status:status,opcode=1101,rd=reg4:r,rn=0000,rm=reg4:o1,rs=reg4:o2,shifttype=01",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "LsrImm",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "C",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Logical Shift Right",
			"OpcodeEncodingAppend": "s=status:status,opcode=1101,rd=reg4:r,rn=0000,rm=reg4:o1,shiftamount=imm5:o2,shifttype=01",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "Asr",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "C",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Arthmetic Shift Right",
			"OpcodeEncodingAppend": "s=status:status,opcode=1101,rd=reg4:r,rn=0000,rm=reg4:o1,rs=reg4:o2,shifttype=10",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "AsrImm",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "C",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Arthmetic Shift Right",
			"OpcodeEncodingAppend": "s=status:status,opcode=1101,rd=reg4:r,rn=0000,rm=reg4:o1,shiftamount=imm5:o2,shifttype=10",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "Ror",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "C",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Rotate Right",
			"OpcodeEncodingAppend": "s=status:status,opcode=1101,rd=reg4:r,rn=0000,rm=reg4:o1,rs=reg4:o2,shifttype=11",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "RorImm",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "C",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Rotate Right",
			"OpcodeEncodingAppend": "s=status:status,opcode=1101,rd=reg4:r,rn=0000,rm=reg4:o1,shiftamount=imm5:o2,shifttype=11",
			"OpcodeEncoding": [
				{
					"Condition": "[register][constant]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		}
	]
}
