\hypertarget{struct__hw__sim__fcfg1_1_1__hw__sim__fcfg1__bitfields}{}\section{\+\_\+hw\+\_\+sim\+\_\+fcfg1\+:\+:\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields Struct Reference}
\label{struct__hw__sim__fcfg1_1_1__hw__sim__fcfg1__bitfields}\index{\+\_\+hw\+\_\+sim\+\_\+fcfg1\+::\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+fcfg1\+::\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__fcfg1_1_1__hw__sim__fcfg1__bitfields_a02464d1d55fc676c408248a6cb561f3e}{F\+L\+A\+S\+H\+D\+IS}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__fcfg1_1_1__hw__sim__fcfg1__bitfields_a6d3fc60e43b899097b836467ca65287b}{F\+L\+A\+S\+H\+D\+O\+ZE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__fcfg1_1_1__hw__sim__fcfg1__bitfields_a03d3b7a95f79d75a50b697d1bbbaffa2}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 6
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__fcfg1_1_1__hw__sim__fcfg1__bitfields_a6d3f9fa91fcb6abd57de2fb47de4ddd4}{D\+E\+P\+A\+RT}\+: 4
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__fcfg1_1_1__hw__sim__fcfg1__bitfields_abe12973255f523fe5ca23a447478cab0}{R\+E\+S\+E\+R\+V\+E\+D1}\+: 4
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__fcfg1_1_1__hw__sim__fcfg1__bitfields_a52b2ae3381d3cc5af3e243e98d784cb4}{E\+E\+S\+I\+ZE}\+: 4
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__fcfg1_1_1__hw__sim__fcfg1__bitfields_a3b919aa023e571dbac99cf72990ccc6f}{R\+E\+S\+E\+R\+V\+E\+D2}\+: 4
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__fcfg1_1_1__hw__sim__fcfg1__bitfields_ab0f30fab4ba56c025be61d24f24a8da3}{P\+F\+S\+I\+ZE}\+: 4
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__fcfg1_1_1__hw__sim__fcfg1__bitfields_a3c09c64729ac111516d9b33104320f27}{N\+V\+M\+S\+I\+ZE}\+: 4
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+sim\+\_\+fcfg1\+::\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+fcfg1\+::\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields}!D\+E\+P\+A\+RT@{D\+E\+P\+A\+RT}}
\index{D\+E\+P\+A\+RT@{D\+E\+P\+A\+RT}!\+\_\+hw\+\_\+sim\+\_\+fcfg1\+::\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+fcfg1\+::\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{D\+E\+P\+A\+RT}{DEPART}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+fcfg1\+::\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields\+::\+D\+E\+P\+A\+RT}\hypertarget{struct__hw__sim__fcfg1_1_1__hw__sim__fcfg1__bitfields_a6d3f9fa91fcb6abd57de2fb47de4ddd4}{}\label{struct__hw__sim__fcfg1_1_1__hw__sim__fcfg1__bitfields_a6d3f9fa91fcb6abd57de2fb47de4ddd4}
\mbox{[}11\+:8\mbox{]} Flex\+N\+VM partition \index{\+\_\+hw\+\_\+sim\+\_\+fcfg1\+::\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+fcfg1\+::\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields}!E\+E\+S\+I\+ZE@{E\+E\+S\+I\+ZE}}
\index{E\+E\+S\+I\+ZE@{E\+E\+S\+I\+ZE}!\+\_\+hw\+\_\+sim\+\_\+fcfg1\+::\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+fcfg1\+::\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{E\+E\+S\+I\+ZE}{EESIZE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+fcfg1\+::\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields\+::\+E\+E\+S\+I\+ZE}\hypertarget{struct__hw__sim__fcfg1_1_1__hw__sim__fcfg1__bitfields_a52b2ae3381d3cc5af3e243e98d784cb4}{}\label{struct__hw__sim__fcfg1_1_1__hw__sim__fcfg1__bitfields_a52b2ae3381d3cc5af3e243e98d784cb4}
\mbox{[}19\+:16\mbox{]} E\+E\+P\+R\+OM size \index{\+\_\+hw\+\_\+sim\+\_\+fcfg1\+::\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+fcfg1\+::\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields}!F\+L\+A\+S\+H\+D\+IS@{F\+L\+A\+S\+H\+D\+IS}}
\index{F\+L\+A\+S\+H\+D\+IS@{F\+L\+A\+S\+H\+D\+IS}!\+\_\+hw\+\_\+sim\+\_\+fcfg1\+::\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+fcfg1\+::\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+D\+IS}{FLASHDIS}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+fcfg1\+::\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields\+::\+F\+L\+A\+S\+H\+D\+IS}\hypertarget{struct__hw__sim__fcfg1_1_1__hw__sim__fcfg1__bitfields_a02464d1d55fc676c408248a6cb561f3e}{}\label{struct__hw__sim__fcfg1_1_1__hw__sim__fcfg1__bitfields_a02464d1d55fc676c408248a6cb561f3e}
\mbox{[}0\mbox{]} Flash Disable \index{\+\_\+hw\+\_\+sim\+\_\+fcfg1\+::\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+fcfg1\+::\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields}!F\+L\+A\+S\+H\+D\+O\+ZE@{F\+L\+A\+S\+H\+D\+O\+ZE}}
\index{F\+L\+A\+S\+H\+D\+O\+ZE@{F\+L\+A\+S\+H\+D\+O\+ZE}!\+\_\+hw\+\_\+sim\+\_\+fcfg1\+::\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+fcfg1\+::\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{F\+L\+A\+S\+H\+D\+O\+ZE}{FLASHDOZE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+fcfg1\+::\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields\+::\+F\+L\+A\+S\+H\+D\+O\+ZE}\hypertarget{struct__hw__sim__fcfg1_1_1__hw__sim__fcfg1__bitfields_a6d3fc60e43b899097b836467ca65287b}{}\label{struct__hw__sim__fcfg1_1_1__hw__sim__fcfg1__bitfields_a6d3fc60e43b899097b836467ca65287b}
\mbox{[}1\mbox{]} Flash Doze \index{\+\_\+hw\+\_\+sim\+\_\+fcfg1\+::\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+fcfg1\+::\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields}!N\+V\+M\+S\+I\+ZE@{N\+V\+M\+S\+I\+ZE}}
\index{N\+V\+M\+S\+I\+ZE@{N\+V\+M\+S\+I\+ZE}!\+\_\+hw\+\_\+sim\+\_\+fcfg1\+::\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+fcfg1\+::\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{N\+V\+M\+S\+I\+ZE}{NVMSIZE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+fcfg1\+::\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields\+::\+N\+V\+M\+S\+I\+ZE}\hypertarget{struct__hw__sim__fcfg1_1_1__hw__sim__fcfg1__bitfields_a3c09c64729ac111516d9b33104320f27}{}\label{struct__hw__sim__fcfg1_1_1__hw__sim__fcfg1__bitfields_a3c09c64729ac111516d9b33104320f27}
\mbox{[}31\+:28\mbox{]} Flex\+N\+VM size \index{\+\_\+hw\+\_\+sim\+\_\+fcfg1\+::\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+fcfg1\+::\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields}!P\+F\+S\+I\+ZE@{P\+F\+S\+I\+ZE}}
\index{P\+F\+S\+I\+ZE@{P\+F\+S\+I\+ZE}!\+\_\+hw\+\_\+sim\+\_\+fcfg1\+::\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+fcfg1\+::\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{P\+F\+S\+I\+ZE}{PFSIZE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+fcfg1\+::\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields\+::\+P\+F\+S\+I\+ZE}\hypertarget{struct__hw__sim__fcfg1_1_1__hw__sim__fcfg1__bitfields_ab0f30fab4ba56c025be61d24f24a8da3}{}\label{struct__hw__sim__fcfg1_1_1__hw__sim__fcfg1__bitfields_ab0f30fab4ba56c025be61d24f24a8da3}
\mbox{[}27\+:24\mbox{]} Program flash size \index{\+\_\+hw\+\_\+sim\+\_\+fcfg1\+::\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+fcfg1\+::\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+sim\+\_\+fcfg1\+::\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+fcfg1\+::\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+fcfg1\+::\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__sim__fcfg1_1_1__hw__sim__fcfg1__bitfields_a03d3b7a95f79d75a50b697d1bbbaffa2}{}\label{struct__hw__sim__fcfg1_1_1__hw__sim__fcfg1__bitfields_a03d3b7a95f79d75a50b697d1bbbaffa2}
\mbox{[}7\+:2\mbox{]} \index{\+\_\+hw\+\_\+sim\+\_\+fcfg1\+::\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+fcfg1\+::\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!\+\_\+hw\+\_\+sim\+\_\+fcfg1\+::\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+fcfg1\+::\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+fcfg1\+::\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D1}\hypertarget{struct__hw__sim__fcfg1_1_1__hw__sim__fcfg1__bitfields_abe12973255f523fe5ca23a447478cab0}{}\label{struct__hw__sim__fcfg1_1_1__hw__sim__fcfg1__bitfields_abe12973255f523fe5ca23a447478cab0}
\mbox{[}15\+:12\mbox{]} \index{\+\_\+hw\+\_\+sim\+\_\+fcfg1\+::\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+fcfg1\+::\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!\+\_\+hw\+\_\+sim\+\_\+fcfg1\+::\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+fcfg1\+::\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+fcfg1\+::\+\_\+hw\+\_\+sim\+\_\+fcfg1\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D2}\hypertarget{struct__hw__sim__fcfg1_1_1__hw__sim__fcfg1__bitfields_a3b919aa023e571dbac99cf72990ccc6f}{}\label{struct__hw__sim__fcfg1_1_1__hw__sim__fcfg1__bitfields_a3b919aa023e571dbac99cf72990ccc6f}
\mbox{[}23\+:20\mbox{]} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+sim.\+h\end{DoxyCompactItemize}
