Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri May  2 21:01:14 2025
| Host         : AngelPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                  Violations  
---------  ----------------  -------------------------------------------  ----------  
TIMING-8   Critical Warning  No common period between related clocks      6           
LUTAR-1    Warning           LUT drives async reset alert                 4           
TIMING-16  Warning           Large setup violation                        1000        
XDCB-5     Warning           Runtime inefficient way to find pin objects  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.666  -159539.891                  17701                40380        0.009        0.000                      0                40364        1.616        0.000                       0                 13672  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
VIRTUAL_clk_out1_design_1_clk_wiz_15                                                        {0.000 6.849}        13.699          72.998          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
sys_clock                                                                                   {0.000 41.666}       83.333          12.000          
  clk_out1_design_1_clk_wiz_15                                                              {0.000 6.927}        13.854          72.179          
  clk_out2_design_1_clk_wiz_15                                                              {0.000 105.872}      211.744         4.723           
  clk_out3_design_1_clk_wiz_15                                                              {0.000 16.543}       33.085          30.225          
  clkfbout_design_1_clk_wiz_15                                                              {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       23.701        0.000                      0                  933        0.121        0.000                      0                  933       15.250        0.000                       0                   487  
sys_clock                                                                                                                                                                                                                                    16.667        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_15                                                                   -4.337    -1247.237                    829                32186        0.009        0.000                      0                32186        5.677        0.000                       0                 12588  
  clk_out2_design_1_clk_wiz_15                                                                  205.445        0.000                      0                  156        0.122        0.000                      0                  156        1.616        0.000                       0                    77  
  clk_out3_design_1_clk_wiz_15                                                                   19.609        0.000                      0                  950        0.122        0.000                      0                  950       15.563        0.000                       0                   516  
  clkfbout_design_1_clk_wiz_15                                                                                                                                                                                                               16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_15                                                                VIRTUAL_clk_out1_design_1_clk_wiz_15                                                             -7.304      -21.741                      3                    3        0.159        0.000                      0                    3  
clk_out3_design_1_clk_wiz_15                                                                VIRTUAL_clk_out1_design_1_clk_wiz_15                                                             -8.415      -50.067                      6                    6        0.423        0.000                      0                    6  
clk_out1_design_1_clk_wiz_15                                                                dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       12.093        0.000                      0                    8                                                                        
VIRTUAL_clk_out1_design_1_clk_wiz_15                                                        clk_out1_design_1_clk_wiz_15                                                                    -11.315  -153212.188                  16307                16307        1.827        0.000                      0                16307  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_design_1_clk_wiz_15                                                                     31.344        0.000                      0                    8                                                                        
clk_out2_design_1_clk_wiz_15                                                                clk_out1_design_1_clk_wiz_15                                                                     -4.839     -243.341                     56                   56        0.054        0.000                      0                   56  
VIRTUAL_clk_out1_design_1_clk_wiz_15                                                        clk_out2_design_1_clk_wiz_15                                                                    -11.666     -624.877                     71                   71        1.480        0.000                      0                   71  
VIRTUAL_clk_out1_design_1_clk_wiz_15                                                        clk_out3_design_1_clk_wiz_15                                                                     -9.777    -4517.545                    591                  591        1.603        0.000                      0                  591  
clk_out1_design_1_clk_wiz_15                                                                clk_out3_design_1_clk_wiz_15                                                                     -4.867     -367.388                     96                   96        0.101        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_design_1_clk_wiz_15                                                                clk_out1_design_1_clk_wiz_15                                                                     10.888        0.000                      0                  111        0.352        0.000                      0                  111  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       24.735        0.000                      0                  100        0.458        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                      VIRTUAL_clk_out1_design_1_clk_wiz_15                                                        clk_out1_design_1_clk_wiz_15                                                                
(none)                                                                                      clk_out1_design_1_clk_wiz_15                                                                clk_out1_design_1_clk_wiz_15                                                                
(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_design_1_clk_wiz_15                                                                
(none)                                                                                      VIRTUAL_clk_out1_design_1_clk_wiz_15                                                        clk_out2_design_1_clk_wiz_15                                                                
(none)                                                                                      VIRTUAL_clk_out1_design_1_clk_wiz_15                                                        clk_out3_design_1_clk_wiz_15                                                                
(none)                                                                                      clk_out1_design_1_clk_wiz_15                                                                dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                      clkfbout_design_1_clk_wiz_15                                                                                                                                                            
(none)                                                                                                                                                                                  clk_out1_design_1_clk_wiz_15                                                                
(none)                                                                                                                                                                                  clk_out2_design_1_clk_wiz_15                                                                
(none)                                                                                                                                                                                  clk_out3_design_1_clk_wiz_15                                                                
(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       23.701ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.701ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        8.604ns  (logic 0.952ns (11.065%)  route 7.652ns (88.935%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 36.009 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.568     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y1          FDRE (Prop_fdre_C_Q)         0.456     3.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X27Y1          LUT6 (Prop_lut6_I3_O)        0.124     4.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.969     5.793    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y1          LUT5 (Prop_lut5_I3_O)        0.124     5.917 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           4.730    10.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y91         LUT4 (Prop_lut4_I1_O)        0.124    10.771 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.452    11.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X30Y91         LUT5 (Prop_lut5_I4_O)        0.124    11.347 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.646    11.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X32Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.433    36.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X32Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.245    36.254    
                         clock uncertainty           -0.035    36.218    
    SLICE_X32Y92         FDRE (Setup_fdre_C_R)       -0.524    35.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         35.694    
                         arrival time                         -11.993    
  -------------------------------------------------------------------
                         slack                                 23.701    

Slack (MET) :             23.701ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        8.604ns  (logic 0.952ns (11.065%)  route 7.652ns (88.935%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 36.009 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.568     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y1          FDRE (Prop_fdre_C_Q)         0.456     3.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X27Y1          LUT6 (Prop_lut6_I3_O)        0.124     4.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.969     5.793    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y1          LUT5 (Prop_lut5_I3_O)        0.124     5.917 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           4.730    10.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y91         LUT4 (Prop_lut4_I1_O)        0.124    10.771 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.452    11.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X30Y91         LUT5 (Prop_lut5_I4_O)        0.124    11.347 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.646    11.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X32Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.433    36.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X32Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.245    36.254    
                         clock uncertainty           -0.035    36.218    
    SLICE_X32Y92         FDRE (Setup_fdre_C_R)       -0.524    35.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         35.694    
                         arrival time                         -11.993    
  -------------------------------------------------------------------
                         slack                                 23.701    

Slack (MET) :             23.701ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        8.604ns  (logic 0.952ns (11.065%)  route 7.652ns (88.935%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 36.009 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.568     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y1          FDRE (Prop_fdre_C_Q)         0.456     3.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X27Y1          LUT6 (Prop_lut6_I3_O)        0.124     4.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.969     5.793    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y1          LUT5 (Prop_lut5_I3_O)        0.124     5.917 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           4.730    10.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y91         LUT4 (Prop_lut4_I1_O)        0.124    10.771 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.452    11.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X30Y91         LUT5 (Prop_lut5_I4_O)        0.124    11.347 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.646    11.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X32Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.433    36.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X32Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.245    36.254    
                         clock uncertainty           -0.035    36.218    
    SLICE_X32Y92         FDRE (Setup_fdre_C_R)       -0.524    35.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         35.694    
                         arrival time                         -11.993    
  -------------------------------------------------------------------
                         slack                                 23.701    

Slack (MET) :             23.701ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        8.604ns  (logic 0.952ns (11.065%)  route 7.652ns (88.935%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 36.009 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.568     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y1          FDRE (Prop_fdre_C_Q)         0.456     3.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X27Y1          LUT6 (Prop_lut6_I3_O)        0.124     4.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.969     5.793    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y1          LUT5 (Prop_lut5_I3_O)        0.124     5.917 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           4.730    10.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y91         LUT4 (Prop_lut4_I1_O)        0.124    10.771 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.452    11.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X30Y91         LUT5 (Prop_lut5_I4_O)        0.124    11.347 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.646    11.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X32Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.433    36.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X32Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.245    36.254    
                         clock uncertainty           -0.035    36.218    
    SLICE_X32Y92         FDRE (Setup_fdre_C_R)       -0.524    35.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         35.694    
                         arrival time                         -11.993    
  -------------------------------------------------------------------
                         slack                                 23.701    

Slack (MET) :             23.701ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        8.604ns  (logic 0.952ns (11.065%)  route 7.652ns (88.935%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 36.009 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.568     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y1          FDRE (Prop_fdre_C_Q)         0.456     3.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X27Y1          LUT6 (Prop_lut6_I3_O)        0.124     4.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.969     5.793    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y1          LUT5 (Prop_lut5_I3_O)        0.124     5.917 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           4.730    10.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y91         LUT4 (Prop_lut4_I1_O)        0.124    10.771 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.452    11.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X30Y91         LUT5 (Prop_lut5_I4_O)        0.124    11.347 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.646    11.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X32Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.433    36.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X32Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.245    36.254    
                         clock uncertainty           -0.035    36.218    
    SLICE_X32Y92         FDRE (Setup_fdre_C_R)       -0.524    35.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         35.694    
                         arrival time                         -11.993    
  -------------------------------------------------------------------
                         slack                                 23.701    

Slack (MET) :             23.701ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        8.604ns  (logic 0.952ns (11.065%)  route 7.652ns (88.935%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 36.009 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.568     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y1          FDRE (Prop_fdre_C_Q)         0.456     3.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X27Y1          LUT6 (Prop_lut6_I3_O)        0.124     4.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.969     5.793    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y1          LUT5 (Prop_lut5_I3_O)        0.124     5.917 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           4.730    10.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y91         LUT4 (Prop_lut4_I1_O)        0.124    10.771 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.452    11.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X30Y91         LUT5 (Prop_lut5_I4_O)        0.124    11.347 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.646    11.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X32Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.433    36.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X32Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.245    36.254    
                         clock uncertainty           -0.035    36.218    
    SLICE_X32Y92         FDRE (Setup_fdre_C_R)       -0.524    35.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         35.694    
                         arrival time                         -11.993    
  -------------------------------------------------------------------
                         slack                                 23.701    

Slack (MET) :             24.190ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.892ns  (logic 0.854ns (10.821%)  route 7.038ns (89.179%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.010ns = ( 36.010 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.568     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y1          FDRE (Prop_fdre_C_Q)         0.456     3.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X27Y1          LUT6 (Prop_lut6_I3_O)        0.124     4.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.969     5.793    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y1          LUT5 (Prop_lut5_I3_O)        0.124     5.917 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           4.730    10.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y91         LUT4 (Prop_lut4_I0_O)        0.150    10.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.484    11.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X30Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.434    36.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X30Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
                         clock pessimism              0.245    36.255    
                         clock uncertainty           -0.035    36.219    
    SLICE_X30Y93         FDRE (Setup_fdre_C_R)       -0.748    35.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]
  -------------------------------------------------------------------
                         required time                         35.471    
                         arrival time                         -11.282    
  -------------------------------------------------------------------
                         slack                                 24.190    

Slack (MET) :             24.190ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.892ns  (logic 0.854ns (10.821%)  route 7.038ns (89.179%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.010ns = ( 36.010 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.568     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y1          FDRE (Prop_fdre_C_Q)         0.456     3.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X27Y1          LUT6 (Prop_lut6_I3_O)        0.124     4.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.969     5.793    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y1          LUT5 (Prop_lut5_I3_O)        0.124     5.917 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           4.730    10.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y91         LUT4 (Prop_lut4_I0_O)        0.150    10.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.484    11.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X30Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.434    36.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X30Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                         clock pessimism              0.245    36.255    
                         clock uncertainty           -0.035    36.219    
    SLICE_X30Y93         FDRE (Setup_fdre_C_R)       -0.748    35.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]
  -------------------------------------------------------------------
                         required time                         35.471    
                         arrival time                         -11.282    
  -------------------------------------------------------------------
                         slack                                 24.190    

Slack (MET) :             24.190ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.892ns  (logic 0.854ns (10.821%)  route 7.038ns (89.179%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.010ns = ( 36.010 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.568     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y1          FDRE (Prop_fdre_C_Q)         0.456     3.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X27Y1          LUT6 (Prop_lut6_I3_O)        0.124     4.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.969     5.793    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y1          LUT5 (Prop_lut5_I3_O)        0.124     5.917 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           4.730    10.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y91         LUT4 (Prop_lut4_I0_O)        0.150    10.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.484    11.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X30Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.434    36.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X30Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                         clock pessimism              0.245    36.255    
                         clock uncertainty           -0.035    36.219    
    SLICE_X30Y93         FDRE (Setup_fdre_C_R)       -0.748    35.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]
  -------------------------------------------------------------------
                         required time                         35.471    
                         arrival time                         -11.282    
  -------------------------------------------------------------------
                         slack                                 24.190    

Slack (MET) :             24.190ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.892ns  (logic 0.854ns (10.821%)  route 7.038ns (89.179%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.010ns = ( 36.010 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.568     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y1          FDRE (Prop_fdre_C_Q)         0.456     3.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X27Y1          LUT6 (Prop_lut6_I3_O)        0.124     4.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.969     5.793    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y1          LUT5 (Prop_lut5_I3_O)        0.124     5.917 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           4.730    10.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y91         LUT4 (Prop_lut4_I0_O)        0.150    10.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.484    11.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X30Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.434    36.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X30Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/C
                         clock pessimism              0.245    36.255    
                         clock uncertainty           -0.035    36.219    
    SLICE_X30Y93         FDRE (Setup_fdre_C_R)       -0.748    35.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]
  -------------------------------------------------------------------
                         required time                         35.471    
                         arrival time                         -11.282    
  -------------------------------------------------------------------
                         slack                                 24.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.558     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X21Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y94         FDCE (Prop_fdce_C_Q)         0.141     1.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X21Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.828     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X21Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.381     1.273    
    SLICE_X21Y94         FDCE (Hold_fdce_C_D)         0.076     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.561     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X27Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDRE (Prop_fdre_C_Q)         0.141     1.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/Q
                         net (fo=2, routed)           0.056     1.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[21]
    SLICE_X27Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.831     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X27Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C
                         clock pessimism             -0.380     1.276    
    SLICE_X27Y96         FDRE (Hold_fdre_C_D)         0.075     1.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.558     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X21Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y94         FDCE (Prop_fdce_C_Q)         0.141     1.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X21Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.828     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X21Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.381     1.273    
    SLICE_X21Y94         FDCE (Hold_fdce_C_D)         0.075     1.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.558     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X23Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y94         FDCE (Prop_fdce_C_Q)         0.141     1.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X23Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.828     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X23Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.381     1.273    
    SLICE_X23Y94         FDCE (Hold_fdce_C_D)         0.075     1.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.558     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X31Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDCE (Prop_fdce_C_Q)         0.141     1.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X31Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.827     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X31Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.379     1.273    
    SLICE_X31Y87         FDCE (Hold_fdce_C_D)         0.075     1.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.559     1.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X33Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDCE (Prop_fdce_C_Q)         0.141     1.415 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X33Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.829     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X33Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.380     1.274    
    SLICE_X33Y88         FDCE (Hold_fdce_C_D)         0.075     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.561     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X29Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.141     1.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.056     1.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X29Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.831     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X29Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.380     1.276    
    SLICE_X29Y94         FDRE (Hold_fdre_C_D)         0.075     1.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.566     1.280    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDRE (Prop_fdre_C_Q)         0.141     1.421 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/Q
                         net (fo=2, routed)           0.056     1.477    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]
    SLICE_X31Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.836     1.660    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                         clock pessimism             -0.380     1.280    
    SLICE_X31Y1          FDRE (Hold_fdre_C_D)         0.075     1.355    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.558     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X21Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y94         FDCE (Prop_fdce_C_Q)         0.141     1.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X21Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.828     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X21Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.381     1.273    
    SLICE_X21Y94         FDCE (Hold_fdce_C_D)         0.071     1.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.559     1.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X33Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDCE (Prop_fdce_C_Q)         0.141     1.415 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X33Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.829     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X33Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.380     1.274    
    SLICE_X33Y88         FDCE (Hold_fdce_C_D)         0.071     1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y2  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X19Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X17Y0    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X17Y0    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X17Y0    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X17Y0    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X14Y0    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X14Y0    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X14Y0    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X14Y0    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y90   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y90   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y90   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y90   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y90   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y90   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y90   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y90   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y90   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y90   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y90   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y90   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y90   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y90   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y90   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y90   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y90   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y90   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y90   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y90   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_15
  To Clock:  clk_out1_design_1_clk_wiz_15

Setup :          829  Failing Endpoints,  Worst Slack       -4.337ns,  Total Violation    -1247.237ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.677ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.337ns  (required time - arrival time)
  Source:                 design_1_i/PFC3PH_0/inst/u_FET_CTRL/Multiply_Add_out1_1_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.854ns  (clk_out1_design_1_clk_wiz_15 rise@13.854ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        17.753ns  (logic 4.247ns (23.923%)  route 13.506ns (76.077%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 12.457 - 13.854 ) 
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.535    -0.806    design_1_i/PFC3PH_0/inst/u_FET_CTRL/clk
    SLICE_X30Y72         FDSE                                         r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Multiply_Add_out1_1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDSE (Prop_fdse_C_Q)         0.518    -0.288 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Multiply_Add_out1_1_reg[10]/Q
                         net (fo=3, routed)           2.347     2.058    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Multiply_Add_out1_1[10]
    SLICE_X7Y78          LUT4 (Prop_lut4_I3_O)        0.124     2.182 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__0_i_6/O
                         net (fo=1, routed)           0.000     2.182    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__0_i_6_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.580 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.580    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__0_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.802 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__1/O[0]
                         net (fo=1, routed)           1.297     4.100    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_cast_1[8]
    SLICE_X9Y74          LUT2 (Prop_lut2_I1_O)        0.299     4.399 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__1_i_4/O
                         net (fo=1, routed)           0.000     4.399    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__1_i_4_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.931 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.009     4.940    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__1_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__2_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.282 f  design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__3/CO[2]
                         net (fo=83, routed)          4.572     9.854    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__3_n_1
    SLICE_X10Y25         LUT4 (Prop_lut4_I3_O)        0.313    10.167 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry_i_8/O
                         net (fo=1, routed)           0.000    10.167    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry_i_8_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.680 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry/CO[3]
                         net (fo=1, routed)           0.000    10.680    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.797 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.797    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry__0_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.051 f  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry__1/CO[0]
                         net (fo=58, routed)          1.740    12.791    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11
    SLICE_X13Y20         LUT4 (Prop_lut4_I1_O)        0.367    13.158 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_held[9]_i_2/O
                         net (fo=20, routed)          2.256    15.414    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_held[9]_i_2_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I2_O)        0.124    15.538 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][9]_i_3/O
                         net (fo=1, routed)           0.943    16.480    design_1_i/PFC3PH_0/inst/u_FET_CTRL/data5[9]
    SLICE_X16Y32         LUT6 (Prop_lut6_I3_O)        0.124    16.604 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][9]_i_1/O
                         net (fo=2, routed)           0.342    16.947    design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][9]_i_1_n_0
    SLICE_X17Y33         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     13.854    13.854 r  
    M9                                                0.000    13.854 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.854    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.249 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.411    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.348 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.930    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.436    12.457    design_1_i/PFC3PH_0/inst/u_FET_CTRL/clk
    SLICE_X17Y33         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1_reg[9]/C
                         clock pessimism              0.493    12.950    
                         clock uncertainty           -0.297    12.653    
    SLICE_X17Y33         FDRE (Setup_fdre_C_D)       -0.043    12.610    design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1_reg[9]
  -------------------------------------------------------------------
                         required time                         12.610    
                         arrival time                         -16.947    
  -------------------------------------------------------------------
                         slack                                 -4.337    

Slack (VIOLATED) :        -4.216ns  (required time - arrival time)
  Source:                 design_1_i/PFC3PH_0/inst/u_FET_CTRL/Multiply_Add_out1_1_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1_reg[4][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.854ns  (clk_out1_design_1_clk_wiz_15 rise@13.854ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        17.613ns  (logic 4.247ns (24.113%)  route 13.366ns (75.887%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 12.456 - 13.854 ) 
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.535    -0.806    design_1_i/PFC3PH_0/inst/u_FET_CTRL/clk
    SLICE_X30Y72         FDSE                                         r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Multiply_Add_out1_1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDSE (Prop_fdse_C_Q)         0.518    -0.288 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Multiply_Add_out1_1_reg[10]/Q
                         net (fo=3, routed)           2.347     2.058    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Multiply_Add_out1_1[10]
    SLICE_X7Y78          LUT4 (Prop_lut4_I3_O)        0.124     2.182 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__0_i_6/O
                         net (fo=1, routed)           0.000     2.182    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__0_i_6_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.580 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.580    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__0_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.802 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__1/O[0]
                         net (fo=1, routed)           1.297     4.100    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_cast_1[8]
    SLICE_X9Y74          LUT2 (Prop_lut2_I1_O)        0.299     4.399 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__1_i_4/O
                         net (fo=1, routed)           0.000     4.399    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__1_i_4_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.931 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.009     4.940    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__1_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__2_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.282 f  design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__3/CO[2]
                         net (fo=83, routed)          4.572     9.854    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__3_n_1
    SLICE_X10Y25         LUT4 (Prop_lut4_I3_O)        0.313    10.167 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry_i_8/O
                         net (fo=1, routed)           0.000    10.167    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry_i_8_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.680 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry/CO[3]
                         net (fo=1, routed)           0.000    10.680    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.797 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.797    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry__0_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.051 f  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry__1/CO[0]
                         net (fo=58, routed)          1.740    12.791    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11
    SLICE_X13Y20         LUT4 (Prop_lut4_I1_O)        0.367    13.158 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_held[9]_i_2/O
                         net (fo=20, routed)          2.256    15.414    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_held[9]_i_2_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I2_O)        0.124    15.538 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][9]_i_3/O
                         net (fo=1, routed)           0.943    16.480    design_1_i/PFC3PH_0/inst/u_FET_CTRL/data5[9]
    SLICE_X16Y32         LUT6 (Prop_lut6_I3_O)        0.124    16.604 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][9]_i_1/O
                         net (fo=2, routed)           0.202    16.807    design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][9]_i_1_n_0
    SLICE_X17Y32         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1_reg[4][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     13.854    13.854 r  
    M9                                                0.000    13.854 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.854    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.249 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.411    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.348 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.930    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.435    12.456    design_1_i/PFC3PH_0/inst/u_FET_CTRL/clk
    SLICE_X17Y32         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1_reg[4][9]/C
                         clock pessimism              0.493    12.949    
                         clock uncertainty           -0.297    12.652    
    SLICE_X17Y32         FDRE (Setup_fdre_C_D)       -0.061    12.591    design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1_reg[4][9]
  -------------------------------------------------------------------
                         required time                         12.591    
                         arrival time                         -16.807    
  -------------------------------------------------------------------
                         slack                                 -4.216    

Slack (VIOLATED) :        -4.098ns  (required time - arrival time)
  Source:                 design_1_i/PFC3PH_0/inst/u_FET_CTRL/Multiply_Add_out1_1_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1_reg[4][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.854ns  (clk_out1_design_1_clk_wiz_15 rise@13.854ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        17.513ns  (logic 4.247ns (24.250%)  route 13.266ns (75.750%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 12.454 - 13.854 ) 
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.535    -0.806    design_1_i/PFC3PH_0/inst/u_FET_CTRL/clk
    SLICE_X30Y72         FDSE                                         r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Multiply_Add_out1_1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDSE (Prop_fdse_C_Q)         0.518    -0.288 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Multiply_Add_out1_1_reg[10]/Q
                         net (fo=3, routed)           2.347     2.058    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Multiply_Add_out1_1[10]
    SLICE_X7Y78          LUT4 (Prop_lut4_I3_O)        0.124     2.182 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__0_i_6/O
                         net (fo=1, routed)           0.000     2.182    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__0_i_6_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.580 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.580    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__0_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.802 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__1/O[0]
                         net (fo=1, routed)           1.297     4.100    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_cast_1[8]
    SLICE_X9Y74          LUT2 (Prop_lut2_I1_O)        0.299     4.399 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__1_i_4/O
                         net (fo=1, routed)           0.000     4.399    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__1_i_4_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.931 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.009     4.940    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__1_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__2_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.282 f  design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__3/CO[2]
                         net (fo=83, routed)          4.572     9.854    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__3_n_1
    SLICE_X10Y25         LUT4 (Prop_lut4_I3_O)        0.313    10.167 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry_i_8/O
                         net (fo=1, routed)           0.000    10.167    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry_i_8_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.680 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry/CO[3]
                         net (fo=1, routed)           0.000    10.680    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.797 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.797    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry__0_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.051 f  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry__1/CO[0]
                         net (fo=58, routed)          1.740    12.791    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11
    SLICE_X13Y20         LUT4 (Prop_lut4_I1_O)        0.367    13.158 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_held[9]_i_2/O
                         net (fo=20, routed)          2.338    15.496    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_held[9]_i_2_n_0
    SLICE_X17Y31         LUT6 (Prop_lut6_I2_O)        0.124    15.620 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][5]_i_2/O
                         net (fo=1, routed)           0.433    16.053    design_1_i/PFC3PH_0/inst/u_FET_CTRL/data5[5]
    SLICE_X17Y31         LUT6 (Prop_lut6_I3_O)        0.124    16.177 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][5]_i_1/O
                         net (fo=2, routed)           0.531    16.707    design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][5]_i_1_n_0
    SLICE_X17Y31         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     13.854    13.854 r  
    M9                                                0.000    13.854 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.854    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.249 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.411    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.348 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.930    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.433    12.454    design_1_i/PFC3PH_0/inst/u_FET_CTRL/clk
    SLICE_X17Y31         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1_reg[4][5]/C
                         clock pessimism              0.493    12.947    
                         clock uncertainty           -0.297    12.650    
    SLICE_X17Y31         FDRE (Setup_fdre_C_D)       -0.040    12.610    design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1_reg[4][5]
  -------------------------------------------------------------------
                         required time                         12.610    
                         arrival time                         -16.707    
  -------------------------------------------------------------------
                         slack                                 -4.098    

Slack (VIOLATED) :        -3.995ns  (required time - arrival time)
  Source:                 design_1_i/PFC3PH_0/inst/u_FET_CTRL/Multiply_Add_out1_1_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.854ns  (clk_out1_design_1_clk_wiz_15 rise@13.854ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        17.410ns  (logic 4.247ns (24.394%)  route 13.163ns (75.606%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 12.456 - 13.854 ) 
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.535    -0.806    design_1_i/PFC3PH_0/inst/u_FET_CTRL/clk
    SLICE_X30Y72         FDSE                                         r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Multiply_Add_out1_1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDSE (Prop_fdse_C_Q)         0.518    -0.288 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Multiply_Add_out1_1_reg[10]/Q
                         net (fo=3, routed)           2.347     2.058    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Multiply_Add_out1_1[10]
    SLICE_X7Y78          LUT4 (Prop_lut4_I3_O)        0.124     2.182 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__0_i_6/O
                         net (fo=1, routed)           0.000     2.182    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__0_i_6_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.580 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.580    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__0_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.802 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__1/O[0]
                         net (fo=1, routed)           1.297     4.100    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_cast_1[8]
    SLICE_X9Y74          LUT2 (Prop_lut2_I1_O)        0.299     4.399 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__1_i_4/O
                         net (fo=1, routed)           0.000     4.399    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__1_i_4_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.931 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.009     4.940    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__1_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__2_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.282 f  design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__3/CO[2]
                         net (fo=83, routed)          4.572     9.854    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__3_n_1
    SLICE_X10Y25         LUT4 (Prop_lut4_I3_O)        0.313    10.167 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry_i_8/O
                         net (fo=1, routed)           0.000    10.167    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry_i_8_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.680 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry/CO[3]
                         net (fo=1, routed)           0.000    10.680    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.797 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.797    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry__0_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.051 f  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry__1/CO[0]
                         net (fo=58, routed)          1.740    12.791    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11
    SLICE_X13Y20         LUT4 (Prop_lut4_I1_O)        0.367    13.158 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_held[9]_i_2/O
                         net (fo=20, routed)          2.169    15.327    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_held[9]_i_2_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I2_O)        0.124    15.451 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][7]_i_2/O
                         net (fo=1, routed)           0.707    16.157    design_1_i/PFC3PH_0/inst/u_FET_CTRL/data5[7]
    SLICE_X16Y32         LUT6 (Prop_lut6_I3_O)        0.124    16.281 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][7]_i_1/O
                         net (fo=2, routed)           0.323    16.604    design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][7]_i_1_n_0
    SLICE_X19Y32         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     13.854    13.854 r  
    M9                                                0.000    13.854 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.854    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.249 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.411    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.348 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.930    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.435    12.456    design_1_i/PFC3PH_0/inst/u_FET_CTRL/clk
    SLICE_X19Y32         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1_reg[7]/C
                         clock pessimism              0.493    12.949    
                         clock uncertainty           -0.297    12.652    
    SLICE_X19Y32         FDRE (Setup_fdre_C_D)       -0.043    12.609    design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1_reg[7]
  -------------------------------------------------------------------
                         required time                         12.609    
                         arrival time                         -16.604    
  -------------------------------------------------------------------
                         slack                                 -3.995    

Slack (VIOLATED) :        -3.913ns  (required time - arrival time)
  Source:                 design_1_i/PFC3PH_0/inst/u_FET_CTRL/Multiply_Add_out1_1_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.854ns  (clk_out1_design_1_clk_wiz_15 rise@13.854ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        17.325ns  (logic 4.247ns (24.514%)  route 13.078ns (75.486%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 12.453 - 13.854 ) 
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.535    -0.806    design_1_i/PFC3PH_0/inst/u_FET_CTRL/clk
    SLICE_X30Y72         FDSE                                         r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Multiply_Add_out1_1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDSE (Prop_fdse_C_Q)         0.518    -0.288 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Multiply_Add_out1_1_reg[10]/Q
                         net (fo=3, routed)           2.347     2.058    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Multiply_Add_out1_1[10]
    SLICE_X7Y78          LUT4 (Prop_lut4_I3_O)        0.124     2.182 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__0_i_6/O
                         net (fo=1, routed)           0.000     2.182    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__0_i_6_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.580 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.580    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__0_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.802 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__1/O[0]
                         net (fo=1, routed)           1.297     4.100    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_cast_1[8]
    SLICE_X9Y74          LUT2 (Prop_lut2_I1_O)        0.299     4.399 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__1_i_4/O
                         net (fo=1, routed)           0.000     4.399    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__1_i_4_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.931 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.009     4.940    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__1_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__2_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.282 f  design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__3/CO[2]
                         net (fo=83, routed)          4.572     9.854    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__3_n_1
    SLICE_X10Y25         LUT4 (Prop_lut4_I3_O)        0.313    10.167 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry_i_8/O
                         net (fo=1, routed)           0.000    10.167    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry_i_8_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.680 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry/CO[3]
                         net (fo=1, routed)           0.000    10.680    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.797 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.797    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry__0_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.051 f  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry__1/CO[0]
                         net (fo=58, routed)          1.740    12.791    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11
    SLICE_X13Y20         LUT4 (Prop_lut4_I1_O)        0.367    13.158 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_held[9]_i_2/O
                         net (fo=20, routed)          2.338    15.496    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_held[9]_i_2_n_0
    SLICE_X17Y31         LUT6 (Prop_lut6_I2_O)        0.124    15.620 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][5]_i_2/O
                         net (fo=1, routed)           0.433    16.053    design_1_i/PFC3PH_0/inst/u_FET_CTRL/data5[5]
    SLICE_X17Y31         LUT6 (Prop_lut6_I3_O)        0.124    16.177 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][5]_i_1/O
                         net (fo=2, routed)           0.342    16.519    design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][5]_i_1_n_0
    SLICE_X17Y30         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     13.854    13.854 r  
    M9                                                0.000    13.854 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.854    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.249 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.411    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.348 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.930    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.432    12.453    design_1_i/PFC3PH_0/inst/u_FET_CTRL/clk
    SLICE_X17Y30         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1_reg[5]/C
                         clock pessimism              0.493    12.946    
                         clock uncertainty           -0.297    12.649    
    SLICE_X17Y30         FDRE (Setup_fdre_C_D)       -0.043    12.606    design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1_reg[5]
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                         -16.519    
  -------------------------------------------------------------------
                         slack                                 -3.913    

Slack (VIOLATED) :        -3.756ns  (required time - arrival time)
  Source:                 design_1_i/PFC3PH_0/inst/u_FET_CTRL/Multiply_Add_out1_1_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.854ns  (clk_out1_design_1_clk_wiz_15 rise@13.854ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        17.162ns  (logic 4.247ns (24.746%)  route 12.915ns (75.254%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 12.452 - 13.854 ) 
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.535    -0.806    design_1_i/PFC3PH_0/inst/u_FET_CTRL/clk
    SLICE_X30Y72         FDSE                                         r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Multiply_Add_out1_1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDSE (Prop_fdse_C_Q)         0.518    -0.288 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Multiply_Add_out1_1_reg[10]/Q
                         net (fo=3, routed)           2.347     2.058    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Multiply_Add_out1_1[10]
    SLICE_X7Y78          LUT4 (Prop_lut4_I3_O)        0.124     2.182 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__0_i_6/O
                         net (fo=1, routed)           0.000     2.182    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__0_i_6_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.580 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.580    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__0_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.802 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__1/O[0]
                         net (fo=1, routed)           1.297     4.100    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_cast_1[8]
    SLICE_X9Y74          LUT2 (Prop_lut2_I1_O)        0.299     4.399 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__1_i_4/O
                         net (fo=1, routed)           0.000     4.399    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__1_i_4_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.931 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.009     4.940    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__1_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__2_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.282 f  design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__3/CO[2]
                         net (fo=83, routed)          4.572     9.854    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__3_n_1
    SLICE_X10Y25         LUT4 (Prop_lut4_I3_O)        0.313    10.167 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry_i_8/O
                         net (fo=1, routed)           0.000    10.167    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry_i_8_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.680 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry/CO[3]
                         net (fo=1, routed)           0.000    10.680    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.797 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.797    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry__0_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.051 f  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry__1/CO[0]
                         net (fo=58, routed)          1.740    12.791    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11
    SLICE_X13Y20         LUT4 (Prop_lut4_I1_O)        0.367    13.158 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_held[9]_i_2/O
                         net (fo=20, routed)          1.824    14.982    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_held[9]_i_2_n_0
    SLICE_X16Y28         LUT6 (Prop_lut6_I2_O)        0.124    15.106 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][1]_i_2/O
                         net (fo=1, routed)           0.637    15.743    design_1_i/PFC3PH_0/inst/u_FET_CTRL/data5[1]
    SLICE_X16Y26         LUT6 (Prop_lut6_I3_O)        0.124    15.867 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][1]_i_1/O
                         net (fo=2, routed)           0.489    16.356    design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][1]_i_1_n_0
    SLICE_X16Y28         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     13.854    13.854 r  
    M9                                                0.000    13.854 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.854    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.249 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.411    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.348 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.930    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.431    12.452    design_1_i/PFC3PH_0/inst/u_FET_CTRL/clk
    SLICE_X16Y28         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1_reg[1]/C
                         clock pessimism              0.493    12.945    
                         clock uncertainty           -0.297    12.648    
    SLICE_X16Y28         FDRE (Setup_fdre_C_D)       -0.047    12.601    design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.601    
                         arrival time                         -16.356    
  -------------------------------------------------------------------
                         slack                                 -3.756    

Slack (VIOLATED) :        -3.741ns  (required time - arrival time)
  Source:                 design_1_i/PFC3PH_0/inst/u_FET_CTRL/Multiply_Add_out1_1_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_20__0_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.854ns  (clk_out1_design_1_clk_wiz_15 rise@13.854ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        17.232ns  (logic 3.772ns (21.890%)  route 13.460ns (78.110%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 12.458 - 13.854 ) 
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.535    -0.806    design_1_i/PFC3PH_0/inst/u_FET_CTRL/clk
    SLICE_X30Y72         FDSE                                         r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Multiply_Add_out1_1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDSE (Prop_fdse_C_Q)         0.518    -0.288 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Multiply_Add_out1_1_reg[10]/Q
                         net (fo=3, routed)           2.347     2.058    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Multiply_Add_out1_1[10]
    SLICE_X7Y78          LUT4 (Prop_lut4_I3_O)        0.124     2.182 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__0_i_6/O
                         net (fo=1, routed)           0.000     2.182    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__0_i_6_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.580 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.580    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__0_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.802 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__1/O[0]
                         net (fo=1, routed)           1.297     4.100    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_cast_1[8]
    SLICE_X9Y74          LUT2 (Prop_lut2_I1_O)        0.299     4.399 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__1_i_4/O
                         net (fo=1, routed)           0.000     4.399    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__1_i_4_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.931 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.009     4.940    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__1_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__2_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.282 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__3/CO[2]
                         net (fo=83, routed)          4.631     9.913    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__3_n_1
    SLICE_X10Y23         LUT4 (Prop_lut4_I2_O)        0.313    10.226 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_12_carry_i_7/O
                         net (fo=1, routed)           0.000    10.226    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_12_carry_i_7_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.759 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_12_carry/CO[3]
                         net (fo=56, routed)          3.056    13.815    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_12
    SLICE_X16Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.939 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_112__0/O
                         net (fo=1, routed)           0.574    14.513    design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_112__0_n_0
    SLICE_X16Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.637 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_40__0/O
                         net (fo=1, routed)           0.825    15.462    design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_40__0_n_0
    SLICE_X15Y33         LUT6 (Prop_lut6_I1_O)        0.124    15.586 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_14__2/O
                         net (fo=5, routed)           0.721    16.306    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[4]_16[15]
    SLICE_X17Y34         LUT5 (Prop_lut5_I4_O)        0.119    16.425 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_20__0/O
                         net (fo=2, routed)           0.000    16.425    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[20]
    SLICE_X17Y34         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_20__0_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     13.854    13.854 r  
    M9                                                0.000    13.854 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.854    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.249 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.411    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.348 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.930    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.437    12.458    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/clk
    SLICE_X17Y34         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_20__0_psdsp/C
                         clock pessimism              0.493    12.951    
                         clock uncertainty           -0.297    12.654    
    SLICE_X17Y34         FDRE (Setup_fdre_C_D)        0.031    12.685    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_20__0_psdsp
  -------------------------------------------------------------------
                         required time                         12.685    
                         arrival time                         -16.425    
  -------------------------------------------------------------------
                         slack                                 -3.741    

Slack (VIOLATED) :        -3.740ns  (required time - arrival time)
  Source:                 design_1_i/PFC3PH_0/inst/u_FET_CTRL/Multiply_Add_out1_1_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.854ns  (clk_out1_design_1_clk_wiz_15 rise@13.854ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        17.149ns  (logic 4.247ns (24.766%)  route 12.902ns (75.234%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 12.447 - 13.854 ) 
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.535    -0.806    design_1_i/PFC3PH_0/inst/u_FET_CTRL/clk
    SLICE_X30Y72         FDSE                                         r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Multiply_Add_out1_1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDSE (Prop_fdse_C_Q)         0.518    -0.288 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Multiply_Add_out1_1_reg[10]/Q
                         net (fo=3, routed)           2.347     2.058    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Multiply_Add_out1_1[10]
    SLICE_X7Y78          LUT4 (Prop_lut4_I3_O)        0.124     2.182 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__0_i_6/O
                         net (fo=1, routed)           0.000     2.182    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__0_i_6_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.580 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.580    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__0_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.802 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__1/O[0]
                         net (fo=1, routed)           1.297     4.100    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_cast_1[8]
    SLICE_X9Y74          LUT2 (Prop_lut2_I1_O)        0.299     4.399 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__1_i_4/O
                         net (fo=1, routed)           0.000     4.399    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__1_i_4_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.931 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.009     4.940    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__1_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__2_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.282 f  design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__3/CO[2]
                         net (fo=83, routed)          4.572     9.854    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__3_n_1
    SLICE_X10Y25         LUT4 (Prop_lut4_I3_O)        0.313    10.167 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry_i_8/O
                         net (fo=1, routed)           0.000    10.167    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry_i_8_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.680 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry/CO[3]
                         net (fo=1, routed)           0.000    10.680    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.797 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.797    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry__0_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.051 f  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11_carry__1/CO[0]
                         net (fo=58, routed)          1.740    12.791    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_11
    SLICE_X13Y20         LUT4 (Prop_lut4_I1_O)        0.367    13.158 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_held[9]_i_2/O
                         net (fo=20, routed)          1.824    14.982    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_held[9]_i_2_n_0
    SLICE_X16Y28         LUT6 (Prop_lut6_I2_O)        0.124    15.106 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][1]_i_2/O
                         net (fo=1, routed)           0.637    15.743    design_1_i/PFC3PH_0/inst/u_FET_CTRL/data5[1]
    SLICE_X16Y26         LUT6 (Prop_lut6_I3_O)        0.124    15.867 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][1]_i_1/O
                         net (fo=2, routed)           0.475    16.342    design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][1]_i_1_n_0
    SLICE_X19Y25         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     13.854    13.854 r  
    M9                                                0.000    13.854 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.854    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.249 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.411    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.348 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.930    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.426    12.447    design_1_i/PFC3PH_0/inst/u_FET_CTRL/clk
    SLICE_X19Y25         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1_reg[4][1]/C
                         clock pessimism              0.493    12.940    
                         clock uncertainty           -0.297    12.643    
    SLICE_X19Y25         FDRE (Setup_fdre_C_D)       -0.040    12.603    design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1_reg[4][1]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                         -16.342    
  -------------------------------------------------------------------
                         slack                                 -3.740    

Slack (VIOLATED) :        -3.740ns  (required time - arrival time)
  Source:                 design_1_i/PFC3PH_0/inst/u_FET_CTRL/Multiply_Add_out1_1_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_20__0_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.854ns  (clk_out1_design_1_clk_wiz_15 rise@13.854ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        17.232ns  (logic 3.772ns (21.890%)  route 13.460ns (78.110%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 12.458 - 13.854 ) 
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.535    -0.806    design_1_i/PFC3PH_0/inst/u_FET_CTRL/clk
    SLICE_X30Y72         FDSE                                         r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Multiply_Add_out1_1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDSE (Prop_fdse_C_Q)         0.518    -0.288 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Multiply_Add_out1_1_reg[10]/Q
                         net (fo=3, routed)           2.347     2.058    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Multiply_Add_out1_1[10]
    SLICE_X7Y78          LUT4 (Prop_lut4_I3_O)        0.124     2.182 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__0_i_6/O
                         net (fo=1, routed)           0.000     2.182    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__0_i_6_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.580 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.580    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__0_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.802 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__1/O[0]
                         net (fo=1, routed)           1.297     4.100    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_cast_1[8]
    SLICE_X9Y74          LUT2 (Prop_lut2_I1_O)        0.299     4.399 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__1_i_4/O
                         net (fo=1, routed)           0.000     4.399    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__1_i_4_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.931 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.009     4.940    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__1_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__2_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.282 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__3/CO[2]
                         net (fo=83, routed)          4.631     9.913    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__3_n_1
    SLICE_X10Y23         LUT4 (Prop_lut4_I2_O)        0.313    10.226 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_12_carry_i_7/O
                         net (fo=1, routed)           0.000    10.226    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_12_carry_i_7_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.759 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_12_carry/CO[3]
                         net (fo=56, routed)          3.056    13.815    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_12
    SLICE_X16Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.939 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_112__0/O
                         net (fo=1, routed)           0.574    14.513    design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_112__0_n_0
    SLICE_X16Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.637 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_40__0/O
                         net (fo=1, routed)           0.825    15.462    design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_40__0_n_0
    SLICE_X15Y33         LUT6 (Prop_lut6_I1_O)        0.124    15.586 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_14__2/O
                         net (fo=5, routed)           0.721    16.306    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[4]_16[15]
    SLICE_X17Y34         LUT5 (Prop_lut5_I4_O)        0.119    16.425 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_20__0/O
                         net (fo=2, routed)           0.000    16.425    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[20]
    SLICE_X17Y34         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_20__0_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     13.854    13.854 r  
    M9                                                0.000    13.854 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.854    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.249 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.411    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.348 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.930    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.437    12.458    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/clk
    SLICE_X17Y34         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_20__0_psdsp_1/C
                         clock pessimism              0.493    12.951    
                         clock uncertainty           -0.297    12.654    
    SLICE_X17Y34         FDRE (Setup_fdre_C_D)        0.032    12.686    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_20__0_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.686    
                         arrival time                         -16.425    
  -------------------------------------------------------------------
                         slack                                 -3.740    

Slack (VIOLATED) :        -3.685ns  (required time - arrival time)
  Source:                 design_1_i/PFC3PH_0/inst/u_FET_CTRL/Multiply_Add_out1_1_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_14__2_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.854ns  (clk_out1_design_1_clk_wiz_15 rise@13.854ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        17.080ns  (logic 3.653ns (21.388%)  route 13.427ns (78.612%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 12.456 - 13.854 ) 
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.535    -0.806    design_1_i/PFC3PH_0/inst/u_FET_CTRL/clk
    SLICE_X30Y72         FDSE                                         r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Multiply_Add_out1_1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDSE (Prop_fdse_C_Q)         0.518    -0.288 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Multiply_Add_out1_1_reg[10]/Q
                         net (fo=3, routed)           2.347     2.058    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Multiply_Add_out1_1[10]
    SLICE_X7Y78          LUT4 (Prop_lut4_I3_O)        0.124     2.182 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__0_i_6/O
                         net (fo=1, routed)           0.000     2.182    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__0_i_6_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.580 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.580    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__0_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.802 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract_sub_temp_carry__1/O[0]
                         net (fo=1, routed)           1.297     4.100    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_cast_1[8]
    SLICE_X9Y74          LUT2 (Prop_lut2_I1_O)        0.299     4.399 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__1_i_4/O
                         net (fo=1, routed)           0.000     4.399    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__1_i_4_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.931 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.009     4.940    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__1_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__2_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.282 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__3/CO[2]
                         net (fo=83, routed)          4.631     9.913    design_1_i/PFC3PH_0/inst/u_FET_CTRL/adder_add_temp_carry__3_n_1
    SLICE_X10Y23         LUT4 (Prop_lut4_I2_O)        0.313    10.226 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_12_carry_i_7/O
                         net (fo=1, routed)           0.000    10.226    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_12_carry_i_7_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.759 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_12_carry/CO[3]
                         net (fo=56, routed)          3.056    13.815    design_1_i/PFC3PH_0/inst/u_FET_CTRL/Discrete_Time_Integrator_u_sat_12
    SLICE_X16Y32         LUT6 (Prop_lut6_I5_O)        0.124    13.939 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_112__0/O
                         net (fo=1, routed)           0.574    14.513    design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_112__0_n_0
    SLICE_X16Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.637 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_40__0/O
                         net (fo=1, routed)           0.825    15.462    design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_40__0_n_0
    SLICE_X15Y33         LUT6 (Prop_lut6_I1_O)        0.124    15.586 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_14__2/O
                         net (fo=5, routed)           0.688    16.274    design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[15]_alias
    SLICE_X14Y33         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_14__2_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     13.854    13.854 r  
    M9                                                0.000    13.854 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.854    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.249 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.411    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.348 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.930    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.435    12.456    design_1_i/PFC3PH_0/inst/u_FET_CTRL/clk
    SLICE_X14Y33         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_14__2_psdsp_1/C
                         clock pessimism              0.493    12.949    
                         clock uncertainty           -0.297    12.652    
    SLICE_X14Y33         FDRE (Setup_fdre_C_D)       -0.063    12.589    design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_14__2_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.589    
                         arrival time                         -16.274    
  -------------------------------------------------------------------
                         slack                                 -3.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[6][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[5][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.724%)  route 0.165ns (56.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.589    -0.501    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/clk
    SLICE_X5Y50          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[6][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.128    -0.373 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[6][20]/Q
                         net (fo=2, routed)           0.165    -0.208    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[6][42]_0[1]
    SLICE_X4Y49          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[5][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.861    -0.732    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/clk
    SLICE_X4Y49          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[5][20]/C
                         clock pessimism              0.503    -0.229    
    SLICE_X4Y49          FDRE (Hold_fdre_C_D)         0.012    -0.217    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[5][20]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 design_1_i/PFC3PH_0/inst/u_real2uint8/Delay2_bypass_reg_reg[0][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_real2uint8/Delay2_out1_2_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.189ns (48.603%)  route 0.200ns (51.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.590    -0.500    design_1_i/PFC3PH_0/inst/u_real2uint8/clk
    SLICE_X3Y50          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Delay2_bypass_reg_reg[0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  design_1_i/PFC3PH_0/inst/u_real2uint8/Delay2_bypass_reg_reg[0][18]/Q
                         net (fo=1, routed)           0.200    -0.159    design_1_i/PFC3PH_0/inst/u_real2uint8/Delay2_bypass_reg_reg[0]_185[18]
    SLICE_X3Y49          LUT3 (Prop_lut3_I1_O)        0.048    -0.111 r  design_1_i/PFC3PH_0/inst/u_real2uint8/Delay2_out1_2[0][18]_i_1/O
                         net (fo=1, routed)           0.000    -0.111    design_1_i/PFC3PH_0/inst/u_real2uint8/Delay2_out1_1[0]_253[18]
    SLICE_X3Y49          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Delay2_out1_2_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.863    -0.730    design_1_i/PFC3PH_0/inst/u_real2uint8/clk
    SLICE_X3Y49          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Delay2_out1_2_reg[0][18]/C
                         clock pessimism              0.503    -0.227    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.107    -0.120    design_1_i/PFC3PH_0/inst/u_real2uint8/Delay2_out1_2_reg[0][18]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/PFC3PH_0/inst/u_real2uint8/Add2_out1_1_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_real2uint8/Delay2_bypass_reg_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.862%)  route 0.231ns (62.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.590    -0.500    design_1_i/PFC3PH_0/inst/u_real2uint8/clk
    SLICE_X1Y50          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Add2_out1_1_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  design_1_i/PFC3PH_0/inst/u_real2uint8/Add2_out1_1_reg[0][11]/Q
                         net (fo=2, routed)           0.231    -0.127    design_1_i/PFC3PH_0/inst/u_real2uint8/Add2_out1_1_reg[0]_184[11]
    SLICE_X5Y48          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Delay2_bypass_reg_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.861    -0.732    design_1_i/PFC3PH_0/inst/u_real2uint8/clk
    SLICE_X5Y48          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Delay2_bypass_reg_reg[0][11]/C
                         clock pessimism              0.503    -0.229    
    SLICE_X5Y48          FDRE (Hold_fdre_C_D)         0.070    -0.159    design_1_i/PFC3PH_0/inst/u_real2uint8/Delay2_bypass_reg_reg[0][11]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[7][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[6][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.256%)  route 0.198ns (60.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.589    -0.501    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/clk
    SLICE_X5Y50          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[7][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.128    -0.373 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[7][27]/Q
                         net (fo=2, routed)           0.198    -0.175    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[7][42]_0[8]
    SLICE_X5Y49          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[6][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.861    -0.732    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/clk
    SLICE_X5Y49          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[6][27]/C
                         clock pessimism              0.503    -0.229    
    SLICE_X5Y49          FDRE (Hold_fdre_C_D)         0.019    -0.210    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/tappedDelay_reg_reg[6][27]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/matrixDOutSignal_20_reg[15][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_real2uint8/Mux1_out1_1_reg[2][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.288ns (69.446%)  route 0.127ns (30.554%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.562    -0.528    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X10Y50         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/matrixDOutSignal_20_reg[15][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/matrixDOutSignal_20_reg[15][16]/Q
                         net (fo=2, routed)           0.127    -0.237    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/matrixDOutSignal_20_reg[15]_102[16]
    SLICE_X11Y48         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.113 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/Mux1_out1_1_reg[2][12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.113    design_1_i/PFC3PH_0/inst/u_real2uint8/Mux1_out1_1_reg[2][17]_0[10]
    SLICE_X11Y48         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Mux1_out1_1_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.833    -0.760    design_1_i/PFC3PH_0/inst/u_real2uint8/clk
    SLICE_X11Y48         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Mux1_out1_1_reg[2][10]/C
                         clock pessimism              0.503    -0.257    
    SLICE_X11Y48         FDRE (Hold_fdre_C_D)         0.105    -0.152    design_1_i/PFC3PH_0/inst/u_real2uint8/Mux1_out1_1_reg[2][10]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/matrixDOutSignal_20_reg[15][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_real2uint8/Mux1_out1_1_reg[2][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.288ns (69.446%)  route 0.127ns (30.554%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.562    -0.528    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X10Y51         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/matrixDOutSignal_20_reg[15][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/matrixDOutSignal_20_reg[15][20]/Q
                         net (fo=2, routed)           0.127    -0.237    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/matrixDOutSignal_20_reg[15]_102[20]
    SLICE_X11Y49         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.113 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/Mux1_out1_1_reg[2][16]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.113    design_1_i/PFC3PH_0/inst/u_real2uint8/Mux1_out1_1_reg[2][17]_0[14]
    SLICE_X11Y49         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Mux1_out1_1_reg[2][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.833    -0.760    design_1_i/PFC3PH_0/inst/u_real2uint8/clk
    SLICE_X11Y49         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Mux1_out1_1_reg[2][14]/C
                         clock pessimism              0.503    -0.257    
    SLICE_X11Y49         FDRE (Hold_fdre_C_D)         0.105    -0.152    design_1_i/PFC3PH_0/inst/u_real2uint8/Mux1_out1_1_reg[2][14]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/PFC3PH_0/inst/u_real2uint8/Delay3_out1_2_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_real2uint8/Add2_out1_1_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.297ns (71.866%)  route 0.116ns (28.134%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.592    -0.498    design_1_i/PFC3PH_0/inst/u_real2uint8/clk
    SLICE_X1Y49          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Delay3_out1_2_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.128    -0.370 r  design_1_i/PFC3PH_0/inst/u_real2uint8/Delay3_out1_2_reg[0][12]/Q
                         net (fo=1, routed)           0.116    -0.253    design_1_i/PFC3PH_0/u_real2uint8/Delay3_out1_2_reg[0]_48[12]
    SLICE_X1Y51          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.169    -0.084 r  design_1_i/PFC3PH_0/u_real2uint8/Add2_out1_1_reg[0][15]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.084    design_1_i/PFC3PH_0/inst/u_real2uint8/Add2_out1_1_reg[0][15]_0[4]
    SLICE_X1Y51          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Add2_out1_1_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.860    -0.732    design_1_i/PFC3PH_0/inst/u_real2uint8/clk
    SLICE_X1Y51          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Add2_out1_1_reg[0][12]/C
                         clock pessimism              0.503    -0.229    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.105    -0.124    design_1_i/PFC3PH_0/inst/u_real2uint8/Add2_out1_1_reg[0][12]
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/matrixDOutSignal_20_reg[15][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_real2uint8/Mux1_out1_1_reg[2][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.291ns (69.833%)  route 0.126ns (30.167%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.562    -0.528    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X10Y50         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/matrixDOutSignal_20_reg[15][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/matrixDOutSignal_20_reg[15][18]/Q
                         net (fo=2, routed)           0.126    -0.238    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/matrixDOutSignal_20_reg[15]_102[18]
    SLICE_X11Y48         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.111 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/Mux1_out1_1_reg[2][12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.111    design_1_i/PFC3PH_0/inst/u_real2uint8/Mux1_out1_1_reg[2][17]_0[12]
    SLICE_X11Y48         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Mux1_out1_1_reg[2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.833    -0.760    design_1_i/PFC3PH_0/inst/u_real2uint8/clk
    SLICE_X11Y48         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Mux1_out1_1_reg[2][12]/C
                         clock pessimism              0.503    -0.257    
    SLICE_X11Y48         FDRE (Hold_fdre_C_D)         0.105    -0.152    design_1_i/PFC3PH_0/inst/u_real2uint8/Mux1_out1_1_reg[2][12]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/matrixDOutSignal_20_reg[15][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_real2uint8/Mux1_out1_1_reg[2][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.291ns (69.833%)  route 0.126ns (30.167%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.562    -0.528    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X10Y51         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/matrixDOutSignal_20_reg[15][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/matrixDOutSignal_20_reg[15][22]/Q
                         net (fo=2, routed)           0.126    -0.238    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/matrixDOutSignal_20_reg[15]_102[22]
    SLICE_X11Y49         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.111 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/Mux1_out1_1_reg[2][16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.111    design_1_i/PFC3PH_0/inst/u_real2uint8/Mux1_out1_1_reg[2][17]_0[16]
    SLICE_X11Y49         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Mux1_out1_1_reg[2][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.833    -0.760    design_1_i/PFC3PH_0/inst/u_real2uint8/clk
    SLICE_X11Y49         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Mux1_out1_1_reg[2][16]/C
                         clock pessimism              0.503    -0.257    
    SLICE_X11Y49         FDRE (Hold_fdre_C_D)         0.105    -0.152    design_1_i/PFC3PH_0/inst/u_real2uint8/Mux1_out1_1_reg[2][16]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mergedDelay_regin_1_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/wr_din_last_value_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.162%)  route 0.238ns (62.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.557    -0.533    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/clk
    SLICE_X16Y59         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mergedDelay_regin_1_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mergedDelay_regin_1_reg[60]/Q
                         net (fo=2, routed)           0.238    -0.153    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/mergedDelay_regin_1[8]
    SLICE_X13Y60         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/wr_din_last_value_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.827    -0.765    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/clk
    SLICE_X13Y60         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/wr_din_last_value_reg[60]/C
                         clock pessimism              0.498    -0.267    
    SLICE_X13Y60         FDRE (Hold_fdre_C_D)         0.071    -0.196    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/wr_din_last_value_reg[60]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_15
Waveform(ns):       { 0.000 6.927 }
Period(ns):         13.854
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         13.854      9.970      DSP48_X0Y30      design_1_i/PFC3PH_0/inst/u_FET_CTRL/Gain3_out1_1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         13.854      9.970      DSP48_X1Y37      design_1_i/PFC3PH_0/inst/u_FET_CTRL/on_1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         13.854      9.970      DSP48_X0Y29      design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         13.854      9.970      DSP48_X1Y27      design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[1]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         13.854      9.970      DSP48_X0Y32      design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[2]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         13.854      9.970      DSP48_X1Y29      design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[3]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         13.854      9.970      DSP48_X0Y23      design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[6]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         13.854      9.970      DSP48_X0Y27      design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[7]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         13.854      9.970      DSP48_X0Y25      design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[8]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         13.854      9.970      DSP48_X1Y15      design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[0]/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.854      199.506    MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.927       5.677      SLICE_X22Y93     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.927       5.677      SLICE_X22Y93     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.927       5.677      SLICE_X22Y93     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.927       5.677      SLICE_X22Y93     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.927       5.677      SLICE_X22Y93     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.927       5.677      SLICE_X22Y93     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.927       5.677      SLICE_X22Y93     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.927       5.677      SLICE_X22Y93     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.927       5.677      SLICE_X22Y93     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.927       5.677      SLICE_X22Y93     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.927       5.677      SLICE_X22Y93     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.927       5.677      SLICE_X22Y93     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.927       5.677      SLICE_X22Y93     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.927       5.677      SLICE_X22Y93     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.927       5.677      SLICE_X22Y93     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.927       5.677      SLICE_X22Y93     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.927       5.677      SLICE_X22Y93     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.927       5.677      SLICE_X22Y93     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.927       5.677      SLICE_X22Y93     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.927       5.677      SLICE_X22Y93     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_15
  To Clock:  clk_out2_design_1_clk_wiz_15

Setup :            0  Failing Endpoints,  Worst Slack      205.445ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.616ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             205.445ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.744ns  (clk_out2_design_1_clk_wiz_15 rise@211.744ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        5.394ns  (logic 0.718ns (13.310%)  route 4.676ns (86.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 210.418 - 211.744 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.562    -0.779    design_1_i/rst_clk_wiz_1_6M2/U0/slowest_sync_clk
    SLICE_X9Y2           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.419    -0.360 r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10, routed)          4.164     3.804    design_1_i/sine_3ph_0/inst/u_vb/reset
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.299     4.103 r  design_1_i/sine_3ph_0/inst/u_vb/address_cnt1[6]_i_1__0/O
                         net (fo=7, routed)           0.512     4.616    design_1_i/sine_3ph_0/inst/u_vb/address_cnt1[6]_i_1__0_n_0
    SLICE_X1Y37          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                    211.744   211.744 r  
    M9                                                0.000   211.744 r  sys_clock (IN)
                         net (fo=0)                   0.000   211.744    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   213.139 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.301    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   207.238 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   208.820    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   208.911 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.507   210.418    design_1_i/sine_3ph_0/inst/u_vb/clk
    SLICE_X1Y37          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[0]/C
                         clock pessimism              0.573   210.991    
                         clock uncertainty           -0.501   210.489    
    SLICE_X1Y37          FDRE (Setup_fdre_C_R)       -0.429   210.060    design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                        210.060    
                         arrival time                          -4.616    
  -------------------------------------------------------------------
                         slack                                205.445    

Slack (MET) :             205.445ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.744ns  (clk_out2_design_1_clk_wiz_15 rise@211.744ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        5.394ns  (logic 0.718ns (13.310%)  route 4.676ns (86.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 210.418 - 211.744 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.562    -0.779    design_1_i/rst_clk_wiz_1_6M2/U0/slowest_sync_clk
    SLICE_X9Y2           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.419    -0.360 r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10, routed)          4.164     3.804    design_1_i/sine_3ph_0/inst/u_vb/reset
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.299     4.103 r  design_1_i/sine_3ph_0/inst/u_vb/address_cnt1[6]_i_1__0/O
                         net (fo=7, routed)           0.512     4.616    design_1_i/sine_3ph_0/inst/u_vb/address_cnt1[6]_i_1__0_n_0
    SLICE_X1Y37          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                    211.744   211.744 r  
    M9                                                0.000   211.744 r  sys_clock (IN)
                         net (fo=0)                   0.000   211.744    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   213.139 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.301    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   207.238 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   208.820    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   208.911 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.507   210.418    design_1_i/sine_3ph_0/inst/u_vb/clk
    SLICE_X1Y37          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[1]/C
                         clock pessimism              0.573   210.991    
                         clock uncertainty           -0.501   210.489    
    SLICE_X1Y37          FDRE (Setup_fdre_C_R)       -0.429   210.060    design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                        210.060    
                         arrival time                          -4.616    
  -------------------------------------------------------------------
                         slack                                205.445    

Slack (MET) :             205.445ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.744ns  (clk_out2_design_1_clk_wiz_15 rise@211.744ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        5.394ns  (logic 0.718ns (13.310%)  route 4.676ns (86.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 210.418 - 211.744 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.562    -0.779    design_1_i/rst_clk_wiz_1_6M2/U0/slowest_sync_clk
    SLICE_X9Y2           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.419    -0.360 r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10, routed)          4.164     3.804    design_1_i/sine_3ph_0/inst/u_vb/reset
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.299     4.103 r  design_1_i/sine_3ph_0/inst/u_vb/address_cnt1[6]_i_1__0/O
                         net (fo=7, routed)           0.512     4.616    design_1_i/sine_3ph_0/inst/u_vb/address_cnt1[6]_i_1__0_n_0
    SLICE_X1Y37          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                    211.744   211.744 r  
    M9                                                0.000   211.744 r  sys_clock (IN)
                         net (fo=0)                   0.000   211.744    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   213.139 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.301    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   207.238 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   208.820    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   208.911 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.507   210.418    design_1_i/sine_3ph_0/inst/u_vb/clk
    SLICE_X1Y37          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[3]/C
                         clock pessimism              0.573   210.991    
                         clock uncertainty           -0.501   210.489    
    SLICE_X1Y37          FDRE (Setup_fdre_C_R)       -0.429   210.060    design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                        210.060    
                         arrival time                          -4.616    
  -------------------------------------------------------------------
                         slack                                205.445    

Slack (MET) :             205.445ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.744ns  (clk_out2_design_1_clk_wiz_15 rise@211.744ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        5.394ns  (logic 0.718ns (13.310%)  route 4.676ns (86.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 210.418 - 211.744 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.562    -0.779    design_1_i/rst_clk_wiz_1_6M2/U0/slowest_sync_clk
    SLICE_X9Y2           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.419    -0.360 r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10, routed)          4.164     3.804    design_1_i/sine_3ph_0/inst/u_vb/reset
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.299     4.103 r  design_1_i/sine_3ph_0/inst/u_vb/address_cnt1[6]_i_1__0/O
                         net (fo=7, routed)           0.512     4.616    design_1_i/sine_3ph_0/inst/u_vb/address_cnt1[6]_i_1__0_n_0
    SLICE_X1Y37          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                    211.744   211.744 r  
    M9                                                0.000   211.744 r  sys_clock (IN)
                         net (fo=0)                   0.000   211.744    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   213.139 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.301    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   207.238 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   208.820    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   208.911 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.507   210.418    design_1_i/sine_3ph_0/inst/u_vb/clk
    SLICE_X1Y37          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[5]/C
                         clock pessimism              0.573   210.991    
                         clock uncertainty           -0.501   210.489    
    SLICE_X1Y37          FDRE (Setup_fdre_C_R)       -0.429   210.060    design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[5]
  -------------------------------------------------------------------
                         required time                        210.060    
                         arrival time                          -4.616    
  -------------------------------------------------------------------
                         slack                                205.445    

Slack (MET) :             205.533ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.744ns  (clk_out2_design_1_clk_wiz_15 rise@211.744ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 0.718ns (13.527%)  route 4.590ns (86.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 210.420 - 211.744 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.562    -0.779    design_1_i/rst_clk_wiz_1_6M2/U0/slowest_sync_clk
    SLICE_X9Y2           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.419    -0.360 r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10, routed)          4.164     3.804    design_1_i/sine_3ph_0/inst/u_vb/reset
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.299     4.103 r  design_1_i/sine_3ph_0/inst/u_vb/address_cnt1[6]_i_1__0/O
                         net (fo=7, routed)           0.426     4.529    design_1_i/sine_3ph_0/inst/u_vb/address_cnt1[6]_i_1__0_n_0
    SLICE_X1Y40          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                    211.744   211.744 r  
    M9                                                0.000   211.744 r  sys_clock (IN)
                         net (fo=0)                   0.000   211.744    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   213.139 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.301    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   207.238 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   208.820    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   208.911 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.509   210.420    design_1_i/sine_3ph_0/inst/u_vb/clk
    SLICE_X1Y40          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[6]/C
                         clock pessimism              0.573   210.993    
                         clock uncertainty           -0.501   210.491    
    SLICE_X1Y40          FDRE (Setup_fdre_C_R)       -0.429   210.062    design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[6]
  -------------------------------------------------------------------
                         required time                        210.062    
                         arrival time                          -4.529    
  -------------------------------------------------------------------
                         slack                                205.533    

Slack (MET) :             205.539ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.744ns  (clk_out2_design_1_clk_wiz_15 rise@211.744ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 0.718ns (13.547%)  route 4.582ns (86.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 210.418 - 211.744 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.562    -0.779    design_1_i/rst_clk_wiz_1_6M2/U0/slowest_sync_clk
    SLICE_X9Y2           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.419    -0.360 r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10, routed)          4.164     3.804    design_1_i/sine_3ph_0/inst/u_vb/reset
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.299     4.103 r  design_1_i/sine_3ph_0/inst/u_vb/address_cnt1[6]_i_1__0/O
                         net (fo=7, routed)           0.418     4.521    design_1_i/sine_3ph_0/inst/u_vb/address_cnt1[6]_i_1__0_n_0
    SLICE_X5Y38          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                    211.744   211.744 r  
    M9                                                0.000   211.744 r  sys_clock (IN)
                         net (fo=0)                   0.000   211.744    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   213.139 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.301    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   207.238 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   208.820    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   208.911 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.507   210.418    design_1_i/sine_3ph_0/inst/u_vb/clk
    SLICE_X5Y38          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[2]/C
                         clock pessimism              0.573   210.991    
                         clock uncertainty           -0.501   210.489    
    SLICE_X5Y38          FDRE (Setup_fdre_C_R)       -0.429   210.060    design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                        210.060    
                         arrival time                          -4.521    
  -------------------------------------------------------------------
                         slack                                205.539    

Slack (MET) :             205.539ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.744ns  (clk_out2_design_1_clk_wiz_15 rise@211.744ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 0.718ns (13.547%)  route 4.582ns (86.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 210.418 - 211.744 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.562    -0.779    design_1_i/rst_clk_wiz_1_6M2/U0/slowest_sync_clk
    SLICE_X9Y2           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.419    -0.360 r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10, routed)          4.164     3.804    design_1_i/sine_3ph_0/inst/u_vb/reset
    SLICE_X1Y34          LUT6 (Prop_lut6_I5_O)        0.299     4.103 r  design_1_i/sine_3ph_0/inst/u_vb/address_cnt1[6]_i_1__0/O
                         net (fo=7, routed)           0.418     4.521    design_1_i/sine_3ph_0/inst/u_vb/address_cnt1[6]_i_1__0_n_0
    SLICE_X5Y38          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                    211.744   211.744 r  
    M9                                                0.000   211.744 r  sys_clock (IN)
                         net (fo=0)                   0.000   211.744    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   213.139 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.301    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   207.238 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   208.820    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   208.911 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.507   210.418    design_1_i/sine_3ph_0/inst/u_vb/clk
    SLICE_X5Y38          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[4]/C
                         clock pessimism              0.573   210.991    
                         clock uncertainty           -0.501   210.489    
    SLICE_X5Y38          FDRE (Setup_fdre_C_R)       -0.429   210.060    design_1_i/sine_3ph_0/inst/u_vb/address_cnt1_reg[4]
  -------------------------------------------------------------------
                         required time                        210.060    
                         arrival time                          -4.521    
  -------------------------------------------------------------------
                         slack                                205.539    

Slack (MET) :             205.568ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.744ns  (clk_out2_design_1_clk_wiz_15 rise@211.744ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        5.267ns  (logic 0.718ns (13.631%)  route 4.549ns (86.369%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 210.414 - 211.744 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.562    -0.779    design_1_i/rst_clk_wiz_1_6M2/U0/slowest_sync_clk
    SLICE_X9Y2           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.419    -0.360 r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10, routed)          4.009     3.649    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/reset
    SLICE_X1Y31          LUT5 (Prop_lut5_I4_O)        0.299     3.948 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[9]_i_1/O
                         net (fo=9, routed)           0.540     4.489    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[1]
    SLICE_X1Y32          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                    211.744   211.744 r  
    M9                                                0.000   211.744 r  sys_clock (IN)
                         net (fo=0)                   0.000   211.744    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   213.139 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.301    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   207.238 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   208.820    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   208.911 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.503   210.414    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X1Y32          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[2]/C
                         clock pessimism              0.573   210.987    
                         clock uncertainty           -0.501   210.485    
    SLICE_X1Y32          FDRE (Setup_fdre_C_R)       -0.429   210.056    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[2]
  -------------------------------------------------------------------
                         required time                        210.056    
                         arrival time                          -4.489    
  -------------------------------------------------------------------
                         slack                                205.568    

Slack (MET) :             205.568ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.744ns  (clk_out2_design_1_clk_wiz_15 rise@211.744ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        5.267ns  (logic 0.718ns (13.631%)  route 4.549ns (86.369%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 210.414 - 211.744 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.562    -0.779    design_1_i/rst_clk_wiz_1_6M2/U0/slowest_sync_clk
    SLICE_X9Y2           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.419    -0.360 r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10, routed)          4.009     3.649    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/reset
    SLICE_X1Y31          LUT5 (Prop_lut5_I4_O)        0.299     3.948 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[9]_i_1/O
                         net (fo=9, routed)           0.540     4.489    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[1]
    SLICE_X1Y32          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                    211.744   211.744 r  
    M9                                                0.000   211.744 r  sys_clock (IN)
                         net (fo=0)                   0.000   211.744    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   213.139 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.301    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   207.238 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   208.820    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   208.911 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.503   210.414    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X1Y32          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[3]/C
                         clock pessimism              0.573   210.987    
                         clock uncertainty           -0.501   210.485    
    SLICE_X1Y32          FDRE (Setup_fdre_C_R)       -0.429   210.056    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[3]
  -------------------------------------------------------------------
                         required time                        210.056    
                         arrival time                          -4.489    
  -------------------------------------------------------------------
                         slack                                205.568    

Slack (MET) :             205.568ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.744ns  (clk_out2_design_1_clk_wiz_15 rise@211.744ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        5.267ns  (logic 0.718ns (13.631%)  route 4.549ns (86.369%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 210.414 - 211.744 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.562    -0.779    design_1_i/rst_clk_wiz_1_6M2/U0/slowest_sync_clk
    SLICE_X9Y2           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.419    -0.360 r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=10, routed)          4.009     3.649    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/reset
    SLICE_X1Y31          LUT5 (Prop_lut5_I4_O)        0.299     3.948 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[9]_i_1/O
                         net (fo=9, routed)           0.540     4.489    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000[1]
    SLICE_X1Y32          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                    211.744   211.744 r  
    M9                                                0.000   211.744 r  sys_clock (IN)
                         net (fo=0)                   0.000   211.744    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395   213.139 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.301    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062   207.238 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   208.820    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   208.911 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.503   210.414    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X1Y32          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[5]/C
                         clock pessimism              0.573   210.987    
                         clock uncertainty           -0.501   210.485    
    SLICE_X1Y32          FDRE (Setup_fdre_C_R)       -0.429   210.056    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[5]
  -------------------------------------------------------------------
                         required time                        210.056    
                         arrival time                          -4.489    
  -------------------------------------------------------------------
                         slack                                205.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.563    -0.527    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X21Y0          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.330    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X21Y0          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.833    -0.760    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X21Y0          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.233    -0.527    
    SLICE_X21Y0          FDRE (Hold_fdre_C_D)         0.075    -0.452    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.561    -0.529    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X17Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.332    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/Q
    SLICE_X17Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.832    -0.761    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X17Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.232    -0.529    
    SLICE_X17Y1          FDRE (Hold_fdre_C_D)         0.075    -0.454    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.561    -0.529    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X17Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.321    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/p_1_in4_in
    SLICE_X17Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.832    -0.761    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X17Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                         clock pessimism              0.232    -0.529    
    SLICE_X17Y1          FDRE (Hold_fdre_C_D)         0.078    -0.451    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.684%)  route 0.127ns (47.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.564    -0.526    design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/slowest_sync_clk
    SLICE_X11Y2          FDSE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDSE (Prop_fdse_C_Q)         0.141    -0.385 r  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.127    -0.258    design_1_i/rst_clk_wiz_1_6M2/U0/Pr_out
    SLICE_X9Y2           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.833    -0.760    design_1_i/rst_clk_wiz_1_6M2/U0/slowest_sync_clk
    SLICE_X9Y2           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER/C
                         clock pessimism              0.269    -0.491    
    SLICE_X9Y2           FDRE (Hold_fdre_C_D)         0.075    -0.416    design_1_i/rst_clk_wiz_1_6M2/U0/PR_OUT_DFF[0].FDRE_PER
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.453%)  route 0.107ns (36.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.564    -0.526    design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/slowest_sync_clk
    SLICE_X9Y2           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.385 f  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_dec_reg[2]/Q
                         net (fo=1, routed)           0.107    -0.278    design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_dec_reg_n_0_[2]
    SLICE_X11Y2          LUT2 (Prop_lut2_I1_O)        0.045    -0.233 r  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_i_1/O
                         net (fo=1, routed)           0.000    -0.233    design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_i_1_n_0
    SLICE_X11Y2          FDSE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.833    -0.760    design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/slowest_sync_clk
    SLICE_X11Y2          FDSE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_reg/C
                         clock pessimism              0.269    -0.491    
    SLICE_X11Y2          FDSE (Hold_fdse_C_D)         0.092    -0.399    design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.036%)  route 0.130ns (47.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.563    -0.527    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X21Y0          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.130    -0.256    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/p_3_in1_in
    SLICE_X20Y0          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.833    -0.760    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X20Y0          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                         clock pessimism              0.246    -0.514    
    SLICE_X20Y0          FDRE (Hold_fdre_C_D)         0.075    -0.439    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.226ns (81.235%)  route 0.052ns (18.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.561    -0.529    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X17Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.128    -0.401 r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.052    -0.348    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_lpf[0]
    SLICE_X17Y1          LUT5 (Prop_lut5_I4_O)        0.098    -0.250 r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.250    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT_n_0
    SLICE_X17Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.832    -0.761    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X17Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.232    -0.529    
    SLICE_X17Y1          FDRE (Hold_fdre_C_D)         0.092    -0.437    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/core_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.208%)  route 0.139ns (42.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.564    -0.526    design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/slowest_sync_clk
    SLICE_X9Y2           FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/core_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.385 f  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/core_dec_reg[2]/Q
                         net (fo=1, routed)           0.139    -0.246    design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/p_0_in
    SLICE_X11Y2          LUT2 (Prop_lut2_I1_O)        0.045    -0.201 r  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000    -0.201    design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/Core_i_1_n_0
    SLICE_X11Y2          FDSE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.833    -0.760    design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/slowest_sync_clk
    SLICE_X11Y2          FDSE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/Core_reg/C
                         clock pessimism              0.269    -0.491    
    SLICE_X11Y2          FDSE (Hold_fdse_C_D)         0.091    -0.400    design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.209ns (61.259%)  route 0.132ns (38.741%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.564    -0.526    design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X10Y2          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.132    -0.230    design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/seq_cnt[0]
    SLICE_X10Y1          LUT4 (Prop_lut4_I1_O)        0.045    -0.185 r  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000    -0.185    design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/pr_dec0__0
    SLICE_X10Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.833    -0.760    design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/slowest_sync_clk
    SLICE_X10Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism              0.250    -0.510    
    SLICE_X10Y1          FDRE (Hold_fdre_C_D)         0.120    -0.390    design_1_i/rst_clk_wiz_1_6M2/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.563    -0.527    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X20Y0          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.128    -0.399 r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.076    -0.323    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_2_in
    SLICE_X20Y0          LUT5 (Prop_lut5_I2_O)        0.099    -0.224 r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.224    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X20Y0          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.833    -0.760    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X20Y0          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.233    -0.527    
    SLICE_X20Y0          FDRE (Hold_fdre_C_D)         0.091    -0.436    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_15
Waveform(ns):       { 0.000 105.872 }
Period(ns):         211.744
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         211.744     209.168    RAMB18_X0Y13     design_1_i/sine_3ph_0/inst/Delay1_out1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         211.744     209.168    RAMB18_X0Y15     design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         211.744     209.168    RAMB18_X0Y12     design_1_i/sine_3ph_0/inst/Delay_out1_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         211.744     209.589    BUFGCTRL_X0Y3    design_1_i/clk_wiz/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         211.744     210.495    MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         211.744     210.744    SLICE_X40Y14     <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         211.744     210.744    SLICE_X41Y5      <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         211.744     210.744    SLICE_X0Y28      <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         211.744     210.744    SLICE_X0Y27      <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         211.744     210.744    SLICE_X0Y29      <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       211.744     1.616      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         105.872     104.892    SLICE_X18Y0      design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         105.872     104.892    SLICE_X18Y0      design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.872     105.372    SLICE_X40Y14     <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.500         105.872     105.372    SLICE_X40Y14     <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.872     105.372    SLICE_X41Y5      <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.500         105.872     105.372    SLICE_X41Y5      <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.872     105.372    SLICE_X0Y28      <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.500         105.872     105.372    SLICE_X0Y28      <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.872     105.372    SLICE_X0Y27      <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.500         105.872     105.372    SLICE_X0Y27      <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         105.872     104.892    SLICE_X18Y0      design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         105.872     104.892    SLICE_X18Y0      design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         105.872     105.372    SLICE_X40Y14     <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.872     105.372    SLICE_X40Y14     <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.500         105.872     105.372    SLICE_X41Y5      <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.872     105.372    SLICE_X41Y5      <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.500         105.872     105.372    SLICE_X0Y28      <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.872     105.372    SLICE_X0Y28      <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.500         105.872     105.372    SLICE_X0Y27      <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.872     105.372    SLICE_X0Y27      <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_15
  To Clock:  clk_out3_design_1_clk_wiz_15

Setup :            0  Failing Endpoints,  Worst Slack       19.609ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.563ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.609ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_351_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.085ns  (clk_out3_design_1_clk_wiz_15 rise@33.085ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        13.094ns  (logic 2.283ns (17.435%)  route 10.811ns (82.565%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 31.746 - 33.085 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         1.624    -0.717    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X6Y36          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.478    -0.239 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[2]/Q
                         net (fo=27, routed)          1.028     0.789    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg_n_0_[2]
    SLICE_X6Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.834     1.623 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.623    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[4]_i_2_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.740 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.740    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[8]_i_2_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.857 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.857    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[12]_i_2_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.974 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[15]_i_6/CO[3]
                         net (fo=41, routed)          2.827     4.801    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[15]_i_6_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I5_O)        0.124     4.925 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_239_i_3/O
                         net (fo=1, routed)           0.264     5.189    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_239_i_3_n_0
    SLICE_X7Y39          LUT5 (Prop_lut5_I0_O)        0.124     5.313 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_239_i_2/O
                         net (fo=11, routed)          2.106     7.419    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_239_i_2_n_0
    SLICE_X19Y40         LUT5 (Prop_lut5_I0_O)        0.124     7.543 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_245_i_2/O
                         net (fo=7, routed)           1.844     9.388    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_245_i_2_n_0
    SLICE_X7Y36          LUT2 (Prop_lut2_I0_O)        0.124     9.512 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_245_i_1/O
                         net (fo=13, routed)          2.741    12.253    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_10
    SLICE_X0Y25          LUT6 (Prop_lut6_I2_O)        0.124    12.377 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_351[0]_i_1/O
                         net (fo=1, routed)           0.000    12.377    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_351[0]_i_1_n_0
    SLICE_X0Y25          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_351_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                     33.085    33.085 r  
    M9                                                0.000    33.085 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.085    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    34.480 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.642    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062    28.579 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.160    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.251 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         1.494    31.746    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X0Y25          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_351_reg[0]/C
                         clock pessimism              0.573    32.318    
                         clock uncertainty           -0.363    31.956    
    SLICE_X0Y25          FDRE (Setup_fdre_C_D)        0.031    31.987    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_351_reg[0]
  -------------------------------------------------------------------
                         required time                         31.987    
                         arrival time                         -12.377    
  -------------------------------------------------------------------
                         slack                                 19.609    

Slack (MET) :             19.887ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_283_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.085ns  (clk_out3_design_1_clk_wiz_15 rise@33.085ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        12.821ns  (logic 2.513ns (19.601%)  route 10.308ns (80.399%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 31.752 - 33.085 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         1.624    -0.717    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X6Y36          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.478    -0.239 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[2]/Q
                         net (fo=27, routed)          1.028     0.789    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg_n_0_[2]
    SLICE_X6Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.834     1.623 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.623    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[4]_i_2_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.740 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.740    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[8]_i_2_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.857 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.857    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[12]_i_2_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.974 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[15]_i_6/CO[3]
                         net (fo=41, routed)          2.827     4.801    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[15]_i_6_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I5_O)        0.124     4.925 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_239_i_3/O
                         net (fo=1, routed)           0.264     5.189    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_239_i_3_n_0
    SLICE_X7Y39          LUT5 (Prop_lut5_I0_O)        0.124     5.313 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_239_i_2/O
                         net (fo=11, routed)          2.106     7.419    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_239_i_2_n_0
    SLICE_X19Y40         LUT4 (Prop_lut4_I3_O)        0.152     7.571 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_283[0]_i_4/O
                         net (fo=1, routed)           0.944     8.516    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_283[0]_i_4_n_0
    SLICE_X19Y36         LUT6 (Prop_lut6_I2_O)        0.326     8.842 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_283[0]_i_2/O
                         net (fo=22, routed)          3.138    11.980    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_283[0]_i_2_n_0
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.124    12.104 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_283[0]_i_1/O
                         net (fo=1, routed)           0.000    12.104    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_283[0]_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_283_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                     33.085    33.085 r  
    M9                                                0.000    33.085 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.085    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    34.480 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.642    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062    28.579 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.160    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.251 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         1.500    31.752    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X0Y19          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_283_reg[0]/C
                         clock pessimism              0.573    32.324    
                         clock uncertainty           -0.363    31.962    
    SLICE_X0Y19          FDRE (Setup_fdre_C_D)        0.029    31.991    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_283_reg[0]
  -------------------------------------------------------------------
                         required time                         31.991    
                         arrival time                         -12.104    
  -------------------------------------------------------------------
                         slack                                 19.887    

Slack (MET) :             19.906ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/is_SPI_MNGR_39_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/sel_1_675_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.085ns  (clk_out3_design_1_clk_wiz_15 rise@33.085ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        12.802ns  (logic 1.780ns (13.905%)  route 11.022ns (86.095%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT5=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 31.752 - 33.085 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         1.624    -0.717    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X7Y36          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/is_SPI_MNGR_39_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.261 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/is_SPI_MNGR_39_reg[0]/Q
                         net (fo=39, routed)          2.000     1.739    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/is_SPI_MNGR_87[0]
    SLICE_X6Y43          LUT5 (Prop_lut5_I1_O)        0.146     1.885 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/is_SPI_MNGR_39[3]_i_2/O
                         net (fo=3, routed)           1.297     3.183    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/is_SPI_MNGR_39[3]_i_2_n_0
    SLICE_X8Y40          LUT4 (Prop_lut4_I0_O)        0.328     3.511 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/is_SPI_MNGR_39[3]_i_1/O
                         net (fo=25, routed)          1.887     5.398    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/is_SPI_MNGR_39[3]_i_1_n_0
    SLICE_X1Y35          LUT2 (Prop_lut2_I0_O)        0.152     5.550 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_864_i_3/O
                         net (fo=7, routed)           1.373     6.923    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_864_i_3_n_0
    SLICE_X8Y38          LUT4 (Prop_lut4_I0_O)        0.326     7.249 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_267[0]_i_3/O
                         net (fo=6, routed)           0.981     8.230    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_267[0]_i_3_n_0
    SLICE_X8Y33          LUT5 (Prop_lut5_I0_O)        0.124     8.354 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/sel_1_163[0]_i_7/O
                         net (fo=11, routed)          2.332    10.686    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/sel_1_163[0]_i_7_n_0
    SLICE_X3Y24          LUT5 (Prop_lut5_I4_O)        0.124    10.810 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/sel_1_675[0]_i_3/O
                         net (fo=1, routed)           1.151    11.961    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/sel_1_675[0]_i_3_n_0
    SLICE_X3Y29          LUT5 (Prop_lut5_I2_O)        0.124    12.085 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/sel_1_675[0]_i_1/O
                         net (fo=1, routed)           0.000    12.085    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/sel_1_674
    SLICE_X3Y29          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/sel_1_675_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                     33.085    33.085 r  
    M9                                                0.000    33.085 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.085    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    34.480 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.642    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062    28.579 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.160    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.251 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         1.500    31.752    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X3Y29          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/sel_1_675_reg[0]/C
                         clock pessimism              0.573    32.324    
                         clock uncertainty           -0.363    31.962    
    SLICE_X3Y29          FDRE (Setup_fdre_C_D)        0.029    31.991    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/sel_1_675_reg[0]
  -------------------------------------------------------------------
                         required time                         31.991    
                         arrival time                         -12.085    
  -------------------------------------------------------------------
                         slack                                 19.906    

Slack (MET) :             19.945ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/is_SPI_MNGR_39_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/sel_1_547_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.085ns  (clk_out3_design_1_clk_wiz_15 rise@33.085ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        12.775ns  (logic 1.780ns (13.933%)  route 10.995ns (86.067%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT5=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 31.751 - 33.085 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         1.624    -0.717    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X7Y36          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/is_SPI_MNGR_39_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.261 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/is_SPI_MNGR_39_reg[0]/Q
                         net (fo=39, routed)          2.000     1.739    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/is_SPI_MNGR_87[0]
    SLICE_X6Y43          LUT5 (Prop_lut5_I1_O)        0.146     1.885 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/is_SPI_MNGR_39[3]_i_2/O
                         net (fo=3, routed)           1.297     3.183    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/is_SPI_MNGR_39[3]_i_2_n_0
    SLICE_X8Y40          LUT4 (Prop_lut4_I0_O)        0.328     3.511 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/is_SPI_MNGR_39[3]_i_1/O
                         net (fo=25, routed)          1.887     5.398    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/is_SPI_MNGR_39[3]_i_1_n_0
    SLICE_X1Y35          LUT2 (Prop_lut2_I0_O)        0.152     5.550 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_864_i_3/O
                         net (fo=7, routed)           1.373     6.923    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_864_i_3_n_0
    SLICE_X8Y38          LUT4 (Prop_lut4_I0_O)        0.326     7.249 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_267[0]_i_3/O
                         net (fo=6, routed)           0.981     8.230    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_267[0]_i_3_n_0
    SLICE_X8Y33          LUT5 (Prop_lut5_I0_O)        0.124     8.354 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/sel_1_163[0]_i_7/O
                         net (fo=11, routed)          2.680    11.034    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/sel_1_163[0]_i_7_n_0
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.124    11.158 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/sel_1_547[0]_i_3/O
                         net (fo=1, routed)           0.776    11.935    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/sel_1_547[0]_i_3_n_0
    SLICE_X5Y29          LUT5 (Prop_lut5_I2_O)        0.124    12.059 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/sel_1_547[0]_i_1/O
                         net (fo=1, routed)           0.000    12.059    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/sel_1_546
    SLICE_X5Y29          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/sel_1_547_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                     33.085    33.085 r  
    M9                                                0.000    33.085 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.085    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    34.480 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.642    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062    28.579 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.160    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.251 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         1.499    31.751    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X5Y29          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/sel_1_547_reg[0]/C
                         clock pessimism              0.587    32.337    
                         clock uncertainty           -0.363    31.975    
    SLICE_X5Y29          FDRE (Setup_fdre_C_D)        0.029    32.004    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/sel_1_547_reg[0]
  -------------------------------------------------------------------
                         required time                         32.004    
                         arrival time                         -12.059    
  -------------------------------------------------------------------
                         slack                                 19.945    

Slack (MET) :             20.120ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_623_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.085ns  (clk_out3_design_1_clk_wiz_15 rise@33.085ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        12.584ns  (logic 2.283ns (18.143%)  route 10.301ns (81.857%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 31.746 - 33.085 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         1.624    -0.717    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X6Y36          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.478    -0.239 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[2]/Q
                         net (fo=27, routed)          1.028     0.789    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg_n_0_[2]
    SLICE_X6Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.834     1.623 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.623    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[4]_i_2_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.740 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.740    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[8]_i_2_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.857 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.857    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[12]_i_2_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.974 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[15]_i_6/CO[3]
                         net (fo=41, routed)          2.827     4.801    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[15]_i_6_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I5_O)        0.124     4.925 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_239_i_3/O
                         net (fo=1, routed)           0.264     5.189    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_239_i_3_n_0
    SLICE_X7Y39          LUT5 (Prop_lut5_I0_O)        0.124     5.313 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_239_i_2/O
                         net (fo=11, routed)          2.106     7.419    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_239_i_2_n_0
    SLICE_X19Y40         LUT5 (Prop_lut5_I0_O)        0.124     7.543 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_245_i_2/O
                         net (fo=7, routed)           1.844     9.388    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_245_i_2_n_0
    SLICE_X7Y36          LUT2 (Prop_lut2_I0_O)        0.124     9.512 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_245_i_1/O
                         net (fo=13, routed)          2.231    11.743    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_10
    SLICE_X1Y24          LUT6 (Prop_lut6_I2_O)        0.124    11.867 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_623[0]_i_1/O
                         net (fo=1, routed)           0.000    11.867    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/functionOutput_23[0]
    SLICE_X1Y24          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_623_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                     33.085    33.085 r  
    M9                                                0.000    33.085 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.085    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    34.480 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.642    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062    28.579 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.160    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.251 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         1.494    31.746    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X1Y24          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_623_reg[0]/C
                         clock pessimism              0.573    32.318    
                         clock uncertainty           -0.363    31.956    
    SLICE_X1Y24          FDRE (Setup_fdre_C_D)        0.031    31.987    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_623_reg[0]
  -------------------------------------------------------------------
                         required time                         31.987    
                         arrival time                         -11.867    
  -------------------------------------------------------------------
                         slack                                 20.120    

Slack (MET) :             20.216ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_975_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.085ns  (clk_out3_design_1_clk_wiz_15 rise@33.085ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        12.547ns  (logic 2.519ns (20.076%)  route 10.028ns (79.924%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 31.758 - 33.085 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         1.624    -0.717    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X6Y36          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.478    -0.239 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[2]/Q
                         net (fo=27, routed)          1.028     0.789    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg_n_0_[2]
    SLICE_X6Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.834     1.623 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.623    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[4]_i_2_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.740 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.740    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[8]_i_2_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.857 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.857    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[12]_i_2_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.974 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[15]_i_6/CO[3]
                         net (fo=41, routed)          2.827     4.801    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[15]_i_6_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I5_O)        0.124     4.925 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_239_i_3/O
                         net (fo=1, routed)           0.264     5.189    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_239_i_3_n_0
    SLICE_X7Y39          LUT5 (Prop_lut5_I0_O)        0.124     5.313 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_239_i_2/O
                         net (fo=11, routed)          1.971     7.284    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_239_i_2_n_0
    SLICE_X21Y36         LUT6 (Prop_lut6_I0_O)        0.124     7.408 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_239_i_1/O
                         net (fo=5, routed)           2.850    10.258    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_6
    SLICE_X5Y46          LUT4 (Prop_lut4_I0_O)        0.152    10.410 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_946_i_2/O
                         net (fo=2, routed)           1.089    11.498    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_946_i_2_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I3_O)        0.332    11.830 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_975_i_1/O
                         net (fo=1, routed)           0.000    11.830    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_974
    SLICE_X2Y35          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_975_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                     33.085    33.085 r  
    M9                                                0.000    33.085 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.085    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    34.480 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.642    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062    28.579 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.160    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.251 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         1.506    31.758    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X2Y35          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_975_reg/C
                         clock pessimism              0.573    32.330    
                         clock uncertainty           -0.363    31.968    
    SLICE_X2Y35          FDRE (Setup_fdre_C_D)        0.079    32.047    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_975_reg
  -------------------------------------------------------------------
                         required time                         32.047    
                         arrival time                         -11.830    
  -------------------------------------------------------------------
                         slack                                 20.216    

Slack (MET) :             20.225ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_946_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.085ns  (clk_out3_design_1_clk_wiz_15 rise@33.085ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        12.538ns  (logic 2.519ns (20.090%)  route 10.019ns (79.910%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 31.758 - 33.085 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         1.624    -0.717    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X6Y36          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.478    -0.239 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[2]/Q
                         net (fo=27, routed)          1.028     0.789    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg_n_0_[2]
    SLICE_X6Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.834     1.623 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.623    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[4]_i_2_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.740 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.740    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[8]_i_2_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.857 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.857    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[12]_i_2_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.974 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[15]_i_6/CO[3]
                         net (fo=41, routed)          2.827     4.801    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[15]_i_6_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I5_O)        0.124     4.925 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_239_i_3/O
                         net (fo=1, routed)           0.264     5.189    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_239_i_3_n_0
    SLICE_X7Y39          LUT5 (Prop_lut5_I0_O)        0.124     5.313 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_239_i_2/O
                         net (fo=11, routed)          1.971     7.284    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_239_i_2_n_0
    SLICE_X21Y36         LUT6 (Prop_lut6_I0_O)        0.124     7.408 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_239_i_1/O
                         net (fo=5, routed)           2.850    10.258    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_6
    SLICE_X5Y46          LUT4 (Prop_lut4_I0_O)        0.152    10.410 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_946_i_2/O
                         net (fo=2, routed)           1.080    11.489    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_946_i_2_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I1_O)        0.332    11.821 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_946_i_1/O
                         net (fo=1, routed)           0.000    11.821    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_945
    SLICE_X2Y35          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_946_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                     33.085    33.085 r  
    M9                                                0.000    33.085 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.085    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    34.480 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.642    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062    28.579 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.160    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.251 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         1.506    31.758    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X2Y35          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_946_reg/C
                         clock pessimism              0.573    32.330    
                         clock uncertainty           -0.363    31.968    
    SLICE_X2Y35          FDRE (Setup_fdre_C_D)        0.079    32.047    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_946_reg
  -------------------------------------------------------------------
                         required time                         32.047    
                         arrival time                         -11.821    
  -------------------------------------------------------------------
                         slack                                 20.225    

Slack (MET) :             20.265ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_456_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.085ns  (clk_out3_design_1_clk_wiz_15 rise@33.085ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        12.461ns  (logic 2.513ns (20.167%)  route 9.948ns (79.833%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 31.755 - 33.085 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         1.624    -0.717    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X6Y36          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.478    -0.239 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[2]/Q
                         net (fo=27, routed)          1.028     0.789    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg_n_0_[2]
    SLICE_X6Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.834     1.623 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.623    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[4]_i_2_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.740 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.740    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[8]_i_2_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.857 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.857    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[12]_i_2_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.974 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[15]_i_6/CO[3]
                         net (fo=41, routed)          2.827     4.801    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_37_reg[15]_i_6_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I5_O)        0.124     4.925 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_239_i_3/O
                         net (fo=1, routed)           0.264     5.189    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_239_i_3_n_0
    SLICE_X7Y39          LUT5 (Prop_lut5_I0_O)        0.124     5.313 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_239_i_2/O
                         net (fo=11, routed)          2.106     7.419    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_239_i_2_n_0
    SLICE_X19Y40         LUT5 (Prop_lut5_I0_O)        0.124     7.543 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_245_i_2/O
                         net (fo=7, routed)           1.844     9.388    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_245_i_2_n_0
    SLICE_X7Y36          LUT2 (Prop_lut2_I0_O)        0.152     9.540 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_248_i_1/O
                         net (fo=12, routed)          1.879    11.418    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_248_i_1_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I2_O)        0.326    11.744 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_456[0]_i_1/O
                         net (fo=1, routed)           0.000    11.744    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_456[0]_i_1_n_0
    SLICE_X5Y33          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_456_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                     33.085    33.085 r  
    M9                                                0.000    33.085 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.085    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    34.480 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.642    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062    28.579 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.160    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.251 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         1.503    31.755    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X5Y33          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_456_reg[0]/C
                         clock pessimism              0.587    32.341    
                         clock uncertainty           -0.363    31.979    
    SLICE_X5Y33          FDRE (Setup_fdre_C_D)        0.031    32.010    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_456_reg[0]
  -------------------------------------------------------------------
                         required time                         32.010    
                         arrival time                         -11.744    
  -------------------------------------------------------------------
                         slack                                 20.265    

Slack (MET) :             20.294ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/is_SPI_MNGR_39_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/sel_1_1059_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.085ns  (clk_out3_design_1_clk_wiz_15 rise@33.085ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        12.408ns  (logic 1.780ns (14.346%)  route 10.628ns (85.654%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT5=4)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 31.746 - 33.085 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         1.624    -0.717    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X7Y36          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/is_SPI_MNGR_39_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.261 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/is_SPI_MNGR_39_reg[0]/Q
                         net (fo=39, routed)          2.000     1.739    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/is_SPI_MNGR_87[0]
    SLICE_X6Y43          LUT5 (Prop_lut5_I1_O)        0.146     1.885 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/is_SPI_MNGR_39[3]_i_2/O
                         net (fo=3, routed)           1.297     3.183    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/is_SPI_MNGR_39[3]_i_2_n_0
    SLICE_X8Y40          LUT4 (Prop_lut4_I0_O)        0.328     3.511 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/is_SPI_MNGR_39[3]_i_1/O
                         net (fo=25, routed)          1.887     5.398    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/is_SPI_MNGR_39[3]_i_1_n_0
    SLICE_X1Y35          LUT2 (Prop_lut2_I0_O)        0.152     5.550 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_864_i_3/O
                         net (fo=7, routed)           1.373     6.923    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_864_i_3_n_0
    SLICE_X8Y38          LUT4 (Prop_lut4_I0_O)        0.326     7.249 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_267[0]_i_3/O
                         net (fo=6, routed)           0.981     8.230    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_267[0]_i_3_n_0
    SLICE_X8Y33          LUT5 (Prop_lut5_I0_O)        0.124     8.354 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/sel_1_163[0]_i_7/O
                         net (fo=11, routed)          2.521    10.875    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/sel_1_163[0]_i_7_n_0
    SLICE_X2Y25          LUT5 (Prop_lut5_I4_O)        0.124    10.999 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/sel_1_1059[0]_i_3/O
                         net (fo=1, routed)           0.567    11.567    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/sel_1_1059[0]_i_3_n_0
    SLICE_X1Y25          LUT5 (Prop_lut5_I2_O)        0.124    11.691 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/sel_1_1059[0]_i_1/O
                         net (fo=1, routed)           0.000    11.691    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/sel_1_1058
    SLICE_X1Y25          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/sel_1_1059_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                     33.085    33.085 r  
    M9                                                0.000    33.085 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.085    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    34.480 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.642    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062    28.579 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.160    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.251 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         1.494    31.746    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X1Y25          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/sel_1_1059_reg[0]/C
                         clock pessimism              0.573    32.318    
                         clock uncertainty           -0.363    31.956    
    SLICE_X1Y25          FDRE (Setup_fdre_C_D)        0.029    31.985    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/sel_1_1059_reg[0]
  -------------------------------------------------------------------
                         required time                         31.985    
                         arrival time                         -11.691    
  -------------------------------------------------------------------
                         slack                                 20.294    

Slack (MET) :             20.300ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/is_SPI_MNGR_39_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/sel_1_163_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.085ns  (clk_out3_design_1_clk_wiz_15 rise@33.085ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        12.406ns  (logic 1.780ns (14.347%)  route 10.626ns (85.653%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT5=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 31.751 - 33.085 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         1.624    -0.717    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X7Y36          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/is_SPI_MNGR_39_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.261 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/is_SPI_MNGR_39_reg[0]/Q
                         net (fo=39, routed)          2.000     1.739    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/is_SPI_MNGR_87[0]
    SLICE_X6Y43          LUT5 (Prop_lut5_I1_O)        0.146     1.885 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/is_SPI_MNGR_39[3]_i_2/O
                         net (fo=3, routed)           1.297     3.183    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/is_SPI_MNGR_39[3]_i_2_n_0
    SLICE_X8Y40          LUT4 (Prop_lut4_I0_O)        0.328     3.511 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/is_SPI_MNGR_39[3]_i_1/O
                         net (fo=25, routed)          1.887     5.398    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/is_SPI_MNGR_39[3]_i_1_n_0
    SLICE_X1Y35          LUT2 (Prop_lut2_I0_O)        0.152     5.550 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_864_i_3/O
                         net (fo=7, routed)           1.373     6.923    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_864_i_3_n_0
    SLICE_X8Y38          LUT4 (Prop_lut4_I0_O)        0.326     7.249 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_267[0]_i_3/O
                         net (fo=6, routed)           0.981     8.230    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_267[0]_i_3_n_0
    SLICE_X8Y33          LUT5 (Prop_lut5_I0_O)        0.124     8.354 f  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/sel_1_163[0]_i_7/O
                         net (fo=11, routed)          2.438    10.792    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/sel_1_163[0]_i_7_n_0
    SLICE_X1Y23          LUT5 (Prop_lut5_I4_O)        0.124    10.916 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/sel_1_163[0]_i_3/O
                         net (fo=1, routed)           0.649    11.566    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/sel_1_163[0]_i_3_n_0
    SLICE_X0Y21          LUT5 (Prop_lut5_I2_O)        0.124    11.690 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/sel_1_163[0]_i_1/O
                         net (fo=1, routed)           0.000    11.690    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/sel_1_162
    SLICE_X0Y21          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/sel_1_163_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                     33.085    33.085 r  
    M9                                                0.000    33.085 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.085    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    34.480 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.642    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062    28.579 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    30.160    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.251 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         1.499    31.751    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X0Y21          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/sel_1_163_reg[0]/C
                         clock pessimism              0.573    32.323    
                         clock uncertainty           -0.363    31.961    
    SLICE_X0Y21          FDRE (Setup_fdre_C_D)        0.029    31.990    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/sel_1_163_reg[0]
  -------------------------------------------------------------------
                         required time                         31.990    
                         arrival time                         -11.690    
  -------------------------------------------------------------------
                         slack                                 20.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         0.585    -0.505    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X1Y86          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.308    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/Q
    SLICE_X1Y86          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         0.854    -0.738    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X1Y86          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.234    -0.505    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.075    -0.430    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         0.585    -0.505    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X0Y86          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.298    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X0Y86          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         0.854    -0.738    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X0Y86          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.234    -0.505    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.075    -0.430    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.141ns (65.642%)  route 0.074ns (34.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         0.586    -0.504    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/slowest_sync_clk
    SLICE_X0Y87          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.074    -0.289    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/p_1_in4_in
    SLICE_X0Y87          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         0.855    -0.737    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/slowest_sync_clk
    SLICE_X0Y87          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                         clock pessimism              0.234    -0.504    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.078    -0.426    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.186ns (75.052%)  route 0.062ns (24.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         0.587    -0.503    design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X0Y88          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.062    -0.300    design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/seq_cnt[3]
    SLICE_X1Y88          LUT4 (Prop_lut4_I1_O)        0.045    -0.255 r  design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/p_3_out[0]
    SLICE_X1Y88          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         0.857    -0.735    design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/slowest_sync_clk
    SLICE_X1Y88          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism              0.246    -0.490    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.092    -0.398    design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.276%)  route 0.075ns (28.724%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         0.587    -0.503    design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X0Y88          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.075    -0.287    design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/seq_cnt[0]
    SLICE_X1Y88          LUT4 (Prop_lut4_I1_O)        0.045    -0.242 r  design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000    -0.242    design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/pr_dec0__0
    SLICE_X1Y88          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         0.857    -0.735    design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/slowest_sync_clk
    SLICE_X1Y88          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism              0.246    -0.490    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.092    -0.398    design_1_i/rst_clk_wiz_1_6M3/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_201_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_496_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.838%)  route 0.136ns (42.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         0.586    -0.504    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X3Y33          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_201_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_201_reg[4]/Q
                         net (fo=3, routed)           0.136    -0.227    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_217[4]
    SLICE_X6Y33          LUT6 (Prop_lut6_I5_O)        0.045    -0.182 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_496[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_496[0]_i_1_n_0
    SLICE_X6Y33          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_496_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         0.853    -0.740    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X6Y33          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_496_reg[0]/C
                         clock pessimism              0.269    -0.471    
    SLICE_X6Y33          FDRE (Hold_fdre_C_D)         0.121    -0.350    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_496_reg[0]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay4_out1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_507_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.444%)  route 0.138ns (42.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         0.585    -0.505    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X3Y32          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay4_out1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  design_1_i/MCP_DRIVER_0/inst/Delay4_out1_reg[3]/Q
                         net (fo=3, routed)           0.138    -0.226    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_595_reg[0]_0[3]
    SLICE_X4Y31          LUT6 (Prop_lut6_I3_O)        0.045    -0.181 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_507[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_507[0]_i_1_n_0
    SLICE_X4Y31          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_507_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         0.851    -0.742    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X4Y31          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_507_reg[0]/C
                         clock pessimism              0.269    -0.473    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.092    -0.381    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_507_reg[0]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_123_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_416_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.628%)  route 0.069ns (23.372%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         0.582    -0.508    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X3Y29          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_123_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.128    -0.380 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_123_reg[6]/Q
                         net (fo=3, routed)           0.069    -0.310    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_139[6]
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.099    -0.211 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_416[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_416[0]_i_1_n_0
    SLICE_X3Y29          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_416_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         0.851    -0.742    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X3Y29          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_416_reg[0]/C
                         clock pessimism              0.234    -0.508    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.092    -0.416    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_416_reg[0]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.563%)  route 0.126ns (40.437%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         0.585    -0.505    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/slowest_sync_clk
    SLICE_X0Y86          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.126    -0.237    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/p_2_in3_in
    SLICE_X0Y87          LUT5 (Prop_lut5_I2_O)        0.045    -0.192 r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.192    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT_n_0
    SLICE_X0Y87          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         0.855    -0.737    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/slowest_sync_clk
    SLICE_X0Y87          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.249    -0.489    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.091    -0.398    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_221_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.143%)  route 0.178ns (48.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         0.582    -0.508    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X5Y30          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[8]/Q
                         net (fo=3, routed)           0.178    -0.189    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_601_reg[0]_0[8]
    SLICE_X2Y29          LUT3 (Prop_lut3_I0_O)        0.045    -0.144 r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_221[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_36300
    SLICE_X2Y29          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_221_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         0.851    -0.742    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X2Y29          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_221_reg[8]/C
                         clock pessimism              0.269    -0.473    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.121    -0.352    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_221_reg[8]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_design_1_clk_wiz_15
Waveform(ns):       { 0.000 16.543 }
Period(ns):         33.085
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         33.085      30.930     BUFGCTRL_X0Y1    design_1_i/clk_wiz/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         33.085      31.836     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         33.085      32.085     SLICE_X0Y34      design_1_i/MCP_DRIVER_0/inst/Delay10_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.085      32.085     SLICE_X25Y39     design_1_i/MCP_DRIVER_0/inst/Delay10_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.085      32.085     SLICE_X4Y43      design_1_i/MCP_DRIVER_0/inst/Delay11_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.085      32.085     SLICE_X29Y42     design_1_i/MCP_DRIVER_0/inst/Delay11_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.085      32.085     SLICE_X3Y26      design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.085      32.085     SLICE_X3Y33      design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.085      32.085     SLICE_X3Y33      design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.085      32.085     SLICE_X3Y26      design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       33.085      180.275    MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         16.543      15.563     SLICE_X2Y88      design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.543      15.563     SLICE_X2Y88      design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.543      16.043     SLICE_X0Y34      design_1_i/MCP_DRIVER_0/inst/Delay10_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.543      16.043     SLICE_X0Y34      design_1_i/MCP_DRIVER_0/inst/Delay10_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.543      16.043     SLICE_X25Y39     design_1_i/MCP_DRIVER_0/inst/Delay10_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.543      16.043     SLICE_X25Y39     design_1_i/MCP_DRIVER_0/inst/Delay10_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.543      16.043     SLICE_X4Y43      design_1_i/MCP_DRIVER_0/inst/Delay11_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.543      16.043     SLICE_X4Y43      design_1_i/MCP_DRIVER_0/inst/Delay11_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.543      16.043     SLICE_X29Y42     design_1_i/MCP_DRIVER_0/inst/Delay11_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.543      16.043     SLICE_X29Y42     design_1_i/MCP_DRIVER_0/inst/Delay11_reg_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.543      15.563     SLICE_X2Y88      design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         16.543      15.563     SLICE_X2Y88      design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.543      16.043     SLICE_X0Y34      design_1_i/MCP_DRIVER_0/inst/Delay10_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.543      16.043     SLICE_X0Y34      design_1_i/MCP_DRIVER_0/inst/Delay10_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.543      16.043     SLICE_X25Y39     design_1_i/MCP_DRIVER_0/inst/Delay10_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.543      16.043     SLICE_X25Y39     design_1_i/MCP_DRIVER_0/inst/Delay10_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.543      16.043     SLICE_X4Y43      design_1_i/MCP_DRIVER_0/inst/Delay11_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.543      16.043     SLICE_X4Y43      design_1_i/MCP_DRIVER_0/inst/Delay11_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.543      16.043     SLICE_X29Y42     design_1_i/MCP_DRIVER_0/inst/Delay11_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.543      16.043     SLICE_X29Y42     design_1_i/MCP_DRIVER_0/inst/Delay11_reg_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_15
  To Clock:  clkfbout_design_1_clk_wiz_15

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_15
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y4    design_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_15
  To Clock:  VIRTUAL_clk_out1_design_1_clk_wiz_15

Setup :            3  Failing Endpoints,  Worst Slack       -7.304ns,  Total Violation      -21.741ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.304ns  (required time - arrival time)
  Source:                 design_1_i/amc_simulator_1/inst/Delay1_out1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            vb
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Max at Slow Process Corner
  Requirement:            0.005ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@7328.965ns - clk_out1_design_1_clk_wiz_15 rise@7328.960ns)
  Data Path Delay:        5.116ns  (logic 3.443ns (67.300%)  route 1.673ns (32.700%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 7328.965 - 7328.965 ) 
    Source Clock Delay      (SCD):    -0.710ns = ( 7328.250 - 7328.960 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                   7328.960  7328.960 r  
    M9                                                0.000  7328.960 r  sys_clock (IN)
                         net (fo=0)                   0.000  7328.960    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  7330.426 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  7331.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796  7324.863 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  7326.523    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7326.619 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.631  7328.250    design_1_i/amc_simulator_1/inst/clk
    SLICE_X41Y11         FDSE                                         r  design_1_i/amc_simulator_1/inst/Delay1_out1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDSE (Prop_fdse_C_Q)         0.456  7328.707 r  design_1_i/amc_simulator_1/inst/Delay1_out1_reg/Q
                         net (fo=1, routed)           1.673  7330.379    vb_OBUF
    M4                   OBUF (Prop_obuf_I_O)         2.987  7333.367 r  vb_OBUF_inst/O
                         net (fo=0)                   0.000  7333.367    vb
    M4                                                                r  vb (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                   7328.965  7328.965 r  
                         ideal clock network latency
                                                      0.000  7328.965    
                         clock pessimism              0.000  7328.965    
                         clock uncertainty           -0.903  7328.063    
                         output delay                -2.000  7326.063    
  -------------------------------------------------------------------
                         required time                       7326.062    
                         arrival time                       -7333.367    
  -------------------------------------------------------------------
                         slack                                 -7.304    

Slack (VIOLATED) :        -7.285ns  (required time - arrival time)
  Source:                 design_1_i/amc_simulator_0/inst/Delay1_out1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            va
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Max at Slow Process Corner
  Requirement:            0.005ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@7328.965ns - clk_out1_design_1_clk_wiz_15 rise@7328.960ns)
  Data Path Delay:        5.099ns  (logic 3.434ns (67.340%)  route 1.665ns (32.660%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 7328.965 - 7328.965 ) 
    Source Clock Delay      (SCD):    -0.712ns = ( 7328.249 - 7328.960 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                   7328.960  7328.960 r  
    M9                                                0.000  7328.960 r  sys_clock (IN)
                         net (fo=0)                   0.000  7328.960    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  7330.426 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  7331.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796  7324.863 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  7326.523    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7326.619 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.629  7328.249    design_1_i/amc_simulator_0/inst/clk
    SLICE_X41Y13         FDSE                                         r  design_1_i/amc_simulator_0/inst/Delay1_out1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDSE (Prop_fdse_C_Q)         0.456  7328.705 r  design_1_i/amc_simulator_0/inst/Delay1_out1_reg/Q
                         net (fo=1, routed)           1.665  7330.370    va_OBUF
    L1                   OBUF (Prop_obuf_I_O)         2.978  7333.348 r  va_OBUF_inst/O
                         net (fo=0)                   0.000  7333.348    va
    L1                                                                r  va (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                   7328.965  7328.965 r  
                         ideal clock network latency
                                                      0.000  7328.965    
                         clock pessimism              0.000  7328.965    
                         clock uncertainty           -0.903  7328.063    
                         output delay                -2.000  7326.063    
  -------------------------------------------------------------------
                         required time                       7326.062    
                         arrival time                       -7333.348    
  -------------------------------------------------------------------
                         slack                                 -7.285    

Slack (VIOLATED) :        -7.152ns  (required time - arrival time)
  Source:                 design_1_i/amc_simulator_2/inst/Delay1_out1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            vc
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Max at Slow Process Corner
  Requirement:            0.005ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@7328.965ns - clk_out1_design_1_clk_wiz_15 rise@7328.960ns)
  Data Path Delay:        4.964ns  (logic 3.438ns (69.267%)  route 1.526ns (30.733%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 7328.965 - 7328.965 ) 
    Source Clock Delay      (SCD):    -0.710ns = ( 7328.250 - 7328.960 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                   7328.960  7328.960 r  
    M9                                                0.000  7328.960 r  sys_clock (IN)
                         net (fo=0)                   0.000  7328.960    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  7330.426 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  7331.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796  7324.863 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  7326.523    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7326.619 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.631  7328.250    design_1_i/amc_simulator_2/inst/clk
    SLICE_X41Y11         FDSE                                         r  design_1_i/amc_simulator_2/inst/Delay1_out1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDSE (Prop_fdse_C_Q)         0.456  7328.707 r  design_1_i/amc_simulator_2/inst/Delay1_out1_reg/Q
                         net (fo=1, routed)           1.526  7330.232    vc_OBUF
    M3                   OBUF (Prop_obuf_I_O)         2.982  7333.214 r  vc_OBUF_inst/O
                         net (fo=0)                   0.000  7333.214    vc
    M3                                                                r  vc (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                   7328.965  7328.965 r  
                         ideal clock network latency
                                                      0.000  7328.965    
                         clock pessimism              0.000  7328.965    
                         clock uncertainty           -0.903  7328.063    
                         output delay                -2.000  7326.063    
  -------------------------------------------------------------------
                         required time                       7326.062    
                         arrival time                       -7333.215    
  -------------------------------------------------------------------
                         slack                                 -7.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/amc_simulator_2/inst/Delay1_out1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            vc
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.560ns  (logic 1.279ns (82.016%)  route 0.281ns (17.984%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.591    -0.499    design_1_i/amc_simulator_2/inst/clk
    SLICE_X41Y11         FDSE                                         r  design_1_i/amc_simulator_2/inst/Delay1_out1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDSE (Prop_fdse_C_Q)         0.141    -0.358 r  design_1_i/amc_simulator_2/inst/Delay1_out1_reg/Q
                         net (fo=1, routed)           0.281    -0.077    vc_OBUF
    M3                   OBUF (Prop_obuf_I_O)         1.138     1.061 r  vc_OBUF_inst/O
                         net (fo=0)                   0.000     1.061    vc
    M3                                                                r  vc (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.903     0.903    
                         output delay                -0.000     0.903    
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/amc_simulator_0/inst/Delay1_out1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            va
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 1.275ns (79.321%)  route 0.332ns (20.679%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.589    -0.501    design_1_i/amc_simulator_0/inst/clk
    SLICE_X41Y13         FDSE                                         r  design_1_i/amc_simulator_0/inst/Delay1_out1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDSE (Prop_fdse_C_Q)         0.141    -0.360 r  design_1_i/amc_simulator_0/inst/Delay1_out1_reg/Q
                         net (fo=1, routed)           0.332    -0.027    va_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.134     1.106 r  va_OBUF_inst/O
                         net (fo=0)                   0.000     1.106    va
    L1                                                                r  va (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.903     0.903    
                         output delay                -0.000     0.903    
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/amc_simulator_1/inst/Delay1_out1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            vb
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 1.284ns (79.654%)  route 0.328ns (20.346%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.591    -0.499    design_1_i/amc_simulator_1/inst/clk
    SLICE_X41Y11         FDSE                                         r  design_1_i/amc_simulator_1/inst/Delay1_out1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDSE (Prop_fdse_C_Q)         0.141    -0.358 r  design_1_i/amc_simulator_1/inst/Delay1_out1_reg/Q
                         net (fo=1, routed)           0.328    -0.030    vb_OBUF
    M4                   OBUF (Prop_obuf_I_O)         1.143     1.114 r  vb_OBUF_inst/O
                         net (fo=0)                   0.000     1.114    vb
    M4                                                                r  vb (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.903     0.903    
                         output delay                -0.000     0.903    
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.211    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_15
  To Clock:  VIRTUAL_clk_out1_design_1_clk_wiz_15

Setup :            6  Failing Endpoints,  Worst Slack       -8.415ns,  Total Violation      -50.067ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.423ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.415ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay9_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Destination:            SCK
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Max at Slow Process Corner
  Requirement:            0.033ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@10918.103ns - clk_out3_design_1_clk_wiz_15 rise@10918.070ns)
  Data Path Delay:        6.256ns  (logic 3.992ns (63.809%)  route 2.264ns (36.191%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10918.103 - 10918.103 ) 
    Source Clock Delay      (SCD):    -0.777ns = ( 10917.294 - 10918.070 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.968ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                  10918.070 10918.070 r  
    M9                                                0.000 10918.070 r  sys_clock (IN)
                         net (fo=0)                   0.000 10918.070    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465 10919.535 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 10920.769    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796 10913.973 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660 10915.633    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096 10915.729 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         1.564 10917.293    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X24Y40         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay9_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.456 10917.749 r  design_1_i/MCP_DRIVER_0/inst/Delay9_reg_reg[1]/Q
                         net (fo=1, routed)           2.264 10920.013    SCK_OBUF
    C1                   OBUF (Prop_obuf_I_O)         3.536 10923.549 r  SCK_OBUF_inst/O
                         net (fo=0)                   0.000 10923.549    SCK
    C1                                                                r  SCK (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                  10918.103 10918.103 r  
                         ideal clock network latency
                                                      0.000 10918.103    
                         clock pessimism              0.000 10918.103    
                         clock uncertainty           -0.968 10917.134    
                         output delay                -2.000 10915.134    
  -------------------------------------------------------------------
                         required time                      10915.134    
                         arrival time                       -10923.549    
  -------------------------------------------------------------------
                         slack                                 -8.415    

Slack (VIOLATED) :        -8.394ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay6_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Destination:            nCS3
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Max at Slow Process Corner
  Requirement:            0.033ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@10918.103ns - clk_out3_design_1_clk_wiz_15 rise@10918.070ns)
  Data Path Delay:        6.233ns  (logic 3.988ns (63.981%)  route 2.245ns (36.019%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10918.103 - 10918.103 ) 
    Source Clock Delay      (SCD):    -0.774ns = ( 10917.297 - 10918.070 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.968ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                  10918.070 10918.070 r  
    M9                                                0.000 10918.070 r  sys_clock (IN)
                         net (fo=0)                   0.000 10918.070    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465 10919.535 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 10920.769    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796 10913.973 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660 10915.633    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096 10915.729 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         1.567 10917.296    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X27Y45         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay6_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDRE (Prop_fdre_C_Q)         0.456 10917.752 r  design_1_i/MCP_DRIVER_0/inst/Delay6_reg_reg[1]/Q
                         net (fo=1, routed)           2.245 10919.997    nCS3_OBUF
    A3                   OBUF (Prop_obuf_I_O)         3.532 10923.528 r  nCS3_OBUF_inst/O
                         net (fo=0)                   0.000 10923.528    nCS3
    A3                                                                r  nCS3 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                  10918.103 10918.103 r  
                         ideal clock network latency
                                                      0.000 10918.103    
                         clock pessimism              0.000 10918.103    
                         clock uncertainty           -0.968 10917.134    
                         output delay                -2.000 10915.134    
  -------------------------------------------------------------------
                         required time                      10915.134    
                         arrival time                       -10923.529    
  -------------------------------------------------------------------
                         slack                                 -8.394    

Slack (VIOLATED) :        -8.393ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay7_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Destination:            nCS2
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Max at Slow Process Corner
  Requirement:            0.033ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@10918.103ns - clk_out3_design_1_clk_wiz_15 rise@10918.070ns)
  Data Path Delay:        6.232ns  (logic 3.991ns (64.041%)  route 2.241ns (35.959%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10918.103 - 10918.103 ) 
    Source Clock Delay      (SCD):    -0.775ns = ( 10917.296 - 10918.070 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.968ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                  10918.070 10918.070 r  
    M9                                                0.000 10918.070 r  sys_clock (IN)
                         net (fo=0)                   0.000 10918.070    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465 10919.535 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 10920.769    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796 10913.973 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660 10915.633    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096 10915.729 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         1.566 10917.295    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X27Y42         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay7_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456 10917.751 r  design_1_i/MCP_DRIVER_0/inst/Delay7_reg_reg[1]/Q
                         net (fo=1, routed)           2.241 10919.992    nCS2_OBUF
    B4                   OBUF (Prop_obuf_I_O)         3.535 10923.527 r  nCS2_OBUF_inst/O
                         net (fo=0)                   0.000 10923.527    nCS2
    B4                                                                r  nCS2 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                  10918.103 10918.103 r  
                         ideal clock network latency
                                                      0.000 10918.103    
                         clock pessimism              0.000 10918.103    
                         clock uncertainty           -0.968 10917.134    
                         output delay                -2.000 10915.134    
  -------------------------------------------------------------------
                         required time                      10915.134    
                         arrival time                       -10923.527    
  -------------------------------------------------------------------
                         slack                                 -8.393    

Slack (VIOLATED) :        -8.321ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay11_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Destination:            nCS4
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Max at Slow Process Corner
  Requirement:            0.033ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@10918.103ns - clk_out3_design_1_clk_wiz_15 rise@10918.070ns)
  Data Path Delay:        6.160ns  (logic 3.989ns (64.752%)  route 2.171ns (35.248%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10918.103 - 10918.103 ) 
    Source Clock Delay      (SCD):    -0.775ns = ( 10917.296 - 10918.070 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.968ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                  10918.070 10918.070 r  
    M9                                                0.000 10918.070 r  sys_clock (IN)
                         net (fo=0)                   0.000 10918.070    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465 10919.535 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 10920.769    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796 10913.973 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660 10915.633    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096 10915.729 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         1.566 10917.295    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X29Y42         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay11_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.456 10917.751 r  design_1_i/MCP_DRIVER_0/inst/Delay11_reg_reg[1]/Q
                         net (fo=1, routed)           2.171 10919.922    nCS4_OBUF
    A4                   OBUF (Prop_obuf_I_O)         3.533 10923.454 r  nCS4_OBUF_inst/O
                         net (fo=0)                   0.000 10923.454    nCS4
    A4                                                                r  nCS4 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                  10918.103 10918.103 r  
                         ideal clock network latency
                                                      0.000 10918.103    
                         clock pessimism              0.000 10918.103    
                         clock uncertainty           -0.968 10917.134    
                         output delay                -2.000 10915.134    
  -------------------------------------------------------------------
                         required time                      10915.134    
                         arrival time                       -10923.455    
  -------------------------------------------------------------------
                         slack                                 -8.321    

Slack (VIOLATED) :        -8.289ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay10_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Destination:            SDI
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Max at Slow Process Corner
  Requirement:            0.033ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@10918.103ns - clk_out3_design_1_clk_wiz_15 rise@10918.070ns)
  Data Path Delay:        6.130ns  (logic 3.992ns (65.124%)  route 2.138ns (34.876%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10918.103 - 10918.103 ) 
    Source Clock Delay      (SCD):    -0.777ns = ( 10917.294 - 10918.070 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.968ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                  10918.070 10918.070 r  
    M9                                                0.000 10918.070 r  sys_clock (IN)
                         net (fo=0)                   0.000 10918.070    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465 10919.535 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 10920.769    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796 10913.973 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660 10915.633    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096 10915.729 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         1.564 10917.293    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X25Y39         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay10_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.456 10917.749 r  design_1_i/MCP_DRIVER_0/inst/Delay10_reg_reg[1]/Q
                         net (fo=1, routed)           2.138 10919.887    SDI_OBUF
    B1                   OBUF (Prop_obuf_I_O)         3.536 10923.423 r  SDI_OBUF_inst/O
                         net (fo=0)                   0.000 10923.423    SDI
    B1                                                                r  SDI (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                  10918.103 10918.103 r  
                         ideal clock network latency
                                                      0.000 10918.103    
                         clock pessimism              0.000 10918.103    
                         clock uncertainty           -0.968 10917.134    
                         output delay                -2.000 10915.134    
  -------------------------------------------------------------------
                         required time                      10915.134    
                         arrival time                       -10923.424    
  -------------------------------------------------------------------
                         slack                                 -8.289    

Slack (VIOLATED) :        -8.255ns  (required time - arrival time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay8_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Destination:            nCS1
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Max at Slow Process Corner
  Requirement:            0.033ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@10918.103ns - clk_out3_design_1_clk_wiz_15 rise@10918.070ns)
  Data Path Delay:        6.095ns  (logic 3.985ns (65.391%)  route 2.109ns (34.609%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10918.103 - 10918.103 ) 
    Source Clock Delay      (SCD):    -0.775ns = ( 10917.296 - 10918.070 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.968ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                  10918.070 10918.070 r  
    M9                                                0.000 10918.070 r  sys_clock (IN)
                         net (fo=0)                   0.000 10918.070    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465 10919.535 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 10920.769    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796 10913.973 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660 10915.633    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096 10915.729 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         1.566 10917.295    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X27Y42         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay8_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456 10917.751 r  design_1_i/MCP_DRIVER_0/inst/Delay8_reg_reg[1]/Q
                         net (fo=1, routed)           2.109 10919.860    nCS1_OBUF
    B3                   OBUF (Prop_obuf_I_O)         3.529 10923.390 r  nCS1_OBUF_inst/O
                         net (fo=0)                   0.000 10923.390    nCS1
    B3                                                                r  nCS1 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                  10918.103 10918.103 r  
                         ideal clock network latency
                                                      0.000 10918.103    
                         clock pessimism              0.000 10918.103    
                         clock uncertainty           -0.968 10917.134    
                         output delay                -2.000 10915.134    
  -------------------------------------------------------------------
                         required time                      10915.134    
                         arrival time                       -10923.390    
  -------------------------------------------------------------------
                         slack                                 -8.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay8_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Destination:            nCS1
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 1.371ns (71.475%)  route 0.547ns (28.525%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.968ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         0.563    -0.527    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X27Y42         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay8_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  design_1_i/MCP_DRIVER_0/inst/Delay8_reg_reg[1]/Q
                         net (fo=1, routed)           0.547     0.162    nCS1_OBUF
    B3                   OBUF (Prop_obuf_I_O)         1.230     1.392 r  nCS1_OBUF_inst/O
                         net (fo=0)                   0.000     1.392    nCS1
    B3                                                                r  nCS1 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.968     0.968    
                         output delay                -0.000     0.968    
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay10_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Destination:            SDI
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 1.378ns (70.523%)  route 0.576ns (29.477%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.968ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         0.562    -0.528    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X25Y39         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay10_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  design_1_i/MCP_DRIVER_0/inst/Delay10_reg_reg[1]/Q
                         net (fo=1, routed)           0.576     0.189    SDI_OBUF
    B1                   OBUF (Prop_obuf_I_O)         1.237     1.426 r  SDI_OBUF_inst/O
                         net (fo=0)                   0.000     1.426    SDI
    B1                                                                r  SDI (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.968     0.968    
                         output delay                -0.000     0.968    
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay11_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Destination:            nCS4
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 1.374ns (69.712%)  route 0.597ns (30.288%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.968ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         0.563    -0.527    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X29Y42         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay11_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  design_1_i/MCP_DRIVER_0/inst/Delay11_reg_reg[1]/Q
                         net (fo=1, routed)           0.597     0.211    nCS4_OBUF
    A4                   OBUF (Prop_obuf_I_O)         1.233     1.445 r  nCS4_OBUF_inst/O
                         net (fo=0)                   0.000     1.445    nCS4
    A4                                                                r  nCS4 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.968     0.968    
                         output delay                -0.000     0.968    
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay7_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Destination:            nCS2
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 1.377ns (69.196%)  route 0.613ns (30.804%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.968ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         0.563    -0.527    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X27Y42         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay7_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  design_1_i/MCP_DRIVER_0/inst/Delay7_reg_reg[1]/Q
                         net (fo=1, routed)           0.613     0.227    nCS2_OBUF
    B4                   OBUF (Prop_obuf_I_O)         1.236     1.463 r  nCS2_OBUF_inst/O
                         net (fo=0)                   0.000     1.463    nCS2
    B4                                                                r  nCS2 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.968     0.968    
                         output delay                -0.000     0.968    
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay6_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Destination:            nCS3
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 1.374ns (69.005%)  route 0.617ns (30.995%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.968ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         0.564    -0.526    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X27Y45         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay6_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  design_1_i/MCP_DRIVER_0/inst/Delay6_reg_reg[1]/Q
                         net (fo=1, routed)           0.617     0.232    nCS3_OBUF
    A3                   OBUF (Prop_obuf_I_O)         1.233     1.465 r  nCS3_OBUF_inst/O
                         net (fo=0)                   0.000     1.465    nCS3
    A3                                                                r  nCS3 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.968     0.968    
                         output delay                -0.000     0.968    
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 design_1_i/MCP_DRIVER_0/inst/Delay9_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Destination:            SCK
                            (output port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Path Group:             VIRTUAL_clk_out1_design_1_clk_wiz_15
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out3_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 1.378ns (68.551%)  route 0.632ns (31.449%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.968ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         0.563    -0.527    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X24Y40         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay9_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  design_1_i/MCP_DRIVER_0/inst/Delay9_reg_reg[1]/Q
                         net (fo=1, routed)           0.632     0.246    SCK_OBUF
    C1                   OBUF (Prop_obuf_I_O)         1.237     1.483 r  SCK_OBUF_inst/O
                         net (fo=0)                   0.000     1.483    SCK
    C1                                                                r  SCK (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.968     0.968    
                         output delay                -0.000     0.968    
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  0.515    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_15
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       12.093ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.093ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.854ns  (MaxDelay Path 13.854ns)
  Data Path Delay:        1.491ns  (logic 0.478ns (32.057%)  route 1.013ns (67.943%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.854ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y95                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X22Y95         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           1.013     1.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X21Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.854    13.854    
    SLICE_X21Y94         FDCE (Setup_fdce_C_D)       -0.270    13.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.584    
                         arrival time                          -1.491    
  -------------------------------------------------------------------
                         slack                                 12.093    

Slack (MET) :             12.344ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.854ns  (MaxDelay Path 13.854ns)
  Data Path Delay:        1.243ns  (logic 0.478ns (38.444%)  route 0.765ns (61.556%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.854ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y95                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X22Y95         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.765     1.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X23Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.854    13.854    
    SLICE_X23Y94         FDCE (Setup_fdce_C_D)       -0.267    13.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.587    
                         arrival time                          -1.243    
  -------------------------------------------------------------------
                         slack                                 12.344    

Slack (MET) :             12.595ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.854ns  (MaxDelay Path 13.854ns)
  Data Path Delay:        1.166ns  (logic 0.456ns (39.098%)  route 0.710ns (60.902%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.854ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X31Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.710     1.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X31Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.854    13.854    
    SLICE_X31Y87         FDCE (Setup_fdce_C_D)       -0.093    13.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.761    
                         arrival time                          -1.166    
  -------------------------------------------------------------------
                         slack                                 12.595    

Slack (MET) :             12.602ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.854ns  (MaxDelay Path 13.854ns)
  Data Path Delay:        0.984ns  (logic 0.419ns (42.568%)  route 0.565ns (57.432%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.854ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X31Y88         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.565     0.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X31Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.854    13.854    
    SLICE_X31Y87         FDCE (Setup_fdce_C_D)       -0.268    13.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.586    
                         arrival time                          -0.984    
  -------------------------------------------------------------------
                         slack                                 12.602    

Slack (MET) :             12.622ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.854ns  (MaxDelay Path 13.854ns)
  Data Path Delay:        1.139ns  (logic 0.518ns (45.464%)  route 0.621ns (54.536%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.854ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y95                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X22Y95         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.621     1.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X21Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.854    13.854    
    SLICE_X21Y94         FDCE (Setup_fdce_C_D)       -0.093    13.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.761    
                         arrival time                          -1.139    
  -------------------------------------------------------------------
                         slack                                 12.622    

Slack (MET) :             12.668ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.854ns  (MaxDelay Path 13.854ns)
  Data Path Delay:        1.091ns  (logic 0.518ns (47.471%)  route 0.573ns (52.529%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.854ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y95                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X22Y95         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.573     1.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X21Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.854    13.854    
    SLICE_X21Y94         FDCE (Setup_fdce_C_D)       -0.095    13.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.759    
                         arrival time                          -1.091    
  -------------------------------------------------------------------
                         slack                                 12.668    

Slack (MET) :             12.718ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.854ns  (MaxDelay Path 13.854ns)
  Data Path Delay:        1.041ns  (logic 0.456ns (43.812%)  route 0.585ns (56.188%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.854ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X31Y88         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.585     1.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X33Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.854    13.854    
    SLICE_X33Y88         FDCE (Setup_fdce_C_D)       -0.095    13.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.759    
                         arrival time                          -1.041    
  -------------------------------------------------------------------
                         slack                                 12.718    

Slack (MET) :             12.727ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.854ns  (MaxDelay Path 13.854ns)
  Data Path Delay:        1.034ns  (logic 0.456ns (44.103%)  route 0.578ns (55.897%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.854ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X31Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.578     1.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X33Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.854    13.854    
    SLICE_X33Y88         FDCE (Setup_fdce_C_D)       -0.093    13.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.761    
                         arrival time                          -1.034    
  -------------------------------------------------------------------
                         slack                                 12.727    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_clk_out1_design_1_clk_wiz_15
  To Clock:  clk_out1_design_1_clk_wiz_15

Setup :        16307  Failing Endpoints,  Worst Slack      -11.315ns,  Total Violation  -153212.182ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.827ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.315ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_31_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.018ns  (clk_out1_design_1_clk_wiz_15 rise@13438.737ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@13438.719ns)
  Data Path Delay:        7.022ns  (logic 2.085ns (29.698%)  route 4.937ns (70.302%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=2 LUT6=2)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 13437.342 - 13438.737 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 13438.719 - 13438.719 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                  13438.719 13438.719 r  
                         ideal clock network latency
                                                      0.000 13438.719    
                         input delay                  2.000 13440.719    
    M14                                               0.000 13440.719 r  en (IN)
                         net (fo=0)                   0.000 13440.719    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465 13442.185 r  en_IBUF_inst/O
                         net (fo=6446, routed)        1.143 13443.327    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk_enable
    SLICE_X1Y32          LUT2 (Prop_lut2_I1_O)        0.124 13443.451 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[11]_INST_0_i_1/O
                         net (fo=1475, routed)        1.025 13444.476    design_1_i/PFC3PH_0/inst/u_FET_CTRL/E[0]
    SLICE_X9Y30          LUT5 (Prop_lut5_I3_O)        0.124 13444.600 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_104__0/O
                         net (fo=18, routed)          0.782 13445.382    design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_104__0_n_0
    SLICE_X11Y28         LUT6 (Prop_lut6_I3_O)        0.124 13445.506 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_148__0_comp/O
                         net (fo=1, routed)           0.403 13445.909    design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_148__0_n_0
    SLICE_X11Y26         LUT5 (Prop_lut5_I0_O)        0.124 13446.033 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_82__0/O
                         net (fo=4, routed)           1.232 13447.266    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_82__0_n_0_alias
    SLICE_X13Y38         LUT6 (Prop_lut6_I2_O)        0.124 13447.390 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_31_comp/O
                         net (fo=2, routed)           0.352 13447.741    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[9]
    SLICE_X12Y37         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_31_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                  13438.737 13438.737 r  
    M9                                                0.000 13438.737 r  sys_clock (IN)
                         net (fo=0)                   0.000 13438.737    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 13440.132 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 13441.294    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062 13434.231 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581 13435.812    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 13435.903 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.438 13437.342    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/clk
    SLICE_X12Y37         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_31_psdsp_1/C
                         clock pessimism              0.000 13437.342    
                         clock uncertainty           -0.903 13436.439    
    SLICE_X12Y37         FDRE (Setup_fdre_C_D)       -0.013 13436.427    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_31_psdsp_1
  -------------------------------------------------------------------
                         required time                      13436.427    
                         arrival time                       -13447.741    
  -------------------------------------------------------------------
                         slack                                -11.315    

Slack (VIOLATED) :        -11.309ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_35__0_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.018ns  (clk_out1_design_1_clk_wiz_15 rise@13438.737ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@13438.719ns)
  Data Path Delay:        7.012ns  (logic 2.085ns (29.739%)  route 4.927ns (70.261%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=2 LUT6=2)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 13437.341 - 13438.737 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 13438.719 - 13438.719 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                  13438.719 13438.719 r  
                         ideal clock network latency
                                                      0.000 13438.719    
                         input delay                  2.000 13440.719    
    M14                                               0.000 13440.719 r  en (IN)
                         net (fo=0)                   0.000 13440.719    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465 13442.185 r  en_IBUF_inst/O
                         net (fo=6446, routed)        1.143 13443.327    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk_enable
    SLICE_X1Y32          LUT2 (Prop_lut2_I1_O)        0.124 13443.451 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[11]_INST_0_i_1/O
                         net (fo=1475, routed)        1.228 13444.679    design_1_i/PFC3PH_0/inst/u_FET_CTRL/E[0]
    SLICE_X9Y27          LUT5 (Prop_lut5_I3_O)        0.124 13444.803 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_223/O
                         net (fo=1, routed)           0.590 13445.393    design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_223_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I5_O)        0.124 13445.517 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_165__0/O
                         net (fo=2, routed)           0.656 13446.173    design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_165__0_n_0
    SLICE_X14Y30         LUT5 (Prop_lut5_I2_O)        0.124 13446.297 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_98__0_replica/O
                         net (fo=1, routed)           0.790 13447.087    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_98__0_n_0_repN_alias
    SLICE_X14Y35         LUT6 (Prop_lut6_I2_O)        0.124 13447.211 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_35__0_comp_1/O
                         net (fo=2, routed)           0.521 13447.731    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[5]
    SLICE_X14Y36         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_35__0_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                  13438.737 13438.737 r  
    M9                                                0.000 13438.737 r  sys_clock (IN)
                         net (fo=0)                   0.000 13438.737    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 13440.132 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 13441.294    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062 13434.231 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581 13435.812    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 13435.903 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.437 13437.341    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/clk
    SLICE_X14Y36         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_35__0_psdsp/C
                         clock pessimism              0.000 13437.341    
                         clock uncertainty           -0.903 13436.438    
    SLICE_X14Y36         FDRE (Setup_fdre_C_D)       -0.016 13436.423    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_35__0_psdsp
  -------------------------------------------------------------------
                         required time                      13436.423    
                         arrival time                       -13447.731    
  -------------------------------------------------------------------
                         slack                                -11.309    

Slack (VIOLATED) :        -11.302ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_26__0_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.018ns  (clk_out1_design_1_clk_wiz_15 rise@13438.737ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@13438.719ns)
  Data Path Delay:        6.998ns  (logic 2.085ns (29.802%)  route 4.912ns (70.198%))
  Logic Levels:           6  (IBUF=1 LUT2=2 LUT6=3)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 13437.345 - 13438.737 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 13438.719 - 13438.719 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                  13438.719 13438.719 r  
                         ideal clock network latency
                                                      0.000 13438.719    
                         input delay                  2.000 13440.719    
    M14                                               0.000 13440.719 f  en (IN)
                         net (fo=0)                   0.000 13440.719    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465 13442.185 f  en_IBUF_inst/O
                         net (fo=6446, routed)        1.143 13443.327    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk_enable
    SLICE_X1Y32          LUT2 (Prop_lut2_I1_O)        0.124 13443.451 f  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[11]_INST_0_i_1/O
                         net (fo=1475, routed)        1.446 13444.897    design_1_i/PFC3PH_0/inst/u_FET_CTRL/E[0]
    SLICE_X12Y38         LUT2 (Prop_lut2_I1_O)        0.124 13445.021 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_183/O
                         net (fo=2, routed)           0.670 13445.691    design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_183_n_0
    SLICE_X13Y38         LUT6 (Prop_lut6_I0_O)        0.124 13445.815 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_127__0/O
                         net (fo=1, routed)           0.650 13446.466    design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_127__0_n_0
    SLICE_X8Y42          LUT6 (Prop_lut6_I4_O)        0.124 13446.590 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_61__0_replica/O
                         net (fo=2, routed)           0.672 13447.263    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_61__0_n_0_repN_alias
    SLICE_X8Y44          LUT6 (Prop_lut6_I3_O)        0.124 13447.387 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_26__0_replica_comp_1/O
                         net (fo=1, routed)           0.331 13447.718    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[14]_repN
    SLICE_X8Y42          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_26__0_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                  13438.737 13438.737 r  
    M9                                                0.000 13438.737 r  sys_clock (IN)
                         net (fo=0)                   0.000 13438.737    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 13440.132 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 13441.294    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062 13434.231 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581 13435.812    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 13435.903 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.441 13437.345    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/clk
    SLICE_X8Y42          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_26__0_psdsp/C
                         clock pessimism              0.000 13437.345    
                         clock uncertainty           -0.903 13436.442    
    SLICE_X8Y42          FDRE (Setup_fdre_C_D)       -0.028 13436.414    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_26__0_psdsp
  -------------------------------------------------------------------
                         required time                      13436.414    
                         arrival time                       -13447.717    
  -------------------------------------------------------------------
                         slack                                -11.302    

Slack (VIOLATED) :        -11.302ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_33__0_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.018ns  (clk_out1_design_1_clk_wiz_15 rise@13438.737ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@13438.719ns)
  Data Path Delay:        6.993ns  (logic 2.209ns (31.595%)  route 4.783ns (68.405%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT5=3 LUT6=2)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 13437.343 - 13438.737 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 13438.719 - 13438.719 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                  13438.719 13438.719 r  
                         ideal clock network latency
                                                      0.000 13438.719    
                         input delay                  2.000 13440.719    
    M14                                               0.000 13440.719 f  en (IN)
                         net (fo=0)                   0.000 13440.719    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465 13442.185 f  en_IBUF_inst/O
                         net (fo=6446, routed)        1.143 13443.327    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk_enable
    SLICE_X1Y32          LUT2 (Prop_lut2_I1_O)        0.124 13443.451 f  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[11]_INST_0_i_1/O
                         net (fo=1475, routed)        0.728 13444.179    design_1_i/PFC3PH_0/inst/u_FET_CTRL/E[0]
    SLICE_X2Y31          LUT6 (Prop_lut6_I5_O)        0.124 13444.303 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_213/O
                         net (fo=1, routed)           0.850 13445.152    design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_213_n_0
    SLICE_X11Y30         LUT5 (Prop_lut5_I4_O)        0.124 13445.276 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_156__0/O
                         net (fo=1, routed)           0.451 13445.728    design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_156__0_n_0
    SLICE_X11Y29         LUT5 (Prop_lut5_I0_O)        0.124 13445.852 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_90__0/O
                         net (fo=3, routed)           0.754 13446.605    design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_90__0_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I3_O)        0.124 13446.729 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_27__1/O
                         net (fo=4, routed)           0.521 13447.251    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[4]_16[2]
    SLICE_X13Y38         LUT5 (Prop_lut5_I4_O)        0.124 13447.375 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_33__0/O
                         net (fo=2, routed)           0.337 13447.712    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[7]
    SLICE_X14Y38         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_33__0_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                  13438.737 13438.737 r  
    M9                                                0.000 13438.737 r  sys_clock (IN)
                         net (fo=0)                   0.000 13438.737    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 13440.132 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 13441.294    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062 13434.231 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581 13435.812    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 13435.903 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.439 13437.343    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/clk
    SLICE_X14Y38         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_33__0_psdsp_1/C
                         clock pessimism              0.000 13437.343    
                         clock uncertainty           -0.903 13436.440    
    SLICE_X14Y38         FDRE (Setup_fdre_C_D)       -0.030 13436.410    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_33__0_psdsp_1
  -------------------------------------------------------------------
                         required time                      13436.411    
                         arrival time                       -13447.712    
  -------------------------------------------------------------------
                         slack                                -11.302    

Slack (VIOLATED) :        -11.296ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_31_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.018ns  (clk_out1_design_1_clk_wiz_15 rise@13438.737ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@13438.719ns)
  Data Path Delay:        7.004ns  (logic 2.085ns (29.774%)  route 4.919ns (70.226%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=2 LUT6=2)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 13437.343 - 13438.737 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 13438.719 - 13438.719 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                  13438.719 13438.719 r  
                         ideal clock network latency
                                                      0.000 13438.719    
                         input delay                  2.000 13440.719    
    M14                                               0.000 13440.719 r  en (IN)
                         net (fo=0)                   0.000 13440.719    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465 13442.185 r  en_IBUF_inst/O
                         net (fo=6446, routed)        1.143 13443.327    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk_enable
    SLICE_X1Y32          LUT2 (Prop_lut2_I1_O)        0.124 13443.451 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[11]_INST_0_i_1/O
                         net (fo=1475, routed)        1.025 13444.476    design_1_i/PFC3PH_0/inst/u_FET_CTRL/E[0]
    SLICE_X9Y30          LUT5 (Prop_lut5_I3_O)        0.124 13444.600 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_104__0/O
                         net (fo=18, routed)          0.782 13445.382    design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_104__0_n_0
    SLICE_X11Y28         LUT6 (Prop_lut6_I3_O)        0.124 13445.506 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_148__0_comp/O
                         net (fo=1, routed)           0.403 13445.909    design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_148__0_n_0
    SLICE_X11Y26         LUT5 (Prop_lut5_I0_O)        0.124 13446.033 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_82__0/O
                         net (fo=4, routed)           1.232 13447.266    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_82__0_n_0_alias
    SLICE_X13Y38         LUT6 (Prop_lut6_I2_O)        0.124 13447.390 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_31_comp/O
                         net (fo=2, routed)           0.334 13447.724    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[9]
    SLICE_X14Y38         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_31_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                  13438.737 13438.737 r  
    M9                                                0.000 13438.737 r  sys_clock (IN)
                         net (fo=0)                   0.000 13438.737    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 13440.132 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 13441.294    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062 13434.231 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581 13435.812    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 13435.903 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.439 13437.343    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/clk
    SLICE_X14Y38         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_31_psdsp/C
                         clock pessimism              0.000 13437.343    
                         clock uncertainty           -0.903 13436.440    
    SLICE_X14Y38         FDRE (Setup_fdre_C_D)       -0.013 13436.428    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_31_psdsp
  -------------------------------------------------------------------
                         required time                      13436.428    
                         arrival time                       -13447.724    
  -------------------------------------------------------------------
                         slack                                -11.296    

Slack (VIOLATED) :        -11.293ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_29_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.018ns  (clk_out1_design_1_clk_wiz_15 rise@13438.737ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@13438.719ns)
  Data Path Delay:        7.076ns  (logic 2.202ns (31.124%)  route 4.874ns (68.876%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 13437.341 - 13438.737 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 13438.719 - 13438.719 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                  13438.719 13438.719 r  
                         ideal clock network latency
                                                      0.000 13438.719    
                         input delay                  2.000 13440.719    
    M14                                               0.000 13440.719 r  en (IN)
                         net (fo=0)                   0.000 13440.719    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465 13442.185 r  en_IBUF_inst/O
                         net (fo=6446, routed)        1.143 13443.327    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk_enable
    SLICE_X1Y32          LUT2 (Prop_lut2_I1_O)        0.124 13443.451 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[11]_INST_0_i_1/O
                         net (fo=1475, routed)        1.025 13444.476    design_1_i/PFC3PH_0/inst/u_FET_CTRL/E[0]
    SLICE_X9Y30          LUT5 (Prop_lut5_I3_O)        0.124 13444.600 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_104__0/O
                         net (fo=18, routed)          0.984 13445.583    design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_104__0_n_0
    SLICE_X16Y30         LUT4 (Prop_lut4_I3_O)        0.124 13445.707 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_140__0_comp/O
                         net (fo=1, routed)           0.548 13446.256    design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_140__0_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I4_O)        0.124 13446.380 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_74__0_comp/O
                         net (fo=2, routed)           0.715 13447.096    design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_74__0_n_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I3_O)        0.124 13447.220 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_23__1/O
                         net (fo=5, routed)           0.459 13447.679    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[4]_16[6]
    SLICE_X14Y35         LUT5 (Prop_lut5_I0_O)        0.117 13447.796 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_29/O
                         net (fo=2, routed)           0.000 13447.796    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[11]
    SLICE_X14Y35         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_29_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                  13438.737 13438.737 r  
    M9                                                0.000 13438.737 r  sys_clock (IN)
                         net (fo=0)                   0.000 13438.737    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 13440.132 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 13441.294    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062 13434.231 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581 13435.812    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 13435.903 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.437 13437.341    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/clk
    SLICE_X14Y35         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_29_psdsp_1/C
                         clock pessimism              0.000 13437.341    
                         clock uncertainty           -0.903 13436.438    
    SLICE_X14Y35         FDRE (Setup_fdre_C_D)        0.064 13436.503    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_29_psdsp_1
  -------------------------------------------------------------------
                         required time                      13436.503    
                         arrival time                       -13447.795    
  -------------------------------------------------------------------
                         slack                                -11.293    

Slack (VIOLATED) :        -11.292ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_22__0_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.018ns  (clk_out1_design_1_clk_wiz_15 rise@13438.737ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@13438.719ns)
  Data Path Delay:        6.973ns  (logic 2.209ns (31.685%)  route 4.764ns (68.315%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 13437.343 - 13438.737 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 13438.719 - 13438.719 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                  13438.719 13438.719 r  
                         ideal clock network latency
                                                      0.000 13438.719    
                         input delay                  2.000 13440.719    
    M14                                               0.000 13440.719 r  en (IN)
                         net (fo=0)                   0.000 13440.719    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465 13442.185 r  en_IBUF_inst/O
                         net (fo=6446, routed)        1.143 13443.327    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk_enable
    SLICE_X1Y32          LUT2 (Prop_lut2_I1_O)        0.124 13443.451 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[11]_INST_0_i_1/O
                         net (fo=1475, routed)        1.025 13444.476    design_1_i/PFC3PH_0/inst/u_FET_CTRL/E[0]
    SLICE_X9Y30          LUT5 (Prop_lut5_I3_O)        0.124 13444.600 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_104__0/O
                         net (fo=18, routed)          0.959 13445.559    design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_104__0_n_0
    SLICE_X11Y37         LUT4 (Prop_lut4_I1_O)        0.124 13445.683 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][13]_i_2/O
                         net (fo=1, routed)           0.805 13446.487    design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][13]_i_2_n_0
    SLICE_X9Y37          LUT6 (Prop_lut6_I0_O)        0.124 13446.611 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][13]_i_1/O
                         net (fo=3, routed)           0.287 13446.898    design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][13]_i_1_n_0
    SLICE_X9Y37          LUT3 (Prop_lut3_I0_O)        0.124 13447.022 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_16__2/O
                         net (fo=5, routed)           0.197 13447.219    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[4]_16[13]
    SLICE_X9Y37          LUT5 (Prop_lut5_I4_O)        0.124 13447.343 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_22__0/O
                         net (fo=2, routed)           0.349 13447.692    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[18]
    SLICE_X11Y37         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_22__0_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                  13438.737 13438.737 r  
    M9                                                0.000 13438.737 r  sys_clock (IN)
                         net (fo=0)                   0.000 13438.737    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 13440.132 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 13441.294    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062 13434.231 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581 13435.812    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 13435.903 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.439 13437.343    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/clk
    SLICE_X11Y37         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_22__0_psdsp_1/C
                         clock pessimism              0.000 13437.343    
                         clock uncertainty           -0.903 13436.440    
    SLICE_X11Y37         FDRE (Setup_fdre_C_D)       -0.040 13436.400    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_22__0_psdsp_1
  -------------------------------------------------------------------
                         required time                      13436.400    
                         arrival time                       -13447.692    
  -------------------------------------------------------------------
                         slack                                -11.292    

Slack (VIOLATED) :        -11.289ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_22__0_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.018ns  (clk_out1_design_1_clk_wiz_15 rise@13438.737ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@13438.719ns)
  Data Path Delay:        6.967ns  (logic 2.209ns (31.711%)  route 4.758ns (68.289%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 13437.343 - 13438.737 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 13438.719 - 13438.719 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                  13438.719 13438.719 r  
                         ideal clock network latency
                                                      0.000 13438.719    
                         input delay                  2.000 13440.719    
    M14                                               0.000 13440.719 r  en (IN)
                         net (fo=0)                   0.000 13440.719    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465 13442.185 r  en_IBUF_inst/O
                         net (fo=6446, routed)        1.143 13443.327    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk_enable
    SLICE_X1Y32          LUT2 (Prop_lut2_I1_O)        0.124 13443.451 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[11]_INST_0_i_1/O
                         net (fo=1475, routed)        1.025 13444.476    design_1_i/PFC3PH_0/inst/u_FET_CTRL/E[0]
    SLICE_X9Y30          LUT5 (Prop_lut5_I3_O)        0.124 13444.600 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_104__0/O
                         net (fo=18, routed)          0.959 13445.559    design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_104__0_n_0
    SLICE_X11Y37         LUT4 (Prop_lut4_I1_O)        0.124 13445.683 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][13]_i_2/O
                         net (fo=1, routed)           0.805 13446.487    design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][13]_i_2_n_0
    SLICE_X9Y37          LUT6 (Prop_lut6_I0_O)        0.124 13446.611 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][13]_i_1/O
                         net (fo=3, routed)           0.287 13446.898    design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][13]_i_1_n_0
    SLICE_X9Y37          LUT3 (Prop_lut3_I0_O)        0.124 13447.022 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_16__2/O
                         net (fo=5, routed)           0.197 13447.219    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[4]_16[13]
    SLICE_X9Y37          LUT5 (Prop_lut5_I4_O)        0.124 13447.343 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_22__0/O
                         net (fo=2, routed)           0.344 13447.687    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[18]
    SLICE_X9Y38          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_22__0_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                  13438.737 13438.737 r  
    M9                                                0.000 13438.737 r  sys_clock (IN)
                         net (fo=0)                   0.000 13438.737    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 13440.132 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 13441.294    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062 13434.231 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581 13435.812    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 13435.903 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.439 13437.343    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/clk
    SLICE_X9Y38          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_22__0_psdsp/C
                         clock pessimism              0.000 13437.343    
                         clock uncertainty           -0.903 13436.440    
    SLICE_X9Y38          FDRE (Setup_fdre_C_D)       -0.043 13436.397    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_22__0_psdsp
  -------------------------------------------------------------------
                         required time                      13436.397    
                         arrival time                       -13447.687    
  -------------------------------------------------------------------
                         slack                                -11.289    

Slack (VIOLATED) :        -11.289ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_29__0_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.018ns  (clk_out1_design_1_clk_wiz_15 rise@13438.737ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@13438.719ns)
  Data Path Delay:        7.073ns  (logic 2.202ns (31.138%)  route 4.871ns (68.862%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 13437.341 - 13438.737 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 13438.719 - 13438.719 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                  13438.719 13438.719 r  
                         ideal clock network latency
                                                      0.000 13438.719    
                         input delay                  2.000 13440.719    
    M14                                               0.000 13440.719 r  en (IN)
                         net (fo=0)                   0.000 13440.719    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465 13442.185 r  en_IBUF_inst/O
                         net (fo=6446, routed)        1.143 13443.327    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk_enable
    SLICE_X1Y32          LUT2 (Prop_lut2_I1_O)        0.124 13443.451 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[11]_INST_0_i_1/O
                         net (fo=1475, routed)        1.025 13444.476    design_1_i/PFC3PH_0/inst/u_FET_CTRL/E[0]
    SLICE_X9Y30          LUT5 (Prop_lut5_I3_O)        0.124 13444.600 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_104__0/O
                         net (fo=18, routed)          0.984 13445.583    design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_104__0_n_0
    SLICE_X16Y30         LUT4 (Prop_lut4_I3_O)        0.124 13445.707 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_140__0_comp/O
                         net (fo=1, routed)           0.548 13446.256    design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_140__0_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I4_O)        0.124 13446.380 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_74__0_comp/O
                         net (fo=2, routed)           0.715 13447.096    design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_74__0_n_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I3_O)        0.124 13447.220 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_23__1/O
                         net (fo=5, routed)           0.456 13447.676    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[4]_16[6]
    SLICE_X12Y35         LUT5 (Prop_lut5_I4_O)        0.117 13447.793 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_29__0/O
                         net (fo=2, routed)           0.000 13447.793    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[11]
    SLICE_X12Y35         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_29__0_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                  13438.737 13438.737 r  
    M9                                                0.000 13438.737 r  sys_clock (IN)
                         net (fo=0)                   0.000 13438.737    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 13440.132 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 13441.294    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062 13434.231 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581 13435.812    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 13435.903 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.437 13437.341    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/clk
    SLICE_X12Y35         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_29__0_psdsp_1/C
                         clock pessimism              0.000 13437.341    
                         clock uncertainty           -0.903 13436.438    
    SLICE_X12Y35         FDRE (Setup_fdre_C_D)        0.065 13436.504    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_29__0_psdsp_1
  -------------------------------------------------------------------
                         required time                      13436.504    
                         arrival time                       -13447.792    
  -------------------------------------------------------------------
                         slack                                -11.289    

Slack (VIOLATED) :        -11.283ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_33__0_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.018ns  (clk_out1_design_1_clk_wiz_15 rise@13438.737ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@13438.719ns)
  Data Path Delay:        6.991ns  (logic 2.209ns (31.604%)  route 4.781ns (68.396%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT5=3 LUT6=2)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 13437.343 - 13438.737 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 13438.719 - 13438.719 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                  13438.719 13438.719 r  
                         ideal clock network latency
                                                      0.000 13438.719    
                         input delay                  2.000 13440.719    
    M14                                               0.000 13440.719 f  en (IN)
                         net (fo=0)                   0.000 13440.719    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465 13442.185 f  en_IBUF_inst/O
                         net (fo=6446, routed)        1.143 13443.327    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk_enable
    SLICE_X1Y32          LUT2 (Prop_lut2_I1_O)        0.124 13443.451 f  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[11]_INST_0_i_1/O
                         net (fo=1475, routed)        0.728 13444.179    design_1_i/PFC3PH_0/inst/u_FET_CTRL/E[0]
    SLICE_X2Y31          LUT6 (Prop_lut6_I5_O)        0.124 13444.303 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_213/O
                         net (fo=1, routed)           0.850 13445.152    design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_213_n_0
    SLICE_X11Y30         LUT5 (Prop_lut5_I4_O)        0.124 13445.276 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_156__0/O
                         net (fo=1, routed)           0.451 13445.728    design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_156__0_n_0
    SLICE_X11Y29         LUT5 (Prop_lut5_I0_O)        0.124 13445.852 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_90__0/O
                         net (fo=3, routed)           0.754 13446.605    design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_90__0_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I3_O)        0.124 13446.729 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_27__1/O
                         net (fo=4, routed)           0.521 13447.251    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[4]_16[2]
    SLICE_X13Y38         LUT5 (Prop_lut5_I4_O)        0.124 13447.375 r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_33__0/O
                         net (fo=2, routed)           0.335 13447.710    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[7]
    SLICE_X14Y38         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_33__0_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                  13438.737 13438.737 r  
    M9                                                0.000 13438.737 r  sys_clock (IN)
                         net (fo=0)                   0.000 13438.737    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 13440.132 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 13441.294    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062 13434.231 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581 13435.812    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 13435.903 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.439 13437.343    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/clk
    SLICE_X14Y38         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_33__0_psdsp/C
                         clock pessimism              0.000 13437.343    
                         clock uncertainty           -0.903 13436.440    
    SLICE_X14Y38         FDRE (Setup_fdre_C_D)       -0.013 13436.428    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_33__0_psdsp
  -------------------------------------------------------------------
                         required time                      13436.428    
                         arrival time                       -13447.710    
  -------------------------------------------------------------------
                         slack                                -11.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.827ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.233ns (23.820%)  route 0.747ns (76.180%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6446, routed)        0.747     1.980    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk_enable
    SLICE_X2Y39          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.860    -0.733    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X2Y39          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[32]/C
                         clock pessimism              0.000    -0.733    
                         clock uncertainty            0.903     0.169    
    SLICE_X2Y39          FDRE (Hold_fdre_C_CE)       -0.016     0.153    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  1.827    

Slack (MET) :             1.831ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[4]/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.233ns (22.218%)  route 0.817ns (77.782%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.679ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6446, routed)        0.817     2.051    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/clk_enable
    DSP48_X0Y13          DSP48E1                                      r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[4]/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.914    -0.679    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/clk
    DSP48_X0Y13          DSP48E1                                      r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[4]/CLK
                         clock pessimism              0.000    -0.679    
                         clock uncertainty            0.903     0.224    
    DSP48_X0Y13          DSP48E1 (Hold_dsp48e1_CLK_CEP)
                                                     -0.004     0.220    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  1.831    

Slack (MET) :             1.837ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[44]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.233ns (23.581%)  route 0.756ns (76.419%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6446, routed)        0.756     1.990    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk_enable
    SLICE_X6Y41          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.859    -0.734    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X6Y41          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[44]/C
                         clock pessimism              0.000    -0.734    
                         clock uncertainty            0.903     0.168    
    SLICE_X6Y41          FDRE (Hold_fdre_C_CE)       -0.016     0.152    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[44]
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  1.837    

Slack (MET) :             1.850ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.233ns (23.820%)  route 0.747ns (76.180%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6446, routed)        0.747     1.980    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk_enable
    SLICE_X3Y39          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.860    -0.733    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X3Y39          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[30]/C
                         clock pessimism              0.000    -0.733    
                         clock uncertainty            0.903     0.169    
    SLICE_X3Y39          FDRE (Hold_fdre_C_CE)       -0.039     0.130    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  1.850    

Slack (MET) :             1.850ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.233ns (23.820%)  route 0.747ns (76.180%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6446, routed)        0.747     1.980    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk_enable
    SLICE_X3Y39          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.860    -0.733    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X3Y39          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[33]/C
                         clock pessimism              0.000    -0.733    
                         clock uncertainty            0.903     0.169    
    SLICE_X3Y39          FDRE (Hold_fdre_C_CE)       -0.039     0.130    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  1.850    

Slack (MET) :             1.857ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.233ns (23.646%)  route 0.754ns (76.354%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6446, routed)        0.754     1.987    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk_enable
    SLICE_X3Y38          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.860    -0.733    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X3Y38          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[26]/C
                         clock pessimism              0.000    -0.733    
                         clock uncertainty            0.903     0.169    
    SLICE_X3Y38          FDRE (Hold_fdre_C_CE)       -0.039     0.130    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.857ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.233ns (23.646%)  route 0.754ns (76.354%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6446, routed)        0.754     1.987    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk_enable
    SLICE_X3Y38          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.860    -0.733    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X3Y38          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[50]/C
                         clock pessimism              0.000    -0.733    
                         clock uncertainty            0.903     0.169    
    SLICE_X3Y38          FDRE (Hold_fdre_C_CE)       -0.039     0.130    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[50]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.857ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[51]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.233ns (23.646%)  route 0.754ns (76.354%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6446, routed)        0.754     1.987    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk_enable
    SLICE_X3Y38          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.860    -0.733    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X3Y38          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[51]/C
                         clock pessimism              0.000    -0.733    
                         clock uncertainty            0.903     0.169    
    SLICE_X3Y38          FDRE (Hold_fdre_C_CE)       -0.039     0.130    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.860ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[68]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.233ns (23.581%)  route 0.756ns (76.419%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6446, routed)        0.756     1.990    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk_enable
    SLICE_X7Y41          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[68]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.859    -0.734    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X7Y41          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[68]/C
                         clock pessimism              0.000    -0.734    
                         clock uncertainty            0.903     0.168    
    SLICE_X7Y41          FDRE (Hold_fdre_C_CE)       -0.039     0.129    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[68]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  1.860    

Slack (MET) :             1.860ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/mul_out1[5]_i_16__1_psdsp/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.233ns (23.581%)  route 0.756ns (76.419%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6446, routed)        0.756     1.990    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/clk_enable
    SLICE_X7Y41          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/mul_out1[5]_i_16__1_psdsp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.859    -0.734    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/clk
    SLICE_X7Y41          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/mul_out1[5]_i_16__1_psdsp/C
                         clock pessimism              0.000    -0.734    
                         clock uncertainty            0.903     0.168    
    SLICE_X7Y41          FDRE (Hold_fdre_C_CE)       -0.039     0.129    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/mul_out1[5]_i_16__1_psdsp
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  1.860    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_design_1_clk_wiz_15

Setup :            0  Failing Endpoints,  Worst Slack       31.344ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.344ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.551ns  (logic 0.456ns (29.405%)  route 1.095ns (70.595%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y97                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X23Y97         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           1.095     1.551    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X24Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X24Y96         FDCE (Setup_fdce_C_D)       -0.105    32.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.895    
                         arrival time                          -1.551    
  -------------------------------------------------------------------
                         slack                                 31.344    

Slack (MET) :             31.651ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.083ns  (logic 0.419ns (38.678%)  route 0.664ns (61.322%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y94                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X23Y94         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.664     1.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X24Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X24Y95         FDCE (Setup_fdce_C_D)       -0.266    32.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.734    
                         arrival time                          -1.083    
  -------------------------------------------------------------------
                         slack                                 31.651    

Slack (MET) :             31.785ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.948ns  (logic 0.419ns (44.208%)  route 0.529ns (55.792%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y94                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X23Y94         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.529     0.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X24Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X24Y95         FDCE (Setup_fdce_C_D)       -0.267    32.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                          -0.948    
  -------------------------------------------------------------------
                         slack                                 31.785    

Slack (MET) :             31.873ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.859ns  (logic 0.419ns (48.794%)  route 0.440ns (51.206%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X33Y88         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.440     0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X31Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X31Y88         FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -0.859    
  -------------------------------------------------------------------
                         slack                                 31.873    

Slack (MET) :             31.878ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.079ns  (logic 0.456ns (42.276%)  route 0.623ns (57.724%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X31Y87         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.623     1.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X30Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X30Y88         FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -1.079    
  -------------------------------------------------------------------
                         slack                                 31.878    

Slack (MET) :             31.892ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.061ns  (logic 0.456ns (42.961%)  route 0.605ns (57.039%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y94                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X23Y94         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.605     1.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X22Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X22Y95         FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.061    
  -------------------------------------------------------------------
                         slack                                 31.892    

Slack (MET) :             31.892ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.061ns  (logic 0.456ns (42.961%)  route 0.605ns (57.039%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X31Y87         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.605     1.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X30Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X30Y88         FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.061    
  -------------------------------------------------------------------
                         slack                                 31.892    

Slack (MET) :             31.991ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.914ns  (logic 0.456ns (49.872%)  route 0.458ns (50.128%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X33Y88         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.458     0.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X31Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X31Y88         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.914    
  -------------------------------------------------------------------
                         slack                                 31.991    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_15
  To Clock:  clk_out1_design_1_clk_wiz_15

Setup :           56  Failing Endpoints,  Worst Slack       -4.839ns,  Total Violation     -243.341ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.839ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.207ns  (clk_out1_design_1_clk_wiz_15 rise@1482.417ns - clk_out2_design_1_clk_wiz_15 rise@1482.211ns)
  Data Path Delay:        4.191ns  (logic 0.828ns (19.755%)  route 3.363ns (80.245%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 1481.020 - 1482.417 ) 
    Source Clock Delay      (SCD):    -0.725ns = ( 1481.486 - 1482.211 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.621ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                   1482.211  1482.211 r  
    M9                                                0.000  1482.211 r  sys_clock (IN)
                         net (fo=0)                   0.000  1482.211    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  1483.676 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1484.909    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796  1478.113 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660  1479.774    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1479.870 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.616  1481.486    <hidden>
    SLICE_X0Y28          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.456  1481.942 r  <hidden>
                         net (fo=1, routed)           1.649  1483.591    design_1_i/PFC3PH_0/inst/u_FET_CTRL/UP_L2
    SLICE_X14Y19         LUT5 (Prop_lut5_I0_O)        0.124  1483.715 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin[0]_i_3/O
                         net (fo=1, routed)           1.226  1484.942    design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin[0]_i_3_n_0
    SLICE_X20Y17         LUT6 (Prop_lut6_I5_O)        0.124  1485.066 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin[0]_i_2/O
                         net (fo=1, routed)           0.488  1485.553    design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin[0]_i_2_n_0
    SLICE_X20Y17         LUT6 (Prop_lut6_I0_O)        0.124  1485.677 r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin[0]_i_1/O
                         net (fo=1, routed)           0.000  1485.677    design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin[0]_i_1_n_0
    SLICE_X20Y17         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                   1482.417  1482.417 r  
    M9                                                0.000  1482.417 r  sys_clock (IN)
                         net (fo=0)                   0.000  1482.417    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  1483.812 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1484.974    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062  1477.911 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1479.492    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1479.583 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.436  1481.020    design_1_i/PFC3PH_0/inst/u_FET_CTRL/clk
    SLICE_X20Y17         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_reg[0]/C
                         clock pessimism              0.408  1481.428    
                         clock uncertainty           -0.621  1480.807    
    SLICE_X20Y17         FDRE (Setup_fdre_C_D)        0.031  1480.838    design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_reg[0]
  -------------------------------------------------------------------
                         required time                       1480.838    
                         arrival time                       -1485.677    
  -------------------------------------------------------------------
                         slack                                 -4.839    

Slack (VIOLATED) :        -4.586ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay1_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.207ns  (clk_out1_design_1_clk_wiz_15 rise@1482.417ns - clk_out2_design_1_clk_wiz_15 rise@1482.211ns)
  Data Path Delay:        3.943ns  (logic 2.454ns (62.233%)  route 1.489ns (37.767%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 1481.082 - 1482.417 ) 
    Source Clock Delay      (SCD):    -0.745ns = ( 1481.465 - 1482.211 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.621ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                   1482.211  1482.211 r  
    M9                                                0.000  1482.211 r  sys_clock (IN)
                         net (fo=0)                   0.000  1482.211    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  1483.676 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1484.909    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796  1478.113 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660  1479.774    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1479.870 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.596  1481.465    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y13         RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay1_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454  1483.919 r  design_1_i/sine_3ph_0/inst/Delay1_out1_reg/DOADO[12]
                         net (fo=1, routed)           1.489  1485.409    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[71]_0[48]
    SLICE_X7Y58          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                   1482.417  1482.417 r  
    M9                                                0.000  1482.417 r  sys_clock (IN)
                         net (fo=0)                   0.000  1482.417    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  1483.812 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1484.974    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062  1477.911 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1479.492    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1479.583 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.499  1481.082    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X7Y58          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[48]/C
                         clock pessimism              0.408  1481.490    
                         clock uncertainty           -0.621  1480.869    
    SLICE_X7Y58          FDRE (Setup_fdre_C_D)       -0.047  1480.822    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[48]
  -------------------------------------------------------------------
                         required time                       1480.822    
                         arrival time                       -1485.409    
  -------------------------------------------------------------------
                         slack                                 -4.586    

Slack (VIOLATED) :        -4.531ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay1_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.207ns  (clk_out1_design_1_clk_wiz_15 rise@1482.417ns - clk_out2_design_1_clk_wiz_15 rise@1482.211ns)
  Data Path Delay:        3.876ns  (logic 2.454ns (63.307%)  route 1.422ns (36.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 1481.095 - 1482.417 ) 
    Source Clock Delay      (SCD):    -0.745ns = ( 1481.465 - 1482.211 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.621ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                   1482.211  1482.211 r  
    M9                                                0.000  1482.211 r  sys_clock (IN)
                         net (fo=0)                   0.000  1482.211    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  1483.676 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1484.909    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796  1478.113 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660  1479.774    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1479.870 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.596  1481.465    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y13         RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay1_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454  1483.919 r  design_1_i/sine_3ph_0/inst/Delay1_out1_reg/DOADO[1]
                         net (fo=1, routed)           1.422  1485.342    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[71]_0[37]
    SLICE_X7Y48          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                   1482.417  1482.417 r  
    M9                                                0.000  1482.417 r  sys_clock (IN)
                         net (fo=0)                   0.000  1482.417    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  1483.812 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1484.974    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062  1477.911 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1479.492    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1479.583 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.511  1481.095    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X7Y48          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[37]/C
                         clock pessimism              0.408  1481.503    
                         clock uncertainty           -0.621  1480.882    
    SLICE_X7Y48          FDRE (Setup_fdre_C_D)       -0.071  1480.811    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[37]
  -------------------------------------------------------------------
                         required time                       1480.811    
                         arrival time                       -1485.342    
  -------------------------------------------------------------------
                         slack                                 -4.531    

Slack (VIOLATED) :        -4.485ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.207ns  (clk_out1_design_1_clk_wiz_15 rise@1482.417ns - clk_out2_design_1_clk_wiz_15 rise@1482.211ns)
  Data Path Delay:        3.821ns  (logic 2.454ns (64.220%)  route 1.367ns (35.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 1481.092 - 1482.417 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 1481.470 - 1482.211 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.621ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                   1482.211  1482.211 r  
    M9                                                0.000  1482.211 r  sys_clock (IN)
                         net (fo=0)                   0.000  1482.211    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  1483.676 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1484.909    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796  1478.113 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660  1479.774    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1479.870 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.601  1481.470    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y15         RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454  1483.924 r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/DOADO[2]
                         net (fo=1, routed)           1.367  1485.292    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[71]_0[20]
    SLICE_X4Y39          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                   1482.417  1482.417 r  
    M9                                                0.000  1482.417 r  sys_clock (IN)
                         net (fo=0)                   0.000  1482.417    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  1483.812 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1484.974    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062  1477.911 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1479.492    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1479.583 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.508  1481.092    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X4Y39          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[20]/C
                         clock pessimism              0.408  1481.500    
                         clock uncertainty           -0.621  1480.879    
    SLICE_X4Y39          FDRE (Setup_fdre_C_D)       -0.072  1480.807    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[20]
  -------------------------------------------------------------------
                         required time                       1480.807    
                         arrival time                       -1485.292    
  -------------------------------------------------------------------
                         slack                                 -4.485    

Slack (VIOLATED) :        -4.475ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.207ns  (clk_out1_design_1_clk_wiz_15 rise@1482.417ns - clk_out2_design_1_clk_wiz_15 rise@1482.211ns)
  Data Path Delay:        3.723ns  (logic 2.454ns (65.921%)  route 1.269ns (34.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 1481.024 - 1482.417 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 1481.470 - 1482.211 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.621ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                   1482.211  1482.211 r  
    M9                                                0.000  1482.211 r  sys_clock (IN)
                         net (fo=0)                   0.000  1482.211    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  1483.676 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1484.909    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796  1478.113 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660  1479.774    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1479.870 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.601  1481.470    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y15         RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454  1483.924 r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/DOADO[11]
                         net (fo=1, routed)           1.269  1485.193    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[71]_0[29]
    SLICE_X9Y40          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                   1482.417  1482.417 r  
    M9                                                0.000  1482.417 r  sys_clock (IN)
                         net (fo=0)                   0.000  1482.417    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  1483.812 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1484.974    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062  1477.911 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1479.492    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1479.583 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.440  1481.024    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X9Y40          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[29]/C
                         clock pessimism              0.408  1481.432    
                         clock uncertainty           -0.621  1480.811    
    SLICE_X9Y40          FDRE (Setup_fdre_C_D)       -0.093  1480.718    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[29]
  -------------------------------------------------------------------
                         required time                       1480.718    
                         arrival time                       -1485.193    
  -------------------------------------------------------------------
                         slack                                 -4.475    

Slack (VIOLATED) :        -4.458ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.207ns  (clk_out1_design_1_clk_wiz_15 rise@1482.417ns - clk_out2_design_1_clk_wiz_15 rise@1482.211ns)
  Data Path Delay:        3.848ns  (logic 2.454ns (63.778%)  route 1.394ns (36.222%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 1481.092 - 1482.417 ) 
    Source Clock Delay      (SCD):    -0.745ns = ( 1481.465 - 1482.211 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.621ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                   1482.211  1482.211 r  
    M9                                                0.000  1482.211 r  sys_clock (IN)
                         net (fo=0)                   0.000  1482.211    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  1483.676 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1484.909    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796  1478.113 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660  1479.774    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1479.870 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.596  1481.465    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y12         RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454  1483.919 r  design_1_i/sine_3ph_0/inst/Delay_out1_reg/DOADO[1]
                         net (fo=1, routed)           1.394  1485.313    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[71]_0[55]
    SLICE_X6Y40          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                   1482.417  1482.417 r  
    M9                                                0.000  1482.417 r  sys_clock (IN)
                         net (fo=0)                   0.000  1482.417    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  1483.812 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1484.974    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062  1477.911 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1479.492    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1479.583 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.508  1481.092    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X6Y40          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[55]/C
                         clock pessimism              0.408  1481.500    
                         clock uncertainty           -0.621  1480.879    
    SLICE_X6Y40          FDRE (Setup_fdre_C_D)       -0.024  1480.855    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[55]
  -------------------------------------------------------------------
                         required time                       1480.855    
                         arrival time                       -1485.313    
  -------------------------------------------------------------------
                         slack                                 -4.458    

Slack (VIOLATED) :        -4.456ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.207ns  (clk_out1_design_1_clk_wiz_15 rise@1482.417ns - clk_out2_design_1_clk_wiz_15 rise@1482.211ns)
  Data Path Delay:        3.785ns  (logic 2.454ns (64.837%)  route 1.331ns (35.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 1481.093 - 1482.417 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 1481.470 - 1482.211 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.621ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                   1482.211  1482.211 r  
    M9                                                0.000  1482.211 r  sys_clock (IN)
                         net (fo=0)                   0.000  1482.211    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  1483.676 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1484.909    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796  1478.113 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660  1479.774    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1479.870 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.601  1481.470    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y15         RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454  1483.924 r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/DOADO[15]
                         net (fo=1, routed)           1.331  1485.255    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[71]_0[33]
    SLICE_X3Y39          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                   1482.417  1482.417 r  
    M9                                                0.000  1482.417 r  sys_clock (IN)
                         net (fo=0)                   0.000  1482.417    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  1483.812 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1484.974    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062  1477.911 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1479.492    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1479.583 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.509  1481.093    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X3Y39          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[33]/C
                         clock pessimism              0.408  1481.501    
                         clock uncertainty           -0.621  1480.880    
    SLICE_X3Y39          FDRE (Setup_fdre_C_D)       -0.081  1480.799    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[33]
  -------------------------------------------------------------------
                         required time                       1480.799    
                         arrival time                       -1485.255    
  -------------------------------------------------------------------
                         slack                                 -4.456    

Slack (VIOLATED) :        -4.446ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.207ns  (clk_out1_design_1_clk_wiz_15 rise@1482.417ns - clk_out2_design_1_clk_wiz_15 rise@1482.211ns)
  Data Path Delay:        3.782ns  (logic 2.454ns (64.885%)  route 1.328ns (35.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 1481.095 - 1482.417 ) 
    Source Clock Delay      (SCD):    -0.745ns = ( 1481.465 - 1482.211 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.621ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                   1482.211  1482.211 r  
    M9                                                0.000  1482.211 r  sys_clock (IN)
                         net (fo=0)                   0.000  1482.211    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  1483.676 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1484.909    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796  1478.113 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660  1479.774    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1479.870 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.596  1481.465    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y12         RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454  1483.919 r  design_1_i/sine_3ph_0/inst/Delay_out1_reg/DOPADOP[0]
                         net (fo=1, routed)           1.328  1485.247    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[71]_0[70]
    SLICE_X3Y43          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                   1482.417  1482.417 r  
    M9                                                0.000  1482.417 r  sys_clock (IN)
                         net (fo=0)                   0.000  1482.417    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  1483.812 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1484.974    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062  1477.911 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1479.492    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1479.583 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.511  1481.095    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X3Y43          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[70]/C
                         clock pessimism              0.408  1481.503    
                         clock uncertainty           -0.621  1480.882    
    SLICE_X3Y43          FDRE (Setup_fdre_C_D)       -0.081  1480.801    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[70]
  -------------------------------------------------------------------
                         required time                       1480.801    
                         arrival time                       -1485.247    
  -------------------------------------------------------------------
                         slack                                 -4.446    

Slack (VIOLATED) :        -4.433ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.207ns  (clk_out1_design_1_clk_wiz_15 rise@1482.417ns - clk_out2_design_1_clk_wiz_15 rise@1482.211ns)
  Data Path Delay:        3.749ns  (logic 2.454ns (65.457%)  route 1.295ns (34.543%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 1481.025 - 1482.417 ) 
    Source Clock Delay      (SCD):    -0.745ns = ( 1481.465 - 1482.211 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.621ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                   1482.211  1482.211 r  
    M9                                                0.000  1482.211 r  sys_clock (IN)
                         net (fo=0)                   0.000  1482.211    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  1483.676 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1484.909    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796  1478.113 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660  1479.774    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1479.870 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.596  1481.465    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y12         RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454  1483.919 r  design_1_i/sine_3ph_0/inst/Delay_out1_reg/DOADO[15]
                         net (fo=1, routed)           1.295  1485.214    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[71]_0[69]
    SLICE_X8Y42          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                   1482.417  1482.417 r  
    M9                                                0.000  1482.417 r  sys_clock (IN)
                         net (fo=0)                   0.000  1482.417    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  1483.812 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1484.974    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062  1477.911 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1479.492    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1479.583 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.441  1481.025    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X8Y42          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[69]/C
                         clock pessimism              0.408  1481.433    
                         clock uncertainty           -0.621  1480.812    
    SLICE_X8Y42          FDRE (Setup_fdre_C_D)       -0.031  1480.781    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[69]
  -------------------------------------------------------------------
                         required time                       1480.781    
                         arrival time                       -1485.214    
  -------------------------------------------------------------------
                         slack                                 -4.433    

Slack (VIOLATED) :        -4.433ns  (required time - arrival time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.207ns  (clk_out1_design_1_clk_wiz_15 rise@1482.417ns - clk_out2_design_1_clk_wiz_15 rise@1482.211ns)
  Data Path Delay:        3.699ns  (logic 2.454ns (66.336%)  route 1.245ns (33.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 1481.026 - 1482.417 ) 
    Source Clock Delay      (SCD):    -0.745ns = ( 1481.465 - 1482.211 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.621ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                   1482.211  1482.211 r  
    M9                                                0.000  1482.211 r  sys_clock (IN)
                         net (fo=0)                   0.000  1482.211    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  1483.676 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1484.909    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796  1478.113 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660  1479.774    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1479.870 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.596  1481.465    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y12         RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454  1483.919 r  design_1_i/sine_3ph_0/inst/Delay_out1_reg/DOADO[6]
                         net (fo=1, routed)           1.245  1485.165    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[71]_0[60]
    SLICE_X9Y45          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                   1482.417  1482.417 r  
    M9                                                0.000  1482.417 r  sys_clock (IN)
                         net (fo=0)                   0.000  1482.417    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  1483.812 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1484.974    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062  1477.911 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1479.492    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1479.583 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.442  1481.026    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X9Y45          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[60]/C
                         clock pessimism              0.408  1481.434    
                         clock uncertainty           -0.621  1480.813    
    SLICE_X9Y45          FDRE (Setup_fdre_C_D)       -0.081  1480.732    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[60]
  -------------------------------------------------------------------
                         required time                       1480.732    
                         arrival time                       -1485.165    
  -------------------------------------------------------------------
                         slack                                 -4.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay1_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.585ns (55.618%)  route 0.467ns (44.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.621ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.600    -0.489    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y13         RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay1_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      0.585     0.096 r  design_1_i/sine_3ph_0/inst/Delay1_out1_reg/DOADO[15]
                         net (fo=1, routed)           0.467     0.563    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[71]_0[51]
    SLICE_X3Y38          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.860    -0.733    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X3Y38          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[51]/C
                         clock pessimism              0.550    -0.183    
                         clock uncertainty            0.621     0.438    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.070     0.508    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.585ns (55.011%)  route 0.478ns (44.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.621ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.603    -0.486    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y15         RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.585     0.099 r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/DOADO[3]
                         net (fo=1, routed)           0.478     0.577    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[71]_0[21]
    SLICE_X6Y38          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.858    -0.735    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X6Y38          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[21]/C
                         clock pessimism              0.550    -0.185    
                         clock uncertainty            0.621     0.436    
    SLICE_X6Y38          FDRE (Hold_fdre_C_D)         0.085     0.521    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.521    
                         arrival time                           0.577    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.585ns (57.896%)  route 0.425ns (42.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.621ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.603    -0.486    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y15         RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      0.585     0.099 r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/DOADO[4]
                         net (fo=1, routed)           0.425     0.524    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[71]_0[22]
    SLICE_X8Y40          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.831    -0.762    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X8Y40          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[22]/C
                         clock pessimism              0.550    -0.212    
                         clock uncertainty            0.621     0.409    
    SLICE_X8Y40          FDRE (Hold_fdre_C_D)         0.059     0.468    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.468    
                         arrival time                           0.524    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.585ns (58.290%)  route 0.419ns (41.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.621ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.603    -0.486    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y15         RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      0.585     0.099 r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/DOADO[9]
                         net (fo=1, routed)           0.419     0.517    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[71]_0[27]
    SLICE_X9Y40          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.831    -0.762    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X9Y40          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[27]/C
                         clock pessimism              0.550    -0.212    
                         clock uncertainty            0.621     0.409    
    SLICE_X9Y40          FDRE (Hold_fdre_C_D)         0.046     0.455    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay1_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.585ns (57.528%)  route 0.432ns (42.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.621ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.600    -0.489    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y13         RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay1_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.585     0.096 r  design_1_i/sine_3ph_0/inst/Delay1_out1_reg/DOADO[6]
                         net (fo=1, routed)           0.432     0.528    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[71]_0[42]
    SLICE_X8Y35          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.827    -0.766    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X8Y35          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[42]/C
                         clock pessimism              0.550    -0.216    
                         clock uncertainty            0.621     0.405    
    SLICE_X8Y35          FDRE (Hold_fdre_C_D)         0.059     0.464    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[42]
  -------------------------------------------------------------------
                         required time                         -0.464    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.585ns (56.025%)  route 0.459ns (43.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.621ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.600    -0.489    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y12         RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      0.585     0.096 r  design_1_i/sine_3ph_0/inst/Delay_out1_reg/DOADO[7]
                         net (fo=1, routed)           0.459     0.555    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[71]_0[61]
    SLICE_X9Y45          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.832    -0.761    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X9Y45          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[61]/C
                         clock pessimism              0.550    -0.211    
                         clock uncertainty            0.621     0.410    
    SLICE_X9Y45          FDRE (Hold_fdre_C_D)         0.070     0.480    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[61]
  -------------------------------------------------------------------
                         required time                         -0.480    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.585ns (53.869%)  route 0.501ns (46.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.621ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.603    -0.486    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y15         RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      0.585     0.099 r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/DOADO[5]
                         net (fo=1, routed)           0.501     0.600    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[71]_0[23]
    SLICE_X6Y39          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.858    -0.735    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X6Y39          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[23]/C
                         clock pessimism              0.550    -0.185    
                         clock uncertainty            0.621     0.436    
    SLICE_X6Y39          FDRE (Hold_fdre_C_D)         0.088     0.524    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.600    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay1_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.585ns (56.976%)  route 0.442ns (43.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.621ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.600    -0.489    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y13         RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay1_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      0.585     0.096 r  design_1_i/sine_3ph_0/inst/Delay1_out1_reg/DOADO[10]
                         net (fo=1, routed)           0.442     0.538    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[71]_0[46]
    SLICE_X8Y40          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.831    -0.762    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X8Y40          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[46]/C
                         clock pessimism              0.550    -0.212    
                         clock uncertainty            0.621     0.409    
    SLICE_X8Y40          FDRE (Hold_fdre_C_D)         0.052     0.461    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[46]
  -------------------------------------------------------------------
                         required time                         -0.461    
                         arrival time                           0.538    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.585ns (54.374%)  route 0.491ns (45.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.621ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.600    -0.489    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y12         RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      0.585     0.096 r  design_1_i/sine_3ph_0/inst/Delay_out1_reg/DOADO[12]
                         net (fo=1, routed)           0.491     0.587    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[71]_0[66]
    SLICE_X4Y41          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.859    -0.734    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X4Y41          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[66]/C
                         clock pessimism              0.550    -0.184    
                         clock uncertainty            0.621     0.437    
    SLICE_X4Y41          FDRE (Hold_fdre_C_D)         0.070     0.507    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[66]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.587    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Destination:            design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             clk_out1_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out2_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.585ns (56.485%)  route 0.451ns (43.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.621ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.603    -0.486    design_1_i/sine_3ph_0/inst/clk
    RAMB18_X0Y15         RAMB18E1                                     r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      0.585     0.099 r  design_1_i/sine_3ph_0/inst/Delay2_out1_reg/DOADO[10]
                         net (fo=1, routed)           0.451     0.549    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[71]_0[28]
    SLICE_X14Y38         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.830    -0.763    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/clk
    SLICE_X14Y38         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[28]/C
                         clock pessimism              0.550    -0.213    
                         clock uncertainty            0.621     0.408    
    SLICE_X14Y38         FDRE (Hold_fdre_C_D)         0.059     0.467    design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedDelay_regin_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.467    
                         arrival time                           0.549    
  -------------------------------------------------------------------
                         slack                                  0.082    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_clk_out1_design_1_clk_wiz_15
  To Clock:  clk_out2_design_1_clk_wiz_15

Setup :           71  Failing Endpoints,  Worst Slack      -11.666ns,  Total Violation     -624.877ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.480ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.666ns  (required time - arrival time)
  Source:                 en_gd
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.253ns  (clk_out2_design_1_clk_wiz_15 rise@9740.241ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@9739.989ns)
  Data Path Delay:        4.556ns  (logic 1.837ns (40.316%)  route 2.719ns (59.684%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        -1.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 9738.924 - 9740.241 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9739.989 - 9739.989 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                   9739.989  9739.989 r  
                         ideal clock network latency
                                                      0.000  9739.989    
                         input delay                  5.000  9744.989    
    L15                                               0.000  9744.989 r  en_gd (IN)
                         net (fo=0)                   0.000  9744.989    en_gd
    L15                  IBUF (Prop_ibuf_I_O)         1.466  9746.455 r  en_gd_IBUF_inst/O
                         net (fo=7, routed)           2.719  9749.175    <hidden>
    SLICE_X41Y5          LUT2 (Prop_lut2_I1_O)        0.124  9749.299 r  <hidden>
                         net (fo=1, routed)           0.000  9749.299    <hidden>
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247  9749.546 r  <hidden>
                         net (fo=1, routed)           0.000  9749.546    <hidden>
    SLICE_X41Y5          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                   9740.241  9740.241 r  
    M9                                                0.000  9740.241 r  sys_clock (IN)
                         net (fo=0)                   0.000  9740.241    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  9741.636 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  9742.798    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062  9735.735 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  9737.316    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  9737.407 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.516  9738.924    <hidden>
    SLICE_X41Y5          FDRE                                         r  <hidden>
                         clock pessimism              0.000  9738.924    
                         clock uncertainty           -1.107  9737.816    
    SLICE_X41Y5          FDRE (Setup_fdre_C_D)        0.062  9737.878    <hidden>
  -------------------------------------------------------------------
                         required time                       9737.879    
                         arrival time                       -9749.545    
  -------------------------------------------------------------------
                         slack                                -11.666    

Slack (VIOLATED) :        -11.482ns  (required time - arrival time)
  Source:                 en_gd
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.253ns  (clk_out2_design_1_clk_wiz_15 rise@9740.241ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@9739.989ns)
  Data Path Delay:        4.414ns  (logic 1.842ns (41.727%)  route 2.572ns (58.273%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        -1.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 9738.919 - 9740.241 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9739.989 - 9739.989 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                   9739.989  9739.989 r  
                         ideal clock network latency
                                                      0.000  9739.989    
                         input delay                  5.000  9744.989    
    L15                                               0.000  9744.989 r  en_gd (IN)
                         net (fo=0)                   0.000  9744.989    en_gd
    L15                  IBUF (Prop_ibuf_I_O)         1.466  9746.455 r  en_gd_IBUF_inst/O
                         net (fo=7, routed)           2.572  9749.027    <hidden>
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.124  9749.151 r  <hidden>
                         net (fo=1, routed)           0.000  9749.151    <hidden>
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252  9749.403 r  <hidden>
                         net (fo=1, routed)           0.000  9749.403    <hidden>
    SLICE_X40Y14         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                   9740.241  9740.241 r  
    M9                                                0.000  9740.241 r  sys_clock (IN)
                         net (fo=0)                   0.000  9740.241    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  9741.636 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  9742.798    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062  9735.735 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  9737.316    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  9737.407 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.511  9738.919    <hidden>
    SLICE_X40Y14         FDRE                                         r  <hidden>
                         clock pessimism              0.000  9738.919    
                         clock uncertainty           -1.107  9737.812    
    SLICE_X40Y14         FDRE (Setup_fdre_C_D)        0.109  9737.921    <hidden>
  -------------------------------------------------------------------
                         required time                       9737.921    
                         arrival time                       -9749.403    
  -------------------------------------------------------------------
                         slack                                -11.482    

Slack (VIOLATED) :        -10.816ns  (required time - arrival time)
  Source:                 en_gd
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.253ns  (clk_out2_design_1_clk_wiz_15 rise@9740.241ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@9739.989ns)
  Data Path Delay:        3.686ns  (logic 1.837ns (49.832%)  route 1.849ns (50.168%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        -1.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 9738.904 - 9740.241 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9739.989 - 9739.989 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                   9739.989  9739.989 r  
                         ideal clock network latency
                                                      0.000  9739.989    
                         input delay                  5.000  9744.989    
    L15                                               0.000  9744.989 r  en_gd (IN)
                         net (fo=0)                   0.000  9744.989    en_gd
    L15                  IBUF (Prop_ibuf_I_O)         1.466  9746.455 r  en_gd_IBUF_inst/O
                         net (fo=7, routed)           1.849  9748.305    <hidden>
    SLICE_X0Y23          LUT2 (Prop_lut2_I1_O)        0.124  9748.429 r  <hidden>
                         net (fo=1, routed)           0.000  9748.429    <hidden>
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247  9748.676 r  <hidden>
                         net (fo=1, routed)           0.000  9748.676    <hidden>
    SLICE_X0Y23          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                   9740.241  9740.241 r  
    M9                                                0.000  9740.241 r  sys_clock (IN)
                         net (fo=0)                   0.000  9740.241    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  9741.636 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  9742.798    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062  9735.735 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  9737.316    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  9737.407 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.496  9738.903    <hidden>
    SLICE_X0Y23          FDRE                                         r  <hidden>
                         clock pessimism              0.000  9738.903    
                         clock uncertainty           -1.107  9737.796    
    SLICE_X0Y23          FDRE (Setup_fdre_C_D)        0.062  9737.857    <hidden>
  -------------------------------------------------------------------
                         required time                       9737.858    
                         arrival time                       -9748.676    
  -------------------------------------------------------------------
                         slack                                -10.816    

Slack (VIOLATED) :        -10.756ns  (required time - arrival time)
  Source:                 en_gd
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.253ns  (clk_out2_design_1_clk_wiz_15 rise@9740.241ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@9739.989ns)
  Data Path Delay:        3.627ns  (logic 1.837ns (50.650%)  route 1.790ns (49.350%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        -1.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 9738.905 - 9740.241 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9739.989 - 9739.989 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                   9739.989  9739.989 r  
                         ideal clock network latency
                                                      0.000  9739.989    
                         input delay                  5.000  9744.989    
    L15                                               0.000  9744.989 r  en_gd (IN)
                         net (fo=0)                   0.000  9744.989    en_gd
    L15                  IBUF (Prop_ibuf_I_O)         1.466  9746.455 r  en_gd_IBUF_inst/O
                         net (fo=7, routed)           1.790  9748.245    <hidden>
    SLICE_X0Y27          LUT2 (Prop_lut2_I1_O)        0.124  9748.369 r  <hidden>
                         net (fo=1, routed)           0.000  9748.369    <hidden>
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247  9748.616 r  <hidden>
                         net (fo=1, routed)           0.000  9748.616    <hidden>
    SLICE_X0Y27          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                   9740.241  9740.241 r  
    M9                                                0.000  9740.241 r  sys_clock (IN)
                         net (fo=0)                   0.000  9740.241    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  9741.636 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  9742.798    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062  9735.735 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  9737.316    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  9737.407 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.497  9738.904    <hidden>
    SLICE_X0Y27          FDRE                                         r  <hidden>
                         clock pessimism              0.000  9738.904    
                         clock uncertainty           -1.107  9737.797    
    SLICE_X0Y27          FDRE (Setup_fdre_C_D)        0.062  9737.858    <hidden>
  -------------------------------------------------------------------
                         required time                       9737.859    
                         arrival time                       -9748.615    
  -------------------------------------------------------------------
                         slack                                -10.756    

Slack (VIOLATED) :        -10.750ns  (required time - arrival time)
  Source:                 en_gd
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.253ns  (clk_out2_design_1_clk_wiz_15 rise@9740.241ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@9739.989ns)
  Data Path Delay:        3.624ns  (logic 1.837ns (50.695%)  route 1.787ns (49.305%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        -1.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 9738.907 - 9740.241 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9739.989 - 9739.989 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                   9739.989  9739.989 r  
                         ideal clock network latency
                                                      0.000  9739.989    
                         input delay                  5.000  9744.989    
    L15                                               0.000  9744.989 r  en_gd (IN)
                         net (fo=0)                   0.000  9744.989    en_gd
    L15                  IBUF (Prop_ibuf_I_O)         1.466  9746.455 r  en_gd_IBUF_inst/O
                         net (fo=7, routed)           1.787  9748.242    <hidden>
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.124  9748.366 r  <hidden>
                         net (fo=1, routed)           0.000  9748.366    <hidden>
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247  9748.613 r  <hidden>
                         net (fo=1, routed)           0.000  9748.613    <hidden>
    SLICE_X0Y28          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                   9740.241  9740.241 r  
    M9                                                0.000  9740.241 r  sys_clock (IN)
                         net (fo=0)                   0.000  9740.241    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  9741.636 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  9742.798    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062  9735.735 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  9737.316    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  9737.407 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.499  9738.906    <hidden>
    SLICE_X0Y28          FDRE                                         r  <hidden>
                         clock pessimism              0.000  9738.906    
                         clock uncertainty           -1.107  9737.799    
    SLICE_X0Y28          FDRE (Setup_fdre_C_D)        0.062  9737.860    <hidden>
  -------------------------------------------------------------------
                         required time                       9737.862    
                         arrival time                       -9748.612    
  -------------------------------------------------------------------
                         slack                                -10.750    

Slack (VIOLATED) :        -10.609ns  (required time - arrival time)
  Source:                 en_gd
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.253ns  (clk_out2_design_1_clk_wiz_15 rise@9740.241ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@9739.989ns)
  Data Path Delay:        3.484ns  (logic 1.837ns (52.732%)  route 1.647ns (47.268%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        -1.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 9738.908 - 9740.241 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9739.989 - 9739.989 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                   9739.989  9739.989 r  
                         ideal clock network latency
                                                      0.000  9739.989    
                         input delay                  5.000  9744.989    
    L15                                               0.000  9744.989 r  en_gd (IN)
                         net (fo=0)                   0.000  9744.989    en_gd
    L15                  IBUF (Prop_ibuf_I_O)         1.466  9746.455 r  en_gd_IBUF_inst/O
                         net (fo=7, routed)           1.647  9748.102    <hidden>
    SLICE_X0Y29          LUT2 (Prop_lut2_I1_O)        0.124  9748.226 r  <hidden>
                         net (fo=1, routed)           0.000  9748.226    <hidden>
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247  9748.473 r  <hidden>
                         net (fo=1, routed)           0.000  9748.473    <hidden>
    SLICE_X0Y29          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                   9740.241  9740.241 r  
    M9                                                0.000  9740.241 r  sys_clock (IN)
                         net (fo=0)                   0.000  9740.241    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  9741.636 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  9742.798    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062  9735.735 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  9737.316    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  9737.407 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.500  9738.907    <hidden>
    SLICE_X0Y29          FDRE                                         r  <hidden>
                         clock pessimism              0.000  9738.907    
                         clock uncertainty           -1.107  9737.800    
    SLICE_X0Y29          FDRE (Setup_fdre_C_D)        0.062  9737.861    <hidden>
  -------------------------------------------------------------------
                         required time                       9737.863    
                         arrival time                       -9748.473    
  -------------------------------------------------------------------
                         slack                                -10.609    

Slack (VIOLATED) :        -9.610ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.253ns  (clk_out2_design_1_clk_wiz_15 rise@9740.241ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@9739.989ns)
  Data Path Delay:        5.002ns  (logic 1.713ns (34.258%)  route 3.288ns (65.742%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 9738.916 - 9740.241 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9739.989 - 9739.989 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                   9739.989  9739.989 r  
                         ideal clock network latency
                                                      0.000  9739.989    
                         input delay                  2.000  9741.989    
    M14                                               0.000  9741.989 r  en (IN)
                         net (fo=0)                   0.000  9741.989    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465  9743.455 r  en_IBUF_inst/O
                         net (fo=6446, routed)        1.885  9745.340    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X0Y32          LUT2 (Prop_lut2_I1_O)        0.124  9745.464 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/address_cnt1[6]_i_2/O
                         net (fo=24, routed)          0.835  9746.299    design_1_i/sine_3ph_0/inst/u_va/enb_1_1000_0
    SLICE_X0Y37          LUT6 (Prop_lut6_I3_O)        0.124  9746.423 r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1[6]_i_1__1/O
                         net (fo=7, routed)           0.568  9746.990    design_1_i/sine_3ph_0/inst/u_va/address_cnt1[6]_i_1__1_n_0
    SLICE_X0Y38          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                   9740.241  9740.241 r  
    M9                                                0.000  9740.241 r  sys_clock (IN)
                         net (fo=0)                   0.000  9740.241    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  9741.636 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  9742.798    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062  9735.735 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  9737.316    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  9737.407 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.508  9738.916    design_1_i/sine_3ph_0/inst/u_va/clk
    SLICE_X0Y38          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[0]/C
                         clock pessimism              0.000  9738.916    
                         clock uncertainty           -1.107  9737.809    
    SLICE_X0Y38          FDRE (Setup_fdre_C_R)       -0.429  9737.380    design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                       9737.381    
                         arrival time                       -9746.990    
  -------------------------------------------------------------------
                         slack                                 -9.610    

Slack (VIOLATED) :        -9.610ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.253ns  (clk_out2_design_1_clk_wiz_15 rise@9740.241ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@9739.989ns)
  Data Path Delay:        5.002ns  (logic 1.713ns (34.258%)  route 3.288ns (65.742%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 9738.916 - 9740.241 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9739.989 - 9739.989 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                   9739.989  9739.989 r  
                         ideal clock network latency
                                                      0.000  9739.989    
                         input delay                  2.000  9741.989    
    M14                                               0.000  9741.989 r  en (IN)
                         net (fo=0)                   0.000  9741.989    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465  9743.455 r  en_IBUF_inst/O
                         net (fo=6446, routed)        1.885  9745.340    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X0Y32          LUT2 (Prop_lut2_I1_O)        0.124  9745.464 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/address_cnt1[6]_i_2/O
                         net (fo=24, routed)          0.835  9746.299    design_1_i/sine_3ph_0/inst/u_va/enb_1_1000_0
    SLICE_X0Y37          LUT6 (Prop_lut6_I3_O)        0.124  9746.423 r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1[6]_i_1__1/O
                         net (fo=7, routed)           0.568  9746.990    design_1_i/sine_3ph_0/inst/u_va/address_cnt1[6]_i_1__1_n_0
    SLICE_X0Y38          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                   9740.241  9740.241 r  
    M9                                                0.000  9740.241 r  sys_clock (IN)
                         net (fo=0)                   0.000  9740.241    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  9741.636 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  9742.798    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062  9735.735 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  9737.316    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  9737.407 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.508  9738.916    design_1_i/sine_3ph_0/inst/u_va/clk
    SLICE_X0Y38          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[2]/C
                         clock pessimism              0.000  9738.916    
                         clock uncertainty           -1.107  9737.809    
    SLICE_X0Y38          FDRE (Setup_fdre_C_R)       -0.429  9737.380    design_1_i/sine_3ph_0/inst/u_va/address_cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                       9737.381    
                         arrival time                       -9746.990    
  -------------------------------------------------------------------
                         slack                                 -9.610    

Slack (VIOLATED) :        -9.590ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_vc/address_cnt1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.253ns  (clk_out2_design_1_clk_wiz_15 rise@9740.241ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@9739.989ns)
  Data Path Delay:        4.982ns  (logic 1.713ns (34.391%)  route 3.269ns (65.609%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 9738.917 - 9740.241 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9739.989 - 9739.989 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                   9739.989  9739.989 r  
                         ideal clock network latency
                                                      0.000  9739.989    
                         input delay                  2.000  9741.989    
    M14                                               0.000  9741.989 r  en (IN)
                         net (fo=0)                   0.000  9741.989    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465  9743.455 r  en_IBUF_inst/O
                         net (fo=6446, routed)        1.885  9745.340    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X0Y32          LUT2 (Prop_lut2_I1_O)        0.124  9745.464 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/address_cnt1[6]_i_2/O
                         net (fo=24, routed)          0.838  9746.302    design_1_i/sine_3ph_0/inst/u_vc/enb_1_1000_0
    SLICE_X0Y39          LUT6 (Prop_lut6_I3_O)        0.124  9746.426 r  design_1_i/sine_3ph_0/inst/u_vc/address_cnt1[6]_i_1/O
                         net (fo=7, routed)           0.546  9746.972    design_1_i/sine_3ph_0/inst/u_vc/address_cnt1[6]_i_1_n_0
    SLICE_X0Y39          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_vc/address_cnt1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                   9740.241  9740.241 r  
    M9                                                0.000  9740.241 r  sys_clock (IN)
                         net (fo=0)                   0.000  9740.241    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  9741.636 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  9742.798    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062  9735.735 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  9737.316    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  9737.407 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.509  9738.917    design_1_i/sine_3ph_0/inst/u_vc/clk
    SLICE_X0Y39          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_vc/address_cnt1_reg[0]/C
                         clock pessimism              0.000  9738.917    
                         clock uncertainty           -1.107  9737.810    
    SLICE_X0Y39          FDRE (Setup_fdre_C_R)       -0.429  9737.381    design_1_i/sine_3ph_0/inst/u_vc/address_cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                       9737.381    
                         arrival time                       -9746.971    
  -------------------------------------------------------------------
                         slack                                 -9.590    

Slack (VIOLATED) :        -9.590ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_vc/address_cnt1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.253ns  (clk_out2_design_1_clk_wiz_15 rise@9740.241ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@9739.989ns)
  Data Path Delay:        4.982ns  (logic 1.713ns (34.391%)  route 3.269ns (65.609%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 9738.917 - 9740.241 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9739.989 - 9739.989 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                   9739.989  9739.989 r  
                         ideal clock network latency
                                                      0.000  9739.989    
                         input delay                  2.000  9741.989    
    M14                                               0.000  9741.989 r  en (IN)
                         net (fo=0)                   0.000  9741.989    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465  9743.455 r  en_IBUF_inst/O
                         net (fo=6446, routed)        1.885  9745.340    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X0Y32          LUT2 (Prop_lut2_I1_O)        0.124  9745.464 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/address_cnt1[6]_i_2/O
                         net (fo=24, routed)          0.838  9746.302    design_1_i/sine_3ph_0/inst/u_vc/enb_1_1000_0
    SLICE_X0Y39          LUT6 (Prop_lut6_I3_O)        0.124  9746.426 r  design_1_i/sine_3ph_0/inst/u_vc/address_cnt1[6]_i_1/O
                         net (fo=7, routed)           0.546  9746.972    design_1_i/sine_3ph_0/inst/u_vc/address_cnt1[6]_i_1_n_0
    SLICE_X0Y39          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_vc/address_cnt1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                   9740.241  9740.241 r  
    M9                                                0.000  9740.241 r  sys_clock (IN)
                         net (fo=0)                   0.000  9740.241    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  9741.636 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  9742.798    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062  9735.735 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581  9737.316    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  9737.407 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.509  9738.917    design_1_i/sine_3ph_0/inst/u_vc/clk
    SLICE_X0Y39          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_vc/address_cnt1_reg[2]/C
                         clock pessimism              0.000  9738.917    
                         clock uncertainty           -1.107  9737.810    
    SLICE_X0Y39          FDRE (Setup_fdre_C_R)       -0.429  9737.381    design_1_i/sine_3ph_0/inst/u_vc/address_cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                       9737.381    
                         arrival time                       -9746.971    
  -------------------------------------------------------------------
                         slack                                 -9.590    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.480ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.233ns (28.849%)  route 0.576ns (71.151%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6446, routed)        0.576     1.809    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X1Y32          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.854    -0.739    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X1Y32          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[2]/C
                         clock pessimism              0.000    -0.739    
                         clock uncertainty            1.107     0.368    
    SLICE_X1Y32          FDRE (Hold_fdre_C_CE)       -0.039     0.329    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.329    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  1.480    

Slack (MET) :             1.480ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.233ns (28.849%)  route 0.576ns (71.151%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6446, routed)        0.576     1.809    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X1Y32          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.854    -0.739    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X1Y32          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[3]/C
                         clock pessimism              0.000    -0.739    
                         clock uncertainty            1.107     0.368    
    SLICE_X1Y32          FDRE (Hold_fdre_C_CE)       -0.039     0.329    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.329    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  1.480    

Slack (MET) :             1.480ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.233ns (28.849%)  route 0.576ns (71.151%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6446, routed)        0.576     1.809    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X1Y32          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.854    -0.739    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X1Y32          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[5]/C
                         clock pessimism              0.000    -0.739    
                         clock uncertainty            1.107     0.368    
    SLICE_X1Y32          FDRE (Hold_fdre_C_CE)       -0.039     0.329    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.329    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  1.480    

Slack (MET) :             1.480ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.233ns (28.849%)  route 0.576ns (71.151%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6446, routed)        0.576     1.809    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X1Y32          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.854    -0.739    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X1Y32          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[6]/C
                         clock pessimism              0.000    -0.739    
                         clock uncertainty            1.107     0.368    
    SLICE_X1Y32          FDRE (Hold_fdre_C_CE)       -0.039     0.329    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.329    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  1.480    

Slack (MET) :             1.480ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.233ns (28.849%)  route 0.576ns (71.151%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6446, routed)        0.576     1.809    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X1Y32          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.854    -0.739    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X1Y32          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[7]/C
                         clock pessimism              0.000    -0.739    
                         clock uncertainty            1.107     0.368    
    SLICE_X1Y32          FDRE (Hold_fdre_C_CE)       -0.039     0.329    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.329    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  1.480    

Slack (MET) :             1.480ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.233ns (28.849%)  route 0.576ns (71.151%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6446, routed)        0.576     1.809    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X1Y32          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.854    -0.739    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X1Y32          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[8]/C
                         clock pessimism              0.000    -0.739    
                         clock uncertainty            1.107     0.368    
    SLICE_X1Y32          FDRE (Hold_fdre_C_CE)       -0.039     0.329    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.329    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  1.480    

Slack (MET) :             1.490ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.233ns (28.474%)  route 0.586ns (71.526%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6446, routed)        0.586     1.820    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X0Y33          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.855    -0.738    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X0Y33          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[1]/C
                         clock pessimism              0.000    -0.738    
                         clock uncertainty            1.107     0.369    
    SLICE_X0Y33          FDRE (Hold_fdre_C_CE)       -0.039     0.330    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.330    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.490ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.233ns (28.474%)  route 0.586ns (71.526%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6446, routed)        0.586     1.820    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X0Y33          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.855    -0.738    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X0Y33          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[4]/C
                         clock pessimism              0.000    -0.738    
                         clock uncertainty            1.107     0.369    
    SLICE_X0Y33          FDRE (Hold_fdre_C_CE)       -0.039     0.330    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.330    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.490ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.233ns (28.474%)  route 0.586ns (71.526%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6446, routed)        0.586     1.820    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X0Y33          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.855    -0.738    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X0Y33          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[9]/C
                         clock pessimism              0.000    -0.738    
                         clock uncertainty            1.107     0.369    
    SLICE_X0Y33          FDRE (Hold_fdre_C_CE)       -0.039     0.330    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/count1000_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.330    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.523ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/phase_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             clk_out2_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.278ns (28.312%)  route 0.705ns (71.688%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6446, routed)        0.705     1.938    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk_enable
    SLICE_X0Y32          LUT6 (Prop_lut6_I1_O)        0.045     1.983 r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/phase_0_i_1/O
                         net (fo=1, routed)           0.000     1.983    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/phase_0_i_1_n_0
    SLICE_X0Y32          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/phase_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.854    -0.739    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/clk
    SLICE_X0Y32          FDRE                                         r  design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/phase_0_reg/C
                         clock pessimism              0.000    -0.739    
                         clock uncertainty            1.107     0.368    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.092     0.460    design_1_i/sine_3ph_0/inst/u_sine_3ph_tc/phase_0_reg
  -------------------------------------------------------------------
                         required time                         -0.460    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  1.523    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_clk_out1_design_1_clk_wiz_15
  To Clock:  clk_out3_design_1_clk_wiz_15

Setup :          591  Failing Endpoints,  Worst Slack       -9.777ns,  Total Violation    -4517.545ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.603ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.777ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out3_design_1_clk_wiz_15 rise@12671.578ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@12671.575ns)
  Data Path Delay:        5.458ns  (logic 1.713ns (31.391%)  route 3.745ns (68.609%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 12670.241 - 12671.578 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 12671.575 - 12671.575 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.968ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                  12671.575 12671.575 r  
                         ideal clock network latency
                                                      0.000 12671.575    
                         input delay                  2.000 12673.575    
    M14                                               0.000 12673.575 r  en (IN)
                         net (fo=0)                   0.000 12673.575    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465 12675.041 r  en_IBUF_inst/O
                         net (fo=6446, routed)        1.143 12676.184    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk_enable
    SLICE_X1Y32          LUT2 (Prop_lut2_I1_O)        0.124 12676.308 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[11]_INST_0_i_1/O
                         net (fo=1475, routed)        1.225 12677.532    design_1_i/PFC3PH_0/inst/u_real2uint8/E[0]
    SLICE_X9Y27          LUT3 (Prop_lut3_I2_O)        0.124 12677.656 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vout[6]_INST_0/O
                         net (fo=2, routed)           1.378 12679.034    design_1_i/MCP_DRIVER_0/inst/v3_1[6]
    SLICE_X6Y27          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                  12671.578 12671.578 r  
    M9                                                0.000 12671.578 r  sys_clock (IN)
                         net (fo=0)                   0.000 12671.578    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 12672.973 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 12674.135    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062 12667.072 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581 12668.653    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 12668.744 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         1.496 12670.240    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X6Y27          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[6]/C
                         clock pessimism              0.000 12670.240    
                         clock uncertainty           -0.968 12669.271    
    SLICE_X6Y27          FDRE (Setup_fdre_C_D)       -0.016 12669.256    design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[6]
  -------------------------------------------------------------------
                         required time                      12669.257    
                         arrival time                       -12679.034    
  -------------------------------------------------------------------
                         slack                                 -9.777    

Slack (VIOLATED) :        -9.755ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out3_design_1_clk_wiz_15 rise@12671.578ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@12671.575ns)
  Data Path Delay:        5.416ns  (logic 1.713ns (31.638%)  route 3.702ns (68.362%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 12670.244 - 12671.578 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 12671.575 - 12671.575 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.968ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                  12671.575 12671.575 r  
                         ideal clock network latency
                                                      0.000 12671.575    
                         input delay                  2.000 12673.575    
    M14                                               0.000 12673.575 r  en (IN)
                         net (fo=0)                   0.000 12673.575    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465 12675.041 r  en_IBUF_inst/O
                         net (fo=6446, routed)        1.143 12676.184    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk_enable
    SLICE_X1Y32          LUT2 (Prop_lut2_I1_O)        0.124 12676.308 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[11]_INST_0_i_1/O
                         net (fo=1475, routed)        1.651 12677.958    design_1_i/PFC3PH_0/inst/u_real2uint8/E[0]
    SLICE_X6Y30          LUT3 (Prop_lut3_I2_O)        0.124 12678.082 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ia[0]_INST_0/O
                         net (fo=4, routed)           0.909 12678.991    design_1_i/MCP_DRIVER_0/inst/v2_2[0]
    SLICE_X4Y29          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                  12671.578 12671.578 r  
    M9                                                0.000 12671.578 r  sys_clock (IN)
                         net (fo=0)                   0.000 12671.578    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 12672.973 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 12674.135    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062 12667.072 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581 12668.653    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 12668.744 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         1.499 12670.243    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X4Y29          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[0]/C
                         clock pessimism              0.000 12670.243    
                         clock uncertainty           -0.968 12669.274    
    SLICE_X4Y29          FDRE (Setup_fdre_C_D)       -0.040 12669.234    design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[0]
  -------------------------------------------------------------------
                         required time                      12669.235    
                         arrival time                       -12678.991    
  -------------------------------------------------------------------
                         slack                                 -9.755    

Slack (VIOLATED) :        -9.727ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out3_design_1_clk_wiz_15 rise@12671.578ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@12671.575ns)
  Data Path Delay:        5.345ns  (logic 1.713ns (32.059%)  route 3.631ns (67.941%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 12670.174 - 12671.578 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 12671.575 - 12671.575 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.968ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                  12671.575 12671.575 r  
                         ideal clock network latency
                                                      0.000 12671.575    
                         input delay                  2.000 12673.575    
    M14                                               0.000 12673.575 r  en (IN)
                         net (fo=0)                   0.000 12673.575    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465 12675.041 r  en_IBUF_inst/O
                         net (fo=6446, routed)        1.143 12676.184    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk_enable
    SLICE_X1Y32          LUT2 (Prop_lut2_I1_O)        0.124 12676.308 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[11]_INST_0_i_1/O
                         net (fo=1475, routed)        1.794 12678.102    design_1_i/PFC3PH_0/inst/u_real2uint8/E[0]
    SLICE_X11Y25         LUT3 (Prop_lut3_I2_O)        0.124 12678.226 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ia[2]_INST_0/O
                         net (fo=4, routed)           0.694 12678.920    design_1_i/MCP_DRIVER_0/inst/v2_2[2]
    SLICE_X10Y27         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                  12671.578 12671.578 r  
    M9                                                0.000 12671.578 r  sys_clock (IN)
                         net (fo=0)                   0.000 12671.578    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 12672.973 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 12674.135    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062 12667.072 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581 12668.653    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 12668.744 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         1.429 12670.174    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X10Y27         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[2]/C
                         clock pessimism              0.000 12670.174    
                         clock uncertainty           -0.968 12669.205    
    SLICE_X10Y27         FDRE (Setup_fdre_C_D)       -0.013 12669.192    design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[2]
  -------------------------------------------------------------------
                         required time                      12669.193    
                         arrival time                       -12678.919    
  -------------------------------------------------------------------
                         slack                                 -9.727    

Slack (VIOLATED) :        -9.585ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out3_design_1_clk_wiz_15 rise@12671.578ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@12671.575ns)
  Data Path Delay:        5.240ns  (logic 1.713ns (32.700%)  route 3.526ns (67.300%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 12670.245 - 12671.578 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 12671.575 - 12671.575 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.968ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                  12671.575 12671.575 r  
                         ideal clock network latency
                                                      0.000 12671.575    
                         input delay                  2.000 12673.575    
    M14                                               0.000 12673.575 r  en (IN)
                         net (fo=0)                   0.000 12673.575    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465 12675.041 r  en_IBUF_inst/O
                         net (fo=6446, routed)        1.143 12676.184    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk_enable
    SLICE_X1Y32          LUT2 (Prop_lut2_I1_O)        0.124 12676.308 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[11]_INST_0_i_1/O
                         net (fo=1475, routed)        1.421 12677.729    design_1_i/PFC3PH_0/inst/u_real2uint8/E[0]
    SLICE_X7Y31          LUT3 (Prop_lut3_I2_O)        0.124 12677.853 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vout[4]_INST_0/O
                         net (fo=2, routed)           0.963 12678.815    design_1_i/MCP_DRIVER_0/inst/v3_1[4]
    SLICE_X4Y31          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                  12671.578 12671.578 r  
    M9                                                0.000 12671.578 r  sys_clock (IN)
                         net (fo=0)                   0.000 12671.578    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 12672.973 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 12674.135    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062 12667.072 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581 12668.653    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 12668.744 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         1.500 12670.244    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X4Y31          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[4]/C
                         clock pessimism              0.000 12670.244    
                         clock uncertainty           -0.968 12669.275    
    SLICE_X4Y31          FDRE (Setup_fdre_C_D)       -0.047 12669.229    design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[4]
  -------------------------------------------------------------------
                         required time                      12669.229    
                         arrival time                       -12678.814    
  -------------------------------------------------------------------
                         slack                                 -9.585    

Slack (VIOLATED) :        -9.582ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay13_out1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out3_design_1_clk_wiz_15 rise@12671.578ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@12671.575ns)
  Data Path Delay:        5.241ns  (logic 1.713ns (32.692%)  route 3.528ns (67.308%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 12670.245 - 12671.578 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 12671.575 - 12671.575 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.968ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                  12671.575 12671.575 r  
                         ideal clock network latency
                                                      0.000 12671.575    
                         input delay                  2.000 12673.575    
    M14                                               0.000 12673.575 r  en (IN)
                         net (fo=0)                   0.000 12673.575    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465 12675.041 r  en_IBUF_inst/O
                         net (fo=6446, routed)        1.143 12676.184    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk_enable
    SLICE_X1Y32          LUT2 (Prop_lut2_I1_O)        0.124 12676.308 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[11]_INST_0_i_1/O
                         net (fo=1475, routed)        1.421 12677.729    design_1_i/PFC3PH_0/inst/u_real2uint8/E[0]
    SLICE_X9Y18          LUT3 (Prop_lut3_I2_O)        0.124 12677.853 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ib[11]_INST_0/O
                         net (fo=9, routed)           0.964 12678.816    design_1_i/MCP_DRIVER_0/inst/v4_1[11]
    SLICE_X4Y18          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay13_out1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                  12671.578 12671.578 r  
    M9                                                0.000 12671.578 r  sys_clock (IN)
                         net (fo=0)                   0.000 12671.578    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 12672.973 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 12674.135    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062 12667.072 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581 12668.653    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 12668.744 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         1.500 12670.244    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X4Y18          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay13_out1_reg[11]/C
                         clock pessimism              0.000 12670.244    
                         clock uncertainty           -0.968 12669.275    
    SLICE_X4Y18          FDRE (Setup_fdre_C_D)       -0.043 12669.232    design_1_i/MCP_DRIVER_0/inst/Delay13_out1_reg[11]
  -------------------------------------------------------------------
                         required time                      12669.234    
                         arrival time                       -12678.816    
  -------------------------------------------------------------------
                         slack                                 -9.582    

Slack (VIOLATED) :        -9.476ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out3_design_1_clk_wiz_15 rise@12671.578ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@12671.575ns)
  Data Path Delay:        5.064ns  (logic 1.713ns (33.833%)  route 3.351ns (66.167%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 12670.179 - 12671.578 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 12671.575 - 12671.575 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.968ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                  12671.575 12671.575 r  
                         ideal clock network latency
                                                      0.000 12671.575    
                         input delay                  2.000 12673.575    
    M14                                               0.000 12673.575 r  en (IN)
                         net (fo=0)                   0.000 12673.575    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465 12675.041 r  en_IBUF_inst/O
                         net (fo=6446, routed)        1.143 12676.184    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk_enable
    SLICE_X1Y32          LUT2 (Prop_lut2_I1_O)        0.124 12676.308 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[11]_INST_0_i_1/O
                         net (fo=1475, routed)        0.990 12677.298    design_1_i/PFC3PH_0/inst/u_real2uint8/E[0]
    SLICE_X9Y31          LUT3 (Prop_lut3_I2_O)        0.124 12677.422 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vout[1]_INST_0/O
                         net (fo=2, routed)           1.218 12678.640    design_1_i/MCP_DRIVER_0/inst/v3_1[1]
    SLICE_X9Y32          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                  12671.578 12671.578 r  
    M9                                                0.000 12671.578 r  sys_clock (IN)
                         net (fo=0)                   0.000 12671.578    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 12672.973 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 12674.135    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062 12667.072 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581 12668.653    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 12668.744 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         1.434 12670.179    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X9Y32          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[1]/C
                         clock pessimism              0.000 12670.179    
                         clock uncertainty           -0.968 12669.210    
    SLICE_X9Y32          FDRE (Setup_fdre_C_D)       -0.047 12669.163    design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[1]
  -------------------------------------------------------------------
                         required time                      12669.164    
                         arrival time                       -12678.639    
  -------------------------------------------------------------------
                         slack                                 -9.476    

Slack (VIOLATED) :        -9.421ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay14_out1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out3_design_1_clk_wiz_15 rise@12671.578ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@12671.575ns)
  Data Path Delay:        5.025ns  (logic 1.713ns (34.096%)  route 3.312ns (65.904%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 12670.177 - 12671.578 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 12671.575 - 12671.575 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.968ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                  12671.575 12671.575 r  
                         ideal clock network latency
                                                      0.000 12671.575    
                         input delay                  2.000 12673.575    
    M14                                               0.000 12673.575 r  en (IN)
                         net (fo=0)                   0.000 12673.575    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465 12675.041 r  en_IBUF_inst/O
                         net (fo=6446, routed)        1.143 12676.184    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk_enable
    SLICE_X1Y32          LUT2 (Prop_lut2_I1_O)        0.124 12676.308 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[11]_INST_0_i_1/O
                         net (fo=1475, routed)        1.156 12677.464    design_1_i/PFC3PH_0/inst/u_real2uint8/E[0]
    SLICE_X8Y30          LUT3 (Prop_lut3_I2_O)        0.124 12677.588 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ic[8]_INST_0/O
                         net (fo=6, routed)           1.013 12678.602    design_1_i/MCP_DRIVER_0/inst/v4_2[8]
    SLICE_X8Y31          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay14_out1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                  12671.578 12671.578 r  
    M9                                                0.000 12671.578 r  sys_clock (IN)
                         net (fo=0)                   0.000 12671.578    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 12672.973 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 12674.135    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062 12667.072 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581 12668.653    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 12668.744 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         1.432 12670.177    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X8Y31          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay14_out1_reg[8]/C
                         clock pessimism              0.000 12670.177    
                         clock uncertainty           -0.968 12669.208    
    SLICE_X8Y31          FDRE (Setup_fdre_C_D)       -0.030 12669.178    design_1_i/MCP_DRIVER_0/inst/Delay14_out1_reg[8]
  -------------------------------------------------------------------
                         required time                      12669.179    
                         arrival time                       -12678.600    
  -------------------------------------------------------------------
                         slack                                 -9.421    

Slack (VIOLATED) :        -9.398ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out3_design_1_clk_wiz_15 rise@12671.578ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@12671.575ns)
  Data Path Delay:        4.981ns  (logic 1.589ns (31.911%)  route 3.391ns (68.089%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 12670.173 - 12671.578 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 12671.575 - 12671.575 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.968ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                  12671.575 12671.575 r  
                         ideal clock network latency
                                                      0.000 12671.575    
                         input delay                  2.000 12673.575    
    M14                                               0.000 12673.575 r  en (IN)
                         net (fo=0)                   0.000 12673.575    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465 12675.041 r  en_IBUF_inst/O
                         net (fo=6446, routed)        2.179 12677.221    design_1_i/PFC3PH_0/inst/u_real2uint8/clk_enable
    SLICE_X13Y25         LUT4 (Prop_lut4_I3_O)        0.124 12677.345 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vout[10]_INST_0_comp/O
                         net (fo=2, routed)           1.212 12678.557    design_1_i/MCP_DRIVER_0/inst/v3_1[10]
    SLICE_X11Y26         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                  12671.578 12671.578 r  
    M9                                                0.000 12671.578 r  sys_clock (IN)
                         net (fo=0)                   0.000 12671.578    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 12672.973 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 12674.135    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062 12667.072 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581 12668.653    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 12668.744 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         1.428 12670.173    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X11Y26         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[10]/C
                         clock pessimism              0.000 12670.173    
                         clock uncertainty           -0.968 12669.204    
    SLICE_X11Y26         FDRE (Setup_fdre_C_D)       -0.047 12669.157    design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[10]
  -------------------------------------------------------------------
                         required time                      12669.157    
                         arrival time                       -12678.556    
  -------------------------------------------------------------------
                         slack                                 -9.398    

Slack (VIOLATED) :        -9.359ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out3_design_1_clk_wiz_15 rise@12671.578ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@12671.575ns)
  Data Path Delay:        4.955ns  (logic 1.713ns (34.579%)  route 3.242ns (65.421%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 12670.179 - 12671.578 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 12671.575 - 12671.575 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.968ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                  12671.575 12671.575 r  
                         ideal clock network latency
                                                      0.000 12671.575    
                         input delay                  2.000 12673.575    
    M14                                               0.000 12673.575 r  en (IN)
                         net (fo=0)                   0.000 12673.575    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465 12675.041 r  en_IBUF_inst/O
                         net (fo=6446, routed)        1.143 12676.184    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk_enable
    SLICE_X1Y32          LUT2 (Prop_lut2_I1_O)        0.124 12676.308 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[11]_INST_0_i_1/O
                         net (fo=1475, routed)        1.033 12677.340    design_1_i/PFC3PH_0/inst/u_real2uint8/E[0]
    SLICE_X10Y32         LUT3 (Prop_lut3_I2_O)        0.124 12677.464 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ia[5]_INST_0/O
                         net (fo=4, routed)           1.066 12678.530    design_1_i/MCP_DRIVER_0/inst/v2_2[5]
    SLICE_X9Y32          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                  12671.578 12671.578 r  
    M9                                                0.000 12671.578 r  sys_clock (IN)
                         net (fo=0)                   0.000 12671.578    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 12672.973 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 12674.135    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062 12667.072 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581 12668.653    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 12668.744 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         1.434 12670.179    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X9Y32          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[5]/C
                         clock pessimism              0.000 12670.179    
                         clock uncertainty           -0.968 12669.210    
    SLICE_X9Y32          FDRE (Setup_fdre_C_D)       -0.040 12669.170    design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[5]
  -------------------------------------------------------------------
                         required time                      12669.171    
                         arrival time                       -12678.530    
  -------------------------------------------------------------------
                         slack                                 -9.359    

Slack (VIOLATED) :        -9.349ns  (required time - arrival time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay13_out1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out3_design_1_clk_wiz_15 rise@12671.578ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@12671.575ns)
  Data Path Delay:        4.969ns  (logic 1.713ns (34.479%)  route 3.256ns (65.521%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 12670.177 - 12671.578 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 12671.575 - 12671.575 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.968ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                  12671.575 12671.575 r  
                         ideal clock network latency
                                                      0.000 12671.575    
                         input delay                  2.000 12673.575    
    M14                                               0.000 12673.575 r  en (IN)
                         net (fo=0)                   0.000 12673.575    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465 12675.041 r  en_IBUF_inst/O
                         net (fo=6446, routed)        1.143 12676.184    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk_enable
    SLICE_X1Y32          LUT2 (Prop_lut2_I1_O)        0.124 12676.308 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[11]_INST_0_i_1/O
                         net (fo=1475, routed)        1.110 12677.418    design_1_i/PFC3PH_0/inst/u_real2uint8/E[0]
    SLICE_X11Y30         LUT3 (Prop_lut3_I2_O)        0.124 12677.542 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ib[2]_INST_0/O
                         net (fo=9, routed)           1.003 12678.545    design_1_i/MCP_DRIVER_0/inst/v4_1[2]
    SLICE_X8Y31          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay13_out1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                  12671.578 12671.578 r  
    M9                                                0.000 12671.578 r  sys_clock (IN)
                         net (fo=0)                   0.000 12671.578    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 12672.973 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 12674.135    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062 12667.072 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581 12668.653    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 12668.744 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         1.432 12670.177    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X8Y31          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay13_out1_reg[2]/C
                         clock pessimism              0.000 12670.177    
                         clock uncertainty           -0.968 12669.208    
    SLICE_X8Y31          FDRE (Setup_fdre_C_D)       -0.013 12669.195    design_1_i/MCP_DRIVER_0/inst/Delay13_out1_reg[2]
  -------------------------------------------------------------------
                         required time                      12669.195    
                         arrival time                       -12678.544    
  -------------------------------------------------------------------
                         slack                                 -9.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.603ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay4_out1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.233ns (28.595%)  route 0.583ns (71.405%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.968ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6446, routed)        0.583     1.816    design_1_i/MCP_DRIVER_0/inst/clk_enable
    SLICE_X2Y32          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay4_out1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         0.854    -0.739    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X2Y32          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay4_out1_reg[7]/C
                         clock pessimism              0.000    -0.739    
                         clock uncertainty            0.968     0.229    
    SLICE_X2Y32          FDRE (Hold_fdre_C_CE)       -0.016     0.213    design_1_i/MCP_DRIVER_0/inst/Delay4_out1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.213    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  1.603    

Slack (MET) :             1.603ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay4_out1_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.233ns (28.595%)  route 0.583ns (71.405%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.968ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6446, routed)        0.583     1.816    design_1_i/MCP_DRIVER_0/inst/clk_enable
    SLICE_X2Y32          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay4_out1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         0.854    -0.739    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X2Y32          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay4_out1_reg[8]/C
                         clock pessimism              0.000    -0.739    
                         clock uncertainty            0.968     0.229    
    SLICE_X2Y32          FDRE (Hold_fdre_C_CE)       -0.016     0.213    design_1_i/MCP_DRIVER_0/inst/Delay4_out1_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.213    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  1.603    

Slack (MET) :             1.603ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_221_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.233ns (28.595%)  route 0.583ns (71.405%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.968ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6446, routed)        0.583     1.816    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk_enable
    SLICE_X2Y32          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_221_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         0.854    -0.739    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X2Y32          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_221_reg[6]/C
                         clock pessimism              0.000    -0.739    
                         clock uncertainty            0.968     0.229    
    SLICE_X2Y32          FDRE (Hold_fdre_C_CE)       -0.016     0.213    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_221_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.213    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  1.603    

Slack (MET) :             1.603ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_221_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.233ns (28.595%)  route 0.583ns (71.405%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.968ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6446, routed)        0.583     1.816    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk_enable
    SLICE_X2Y32          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_221_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         0.854    -0.739    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X2Y32          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_221_reg[7]/C
                         clock pessimism              0.000    -0.739    
                         clock uncertainty            0.968     0.229    
    SLICE_X2Y32          FDRE (Hold_fdre_C_CE)       -0.016     0.213    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_221_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.213    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  1.603    

Slack (MET) :             1.603ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_239_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.233ns (28.595%)  route 0.583ns (71.405%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.968ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6446, routed)        0.583     1.816    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk_enable
    SLICE_X2Y32          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_239_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         0.854    -0.739    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X2Y32          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_239_reg/C
                         clock pessimism              0.000    -0.739    
                         clock uncertainty            0.968     0.229    
    SLICE_X2Y32          FDRE (Hold_fdre_C_CE)       -0.016     0.213    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_239_reg
  -------------------------------------------------------------------
                         required time                         -0.213    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  1.603    

Slack (MET) :             1.603ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_242_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.233ns (28.595%)  route 0.583ns (71.405%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.968ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6446, routed)        0.583     1.816    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk_enable
    SLICE_X2Y32          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_242_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         0.854    -0.739    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X2Y32          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_242_reg/C
                         clock pessimism              0.000    -0.739    
                         clock uncertainty            0.968     0.229    
    SLICE_X2Y32          FDRE (Hold_fdre_C_CE)       -0.016     0.213    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_242_reg
  -------------------------------------------------------------------
                         required time                         -0.213    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  1.603    

Slack (MET) :             1.603ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_373_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.233ns (28.595%)  route 0.583ns (71.405%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.968ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6446, routed)        0.583     1.816    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk_enable
    SLICE_X2Y32          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_373_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         0.854    -0.739    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X2Y32          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_373_reg[0]/C
                         clock pessimism              0.000    -0.739    
                         clock uncertainty            0.968     0.229    
    SLICE_X2Y32          FDRE (Hold_fdre_C_CE)       -0.016     0.213    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_373_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.213    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  1.603    

Slack (MET) :             1.603ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_831_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.233ns (28.595%)  route 0.583ns (71.405%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.968ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6446, routed)        0.583     1.816    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk_enable
    SLICE_X2Y32          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_831_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         0.854    -0.739    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X2Y32          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_831_reg[13]/C
                         clock pessimism              0.000    -0.739    
                         clock uncertainty            0.968     0.229    
    SLICE_X2Y32          FDRE (Hold_fdre_C_CE)       -0.016     0.213    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_831_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.213    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  1.603    

Slack (MET) :             1.609ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_161_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.233ns (29.185%)  route 0.566ns (70.815%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.968ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6446, routed)        0.566     1.800    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk_enable
    SLICE_X1Y33          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_161_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         0.855    -0.738    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X1Y33          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_161_reg[10]/C
                         clock pessimism              0.000    -0.738    
                         clock uncertainty            0.968     0.230    
    SLICE_X1Y33          FDRE (Hold_fdre_C_CE)       -0.039     0.191    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_161_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             1.609ns  (arrival time - required time)
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_181_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - VIRTUAL_clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.233ns (29.185%)  route 0.566ns (70.815%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.968ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.607ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6446, routed)        0.566     1.800    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk_enable
    SLICE_X1Y33          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_181_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         0.855    -0.738    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/clk
    SLICE_X1Y33          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_181_reg[1]/C
                         clock pessimism              0.000    -0.738    
                         clock uncertainty            0.968     0.230    
    SLICE_X1Y33          FDRE (Hold_fdre_C_CE)       -0.039     0.191    design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_181_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  1.609    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_15
  To Clock:  clk_out3_design_1_clk_wiz_15

Setup :           96  Failing Endpoints,  Worst Slack       -4.867ns,  Total Violation     -367.388ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.867ns  (required time - arrival time)
  Source:                 design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.207ns  (clk_out3_design_1_clk_wiz_15 rise@1621.168ns - clk_out1_design_1_clk_wiz_15 rise@1620.961ns)
  Data Path Delay:        4.371ns  (logic 0.704ns (16.107%)  route 3.667ns (83.893%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 1619.831 - 1621.168 ) 
    Source Clock Delay      (SCD):    -0.725ns = ( 1620.236 - 1620.961 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                   1620.961  1620.961 r  
    M9                                                0.000  1620.961 r  sys_clock (IN)
                         net (fo=0)                   0.000  1620.961    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  1622.426 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1623.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796  1616.864 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  1618.524    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1618.620 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.616  1620.236    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk
    SLICE_X7Y29          FDSE                                         r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDSE (Prop_fdse_C_Q)         0.456  1620.693 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/Q
                         net (fo=3, routed)           1.065  1621.757    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1
    SLICE_X1Y32          LUT2 (Prop_lut2_I0_O)        0.124  1621.881 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[11]_INST_0_i_1/O
                         net (fo=1475, routed)        1.225  1623.106    design_1_i/PFC3PH_0/inst/u_real2uint8/E[0]
    SLICE_X9Y27          LUT3 (Prop_lut3_I2_O)        0.124  1623.230 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vout[6]_INST_0/O
                         net (fo=2, routed)           1.378  1624.607    design_1_i/MCP_DRIVER_0/inst/v3_1[6]
    SLICE_X6Y27          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                   1621.168  1621.168 r  
    M9                                                0.000  1621.168 r  sys_clock (IN)
                         net (fo=0)                   0.000  1621.168    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  1622.563 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1623.725    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062  1616.662 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581  1618.243    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1618.334 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         1.496  1619.831    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X6Y27          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[6]/C
                         clock pessimism              0.408  1620.239    
                         clock uncertainty           -0.483  1619.756    
    SLICE_X6Y27          FDRE (Setup_fdre_C_D)       -0.016  1619.740    design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[6]
  -------------------------------------------------------------------
                         required time                       1619.740    
                         arrival time                       -1624.607    
  -------------------------------------------------------------------
                         slack                                 -4.867    

Slack (VIOLATED) :        -4.845ns  (required time - arrival time)
  Source:                 design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.207ns  (clk_out3_design_1_clk_wiz_15 rise@1621.168ns - clk_out1_design_1_clk_wiz_15 rise@1620.961ns)
  Data Path Delay:        4.328ns  (logic 0.704ns (16.266%)  route 3.624ns (83.734%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 1619.834 - 1621.168 ) 
    Source Clock Delay      (SCD):    -0.725ns = ( 1620.236 - 1620.961 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                   1620.961  1620.961 r  
    M9                                                0.000  1620.961 r  sys_clock (IN)
                         net (fo=0)                   0.000  1620.961    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  1622.426 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1623.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796  1616.864 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  1618.524    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1618.620 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.616  1620.236    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk
    SLICE_X7Y29          FDSE                                         r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDSE (Prop_fdse_C_Q)         0.456  1620.693 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/Q
                         net (fo=3, routed)           1.065  1621.757    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1
    SLICE_X1Y32          LUT2 (Prop_lut2_I0_O)        0.124  1621.881 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[11]_INST_0_i_1/O
                         net (fo=1475, routed)        1.651  1623.532    design_1_i/PFC3PH_0/inst/u_real2uint8/E[0]
    SLICE_X6Y30          LUT3 (Prop_lut3_I2_O)        0.124  1623.656 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ia[0]_INST_0/O
                         net (fo=4, routed)           0.909  1624.565    design_1_i/MCP_DRIVER_0/inst/v2_2[0]
    SLICE_X4Y29          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                   1621.168  1621.168 r  
    M9                                                0.000  1621.168 r  sys_clock (IN)
                         net (fo=0)                   0.000  1621.168    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  1622.563 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1623.725    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062  1616.662 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581  1618.243    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1618.334 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         1.499  1619.833    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X4Y29          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[0]/C
                         clock pessimism              0.408  1620.242    
                         clock uncertainty           -0.483  1619.759    
    SLICE_X4Y29          FDRE (Setup_fdre_C_D)       -0.040  1619.719    design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[0]
  -------------------------------------------------------------------
                         required time                       1619.719    
                         arrival time                       -1624.564    
  -------------------------------------------------------------------
                         slack                                 -4.845    

Slack (VIOLATED) :        -4.817ns  (required time - arrival time)
  Source:                 design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.207ns  (clk_out3_design_1_clk_wiz_15 rise@1621.168ns - clk_out1_design_1_clk_wiz_15 rise@1620.961ns)
  Data Path Delay:        4.257ns  (logic 0.704ns (16.538%)  route 3.553ns (83.462%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 1619.764 - 1621.168 ) 
    Source Clock Delay      (SCD):    -0.725ns = ( 1620.236 - 1620.961 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                   1620.961  1620.961 r  
    M9                                                0.000  1620.961 r  sys_clock (IN)
                         net (fo=0)                   0.000  1620.961    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  1622.426 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1623.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796  1616.864 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  1618.524    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1618.620 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.616  1620.236    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk
    SLICE_X7Y29          FDSE                                         r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDSE (Prop_fdse_C_Q)         0.456  1620.693 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/Q
                         net (fo=3, routed)           1.065  1621.757    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1
    SLICE_X1Y32          LUT2 (Prop_lut2_I0_O)        0.124  1621.881 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[11]_INST_0_i_1/O
                         net (fo=1475, routed)        1.794  1623.675    design_1_i/PFC3PH_0/inst/u_real2uint8/E[0]
    SLICE_X11Y25         LUT3 (Prop_lut3_I2_O)        0.124  1623.799 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ia[2]_INST_0/O
                         net (fo=4, routed)           0.694  1624.494    design_1_i/MCP_DRIVER_0/inst/v2_2[2]
    SLICE_X10Y27         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                   1621.168  1621.168 r  
    M9                                                0.000  1621.168 r  sys_clock (IN)
                         net (fo=0)                   0.000  1621.168    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  1622.563 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1623.725    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062  1616.662 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581  1618.243    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1618.334 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         1.429  1619.764    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X10Y27         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[2]/C
                         clock pessimism              0.408  1620.172    
                         clock uncertainty           -0.483  1619.689    
    SLICE_X10Y27         FDRE (Setup_fdre_C_D)       -0.013  1619.676    design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[2]
  -------------------------------------------------------------------
                         required time                       1619.676    
                         arrival time                       -1624.493    
  -------------------------------------------------------------------
                         slack                                 -4.817    

Slack (VIOLATED) :        -4.675ns  (required time - arrival time)
  Source:                 design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.207ns  (clk_out3_design_1_clk_wiz_15 rise@1621.168ns - clk_out1_design_1_clk_wiz_15 rise@1620.961ns)
  Data Path Delay:        4.152ns  (logic 0.704ns (16.955%)  route 3.448ns (83.045%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 1619.835 - 1621.168 ) 
    Source Clock Delay      (SCD):    -0.725ns = ( 1620.236 - 1620.961 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                   1620.961  1620.961 r  
    M9                                                0.000  1620.961 r  sys_clock (IN)
                         net (fo=0)                   0.000  1620.961    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  1622.426 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1623.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796  1616.864 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  1618.524    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1618.620 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.616  1620.236    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk
    SLICE_X7Y29          FDSE                                         r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDSE (Prop_fdse_C_Q)         0.456  1620.693 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/Q
                         net (fo=3, routed)           1.065  1621.757    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1
    SLICE_X1Y32          LUT2 (Prop_lut2_I0_O)        0.124  1621.881 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[11]_INST_0_i_1/O
                         net (fo=1475, routed)        1.421  1623.302    design_1_i/PFC3PH_0/inst/u_real2uint8/E[0]
    SLICE_X7Y31          LUT3 (Prop_lut3_I2_O)        0.124  1623.426 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vout[4]_INST_0/O
                         net (fo=2, routed)           0.963  1624.389    design_1_i/MCP_DRIVER_0/inst/v3_1[4]
    SLICE_X4Y31          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                   1621.168  1621.168 r  
    M9                                                0.000  1621.168 r  sys_clock (IN)
                         net (fo=0)                   0.000  1621.168    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  1622.563 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1623.725    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062  1616.662 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581  1618.243    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1618.334 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         1.500  1619.834    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X4Y31          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[4]/C
                         clock pessimism              0.408  1620.243    
                         clock uncertainty           -0.483  1619.760    
    SLICE_X4Y31          FDRE (Setup_fdre_C_D)       -0.047  1619.713    design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[4]
  -------------------------------------------------------------------
                         required time                       1619.713    
                         arrival time                       -1624.389    
  -------------------------------------------------------------------
                         slack                                 -4.675    

Slack (VIOLATED) :        -4.673ns  (required time - arrival time)
  Source:                 design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay13_out1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.207ns  (clk_out3_design_1_clk_wiz_15 rise@1621.168ns - clk_out1_design_1_clk_wiz_15 rise@1620.961ns)
  Data Path Delay:        4.154ns  (logic 0.704ns (16.949%)  route 3.450ns (83.051%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 1619.835 - 1621.168 ) 
    Source Clock Delay      (SCD):    -0.725ns = ( 1620.236 - 1620.961 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                   1620.961  1620.961 r  
    M9                                                0.000  1620.961 r  sys_clock (IN)
                         net (fo=0)                   0.000  1620.961    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  1622.426 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1623.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796  1616.864 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  1618.524    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1618.620 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.616  1620.236    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk
    SLICE_X7Y29          FDSE                                         r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDSE (Prop_fdse_C_Q)         0.456  1620.693 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/Q
                         net (fo=3, routed)           1.065  1621.757    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1
    SLICE_X1Y32          LUT2 (Prop_lut2_I0_O)        0.124  1621.881 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[11]_INST_0_i_1/O
                         net (fo=1475, routed)        1.421  1623.302    design_1_i/PFC3PH_0/inst/u_real2uint8/E[0]
    SLICE_X9Y18          LUT3 (Prop_lut3_I2_O)        0.124  1623.426 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ib[11]_INST_0/O
                         net (fo=9, routed)           0.964  1624.390    design_1_i/MCP_DRIVER_0/inst/v4_1[11]
    SLICE_X4Y18          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay13_out1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                   1621.168  1621.168 r  
    M9                                                0.000  1621.168 r  sys_clock (IN)
                         net (fo=0)                   0.000  1621.168    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  1622.563 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1623.725    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062  1616.662 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581  1618.243    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1618.334 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         1.500  1619.834    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X4Y18          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay13_out1_reg[11]/C
                         clock pessimism              0.408  1620.243    
                         clock uncertainty           -0.483  1619.760    
    SLICE_X4Y18          FDRE (Setup_fdre_C_D)       -0.043  1619.717    design_1_i/MCP_DRIVER_0/inst/Delay13_out1_reg[11]
  -------------------------------------------------------------------
                         required time                       1619.717    
                         arrival time                       -1624.390    
  -------------------------------------------------------------------
                         slack                                 -4.673    

Slack (VIOLATED) :        -4.603ns  (required time - arrival time)
  Source:                 design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion5_out1_1_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay13_out1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.207ns  (clk_out3_design_1_clk_wiz_15 rise@1621.168ns - clk_out1_design_1_clk_wiz_15 rise@1620.961ns)
  Data Path Delay:        4.140ns  (logic 0.580ns (14.010%)  route 3.560ns (85.990%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 1619.835 - 1621.168 ) 
    Source Clock Delay      (SCD):    -0.781ns = ( 1620.180 - 1620.961 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                   1620.961  1620.961 r  
    M9                                                0.000  1620.961 r  sys_clock (IN)
                         net (fo=0)                   0.000  1620.961    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  1622.426 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1623.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796  1616.864 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  1618.524    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1618.620 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.560  1620.180    design_1_i/PFC3PH_0/inst/u_real2uint8/clk
    SLICE_X16Y40         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion5_out1_1_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.456  1620.636 r  design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion5_out1_1_reg[0][6]/Q
                         net (fo=2, routed)           2.736  1623.372    design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion5_out1_1_reg[0]_188[6]
    SLICE_X7Y31          LUT3 (Prop_lut3_I0_O)        0.124  1623.496 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ib[6]_INST_0/O
                         net (fo=9, routed)           0.824  1624.320    design_1_i/MCP_DRIVER_0/inst/v4_1[6]
    SLICE_X4Y31          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay13_out1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                   1621.168  1621.168 r  
    M9                                                0.000  1621.168 r  sys_clock (IN)
                         net (fo=0)                   0.000  1621.168    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  1622.563 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1623.725    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062  1616.662 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581  1618.243    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1618.334 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         1.500  1619.834    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X4Y31          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay13_out1_reg[6]/C
                         clock pessimism              0.408  1620.243    
                         clock uncertainty           -0.483  1619.760    
    SLICE_X4Y31          FDRE (Setup_fdre_C_D)       -0.043  1619.717    design_1_i/MCP_DRIVER_0/inst/Delay13_out1_reg[6]
  -------------------------------------------------------------------
                         required time                       1619.717    
                         arrival time                       -1624.320    
  -------------------------------------------------------------------
                         slack                                 -4.603    

Slack (VIOLATED) :        -4.582ns  (required time - arrival time)
  Source:                 design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.207ns  (clk_out3_design_1_clk_wiz_15 rise@1621.168ns - clk_out1_design_1_clk_wiz_15 rise@1620.961ns)
  Data Path Delay:        3.987ns  (logic 0.580ns (14.548%)  route 3.407ns (85.452%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 1619.763 - 1621.168 ) 
    Source Clock Delay      (SCD):    -0.725ns = ( 1620.236 - 1620.961 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                   1620.961  1620.961 r  
    M9                                                0.000  1620.961 r  sys_clock (IN)
                         net (fo=0)                   0.000  1620.961    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  1622.426 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1623.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796  1616.864 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  1618.524    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1618.620 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.616  1620.236    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk
    SLICE_X7Y29          FDSE                                         r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDSE (Prop_fdse_C_Q)         0.456  1620.693 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/Q
                         net (fo=3, routed)           2.195  1622.887    design_1_i/PFC3PH_0/inst/u_real2uint8/phase_1_alias
    SLICE_X13Y25         LUT4 (Prop_lut4_I2_O)        0.124  1623.011 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vout[10]_INST_0_comp/O
                         net (fo=2, routed)           1.212  1624.223    design_1_i/MCP_DRIVER_0/inst/v3_1[10]
    SLICE_X11Y26         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                   1621.168  1621.168 r  
    M9                                                0.000  1621.168 r  sys_clock (IN)
                         net (fo=0)                   0.000  1621.168    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  1622.563 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1623.725    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062  1616.662 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581  1618.243    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1618.334 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         1.428  1619.762    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X11Y26         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[10]/C
                         clock pessimism              0.408  1620.171    
                         clock uncertainty           -0.483  1619.688    
    SLICE_X11Y26         FDRE (Setup_fdre_C_D)       -0.047  1619.641    design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[10]
  -------------------------------------------------------------------
                         required time                       1619.641    
                         arrival time                       -1624.223    
  -------------------------------------------------------------------
                         slack                                 -4.582    

Slack (VIOLATED) :        -4.566ns  (required time - arrival time)
  Source:                 design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.207ns  (clk_out3_design_1_clk_wiz_15 rise@1621.168ns - clk_out1_design_1_clk_wiz_15 rise@1620.961ns)
  Data Path Delay:        3.977ns  (logic 0.704ns (17.703%)  route 3.273ns (82.297%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 1619.769 - 1621.168 ) 
    Source Clock Delay      (SCD):    -0.725ns = ( 1620.236 - 1620.961 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                   1620.961  1620.961 r  
    M9                                                0.000  1620.961 r  sys_clock (IN)
                         net (fo=0)                   0.000  1620.961    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  1622.426 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1623.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796  1616.864 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  1618.524    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1618.620 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.616  1620.236    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk
    SLICE_X7Y29          FDSE                                         r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDSE (Prop_fdse_C_Q)         0.456  1620.693 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/Q
                         net (fo=3, routed)           1.065  1621.757    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1
    SLICE_X1Y32          LUT2 (Prop_lut2_I0_O)        0.124  1621.881 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[11]_INST_0_i_1/O
                         net (fo=1475, routed)        0.990  1622.871    design_1_i/PFC3PH_0/inst/u_real2uint8/E[0]
    SLICE_X9Y31          LUT3 (Prop_lut3_I2_O)        0.124  1622.995 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vout[1]_INST_0/O
                         net (fo=2, routed)           1.218  1624.213    design_1_i/MCP_DRIVER_0/inst/v3_1[1]
    SLICE_X9Y32          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                   1621.168  1621.168 r  
    M9                                                0.000  1621.168 r  sys_clock (IN)
                         net (fo=0)                   0.000  1621.168    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  1622.563 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1623.725    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062  1616.662 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581  1618.243    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1618.334 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         1.434  1619.769    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X9Y32          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[1]/C
                         clock pessimism              0.408  1620.177    
                         clock uncertainty           -0.483  1619.694    
    SLICE_X9Y32          FDRE (Setup_fdre_C_D)       -0.047  1619.647    design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[1]
  -------------------------------------------------------------------
                         required time                       1619.647    
                         arrival time                       -1624.213    
  -------------------------------------------------------------------
                         slack                                 -4.566    

Slack (VIOLATED) :        -4.553ns  (required time - arrival time)
  Source:                 design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion5_out1_1_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay13_out1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.207ns  (clk_out3_design_1_clk_wiz_15 rise@1621.168ns - clk_out1_design_1_clk_wiz_15 rise@1620.961ns)
  Data Path Delay:        4.036ns  (logic 0.715ns (17.713%)  route 3.321ns (82.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 1619.763 - 1621.168 ) 
    Source Clock Delay      (SCD):    -0.796ns = ( 1620.165 - 1620.961 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                   1620.961  1620.961 r  
    M9                                                0.000  1620.961 r  sys_clock (IN)
                         net (fo=0)                   0.000  1620.961    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  1622.426 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1623.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796  1616.864 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  1618.524    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1618.620 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.545  1620.165    design_1_i/PFC3PH_0/inst/u_real2uint8/clk
    SLICE_X16Y27         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion5_out1_1_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.419  1620.584 r  design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion5_out1_1_reg[0][1]/Q
                         net (fo=2, routed)           2.774  1623.359    design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion5_out1_1_reg[0]_188[1]
    SLICE_X11Y27         LUT3 (Prop_lut3_I0_O)        0.296  1623.655 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ib[1]_INST_0/O
                         net (fo=9, routed)           0.547  1624.202    design_1_i/MCP_DRIVER_0/inst/v4_1[1]
    SLICE_X11Y26         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay13_out1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                   1621.168  1621.168 r  
    M9                                                0.000  1621.168 r  sys_clock (IN)
                         net (fo=0)                   0.000  1621.168    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  1622.563 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1623.725    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062  1616.662 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581  1618.243    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1618.334 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         1.428  1619.762    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X11Y26         FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay13_out1_reg[1]/C
                         clock pessimism              0.408  1620.171    
                         clock uncertainty           -0.483  1619.688    
    SLICE_X11Y26         FDRE (Setup_fdre_C_D)       -0.040  1619.648    design_1_i/MCP_DRIVER_0/inst/Delay13_out1_reg[1]
  -------------------------------------------------------------------
                         required time                       1619.648    
                         arrival time                       -1624.202    
  -------------------------------------------------------------------
                         slack                                 -4.553    

Slack (VIOLATED) :        -4.512ns  (required time - arrival time)
  Source:                 design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay14_out1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.207ns  (clk_out3_design_1_clk_wiz_15 rise@1621.168ns - clk_out1_design_1_clk_wiz_15 rise@1620.961ns)
  Data Path Delay:        3.938ns  (logic 0.704ns (17.878%)  route 3.234ns (82.122%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 1619.767 - 1621.168 ) 
    Source Clock Delay      (SCD):    -0.725ns = ( 1620.236 - 1620.961 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                   1620.961  1620.961 r  
    M9                                                0.000  1620.961 r  sys_clock (IN)
                         net (fo=0)                   0.000  1620.961    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465  1622.426 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1623.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796  1616.864 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  1618.524    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1618.620 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.616  1620.236    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk
    SLICE_X7Y29          FDSE                                         r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDSE (Prop_fdse_C_Q)         0.456  1620.693 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1_reg/Q
                         net (fo=3, routed)           1.065  1621.757    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/phase_1
    SLICE_X1Y32          LUT2 (Prop_lut2_I0_O)        0.124  1621.881 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[11]_INST_0_i_1/O
                         net (fo=1475, routed)        1.156  1623.037    design_1_i/PFC3PH_0/inst/u_real2uint8/E[0]
    SLICE_X8Y30          LUT3 (Prop_lut3_I2_O)        0.124  1623.161 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ic[8]_INST_0/O
                         net (fo=6, routed)           1.013  1624.174    design_1_i/MCP_DRIVER_0/inst/v4_2[8]
    SLICE_X8Y31          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay14_out1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                   1621.168  1621.168 r  
    M9                                                0.000  1621.168 r  sys_clock (IN)
                         net (fo=0)                   0.000  1621.168    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395  1622.563 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1623.725    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062  1616.662 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581  1618.243    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1618.334 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         1.432  1619.766    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X8Y31          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay14_out1_reg[8]/C
                         clock pessimism              0.408  1620.175    
                         clock uncertainty           -0.483  1619.692    
    SLICE_X8Y31          FDRE (Setup_fdre_C_D)       -0.030  1619.662    design_1_i/MCP_DRIVER_0/inst/Delay14_out1_reg[8]
  -------------------------------------------------------------------
                         required time                       1619.662    
                         arrival time                       -1624.174    
  -------------------------------------------------------------------
                         slack                                 -4.512    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/PFC3PH_0/inst/u_real2uint8/Delay1_bypass_reg_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay13_out1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.186ns (18.680%)  route 0.810ns (81.320%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.577    -0.513    design_1_i/PFC3PH_0/inst/u_real2uint8/clk
    SLICE_X4Y25          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Delay1_bypass_reg_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  design_1_i/PFC3PH_0/inst/u_real2uint8/Delay1_bypass_reg_reg[0][3]/Q
                         net (fo=1, routed)           0.810     0.438    design_1_i/PFC3PH_0/inst/u_real2uint8/Delay1_bypass_reg_reg[0]_189[3]
    SLICE_X4Y30          LUT3 (Prop_lut3_I1_O)        0.045     0.483 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ib[3]_INST_0/O
                         net (fo=11, routed)          0.000     0.483    design_1_i/MCP_DRIVER_0/inst/v4_1[3]
    SLICE_X4Y30          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay13_out1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         0.850    -0.743    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X4Y30          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay13_out1_reg[3]/C
                         clock pessimism              0.550    -0.193    
                         clock uncertainty            0.483     0.290    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.092     0.382    design_1_i/MCP_DRIVER_0/inst/Delay13_out1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.382    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion5_out1_1_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay14_out1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.246ns (23.227%)  route 0.813ns (76.773%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.557    -0.533    design_1_i/PFC3PH_0/inst/u_real2uint8/clk
    SLICE_X26Y31         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion5_out1_1_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y31         FDRE (Prop_fdre_C_Q)         0.148    -0.385 r  design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion5_out1_1_reg[2][6]/Q
                         net (fo=2, routed)           0.813     0.428    design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion5_out1_1_reg[2]_197[6]
    SLICE_X6Y27          LUT3 (Prop_lut3_I0_O)        0.098     0.526 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ic[6]_INST_0/O
                         net (fo=6, routed)           0.000     0.526    design_1_i/MCP_DRIVER_0/inst/v4_2[6]
    SLICE_X6Y27          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay14_out1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         0.847    -0.746    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X6Y27          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay14_out1_reg[6]/C
                         clock pessimism              0.550    -0.196    
                         clock uncertainty            0.483     0.287    
    SLICE_X6Y27          FDRE (Hold_fdre_C_D)         0.121     0.408    design_1_i/MCP_DRIVER_0/inst/Delay14_out1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.408    
                         arrival time                           0.526    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/PFC3PH_0/inst/u_real2uint8/Delay24_bypass_reg_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.186ns (18.382%)  route 0.826ns (81.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.578    -0.512    design_1_i/PFC3PH_0/inst/u_real2uint8/clk
    SLICE_X4Y23          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Delay24_bypass_reg_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  design_1_i/PFC3PH_0/inst/u_real2uint8/Delay24_bypass_reg_reg[2][4]/Q
                         net (fo=1, routed)           0.826     0.455    design_1_i/PFC3PH_0/inst/u_real2uint8/Delay24_bypass_reg_reg[2]_225[4]
    SLICE_X3Y26          LUT3 (Prop_lut3_I1_O)        0.045     0.500 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Va[4]_INST_0/O
                         net (fo=1, routed)           0.000     0.500    design_1_i/MCP_DRIVER_0/inst/v1_1[4]
    SLICE_X3Y26          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         0.847    -0.746    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X3Y26          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[4]/C
                         clock pessimism              0.550    -0.196    
                         clock uncertainty            0.483     0.287    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.092     0.379    design_1_i/MCP_DRIVER_0/inst/Delay12_out1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.379    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/PFC3PH_0/inst/u_real2uint8/Delay24_bypass_reg_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay3_out1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.183ns (17.760%)  route 0.847ns (82.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.587    -0.503    design_1_i/PFC3PH_0/inst/u_real2uint8/clk
    SLICE_X5Y37          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Delay24_bypass_reg_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  design_1_i/PFC3PH_0/inst/u_real2uint8/Delay24_bypass_reg_reg[1][5]/Q
                         net (fo=1, routed)           0.847     0.486    design_1_i/PFC3PH_0/inst/u_real2uint8/Delay24_bypass_reg_reg[1]_207[5]
    SLICE_X4Y33          LUT3 (Prop_lut3_I1_O)        0.042     0.528 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vc[5]_INST_0/O
                         net (fo=1, routed)           0.000     0.528    design_1_i/MCP_DRIVER_0/inst/v1_2[5]
    SLICE_X4Y33          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay3_out1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         0.853    -0.740    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X4Y33          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay3_out1_reg[5]/C
                         clock pessimism              0.550    -0.190    
                         clock uncertainty            0.483     0.293    
    SLICE_X4Y33          FDRE (Hold_fdre_C_D)         0.107     0.400    design_1_i/MCP_DRIVER_0/inst/Delay3_out1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.400    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/PFC3PH_0/inst/u_real2uint8/Delay29_bypass_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay1_out1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.186ns (17.960%)  route 0.850ns (82.040%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.588    -0.502    design_1_i/PFC3PH_0/inst/u_real2uint8/clk
    SLICE_X4Y38          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Delay29_bypass_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  design_1_i/PFC3PH_0/inst/u_real2uint8/Delay29_bypass_reg_reg[11]/Q
                         net (fo=1, routed)           0.850     0.489    design_1_i/PFC3PH_0/inst/u_real2uint8/Delay29_bypass_reg[11]
    SLICE_X3Y32          LUT3 (Prop_lut3_I1_O)        0.045     0.534 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_I_load[11]_INST_0/O
                         net (fo=1, routed)           0.000     0.534    design_1_i/MCP_DRIVER_0/inst/v3_2[11]
    SLICE_X3Y32          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay1_out1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         0.854    -0.739    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X3Y32          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay1_out1_reg[11]/C
                         clock pessimism              0.550    -0.189    
                         clock uncertainty            0.483     0.294    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.107     0.401    design_1_i/MCP_DRIVER_0/inst/Delay1_out1_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.401    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion1_out1_1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay1_out1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.186ns (17.665%)  route 0.867ns (82.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.555    -0.535    design_1_i/PFC3PH_0/inst/u_real2uint8/clk
    SLICE_X19Y33         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion1_out1_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion1_out1_1_reg[8]/Q
                         net (fo=2, routed)           0.867     0.473    design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion1_out1_1[8]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.045     0.518 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_I_load[8]_INST_0/O
                         net (fo=1, routed)           0.000     0.518    design_1_i/MCP_DRIVER_0/inst/v3_2[8]
    SLICE_X4Y33          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay1_out1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         0.853    -0.740    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X4Y33          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay1_out1_reg[8]/C
                         clock pessimism              0.550    -0.190    
                         clock uncertainty            0.483     0.293    
    SLICE_X4Y33          FDRE (Hold_fdre_C_D)         0.092     0.385    design_1_i/MCP_DRIVER_0/inst/Delay1_out1_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.518    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/PFC3PH_0/inst/u_real2uint8/Delay24_bypass_reg_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay4_out1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.184ns (17.608%)  route 0.861ns (82.392%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.586    -0.504    design_1_i/PFC3PH_0/inst/u_real2uint8/clk
    SLICE_X7Y34          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Delay24_bypass_reg_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  design_1_i/PFC3PH_0/inst/u_real2uint8/Delay24_bypass_reg_reg[0][9]/Q
                         net (fo=1, routed)           0.861     0.498    design_1_i/PFC3PH_0/inst/u_real2uint8/Delay24_bypass_reg_reg[0]_216[9]
    SLICE_X3Y33          LUT3 (Prop_lut3_I1_O)        0.043     0.541 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vb[9]_INST_0/O
                         net (fo=1, routed)           0.000     0.541    design_1_i/MCP_DRIVER_0/inst/v2_1[9]
    SLICE_X3Y33          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay4_out1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         0.855    -0.738    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X3Y33          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay4_out1_reg[9]/C
                         clock pessimism              0.550    -0.188    
                         clock uncertainty            0.483     0.295    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.107     0.402    design_1_i/MCP_DRIVER_0/inst/Delay4_out1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.402    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/PFC3PH_0/inst/u_real2uint8/Delay1_bypass_reg_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.186ns (18.103%)  route 0.841ns (81.897%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.587    -0.503    design_1_i/PFC3PH_0/inst/u_real2uint8/clk
    SLICE_X5Y37          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Delay1_bypass_reg_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  design_1_i/PFC3PH_0/inst/u_real2uint8/Delay1_bypass_reg_reg[1][1]/Q
                         net (fo=1, routed)           0.841     0.480    design_1_i/PFC3PH_0/inst/u_real2uint8/Delay1_bypass_reg_reg[1]_180[1]
    SLICE_X5Y32          LUT3 (Prop_lut3_I1_O)        0.045     0.525 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ia[1]_INST_0/O
                         net (fo=4, routed)           0.000     0.525    design_1_i/MCP_DRIVER_0/inst/v2_2[1]
    SLICE_X5Y32          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         0.852    -0.741    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X5Y32          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[1]/C
                         clock pessimism              0.550    -0.191    
                         clock uncertainty            0.483     0.292    
    SLICE_X5Y32          FDRE (Hold_fdre_C_D)         0.092     0.384    design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.384    
                         arrival time                           0.525    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion1_out1_1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay1_out1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.186ns (17.602%)  route 0.871ns (82.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.560    -0.530    design_1_i/PFC3PH_0/inst/u_real2uint8/clk
    SLICE_X24Y34         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion1_out1_1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion1_out1_1_reg[10]/Q
                         net (fo=2, routed)           0.871     0.482    design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion1_out1_1[10]
    SLICE_X3Y32          LUT3 (Prop_lut3_I0_O)        0.045     0.527 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_I_load[10]_INST_0/O
                         net (fo=1, routed)           0.000     0.527    design_1_i/MCP_DRIVER_0/inst/v3_2[10]
    SLICE_X3Y32          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay1_out1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         0.854    -0.739    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X3Y32          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay1_out1_reg[10]/C
                         clock pessimism              0.550    -0.189    
                         clock uncertainty            0.483     0.294    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.092     0.386    design_1_i/MCP_DRIVER_0/inst/Delay1_out1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.386    
                         arrival time                           0.527    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion3_out1_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             clk_out3_design_1_clk_wiz_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.056ns  (logic 0.186ns (17.610%)  route 0.870ns (82.390%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.561    -0.529    design_1_i/PFC3PH_0/inst/u_real2uint8/clk
    SLICE_X9Y38          FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion3_out1_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion3_out1_1_reg[0]/Q
                         net (fo=2, routed)           0.870     0.483    design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion3_out1_1[0]
    SLICE_X1Y31          LUT3 (Prop_lut3_I0_O)        0.045     0.528 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vout[0]_INST_0/O
                         net (fo=2, routed)           0.000     0.528    design_1_i/MCP_DRIVER_0/inst/v3_1[0]
    SLICE_X1Y31          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         0.853    -0.740    design_1_i/MCP_DRIVER_0/inst/clk
    SLICE_X1Y31          FDRE                                         r  design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[0]/C
                         clock pessimism              0.550    -0.190    
                         clock uncertainty            0.483     0.293    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.092     0.385    design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.143    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_15
  To Clock:  clk_out1_design_1_clk_wiz_15

Setup :            0  Failing Endpoints,  Worst Slack       10.888ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.352ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.888ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.854ns  (clk_out1_design_1_clk_wiz_15 rise@13.854ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.773ns (33.858%)  route 1.510ns (66.142%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 12.453 - 13.854 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.551    -0.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X28Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.478    -0.312 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X28Y91         LUT2 (Prop_lut2_I1_O)        0.295     0.836 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.657     1.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X28Y92         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     13.854    13.854 r  
    M9                                                0.000    13.854 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.854    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.249 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.411    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.348 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.930    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.433    12.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.586    13.039    
                         clock uncertainty           -0.297    12.742    
    SLICE_X28Y92         FDPE (Recov_fdpe_C_PRE)     -0.361    12.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.381    
                         arrival time                          -1.493    
  -------------------------------------------------------------------
                         slack                                 10.888    

Slack (MET) :             10.888ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.854ns  (clk_out1_design_1_clk_wiz_15 rise@13.854ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.773ns (33.858%)  route 1.510ns (66.142%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 12.453 - 13.854 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.551    -0.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X28Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.478    -0.312 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X28Y91         LUT2 (Prop_lut2_I1_O)        0.295     0.836 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.657     1.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X28Y92         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     13.854    13.854 r  
    M9                                                0.000    13.854 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.854    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.249 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.411    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.348 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.930    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.433    12.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.586    13.039    
                         clock uncertainty           -0.297    12.742    
    SLICE_X28Y92         FDPE (Recov_fdpe_C_PRE)     -0.361    12.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.381    
                         arrival time                          -1.493    
  -------------------------------------------------------------------
                         slack                                 10.888    

Slack (MET) :             10.888ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.854ns  (clk_out1_design_1_clk_wiz_15 rise@13.854ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.773ns (33.858%)  route 1.510ns (66.142%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 12.453 - 13.854 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.551    -0.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X28Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.478    -0.312 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X28Y91         LUT2 (Prop_lut2_I1_O)        0.295     0.836 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.657     1.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X28Y92         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     13.854    13.854 r  
    M9                                                0.000    13.854 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.854    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.249 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.411    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.348 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.930    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.433    12.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.586    13.039    
                         clock uncertainty           -0.297    12.742    
    SLICE_X28Y92         FDPE (Recov_fdpe_C_PRE)     -0.361    12.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.381    
                         arrival time                          -1.493    
  -------------------------------------------------------------------
                         slack                                 10.888    

Slack (MET) :             10.926ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.854ns  (clk_out1_design_1_clk_wiz_15 rise@13.854ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.773ns (34.418%)  route 1.473ns (65.582%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 12.447 - 13.854 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.545    -0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X32Y84         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.478    -0.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X32Y84         LUT2 (Prop_lut2_I1_O)        0.295     0.830 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.619     1.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X32Y83         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     13.854    13.854 r  
    M9                                                0.000    13.854 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.854    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.249 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.411    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.348 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.930    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.427    12.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y83         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.586    13.033    
                         clock uncertainty           -0.297    12.736    
    SLICE_X32Y83         FDPE (Recov_fdpe_C_PRE)     -0.361    12.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.375    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                 10.926    

Slack (MET) :             10.926ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.854ns  (clk_out1_design_1_clk_wiz_15 rise@13.854ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.773ns (34.418%)  route 1.473ns (65.582%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 12.447 - 13.854 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.545    -0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X32Y84         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.478    -0.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X32Y84         LUT2 (Prop_lut2_I1_O)        0.295     0.830 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.619     1.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X32Y83         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     13.854    13.854 r  
    M9                                                0.000    13.854 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.854    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.249 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.411    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.348 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.930    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.427    12.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y83         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.586    13.033    
                         clock uncertainty           -0.297    12.736    
    SLICE_X32Y83         FDPE (Recov_fdpe_C_PRE)     -0.361    12.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.375    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                 10.926    

Slack (MET) :             10.926ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.854ns  (clk_out1_design_1_clk_wiz_15 rise@13.854ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.773ns (34.418%)  route 1.473ns (65.582%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 12.447 - 13.854 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.545    -0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X32Y84         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.478    -0.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X32Y84         LUT2 (Prop_lut2_I1_O)        0.295     0.830 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.619     1.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X32Y83         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     13.854    13.854 r  
    M9                                                0.000    13.854 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.854    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.249 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.411    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.348 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.930    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.427    12.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y83         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.586    13.033    
                         clock uncertainty           -0.297    12.736    
    SLICE_X32Y83         FDPE (Recov_fdpe_C_PRE)     -0.361    12.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.375    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                 10.926    

Slack (MET) :             11.051ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.854ns  (clk_out1_design_1_clk_wiz_15 rise@13.854ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.456ns (21.950%)  route 1.621ns (78.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 12.453 - 13.854 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.549    -0.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.621     1.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X20Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     13.854    13.854 r  
    M9                                                0.000    13.854 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.854    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.249 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.411    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.348 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.930    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.433    12.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X20Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/C
                         clock pessimism              0.585    13.038    
                         clock uncertainty           -0.297    12.741    
    SLICE_X20Y99         FDCE (Recov_fdce_C_CLR)     -0.405    12.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]
  -------------------------------------------------------------------
                         required time                         12.336    
                         arrival time                          -1.285    
  -------------------------------------------------------------------
                         slack                                 11.051    

Slack (MET) :             11.051ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.854ns  (clk_out1_design_1_clk_wiz_15 rise@13.854ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.456ns (21.950%)  route 1.621ns (78.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 12.453 - 13.854 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.549    -0.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.621     1.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X20Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     13.854    13.854 r  
    M9                                                0.000    13.854 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.854    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.249 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.411    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.348 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.930    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.433    12.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X20Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/C
                         clock pessimism              0.585    13.038    
                         clock uncertainty           -0.297    12.741    
    SLICE_X20Y99         FDCE (Recov_fdce_C_CLR)     -0.405    12.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]
  -------------------------------------------------------------------
                         required time                         12.336    
                         arrival time                          -1.285    
  -------------------------------------------------------------------
                         slack                                 11.051    

Slack (MET) :             11.326ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.854ns  (clk_out1_design_1_clk_wiz_15 rise@13.854ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.518ns (28.310%)  route 1.312ns (71.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 12.452 - 13.854 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.551    -0.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDPE (Prop_fdpe_C_Q)         0.518    -0.272 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          1.312     1.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X22Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     13.854    13.854 r  
    M9                                                0.000    13.854 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.854    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.249 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.411    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.348 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.930    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.432    12.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X22Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.571    13.023    
                         clock uncertainty           -0.297    12.726    
    SLICE_X22Y95         FDCE (Recov_fdce_C_CLR)     -0.361    12.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                 11.326    

Slack (MET) :             11.326ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.854ns  (clk_out1_design_1_clk_wiz_15 rise@13.854ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.518ns (28.310%)  route 1.312ns (71.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 12.452 - 13.854 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.551    -0.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDPE (Prop_fdpe_C_Q)         0.518    -0.272 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          1.312     1.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X22Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                     13.854    13.854 r  
    M9                                                0.000    13.854 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.854    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    15.249 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.411    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062     9.348 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.930    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.432    12.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X22Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism              0.571    13.023    
                         clock uncertainty           -0.297    12.726    
    SLICE_X22Y95         FDCE (Recov_fdce_C_CLR)     -0.361    12.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                 11.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.602%)  route 0.132ns (48.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.559    -0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X20Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.390 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.132    -0.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X21Y98         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.829    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X21Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.246    -0.518    
    SLICE_X21Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.814%)  route 0.174ns (55.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.559    -0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X20Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.390 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.174    -0.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X22Y98         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.829    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X22Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.249    -0.515    
    SLICE_X22Y98         FDCE (Remov_fdce_C_CLR)     -0.067    -0.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.543%)  route 0.207ns (59.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.558    -0.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.207    -0.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X22Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.828    -0.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X22Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.249    -0.516    
    SLICE_X22Y96         FDCE (Remov_fdce_C_CLR)     -0.067    -0.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.543%)  route 0.207ns (59.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.558    -0.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.207    -0.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X22Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.828    -0.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X22Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]/C
                         clock pessimism              0.249    -0.516    
    SLICE_X22Y96         FDCE (Remov_fdce_C_CLR)     -0.067    -0.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.626%)  route 0.180ns (52.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.561    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X26Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.365 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.180    -0.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X26Y91         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.830    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X26Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.250    -0.514    
    SLICE_X26Y91         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.626%)  route 0.180ns (52.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.561    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X26Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.365 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.180    -0.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X26Y91         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.830    -0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X26Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.250    -0.514    
    SLICE_X26Y91         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.239%)  route 0.169ns (50.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.556    -0.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y83         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.164    -0.370 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.169    -0.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X33Y89         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.829    -0.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X33Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.250    -0.515    
    SLICE_X33Y89         FDCE (Remov_fdce_C_CLR)     -0.092    -0.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.239%)  route 0.169ns (50.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.556    -0.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y83         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDPE (Prop_fdpe_C_Q)         0.164    -0.370 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.169    -0.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X33Y89         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.829    -0.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X33Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.250    -0.515    
    SLICE_X33Y89         FDCE (Remov_fdce_C_CLR)     -0.092    -0.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.543%)  route 0.207ns (59.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.558    -0.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.207    -0.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X23Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.828    -0.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X23Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.249    -0.516    
    SLICE_X23Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_15 rise@0.000ns - clk_out1_design_1_clk_wiz_15 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.543%)  route 0.207ns (59.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.558    -0.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X21Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.207    -0.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X23Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.828    -0.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X23Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/C
                         clock pessimism              0.249    -0.516    
    SLICE_X23Y96         FDCE (Remov_fdce_C_CLR)     -0.092    -0.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.424    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       24.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.735ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.689ns  (logic 1.064ns (13.838%)  route 6.625ns (86.162%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 36.009 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.568     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y1          FDRE (Prop_fdre_C_Q)         0.456     3.845 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X27Y1          LUT6 (Prop_lut6_I3_O)        0.124     4.825 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.971     5.795    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X31Y1          LUT4 (Prop_lut4_I3_O)        0.152     5.947 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.776     9.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y82         LUT1 (Prop_lut1_I0_O)        0.332    10.055 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.023    11.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X31Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.433    36.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.245    36.254    
                         clock uncertainty           -0.035    36.218    
    SLICE_X31Y91         FDCE (Recov_fdce_C_CLR)     -0.405    35.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.813    
                         arrival time                         -11.078    
  -------------------------------------------------------------------
                         slack                                 24.735    

Slack (MET) :             24.735ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.689ns  (logic 1.064ns (13.838%)  route 6.625ns (86.162%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 36.009 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.568     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y1          FDRE (Prop_fdre_C_Q)         0.456     3.845 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X27Y1          LUT6 (Prop_lut6_I3_O)        0.124     4.825 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.971     5.795    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X31Y1          LUT4 (Prop_lut4_I3_O)        0.152     5.947 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.776     9.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y82         LUT1 (Prop_lut1_I0_O)        0.332    10.055 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.023    11.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X31Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.433    36.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.245    36.254    
                         clock uncertainty           -0.035    36.218    
    SLICE_X31Y91         FDCE (Recov_fdce_C_CLR)     -0.405    35.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.813    
                         arrival time                         -11.078    
  -------------------------------------------------------------------
                         slack                                 24.735    

Slack (MET) :             24.735ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.689ns  (logic 1.064ns (13.838%)  route 6.625ns (86.162%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 36.009 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.568     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y1          FDRE (Prop_fdre_C_Q)         0.456     3.845 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X27Y1          LUT6 (Prop_lut6_I3_O)        0.124     4.825 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.971     5.795    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X31Y1          LUT4 (Prop_lut4_I3_O)        0.152     5.947 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.776     9.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y82         LUT1 (Prop_lut1_I0_O)        0.332    10.055 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.023    11.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X31Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.433    36.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.245    36.254    
                         clock uncertainty           -0.035    36.218    
    SLICE_X31Y91         FDCE (Recov_fdce_C_CLR)     -0.405    35.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.813    
                         arrival time                         -11.078    
  -------------------------------------------------------------------
                         slack                                 24.735    

Slack (MET) :             24.735ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.689ns  (logic 1.064ns (13.838%)  route 6.625ns (86.162%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 36.009 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.568     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y1          FDRE (Prop_fdre_C_Q)         0.456     3.845 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X27Y1          LUT6 (Prop_lut6_I3_O)        0.124     4.825 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.971     5.795    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X31Y1          LUT4 (Prop_lut4_I3_O)        0.152     5.947 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.776     9.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y82         LUT1 (Prop_lut1_I0_O)        0.332    10.055 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.023    11.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X31Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.433    36.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.245    36.254    
                         clock uncertainty           -0.035    36.218    
    SLICE_X31Y91         FDCE (Recov_fdce_C_CLR)     -0.405    35.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.813    
                         arrival time                         -11.078    
  -------------------------------------------------------------------
                         slack                                 24.735    

Slack (MET) :             24.735ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.689ns  (logic 1.064ns (13.838%)  route 6.625ns (86.162%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 36.009 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.568     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y1          FDRE (Prop_fdre_C_Q)         0.456     3.845 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X27Y1          LUT6 (Prop_lut6_I3_O)        0.124     4.825 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.971     5.795    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X31Y1          LUT4 (Prop_lut4_I3_O)        0.152     5.947 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.776     9.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y82         LUT1 (Prop_lut1_I0_O)        0.332    10.055 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.023    11.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X31Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.433    36.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.245    36.254    
                         clock uncertainty           -0.035    36.218    
    SLICE_X31Y91         FDCE (Recov_fdce_C_CLR)     -0.405    35.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.813    
                         arrival time                         -11.078    
  -------------------------------------------------------------------
                         slack                                 24.735    

Slack (MET) :             24.779ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.689ns  (logic 1.064ns (13.838%)  route 6.625ns (86.162%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 36.009 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.568     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y1          FDRE (Prop_fdre_C_Q)         0.456     3.845 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X27Y1          LUT6 (Prop_lut6_I3_O)        0.124     4.825 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.971     5.795    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X31Y1          LUT4 (Prop_lut4_I3_O)        0.152     5.947 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.776     9.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y82         LUT1 (Prop_lut1_I0_O)        0.332    10.055 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.023    11.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.433    36.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.245    36.254    
                         clock uncertainty           -0.035    36.218    
    SLICE_X30Y91         FDCE (Recov_fdce_C_CLR)     -0.361    35.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.857    
                         arrival time                         -11.078    
  -------------------------------------------------------------------
                         slack                                 24.779    

Slack (MET) :             24.821ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.689ns  (logic 1.064ns (13.838%)  route 6.625ns (86.162%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 36.009 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.568     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y1          FDRE (Prop_fdre_C_Q)         0.456     3.845 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X27Y1          LUT6 (Prop_lut6_I3_O)        0.124     4.825 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.971     5.795    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X31Y1          LUT4 (Prop_lut4_I3_O)        0.152     5.947 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.776     9.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y82         LUT1 (Prop_lut1_I0_O)        0.332    10.055 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.023    11.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.433    36.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.245    36.254    
                         clock uncertainty           -0.035    36.218    
    SLICE_X30Y91         FDCE (Recov_fdce_C_CLR)     -0.319    35.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.899    
                         arrival time                         -11.078    
  -------------------------------------------------------------------
                         slack                                 24.821    

Slack (MET) :             24.821ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.689ns  (logic 1.064ns (13.838%)  route 6.625ns (86.162%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 36.009 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.568     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y1          FDRE (Prop_fdre_C_Q)         0.456     3.845 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X27Y1          LUT6 (Prop_lut6_I3_O)        0.124     4.825 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.971     5.795    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X31Y1          LUT4 (Prop_lut4_I3_O)        0.152     5.947 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.776     9.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y82         LUT1 (Prop_lut1_I0_O)        0.332    10.055 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.023    11.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.433    36.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.245    36.254    
                         clock uncertainty           -0.035    36.218    
    SLICE_X30Y91         FDCE (Recov_fdce_C_CLR)     -0.319    35.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.899    
                         arrival time                         -11.078    
  -------------------------------------------------------------------
                         slack                                 24.821    

Slack (MET) :             24.821ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.689ns  (logic 1.064ns (13.838%)  route 6.625ns (86.162%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 36.009 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.568     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y1          FDRE (Prop_fdre_C_Q)         0.456     3.845 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X27Y1          LUT6 (Prop_lut6_I3_O)        0.124     4.825 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.971     5.795    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X31Y1          LUT4 (Prop_lut4_I3_O)        0.152     5.947 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.776     9.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y82         LUT1 (Prop_lut1_I0_O)        0.332    10.055 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.023    11.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.433    36.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.245    36.254    
                         clock uncertainty           -0.035    36.218    
    SLICE_X30Y91         FDCE (Recov_fdce_C_CLR)     -0.319    35.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.899    
                         arrival time                         -11.078    
  -------------------------------------------------------------------
                         slack                                 24.821    

Slack (MET) :             24.821ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.689ns  (logic 1.064ns (13.838%)  route 6.625ns (86.162%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 36.009 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.568     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y1          FDRE (Prop_fdre_C_Q)         0.456     3.845 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.855     4.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X27Y1          LUT6 (Prop_lut6_I3_O)        0.124     4.825 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.971     5.795    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X31Y1          LUT4 (Prop_lut4_I3_O)        0.152     5.947 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.776     9.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X31Y82         LUT1 (Prop_lut1_I0_O)        0.332    10.055 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.023    11.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485    34.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.433    36.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.245    36.254    
                         clock uncertainty           -0.035    36.218    
    SLICE_X30Y91         FDCE (Recov_fdce_C_CLR)     -0.319    35.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.899    
                         arrival time                         -11.078    
  -------------------------------------------------------------------
                         slack                                 24.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.985%)  route 0.262ns (65.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.556     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y83         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDPE (Prop_fdpe_C_Q)         0.141     1.412 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.262     1.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X31Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.827     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X31Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.344     1.308    
    SLICE_X31Y87         FDCE (Remov_fdce_C_CLR)     -0.092     1.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.985%)  route 0.262ns (65.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.556     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y83         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDPE (Prop_fdpe_C_Q)         0.141     1.412 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.262     1.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X31Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.827     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X31Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.344     1.308    
    SLICE_X31Y87         FDCE (Remov_fdce_C_CLR)     -0.092     1.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.985%)  route 0.262ns (65.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.556     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y83         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDPE (Prop_fdpe_C_Q)         0.141     1.412 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.262     1.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X31Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.827     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X31Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.344     1.308    
    SLICE_X31Y87         FDCE (Remov_fdce_C_CLR)     -0.092     1.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.985%)  route 0.262ns (65.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.556     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y83         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDPE (Prop_fdpe_C_Q)         0.141     1.412 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.262     1.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X31Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.827     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X31Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.344     1.308    
    SLICE_X31Y87         FDCE (Remov_fdce_C_CLR)     -0.092     1.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.985%)  route 0.262ns (65.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.556     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y83         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDPE (Prop_fdpe_C_Q)         0.141     1.412 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.262     1.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X31Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.827     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X31Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.344     1.308    
    SLICE_X31Y87         FDCE (Remov_fdce_C_CLR)     -0.092     1.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.985%)  route 0.262ns (65.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.556     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y83         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDPE (Prop_fdpe_C_Q)         0.141     1.412 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.262     1.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X31Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.827     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X31Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.344     1.308    
    SLICE_X31Y87         FDCE (Remov_fdce_C_CLR)     -0.092     1.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.985%)  route 0.262ns (65.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.556     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y83         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDPE (Prop_fdpe_C_Q)         0.141     1.412 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.262     1.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X31Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.827     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X31Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism             -0.344     1.308    
    SLICE_X31Y87         FDCE (Remov_fdce_C_CLR)     -0.092     1.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.620%)  route 0.244ns (63.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.557     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X20Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y91         FDPE (Prop_fdpe_C_Q)         0.141     1.413 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.244     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X23Y92         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.827     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X23Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.365     1.288    
    SLICE_X23Y92         FDCE (Remov_fdce_C_CLR)     -0.092     1.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.103%)  route 0.272ns (65.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.556     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y83         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDPE (Prop_fdpe_C_Q)         0.141     1.412 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.272     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X32Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.827     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X32Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.364     1.288    
    SLICE_X32Y87         FDCE (Remov_fdce_C_CLR)     -0.067     1.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.103%)  route 0.272ns (65.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.556     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y83         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDPE (Prop_fdpe_C_Q)         0.141     1.412 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.272     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X32Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.827     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X32Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.364     1.288    
    SLICE_X32Y87         FDCE (Remov_fdce_C_CLR)     -0.067     1.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.463    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  VIRTUAL_clk_out1_design_1_clk_wiz_15
  To Clock:  clk_out1_design_1_clk_wiz_15

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.161ns  (logic 3.105ns (30.563%)  route 7.056ns (69.437%))
  Logic Levels:           9  (CARRY4=2 IBUF=1 LUT2=5 LUT3=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -1.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  en (IN)
                         net (fo=0)                   0.000     2.000    en
    M14                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  en_IBUF_inst/O
                         net (fo=6446, routed)        1.143     4.608    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk_enable
    SLICE_X1Y32          LUT2 (Prop_lut2_I1_O)        0.124     4.732 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[11]_INST_0_i_1/O
                         net (fo=1475, routed)        1.247     5.980    design_1_i/PFC3PH_0/inst/u_real2uint8/E[0]
    SLICE_X4Y30          LUT3 (Prop_lut3_I2_O)        0.124     6.104 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ib[3]_INST_0/O
                         net (fo=11, routed)          2.449     8.553    design_1_i/compar_tc_1/inst/u_comp/b[3]
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.124     8.677 r  design_1_i/compar_tc_1/inst/u_comp/c_INST_0_i_16/O
                         net (fo=1, routed)           0.000     8.677    design_1_i/compar_tc_1/inst/u_comp/c_INST_0_i_16_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.227 r  design_1_i/compar_tc_1/inst/u_comp/c_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.227    design_1_i/compar_tc_1/inst/u_comp/c_INST_0_i_1_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  design_1_i/compar_tc_1/inst/u_comp/c_INST_0/CO[3]
                         net (fo=1, routed)           1.119    10.460    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X3Y23          LUT2 (Prop_lut2_I0_O)        0.124    10.584 r  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=1, routed)           0.430    11.014    design_1_i/util_vector_logic_3/Op1[0]
    SLICE_X3Y23          LUT2 (Prop_lut2_I0_O)        0.153    11.167 r  design_1_i/util_vector_logic_3/Res[0]_INST_0/O
                         net (fo=1, routed)           0.667    11.834    design_1_i/util_vector_logic_4/Op1[0]
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.327    12.161 r  design_1_i/util_vector_logic_4/Res[0]_INST_0/O
                         net (fo=1, routed)           0.000    12.161    <hidden>
    SLICE_X2Y21          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.499    -1.334    <hidden>
    SLICE_X2Y21          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.670ns  (logic 1.464ns (39.878%)  route 2.207ns (60.122%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        -1.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  4.000     4.000    
    D2                                                0.000     4.000 r  reset (IN)
                         net (fo=0)                   0.000     4.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         1.464     5.464 r  reset_IBUF_inst/O
                         net (fo=4, routed)           2.207     7.670    design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X33Y3          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.449    -1.384    design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X33Y3          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.196ns  (logic 0.232ns (19.362%)  route 0.965ns (80.638%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    D2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         0.232     2.232 r  reset_IBUF_inst/O
                         net (fo=4, routed)           0.965     3.196    design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X33Y3          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.835    -0.758    design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X33Y3          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 en
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.577ns  (logic 0.612ns (23.762%)  route 1.965ns (76.238%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT2=4 LUT3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    M14                                               0.000     1.000 r  en (IN)
                         net (fo=0)                   0.000     1.000    en
    M14                  IBUF (Prop_ibuf_I_O)         0.233     1.233 r  en_IBUF_inst/O
                         net (fo=6446, routed)        0.555     1.788    design_1_i/PFC3PH_0/inst/u_simscape_system_tc/clk_enable
    SLICE_X1Y32          LUT2 (Prop_lut2_I1_O)        0.045     1.833 r  design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[11]_INST_0_i_1/O
                         net (fo=1475, routed)        0.509     2.342    design_1_i/PFC3PH_0/inst/u_real2uint8/E[0]
    SLICE_X6Y24          LUT3 (Prop_lut3_I2_O)        0.045     2.387 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ic[7]_INST_0/O
                         net (fo=6, routed)           0.140     2.527    design_1_i/compar_tc_2/inst/u_comp/a[7]
    SLICE_X7Y23          LUT2 (Prop_lut2_I1_O)        0.045     2.572 r  design_1_i/compar_tc_2/inst/u_comp/c_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.572    design_1_i/compar_tc_2/inst/u_comp/c_INST_0_i_14_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.687 r  design_1_i/compar_tc_2/inst/u_comp/c_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.687    design_1_i/compar_tc_2/inst/u_comp/c_INST_0_i_1_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.726 r  design_1_i/compar_tc_2/inst/u_comp/c_INST_0/CO[3]
                         net (fo=1, routed)           0.362     3.088    design_1_i/util_vector_logic_2/Op2[0]
    SLICE_X6Y24          LUT2 (Prop_lut2_I1_O)        0.045     3.133 r  design_1_i/util_vector_logic_2/Res[0]_INST_0/O
                         net (fo=1, routed)           0.399     3.532    design_1_i/util_vector_logic_4/Op2[0]
    SLICE_X2Y21          LUT2 (Prop_lut2_I1_O)        0.045     3.577 r  design_1_i/util_vector_logic_4/Res[0]_INST_0/O
                         net (fo=1, routed)           0.000     3.577    <hidden>
    SLICE_X2Y21          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.850    -0.743    <hidden>
    SLICE_X2Y21          FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_15
  To Clock:  clk_out1_design_1_clk_wiz_15

Max Delay           229 Endpoints
Min Delay           229 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion5_out1_1_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.169ns  (logic 2.165ns (23.612%)  route 7.004ns (76.388%))
  Logic Levels:           7  (CARRY4=2 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.545    -0.796    design_1_i/PFC3PH_0/inst/u_real2uint8/clk
    SLICE_X18Y22         FDRE                                         r  design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion5_out1_1_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y22         FDRE (Prop_fdre_C_Q)         0.478    -0.318 r  design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion5_out1_1_reg[0][3]/Q
                         net (fo=2, routed)           2.339     2.021    design_1_i/PFC3PH_0/inst/u_real2uint8/Data_Type_Conversion5_out1_1_reg[0]_188[3]
    SLICE_X4Y30          LUT3 (Prop_lut3_I0_O)        0.295     2.316 r  design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ib[3]_INST_0/O
                         net (fo=11, routed)          2.449     4.765    design_1_i/compar_tc_1/inst/u_comp/b[3]
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.124     4.889 r  design_1_i/compar_tc_1/inst/u_comp/c_INST_0_i_16/O
                         net (fo=1, routed)           0.000     4.889    design_1_i/compar_tc_1/inst/u_comp/c_INST_0_i_16_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.439 r  design_1_i/compar_tc_1/inst/u_comp/c_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.439    design_1_i/compar_tc_1/inst/u_comp/c_INST_0_i_1_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.553 r  design_1_i/compar_tc_1/inst/u_comp/c_INST_0/CO[3]
                         net (fo=1, routed)           1.119     6.672    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X3Y23          LUT2 (Prop_lut2_I0_O)        0.124     6.796 r  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=1, routed)           0.430     7.226    design_1_i/util_vector_logic_3/Op1[0]
    SLICE_X3Y23          LUT2 (Prop_lut2_I0_O)        0.153     7.379 r  design_1_i/util_vector_logic_3/Res[0]_INST_0/O
                         net (fo=1, routed)           0.667     8.046    design_1_i/util_vector_logic_4/Op1[0]
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.327     8.373 r  design_1_i/util_vector_logic_4/Res[0]_INST_0/O
                         net (fo=1, routed)           0.000     8.373    <hidden>
    SLICE_X2Y21          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.499    -1.334    <hidden>
    SLICE_X2Y21          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.704ns  (logic 0.642ns (9.576%)  route 6.062ns (90.424%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.550    -0.791    <hidden>
    SLICE_X26Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.273 f  <hidden>
                         net (fo=1, routed)           0.521     0.248    <hidden>
    SLICE_X26Y89         LUT1 (Prop_lut1_I0_O)        0.124     0.372 r  <hidden>
                         net (fo=35, routed)          5.541     5.913    <hidden>
    SLICE_X3Y41          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.510    -1.323    <hidden>
    SLICE_X3Y41          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.574ns  (logic 0.642ns (9.765%)  route 5.932ns (90.235%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.550    -0.791    <hidden>
    SLICE_X26Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.273 f  <hidden>
                         net (fo=1, routed)           0.521     0.248    <hidden>
    SLICE_X26Y89         LUT1 (Prop_lut1_I0_O)        0.124     0.372 r  <hidden>
                         net (fo=35, routed)          5.411     5.783    <hidden>
    SLICE_X3Y22          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.497    -1.336    <hidden>
    SLICE_X3Y22          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.260ns  (logic 0.642ns (10.255%)  route 5.618ns (89.745%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.550    -0.791    <hidden>
    SLICE_X26Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.273 f  <hidden>
                         net (fo=1, routed)           0.521     0.248    <hidden>
    SLICE_X26Y89         LUT1 (Prop_lut1_I0_O)        0.124     0.372 r  <hidden>
                         net (fo=35, routed)          5.097     5.469    <hidden>
    SLICE_X35Y8          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.513    -1.320    <hidden>
    SLICE_X35Y8          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.910ns  (logic 0.642ns (10.864%)  route 5.268ns (89.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.550    -0.791    <hidden>
    SLICE_X26Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.273 f  <hidden>
                         net (fo=1, routed)           0.521     0.248    <hidden>
    SLICE_X26Y89         LUT1 (Prop_lut1_I0_O)        0.124     0.372 r  <hidden>
                         net (fo=35, routed)          4.746     5.118    <hidden>
    SLICE_X13Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.425    -1.408    <hidden>
    SLICE_X13Y25         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.910ns  (logic 0.642ns (10.864%)  route 5.268ns (89.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.550    -0.791    <hidden>
    SLICE_X26Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.273 f  <hidden>
                         net (fo=1, routed)           0.521     0.248    <hidden>
    SLICE_X26Y89         LUT1 (Prop_lut1_I0_O)        0.124     0.372 r  <hidden>
                         net (fo=35, routed)          4.746     5.118    <hidden>
    SLICE_X13Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.425    -1.408    <hidden>
    SLICE_X13Y25         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.910ns  (logic 0.642ns (10.864%)  route 5.268ns (89.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.550    -0.791    <hidden>
    SLICE_X26Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.273 f  <hidden>
                         net (fo=1, routed)           0.521     0.248    <hidden>
    SLICE_X26Y89         LUT1 (Prop_lut1_I0_O)        0.124     0.372 r  <hidden>
                         net (fo=35, routed)          4.746     5.118    <hidden>
    SLICE_X13Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.425    -1.408    <hidden>
    SLICE_X13Y25         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.910ns  (logic 0.642ns (10.864%)  route 5.268ns (89.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.550    -0.791    <hidden>
    SLICE_X26Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.273 f  <hidden>
                         net (fo=1, routed)           0.521     0.248    <hidden>
    SLICE_X26Y89         LUT1 (Prop_lut1_I0_O)        0.124     0.372 r  <hidden>
                         net (fo=35, routed)          4.746     5.118    <hidden>
    SLICE_X13Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.425    -1.408    <hidden>
    SLICE_X13Y25         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.910ns  (logic 0.642ns (10.864%)  route 5.268ns (89.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.550    -0.791    <hidden>
    SLICE_X26Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.273 f  <hidden>
                         net (fo=1, routed)           0.521     0.248    <hidden>
    SLICE_X26Y89         LUT1 (Prop_lut1_I0_O)        0.124     0.372 r  <hidden>
                         net (fo=35, routed)          4.746     5.118    <hidden>
    SLICE_X13Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.425    -1.408    <hidden>
    SLICE_X13Y25         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.910ns  (logic 0.642ns (10.864%)  route 5.268ns (89.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.550    -0.791    <hidden>
    SLICE_X26Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.273 f  <hidden>
                         net (fo=1, routed)           0.521     0.248    <hidden>
    SLICE_X26Y89         LUT1 (Prop_lut1_I0_O)        0.124     0.372 r  <hidden>
                         net (fo=35, routed)          4.746     5.118    <hidden>
    SLICE_X13Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.425    -1.408    <hidden>
    SLICE_X13Y25         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.600ns  (logic 0.367ns (61.180%)  route 0.233ns (38.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -1.398ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.435    -1.398    <hidden>
    SLICE_X25Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y28         FDRE (Prop_fdre_C_Q)         0.367    -1.031 r  <hidden>
                         net (fo=1, routed)           0.233    -0.799    <hidden>
    SLICE_X24Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.552    -0.789    <hidden>
    SLICE_X24Y28         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.623ns  (logic 0.367ns (58.882%)  route 0.256ns (41.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -1.401ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.433    -1.401    <hidden>
    SLICE_X15Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.367    -1.034 r  <hidden>
                         net (fo=2, routed)           0.256    -0.778    <hidden>
    SLICE_X15Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.550    -0.791    <hidden>
    SLICE_X15Y99         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.674ns  (logic 0.385ns (57.149%)  route 0.289ns (42.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.611ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -1.405ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.429    -1.405    <hidden>
    SLICE_X30Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDRE (Prop_fdre_C_Q)         0.385    -1.020 r  <hidden>
                         net (fo=1, routed)           0.289    -0.731    <hidden>
    SLICE_X30Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.547    -0.794    <hidden>
    SLICE_X30Y85         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.692ns  (logic 0.385ns (55.665%)  route 0.307ns (44.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -1.405ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.429    -1.405    <hidden>
    SLICE_X18Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y89         FDRE (Prop_fdre_C_Q)         0.385    -1.020 r  <hidden>
                         net (fo=3, routed)           0.307    -0.713    <hidden>
    SLICE_X17Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.546    -0.795    <hidden>
    SLICE_X17Y89         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.692ns  (logic 0.385ns (55.639%)  route 0.307ns (44.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.611ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -1.405ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.429    -1.405    <hidden>
    SLICE_X30Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDRE (Prop_fdre_C_Q)         0.385    -1.020 r  <hidden>
                         net (fo=1, routed)           0.307    -0.713    <hidden>
    SLICE_X29Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.547    -0.794    <hidden>
    SLICE_X29Y86         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.646ns  (logic 0.337ns (52.145%)  route 0.309ns (47.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -1.339ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.495    -1.339    <hidden>
    SLICE_X1Y84          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.337    -1.002 r  <hidden>
                         net (fo=2, routed)           0.309    -0.693    <hidden>
    SLICE_X0Y84          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.611    -0.730    <hidden>
    SLICE_X0Y84          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.665ns  (logic 0.367ns (55.148%)  route 0.298ns (44.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -1.344ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.490    -1.344    <hidden>
    SLICE_X5Y81          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.367    -0.977 r  <hidden>
                         net (fo=2, routed)           0.298    -0.679    <hidden>
    SLICE_X5Y81          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.606    -0.735    <hidden>
    SLICE_X5Y81          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.734ns  (logic 0.418ns (56.963%)  route 0.316ns (43.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -1.402ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.432    -1.402    <hidden>
    SLICE_X26Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDRE (Prop_fdre_C_Q)         0.418    -0.984 r  <hidden>
                         net (fo=67, routed)          0.316    -0.668    <hidden>
    SLICE_X27Y88         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.549    -0.792    <hidden>
    SLICE_X27Y88         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.734ns  (logic 0.418ns (56.963%)  route 0.316ns (43.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -1.402ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.432    -1.402    <hidden>
    SLICE_X26Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDRE (Prop_fdre_C_Q)         0.418    -0.984 r  <hidden>
                         net (fo=67, routed)          0.316    -0.668    <hidden>
    SLICE_X27Y88         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.549    -0.792    <hidden>
    SLICE_X27Y88         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.734ns  (logic 0.418ns (56.963%)  route 0.316ns (43.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -1.402ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.432    -1.402    <hidden>
    SLICE_X26Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDRE (Prop_fdre_C_Q)         0.418    -0.984 r  <hidden>
                         net (fo=67, routed)          0.316    -0.668    <hidden>
    SLICE_X27Y88         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.549    -0.792    <hidden>
    SLICE_X27Y88         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_design_1_clk_wiz_15

Max Delay            79 Endpoints
Min Delay            87 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.060ns  (logic 1.309ns (63.538%)  route 0.751ns (36.462%))
  Logic Levels:           0  
  Clock Path Skew:        -4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.550     3.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X28Y89         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     4.680 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.751     5.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[7]
    SLICE_X29Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.432    -1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X29Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.034ns  (logic 1.309ns (64.369%)  route 0.725ns (35.631%))
  Logic Levels:           0  
  Clock Path Skew:        -4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.550     3.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X28Y90         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     4.680 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.725     5.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[1]
    SLICE_X29Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.432    -1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X29Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.010ns  (logic 1.343ns (66.832%)  route 0.667ns (33.168%))
  Logic Levels:           0  
  Clock Path Skew:        -4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.550     3.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X28Y89         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     4.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/O
                         net (fo=1, routed)           0.667     5.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X29Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.432    -1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X29Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.936ns  (logic 1.344ns (69.434%)  route 0.592ns (30.566%))
  Logic Levels:           0  
  Clock Path Skew:        -4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.550     3.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X28Y90         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     4.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.592     5.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
    SLICE_X29Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.432    -1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X29Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.899ns  (logic 1.314ns (69.196%)  route 0.585ns (30.804%))
  Logic Levels:           0  
  Clock Path Skew:        -4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.550     3.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X28Y89         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     4.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.585     5.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[11]
    SLICE_X29Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.432    -1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X29Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.861ns  (logic 1.336ns (71.800%)  route 0.525ns (28.200%))
  Logic Levels:           0  
  Clock Path Skew:        -4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.550     3.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X28Y90         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     4.707 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.525     5.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X29Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.432    -1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X29Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.835ns  (logic 0.456ns (24.844%)  route 1.379ns (75.156%))
  Logic Levels:           0  
  Clock Path Skew:        -4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns
    Source Clock Delay      (SCD):    3.373ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.552     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X29Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.456     3.829 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/Q
                         net (fo=29, routed)          1.379     5.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp
    SLICE_X26Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.435    -1.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X26Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.833ns  (logic 1.314ns (71.684%)  route 0.519ns (28.316%))
  Logic Levels:           0  
  Clock Path Skew:        -4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.550     3.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X28Y90         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     4.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.519     5.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
    SLICE_X29Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.432    -1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X29Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.825ns  (logic 1.336ns (73.208%)  route 0.489ns (26.792%))
  Logic Levels:           0  
  Clock Path Skew:        -4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.550     3.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X28Y89         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     4.707 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/O
                         net (fo=1, routed)           0.489     5.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[10]
    SLICE_X29Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.432    -1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X29Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.818ns  (logic 1.343ns (73.866%)  route 0.475ns (26.134%))
  Logic Levels:           0  
  Clock Path Skew:        -4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.550     3.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X28Y90         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     4.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.475     5.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X29Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.432    -1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X29Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.635%)  route 0.073ns (36.365%))
  Logic Levels:           0  
  Clock Path Skew:        -2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.562     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X27Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_fdre_C_Q)         0.128     1.405 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/Q
                         net (fo=2, routed)           0.073     1.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[18]
    SLICE_X26Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.832    -0.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X26Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.220%)  route 0.074ns (36.780%))
  Logic Levels:           0  
  Clock Path Skew:        -2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.561     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X27Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDRE (Prop_fdre_C_Q)         0.128     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/Q
                         net (fo=2, routed)           0.074     1.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[24]
    SLICE_X26Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.831    -0.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X26Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.117%)  route 0.063ns (30.883%))
  Logic Levels:           0  
  Clock Path Skew:        -2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.561     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X27Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDRE (Prop_fdre_C_Q)         0.141     1.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/Q
                         net (fo=2, routed)           0.063     1.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[23]
    SLICE_X26Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.831    -0.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X26Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[23]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.117%)  route 0.063ns (30.883%))
  Logic Levels:           0  
  Clock Path Skew:        -2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.562     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X27Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_fdre_C_Q)         0.141     1.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.063     1.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[15]
    SLICE_X26Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.832    -0.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X26Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.286%)  route 0.117ns (47.714%))
  Logic Levels:           0  
  Clock Path Skew:        -2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.562     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X27Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y98         FDRE (Prop_fdre_C_Q)         0.128     1.405 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.117     1.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[4]
    SLICE_X28Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.832    -0.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X28Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.552%)  route 0.120ns (48.448%))
  Logic Levels:           0  
  Clock Path Skew:        -2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.562     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X27Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.128     1.405 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.120     1.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[2]
    SLICE_X28Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.832    -0.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X28Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.937%)  route 0.111ns (44.063%))
  Logic Levels:           0  
  Clock Path Skew:        -2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.562     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X27Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y98         FDRE (Prop_fdre_C_Q)         0.141     1.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.111     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[11]
    SLICE_X28Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.832    -0.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X28Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.212%)  route 0.114ns (44.788%))
  Logic Levels:           0  
  Clock Path Skew:        -2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.561     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X27Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDRE (Prop_fdre_C_Q)         0.141     1.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/Q
                         net (fo=2, routed)           0.114     1.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[21]
    SLICE_X26Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.831    -0.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X26Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.837%)  route 0.121ns (46.163%))
  Logic Levels:           0  
  Clock Path Skew:        -2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.562     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X27Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y98         FDRE (Prop_fdre_C_Q)         0.141     1.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.121     1.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[9]
    SLICE_X26Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.832    -0.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X26Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.688%)  route 0.127ns (47.312%))
  Logic Levels:           0  
  Clock Path Skew:        -2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.715 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.561     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X33Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141     1.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/Q
                         net (fo=4, routed)           0.127     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp
    SLICE_X32Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.831    -0.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X32Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  VIRTUAL_clk_out1_design_1_clk_wiz_15
  To Clock:  clk_out2_design_1_clk_wiz_15

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.426ns  (logic 1.464ns (33.070%)  route 2.962ns (66.930%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        -1.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  4.000     4.000    
    D2                                                0.000     4.000 r  reset (IN)
                         net (fo=0)                   0.000     4.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         1.464     5.464 r  reset_IBUF_inst/O
                         net (fo=4, routed)           2.962     8.426    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X17Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.444    -1.389    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X17Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.564ns  (logic 0.232ns (14.811%)  route 1.332ns (85.189%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    D2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         0.232     2.232 r  reset_IBUF_inst/O
                         net (fo=4, routed)           1.332     3.564    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X17Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.832    -0.761    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X17Y1          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  VIRTUAL_clk_out1_design_1_clk_wiz_15
  To Clock:  clk_out3_design_1_clk_wiz_15

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.742ns  (logic 1.464ns (25.491%)  route 4.278ns (74.509%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        -1.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.968ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  4.000     4.000    
    D2                                                0.000     4.000 r  reset (IN)
                         net (fo=0)                   0.000     4.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         1.464     5.464 r  reset_IBUF_inst/O
                         net (fo=4, routed)           4.278     9.742    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X1Y86          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         1.496    -1.338    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X1Y86          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port clocked by VIRTUAL_clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.849ns period=13.699ns})
  Destination:            design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.310ns  (logic 0.232ns (10.027%)  route 2.078ns (89.973%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.968ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    D2                                                0.000     2.000 r  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    D2                   IBUF (Prop_ibuf_I_O)         0.232     2.232 r  reset_IBUF_inst/O
                         net (fo=4, routed)           2.078     4.310    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X1Y86          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         0.854    -0.738    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X1Y86          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_15
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay            95 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.149ns  (logic 0.518ns (24.100%)  route 1.631ns (75.900%))
  Logic Levels:           0  
  Clock Path Skew:        3.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.006ns
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.552    -0.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X26Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.271 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          1.631     1.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X18Y92         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.430     3.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X18Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.149ns  (logic 0.518ns (24.100%)  route 1.631ns (75.900%))
  Logic Levels:           0  
  Clock Path Skew:        3.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.006ns
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.552    -0.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X26Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.271 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          1.631     1.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X18Y92         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.430     3.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X18Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.149ns  (logic 0.518ns (24.100%)  route 1.631ns (75.900%))
  Logic Levels:           0  
  Clock Path Skew:        3.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.006ns
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.552    -0.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X26Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.271 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          1.631     1.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X18Y92         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.430     3.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X18Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.149ns  (logic 0.518ns (24.100%)  route 1.631ns (75.900%))
  Logic Levels:           0  
  Clock Path Skew:        3.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.006ns
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.552    -0.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X26Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.271 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          1.631     1.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X18Y92         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.430     3.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X18Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.129ns  (logic 0.518ns (24.329%)  route 1.611ns (75.671%))
  Logic Levels:           0  
  Clock Path Skew:        3.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.006ns
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.552    -0.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X26Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.271 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          1.611     1.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X17Y92         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.430     3.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X17Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.129ns  (logic 0.518ns (24.329%)  route 1.611ns (75.671%))
  Logic Levels:           0  
  Clock Path Skew:        3.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.006ns
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.552    -0.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X26Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.271 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          1.611     1.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X17Y92         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.430     3.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X17Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.129ns  (logic 0.518ns (24.329%)  route 1.611ns (75.671%))
  Logic Levels:           0  
  Clock Path Skew:        3.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.006ns
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.552    -0.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X26Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.271 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          1.611     1.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X17Y92         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.430     3.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X17Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.006ns  (logic 0.518ns (25.819%)  route 1.488ns (74.181%))
  Logic Levels:           0  
  Clock Path Skew:        3.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.005ns
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.552    -0.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X26Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.271 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          1.488     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X18Y90         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.429     3.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X18Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.006ns  (logic 0.518ns (25.819%)  route 1.488ns (74.181%))
  Logic Levels:           0  
  Clock Path Skew:        3.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.005ns
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.552    -0.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X26Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.271 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          1.488     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X18Y90         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.429     3.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X18Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.006ns  (logic 0.518ns (25.819%)  route 1.488ns (74.181%))
  Logic Levels:           0  
  Clock Path Skew:        3.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.005ns
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.552    -0.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X26Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.271 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          1.488     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X18Y90         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.429     3.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X18Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.657ns  (logic 0.337ns (51.262%)  route 0.320ns (48.738%))
  Logic Levels:           0  
  Clock Path Skew:        4.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.373ns
    Source Clock Delay      (SCD):    -1.400ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.434    -1.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X33Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.337    -1.063 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.320    -0.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
    SLICE_X33Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.552     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X33Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.385ns (57.943%)  route 0.279ns (42.057%))
  Logic Levels:           0  
  Clock Path Skew:        4.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.373ns
    Source Clock Delay      (SCD):    -1.400ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.434    -1.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X32Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDRE (Prop_fdre_C_Q)         0.385    -1.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.279    -0.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X32Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.552     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X32Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.775ns  (logic 0.337ns (43.490%)  route 0.438ns (56.510%))
  Logic Levels:           0  
  Clock Path Skew:        4.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.373ns
    Source Clock Delay      (SCD):    -1.400ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.434    -1.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X29Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.337    -1.063 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.438    -0.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
    SLICE_X29Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.552     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X29Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.775ns  (logic 0.337ns (43.490%)  route 0.438ns (56.510%))
  Logic Levels:           0  
  Clock Path Skew:        4.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.373ns
    Source Clock Delay      (SCD):    -1.400ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.434    -1.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X31Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.337    -1.063 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.438    -0.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    SLICE_X31Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.552     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X31Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.775ns  (logic 0.337ns (43.490%)  route 0.438ns (56.510%))
  Logic Levels:           0  
  Clock Path Skew:        4.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns
    Source Clock Delay      (SCD):    -1.400ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.434    -1.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X31Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.337    -1.063 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.438    -0.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X31Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.553     3.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X31Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.776ns  (logic 0.337ns (43.434%)  route 0.439ns (56.566%))
  Logic Levels:           0  
  Clock Path Skew:        4.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns
    Source Clock Delay      (SCD):    -1.400ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.434    -1.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X33Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.337    -1.063 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.439    -0.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X33Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.553     3.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X33Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.775ns  (logic 0.337ns (43.490%)  route 0.438ns (56.510%))
  Logic Levels:           0  
  Clock Path Skew:        4.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns
    Source Clock Delay      (SCD):    -1.399ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.435    -1.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X31Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.337    -1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.438    -0.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X31Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.553     3.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X31Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.775ns  (logic 0.337ns (43.490%)  route 0.438ns (56.510%))
  Logic Levels:           0  
  Clock Path Skew:        4.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns
    Source Clock Delay      (SCD):    -1.399ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.435    -1.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X29Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.337    -1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.438    -0.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
    SLICE_X29Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.553     3.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X29Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.776ns  (logic 0.337ns (43.434%)  route 0.439ns (56.566%))
  Logic Levels:           0  
  Clock Path Skew:        4.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns
    Source Clock Delay      (SCD):    -1.399ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.435    -1.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X33Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.337    -1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.439    -0.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[3]
    SLICE_X33Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.553     3.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X33Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.812ns  (logic 0.337ns (41.486%)  route 0.475ns (58.514%))
  Logic Levels:           0  
  Clock Path Skew:        4.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.369ns
    Source Clock Delay      (SCD):    -1.403ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.904ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.431    -1.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X31Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDCE (Prop_fdce_C_Q)         0.337    -1.066 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.475    -0.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X31Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.725     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.821 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.548     3.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X31Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_15
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_15'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.324ns  (logic 0.096ns (2.888%)  route 3.228ns (97.112%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.833ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_15 fall edge)
                                                     41.667    41.667 f  
    M9                                                0.000    41.667 f  sys_clock (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    43.132 f  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.365    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.796    37.569 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.660    39.229    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_15
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    39.325 f  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    40.893    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_15'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.122ns  (logic 0.091ns (2.915%)  route 3.030ns (97.085%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.833ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_15
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.449    -1.384    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_15

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.731ns  (logic 0.124ns (4.540%)  route 2.607ns (95.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           2.607     2.607    design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/dcm_locked
    SLICE_X32Y3          LUT4 (Prop_lut4_I0_O)        0.124     2.731 r  design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     2.731    design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/lpf_int0__0
    SLICE_X32Y3          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       1.449    -1.384    design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X32Y3          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_15  {rise@0.000ns fall@6.927ns period=13.854ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.244ns  (logic 0.045ns (3.617%)  route 1.199ns (96.383%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.903ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.590ns
    Phase Error              (PE):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           1.199     1.199    design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/dcm_locked
    SLICE_X32Y3          LUT4 (Prop_lut4_I0_O)        0.045     1.244 r  design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.244    design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/lpf_int0__0
    SLICE_X32Y3          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_15
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12605, routed)       0.835    -0.758    design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X32Y3          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M1/U0/EXT_LPF/lpf_int_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_design_1_clk_wiz_15

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.108ns  (logic 0.124ns (5.883%)  route 1.984ns (94.117%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      1.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           1.984     1.984    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/dcm_locked
    SLICE_X20Y0          LUT4 (Prop_lut4_I0_O)        0.124     2.108 r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     2.108    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_int0__0
    SLICE_X20Y0          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          1.445    -1.388    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X20Y0          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_15  {rise@0.000ns fall@105.872ns period=211.744ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.943ns  (logic 0.045ns (4.774%)  route 0.898ns (95.226%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      1.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    1.000ns
    Phase Error              (PE):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           0.898     0.898    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/dcm_locked
    SLICE_X20Y0          LUT4 (Prop_lut4_I0_O)        0.045     0.943 r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     0.943    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_int0__0
    SLICE_X20Y0          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_15
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=75, routed)          0.833    -0.760    design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X20Y0          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M2/U0/EXT_LPF/lpf_int_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_design_1_clk_wiz_15

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.180ns  (logic 0.124ns (3.900%)  route 3.056ns (96.100%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.968ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           3.056     3.056    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/dcm_locked
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.124     3.180 r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     3.180    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/lpf_int0__0
    SLICE_X0Y87          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.062    -4.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -2.925    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         1.497    -1.337    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/slowest_sync_clk
    SLICE_X0Y87          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_15  {rise@0.000ns fall@16.543ns period=33.085ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.317ns  (logic 0.045ns (3.418%)  route 1.272ns (96.582%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.968ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.722ns
    Phase Error              (PE):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           1.272     1.272    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/dcm_locked
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.045     1.317 r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.317    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/lpf_int0__0
    SLICE_X0Y87          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_15 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_15
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.151 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.622    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  design_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=514, routed)         0.855    -0.737    design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/slowest_sync_clk
    SLICE_X0Y87          FDRE                                         r  design_1_i/rst_clk_wiz_1_6M3/U0/EXT_LPF/lpf_int_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.927ns  (logic 0.372ns (4.167%)  route 8.555ns (95.833%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.727     2.727    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X30Y1          LUT5 (Prop_lut5_I4_O)        0.124     2.851 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           4.730     7.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y91         LUT4 (Prop_lut4_I1_O)        0.124     7.705 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.452     8.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X30Y91         LUT5 (Prop_lut5_I4_O)        0.124     8.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.646     8.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X32Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.433     3.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X32Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.927ns  (logic 0.372ns (4.167%)  route 8.555ns (95.833%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.727     2.727    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X30Y1          LUT5 (Prop_lut5_I4_O)        0.124     2.851 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           4.730     7.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y91         LUT4 (Prop_lut4_I1_O)        0.124     7.705 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.452     8.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X30Y91         LUT5 (Prop_lut5_I4_O)        0.124     8.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.646     8.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X32Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.433     3.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X32Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.927ns  (logic 0.372ns (4.167%)  route 8.555ns (95.833%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.727     2.727    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X30Y1          LUT5 (Prop_lut5_I4_O)        0.124     2.851 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           4.730     7.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y91         LUT4 (Prop_lut4_I1_O)        0.124     7.705 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.452     8.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X30Y91         LUT5 (Prop_lut5_I4_O)        0.124     8.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.646     8.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X32Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.433     3.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X32Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.927ns  (logic 0.372ns (4.167%)  route 8.555ns (95.833%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.727     2.727    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X30Y1          LUT5 (Prop_lut5_I4_O)        0.124     2.851 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           4.730     7.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y91         LUT4 (Prop_lut4_I1_O)        0.124     7.705 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.452     8.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X30Y91         LUT5 (Prop_lut5_I4_O)        0.124     8.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.646     8.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X32Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.433     3.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X32Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.927ns  (logic 0.372ns (4.167%)  route 8.555ns (95.833%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.727     2.727    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X30Y1          LUT5 (Prop_lut5_I4_O)        0.124     2.851 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           4.730     7.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y91         LUT4 (Prop_lut4_I1_O)        0.124     7.705 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.452     8.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X30Y91         LUT5 (Prop_lut5_I4_O)        0.124     8.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.646     8.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X32Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.433     3.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X32Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.927ns  (logic 0.372ns (4.167%)  route 8.555ns (95.833%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.727     2.727    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X30Y1          LUT5 (Prop_lut5_I4_O)        0.124     2.851 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           4.730     7.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y91         LUT4 (Prop_lut4_I1_O)        0.124     7.705 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.452     8.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X30Y91         LUT5 (Prop_lut5_I4_O)        0.124     8.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.646     8.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X32Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.433     3.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X32Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.215ns  (logic 0.274ns (3.335%)  route 7.941ns (96.665%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.727     2.727    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X30Y1          LUT5 (Prop_lut5_I4_O)        0.124     2.851 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           4.730     7.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y91         LUT4 (Prop_lut4_I0_O)        0.150     7.731 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.484     8.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X30Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.434     3.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X30Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.215ns  (logic 0.274ns (3.335%)  route 7.941ns (96.665%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.727     2.727    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X30Y1          LUT5 (Prop_lut5_I4_O)        0.124     2.851 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           4.730     7.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y91         LUT4 (Prop_lut4_I0_O)        0.150     7.731 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.484     8.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X30Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.434     3.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X30Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.215ns  (logic 0.274ns (3.335%)  route 7.941ns (96.665%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.727     2.727    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X30Y1          LUT5 (Prop_lut5_I4_O)        0.124     2.851 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           4.730     7.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y91         LUT4 (Prop_lut4_I0_O)        0.150     7.731 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.484     8.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X30Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.434     3.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X30Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.215ns  (logic 0.274ns (3.335%)  route 7.941ns (96.665%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.727     2.727    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X30Y1          LUT5 (Prop_lut5_I4_O)        0.124     2.851 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           4.730     7.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X30Y91         LUT4 (Prop_lut4_I0_O)        0.150     7.731 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.484     8.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X30Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.485     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.434     3.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X30Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.000ns (0.000%)  route 0.687ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X26Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.835     1.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X26Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.000ns (0.000%)  route 0.687ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X26Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.835     1.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X26Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.000ns (0.000%)  route 0.687ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X26Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.835     1.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X26Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.000ns (0.000%)  route 0.688ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X28Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.835     1.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.000ns (0.000%)  route 0.688ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X28Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.835     1.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.000ns (0.000%)  route 0.688ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X28Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.835     1.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.000ns (0.000%)  route 0.704ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.704     0.704    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X14Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.833     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X14Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[22]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.000ns (0.000%)  route 0.704ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.704     0.704    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X14Y1          FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.833     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X14Y1          FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[23]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.000ns (0.000%)  route 0.704ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.704     0.704    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X14Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.833     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X14Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[24]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.000ns (0.000%)  route 0.704ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.704     0.704    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X14Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.833     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X14Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[25]/C





