;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SLT 126, 70
	ADD #42, @-200
	MOV #10, <1
	JMZ @82, #200
	MOV #270, <1
	DJN 31, #361
	SPL 200, <-22
	SLT 20, @12
	SUB <6, <-1
	SUB 20, @12
	DAT <42, <-200
	DAT <42, <-200
	MOV -4, <-20
	MOV -4, <-20
	JMZ 0, #2
	MOV #270, <1
	MOV 20, @12
	SPL 200, <-22
	DAT #31, #361
	SPL 200, <-22
	SLT 126, 70
	SUB 312, @12
	SLT 126, 70
	ADD #10, <1
	SLT 126, 70
	MOV #10, <1
	JMZ 0, #2
	SUB -1, <-20
	ADD 112, @10
	MOV -4, <-20
	CMP #100, @-0
	SPL 0, <402
	ADD 0, 402
	SPL 0, <402
	CMP #100, @-0
	MOV 30, 9
	SUB 310, -616
	SUB -207, <-120
	SUB #72, @-203
	SUB -207, <-120
	MOV @-1, 3
	CMP -207, <-120
	SPL 0, <402
	SPL 0, <402
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <402
	DJN -1, @-20
