/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [26:0] celloutsig_0_11z;
  wire celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [5:0] celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = celloutsig_1_8z ? celloutsig_1_9z : celloutsig_1_6z;
  assign celloutsig_0_8z = celloutsig_0_2z ? celloutsig_0_3z : celloutsig_0_7z;
  assign celloutsig_1_4z = !(celloutsig_1_0z ? celloutsig_1_2z[6] : celloutsig_1_3z);
  assign celloutsig_0_7z = ~(celloutsig_0_6z | celloutsig_0_4z);
  assign celloutsig_0_21z = ~(celloutsig_0_7z | celloutsig_0_6z);
  assign celloutsig_1_5z = celloutsig_1_0z | ~(celloutsig_1_4z);
  assign celloutsig_0_1z = in_data[20] ^ in_data[18];
  reg [2:0] _07_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _07_ <= 3'h0;
    else _07_ <= { celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_7z };
  assign out_data[2:0] = _07_;
  assign celloutsig_0_0z = in_data[46:44] & in_data[62:60];
  assign celloutsig_1_10z = { celloutsig_1_7z[2], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_4z } & in_data[176:166];
  assign celloutsig_0_10z = { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_6z } == in_data[83:80];
  assign celloutsig_1_11z = { celloutsig_1_1z[2], celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_10z } === { celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_1_12z = celloutsig_1_1z === { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_6z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z } === in_data[85:81];
  assign celloutsig_1_0z = in_data[106:102] === in_data[123:119];
  assign celloutsig_1_17z = { celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_13z } >= in_data[184:176];
  assign celloutsig_0_4z = { in_data[87:84], celloutsig_0_3z } >= { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_5z = { in_data[17:14], celloutsig_0_2z } || { in_data[3], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_9z = celloutsig_1_1z < celloutsig_1_7z[3:1];
  assign celloutsig_1_8z = celloutsig_1_2z[3] & ~(celloutsig_1_4z);
  assign celloutsig_0_9z = celloutsig_0_0z[0] & ~(celloutsig_0_0z[0]);
  assign celloutsig_0_14z = celloutsig_0_11z[5] & ~(in_data[62]);
  assign celloutsig_1_3z = in_data[121] & ~(in_data[109]);
  assign celloutsig_1_6z = celloutsig_1_4z & ~(celloutsig_1_1z[0]);
  assign celloutsig_0_3z = { in_data[28:26], celloutsig_0_1z } != in_data[45:42];
  assign celloutsig_1_18z = { in_data[176:169], celloutsig_1_7z, celloutsig_1_17z } != { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_9z };
  assign celloutsig_0_2z = in_data[12:10] != celloutsig_0_0z;
  assign celloutsig_1_19z = ~^ { celloutsig_1_14z[4:0], celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_1_14z = { celloutsig_1_7z, celloutsig_1_12z } >> { celloutsig_1_7z[3:0], celloutsig_1_11z, celloutsig_1_11z };
  assign celloutsig_0_11z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z } >> { in_data[9:1], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_1_1z = { in_data[102], celloutsig_1_0z, celloutsig_1_0z } <<< in_data[109:107];
  assign celloutsig_1_2z = { in_data[140:137], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } - in_data[178:172];
  assign celloutsig_1_7z = { in_data[172:170], celloutsig_1_3z, celloutsig_1_6z } - { celloutsig_1_2z[6:5], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z };
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z };
endmodule
