  **** HLS Build v2025.2 6295257
INFO: [HLS 200-2005] Using work_dir E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn 
INFO: [HLS 200-2176] Writing Vitis IDE component file E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=top.cpp' from hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=test_bench.cpp' from hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/test_bench.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=bgn_inference' from hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xc7z020clg400-2' from hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/vitis-comp.json
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.749 seconds; current allocated memory: 136.496 MB.
INFO: [HLS 200-2191] C-Synthesis will use clang-16 as the compiler
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.792 seconds; current allocated memory: 138.875 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,335 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 265 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 181 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 181 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 183 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 183 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 183 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 183 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 183 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 183 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 183 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 187 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 202 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-131] Inlining function 'hls_popcount(ap_uint<32>)' into 'bgn_inference' (top.cpp:47:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_12_1' is marked as complete unroll implied by the pipeline pragma (top.cpp:12:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_12_1' (top.cpp:12:22) in function 'bgn_inference' completely with a factor of 32 (top.cpp:23:0)
WARNING: [HLS 214-450] Ignore address on register port 'weights_mem' (top.cpp:44:29)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.553 seconds; current allocated memory: 140.902 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 140.902 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 146.258 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 148.141 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 170.293 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'LAYER1'(top.cpp:38:13) and 'VITIS_LOOP_42_1'(top.cpp:42:26) in function 'bgn_inference' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'LAYER2'(top.cpp:61:13) and 'VITIS_LOOP_65_2'(top.cpp:65:26) in function 'bgn_inference' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'LAYER1' (top.cpp:38:13) in function 'bgn_inference'.
INFO: [XFORM 203-541] Flattening a loop nest 'LAYER2' (top.cpp:61:13) in function 'bgn_inference'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 183.344 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bgn_inference' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=bn_calc) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln44) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'LAYER1_VITIS_LOOP_42_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 16, loop 'LAYER1_VITIS_LOOP_42_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 188.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 189.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bgn_inference_Pipeline_LAYER2_VITIS_LOOP_65_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=acc_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'LAYER2_VITIS_LOOP_65_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'LAYER2_VITIS_LOOP_65_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.615 seconds; current allocated memory: 189.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 190.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bgn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 190.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 190.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1' pipeline 'LAYER1_VITIS_LOOP_42_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1/weights_mem_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1/weights_mem_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_5ns_5ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11s_5ns_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1'.
INFO: [RTMG 210-279] Implementing memory 'bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_bn_scale_ROM_1P_BRAM_1R' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_bn_offset_ROM_1P_BRAM_1R' using block ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 194.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bgn_inference_Pipeline_LAYER2_VITIS_LOOP_65_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bgn_inference_Pipeline_LAYER2_VITIS_LOOP_65_2' pipeline 'LAYER2_VITIS_LOOP_65_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6s_31s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bgn_inference_Pipeline_LAYER2_VITIS_LOOP_65_2'.
INFO: [RTMG 210-279] Implementing memory 'bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_65_2_weights_l2_ROM_1P_BRAM_1R' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_65_2_bias_l2_ROM_1P_BRAM_1R' using block ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 200.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bgn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'bgn_inference/input_img' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bgn_inference/weights_mem' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bgn_inference/prediction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bgn_inference' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'prediction', 'input_img' and 'return' to AXI-Lite port CTRL.
WARNING: [RTGEN 206-101] Setting dangling out port 'bgn_inference/weights_mem_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'bgn_inference/weights_mem_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'bgn_inference'.
INFO: [RTMG 210-278] Implementing memory 'bgn_inference_hidden_out_RAM_1P_LUTRAM_1R1W' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 201.297 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.431 seconds; current allocated memory: 205.074 MB.
INFO: [HLS 200-2225] Wrote inferred directives to file E:/source/.ITA/FPGA/7.RAD/zc702_workspace/mnist_mlp_bgn/mnist_mlp_bgn/hls/syn/inferred_directives.ini
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.622 seconds; current allocated memory: 210.535 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for bgn_inference.
INFO: [VLOG 209-307] Generating Verilog RTL for bgn_inference.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 141.09 MHz
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 21.259 seconds; peak allocated memory: 210.609 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 24s
