===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 13.2226 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.8181 ( 23.0%)    3.8181 ( 28.9%)  FIR Parser
    6.9949 ( 42.1%)    4.8724 ( 36.8%)  'firrtl.circuit' Pipeline
    1.4965 (  9.0%)    0.7497 (  5.7%)    'firrtl.module' Pipeline
    1.4939 (  9.0%)    0.7483 (  5.7%)      CSE
    0.0010 (  0.0%)    0.0005 (  0.0%)        (A) DominanceInfo
    0.1012 (  0.6%)    0.1012 (  0.8%)    InferWidths
    0.4673 (  2.8%)    0.4673 (  3.5%)    LowerFIRRTLTypes
    2.7363 ( 16.5%)    1.3728 ( 10.4%)    'firrtl.module' Pipeline
    1.3171 (  7.9%)    0.7062 (  5.3%)      ExpandWhens
    1.4147 (  8.5%)    0.7505 (  5.7%)      Canonicalizer
    0.4244 (  2.6%)    0.4244 (  3.2%)    Inliner
    1.7525 ( 10.5%)    1.7525 ( 13.3%)    IMConstProp
    0.0345 (  0.2%)    0.0345 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    0.9585 (  5.8%)    0.9585 (  7.2%)  LowerFIRRTLToHW
    0.2089 (  1.3%)    0.2089 (  1.6%)  HWMemSimImpl
    2.1873 ( 13.2%)    1.0939 (  8.3%)  'hw.module' Pipeline
    0.0568 (  0.3%)    0.0296 (  0.2%)    HWCleanup
    0.8435 (  5.1%)    0.4486 (  3.4%)    CSE
    0.0014 (  0.0%)    0.0008 (  0.0%)      (A) DominanceInfo
    1.2792 (  7.7%)    0.6647 (  5.0%)    Canonicalizer
    0.3845 (  2.3%)    0.3845 (  2.9%)  HWLegalizeNames
    0.3593 (  2.2%)    0.1803 (  1.4%)  'hw.module' Pipeline
    0.3556 (  2.1%)    0.1785 (  1.4%)    PrettifyVerilog
    1.6958 ( 10.2%)    1.6958 ( 12.8%)  Output
    0.0060 (  0.0%)    0.0060 (  0.0%)  Rest
   16.6176 (100.0%)   13.2226 (100.0%)  Total

{
  totalTime: 13.258,
  maxMemory: 775487488
}
