{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1466642121143 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1466642121145 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 22 21:35:20 2016 " "Processing started: Wed Jun 22 21:35:20 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1466642121145 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1466642121145 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gcd_behavioral -c gcd_behavioral " "Command: quartus_map --read_settings_files=on --write_settings_files=off gcd_behavioral -c gcd_behavioral" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1466642121146 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1466642121746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/gcd_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/gcd_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 gcd_top " "Found entity 1: gcd_top" {  } { { "../gcd_top.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/gcd_top.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466642121892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466642121892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/gcd_engine.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/gcd_engine.v" { { "Info" "ISGN_ENTITY_NAME" "1 gcd_engine " "Found entity 1: gcd_engine" {  } { { "../gcd_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/gcd_engine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466642121894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466642121894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/hex_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/hex_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "../hex_to_7seg.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/hex_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466642121896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466642121896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/bin_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/bin_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd " "Found entity 1: bin_to_bcd" {  } { { "../bin_to_bcd.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/bin_to_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466642121897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466642121897 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "gcd_top " "Elaborating entity \"gcd_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1466642121995 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 gcd_top.v(48) " "Verilog HDL assignment warning at gcd_top.v(48): truncated value with size 32 to match size of target (10)" {  } { { "../gcd_top.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/gcd_top.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466642122000 "|gcd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 gcd_top.v(95) " "Verilog HDL assignment warning at gcd_top.v(95): truncated value with size 32 to match size of target (7)" {  } { { "../gcd_top.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/gcd_top.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466642122000 "|gcd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 gcd_top.v(96) " "Verilog HDL assignment warning at gcd_top.v(96): truncated value with size 32 to match size of target (7)" {  } { { "../gcd_top.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/gcd_top.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466642122000 "|gcd_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_bcd bin_to_bcd:bin_to_bcd_01 " "Elaborating entity \"bin_to_bcd\" for hierarchy \"bin_to_bcd:bin_to_bcd_01\"" {  } { { "../gcd_top.v" "bin_to_bcd_01" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/gcd_top.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466642122004 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin_to_bcd.v(16) " "Verilog HDL assignment warning at bin_to_bcd.v(16): truncated value with size 32 to match size of target (4)" {  } { { "../bin_to_bcd.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/bin_to_bcd.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466642122005 "|gcd_top|bin_to_bcd:bin_to_bcd_01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin_to_bcd.v(14) " "Verilog HDL assignment warning at bin_to_bcd.v(14): truncated value with size 32 to match size of target (4)" {  } { { "../bin_to_bcd.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/bin_to_bcd.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466642122006 "|gcd_top|bin_to_bcd:bin_to_bcd_01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_7seg hex_to_7seg:hex_to_7seg_01 " "Elaborating entity \"hex_to_7seg\" for hierarchy \"hex_to_7seg:hex_to_7seg_01\"" {  } { { "../gcd_top.v" "hex_to_7seg_01" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/gcd_top.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466642122008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gcd_engine gcd_engine:gcd_engine_01 " "Elaborating entity \"gcd_engine\" for hierarchy \"gcd_engine:gcd_engine_01\"" {  } { { "../gcd_top.v" "gcd_engine_01" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/gcd_top.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466642122022 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "start gcd_engine.v(38) " "Verilog HDL Always Construct warning at gcd_engine.v(38): variable \"start\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../gcd_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/gcd_engine.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1466642122026 "|gcd_top|gcd_engine:gcd_engine_01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a_in gcd_engine.v(39) " "Verilog HDL Always Construct warning at gcd_engine.v(39): variable \"a_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../gcd_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/gcd_engine.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1466642122026 "|gcd_top|gcd_engine:gcd_engine_01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b_in gcd_engine.v(40) " "Verilog HDL Always Construct warning at gcd_engine.v(40): variable \"b_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../gcd_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/gcd_engine.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1466642122026 "|gcd_top|gcd_engine:gcd_engine_01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "swap gcd_engine.v(32) " "Verilog HDL Always Construct warning at gcd_engine.v(32): inferring latch(es) for variable \"swap\", which holds its previous value in one or more paths through the always construct" {  } { { "../gcd_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/gcd_engine.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466642122027 "|gcd_top|gcd_engine:gcd_engine_01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r gcd_engine.v(32) " "Verilog HDL Always Construct warning at gcd_engine.v(32): inferring latch(es) for variable \"r\", which holds its previous value in one or more paths through the always construct" {  } { { "../gcd_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/gcd_engine.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1466642122027 "|gcd_top|gcd_engine:gcd_engine_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[0\] gcd_engine.v(32) " "Inferred latch for \"r\[0\]\" at gcd_engine.v(32)" {  } { { "../gcd_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/gcd_engine.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466642122029 "|gcd_top|gcd_engine:gcd_engine_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[1\] gcd_engine.v(32) " "Inferred latch for \"r\[1\]\" at gcd_engine.v(32)" {  } { { "../gcd_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/gcd_engine.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466642122029 "|gcd_top|gcd_engine:gcd_engine_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[2\] gcd_engine.v(32) " "Inferred latch for \"r\[2\]\" at gcd_engine.v(32)" {  } { { "../gcd_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/gcd_engine.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466642122029 "|gcd_top|gcd_engine:gcd_engine_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[3\] gcd_engine.v(32) " "Inferred latch for \"r\[3\]\" at gcd_engine.v(32)" {  } { { "../gcd_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/gcd_engine.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466642122029 "|gcd_top|gcd_engine:gcd_engine_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[4\] gcd_engine.v(32) " "Inferred latch for \"r\[4\]\" at gcd_engine.v(32)" {  } { { "../gcd_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/gcd_engine.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466642122030 "|gcd_top|gcd_engine:gcd_engine_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[5\] gcd_engine.v(32) " "Inferred latch for \"r\[5\]\" at gcd_engine.v(32)" {  } { { "../gcd_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/gcd_engine.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466642122030 "|gcd_top|gcd_engine:gcd_engine_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[6\] gcd_engine.v(32) " "Inferred latch for \"r\[6\]\" at gcd_engine.v(32)" {  } { { "../gcd_engine.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/gcd_engine.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466642122030 "|gcd_top|gcd_engine:gcd_engine_01"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "../gcd_top.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/gcd_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466642123605 "|gcd_top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "../gcd_top.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/gcd_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466642123605 "|gcd_top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "../gcd_top.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/gcd_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466642123605 "|gcd_top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "../gcd_top.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/gcd_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466642123605 "|gcd_top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "../gcd_top.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/gcd_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466642123605 "|gcd_top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "../gcd_top.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/gcd_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466642123605 "|gcd_top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "../gcd_top.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/gcd_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466642123605 "|gcd_top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "../gcd_top.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/gcd_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466642123605 "|gcd_top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "../gcd_top.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/gcd_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466642123605 "|gcd_top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "../gcd_top.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/gcd_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466642123605 "|gcd_top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "../gcd_top.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/gcd_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466642123605 "|gcd_top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "../gcd_top.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/gcd_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466642123605 "|gcd_top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "../gcd_top.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/gcd_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466642123605 "|gcd_top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "../gcd_top.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/gcd_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466642123605 "|gcd_top|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1466642123605 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1466642123946 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1466642124411 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466642124411 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "../gcd_top.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/gcd_top.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466642125172 "|gcd_top|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "../gcd_top.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/gcd_top.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466642125172 "|gcd_top|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "../gcd_top.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/gcd_top.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466642125172 "|gcd_top|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "../gcd_top.v" "" { Text "/home/chris/work/ufmg/isl/labs/lab03_2016-1/src/gcd_behavioral/gcd_top.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466642125172 "|gcd_top|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1466642125172 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "281 " "Implemented 281 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1466642125173 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1466642125173 ""} { "Info" "ICUT_CUT_TM_LCELLS" "205 " "Implemented 205 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1466642125173 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1466642125173 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "609 " "Peak virtual memory: 609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1466642125191 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 22 21:35:25 2016 " "Processing ended: Wed Jun 22 21:35:25 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1466642125191 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1466642125191 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1466642125191 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1466642125191 ""}
