#ifndef __CUIF_WCDMA_HRXBRP_CUIF_H__
#define __CUIF_WCDMA_HRXBRP_CUIF_H__

#ifndef INCLUDE_DSP_HEADER_MACRO_INNER_BRP
	#error "Please include CUIF_WCDMA_HRXBRP_c_header.h via dsp_header_define_inner_brp_macro.h"
#endif

#include "kal_public.h"
#include "dsp_header_define_cuif_inner_brp.h"

#define HRXBRP_FW_CBRP_SERV_CELL_FB_OFFSET                            ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_FW_CBRP_SERV_CELL_FB_OFFSET)))
#define HRXBRP_FW_CBRP_SERV_CELL_START                                ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_FW_CBRP_SERV_CELL_START)))
#define HRXBRP_FW_CBRP_SERV_CELL_STOP                                 ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_FW_CBRP_SERV_CELL_STOP)))
#define HRXBRP_FW_SCCH_RRC_STATE                                      ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_FW_SCCH_RRC_STATE)))
#define HRXBRP_FW_EPCH_SUBF_NUM                                       ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_FW_EPCH_SUBF_NUM)))
#define HRXBRP_FW_CBRP_TARGETCELL_FB_OFFSET                           ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_FW_CBRP_TARGETCELL_FB_OFFSET)))
#define HRXBRP_FW_CBRP_TARGETCELL_START                               ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_FW_CBRP_TARGETCELL_START)))
#define HRXBRP_FW_CBRP_TARGETCELL_STOP                                ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_FW_CBRP_TARGETCELL_STOP)))
#define HRXBRP_FW_CBRP_SERV_CELL_SCCH_EN                              ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_FW_CBRP_SERV_CELL_SCCH_EN)))
#define HRXBRP_SCCH_TRACK_DISABLE                                     ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_SCCH_TRACK_DISABLE)))
#define HRXBRP_SCCH_REINIT                                            ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_SCCH_REINIT)))
#define HRXBRP_ACK_NACK_RESET                                         ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_ACK_NACK_RESET)))
#define HRXBRP_ACK_NACK_REP_NUM                                       ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_ACK_NACK_REP_NUM)))
#define HRXBRP_INACT_ABORT_SUBFk(i)                                   ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_INACT_ABORT_SUBFk[i])))
#define HRXBRP_FW_HS_SUBFCFG_SUBFk(i)                                 ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_FW_HS_SUBFCFG_SUBFk[i])))
#define HRXBRP_SCCH_GAP_IND_PC                                        ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_SCCH_GAP_IND_PC)))
#define HRXBRP_LESS_FRAME_CTRL                                        ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_LESS_FRAME_CTRL)))
#define HRXBRP_LESS_SUBFk_CTRL(i)                                     ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_LESS_SUBFk_CTRL[i])))
#define HRXBRP_NC_FRAME_CTRL                                          ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_NC_FRAME_CTRL)))
#define HRXBRP_SCCH_GAP_IND_NC                                        ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_SCCH_GAP_IND_NC)))
#define HRXBRP_SCm_FRAME_CTRL(i)                                      ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_SCm_FRAME_CTRL[i])))
#define HRXBRP_SCCH_REINIT_SCm(i)                                     ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_SCCH_REINIT_SCm[i])))
#define HRXBRP_ACK_NACK_RESET_SCm(i)                                  ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_ACK_NACK_RESET_SCm[i])))
#define HRXBRP_RE_CONFIG_SUBFk_CON_SCm(i)                             ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_RE_CONFIG_SUBFk_CON_SCm[i])))
#define HRXBRP_INACT_ABORT_SCm_SUBFk(i)                               ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_INACT_ABORT_SCm_SUBFk[i])))
#define HRXBRP_SCCH_GAP_IND_SCm(i)                                    ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_SCCH_GAP_IND_SCm[i])))
#define HRXBRP_R7_CTRL                                                ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_R7_CTRL)))
#define HRXBRP_RNTI_CTRL                                              ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_RNTI_CTRL)))
#define HRXBRP_H_RNTI0                                                ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_H_RNTI0)))
#define HRXBRP_H_RNTI1                                                ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_H_RNTI1)))
#define HRXBRP_BCCH_RNTI                                              ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_BCCH_RNTI)))
#define HRXBRP_CLR_ID_FIFO                                            ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_CLR_ID_FIFO)))
#define HRXBRP_FLUSH_HARQ                                             ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_FLUSH_HARQ)))
#define HRXBRP_DSCH_CON                                               ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_DSCH_CON)))
#define HRXBRP_H_RNTI_NC                                              ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_H_RNTI_NC)))
#define HRXBRP_R7_CTRL_SCm(i)                                         ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_R7_CTRL_SCm[i])))
#define HRXBRP_H_RNTI_SCm(i)                                          ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_H_RNTI_SCm[i])))
#define HRXBRP_CLR_ID_FIFO_SCm(i)                                     ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_CLR_ID_FIFO_SCm[i])))
#define HRXBRP_FLUSH_HARQ_SCm(i)                                      ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_FLUSH_HARQ_SCm[i])))
#define HRXBRP_LM_TBS(i)                                              ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_LM_TBS[i])))
#define HRXBRP_TURBO_EQ_FRAME_CTRL                                    ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_TURBO_EQ_FRAME_CTRL)))
#define HRXBRP_EXT_HARQ_START_ADDR                                    ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_EXT_HARQ_START_ADDR)))
#define HRXBRP_HDA_ADDR_PC_LESS(i)                                    ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_HDA_ADDR_PC_LESS[i])))
#define HRXBRP_NIR(i)                                                 ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_NIR[i])))
#define HRXBRP_HDA_ADDRk_PC_PROm(i)                                   ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_HDA_ADDRk_PC_PROm[i])))
#define HRXBRP_NIR_SCm_PROk(i)                                        ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_NIR_SCm_PROk[i])))
#define HRXBRP_HDA_ADDR_SCm_PROk(i)                                   ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_HDA_ADDR_SCm_PROk[i])))
#define HRXBRP_FW_CBRP_AGCH_FB_OFFSET                                 ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_FW_CBRP_AGCH_FB_OFFSET)))
#define HRXBRP_FW_CBRP_AGCH_START                                     ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_FW_CBRP_AGCH_START)))
#define HRXBRP_FW_CBRP_AGCH_STOP                                      ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_FW_CBRP_AGCH_STOP)))
#define HRXBRP_FW_AGCH_RRC_STATE                                      ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_FW_AGCH_RRC_STATE)))
#define HRXBRP_FW_AGCHm_RX_GATED_SUBFk(i)                             ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_FW_AGCHm_RX_GATED_SUBFk[i])))
#define HRXBRP_AGCHm_GAP_VEC(i)                                       ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_AGCHm_GAP_VEC[i])))
#define HRXBRP_AGCH_TTI                                               ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_AGCH_TTI)))
#define HRXBRP_AGCH_LATCH_SLT                                         ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_AGCH_LATCH_SLT)))
#define HRXBRP_AGCHm_ERNTI_P(i)                                       ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_AGCHm_ERNTI_P[i])))
#define HRXBRP_AGCHm_ERNTI_S(i)                                       ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_AGCHm_ERNTI_S[i])))
#define HRXBRP_AUTON_GAP_IND                                          ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_AUTON_GAP_IND)))
#define HRXBRP_TRC_EMI_BUF_SIZE                                       ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_TRC_EMI_BUF_SIZE)))
#define HRXBRP_TRC_EMI_BUF_BASE_ADDR                                  ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_TRC_EMI_BUF_BASE_ADDR)))
#define HRXBRP_TRC_CFG                                                ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_TRC_CFG)))
#define HRXBRP_TRC_EMI_BANDWIDTH_CON                                  ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_TRC_EMI_BANDWIDTH_CON)))
#define HRXBRP_SCCH_STS_SUBFk(i)                                      ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_SCCH_STS_SUBFk[i])))
#define HRXBRP_R7_STS_SUBFk(i)                                        ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_R7_STS_SUBFk[i])))
#define HRXBRP_SCCH_R8_STS_SUBFk(i)                                   ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_SCCH_R8_STS_SUBFk[i])))
#define HRXBRP_DSCH_STS_SUBFk(i)                                      ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_DSCH_STS_SUBFk[i])))
#define HRXBRP_HDA_OUT_ADR_PC_SUBFk(i)                                ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_HDA_OUT_ADR_PC_SUBFk[i])))
#define HRXBRP_HDA_OUT_IDX_PC_SUBFk(i)                                ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_HDA_OUT_IDX_PC_SUBFk[i])))
#define HRXBRP_SCCH_STS_NC_SUBFk(i)                                   ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_SCCH_STS_NC_SUBFk[i])))
#define HRXBRP_SCCH_STS_SCm_SUBFk(i)                                  ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_SCCH_STS_SCm_SUBFk[i])))
#define HRXBRP_R7_STS_SCm_SUBFk(i)                                    ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_R7_STS_SCm_SUBFk[i])))
#define HRXBRP_DSCH_STS_SCm_SUBFk(i)                                  ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_DSCH_STS_SCm_SUBFk[i])))
#define HRXBRP_HDA_OUT_ADR_SCm_SUBFk(i)                               ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_HDA_OUT_ADR_SCm_SUBFk[i])))
#define HRXBRP_HDA_OUT_IDX_SCm_SUBFk(i)                               ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_HDA_OUT_IDX_SCm_SUBFk[i])))
#define HRXBRP_AGCHm_DEC_STA(i)                                       ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_AGCHm_DEC_STA[i])))
#define HRXBRP_AGCHm_ENERGY(i)                                        ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_AGCHm_ENERGY[i])))
#define HRXBRP_AGCHm_S_VALUE(i)                                       ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_AGCHm_S_VALUE[i])))
#define HRXBRP_AGCHm_RSLT(i)                                          ((volatile kal_uint32*)(((kal_uint32)(CUIF_WCDMA_HRXBRP)) + offsetof(CUIF_WCDMA_HRXBRP_REGS, CUIF_HRXBRP_AGCHm_RSLT[i])))

#define M_HRXBRP_FW_CBRP_SERV_CELL_FB_OFFSET_RD()                     REG_READ(HRXBRP_FW_CBRP_SERV_CELL_FB_OFFSET)
#define M_HRXBRP_FW_CBRP_SERV_CELL_START_RD()                         REG_READ(HRXBRP_FW_CBRP_SERV_CELL_START)
#define M_HRXBRP_FW_CBRP_SERV_CELL_STOP_RD()                          REG_READ(HRXBRP_FW_CBRP_SERV_CELL_STOP)
#define M_HRXBRP_FW_SCCH_RRC_STATE_RD()                               REG_READ(HRXBRP_FW_SCCH_RRC_STATE)
#define M_HRXBRP_FW_EPCH_SUBF_NUM_RD()                                REG_READ(HRXBRP_FW_EPCH_SUBF_NUM)
#define M_HRXBRP_FW_CBRP_TARGETCELL_FB_OFFSET_RD()                    REG_READ(HRXBRP_FW_CBRP_TARGETCELL_FB_OFFSET)
#define M_HRXBRP_FW_CBRP_TARGETCELL_START_RD()                        REG_READ(HRXBRP_FW_CBRP_TARGETCELL_START)
#define M_HRXBRP_FW_CBRP_TARGETCELL_STOP_RD()                         REG_READ(HRXBRP_FW_CBRP_TARGETCELL_STOP)
#define M_HRXBRP_FW_CBRP_SERV_CELL_SCCH_EN_RD()                       REG_READ(HRXBRP_FW_CBRP_SERV_CELL_SCCH_EN)
#define M_HRXBRP_SCCH_TRACK_DISABLE_RD()                              REG_READ(HRXBRP_SCCH_TRACK_DISABLE)
#define M_HRXBRP_SCCH_REINIT_RD()                                     REG_READ(HRXBRP_SCCH_REINIT)
#define M_HRXBRP_ACK_NACK_RESET_RD()                                  REG_READ(HRXBRP_ACK_NACK_RESET)
#define M_HRXBRP_ACK_NACK_REP_NUM_RD()                                REG_READ(HRXBRP_ACK_NACK_REP_NUM)
#define M_HRXBRP_INACT_ABORT_SUBFk_RD(i)                              REG_READ(HRXBRP_INACT_ABORT_SUBFk(i))
#define M_HRXBRP_FW_HS_SUBFCFG_SUBFk_RD(i)                            REG_READ(HRXBRP_FW_HS_SUBFCFG_SUBFk(i))
#define M_HRXBRP_SCCH_GAP_IND_PC_RD()                                 REG_READ(HRXBRP_SCCH_GAP_IND_PC)
#define M_HRXBRP_LESS_FRAME_CTRL_RD()                                 REG_READ(HRXBRP_LESS_FRAME_CTRL)
#define M_HRXBRP_LESS_SUBFk_CTRL_RD(i)                                REG_READ(HRXBRP_LESS_SUBFk_CTRL(i))
#define M_HRXBRP_NC_FRAME_CTRL_RD()                                   REG_READ(HRXBRP_NC_FRAME_CTRL)
#define M_HRXBRP_SCCH_GAP_IND_NC_RD()                                 REG_READ(HRXBRP_SCCH_GAP_IND_NC)
#define M_HRXBRP_SCm_FRAME_CTRL_RD(i)                                 REG_READ(HRXBRP_SCm_FRAME_CTRL(i))
#define M_HRXBRP_SCCH_REINIT_SCm_RD(i)                                REG_READ(HRXBRP_SCCH_REINIT_SCm(i))
#define M_HRXBRP_ACK_NACK_RESET_SCm_RD(i)                             REG_READ(HRXBRP_ACK_NACK_RESET_SCm(i))
#define M_HRXBRP_RE_CONFIG_SUBFk_CON_SCm_RD(i)                        REG_READ(HRXBRP_RE_CONFIG_SUBFk_CON_SCm(i))
#define M_HRXBRP_INACT_ABORT_SCm_SUBFk_RD(i)                          REG_READ(HRXBRP_INACT_ABORT_SCm_SUBFk(i))
#define M_HRXBRP_SCCH_GAP_IND_SCm_RD(i)                               REG_READ(HRXBRP_SCCH_GAP_IND_SCm(i))
#define M_HRXBRP_R7_CTRL_RD()                                         REG_READ(HRXBRP_R7_CTRL)
#define M_HRXBRP_RNTI_CTRL_RD()                                       REG_READ(HRXBRP_RNTI_CTRL)
#define M_HRXBRP_H_RNTI0_RD()                                         REG_READ(HRXBRP_H_RNTI0)
#define M_HRXBRP_H_RNTI1_RD()                                         REG_READ(HRXBRP_H_RNTI1)
#define M_HRXBRP_BCCH_RNTI_RD()                                       REG_READ(HRXBRP_BCCH_RNTI)
#define M_HRXBRP_CLR_ID_FIFO_RD()                                     REG_READ(HRXBRP_CLR_ID_FIFO)
#define M_HRXBRP_FLUSH_HARQ_RD()                                      REG_READ(HRXBRP_FLUSH_HARQ)
#define M_HRXBRP_DSCH_CON_RD()                                        REG_READ(HRXBRP_DSCH_CON)
#define M_HRXBRP_H_RNTI_NC_RD()                                       REG_READ(HRXBRP_H_RNTI_NC)
#define M_HRXBRP_R7_CTRL_SCm_RD(i)                                    REG_READ(HRXBRP_R7_CTRL_SCm(i))
#define M_HRXBRP_H_RNTI_SCm_RD(i)                                     REG_READ(HRXBRP_H_RNTI_SCm(i))
#define M_HRXBRP_CLR_ID_FIFO_SCm_RD(i)                                REG_READ(HRXBRP_CLR_ID_FIFO_SCm(i))
#define M_HRXBRP_FLUSH_HARQ_SCm_RD(i)                                 REG_READ(HRXBRP_FLUSH_HARQ_SCm(i))
#define M_HRXBRP_LM_TBS_RD(i)                                         REG_READ(HRXBRP_LM_TBS(i))
#define M_HRXBRP_TURBO_EQ_FRAME_CTRL_RD()                             REG_READ(HRXBRP_TURBO_EQ_FRAME_CTRL)
#define M_HRXBRP_EXT_HARQ_START_ADDR_RD()                             REG_READ(HRXBRP_EXT_HARQ_START_ADDR)
#define M_HRXBRP_HDA_ADDR_PC_LESS_RD(i)                               REG_READ(HRXBRP_HDA_ADDR_PC_LESS(i))
#define M_HRXBRP_NIR_RD(i)                                            REG_READ(HRXBRP_NIR(i))
#define M_HRXBRP_HDA_ADDRk_PC_PROm_RD(i)                              REG_READ(HRXBRP_HDA_ADDRk_PC_PROm(i))
#define M_HRXBRP_NIR_SCm_PROk_RD(i)                                   REG_READ(HRXBRP_NIR_SCm_PROk(i))
#define M_HRXBRP_HDA_ADDR_SCm_PROk_RD(i)                              REG_READ(HRXBRP_HDA_ADDR_SCm_PROk(i))
#define M_HRXBRP_FW_CBRP_AGCH_FB_OFFSET_RD()                          REG_READ(HRXBRP_FW_CBRP_AGCH_FB_OFFSET)
#define M_HRXBRP_FW_CBRP_AGCH_START_RD()                              REG_READ(HRXBRP_FW_CBRP_AGCH_START)
#define M_HRXBRP_FW_CBRP_AGCH_STOP_RD()                               REG_READ(HRXBRP_FW_CBRP_AGCH_STOP)
#define M_HRXBRP_FW_AGCH_RRC_STATE_RD()                               REG_READ(HRXBRP_FW_AGCH_RRC_STATE)
#define M_HRXBRP_FW_AGCHm_RX_GATED_SUBFk_RD(i)                        REG_READ(HRXBRP_FW_AGCHm_RX_GATED_SUBFk(i))
#define M_HRXBRP_AGCHm_GAP_VEC_RD(i)                                  REG_READ(HRXBRP_AGCHm_GAP_VEC(i))
#define M_HRXBRP_AGCH_TTI_RD()                                        REG_READ(HRXBRP_AGCH_TTI)
#define M_HRXBRP_AGCH_LATCH_SLT_RD()                                  REG_READ(HRXBRP_AGCH_LATCH_SLT)
#define M_HRXBRP_AGCHm_ERNTI_P_RD(i)                                  REG_READ(HRXBRP_AGCHm_ERNTI_P(i))
#define M_HRXBRP_AGCHm_ERNTI_S_RD(i)                                  REG_READ(HRXBRP_AGCHm_ERNTI_S(i))
#define M_HRXBRP_AUTON_GAP_IND_RD()                                   REG_READ(HRXBRP_AUTON_GAP_IND)
#define M_HRXBRP_TRC_EMI_BUF_SIZE_RD()                                REG_READ(HRXBRP_TRC_EMI_BUF_SIZE)
#define M_HRXBRP_TRC_EMI_BUF_BASE_ADDR_RD()                           REG_READ(HRXBRP_TRC_EMI_BUF_BASE_ADDR)
#define M_HRXBRP_TRC_CFG_RD()                                         REG_READ(HRXBRP_TRC_CFG)
#define M_HRXBRP_TRC_EMI_BANDWIDTH_CON_RD()                           REG_READ(HRXBRP_TRC_EMI_BANDWIDTH_CON)
#define M_HRXBRP_SCCH_STS_SUBFk_RD(i)                                 REG_READ(HRXBRP_SCCH_STS_SUBFk(i))
#define M_HRXBRP_R7_STS_SUBFk_RD(i)                                   REG_READ(HRXBRP_R7_STS_SUBFk(i))
#define M_HRXBRP_SCCH_R8_STS_SUBFk_RD(i)                              REG_READ(HRXBRP_SCCH_R8_STS_SUBFk(i))
#define M_HRXBRP_DSCH_STS_SUBFk_RD(i)                                 REG_READ(HRXBRP_DSCH_STS_SUBFk(i))
#define M_HRXBRP_HDA_OUT_ADR_PC_SUBFk_RD(i)                           REG_READ(HRXBRP_HDA_OUT_ADR_PC_SUBFk(i))
#define M_HRXBRP_HDA_OUT_IDX_PC_SUBFk_RD(i)                           REG_READ(HRXBRP_HDA_OUT_IDX_PC_SUBFk(i))
#define M_HRXBRP_SCCH_STS_NC_SUBFk_RD(i)                              REG_READ(HRXBRP_SCCH_STS_NC_SUBFk(i))
#define M_HRXBRP_SCCH_STS_SCm_SUBFk_RD(i)                             REG_READ(HRXBRP_SCCH_STS_SCm_SUBFk(i))
#define M_HRXBRP_R7_STS_SCm_SUBFk_RD(i)                               REG_READ(HRXBRP_R7_STS_SCm_SUBFk(i))
#define M_HRXBRP_DSCH_STS_SCm_SUBFk_RD(i)                             REG_READ(HRXBRP_DSCH_STS_SCm_SUBFk(i))
#define M_HRXBRP_HDA_OUT_ADR_SCm_SUBFk_RD(i)                          REG_READ(HRXBRP_HDA_OUT_ADR_SCm_SUBFk(i))
#define M_HRXBRP_HDA_OUT_IDX_SCm_SUBFk_RD(i)                          REG_READ(HRXBRP_HDA_OUT_IDX_SCm_SUBFk(i))
#define M_HRXBRP_AGCHm_DEC_STA_RD(i)                                  REG_READ(HRXBRP_AGCHm_DEC_STA(i))
#define M_HRXBRP_AGCHm_ENERGY_RD(i)                                   REG_READ(HRXBRP_AGCHm_ENERGY(i))
#define M_HRXBRP_AGCHm_S_VALUE_RD(i)                                  REG_READ(HRXBRP_AGCHm_S_VALUE(i))
#define M_HRXBRP_AGCHm_RSLT_RD(i)                                     REG_READ(HRXBRP_AGCHm_RSLT(i))

#define M_HRXBRP_FW_CBRP_SERV_CELL_FB_OFFSET_WR(reg)                  REG_WRITE(HRXBRP_FW_CBRP_SERV_CELL_FB_OFFSET, reg)
#define M_HRXBRP_FW_CBRP_SERV_CELL_START_WR(reg)                      REG_WRITE(HRXBRP_FW_CBRP_SERV_CELL_START, reg)
#define M_HRXBRP_FW_CBRP_SERV_CELL_STOP_WR(reg)                       REG_WRITE(HRXBRP_FW_CBRP_SERV_CELL_STOP, reg)
#define M_HRXBRP_FW_SCCH_RRC_STATE_WR(reg)                            REG_WRITE(HRXBRP_FW_SCCH_RRC_STATE, reg)
#define M_HRXBRP_FW_EPCH_SUBF_NUM_WR(reg)                             REG_WRITE(HRXBRP_FW_EPCH_SUBF_NUM, reg)
#define M_HRXBRP_FW_CBRP_TARGETCELL_FB_OFFSET_WR(reg)                 REG_WRITE(HRXBRP_FW_CBRP_TARGETCELL_FB_OFFSET, reg)
#define M_HRXBRP_FW_CBRP_TARGETCELL_START_WR(reg)                     REG_WRITE(HRXBRP_FW_CBRP_TARGETCELL_START, reg)
#define M_HRXBRP_FW_CBRP_TARGETCELL_STOP_WR(reg)                      REG_WRITE(HRXBRP_FW_CBRP_TARGETCELL_STOP, reg)
#define M_HRXBRP_FW_CBRP_SERV_CELL_SCCH_EN_WR(reg)                    REG_WRITE(HRXBRP_FW_CBRP_SERV_CELL_SCCH_EN, reg)
#define M_HRXBRP_SCCH_TRACK_DISABLE_WR(reg)                           REG_WRITE(HRXBRP_SCCH_TRACK_DISABLE, reg)
#define M_HRXBRP_SCCH_REINIT_WR(reg)                                  REG_WRITE(HRXBRP_SCCH_REINIT, reg)
#define M_HRXBRP_ACK_NACK_RESET_WR(reg)                               REG_WRITE(HRXBRP_ACK_NACK_RESET, reg)
#define M_HRXBRP_ACK_NACK_REP_NUM_WR(reg)                             REG_WRITE(HRXBRP_ACK_NACK_REP_NUM, reg)
#define M_HRXBRP_INACT_ABORT_SUBFk_WR(i, reg)                         REG_WRITE(HRXBRP_INACT_ABORT_SUBFk(i), reg)
#define M_HRXBRP_FW_HS_SUBFCFG_SUBFk_WR(i, reg)                       REG_WRITE(HRXBRP_FW_HS_SUBFCFG_SUBFk(i), reg)
#define M_HRXBRP_SCCH_GAP_IND_PC_WR(reg)                              REG_WRITE(HRXBRP_SCCH_GAP_IND_PC, reg)
#define M_HRXBRP_LESS_FRAME_CTRL_WR(reg)                              REG_WRITE(HRXBRP_LESS_FRAME_CTRL, reg)
#define M_HRXBRP_LESS_SUBFk_CTRL_WR(i, reg)                           REG_WRITE(HRXBRP_LESS_SUBFk_CTRL(i), reg)
#define M_HRXBRP_NC_FRAME_CTRL_WR(reg)                                REG_WRITE(HRXBRP_NC_FRAME_CTRL, reg)
#define M_HRXBRP_SCCH_GAP_IND_NC_WR(reg)                              REG_WRITE(HRXBRP_SCCH_GAP_IND_NC, reg)
#define M_HRXBRP_SCm_FRAME_CTRL_WR(i, reg)                            REG_WRITE(HRXBRP_SCm_FRAME_CTRL(i), reg)
#define M_HRXBRP_SCCH_REINIT_SCm_WR(i, reg)                           REG_WRITE(HRXBRP_SCCH_REINIT_SCm(i), reg)
#define M_HRXBRP_ACK_NACK_RESET_SCm_WR(i, reg)                        REG_WRITE(HRXBRP_ACK_NACK_RESET_SCm(i), reg)
#define M_HRXBRP_RE_CONFIG_SUBFk_CON_SCm_WR(i, reg)                   REG_WRITE(HRXBRP_RE_CONFIG_SUBFk_CON_SCm(i), reg)
#define M_HRXBRP_INACT_ABORT_SCm_SUBFk_WR(i, reg)                     REG_WRITE(HRXBRP_INACT_ABORT_SCm_SUBFk(i), reg)
#define M_HRXBRP_SCCH_GAP_IND_SCm_WR(i, reg)                          REG_WRITE(HRXBRP_SCCH_GAP_IND_SCm(i), reg)
#define M_HRXBRP_R7_CTRL_WR(reg)                                      REG_WRITE(HRXBRP_R7_CTRL, reg)
#define M_HRXBRP_RNTI_CTRL_WR(reg)                                    REG_WRITE(HRXBRP_RNTI_CTRL, reg)
#define M_HRXBRP_H_RNTI0_WR(reg)                                      REG_WRITE(HRXBRP_H_RNTI0, reg)
#define M_HRXBRP_H_RNTI1_WR(reg)                                      REG_WRITE(HRXBRP_H_RNTI1, reg)
#define M_HRXBRP_BCCH_RNTI_WR(reg)                                    REG_WRITE(HRXBRP_BCCH_RNTI, reg)
#define M_HRXBRP_CLR_ID_FIFO_WR(reg)                                  REG_WRITE(HRXBRP_CLR_ID_FIFO, reg)
#define M_HRXBRP_FLUSH_HARQ_WR(reg)                                   REG_WRITE(HRXBRP_FLUSH_HARQ, reg)
#define M_HRXBRP_DSCH_CON_WR(reg)                                     REG_WRITE(HRXBRP_DSCH_CON, reg)
#define M_HRXBRP_H_RNTI_NC_WR(reg)                                    REG_WRITE(HRXBRP_H_RNTI_NC, reg)
#define M_HRXBRP_R7_CTRL_SCm_WR(i, reg)                               REG_WRITE(HRXBRP_R7_CTRL_SCm(i), reg)
#define M_HRXBRP_H_RNTI_SCm_WR(i, reg)                                REG_WRITE(HRXBRP_H_RNTI_SCm(i), reg)
#define M_HRXBRP_CLR_ID_FIFO_SCm_WR(i, reg)                           REG_WRITE(HRXBRP_CLR_ID_FIFO_SCm(i), reg)
#define M_HRXBRP_FLUSH_HARQ_SCm_WR(i, reg)                            REG_WRITE(HRXBRP_FLUSH_HARQ_SCm(i), reg)
#define M_HRXBRP_LM_TBS_WR(i, reg)                                    REG_WRITE(HRXBRP_LM_TBS(i), reg)
#define M_HRXBRP_TURBO_EQ_FRAME_CTRL_WR(reg)                          REG_WRITE(HRXBRP_TURBO_EQ_FRAME_CTRL, reg)
#define M_HRXBRP_EXT_HARQ_START_ADDR_WR(reg)                          REG_WRITE(HRXBRP_EXT_HARQ_START_ADDR, reg)
#define M_HRXBRP_HDA_ADDR_PC_LESS_WR(i, reg)                          REG_WRITE(HRXBRP_HDA_ADDR_PC_LESS(i), reg)
#define M_HRXBRP_NIR_WR(i, reg)                                       REG_WRITE(HRXBRP_NIR(i), reg)
#define M_HRXBRP_HDA_ADDRk_PC_PROm_WR(i, reg)                         REG_WRITE(HRXBRP_HDA_ADDRk_PC_PROm(i), reg)
#define M_HRXBRP_NIR_SCm_PROk_WR(i, reg)                              REG_WRITE(HRXBRP_NIR_SCm_PROk(i), reg)
#define M_HRXBRP_HDA_ADDR_SCm_PROk_WR(i, reg)                         REG_WRITE(HRXBRP_HDA_ADDR_SCm_PROk(i), reg)
#define M_HRXBRP_FW_CBRP_AGCH_FB_OFFSET_WR(reg)                       REG_WRITE(HRXBRP_FW_CBRP_AGCH_FB_OFFSET, reg)
#define M_HRXBRP_FW_CBRP_AGCH_START_WR(reg)                           REG_WRITE(HRXBRP_FW_CBRP_AGCH_START, reg)
#define M_HRXBRP_FW_CBRP_AGCH_STOP_WR(reg)                            REG_WRITE(HRXBRP_FW_CBRP_AGCH_STOP, reg)
#define M_HRXBRP_FW_AGCH_RRC_STATE_WR(reg)                            REG_WRITE(HRXBRP_FW_AGCH_RRC_STATE, reg)
#define M_HRXBRP_FW_AGCHm_RX_GATED_SUBFk_WR(i, reg)                   REG_WRITE(HRXBRP_FW_AGCHm_RX_GATED_SUBFk(i), reg)
#define M_HRXBRP_AGCHm_GAP_VEC_WR(i, reg)                             REG_WRITE(HRXBRP_AGCHm_GAP_VEC(i), reg)
#define M_HRXBRP_AGCH_TTI_WR(reg)                                     REG_WRITE(HRXBRP_AGCH_TTI, reg)
#define M_HRXBRP_AGCH_LATCH_SLT_WR(reg)                               REG_WRITE(HRXBRP_AGCH_LATCH_SLT, reg)
#define M_HRXBRP_AGCHm_ERNTI_P_WR(i, reg)                             REG_WRITE(HRXBRP_AGCHm_ERNTI_P(i), reg)
#define M_HRXBRP_AGCHm_ERNTI_S_WR(i, reg)                             REG_WRITE(HRXBRP_AGCHm_ERNTI_S(i), reg)
#define M_HRXBRP_AUTON_GAP_IND_WR(reg)                                REG_WRITE(HRXBRP_AUTON_GAP_IND, reg)
#define M_HRXBRP_TRC_EMI_BUF_SIZE_WR(reg)                             REG_WRITE(HRXBRP_TRC_EMI_BUF_SIZE, reg)
#define M_HRXBRP_TRC_EMI_BUF_BASE_ADDR_WR(reg)                        REG_WRITE(HRXBRP_TRC_EMI_BUF_BASE_ADDR, reg)
#define M_HRXBRP_TRC_CFG_WR(reg)                                      REG_WRITE(HRXBRP_TRC_CFG, reg)
#define M_HRXBRP_TRC_EMI_BANDWIDTH_CON_WR(reg)                        REG_WRITE(HRXBRP_TRC_EMI_BANDWIDTH_CON, reg)
#define M_HRXBRP_SCCH_STS_SUBFk_WR(i, reg)                            REG_WRITE(HRXBRP_SCCH_STS_SUBFk(i), reg)
#define M_HRXBRP_R7_STS_SUBFk_WR(i, reg)                              REG_WRITE(HRXBRP_R7_STS_SUBFk(i), reg)
#define M_HRXBRP_SCCH_R8_STS_SUBFk_WR(i, reg)                         REG_WRITE(HRXBRP_SCCH_R8_STS_SUBFk(i), reg)
#define M_HRXBRP_DSCH_STS_SUBFk_WR(i, reg)                            REG_WRITE(HRXBRP_DSCH_STS_SUBFk(i), reg)
#define M_HRXBRP_HDA_OUT_ADR_PC_SUBFk_WR(i, reg)                      REG_WRITE(HRXBRP_HDA_OUT_ADR_PC_SUBFk(i), reg)
#define M_HRXBRP_HDA_OUT_IDX_PC_SUBFk_WR(i, reg)                      REG_WRITE(HRXBRP_HDA_OUT_IDX_PC_SUBFk(i), reg)
#define M_HRXBRP_SCCH_STS_NC_SUBFk_WR(i, reg)                         REG_WRITE(HRXBRP_SCCH_STS_NC_SUBFk(i), reg)
#define M_HRXBRP_SCCH_STS_SCm_SUBFk_WR(i, reg)                        REG_WRITE(HRXBRP_SCCH_STS_SCm_SUBFk(i), reg)
#define M_HRXBRP_R7_STS_SCm_SUBFk_WR(i, reg)                          REG_WRITE(HRXBRP_R7_STS_SCm_SUBFk(i), reg)
#define M_HRXBRP_DSCH_STS_SCm_SUBFk_WR(i, reg)                        REG_WRITE(HRXBRP_DSCH_STS_SCm_SUBFk(i), reg)
#define M_HRXBRP_HDA_OUT_ADR_SCm_SUBFk_WR(i, reg)                     REG_WRITE(HRXBRP_HDA_OUT_ADR_SCm_SUBFk(i), reg)
#define M_HRXBRP_HDA_OUT_IDX_SCm_SUBFk_WR(i, reg)                     REG_WRITE(HRXBRP_HDA_OUT_IDX_SCm_SUBFk(i), reg)
#define M_HRXBRP_AGCHm_DEC_STA_WR(i, reg)                             REG_WRITE(HRXBRP_AGCHm_DEC_STA(i), reg)
#define M_HRXBRP_AGCHm_ENERGY_WR(i, reg)                              REG_WRITE(HRXBRP_AGCHm_ENERGY(i), reg)
#define M_HRXBRP_AGCHm_S_VALUE_WR(i, reg)                             REG_WRITE(HRXBRP_AGCHm_S_VALUE(i), reg)
#define M_HRXBRP_AGCHm_RSLT_WR(i, reg)                                REG_WRITE(HRXBRP_AGCHm_RSLT(i), reg)

#define HRXBRP_FW_CBRP_SERV_CELL_FB_OFFSET_CHIP_BIT_LSB               (0)
#define HRXBRP_FW_CBRP_SERV_CELL_FB_OFFSET_CHIP_BIT_WIDTH             (13)
#define HRXBRP_FW_CBRP_SERV_CELL_FB_OFFSET_CHIP_BIT_MASK              ((kal_uint32) (((1<<HRXBRP_FW_CBRP_SERV_CELL_FB_OFFSET_CHIP_BIT_WIDTH)-1) << HRXBRP_FW_CBRP_SERV_CELL_FB_OFFSET_CHIP_BIT_LSB) )
#define HRXBRP_FW_CBRP_SERV_CELL_FB_OFFSET_CHIP_FLD_WR(reg, val)      (reg |= (val) << HRXBRP_FW_CBRP_SERV_CELL_FB_OFFSET_CHIP_BIT_LSB)
#define HRXBRP_FW_CBRP_SERV_CELL_FB_OFFSET_CHIP_FLD_RD()              ((M_HRXBRP_FW_CBRP_SERV_CELL_FB_OFFSET_RD() & HRXBRP_FW_CBRP_SERV_CELL_FB_OFFSET_CHIP_BIT_MASK) >> HRXBRP_FW_CBRP_SERV_CELL_FB_OFFSET_CHIP_BIT_LSB)

#define HRXBRP_FW_CBRP_SERV_CELL_START_EN_BIT_LSB                     (15)
#define HRXBRP_FW_CBRP_SERV_CELL_START_EN_BIT_WIDTH                   (1)
#define HRXBRP_FW_CBRP_SERV_CELL_START_EN_BIT_MASK                    ((kal_uint32) (((1<<HRXBRP_FW_CBRP_SERV_CELL_START_EN_BIT_WIDTH)-1) << HRXBRP_FW_CBRP_SERV_CELL_START_EN_BIT_LSB) )
#define HRXBRP_FW_CBRP_SERV_CELL_START_EN_FLD_WR(reg, val)            (reg |= (val) << HRXBRP_FW_CBRP_SERV_CELL_START_EN_BIT_LSB)
#define HRXBRP_FW_CBRP_SERV_CELL_START_EN_FLD_RD()                    ((M_HRXBRP_FW_CBRP_SERV_CELL_START_RD() & HRXBRP_FW_CBRP_SERV_CELL_START_EN_BIT_MASK) >> HRXBRP_FW_CBRP_SERV_CELL_START_EN_BIT_LSB)

#define HRXBRP_FW_CBRP_SERV_CELL_START_PC_STARTING_BIT_LSB            (0)
#define HRXBRP_FW_CBRP_SERV_CELL_START_PC_STARTING_BIT_WIDTH          (1)
#define HRXBRP_FW_CBRP_SERV_CELL_START_PC_STARTING_BIT_MASK           ((kal_uint32) (((1<<HRXBRP_FW_CBRP_SERV_CELL_START_PC_STARTING_BIT_WIDTH)-1) << HRXBRP_FW_CBRP_SERV_CELL_START_PC_STARTING_BIT_LSB) )
#define HRXBRP_FW_CBRP_SERV_CELL_START_PC_STARTING_FLD_WR(reg, val)   (reg |= (val) << HRXBRP_FW_CBRP_SERV_CELL_START_PC_STARTING_BIT_LSB)
#define HRXBRP_FW_CBRP_SERV_CELL_START_PC_STARTING_FLD_RD()           ((M_HRXBRP_FW_CBRP_SERV_CELL_START_RD() & HRXBRP_FW_CBRP_SERV_CELL_START_PC_STARTING_BIT_MASK) >> HRXBRP_FW_CBRP_SERV_CELL_START_PC_STARTING_BIT_LSB)

#define HRXBRP_FW_CBRP_SERV_CELL_STOP_EN_BIT_LSB                      (15)
#define HRXBRP_FW_CBRP_SERV_CELL_STOP_EN_BIT_WIDTH                    (1)
#define HRXBRP_FW_CBRP_SERV_CELL_STOP_EN_BIT_MASK                     ((kal_uint32) (((1<<HRXBRP_FW_CBRP_SERV_CELL_STOP_EN_BIT_WIDTH)-1) << HRXBRP_FW_CBRP_SERV_CELL_STOP_EN_BIT_LSB) )
#define HRXBRP_FW_CBRP_SERV_CELL_STOP_EN_FLD_WR(reg, val)             (reg |= (val) << HRXBRP_FW_CBRP_SERV_CELL_STOP_EN_BIT_LSB)
#define HRXBRP_FW_CBRP_SERV_CELL_STOP_EN_FLD_RD()                     ((M_HRXBRP_FW_CBRP_SERV_CELL_STOP_RD() & HRXBRP_FW_CBRP_SERV_CELL_STOP_EN_BIT_MASK) >> HRXBRP_FW_CBRP_SERV_CELL_STOP_EN_BIT_LSB)

#define HRXBRP_FW_CBRP_SERV_CELL_STOP_PC_STOPPING_BIT_LSB             (0)
#define HRXBRP_FW_CBRP_SERV_CELL_STOP_PC_STOPPING_BIT_WIDTH           (1)
#define HRXBRP_FW_CBRP_SERV_CELL_STOP_PC_STOPPING_BIT_MASK            ((kal_uint32) (((1<<HRXBRP_FW_CBRP_SERV_CELL_STOP_PC_STOPPING_BIT_WIDTH)-1) << HRXBRP_FW_CBRP_SERV_CELL_STOP_PC_STOPPING_BIT_LSB) )
#define HRXBRP_FW_CBRP_SERV_CELL_STOP_PC_STOPPING_FLD_WR(reg, val)    (reg |= (val) << HRXBRP_FW_CBRP_SERV_CELL_STOP_PC_STOPPING_BIT_LSB)
#define HRXBRP_FW_CBRP_SERV_CELL_STOP_PC_STOPPING_FLD_RD()            ((M_HRXBRP_FW_CBRP_SERV_CELL_STOP_RD() & HRXBRP_FW_CBRP_SERV_CELL_STOP_PC_STOPPING_BIT_MASK) >> HRXBRP_FW_CBRP_SERV_CELL_STOP_PC_STOPPING_BIT_LSB)

#define HRXBRP_FW_SCCH_RRC_STATE_RX_MODE_BIT_LSB                      (4)
#define HRXBRP_FW_SCCH_RRC_STATE_RX_MODE_BIT_WIDTH                    (3)
#define HRXBRP_FW_SCCH_RRC_STATE_RX_MODE_BIT_MASK                     ((kal_uint32) (((1<<HRXBRP_FW_SCCH_RRC_STATE_RX_MODE_BIT_WIDTH)-1) << HRXBRP_FW_SCCH_RRC_STATE_RX_MODE_BIT_LSB) )
#define HRXBRP_FW_SCCH_RRC_STATE_RX_MODE_FLD_WR(reg, val)             (reg |= (val) << HRXBRP_FW_SCCH_RRC_STATE_RX_MODE_BIT_LSB)
#define HRXBRP_FW_SCCH_RRC_STATE_RX_MODE_FLD_RD()                     ((M_HRXBRP_FW_SCCH_RRC_STATE_RD() & HRXBRP_FW_SCCH_RRC_STATE_RX_MODE_BIT_MASK) >> HRXBRP_FW_SCCH_RRC_STATE_RX_MODE_BIT_LSB)

#define HRXBRP_FW_SCCH_RRC_STATE_RRC_STATES_BIT_LSB                   (0)
#define HRXBRP_FW_SCCH_RRC_STATE_RRC_STATES_BIT_WIDTH                 (4)
#define HRXBRP_FW_SCCH_RRC_STATE_RRC_STATES_BIT_MASK                  ((kal_uint32) (((1<<HRXBRP_FW_SCCH_RRC_STATE_RRC_STATES_BIT_WIDTH)-1) << HRXBRP_FW_SCCH_RRC_STATE_RRC_STATES_BIT_LSB) )
#define HRXBRP_FW_SCCH_RRC_STATE_RRC_STATES_FLD_WR(reg, val)          (reg |= (val) << HRXBRP_FW_SCCH_RRC_STATE_RRC_STATES_BIT_LSB)
#define HRXBRP_FW_SCCH_RRC_STATE_RRC_STATES_FLD_RD()                  ((M_HRXBRP_FW_SCCH_RRC_STATE_RD() & HRXBRP_FW_SCCH_RRC_STATE_RRC_STATES_BIT_MASK) >> HRXBRP_FW_SCCH_RRC_STATE_RRC_STATES_BIT_LSB)

#define HRXBRP_FW_EPCH_SUBF_NUM_SUBF_NUM_BIT_LSB                      (0)
#define HRXBRP_FW_EPCH_SUBF_NUM_SUBF_NUM_BIT_WIDTH                    (3)
#define HRXBRP_FW_EPCH_SUBF_NUM_SUBF_NUM_BIT_MASK                     ((kal_uint32) (((1<<HRXBRP_FW_EPCH_SUBF_NUM_SUBF_NUM_BIT_WIDTH)-1) << HRXBRP_FW_EPCH_SUBF_NUM_SUBF_NUM_BIT_LSB) )
#define HRXBRP_FW_EPCH_SUBF_NUM_SUBF_NUM_FLD_WR(reg, val)             (reg |= (val) << HRXBRP_FW_EPCH_SUBF_NUM_SUBF_NUM_BIT_LSB)
#define HRXBRP_FW_EPCH_SUBF_NUM_SUBF_NUM_FLD_RD()                     ((M_HRXBRP_FW_EPCH_SUBF_NUM_RD() & HRXBRP_FW_EPCH_SUBF_NUM_SUBF_NUM_BIT_MASK) >> HRXBRP_FW_EPCH_SUBF_NUM_SUBF_NUM_BIT_LSB)

#define HRXBRP_FW_CBRP_TARGETCELL_FB_OFFSET_CHIP_BIT_LSB              (0)
#define HRXBRP_FW_CBRP_TARGETCELL_FB_OFFSET_CHIP_BIT_WIDTH            (13)
#define HRXBRP_FW_CBRP_TARGETCELL_FB_OFFSET_CHIP_BIT_MASK             ((kal_uint32) (((1<<HRXBRP_FW_CBRP_TARGETCELL_FB_OFFSET_CHIP_BIT_WIDTH)-1) << HRXBRP_FW_CBRP_TARGETCELL_FB_OFFSET_CHIP_BIT_LSB) )
#define HRXBRP_FW_CBRP_TARGETCELL_FB_OFFSET_CHIP_FLD_WR(reg, val)     (reg |= (val) << HRXBRP_FW_CBRP_TARGETCELL_FB_OFFSET_CHIP_BIT_LSB)
#define HRXBRP_FW_CBRP_TARGETCELL_FB_OFFSET_CHIP_FLD_RD()             ((M_HRXBRP_FW_CBRP_TARGETCELL_FB_OFFSET_RD() & HRXBRP_FW_CBRP_TARGETCELL_FB_OFFSET_CHIP_BIT_MASK) >> HRXBRP_FW_CBRP_TARGETCELL_FB_OFFSET_CHIP_BIT_LSB)

#define HRXBRP_FW_CBRP_TARGETCELL_START_EN_BIT_LSB                    (15)
#define HRXBRP_FW_CBRP_TARGETCELL_START_EN_BIT_WIDTH                  (1)
#define HRXBRP_FW_CBRP_TARGETCELL_START_EN_BIT_MASK                   ((kal_uint32) (((1<<HRXBRP_FW_CBRP_TARGETCELL_START_EN_BIT_WIDTH)-1) << HRXBRP_FW_CBRP_TARGETCELL_START_EN_BIT_LSB) )
#define HRXBRP_FW_CBRP_TARGETCELL_START_EN_FLD_WR(reg, val)           (reg |= (val) << HRXBRP_FW_CBRP_TARGETCELL_START_EN_BIT_LSB)
#define HRXBRP_FW_CBRP_TARGETCELL_START_EN_FLD_RD()                   ((M_HRXBRP_FW_CBRP_TARGETCELL_START_RD() & HRXBRP_FW_CBRP_TARGETCELL_START_EN_BIT_MASK) >> HRXBRP_FW_CBRP_TARGETCELL_START_EN_BIT_LSB)

#define HRXBRP_FW_CBRP_TARGETCELL_START_STARTING_BIT_LSB              (0)
#define HRXBRP_FW_CBRP_TARGETCELL_START_STARTING_BIT_WIDTH            (1)
#define HRXBRP_FW_CBRP_TARGETCELL_START_STARTING_BIT_MASK             ((kal_uint32) (((1<<HRXBRP_FW_CBRP_TARGETCELL_START_STARTING_BIT_WIDTH)-1) << HRXBRP_FW_CBRP_TARGETCELL_START_STARTING_BIT_LSB) )
#define HRXBRP_FW_CBRP_TARGETCELL_START_STARTING_FLD_WR(reg, val)     (reg |= (val) << HRXBRP_FW_CBRP_TARGETCELL_START_STARTING_BIT_LSB)
#define HRXBRP_FW_CBRP_TARGETCELL_START_STARTING_FLD_RD()             ((M_HRXBRP_FW_CBRP_TARGETCELL_START_RD() & HRXBRP_FW_CBRP_TARGETCELL_START_STARTING_BIT_MASK) >> HRXBRP_FW_CBRP_TARGETCELL_START_STARTING_BIT_LSB)

#define HRXBRP_FW_CBRP_TARGETCELL_STOP_EN_BIT_LSB                     (15)
#define HRXBRP_FW_CBRP_TARGETCELL_STOP_EN_BIT_WIDTH                   (1)
#define HRXBRP_FW_CBRP_TARGETCELL_STOP_EN_BIT_MASK                    ((kal_uint32) (((1<<HRXBRP_FW_CBRP_TARGETCELL_STOP_EN_BIT_WIDTH)-1) << HRXBRP_FW_CBRP_TARGETCELL_STOP_EN_BIT_LSB) )
#define HRXBRP_FW_CBRP_TARGETCELL_STOP_EN_FLD_WR(reg, val)            (reg |= (val) << HRXBRP_FW_CBRP_TARGETCELL_STOP_EN_BIT_LSB)
#define HRXBRP_FW_CBRP_TARGETCELL_STOP_EN_FLD_RD()                    ((M_HRXBRP_FW_CBRP_TARGETCELL_STOP_RD() & HRXBRP_FW_CBRP_TARGETCELL_STOP_EN_BIT_MASK) >> HRXBRP_FW_CBRP_TARGETCELL_STOP_EN_BIT_LSB)

#define HRXBRP_FW_CBRP_TARGETCELL_STOP_STOPPING_BIT_LSB               (0)
#define HRXBRP_FW_CBRP_TARGETCELL_STOP_STOPPING_BIT_WIDTH             (1)
#define HRXBRP_FW_CBRP_TARGETCELL_STOP_STOPPING_BIT_MASK              ((kal_uint32) (((1<<HRXBRP_FW_CBRP_TARGETCELL_STOP_STOPPING_BIT_WIDTH)-1) << HRXBRP_FW_CBRP_TARGETCELL_STOP_STOPPING_BIT_LSB) )
#define HRXBRP_FW_CBRP_TARGETCELL_STOP_STOPPING_FLD_WR(reg, val)      (reg |= (val) << HRXBRP_FW_CBRP_TARGETCELL_STOP_STOPPING_BIT_LSB)
#define HRXBRP_FW_CBRP_TARGETCELL_STOP_STOPPING_FLD_RD()              ((M_HRXBRP_FW_CBRP_TARGETCELL_STOP_RD() & HRXBRP_FW_CBRP_TARGETCELL_STOP_STOPPING_BIT_MASK) >> HRXBRP_FW_CBRP_TARGETCELL_STOP_STOPPING_BIT_LSB)

#define HRXBRP_FW_CBRP_SERV_CELL_SCCH_EN_SC2ND_SCCH_DET_VEC_BIT_LSB   (8)
#define HRXBRP_FW_CBRP_SERV_CELL_SCCH_EN_SC2ND_SCCH_DET_VEC_BIT_WIDTH (4)
#define HRXBRP_FW_CBRP_SERV_CELL_SCCH_EN_SC2ND_SCCH_DET_VEC_BIT_MASK  ((kal_uint32) (((1<<HRXBRP_FW_CBRP_SERV_CELL_SCCH_EN_SC2ND_SCCH_DET_VEC_BIT_WIDTH)-1) << HRXBRP_FW_CBRP_SERV_CELL_SCCH_EN_SC2ND_SCCH_DET_VEC_BIT_LSB) )
#define HRXBRP_FW_CBRP_SERV_CELL_SCCH_EN_SC2ND_SCCH_DET_VEC_FLD_WR(reg, val) (reg |= (val) << HRXBRP_FW_CBRP_SERV_CELL_SCCH_EN_SC2ND_SCCH_DET_VEC_BIT_LSB)
#define HRXBRP_FW_CBRP_SERV_CELL_SCCH_EN_SC2ND_SCCH_DET_VEC_FLD_RD()  ((M_HRXBRP_FW_CBRP_SERV_CELL_SCCH_EN_RD() & HRXBRP_FW_CBRP_SERV_CELL_SCCH_EN_SC2ND_SCCH_DET_VEC_BIT_MASK) >> HRXBRP_FW_CBRP_SERV_CELL_SCCH_EN_SC2ND_SCCH_DET_VEC_BIT_LSB)

#define HRXBRP_FW_CBRP_SERV_CELL_SCCH_EN_SC_SCCH_DET_VEC_BIT_LSB      (4)
#define HRXBRP_FW_CBRP_SERV_CELL_SCCH_EN_SC_SCCH_DET_VEC_BIT_WIDTH    (4)
#define HRXBRP_FW_CBRP_SERV_CELL_SCCH_EN_SC_SCCH_DET_VEC_BIT_MASK     ((kal_uint32) (((1<<HRXBRP_FW_CBRP_SERV_CELL_SCCH_EN_SC_SCCH_DET_VEC_BIT_WIDTH)-1) << HRXBRP_FW_CBRP_SERV_CELL_SCCH_EN_SC_SCCH_DET_VEC_BIT_LSB) )
#define HRXBRP_FW_CBRP_SERV_CELL_SCCH_EN_SC_SCCH_DET_VEC_FLD_WR(reg, val) (reg |= (val) << HRXBRP_FW_CBRP_SERV_CELL_SCCH_EN_SC_SCCH_DET_VEC_BIT_LSB)
#define HRXBRP_FW_CBRP_SERV_CELL_SCCH_EN_SC_SCCH_DET_VEC_FLD_RD()     ((M_HRXBRP_FW_CBRP_SERV_CELL_SCCH_EN_RD() & HRXBRP_FW_CBRP_SERV_CELL_SCCH_EN_SC_SCCH_DET_VEC_BIT_MASK) >> HRXBRP_FW_CBRP_SERV_CELL_SCCH_EN_SC_SCCH_DET_VEC_BIT_LSB)

#define HRXBRP_FW_CBRP_SERV_CELL_SCCH_EN_PC_SCCH_DET_VEC_BIT_LSB      (0)
#define HRXBRP_FW_CBRP_SERV_CELL_SCCH_EN_PC_SCCH_DET_VEC_BIT_WIDTH    (4)
#define HRXBRP_FW_CBRP_SERV_CELL_SCCH_EN_PC_SCCH_DET_VEC_BIT_MASK     ((kal_uint32) (((1<<HRXBRP_FW_CBRP_SERV_CELL_SCCH_EN_PC_SCCH_DET_VEC_BIT_WIDTH)-1) << HRXBRP_FW_CBRP_SERV_CELL_SCCH_EN_PC_SCCH_DET_VEC_BIT_LSB) )
#define HRXBRP_FW_CBRP_SERV_CELL_SCCH_EN_PC_SCCH_DET_VEC_FLD_WR(reg, val) (reg |= (val) << HRXBRP_FW_CBRP_SERV_CELL_SCCH_EN_PC_SCCH_DET_VEC_BIT_LSB)
#define HRXBRP_FW_CBRP_SERV_CELL_SCCH_EN_PC_SCCH_DET_VEC_FLD_RD()     ((M_HRXBRP_FW_CBRP_SERV_CELL_SCCH_EN_RD() & HRXBRP_FW_CBRP_SERV_CELL_SCCH_EN_PC_SCCH_DET_VEC_BIT_MASK) >> HRXBRP_FW_CBRP_SERV_CELL_SCCH_EN_PC_SCCH_DET_VEC_BIT_LSB)

#define HRXBRP_SCCH_TRACK_DISABLE_SCCH_TRACK_DISABLE_BIT_LSB          (0)
#define HRXBRP_SCCH_TRACK_DISABLE_SCCH_TRACK_DISABLE_BIT_WIDTH        (1)
#define HRXBRP_SCCH_TRACK_DISABLE_SCCH_TRACK_DISABLE_BIT_MASK         ((kal_uint32) (((1<<HRXBRP_SCCH_TRACK_DISABLE_SCCH_TRACK_DISABLE_BIT_WIDTH)-1) << HRXBRP_SCCH_TRACK_DISABLE_SCCH_TRACK_DISABLE_BIT_LSB) )
#define HRXBRP_SCCH_TRACK_DISABLE_SCCH_TRACK_DISABLE_FLD_WR(reg, val) (reg |= (val) << HRXBRP_SCCH_TRACK_DISABLE_SCCH_TRACK_DISABLE_BIT_LSB)
#define HRXBRP_SCCH_TRACK_DISABLE_SCCH_TRACK_DISABLE_FLD_RD()         ((M_HRXBRP_SCCH_TRACK_DISABLE_RD() & HRXBRP_SCCH_TRACK_DISABLE_SCCH_TRACK_DISABLE_BIT_MASK) >> HRXBRP_SCCH_TRACK_DISABLE_SCCH_TRACK_DISABLE_BIT_LSB)

#define HRXBRP_SCCH_REINIT_REINIT_BIT_LSB                             (0)
#define HRXBRP_SCCH_REINIT_REINIT_BIT_WIDTH                           (1)
#define HRXBRP_SCCH_REINIT_REINIT_BIT_MASK                            ((kal_uint32) (((1<<HRXBRP_SCCH_REINIT_REINIT_BIT_WIDTH)-1) << HRXBRP_SCCH_REINIT_REINIT_BIT_LSB) )
#define HRXBRP_SCCH_REINIT_REINIT_FLD_WR(reg, val)                    (reg |= (val) << HRXBRP_SCCH_REINIT_REINIT_BIT_LSB)
#define HRXBRP_SCCH_REINIT_REINIT_FLD_RD()                            ((M_HRXBRP_SCCH_REINIT_RD() & HRXBRP_SCCH_REINIT_REINIT_BIT_MASK) >> HRXBRP_SCCH_REINIT_REINIT_BIT_LSB)

#define HRXBRP_ACK_NACK_RESET_ACK_NACK_RESET_BIT_LSB                  (0)
#define HRXBRP_ACK_NACK_RESET_ACK_NACK_RESET_BIT_WIDTH                (1)
#define HRXBRP_ACK_NACK_RESET_ACK_NACK_RESET_BIT_MASK                 ((kal_uint32) (((1<<HRXBRP_ACK_NACK_RESET_ACK_NACK_RESET_BIT_WIDTH)-1) << HRXBRP_ACK_NACK_RESET_ACK_NACK_RESET_BIT_LSB) )
#define HRXBRP_ACK_NACK_RESET_ACK_NACK_RESET_FLD_WR(reg, val)         (reg |= (val) << HRXBRP_ACK_NACK_RESET_ACK_NACK_RESET_BIT_LSB)
#define HRXBRP_ACK_NACK_RESET_ACK_NACK_RESET_FLD_RD()                 ((M_HRXBRP_ACK_NACK_RESET_RD() & HRXBRP_ACK_NACK_RESET_ACK_NACK_RESET_BIT_MASK) >> HRXBRP_ACK_NACK_RESET_ACK_NACK_RESET_BIT_LSB)

#define HRXBRP_ACK_NACK_REP_NUM_ACK_NACK_REP_NUM_BIT_LSB              (0)
#define HRXBRP_ACK_NACK_REP_NUM_ACK_NACK_REP_NUM_BIT_WIDTH            (4)
#define HRXBRP_ACK_NACK_REP_NUM_ACK_NACK_REP_NUM_BIT_MASK             ((kal_uint32) (((1<<HRXBRP_ACK_NACK_REP_NUM_ACK_NACK_REP_NUM_BIT_WIDTH)-1) << HRXBRP_ACK_NACK_REP_NUM_ACK_NACK_REP_NUM_BIT_LSB) )
#define HRXBRP_ACK_NACK_REP_NUM_ACK_NACK_REP_NUM_FLD_WR(reg, val)     (reg |= (val) << HRXBRP_ACK_NACK_REP_NUM_ACK_NACK_REP_NUM_BIT_LSB)
#define HRXBRP_ACK_NACK_REP_NUM_ACK_NACK_REP_NUM_FLD_RD()             ((M_HRXBRP_ACK_NACK_REP_NUM_RD() & HRXBRP_ACK_NACK_REP_NUM_ACK_NACK_REP_NUM_BIT_MASK) >> HRXBRP_ACK_NACK_REP_NUM_ACK_NACK_REP_NUM_BIT_LSB)

#define HRXBRP_INACT_ABORT_SUBFk_EN_BIT_LSB                           (15)
#define HRXBRP_INACT_ABORT_SUBFk_EN_BIT_WIDTH                         (1)
#define HRXBRP_INACT_ABORT_SUBFk_EN_BIT_MASK                          ((kal_uint32) (((1<<HRXBRP_INACT_ABORT_SUBFk_EN_BIT_WIDTH)-1) << HRXBRP_INACT_ABORT_SUBFk_EN_BIT_LSB) )
#define HRXBRP_INACT_ABORT_SUBFk_EN_FLD_WR(reg, val)                  (reg |= (val) << HRXBRP_INACT_ABORT_SUBFk_EN_BIT_LSB)
#define HRXBRP_INACT_ABORT_SUBFk_EN_FLD_RD(i)                         ((M_HRXBRP_INACT_ABORT_SUBFk_RD(i) & HRXBRP_INACT_ABORT_SUBFk_EN_BIT_MASK) >> HRXBRP_INACT_ABORT_SUBFk_EN_BIT_LSB)

#define HRXBRP_INACT_ABORT_SUBFk_SUBF_N_MINUS_3_BIT_LSB               (2)
#define HRXBRP_INACT_ABORT_SUBFk_SUBF_N_MINUS_3_BIT_WIDTH             (1)
#define HRXBRP_INACT_ABORT_SUBFk_SUBF_N_MINUS_3_BIT_MASK              ((kal_uint32) (((1<<HRXBRP_INACT_ABORT_SUBFk_SUBF_N_MINUS_3_BIT_WIDTH)-1) << HRXBRP_INACT_ABORT_SUBFk_SUBF_N_MINUS_3_BIT_LSB) )
#define HRXBRP_INACT_ABORT_SUBFk_SUBF_N_MINUS_3_FLD_WR(reg, val)      (reg |= (val) << HRXBRP_INACT_ABORT_SUBFk_SUBF_N_MINUS_3_BIT_LSB)
#define HRXBRP_INACT_ABORT_SUBFk_SUBF_N_MINUS_3_FLD_RD(i)             ((M_HRXBRP_INACT_ABORT_SUBFk_RD(i) & HRXBRP_INACT_ABORT_SUBFk_SUBF_N_MINUS_3_BIT_MASK) >> HRXBRP_INACT_ABORT_SUBFk_SUBF_N_MINUS_3_BIT_LSB)

#define HRXBRP_INACT_ABORT_SUBFk_SUBF_N_MINUS_2_BIT_LSB               (1)
#define HRXBRP_INACT_ABORT_SUBFk_SUBF_N_MINUS_2_BIT_WIDTH             (1)
#define HRXBRP_INACT_ABORT_SUBFk_SUBF_N_MINUS_2_BIT_MASK              ((kal_uint32) (((1<<HRXBRP_INACT_ABORT_SUBFk_SUBF_N_MINUS_2_BIT_WIDTH)-1) << HRXBRP_INACT_ABORT_SUBFk_SUBF_N_MINUS_2_BIT_LSB) )
#define HRXBRP_INACT_ABORT_SUBFk_SUBF_N_MINUS_2_FLD_WR(reg, val)      (reg |= (val) << HRXBRP_INACT_ABORT_SUBFk_SUBF_N_MINUS_2_BIT_LSB)
#define HRXBRP_INACT_ABORT_SUBFk_SUBF_N_MINUS_2_FLD_RD(i)             ((M_HRXBRP_INACT_ABORT_SUBFk_RD(i) & HRXBRP_INACT_ABORT_SUBFk_SUBF_N_MINUS_2_BIT_MASK) >> HRXBRP_INACT_ABORT_SUBFk_SUBF_N_MINUS_2_BIT_LSB)

#define HRXBRP_INACT_ABORT_SUBFk_SUBF_N_MINUS_1_BIT_LSB               (0)
#define HRXBRP_INACT_ABORT_SUBFk_SUBF_N_MINUS_1_BIT_WIDTH             (1)
#define HRXBRP_INACT_ABORT_SUBFk_SUBF_N_MINUS_1_BIT_MASK              ((kal_uint32) (((1<<HRXBRP_INACT_ABORT_SUBFk_SUBF_N_MINUS_1_BIT_WIDTH)-1) << HRXBRP_INACT_ABORT_SUBFk_SUBF_N_MINUS_1_BIT_LSB) )
#define HRXBRP_INACT_ABORT_SUBFk_SUBF_N_MINUS_1_FLD_WR(reg, val)      (reg |= (val) << HRXBRP_INACT_ABORT_SUBFk_SUBF_N_MINUS_1_BIT_LSB)
#define HRXBRP_INACT_ABORT_SUBFk_SUBF_N_MINUS_1_FLD_RD(i)             ((M_HRXBRP_INACT_ABORT_SUBFk_RD(i) & HRXBRP_INACT_ABORT_SUBFk_SUBF_N_MINUS_1_BIT_MASK) >> HRXBRP_INACT_ABORT_SUBFk_SUBF_N_MINUS_1_BIT_LSB)

#define HRXBRP_FW_HS_SUBFCFG_SUBFk_SC2ND_EN_BIT_LSB                   (18)
#define HRXBRP_FW_HS_SUBFCFG_SUBFk_SC2ND_EN_BIT_WIDTH                 (1)
#define HRXBRP_FW_HS_SUBFCFG_SUBFk_SC2ND_EN_BIT_MASK                  ((kal_uint32) (((1<<HRXBRP_FW_HS_SUBFCFG_SUBFk_SC2ND_EN_BIT_WIDTH)-1) << HRXBRP_FW_HS_SUBFCFG_SUBFk_SC2ND_EN_BIT_LSB) )
#define HRXBRP_FW_HS_SUBFCFG_SUBFk_SC2ND_EN_FLD_WR(reg, val)          (reg |= (val) << HRXBRP_FW_HS_SUBFCFG_SUBFk_SC2ND_EN_BIT_LSB)
#define HRXBRP_FW_HS_SUBFCFG_SUBFk_SC2ND_EN_FLD_RD(i)                 ((M_HRXBRP_FW_HS_SUBFCFG_SUBFk_RD(i) & HRXBRP_FW_HS_SUBFCFG_SUBFk_SC2ND_EN_BIT_MASK) >> HRXBRP_FW_HS_SUBFCFG_SUBFk_SC2ND_EN_BIT_LSB)

#define HRXBRP_FW_HS_SUBFCFG_SUBFk_SC_EN_BIT_LSB                      (17)
#define HRXBRP_FW_HS_SUBFCFG_SUBFk_SC_EN_BIT_WIDTH                    (1)
#define HRXBRP_FW_HS_SUBFCFG_SUBFk_SC_EN_BIT_MASK                     ((kal_uint32) (((1<<HRXBRP_FW_HS_SUBFCFG_SUBFk_SC_EN_BIT_WIDTH)-1) << HRXBRP_FW_HS_SUBFCFG_SUBFk_SC_EN_BIT_LSB) )
#define HRXBRP_FW_HS_SUBFCFG_SUBFk_SC_EN_FLD_WR(reg, val)             (reg |= (val) << HRXBRP_FW_HS_SUBFCFG_SUBFk_SC_EN_BIT_LSB)
#define HRXBRP_FW_HS_SUBFCFG_SUBFk_SC_EN_FLD_RD(i)                    ((M_HRXBRP_FW_HS_SUBFCFG_SUBFk_RD(i) & HRXBRP_FW_HS_SUBFCFG_SUBFk_SC_EN_BIT_MASK) >> HRXBRP_FW_HS_SUBFCFG_SUBFk_SC_EN_BIT_LSB)

#define HRXBRP_FW_HS_SUBFCFG_SUBFk_PC_EN_BIT_LSB                      (16)
#define HRXBRP_FW_HS_SUBFCFG_SUBFk_PC_EN_BIT_WIDTH                    (1)
#define HRXBRP_FW_HS_SUBFCFG_SUBFk_PC_EN_BIT_MASK                     ((kal_uint32) (((1<<HRXBRP_FW_HS_SUBFCFG_SUBFk_PC_EN_BIT_WIDTH)-1) << HRXBRP_FW_HS_SUBFCFG_SUBFk_PC_EN_BIT_LSB) )
#define HRXBRP_FW_HS_SUBFCFG_SUBFk_PC_EN_FLD_WR(reg, val)             (reg |= (val) << HRXBRP_FW_HS_SUBFCFG_SUBFk_PC_EN_BIT_LSB)
#define HRXBRP_FW_HS_SUBFCFG_SUBFk_PC_EN_FLD_RD(i)                    ((M_HRXBRP_FW_HS_SUBFCFG_SUBFk_RD(i) & HRXBRP_FW_HS_SUBFCFG_SUBFk_PC_EN_BIT_MASK) >> HRXBRP_FW_HS_SUBFCFG_SUBFk_PC_EN_BIT_LSB)

#define HRXBRP_FW_HS_SUBFCFG_SUBFk_SC2ND_SCCH_ON_BIT_LSB              (2)
#define HRXBRP_FW_HS_SUBFCFG_SUBFk_SC2ND_SCCH_ON_BIT_WIDTH            (1)
#define HRXBRP_FW_HS_SUBFCFG_SUBFk_SC2ND_SCCH_ON_BIT_MASK             ((kal_uint32) (((1<<HRXBRP_FW_HS_SUBFCFG_SUBFk_SC2ND_SCCH_ON_BIT_WIDTH)-1) << HRXBRP_FW_HS_SUBFCFG_SUBFk_SC2ND_SCCH_ON_BIT_LSB) )
#define HRXBRP_FW_HS_SUBFCFG_SUBFk_SC2ND_SCCH_ON_FLD_WR(reg, val)     (reg |= (val) << HRXBRP_FW_HS_SUBFCFG_SUBFk_SC2ND_SCCH_ON_BIT_LSB)
#define HRXBRP_FW_HS_SUBFCFG_SUBFk_SC2ND_SCCH_ON_FLD_RD(i)            ((M_HRXBRP_FW_HS_SUBFCFG_SUBFk_RD(i) & HRXBRP_FW_HS_SUBFCFG_SUBFk_SC2ND_SCCH_ON_BIT_MASK) >> HRXBRP_FW_HS_SUBFCFG_SUBFk_SC2ND_SCCH_ON_BIT_LSB)

#define HRXBRP_FW_HS_SUBFCFG_SUBFk_SC_SCCH_ON_BIT_LSB                 (1)
#define HRXBRP_FW_HS_SUBFCFG_SUBFk_SC_SCCH_ON_BIT_WIDTH               (1)
#define HRXBRP_FW_HS_SUBFCFG_SUBFk_SC_SCCH_ON_BIT_MASK                ((kal_uint32) (((1<<HRXBRP_FW_HS_SUBFCFG_SUBFk_SC_SCCH_ON_BIT_WIDTH)-1) << HRXBRP_FW_HS_SUBFCFG_SUBFk_SC_SCCH_ON_BIT_LSB) )
#define HRXBRP_FW_HS_SUBFCFG_SUBFk_SC_SCCH_ON_FLD_WR(reg, val)        (reg |= (val) << HRXBRP_FW_HS_SUBFCFG_SUBFk_SC_SCCH_ON_BIT_LSB)
#define HRXBRP_FW_HS_SUBFCFG_SUBFk_SC_SCCH_ON_FLD_RD(i)               ((M_HRXBRP_FW_HS_SUBFCFG_SUBFk_RD(i) & HRXBRP_FW_HS_SUBFCFG_SUBFk_SC_SCCH_ON_BIT_MASK) >> HRXBRP_FW_HS_SUBFCFG_SUBFk_SC_SCCH_ON_BIT_LSB)

#define HRXBRP_FW_HS_SUBFCFG_SUBFk_PC_SCCH_ON_BIT_LSB                 (0)
#define HRXBRP_FW_HS_SUBFCFG_SUBFk_PC_SCCH_ON_BIT_WIDTH               (1)
#define HRXBRP_FW_HS_SUBFCFG_SUBFk_PC_SCCH_ON_BIT_MASK                ((kal_uint32) (((1<<HRXBRP_FW_HS_SUBFCFG_SUBFk_PC_SCCH_ON_BIT_WIDTH)-1) << HRXBRP_FW_HS_SUBFCFG_SUBFk_PC_SCCH_ON_BIT_LSB) )
#define HRXBRP_FW_HS_SUBFCFG_SUBFk_PC_SCCH_ON_FLD_WR(reg, val)        (reg |= (val) << HRXBRP_FW_HS_SUBFCFG_SUBFk_PC_SCCH_ON_BIT_LSB)
#define HRXBRP_FW_HS_SUBFCFG_SUBFk_PC_SCCH_ON_FLD_RD(i)               ((M_HRXBRP_FW_HS_SUBFCFG_SUBFk_RD(i) & HRXBRP_FW_HS_SUBFCFG_SUBFk_PC_SCCH_ON_BIT_MASK) >> HRXBRP_FW_HS_SUBFCFG_SUBFk_PC_SCCH_ON_BIT_LSB)

#define HRXBRP_SCCH_GAP_IND_PC_SCCH_GAP_IND_PC_BIT_LSB                (0)
#define HRXBRP_SCCH_GAP_IND_PC_SCCH_GAP_IND_PC_BIT_WIDTH              (5)
#define HRXBRP_SCCH_GAP_IND_PC_SCCH_GAP_IND_PC_BIT_MASK               ((kal_uint32) (((1<<HRXBRP_SCCH_GAP_IND_PC_SCCH_GAP_IND_PC_BIT_WIDTH)-1) << HRXBRP_SCCH_GAP_IND_PC_SCCH_GAP_IND_PC_BIT_LSB) )
#define HRXBRP_SCCH_GAP_IND_PC_SCCH_GAP_IND_PC_FLD_WR(reg, val)       (reg |= (val) << HRXBRP_SCCH_GAP_IND_PC_SCCH_GAP_IND_PC_BIT_LSB)
#define HRXBRP_SCCH_GAP_IND_PC_SCCH_GAP_IND_PC_FLD_RD()               ((M_HRXBRP_SCCH_GAP_IND_PC_RD() & HRXBRP_SCCH_GAP_IND_PC_SCCH_GAP_IND_PC_BIT_MASK) >> HRXBRP_SCCH_GAP_IND_PC_SCCH_GAP_IND_PC_BIT_LSB)

#define HRXBRP_LESS_FRAME_CTRL_LESS_MODE_ON_BIT_LSB                   (0)
#define HRXBRP_LESS_FRAME_CTRL_LESS_MODE_ON_BIT_WIDTH                 (1)
#define HRXBRP_LESS_FRAME_CTRL_LESS_MODE_ON_BIT_MASK                  ((kal_uint32) (((1<<HRXBRP_LESS_FRAME_CTRL_LESS_MODE_ON_BIT_WIDTH)-1) << HRXBRP_LESS_FRAME_CTRL_LESS_MODE_ON_BIT_LSB) )
#define HRXBRP_LESS_FRAME_CTRL_LESS_MODE_ON_FLD_WR(reg, val)          (reg |= (val) << HRXBRP_LESS_FRAME_CTRL_LESS_MODE_ON_BIT_LSB)
#define HRXBRP_LESS_FRAME_CTRL_LESS_MODE_ON_FLD_RD()                  ((M_HRXBRP_LESS_FRAME_CTRL_RD() & HRXBRP_LESS_FRAME_CTRL_LESS_MODE_ON_BIT_MASK) >> HRXBRP_LESS_FRAME_CTRL_LESS_MODE_ON_BIT_LSB)

#define HRXBRP_LESS_SUBFk_CTRL_EN_BIT_LSB                             (15)
#define HRXBRP_LESS_SUBFk_CTRL_EN_BIT_WIDTH                           (1)
#define HRXBRP_LESS_SUBFk_CTRL_EN_BIT_MASK                            ((kal_uint32) (((1<<HRXBRP_LESS_SUBFk_CTRL_EN_BIT_WIDTH)-1) << HRXBRP_LESS_SUBFk_CTRL_EN_BIT_LSB) )
#define HRXBRP_LESS_SUBFk_CTRL_EN_FLD_WR(reg, val)                    (reg |= (val) << HRXBRP_LESS_SUBFk_CTRL_EN_BIT_LSB)
#define HRXBRP_LESS_SUBFk_CTRL_EN_FLD_RD(i)                           ((M_HRXBRP_LESS_SUBFk_CTRL_RD(i) & HRXBRP_LESS_SUBFk_CTRL_EN_BIT_MASK) >> HRXBRP_LESS_SUBFk_CTRL_EN_BIT_LSB)

#define HRXBRP_LESS_SUBFk_CTRL_SUBF_ON_BIT_LSB                        (0)
#define HRXBRP_LESS_SUBFk_CTRL_SUBF_ON_BIT_WIDTH                      (1)
#define HRXBRP_LESS_SUBFk_CTRL_SUBF_ON_BIT_MASK                       ((kal_uint32) (((1<<HRXBRP_LESS_SUBFk_CTRL_SUBF_ON_BIT_WIDTH)-1) << HRXBRP_LESS_SUBFk_CTRL_SUBF_ON_BIT_LSB) )
#define HRXBRP_LESS_SUBFk_CTRL_SUBF_ON_FLD_WR(reg, val)               (reg |= (val) << HRXBRP_LESS_SUBFk_CTRL_SUBF_ON_BIT_LSB)
#define HRXBRP_LESS_SUBFk_CTRL_SUBF_ON_FLD_RD(i)                      ((M_HRXBRP_LESS_SUBFk_CTRL_RD(i) & HRXBRP_LESS_SUBFk_CTRL_SUBF_ON_BIT_MASK) >> HRXBRP_LESS_SUBFk_CTRL_SUBF_ON_BIT_LSB)

#define HRXBRP_NC_FRAME_CTRL_TARGET_CELL_ON_BIT_LSB                   (0)
#define HRXBRP_NC_FRAME_CTRL_TARGET_CELL_ON_BIT_WIDTH                 (1)
#define HRXBRP_NC_FRAME_CTRL_TARGET_CELL_ON_BIT_MASK                  ((kal_uint32) (((1<<HRXBRP_NC_FRAME_CTRL_TARGET_CELL_ON_BIT_WIDTH)-1) << HRXBRP_NC_FRAME_CTRL_TARGET_CELL_ON_BIT_LSB) )
#define HRXBRP_NC_FRAME_CTRL_TARGET_CELL_ON_FLD_WR(reg, val)          (reg |= (val) << HRXBRP_NC_FRAME_CTRL_TARGET_CELL_ON_BIT_LSB)
#define HRXBRP_NC_FRAME_CTRL_TARGET_CELL_ON_FLD_RD()                  ((M_HRXBRP_NC_FRAME_CTRL_RD() & HRXBRP_NC_FRAME_CTRL_TARGET_CELL_ON_BIT_MASK) >> HRXBRP_NC_FRAME_CTRL_TARGET_CELL_ON_BIT_LSB)

#define HRXBRP_SCCH_GAP_IND_NC_SCCH_GAP_IND_NC_BIT_LSB                (0)
#define HRXBRP_SCCH_GAP_IND_NC_SCCH_GAP_IND_NC_BIT_WIDTH              (5)
#define HRXBRP_SCCH_GAP_IND_NC_SCCH_GAP_IND_NC_BIT_MASK               ((kal_uint32) (((1<<HRXBRP_SCCH_GAP_IND_NC_SCCH_GAP_IND_NC_BIT_WIDTH)-1) << HRXBRP_SCCH_GAP_IND_NC_SCCH_GAP_IND_NC_BIT_LSB) )
#define HRXBRP_SCCH_GAP_IND_NC_SCCH_GAP_IND_NC_FLD_WR(reg, val)       (reg |= (val) << HRXBRP_SCCH_GAP_IND_NC_SCCH_GAP_IND_NC_BIT_LSB)
#define HRXBRP_SCCH_GAP_IND_NC_SCCH_GAP_IND_NC_FLD_RD()               ((M_HRXBRP_SCCH_GAP_IND_NC_RD() & HRXBRP_SCCH_GAP_IND_NC_SCCH_GAP_IND_NC_BIT_MASK) >> HRXBRP_SCCH_GAP_IND_NC_SCCH_GAP_IND_NC_BIT_LSB)

#define HRXBRP_SCm_FRAME_CTRL_DUAL_CELL_ON_BIT_LSB                    (0)
#define HRXBRP_SCm_FRAME_CTRL_DUAL_CELL_ON_BIT_WIDTH                  (1)
#define HRXBRP_SCm_FRAME_CTRL_DUAL_CELL_ON_BIT_MASK                   ((kal_uint32) (((1<<HRXBRP_SCm_FRAME_CTRL_DUAL_CELL_ON_BIT_WIDTH)-1) << HRXBRP_SCm_FRAME_CTRL_DUAL_CELL_ON_BIT_LSB) )
#define HRXBRP_SCm_FRAME_CTRL_DUAL_CELL_ON_FLD_WR(reg, val)           (reg |= (val) << HRXBRP_SCm_FRAME_CTRL_DUAL_CELL_ON_BIT_LSB)
#define HRXBRP_SCm_FRAME_CTRL_DUAL_CELL_ON_FLD_RD(i)                  ((M_HRXBRP_SCm_FRAME_CTRL_RD(i) & HRXBRP_SCm_FRAME_CTRL_DUAL_CELL_ON_BIT_MASK) >> HRXBRP_SCm_FRAME_CTRL_DUAL_CELL_ON_BIT_LSB)

#define HRXBRP_SCCH_REINIT_SCm_REINIT_BIT_LSB                         (0)
#define HRXBRP_SCCH_REINIT_SCm_REINIT_BIT_WIDTH                       (1)
#define HRXBRP_SCCH_REINIT_SCm_REINIT_BIT_MASK                        ((kal_uint32) (((1<<HRXBRP_SCCH_REINIT_SCm_REINIT_BIT_WIDTH)-1) << HRXBRP_SCCH_REINIT_SCm_REINIT_BIT_LSB) )
#define HRXBRP_SCCH_REINIT_SCm_REINIT_FLD_WR(reg, val)                (reg |= (val) << HRXBRP_SCCH_REINIT_SCm_REINIT_BIT_LSB)
#define HRXBRP_SCCH_REINIT_SCm_REINIT_FLD_RD(i)                       ((M_HRXBRP_SCCH_REINIT_SCm_RD(i) & HRXBRP_SCCH_REINIT_SCm_REINIT_BIT_MASK) >> HRXBRP_SCCH_REINIT_SCm_REINIT_BIT_LSB)

#define HRXBRP_ACK_NACK_RESET_SCm_ACK_NACK_RST_BIT_LSB                (0)
#define HRXBRP_ACK_NACK_RESET_SCm_ACK_NACK_RST_BIT_WIDTH              (1)
#define HRXBRP_ACK_NACK_RESET_SCm_ACK_NACK_RST_BIT_MASK               ((kal_uint32) (((1<<HRXBRP_ACK_NACK_RESET_SCm_ACK_NACK_RST_BIT_WIDTH)-1) << HRXBRP_ACK_NACK_RESET_SCm_ACK_NACK_RST_BIT_LSB) )
#define HRXBRP_ACK_NACK_RESET_SCm_ACK_NACK_RST_FLD_WR(reg, val)       (reg |= (val) << HRXBRP_ACK_NACK_RESET_SCm_ACK_NACK_RST_BIT_LSB)
#define HRXBRP_ACK_NACK_RESET_SCm_ACK_NACK_RST_FLD_RD(i)              ((M_HRXBRP_ACK_NACK_RESET_SCm_RD(i) & HRXBRP_ACK_NACK_RESET_SCm_ACK_NACK_RST_BIT_MASK) >> HRXBRP_ACK_NACK_RESET_SCm_ACK_NACK_RST_BIT_LSB)

#define HRXBRP_RE_CONFIG_SUBFk_CON_SCm_ACK_NACK_RST_BIT_LSB           (3)
#define HRXBRP_RE_CONFIG_SUBFk_CON_SCm_ACK_NACK_RST_BIT_WIDTH         (1)
#define HRXBRP_RE_CONFIG_SUBFk_CON_SCm_ACK_NACK_RST_BIT_MASK          ((kal_uint32) (((1<<HRXBRP_RE_CONFIG_SUBFk_CON_SCm_ACK_NACK_RST_BIT_WIDTH)-1) << HRXBRP_RE_CONFIG_SUBFk_CON_SCm_ACK_NACK_RST_BIT_LSB) )
#define HRXBRP_RE_CONFIG_SUBFk_CON_SCm_ACK_NACK_RST_FLD_WR(reg, val)  (reg |= (val) << HRXBRP_RE_CONFIG_SUBFk_CON_SCm_ACK_NACK_RST_BIT_LSB)
#define HRXBRP_RE_CONFIG_SUBFk_CON_SCm_ACK_NACK_RST_FLD_RD(i)         ((M_HRXBRP_RE_CONFIG_SUBFk_CON_SCm_RD(i) & HRXBRP_RE_CONFIG_SUBFk_CON_SCm_ACK_NACK_RST_BIT_MASK) >> HRXBRP_RE_CONFIG_SUBFk_CON_SCm_ACK_NACK_RST_BIT_LSB)

#define HRXBRP_RE_CONFIG_SUBFk_CON_SCm_FLUSH_HARQ_BIT_LSB             (2)
#define HRXBRP_RE_CONFIG_SUBFk_CON_SCm_FLUSH_HARQ_BIT_WIDTH           (1)
#define HRXBRP_RE_CONFIG_SUBFk_CON_SCm_FLUSH_HARQ_BIT_MASK            ((kal_uint32) (((1<<HRXBRP_RE_CONFIG_SUBFk_CON_SCm_FLUSH_HARQ_BIT_WIDTH)-1) << HRXBRP_RE_CONFIG_SUBFk_CON_SCm_FLUSH_HARQ_BIT_LSB) )
#define HRXBRP_RE_CONFIG_SUBFk_CON_SCm_FLUSH_HARQ_FLD_WR(reg, val)    (reg |= (val) << HRXBRP_RE_CONFIG_SUBFk_CON_SCm_FLUSH_HARQ_BIT_LSB)
#define HRXBRP_RE_CONFIG_SUBFk_CON_SCm_FLUSH_HARQ_FLD_RD(i)           ((M_HRXBRP_RE_CONFIG_SUBFk_CON_SCm_RD(i) & HRXBRP_RE_CONFIG_SUBFk_CON_SCm_FLUSH_HARQ_BIT_MASK) >> HRXBRP_RE_CONFIG_SUBFk_CON_SCm_FLUSH_HARQ_BIT_LSB)

#define HRXBRP_RE_CONFIG_SUBFk_CON_SCm_CLR_ID_FIFO_BIT_LSB            (1)
#define HRXBRP_RE_CONFIG_SUBFk_CON_SCm_CLR_ID_FIFO_BIT_WIDTH          (1)
#define HRXBRP_RE_CONFIG_SUBFk_CON_SCm_CLR_ID_FIFO_BIT_MASK           ((kal_uint32) (((1<<HRXBRP_RE_CONFIG_SUBFk_CON_SCm_CLR_ID_FIFO_BIT_WIDTH)-1) << HRXBRP_RE_CONFIG_SUBFk_CON_SCm_CLR_ID_FIFO_BIT_LSB) )
#define HRXBRP_RE_CONFIG_SUBFk_CON_SCm_CLR_ID_FIFO_FLD_WR(reg, val)   (reg |= (val) << HRXBRP_RE_CONFIG_SUBFk_CON_SCm_CLR_ID_FIFO_BIT_LSB)
#define HRXBRP_RE_CONFIG_SUBFk_CON_SCm_CLR_ID_FIFO_FLD_RD(i)          ((M_HRXBRP_RE_CONFIG_SUBFk_CON_SCm_RD(i) & HRXBRP_RE_CONFIG_SUBFk_CON_SCm_CLR_ID_FIFO_BIT_MASK) >> HRXBRP_RE_CONFIG_SUBFk_CON_SCm_CLR_ID_FIFO_BIT_LSB)

#define HRXBRP_RE_CONFIG_SUBFk_CON_SCm_REINIT_BIT_LSB                 (0)
#define HRXBRP_RE_CONFIG_SUBFk_CON_SCm_REINIT_BIT_WIDTH               (1)
#define HRXBRP_RE_CONFIG_SUBFk_CON_SCm_REINIT_BIT_MASK                ((kal_uint32) (((1<<HRXBRP_RE_CONFIG_SUBFk_CON_SCm_REINIT_BIT_WIDTH)-1) << HRXBRP_RE_CONFIG_SUBFk_CON_SCm_REINIT_BIT_LSB) )
#define HRXBRP_RE_CONFIG_SUBFk_CON_SCm_REINIT_FLD_WR(reg, val)        (reg |= (val) << HRXBRP_RE_CONFIG_SUBFk_CON_SCm_REINIT_BIT_LSB)
#define HRXBRP_RE_CONFIG_SUBFk_CON_SCm_REINIT_FLD_RD(i)               ((M_HRXBRP_RE_CONFIG_SUBFk_CON_SCm_RD(i) & HRXBRP_RE_CONFIG_SUBFk_CON_SCm_REINIT_BIT_MASK) >> HRXBRP_RE_CONFIG_SUBFk_CON_SCm_REINIT_BIT_LSB)

#define HRXBRP_INACT_ABORT_SCm_SUBFk_EN_BIT_LSB                       (15)
#define HRXBRP_INACT_ABORT_SCm_SUBFk_EN_BIT_WIDTH                     (1)
#define HRXBRP_INACT_ABORT_SCm_SUBFk_EN_BIT_MASK                      ((kal_uint32) (((1<<HRXBRP_INACT_ABORT_SCm_SUBFk_EN_BIT_WIDTH)-1) << HRXBRP_INACT_ABORT_SCm_SUBFk_EN_BIT_LSB) )
#define HRXBRP_INACT_ABORT_SCm_SUBFk_EN_FLD_WR(reg, val)              (reg |= (val) << HRXBRP_INACT_ABORT_SCm_SUBFk_EN_BIT_LSB)
#define HRXBRP_INACT_ABORT_SCm_SUBFk_EN_FLD_RD(i)                     ((M_HRXBRP_INACT_ABORT_SCm_SUBFk_RD(i) & HRXBRP_INACT_ABORT_SCm_SUBFk_EN_BIT_MASK) >> HRXBRP_INACT_ABORT_SCm_SUBFk_EN_BIT_LSB)

#define HRXBRP_INACT_ABORT_SCm_SUBFk_SUBF_N_MINUS_3_BIT_LSB           (2)
#define HRXBRP_INACT_ABORT_SCm_SUBFk_SUBF_N_MINUS_3_BIT_WIDTH         (1)
#define HRXBRP_INACT_ABORT_SCm_SUBFk_SUBF_N_MINUS_3_BIT_MASK          ((kal_uint32) (((1<<HRXBRP_INACT_ABORT_SCm_SUBFk_SUBF_N_MINUS_3_BIT_WIDTH)-1) << HRXBRP_INACT_ABORT_SCm_SUBFk_SUBF_N_MINUS_3_BIT_LSB) )
#define HRXBRP_INACT_ABORT_SCm_SUBFk_SUBF_N_MINUS_3_FLD_WR(reg, val)  (reg |= (val) << HRXBRP_INACT_ABORT_SCm_SUBFk_SUBF_N_MINUS_3_BIT_LSB)
#define HRXBRP_INACT_ABORT_SCm_SUBFk_SUBF_N_MINUS_3_FLD_RD(i)         ((M_HRXBRP_INACT_ABORT_SCm_SUBFk_RD(i) & HRXBRP_INACT_ABORT_SCm_SUBFk_SUBF_N_MINUS_3_BIT_MASK) >> HRXBRP_INACT_ABORT_SCm_SUBFk_SUBF_N_MINUS_3_BIT_LSB)

#define HRXBRP_INACT_ABORT_SCm_SUBFk_SUBF_N_MINUS_2_BIT_LSB           (1)
#define HRXBRP_INACT_ABORT_SCm_SUBFk_SUBF_N_MINUS_2_BIT_WIDTH         (1)
#define HRXBRP_INACT_ABORT_SCm_SUBFk_SUBF_N_MINUS_2_BIT_MASK          ((kal_uint32) (((1<<HRXBRP_INACT_ABORT_SCm_SUBFk_SUBF_N_MINUS_2_BIT_WIDTH)-1) << HRXBRP_INACT_ABORT_SCm_SUBFk_SUBF_N_MINUS_2_BIT_LSB) )
#define HRXBRP_INACT_ABORT_SCm_SUBFk_SUBF_N_MINUS_2_FLD_WR(reg, val)  (reg |= (val) << HRXBRP_INACT_ABORT_SCm_SUBFk_SUBF_N_MINUS_2_BIT_LSB)
#define HRXBRP_INACT_ABORT_SCm_SUBFk_SUBF_N_MINUS_2_FLD_RD(i)         ((M_HRXBRP_INACT_ABORT_SCm_SUBFk_RD(i) & HRXBRP_INACT_ABORT_SCm_SUBFk_SUBF_N_MINUS_2_BIT_MASK) >> HRXBRP_INACT_ABORT_SCm_SUBFk_SUBF_N_MINUS_2_BIT_LSB)

#define HRXBRP_INACT_ABORT_SCm_SUBFk_SUBF_N_MINUS_1_BIT_LSB           (0)
#define HRXBRP_INACT_ABORT_SCm_SUBFk_SUBF_N_MINUS_1_BIT_WIDTH         (1)
#define HRXBRP_INACT_ABORT_SCm_SUBFk_SUBF_N_MINUS_1_BIT_MASK          ((kal_uint32) (((1<<HRXBRP_INACT_ABORT_SCm_SUBFk_SUBF_N_MINUS_1_BIT_WIDTH)-1) << HRXBRP_INACT_ABORT_SCm_SUBFk_SUBF_N_MINUS_1_BIT_LSB) )
#define HRXBRP_INACT_ABORT_SCm_SUBFk_SUBF_N_MINUS_1_FLD_WR(reg, val)  (reg |= (val) << HRXBRP_INACT_ABORT_SCm_SUBFk_SUBF_N_MINUS_1_BIT_LSB)
#define HRXBRP_INACT_ABORT_SCm_SUBFk_SUBF_N_MINUS_1_FLD_RD(i)         ((M_HRXBRP_INACT_ABORT_SCm_SUBFk_RD(i) & HRXBRP_INACT_ABORT_SCm_SUBFk_SUBF_N_MINUS_1_BIT_MASK) >> HRXBRP_INACT_ABORT_SCm_SUBFk_SUBF_N_MINUS_1_BIT_LSB)

#define HRXBRP_SCCH_GAP_IND_SCm_SCCH_GAP_IND_SCM_BIT_LSB              (0)
#define HRXBRP_SCCH_GAP_IND_SCm_SCCH_GAP_IND_SCM_BIT_WIDTH            (5)
#define HRXBRP_SCCH_GAP_IND_SCm_SCCH_GAP_IND_SCM_BIT_MASK             ((kal_uint32) (((1<<HRXBRP_SCCH_GAP_IND_SCm_SCCH_GAP_IND_SCM_BIT_WIDTH)-1) << HRXBRP_SCCH_GAP_IND_SCm_SCCH_GAP_IND_SCM_BIT_LSB) )
#define HRXBRP_SCCH_GAP_IND_SCm_SCCH_GAP_IND_SCM_FLD_WR(reg, val)     (reg |= (val) << HRXBRP_SCCH_GAP_IND_SCm_SCCH_GAP_IND_SCM_BIT_LSB)
#define HRXBRP_SCCH_GAP_IND_SCm_SCCH_GAP_IND_SCM_FLD_RD(i)            ((M_HRXBRP_SCCH_GAP_IND_SCm_RD(i) & HRXBRP_SCCH_GAP_IND_SCm_SCCH_GAP_IND_SCM_BIT_MASK) >> HRXBRP_SCCH_GAP_IND_SCm_SCCH_GAP_IND_SCM_BIT_LSB)

#define HRXBRP_R7_CTRL_LESS_NO_REP_BIT_LSB                            (17)
#define HRXBRP_R7_CTRL_LESS_NO_REP_BIT_WIDTH                          (1)
#define HRXBRP_R7_CTRL_LESS_NO_REP_BIT_MASK                           ((kal_uint32) (((1<<HRXBRP_R7_CTRL_LESS_NO_REP_BIT_WIDTH)-1) << HRXBRP_R7_CTRL_LESS_NO_REP_BIT_LSB) )
#define HRXBRP_R7_CTRL_LESS_NO_REP_FLD_WR(reg, val)                   (reg |= (val) << HRXBRP_R7_CTRL_LESS_NO_REP_BIT_LSB)
#define HRXBRP_R7_CTRL_LESS_NO_REP_FLD_RD()                           ((M_HRXBRP_R7_CTRL_RD() & HRXBRP_R7_CTRL_LESS_NO_REP_BIT_MASK) >> HRXBRP_R7_CTRL_LESS_NO_REP_BIT_LSB)

#define HRXBRP_R7_CTRL_BCCH_NO_REP_BIT_LSB                            (16)
#define HRXBRP_R7_CTRL_BCCH_NO_REP_BIT_WIDTH                          (1)
#define HRXBRP_R7_CTRL_BCCH_NO_REP_BIT_MASK                           ((kal_uint32) (((1<<HRXBRP_R7_CTRL_BCCH_NO_REP_BIT_WIDTH)-1) << HRXBRP_R7_CTRL_BCCH_NO_REP_BIT_LSB) )
#define HRXBRP_R7_CTRL_BCCH_NO_REP_FLD_WR(reg, val)                   (reg |= (val) << HRXBRP_R7_CTRL_BCCH_NO_REP_BIT_LSB)
#define HRXBRP_R7_CTRL_BCCH_NO_REP_FLD_RD()                           ((M_HRXBRP_R7_CTRL_RD() & HRXBRP_R7_CTRL_BCCH_NO_REP_BIT_MASK) >> HRXBRP_R7_CTRL_BCCH_NO_REP_BIT_LSB)

#define HRXBRP_R7_CTRL_EN_ORDER_BIT_LSB                               (5)
#define HRXBRP_R7_CTRL_EN_ORDER_BIT_WIDTH                             (1)
#define HRXBRP_R7_CTRL_EN_ORDER_BIT_MASK                              ((kal_uint32) (((1<<HRXBRP_R7_CTRL_EN_ORDER_BIT_WIDTH)-1) << HRXBRP_R7_CTRL_EN_ORDER_BIT_LSB) )
#define HRXBRP_R7_CTRL_EN_ORDER_FLD_WR(reg, val)                      (reg |= (val) << HRXBRP_R7_CTRL_EN_ORDER_BIT_LSB)
#define HRXBRP_R7_CTRL_EN_ORDER_FLD_RD()                              ((M_HRXBRP_R7_CTRL_RD() & HRXBRP_R7_CTRL_EN_ORDER_BIT_MASK) >> HRXBRP_R7_CTRL_EN_ORDER_BIT_LSB)

#define HRXBRP_R7_CTRL_EN_64QAM_BIT_LSB                               (4)
#define HRXBRP_R7_CTRL_EN_64QAM_BIT_WIDTH                             (1)
#define HRXBRP_R7_CTRL_EN_64QAM_BIT_MASK                              ((kal_uint32) (((1<<HRXBRP_R7_CTRL_EN_64QAM_BIT_WIDTH)-1) << HRXBRP_R7_CTRL_EN_64QAM_BIT_LSB) )
#define HRXBRP_R7_CTRL_EN_64QAM_FLD_WR(reg, val)                      (reg |= (val) << HRXBRP_R7_CTRL_EN_64QAM_BIT_LSB)
#define HRXBRP_R7_CTRL_EN_64QAM_FLD_RD()                              ((M_HRXBRP_R7_CTRL_RD() & HRXBRP_R7_CTRL_EN_64QAM_BIT_MASK) >> HRXBRP_R7_CTRL_EN_64QAM_BIT_LSB)

#define HRXBRP_R7_CTRL_TRBK_SZ_TABLE_BIT_LSB                          (1)
#define HRXBRP_R7_CTRL_TRBK_SZ_TABLE_BIT_WIDTH                        (1)
#define HRXBRP_R7_CTRL_TRBK_SZ_TABLE_BIT_MASK                         ((kal_uint32) (((1<<HRXBRP_R7_CTRL_TRBK_SZ_TABLE_BIT_WIDTH)-1) << HRXBRP_R7_CTRL_TRBK_SZ_TABLE_BIT_LSB) )
#define HRXBRP_R7_CTRL_TRBK_SZ_TABLE_FLD_WR(reg, val)                 (reg |= (val) << HRXBRP_R7_CTRL_TRBK_SZ_TABLE_BIT_LSB)
#define HRXBRP_R7_CTRL_TRBK_SZ_TABLE_FLD_RD()                         ((M_HRXBRP_R7_CTRL_RD() & HRXBRP_R7_CTRL_TRBK_SZ_TABLE_BIT_MASK) >> HRXBRP_R7_CTRL_TRBK_SZ_TABLE_BIT_LSB)

#define HRXBRP_RNTI_CTRL_H_RNTI01_PRIORITY_BIT_LSB                    (19)
#define HRXBRP_RNTI_CTRL_H_RNTI01_PRIORITY_BIT_WIDTH                  (1)
#define HRXBRP_RNTI_CTRL_H_RNTI01_PRIORITY_BIT_MASK                   ((kal_uint32) (((1<<HRXBRP_RNTI_CTRL_H_RNTI01_PRIORITY_BIT_WIDTH)-1) << HRXBRP_RNTI_CTRL_H_RNTI01_PRIORITY_BIT_LSB) )
#define HRXBRP_RNTI_CTRL_H_RNTI01_PRIORITY_FLD_WR(reg, val)           (reg |= (val) << HRXBRP_RNTI_CTRL_H_RNTI01_PRIORITY_BIT_LSB)
#define HRXBRP_RNTI_CTRL_H_RNTI01_PRIORITY_FLD_RD()                   ((M_HRXBRP_RNTI_CTRL_RD() & HRXBRP_RNTI_CTRL_H_RNTI01_PRIORITY_BIT_MASK) >> HRXBRP_RNTI_CTRL_H_RNTI01_PRIORITY_BIT_LSB)

#define HRXBRP_RNTI_CTRL_H_RNTI1_EN_BIT_LSB                           (18)
#define HRXBRP_RNTI_CTRL_H_RNTI1_EN_BIT_WIDTH                         (1)
#define HRXBRP_RNTI_CTRL_H_RNTI1_EN_BIT_MASK                          ((kal_uint32) (((1<<HRXBRP_RNTI_CTRL_H_RNTI1_EN_BIT_WIDTH)-1) << HRXBRP_RNTI_CTRL_H_RNTI1_EN_BIT_LSB) )
#define HRXBRP_RNTI_CTRL_H_RNTI1_EN_FLD_WR(reg, val)                  (reg |= (val) << HRXBRP_RNTI_CTRL_H_RNTI1_EN_BIT_LSB)
#define HRXBRP_RNTI_CTRL_H_RNTI1_EN_FLD_RD()                          ((M_HRXBRP_RNTI_CTRL_RD() & HRXBRP_RNTI_CTRL_H_RNTI1_EN_BIT_MASK) >> HRXBRP_RNTI_CTRL_H_RNTI1_EN_BIT_LSB)

#define HRXBRP_RNTI_CTRL_H_RNTI0_EN_BIT_LSB                           (17)
#define HRXBRP_RNTI_CTRL_H_RNTI0_EN_BIT_WIDTH                         (1)
#define HRXBRP_RNTI_CTRL_H_RNTI0_EN_BIT_MASK                          ((kal_uint32) (((1<<HRXBRP_RNTI_CTRL_H_RNTI0_EN_BIT_WIDTH)-1) << HRXBRP_RNTI_CTRL_H_RNTI0_EN_BIT_LSB) )
#define HRXBRP_RNTI_CTRL_H_RNTI0_EN_FLD_WR(reg, val)                  (reg |= (val) << HRXBRP_RNTI_CTRL_H_RNTI0_EN_BIT_LSB)
#define HRXBRP_RNTI_CTRL_H_RNTI0_EN_FLD_RD()                          ((M_HRXBRP_RNTI_CTRL_RD() & HRXBRP_RNTI_CTRL_H_RNTI0_EN_BIT_MASK) >> HRXBRP_RNTI_CTRL_H_RNTI0_EN_BIT_LSB)

#define HRXBRP_RNTI_CTRL_B_RNTI_EN_BIT_LSB                            (16)
#define HRXBRP_RNTI_CTRL_B_RNTI_EN_BIT_WIDTH                          (1)
#define HRXBRP_RNTI_CTRL_B_RNTI_EN_BIT_MASK                           ((kal_uint32) (((1<<HRXBRP_RNTI_CTRL_B_RNTI_EN_BIT_WIDTH)-1) << HRXBRP_RNTI_CTRL_B_RNTI_EN_BIT_LSB) )
#define HRXBRP_RNTI_CTRL_B_RNTI_EN_FLD_WR(reg, val)                   (reg |= (val) << HRXBRP_RNTI_CTRL_B_RNTI_EN_BIT_LSB)
#define HRXBRP_RNTI_CTRL_B_RNTI_EN_FLD_RD()                           ((M_HRXBRP_RNTI_CTRL_RD() & HRXBRP_RNTI_CTRL_B_RNTI_EN_BIT_MASK) >> HRXBRP_RNTI_CTRL_B_RNTI_EN_BIT_LSB)

#define HRXBRP_RNTI_CTRL_H_RNTI1_MAC_FLOW_BIT_LSB                     (2)
#define HRXBRP_RNTI_CTRL_H_RNTI1_MAC_FLOW_BIT_WIDTH                   (1)
#define HRXBRP_RNTI_CTRL_H_RNTI1_MAC_FLOW_BIT_MASK                    ((kal_uint32) (((1<<HRXBRP_RNTI_CTRL_H_RNTI1_MAC_FLOW_BIT_WIDTH)-1) << HRXBRP_RNTI_CTRL_H_RNTI1_MAC_FLOW_BIT_LSB) )
#define HRXBRP_RNTI_CTRL_H_RNTI1_MAC_FLOW_FLD_WR(reg, val)            (reg |= (val) << HRXBRP_RNTI_CTRL_H_RNTI1_MAC_FLOW_BIT_LSB)
#define HRXBRP_RNTI_CTRL_H_RNTI1_MAC_FLOW_FLD_RD()                    ((M_HRXBRP_RNTI_CTRL_RD() & HRXBRP_RNTI_CTRL_H_RNTI1_MAC_FLOW_BIT_MASK) >> HRXBRP_RNTI_CTRL_H_RNTI1_MAC_FLOW_BIT_LSB)

#define HRXBRP_RNTI_CTRL_H_RNTI0_MAC_FLOW_BIT_LSB                     (1)
#define HRXBRP_RNTI_CTRL_H_RNTI0_MAC_FLOW_BIT_WIDTH                   (1)
#define HRXBRP_RNTI_CTRL_H_RNTI0_MAC_FLOW_BIT_MASK                    ((kal_uint32) (((1<<HRXBRP_RNTI_CTRL_H_RNTI0_MAC_FLOW_BIT_WIDTH)-1) << HRXBRP_RNTI_CTRL_H_RNTI0_MAC_FLOW_BIT_LSB) )
#define HRXBRP_RNTI_CTRL_H_RNTI0_MAC_FLOW_FLD_WR(reg, val)            (reg |= (val) << HRXBRP_RNTI_CTRL_H_RNTI0_MAC_FLOW_BIT_LSB)
#define HRXBRP_RNTI_CTRL_H_RNTI0_MAC_FLOW_FLD_RD()                    ((M_HRXBRP_RNTI_CTRL_RD() & HRXBRP_RNTI_CTRL_H_RNTI0_MAC_FLOW_BIT_MASK) >> HRXBRP_RNTI_CTRL_H_RNTI0_MAC_FLOW_BIT_LSB)

#define HRXBRP_RNTI_CTRL_B_RNTI_MAC_FLOW_BIT_LSB                      (0)
#define HRXBRP_RNTI_CTRL_B_RNTI_MAC_FLOW_BIT_WIDTH                    (1)
#define HRXBRP_RNTI_CTRL_B_RNTI_MAC_FLOW_BIT_MASK                     ((kal_uint32) (((1<<HRXBRP_RNTI_CTRL_B_RNTI_MAC_FLOW_BIT_WIDTH)-1) << HRXBRP_RNTI_CTRL_B_RNTI_MAC_FLOW_BIT_LSB) )
#define HRXBRP_RNTI_CTRL_B_RNTI_MAC_FLOW_FLD_WR(reg, val)             (reg |= (val) << HRXBRP_RNTI_CTRL_B_RNTI_MAC_FLOW_BIT_LSB)
#define HRXBRP_RNTI_CTRL_B_RNTI_MAC_FLOW_FLD_RD()                     ((M_HRXBRP_RNTI_CTRL_RD() & HRXBRP_RNTI_CTRL_B_RNTI_MAC_FLOW_BIT_MASK) >> HRXBRP_RNTI_CTRL_B_RNTI_MAC_FLOW_BIT_LSB)

#define HRXBRP_H_RNTI0_H_RNTI0_BIT_LSB                                (0)
#define HRXBRP_H_RNTI0_H_RNTI0_BIT_WIDTH                              (16)
#define HRXBRP_H_RNTI0_H_RNTI0_BIT_MASK                               ((kal_uint32) (((1<<HRXBRP_H_RNTI0_H_RNTI0_BIT_WIDTH)-1) << HRXBRP_H_RNTI0_H_RNTI0_BIT_LSB) )
#define HRXBRP_H_RNTI0_H_RNTI0_FLD_WR(reg, val)                       (reg |= (val) << HRXBRP_H_RNTI0_H_RNTI0_BIT_LSB)
#define HRXBRP_H_RNTI0_H_RNTI0_FLD_RD()                               ((M_HRXBRP_H_RNTI0_RD() & HRXBRP_H_RNTI0_H_RNTI0_BIT_MASK) >> HRXBRP_H_RNTI0_H_RNTI0_BIT_LSB)

#define HRXBRP_H_RNTI1_H_RNTI1_BIT_LSB                                (0)
#define HRXBRP_H_RNTI1_H_RNTI1_BIT_WIDTH                              (16)
#define HRXBRP_H_RNTI1_H_RNTI1_BIT_MASK                               ((kal_uint32) (((1<<HRXBRP_H_RNTI1_H_RNTI1_BIT_WIDTH)-1) << HRXBRP_H_RNTI1_H_RNTI1_BIT_LSB) )
#define HRXBRP_H_RNTI1_H_RNTI1_FLD_WR(reg, val)                       (reg |= (val) << HRXBRP_H_RNTI1_H_RNTI1_BIT_LSB)
#define HRXBRP_H_RNTI1_H_RNTI1_FLD_RD()                               ((M_HRXBRP_H_RNTI1_RD() & HRXBRP_H_RNTI1_H_RNTI1_BIT_MASK) >> HRXBRP_H_RNTI1_H_RNTI1_BIT_LSB)

#define HRXBRP_BCCH_RNTI_BCCH_RNTI_BIT_LSB                            (0)
#define HRXBRP_BCCH_RNTI_BCCH_RNTI_BIT_WIDTH                          (16)
#define HRXBRP_BCCH_RNTI_BCCH_RNTI_BIT_MASK                           ((kal_uint32) (((1<<HRXBRP_BCCH_RNTI_BCCH_RNTI_BIT_WIDTH)-1) << HRXBRP_BCCH_RNTI_BCCH_RNTI_BIT_LSB) )
#define HRXBRP_BCCH_RNTI_BCCH_RNTI_FLD_WR(reg, val)                   (reg |= (val) << HRXBRP_BCCH_RNTI_BCCH_RNTI_BIT_LSB)
#define HRXBRP_BCCH_RNTI_BCCH_RNTI_FLD_RD()                           ((M_HRXBRP_BCCH_RNTI_RD() & HRXBRP_BCCH_RNTI_BCCH_RNTI_BIT_MASK) >> HRXBRP_BCCH_RNTI_BCCH_RNTI_BIT_LSB)

#define HRXBRP_CLR_ID_FIFO_CLR_ID_FIFO_BIT_LSB                        (0)
#define HRXBRP_CLR_ID_FIFO_CLR_ID_FIFO_BIT_WIDTH                      (1)
#define HRXBRP_CLR_ID_FIFO_CLR_ID_FIFO_BIT_MASK                       ((kal_uint32) (((1<<HRXBRP_CLR_ID_FIFO_CLR_ID_FIFO_BIT_WIDTH)-1) << HRXBRP_CLR_ID_FIFO_CLR_ID_FIFO_BIT_LSB) )
#define HRXBRP_CLR_ID_FIFO_CLR_ID_FIFO_FLD_WR(reg, val)               (reg |= (val) << HRXBRP_CLR_ID_FIFO_CLR_ID_FIFO_BIT_LSB)
#define HRXBRP_CLR_ID_FIFO_CLR_ID_FIFO_FLD_RD()                       ((M_HRXBRP_CLR_ID_FIFO_RD() & HRXBRP_CLR_ID_FIFO_CLR_ID_FIFO_BIT_MASK) >> HRXBRP_CLR_ID_FIFO_CLR_ID_FIFO_BIT_LSB)

#define HRXBRP_FLUSH_HARQ_FLUSH_HARQ_BIT_LSB                          (0)
#define HRXBRP_FLUSH_HARQ_FLUSH_HARQ_BIT_WIDTH                        (1)
#define HRXBRP_FLUSH_HARQ_FLUSH_HARQ_BIT_MASK                         ((kal_uint32) (((1<<HRXBRP_FLUSH_HARQ_FLUSH_HARQ_BIT_WIDTH)-1) << HRXBRP_FLUSH_HARQ_FLUSH_HARQ_BIT_LSB) )
#define HRXBRP_FLUSH_HARQ_FLUSH_HARQ_FLD_WR(reg, val)                 (reg |= (val) << HRXBRP_FLUSH_HARQ_FLUSH_HARQ_BIT_LSB)
#define HRXBRP_FLUSH_HARQ_FLUSH_HARQ_FLD_RD()                         ((M_HRXBRP_FLUSH_HARQ_RD() & HRXBRP_FLUSH_HARQ_FLUSH_HARQ_BIT_MASK) >> HRXBRP_FLUSH_HARQ_FLUSH_HARQ_BIT_LSB)

#define HRXBRP_DSCH_CON_PROCESS_NUM_BIT_LSB                           (0)
#define HRXBRP_DSCH_CON_PROCESS_NUM_BIT_WIDTH                         (4)
#define HRXBRP_DSCH_CON_PROCESS_NUM_BIT_MASK                          ((kal_uint32) (((1<<HRXBRP_DSCH_CON_PROCESS_NUM_BIT_WIDTH)-1) << HRXBRP_DSCH_CON_PROCESS_NUM_BIT_LSB) )
#define HRXBRP_DSCH_CON_PROCESS_NUM_FLD_WR(reg, val)                  (reg |= (val) << HRXBRP_DSCH_CON_PROCESS_NUM_BIT_LSB)
#define HRXBRP_DSCH_CON_PROCESS_NUM_FLD_RD()                          ((M_HRXBRP_DSCH_CON_RD() & HRXBRP_DSCH_CON_PROCESS_NUM_BIT_MASK) >> HRXBRP_DSCH_CON_PROCESS_NUM_BIT_LSB)

#define HRXBRP_H_RNTI_NC_H_RNTI_BIT_LSB                               (0)
#define HRXBRP_H_RNTI_NC_H_RNTI_BIT_WIDTH                             (16)
#define HRXBRP_H_RNTI_NC_H_RNTI_BIT_MASK                              ((kal_uint32) (((1<<HRXBRP_H_RNTI_NC_H_RNTI_BIT_WIDTH)-1) << HRXBRP_H_RNTI_NC_H_RNTI_BIT_LSB) )
#define HRXBRP_H_RNTI_NC_H_RNTI_FLD_WR(reg, val)                      (reg |= (val) << HRXBRP_H_RNTI_NC_H_RNTI_BIT_LSB)
#define HRXBRP_H_RNTI_NC_H_RNTI_FLD_RD()                              ((M_HRXBRP_H_RNTI_NC_RD() & HRXBRP_H_RNTI_NC_H_RNTI_BIT_MASK) >> HRXBRP_H_RNTI_NC_H_RNTI_BIT_LSB)

#define HRXBRP_R7_CTRL_SCm_EN_ORDER_BIT_LSB                           (5)
#define HRXBRP_R7_CTRL_SCm_EN_ORDER_BIT_WIDTH                         (1)
#define HRXBRP_R7_CTRL_SCm_EN_ORDER_BIT_MASK                          ((kal_uint32) (((1<<HRXBRP_R7_CTRL_SCm_EN_ORDER_BIT_WIDTH)-1) << HRXBRP_R7_CTRL_SCm_EN_ORDER_BIT_LSB) )
#define HRXBRP_R7_CTRL_SCm_EN_ORDER_FLD_WR(reg, val)                  (reg |= (val) << HRXBRP_R7_CTRL_SCm_EN_ORDER_BIT_LSB)
#define HRXBRP_R7_CTRL_SCm_EN_ORDER_FLD_RD(i)                         ((M_HRXBRP_R7_CTRL_SCm_RD(i) & HRXBRP_R7_CTRL_SCm_EN_ORDER_BIT_MASK) >> HRXBRP_R7_CTRL_SCm_EN_ORDER_BIT_LSB)

#define HRXBRP_R7_CTRL_SCm_EN_64QAM_BIT_LSB                           (4)
#define HRXBRP_R7_CTRL_SCm_EN_64QAM_BIT_WIDTH                         (1)
#define HRXBRP_R7_CTRL_SCm_EN_64QAM_BIT_MASK                          ((kal_uint32) (((1<<HRXBRP_R7_CTRL_SCm_EN_64QAM_BIT_WIDTH)-1) << HRXBRP_R7_CTRL_SCm_EN_64QAM_BIT_LSB) )
#define HRXBRP_R7_CTRL_SCm_EN_64QAM_FLD_WR(reg, val)                  (reg |= (val) << HRXBRP_R7_CTRL_SCm_EN_64QAM_BIT_LSB)
#define HRXBRP_R7_CTRL_SCm_EN_64QAM_FLD_RD(i)                         ((M_HRXBRP_R7_CTRL_SCm_RD(i) & HRXBRP_R7_CTRL_SCm_EN_64QAM_BIT_MASK) >> HRXBRP_R7_CTRL_SCm_EN_64QAM_BIT_LSB)

#define HRXBRP_R7_CTRL_SCm_TRBK_SZ_TABLE_BIT_LSB                      (1)
#define HRXBRP_R7_CTRL_SCm_TRBK_SZ_TABLE_BIT_WIDTH                    (1)
#define HRXBRP_R7_CTRL_SCm_TRBK_SZ_TABLE_BIT_MASK                     ((kal_uint32) (((1<<HRXBRP_R7_CTRL_SCm_TRBK_SZ_TABLE_BIT_WIDTH)-1) << HRXBRP_R7_CTRL_SCm_TRBK_SZ_TABLE_BIT_LSB) )
#define HRXBRP_R7_CTRL_SCm_TRBK_SZ_TABLE_FLD_WR(reg, val)             (reg |= (val) << HRXBRP_R7_CTRL_SCm_TRBK_SZ_TABLE_BIT_LSB)
#define HRXBRP_R7_CTRL_SCm_TRBK_SZ_TABLE_FLD_RD(i)                    ((M_HRXBRP_R7_CTRL_SCm_RD(i) & HRXBRP_R7_CTRL_SCm_TRBK_SZ_TABLE_BIT_MASK) >> HRXBRP_R7_CTRL_SCm_TRBK_SZ_TABLE_BIT_LSB)

#define HRXBRP_H_RNTI_SCm_H_RNTI_BIT_LSB                              (0)
#define HRXBRP_H_RNTI_SCm_H_RNTI_BIT_WIDTH                            (16)
#define HRXBRP_H_RNTI_SCm_H_RNTI_BIT_MASK                             ((kal_uint32) (((1<<HRXBRP_H_RNTI_SCm_H_RNTI_BIT_WIDTH)-1) << HRXBRP_H_RNTI_SCm_H_RNTI_BIT_LSB) )
#define HRXBRP_H_RNTI_SCm_H_RNTI_FLD_WR(reg, val)                     (reg |= (val) << HRXBRP_H_RNTI_SCm_H_RNTI_BIT_LSB)
#define HRXBRP_H_RNTI_SCm_H_RNTI_FLD_RD(i)                            ((M_HRXBRP_H_RNTI_SCm_RD(i) & HRXBRP_H_RNTI_SCm_H_RNTI_BIT_MASK) >> HRXBRP_H_RNTI_SCm_H_RNTI_BIT_LSB)

#define HRXBRP_CLR_ID_FIFO_SCm_CLR_ID_FIFO_BIT_LSB                    (0)
#define HRXBRP_CLR_ID_FIFO_SCm_CLR_ID_FIFO_BIT_WIDTH                  (1)
#define HRXBRP_CLR_ID_FIFO_SCm_CLR_ID_FIFO_BIT_MASK                   ((kal_uint32) (((1<<HRXBRP_CLR_ID_FIFO_SCm_CLR_ID_FIFO_BIT_WIDTH)-1) << HRXBRP_CLR_ID_FIFO_SCm_CLR_ID_FIFO_BIT_LSB) )
#define HRXBRP_CLR_ID_FIFO_SCm_CLR_ID_FIFO_FLD_WR(reg, val)           (reg |= (val) << HRXBRP_CLR_ID_FIFO_SCm_CLR_ID_FIFO_BIT_LSB)
#define HRXBRP_CLR_ID_FIFO_SCm_CLR_ID_FIFO_FLD_RD(i)                  ((M_HRXBRP_CLR_ID_FIFO_SCm_RD(i) & HRXBRP_CLR_ID_FIFO_SCm_CLR_ID_FIFO_BIT_MASK) >> HRXBRP_CLR_ID_FIFO_SCm_CLR_ID_FIFO_BIT_LSB)

#define HRXBRP_FLUSH_HARQ_SCm_FLUSH_HARQ_BIT_LSB                      (0)
#define HRXBRP_FLUSH_HARQ_SCm_FLUSH_HARQ_BIT_WIDTH                    (1)
#define HRXBRP_FLUSH_HARQ_SCm_FLUSH_HARQ_BIT_MASK                     ((kal_uint32) (((1<<HRXBRP_FLUSH_HARQ_SCm_FLUSH_HARQ_BIT_WIDTH)-1) << HRXBRP_FLUSH_HARQ_SCm_FLUSH_HARQ_BIT_LSB) )
#define HRXBRP_FLUSH_HARQ_SCm_FLUSH_HARQ_FLD_WR(reg, val)             (reg |= (val) << HRXBRP_FLUSH_HARQ_SCm_FLUSH_HARQ_BIT_LSB)
#define HRXBRP_FLUSH_HARQ_SCm_FLUSH_HARQ_FLD_RD(i)                    ((M_HRXBRP_FLUSH_HARQ_SCm_RD(i) & HRXBRP_FLUSH_HARQ_SCm_FLUSH_HARQ_BIT_MASK) >> HRXBRP_FLUSH_HARQ_SCm_FLUSH_HARQ_BIT_LSB)

#define HRXBRP_LM_TBS_EN_BIT_LSB                                      (31)
#define HRXBRP_LM_TBS_EN_BIT_WIDTH                                    (1)
#define HRXBRP_LM_TBS_EN_BIT_MASK                                     ((kal_uint32) (((1<<HRXBRP_LM_TBS_EN_BIT_WIDTH)-1) << HRXBRP_LM_TBS_EN_BIT_LSB) )
#define HRXBRP_LM_TBS_EN_FLD_WR(reg, val)                             (reg |= (val) << HRXBRP_LM_TBS_EN_BIT_LSB)
#define HRXBRP_LM_TBS_EN_FLD_RD(i)                                    ((M_HRXBRP_LM_TBS_RD(i) & HRXBRP_LM_TBS_EN_BIT_MASK) >> HRXBRP_LM_TBS_EN_BIT_LSB)

#define HRXBRP_LM_TBS_SECOND_CODE_SUPPORT_BIT_LSB                     (16)
#define HRXBRP_LM_TBS_SECOND_CODE_SUPPORT_BIT_WIDTH                   (1)
#define HRXBRP_LM_TBS_SECOND_CODE_SUPPORT_BIT_MASK                    ((kal_uint32) (((1<<HRXBRP_LM_TBS_SECOND_CODE_SUPPORT_BIT_WIDTH)-1) << HRXBRP_LM_TBS_SECOND_CODE_SUPPORT_BIT_LSB) )
#define HRXBRP_LM_TBS_SECOND_CODE_SUPPORT_FLD_WR(reg, val)            (reg |= (val) << HRXBRP_LM_TBS_SECOND_CODE_SUPPORT_BIT_LSB)
#define HRXBRP_LM_TBS_SECOND_CODE_SUPPORT_FLD_RD(i)                   ((M_HRXBRP_LM_TBS_RD(i) & HRXBRP_LM_TBS_SECOND_CODE_SUPPORT_BIT_MASK) >> HRXBRP_LM_TBS_SECOND_CODE_SUPPORT_BIT_LSB)

#define HRXBRP_LM_TBS_LM_TBS_BIT_LSB                                  (0)
#define HRXBRP_LM_TBS_LM_TBS_BIT_WIDTH                                (11)
#define HRXBRP_LM_TBS_LM_TBS_BIT_MASK                                 ((kal_uint32) (((1<<HRXBRP_LM_TBS_LM_TBS_BIT_WIDTH)-1) << HRXBRP_LM_TBS_LM_TBS_BIT_LSB) )
#define HRXBRP_LM_TBS_LM_TBS_FLD_WR(reg, val)                         (reg |= (val) << HRXBRP_LM_TBS_LM_TBS_BIT_LSB)
#define HRXBRP_LM_TBS_LM_TBS_FLD_RD(i)                                ((M_HRXBRP_LM_TBS_RD(i) & HRXBRP_LM_TBS_LM_TBS_BIT_MASK) >> HRXBRP_LM_TBS_LM_TBS_BIT_LSB)

#define HRXBRP_TURBO_EQ_FRAME_CTRL_TURBO_EQ_EN_BIT_LSB                (0)
#define HRXBRP_TURBO_EQ_FRAME_CTRL_TURBO_EQ_EN_BIT_WIDTH              (1)
#define HRXBRP_TURBO_EQ_FRAME_CTRL_TURBO_EQ_EN_BIT_MASK               ((kal_uint32) (((1<<HRXBRP_TURBO_EQ_FRAME_CTRL_TURBO_EQ_EN_BIT_WIDTH)-1) << HRXBRP_TURBO_EQ_FRAME_CTRL_TURBO_EQ_EN_BIT_LSB) )
#define HRXBRP_TURBO_EQ_FRAME_CTRL_TURBO_EQ_EN_FLD_WR(reg, val)       (reg |= (val) << HRXBRP_TURBO_EQ_FRAME_CTRL_TURBO_EQ_EN_BIT_LSB)
#define HRXBRP_TURBO_EQ_FRAME_CTRL_TURBO_EQ_EN_FLD_RD()               ((M_HRXBRP_TURBO_EQ_FRAME_CTRL_RD() & HRXBRP_TURBO_EQ_FRAME_CTRL_TURBO_EQ_EN_BIT_MASK) >> HRXBRP_TURBO_EQ_FRAME_CTRL_TURBO_EQ_EN_BIT_LSB)

#define HRXBRP_EXT_HARQ_START_ADDR_EXT_HARQ_START_ADDR_BIT_LSB        (0)
#define HRXBRP_EXT_HARQ_START_ADDR_EXT_HARQ_START_ADDR_BIT_WIDTH      (32)
#define HRXBRP_EXT_HARQ_START_ADDR_EXT_HARQ_START_ADDR_BIT_MASK       ((kal_uint32) (((1<<HRXBRP_EXT_HARQ_START_ADDR_EXT_HARQ_START_ADDR_BIT_WIDTH)-1) << HRXBRP_EXT_HARQ_START_ADDR_EXT_HARQ_START_ADDR_BIT_LSB) )
#define HRXBRP_EXT_HARQ_START_ADDR_EXT_HARQ_START_ADDR_FLD_WR(reg, val) (reg |= (val) << HRXBRP_EXT_HARQ_START_ADDR_EXT_HARQ_START_ADDR_BIT_LSB)
#define HRXBRP_EXT_HARQ_START_ADDR_EXT_HARQ_START_ADDR_FLD_RD()       ((M_HRXBRP_EXT_HARQ_START_ADDR_RD() & HRXBRP_EXT_HARQ_START_ADDR_EXT_HARQ_START_ADDR_BIT_MASK) >> HRXBRP_EXT_HARQ_START_ADDR_EXT_HARQ_START_ADDR_BIT_LSB)

#define HRXBRP_HDA_ADDR_PC_LESS_HDA_ADDR_PC_LESS_BIT_LSB              (0)
#define HRXBRP_HDA_ADDR_PC_LESS_HDA_ADDR_PC_LESS_BIT_WIDTH            (32)
#define HRXBRP_HDA_ADDR_PC_LESS_HDA_ADDR_PC_LESS_BIT_MASK             ((kal_uint32) (((1<<HRXBRP_HDA_ADDR_PC_LESS_HDA_ADDR_PC_LESS_BIT_WIDTH)-1) << HRXBRP_HDA_ADDR_PC_LESS_HDA_ADDR_PC_LESS_BIT_LSB) )
#define HRXBRP_HDA_ADDR_PC_LESS_HDA_ADDR_PC_LESS_FLD_WR(reg, val)     (reg |= (val) << HRXBRP_HDA_ADDR_PC_LESS_HDA_ADDR_PC_LESS_BIT_LSB)
#define HRXBRP_HDA_ADDR_PC_LESS_HDA_ADDR_PC_LESS_FLD_RD(i)            ((M_HRXBRP_HDA_ADDR_PC_LESS_RD(i) & HRXBRP_HDA_ADDR_PC_LESS_HDA_ADDR_PC_LESS_BIT_MASK) >> HRXBRP_HDA_ADDR_PC_LESS_HDA_ADDR_PC_LESS_BIT_LSB)

#define HRXBRP_NIR_NIR_BIT_LSB                                        (0)
#define HRXBRP_NIR_NIR_BIT_WIDTH                                      (19)
#define HRXBRP_NIR_NIR_BIT_MASK                                       ((kal_uint32) (((1<<HRXBRP_NIR_NIR_BIT_WIDTH)-1) << HRXBRP_NIR_NIR_BIT_LSB) )
#define HRXBRP_NIR_NIR_FLD_WR(reg, val)                               (reg |= (val) << HRXBRP_NIR_NIR_BIT_LSB)
#define HRXBRP_NIR_NIR_FLD_RD(i)                                      ((M_HRXBRP_NIR_RD(i) & HRXBRP_NIR_NIR_BIT_MASK) >> HRXBRP_NIR_NIR_BIT_LSB)

#define HRXBRP_HDA_ADDRk_PC_PROm_HDA_ADDRK_PC_PROM_BIT_LSB            (0)
#define HRXBRP_HDA_ADDRk_PC_PROm_HDA_ADDRK_PC_PROM_BIT_WIDTH          (32)
#define HRXBRP_HDA_ADDRk_PC_PROm_HDA_ADDRK_PC_PROM_BIT_MASK           ((kal_uint32) (((1<<HRXBRP_HDA_ADDRk_PC_PROm_HDA_ADDRK_PC_PROM_BIT_WIDTH)-1) << HRXBRP_HDA_ADDRk_PC_PROm_HDA_ADDRK_PC_PROM_BIT_LSB) )
#define HRXBRP_HDA_ADDRk_PC_PROm_HDA_ADDRK_PC_PROM_FLD_WR(reg, val)   (reg |= (val) << HRXBRP_HDA_ADDRk_PC_PROm_HDA_ADDRK_PC_PROM_BIT_LSB)
#define HRXBRP_HDA_ADDRk_PC_PROm_HDA_ADDRK_PC_PROM_FLD_RD(i)          ((M_HRXBRP_HDA_ADDRk_PC_PROm_RD(i) & HRXBRP_HDA_ADDRk_PC_PROm_HDA_ADDRK_PC_PROM_BIT_MASK) >> HRXBRP_HDA_ADDRk_PC_PROm_HDA_ADDRK_PC_PROM_BIT_LSB)

#define HRXBRP_NIR_SCm_PROk_NIR_BIT_LSB                               (0)
#define HRXBRP_NIR_SCm_PROk_NIR_BIT_WIDTH                             (18)
#define HRXBRP_NIR_SCm_PROk_NIR_BIT_MASK                              ((kal_uint32) (((1<<HRXBRP_NIR_SCm_PROk_NIR_BIT_WIDTH)-1) << HRXBRP_NIR_SCm_PROk_NIR_BIT_LSB) )
#define HRXBRP_NIR_SCm_PROk_NIR_FLD_WR(reg, val)                      (reg |= (val) << HRXBRP_NIR_SCm_PROk_NIR_BIT_LSB)
#define HRXBRP_NIR_SCm_PROk_NIR_FLD_RD(i)                             ((M_HRXBRP_NIR_SCm_PROk_RD(i) & HRXBRP_NIR_SCm_PROk_NIR_BIT_MASK) >> HRXBRP_NIR_SCm_PROk_NIR_BIT_LSB)

#define HRXBRP_HDA_ADDR_SCm_PROk_HDA_ADDR_SCM_PROK_BIT_LSB            (0)
#define HRXBRP_HDA_ADDR_SCm_PROk_HDA_ADDR_SCM_PROK_BIT_WIDTH          (32)
#define HRXBRP_HDA_ADDR_SCm_PROk_HDA_ADDR_SCM_PROK_BIT_MASK           ((kal_uint32) (((1<<HRXBRP_HDA_ADDR_SCm_PROk_HDA_ADDR_SCM_PROK_BIT_WIDTH)-1) << HRXBRP_HDA_ADDR_SCm_PROk_HDA_ADDR_SCM_PROK_BIT_LSB) )
#define HRXBRP_HDA_ADDR_SCm_PROk_HDA_ADDR_SCM_PROK_FLD_WR(reg, val)   (reg |= (val) << HRXBRP_HDA_ADDR_SCm_PROk_HDA_ADDR_SCM_PROK_BIT_LSB)
#define HRXBRP_HDA_ADDR_SCm_PROk_HDA_ADDR_SCM_PROK_FLD_RD(i)          ((M_HRXBRP_HDA_ADDR_SCm_PROk_RD(i) & HRXBRP_HDA_ADDR_SCm_PROk_HDA_ADDR_SCM_PROK_BIT_MASK) >> HRXBRP_HDA_ADDR_SCm_PROk_HDA_ADDR_SCM_PROK_BIT_LSB)

#define HRXBRP_FW_CBRP_AGCH_FB_OFFSET_ACT_CURR_FRAME_BIT_LSB          (16)
#define HRXBRP_FW_CBRP_AGCH_FB_OFFSET_ACT_CURR_FRAME_BIT_WIDTH        (1)
#define HRXBRP_FW_CBRP_AGCH_FB_OFFSET_ACT_CURR_FRAME_BIT_MASK         ((kal_uint32) (((1<<HRXBRP_FW_CBRP_AGCH_FB_OFFSET_ACT_CURR_FRAME_BIT_WIDTH)-1) << HRXBRP_FW_CBRP_AGCH_FB_OFFSET_ACT_CURR_FRAME_BIT_LSB) )
#define HRXBRP_FW_CBRP_AGCH_FB_OFFSET_ACT_CURR_FRAME_FLD_WR(reg, val) (reg |= (val) << HRXBRP_FW_CBRP_AGCH_FB_OFFSET_ACT_CURR_FRAME_BIT_LSB)
#define HRXBRP_FW_CBRP_AGCH_FB_OFFSET_ACT_CURR_FRAME_FLD_RD()         ((M_HRXBRP_FW_CBRP_AGCH_FB_OFFSET_RD() & HRXBRP_FW_CBRP_AGCH_FB_OFFSET_ACT_CURR_FRAME_BIT_MASK) >> HRXBRP_FW_CBRP_AGCH_FB_OFFSET_ACT_CURR_FRAME_BIT_LSB)

#define HRXBRP_FW_CBRP_AGCH_FB_OFFSET_CHIP_BIT_LSB                    (0)
#define HRXBRP_FW_CBRP_AGCH_FB_OFFSET_CHIP_BIT_WIDTH                  (16)
#define HRXBRP_FW_CBRP_AGCH_FB_OFFSET_CHIP_BIT_MASK                   ((kal_uint32) (((1<<HRXBRP_FW_CBRP_AGCH_FB_OFFSET_CHIP_BIT_WIDTH)-1) << HRXBRP_FW_CBRP_AGCH_FB_OFFSET_CHIP_BIT_LSB) )
#define HRXBRP_FW_CBRP_AGCH_FB_OFFSET_CHIP_FLD_WR(reg, val)           (reg |= (val) << HRXBRP_FW_CBRP_AGCH_FB_OFFSET_CHIP_BIT_LSB)
#define HRXBRP_FW_CBRP_AGCH_FB_OFFSET_CHIP_FLD_RD()                   ((M_HRXBRP_FW_CBRP_AGCH_FB_OFFSET_RD() & HRXBRP_FW_CBRP_AGCH_FB_OFFSET_CHIP_BIT_MASK) >> HRXBRP_FW_CBRP_AGCH_FB_OFFSET_CHIP_BIT_LSB)

#define HRXBRP_FW_CBRP_AGCH_START_EN_BIT_LSB                          (15)
#define HRXBRP_FW_CBRP_AGCH_START_EN_BIT_WIDTH                        (1)
#define HRXBRP_FW_CBRP_AGCH_START_EN_BIT_MASK                         ((kal_uint32) (((1<<HRXBRP_FW_CBRP_AGCH_START_EN_BIT_WIDTH)-1) << HRXBRP_FW_CBRP_AGCH_START_EN_BIT_LSB) )
#define HRXBRP_FW_CBRP_AGCH_START_EN_FLD_WR(reg, val)                 (reg |= (val) << HRXBRP_FW_CBRP_AGCH_START_EN_BIT_LSB)
#define HRXBRP_FW_CBRP_AGCH_START_EN_FLD_RD()                         ((M_HRXBRP_FW_CBRP_AGCH_START_RD() & HRXBRP_FW_CBRP_AGCH_START_EN_BIT_MASK) >> HRXBRP_FW_CBRP_AGCH_START_EN_BIT_LSB)

#define HRXBRP_FW_CBRP_AGCH_START_SEC_CELL_STARTING_BIT_LSB           (1)
#define HRXBRP_FW_CBRP_AGCH_START_SEC_CELL_STARTING_BIT_WIDTH         (1)
#define HRXBRP_FW_CBRP_AGCH_START_SEC_CELL_STARTING_BIT_MASK          ((kal_uint32) (((1<<HRXBRP_FW_CBRP_AGCH_START_SEC_CELL_STARTING_BIT_WIDTH)-1) << HRXBRP_FW_CBRP_AGCH_START_SEC_CELL_STARTING_BIT_LSB) )
#define HRXBRP_FW_CBRP_AGCH_START_SEC_CELL_STARTING_FLD_WR(reg, val)  (reg |= (val) << HRXBRP_FW_CBRP_AGCH_START_SEC_CELL_STARTING_BIT_LSB)
#define HRXBRP_FW_CBRP_AGCH_START_SEC_CELL_STARTING_FLD_RD()          ((M_HRXBRP_FW_CBRP_AGCH_START_RD() & HRXBRP_FW_CBRP_AGCH_START_SEC_CELL_STARTING_BIT_MASK) >> HRXBRP_FW_CBRP_AGCH_START_SEC_CELL_STARTING_BIT_LSB)

#define HRXBRP_FW_CBRP_AGCH_START_PRI_CELL_STARTING_BIT_LSB           (0)
#define HRXBRP_FW_CBRP_AGCH_START_PRI_CELL_STARTING_BIT_WIDTH         (1)
#define HRXBRP_FW_CBRP_AGCH_START_PRI_CELL_STARTING_BIT_MASK          ((kal_uint32) (((1<<HRXBRP_FW_CBRP_AGCH_START_PRI_CELL_STARTING_BIT_WIDTH)-1) << HRXBRP_FW_CBRP_AGCH_START_PRI_CELL_STARTING_BIT_LSB) )
#define HRXBRP_FW_CBRP_AGCH_START_PRI_CELL_STARTING_FLD_WR(reg, val)  (reg |= (val) << HRXBRP_FW_CBRP_AGCH_START_PRI_CELL_STARTING_BIT_LSB)
#define HRXBRP_FW_CBRP_AGCH_START_PRI_CELL_STARTING_FLD_RD()          ((M_HRXBRP_FW_CBRP_AGCH_START_RD() & HRXBRP_FW_CBRP_AGCH_START_PRI_CELL_STARTING_BIT_MASK) >> HRXBRP_FW_CBRP_AGCH_START_PRI_CELL_STARTING_BIT_LSB)

#define HRXBRP_FW_CBRP_AGCH_STOP_EN_BIT_LSB                           (15)
#define HRXBRP_FW_CBRP_AGCH_STOP_EN_BIT_WIDTH                         (1)
#define HRXBRP_FW_CBRP_AGCH_STOP_EN_BIT_MASK                          ((kal_uint32) (((1<<HRXBRP_FW_CBRP_AGCH_STOP_EN_BIT_WIDTH)-1) << HRXBRP_FW_CBRP_AGCH_STOP_EN_BIT_LSB) )
#define HRXBRP_FW_CBRP_AGCH_STOP_EN_FLD_WR(reg, val)                  (reg |= (val) << HRXBRP_FW_CBRP_AGCH_STOP_EN_BIT_LSB)
#define HRXBRP_FW_CBRP_AGCH_STOP_EN_FLD_RD()                          ((M_HRXBRP_FW_CBRP_AGCH_STOP_RD() & HRXBRP_FW_CBRP_AGCH_STOP_EN_BIT_MASK) >> HRXBRP_FW_CBRP_AGCH_STOP_EN_BIT_LSB)

#define HRXBRP_FW_CBRP_AGCH_STOP_SEC_CELL_STOPPING_BIT_LSB            (1)
#define HRXBRP_FW_CBRP_AGCH_STOP_SEC_CELL_STOPPING_BIT_WIDTH          (1)
#define HRXBRP_FW_CBRP_AGCH_STOP_SEC_CELL_STOPPING_BIT_MASK           ((kal_uint32) (((1<<HRXBRP_FW_CBRP_AGCH_STOP_SEC_CELL_STOPPING_BIT_WIDTH)-1) << HRXBRP_FW_CBRP_AGCH_STOP_SEC_CELL_STOPPING_BIT_LSB) )
#define HRXBRP_FW_CBRP_AGCH_STOP_SEC_CELL_STOPPING_FLD_WR(reg, val)   (reg |= (val) << HRXBRP_FW_CBRP_AGCH_STOP_SEC_CELL_STOPPING_BIT_LSB)
#define HRXBRP_FW_CBRP_AGCH_STOP_SEC_CELL_STOPPING_FLD_RD()           ((M_HRXBRP_FW_CBRP_AGCH_STOP_RD() & HRXBRP_FW_CBRP_AGCH_STOP_SEC_CELL_STOPPING_BIT_MASK) >> HRXBRP_FW_CBRP_AGCH_STOP_SEC_CELL_STOPPING_BIT_LSB)

#define HRXBRP_FW_CBRP_AGCH_STOP_PRI_CELL_STOPPING_BIT_LSB            (0)
#define HRXBRP_FW_CBRP_AGCH_STOP_PRI_CELL_STOPPING_BIT_WIDTH          (1)
#define HRXBRP_FW_CBRP_AGCH_STOP_PRI_CELL_STOPPING_BIT_MASK           ((kal_uint32) (((1<<HRXBRP_FW_CBRP_AGCH_STOP_PRI_CELL_STOPPING_BIT_WIDTH)-1) << HRXBRP_FW_CBRP_AGCH_STOP_PRI_CELL_STOPPING_BIT_LSB) )
#define HRXBRP_FW_CBRP_AGCH_STOP_PRI_CELL_STOPPING_FLD_WR(reg, val)   (reg |= (val) << HRXBRP_FW_CBRP_AGCH_STOP_PRI_CELL_STOPPING_BIT_LSB)
#define HRXBRP_FW_CBRP_AGCH_STOP_PRI_CELL_STOPPING_FLD_RD()           ((M_HRXBRP_FW_CBRP_AGCH_STOP_RD() & HRXBRP_FW_CBRP_AGCH_STOP_PRI_CELL_STOPPING_BIT_MASK) >> HRXBRP_FW_CBRP_AGCH_STOP_PRI_CELL_STOPPING_BIT_LSB)

#define HRXBRP_FW_AGCH_RRC_STATE_RRC_STATES_BIT_LSB                   (0)
#define HRXBRP_FW_AGCH_RRC_STATE_RRC_STATES_BIT_WIDTH                 (4)
#define HRXBRP_FW_AGCH_RRC_STATE_RRC_STATES_BIT_MASK                  ((kal_uint32) (((1<<HRXBRP_FW_AGCH_RRC_STATE_RRC_STATES_BIT_WIDTH)-1) << HRXBRP_FW_AGCH_RRC_STATE_RRC_STATES_BIT_LSB) )
#define HRXBRP_FW_AGCH_RRC_STATE_RRC_STATES_FLD_WR(reg, val)          (reg |= (val) << HRXBRP_FW_AGCH_RRC_STATE_RRC_STATES_BIT_LSB)
#define HRXBRP_FW_AGCH_RRC_STATE_RRC_STATES_FLD_RD()                  ((M_HRXBRP_FW_AGCH_RRC_STATE_RD() & HRXBRP_FW_AGCH_RRC_STATE_RRC_STATES_BIT_MASK) >> HRXBRP_FW_AGCH_RRC_STATE_RRC_STATES_BIT_LSB)

#define HRXBRP_FW_AGCHm_RX_GATED_SUBFk_EN_BIT_LSB                     (15)
#define HRXBRP_FW_AGCHm_RX_GATED_SUBFk_EN_BIT_WIDTH                   (1)
#define HRXBRP_FW_AGCHm_RX_GATED_SUBFk_EN_BIT_MASK                    ((kal_uint32) (((1<<HRXBRP_FW_AGCHm_RX_GATED_SUBFk_EN_BIT_WIDTH)-1) << HRXBRP_FW_AGCHm_RX_GATED_SUBFk_EN_BIT_LSB) )
#define HRXBRP_FW_AGCHm_RX_GATED_SUBFk_EN_FLD_WR(reg, val)            (reg |= (val) << HRXBRP_FW_AGCHm_RX_GATED_SUBFk_EN_BIT_LSB)
#define HRXBRP_FW_AGCHm_RX_GATED_SUBFk_EN_FLD_RD(i)                   ((M_HRXBRP_FW_AGCHm_RX_GATED_SUBFk_RD(i) & HRXBRP_FW_AGCHm_RX_GATED_SUBFk_EN_BIT_MASK) >> HRXBRP_FW_AGCHm_RX_GATED_SUBFk_EN_BIT_LSB)

#define HRXBRP_FW_AGCHm_RX_GATED_SUBFk_AGCHM_RX_GATED_SUBFK_BIT_LSB   (0)
#define HRXBRP_FW_AGCHm_RX_GATED_SUBFk_AGCHM_RX_GATED_SUBFK_BIT_WIDTH (1)
#define HRXBRP_FW_AGCHm_RX_GATED_SUBFk_AGCHM_RX_GATED_SUBFK_BIT_MASK  ((kal_uint32) (((1<<HRXBRP_FW_AGCHm_RX_GATED_SUBFk_AGCHM_RX_GATED_SUBFK_BIT_WIDTH)-1) << HRXBRP_FW_AGCHm_RX_GATED_SUBFk_AGCHM_RX_GATED_SUBFK_BIT_LSB) )
#define HRXBRP_FW_AGCHm_RX_GATED_SUBFk_AGCHM_RX_GATED_SUBFK_FLD_WR(reg, val) (reg |= (val) << HRXBRP_FW_AGCHm_RX_GATED_SUBFk_AGCHM_RX_GATED_SUBFK_BIT_LSB)
#define HRXBRP_FW_AGCHm_RX_GATED_SUBFk_AGCHM_RX_GATED_SUBFK_FLD_RD(i) ((M_HRXBRP_FW_AGCHm_RX_GATED_SUBFk_RD(i) & HRXBRP_FW_AGCHm_RX_GATED_SUBFk_AGCHM_RX_GATED_SUBFK_BIT_MASK) >> HRXBRP_FW_AGCHm_RX_GATED_SUBFk_AGCHM_RX_GATED_SUBFK_BIT_LSB)

#define HRXBRP_AGCHm_GAP_VEC_GAP14_BIT_LSB                            (14)
#define HRXBRP_AGCHm_GAP_VEC_GAP14_BIT_WIDTH                          (1)
#define HRXBRP_AGCHm_GAP_VEC_GAP14_BIT_MASK                           ((kal_uint32) (((1<<HRXBRP_AGCHm_GAP_VEC_GAP14_BIT_WIDTH)-1) << HRXBRP_AGCHm_GAP_VEC_GAP14_BIT_LSB) )
#define HRXBRP_AGCHm_GAP_VEC_GAP14_FLD_WR(reg, val)                   (reg |= (val) << HRXBRP_AGCHm_GAP_VEC_GAP14_BIT_LSB)
#define HRXBRP_AGCHm_GAP_VEC_GAP14_FLD_RD(i)                          ((M_HRXBRP_AGCHm_GAP_VEC_RD(i) & HRXBRP_AGCHm_GAP_VEC_GAP14_BIT_MASK) >> HRXBRP_AGCHm_GAP_VEC_GAP14_BIT_LSB)

#define HRXBRP_AGCHm_GAP_VEC_GAP13_BIT_LSB                            (13)
#define HRXBRP_AGCHm_GAP_VEC_GAP13_BIT_WIDTH                          (1)
#define HRXBRP_AGCHm_GAP_VEC_GAP13_BIT_MASK                           ((kal_uint32) (((1<<HRXBRP_AGCHm_GAP_VEC_GAP13_BIT_WIDTH)-1) << HRXBRP_AGCHm_GAP_VEC_GAP13_BIT_LSB) )
#define HRXBRP_AGCHm_GAP_VEC_GAP13_FLD_WR(reg, val)                   (reg |= (val) << HRXBRP_AGCHm_GAP_VEC_GAP13_BIT_LSB)
#define HRXBRP_AGCHm_GAP_VEC_GAP13_FLD_RD(i)                          ((M_HRXBRP_AGCHm_GAP_VEC_RD(i) & HRXBRP_AGCHm_GAP_VEC_GAP13_BIT_MASK) >> HRXBRP_AGCHm_GAP_VEC_GAP13_BIT_LSB)

#define HRXBRP_AGCHm_GAP_VEC_GAP12_BIT_LSB                            (12)
#define HRXBRP_AGCHm_GAP_VEC_GAP12_BIT_WIDTH                          (1)
#define HRXBRP_AGCHm_GAP_VEC_GAP12_BIT_MASK                           ((kal_uint32) (((1<<HRXBRP_AGCHm_GAP_VEC_GAP12_BIT_WIDTH)-1) << HRXBRP_AGCHm_GAP_VEC_GAP12_BIT_LSB) )
#define HRXBRP_AGCHm_GAP_VEC_GAP12_FLD_WR(reg, val)                   (reg |= (val) << HRXBRP_AGCHm_GAP_VEC_GAP12_BIT_LSB)
#define HRXBRP_AGCHm_GAP_VEC_GAP12_FLD_RD(i)                          ((M_HRXBRP_AGCHm_GAP_VEC_RD(i) & HRXBRP_AGCHm_GAP_VEC_GAP12_BIT_MASK) >> HRXBRP_AGCHm_GAP_VEC_GAP12_BIT_LSB)

#define HRXBRP_AGCHm_GAP_VEC_GAP11_BIT_LSB                            (11)
#define HRXBRP_AGCHm_GAP_VEC_GAP11_BIT_WIDTH                          (1)
#define HRXBRP_AGCHm_GAP_VEC_GAP11_BIT_MASK                           ((kal_uint32) (((1<<HRXBRP_AGCHm_GAP_VEC_GAP11_BIT_WIDTH)-1) << HRXBRP_AGCHm_GAP_VEC_GAP11_BIT_LSB) )
#define HRXBRP_AGCHm_GAP_VEC_GAP11_FLD_WR(reg, val)                   (reg |= (val) << HRXBRP_AGCHm_GAP_VEC_GAP11_BIT_LSB)
#define HRXBRP_AGCHm_GAP_VEC_GAP11_FLD_RD(i)                          ((M_HRXBRP_AGCHm_GAP_VEC_RD(i) & HRXBRP_AGCHm_GAP_VEC_GAP11_BIT_MASK) >> HRXBRP_AGCHm_GAP_VEC_GAP11_BIT_LSB)

#define HRXBRP_AGCHm_GAP_VEC_GAP10_BIT_LSB                            (10)
#define HRXBRP_AGCHm_GAP_VEC_GAP10_BIT_WIDTH                          (1)
#define HRXBRP_AGCHm_GAP_VEC_GAP10_BIT_MASK                           ((kal_uint32) (((1<<HRXBRP_AGCHm_GAP_VEC_GAP10_BIT_WIDTH)-1) << HRXBRP_AGCHm_GAP_VEC_GAP10_BIT_LSB) )
#define HRXBRP_AGCHm_GAP_VEC_GAP10_FLD_WR(reg, val)                   (reg |= (val) << HRXBRP_AGCHm_GAP_VEC_GAP10_BIT_LSB)
#define HRXBRP_AGCHm_GAP_VEC_GAP10_FLD_RD(i)                          ((M_HRXBRP_AGCHm_GAP_VEC_RD(i) & HRXBRP_AGCHm_GAP_VEC_GAP10_BIT_MASK) >> HRXBRP_AGCHm_GAP_VEC_GAP10_BIT_LSB)

#define HRXBRP_AGCHm_GAP_VEC_GAP9_BIT_LSB                             (9)
#define HRXBRP_AGCHm_GAP_VEC_GAP9_BIT_WIDTH                           (1)
#define HRXBRP_AGCHm_GAP_VEC_GAP9_BIT_MASK                            ((kal_uint32) (((1<<HRXBRP_AGCHm_GAP_VEC_GAP9_BIT_WIDTH)-1) << HRXBRP_AGCHm_GAP_VEC_GAP9_BIT_LSB) )
#define HRXBRP_AGCHm_GAP_VEC_GAP9_FLD_WR(reg, val)                    (reg |= (val) << HRXBRP_AGCHm_GAP_VEC_GAP9_BIT_LSB)
#define HRXBRP_AGCHm_GAP_VEC_GAP9_FLD_RD(i)                           ((M_HRXBRP_AGCHm_GAP_VEC_RD(i) & HRXBRP_AGCHm_GAP_VEC_GAP9_BIT_MASK) >> HRXBRP_AGCHm_GAP_VEC_GAP9_BIT_LSB)

#define HRXBRP_AGCHm_GAP_VEC_GAP8_BIT_LSB                             (8)
#define HRXBRP_AGCHm_GAP_VEC_GAP8_BIT_WIDTH                           (1)
#define HRXBRP_AGCHm_GAP_VEC_GAP8_BIT_MASK                            ((kal_uint32) (((1<<HRXBRP_AGCHm_GAP_VEC_GAP8_BIT_WIDTH)-1) << HRXBRP_AGCHm_GAP_VEC_GAP8_BIT_LSB) )
#define HRXBRP_AGCHm_GAP_VEC_GAP8_FLD_WR(reg, val)                    (reg |= (val) << HRXBRP_AGCHm_GAP_VEC_GAP8_BIT_LSB)
#define HRXBRP_AGCHm_GAP_VEC_GAP8_FLD_RD(i)                           ((M_HRXBRP_AGCHm_GAP_VEC_RD(i) & HRXBRP_AGCHm_GAP_VEC_GAP8_BIT_MASK) >> HRXBRP_AGCHm_GAP_VEC_GAP8_BIT_LSB)

#define HRXBRP_AGCHm_GAP_VEC_GAP7_BIT_LSB                             (7)
#define HRXBRP_AGCHm_GAP_VEC_GAP7_BIT_WIDTH                           (1)
#define HRXBRP_AGCHm_GAP_VEC_GAP7_BIT_MASK                            ((kal_uint32) (((1<<HRXBRP_AGCHm_GAP_VEC_GAP7_BIT_WIDTH)-1) << HRXBRP_AGCHm_GAP_VEC_GAP7_BIT_LSB) )
#define HRXBRP_AGCHm_GAP_VEC_GAP7_FLD_WR(reg, val)                    (reg |= (val) << HRXBRP_AGCHm_GAP_VEC_GAP7_BIT_LSB)
#define HRXBRP_AGCHm_GAP_VEC_GAP7_FLD_RD(i)                           ((M_HRXBRP_AGCHm_GAP_VEC_RD(i) & HRXBRP_AGCHm_GAP_VEC_GAP7_BIT_MASK) >> HRXBRP_AGCHm_GAP_VEC_GAP7_BIT_LSB)

#define HRXBRP_AGCHm_GAP_VEC_GAP6_BIT_LSB                             (6)
#define HRXBRP_AGCHm_GAP_VEC_GAP6_BIT_WIDTH                           (1)
#define HRXBRP_AGCHm_GAP_VEC_GAP6_BIT_MASK                            ((kal_uint32) (((1<<HRXBRP_AGCHm_GAP_VEC_GAP6_BIT_WIDTH)-1) << HRXBRP_AGCHm_GAP_VEC_GAP6_BIT_LSB) )
#define HRXBRP_AGCHm_GAP_VEC_GAP6_FLD_WR(reg, val)                    (reg |= (val) << HRXBRP_AGCHm_GAP_VEC_GAP6_BIT_LSB)
#define HRXBRP_AGCHm_GAP_VEC_GAP6_FLD_RD(i)                           ((M_HRXBRP_AGCHm_GAP_VEC_RD(i) & HRXBRP_AGCHm_GAP_VEC_GAP6_BIT_MASK) >> HRXBRP_AGCHm_GAP_VEC_GAP6_BIT_LSB)

#define HRXBRP_AGCHm_GAP_VEC_GAP5_BIT_LSB                             (5)
#define HRXBRP_AGCHm_GAP_VEC_GAP5_BIT_WIDTH                           (1)
#define HRXBRP_AGCHm_GAP_VEC_GAP5_BIT_MASK                            ((kal_uint32) (((1<<HRXBRP_AGCHm_GAP_VEC_GAP5_BIT_WIDTH)-1) << HRXBRP_AGCHm_GAP_VEC_GAP5_BIT_LSB) )
#define HRXBRP_AGCHm_GAP_VEC_GAP5_FLD_WR(reg, val)                    (reg |= (val) << HRXBRP_AGCHm_GAP_VEC_GAP5_BIT_LSB)
#define HRXBRP_AGCHm_GAP_VEC_GAP5_FLD_RD(i)                           ((M_HRXBRP_AGCHm_GAP_VEC_RD(i) & HRXBRP_AGCHm_GAP_VEC_GAP5_BIT_MASK) >> HRXBRP_AGCHm_GAP_VEC_GAP5_BIT_LSB)

#define HRXBRP_AGCHm_GAP_VEC_GAP4_BIT_LSB                             (4)
#define HRXBRP_AGCHm_GAP_VEC_GAP4_BIT_WIDTH                           (1)
#define HRXBRP_AGCHm_GAP_VEC_GAP4_BIT_MASK                            ((kal_uint32) (((1<<HRXBRP_AGCHm_GAP_VEC_GAP4_BIT_WIDTH)-1) << HRXBRP_AGCHm_GAP_VEC_GAP4_BIT_LSB) )
#define HRXBRP_AGCHm_GAP_VEC_GAP4_FLD_WR(reg, val)                    (reg |= (val) << HRXBRP_AGCHm_GAP_VEC_GAP4_BIT_LSB)
#define HRXBRP_AGCHm_GAP_VEC_GAP4_FLD_RD(i)                           ((M_HRXBRP_AGCHm_GAP_VEC_RD(i) & HRXBRP_AGCHm_GAP_VEC_GAP4_BIT_MASK) >> HRXBRP_AGCHm_GAP_VEC_GAP4_BIT_LSB)

#define HRXBRP_AGCHm_GAP_VEC_GAP3_BIT_LSB                             (3)
#define HRXBRP_AGCHm_GAP_VEC_GAP3_BIT_WIDTH                           (1)
#define HRXBRP_AGCHm_GAP_VEC_GAP3_BIT_MASK                            ((kal_uint32) (((1<<HRXBRP_AGCHm_GAP_VEC_GAP3_BIT_WIDTH)-1) << HRXBRP_AGCHm_GAP_VEC_GAP3_BIT_LSB) )
#define HRXBRP_AGCHm_GAP_VEC_GAP3_FLD_WR(reg, val)                    (reg |= (val) << HRXBRP_AGCHm_GAP_VEC_GAP3_BIT_LSB)
#define HRXBRP_AGCHm_GAP_VEC_GAP3_FLD_RD(i)                           ((M_HRXBRP_AGCHm_GAP_VEC_RD(i) & HRXBRP_AGCHm_GAP_VEC_GAP3_BIT_MASK) >> HRXBRP_AGCHm_GAP_VEC_GAP3_BIT_LSB)

#define HRXBRP_AGCHm_GAP_VEC_GAP2_BIT_LSB                             (2)
#define HRXBRP_AGCHm_GAP_VEC_GAP2_BIT_WIDTH                           (1)
#define HRXBRP_AGCHm_GAP_VEC_GAP2_BIT_MASK                            ((kal_uint32) (((1<<HRXBRP_AGCHm_GAP_VEC_GAP2_BIT_WIDTH)-1) << HRXBRP_AGCHm_GAP_VEC_GAP2_BIT_LSB) )
#define HRXBRP_AGCHm_GAP_VEC_GAP2_FLD_WR(reg, val)                    (reg |= (val) << HRXBRP_AGCHm_GAP_VEC_GAP2_BIT_LSB)
#define HRXBRP_AGCHm_GAP_VEC_GAP2_FLD_RD(i)                           ((M_HRXBRP_AGCHm_GAP_VEC_RD(i) & HRXBRP_AGCHm_GAP_VEC_GAP2_BIT_MASK) >> HRXBRP_AGCHm_GAP_VEC_GAP2_BIT_LSB)

#define HRXBRP_AGCHm_GAP_VEC_GAP1_BIT_LSB                             (1)
#define HRXBRP_AGCHm_GAP_VEC_GAP1_BIT_WIDTH                           (1)
#define HRXBRP_AGCHm_GAP_VEC_GAP1_BIT_MASK                            ((kal_uint32) (((1<<HRXBRP_AGCHm_GAP_VEC_GAP1_BIT_WIDTH)-1) << HRXBRP_AGCHm_GAP_VEC_GAP1_BIT_LSB) )
#define HRXBRP_AGCHm_GAP_VEC_GAP1_FLD_WR(reg, val)                    (reg |= (val) << HRXBRP_AGCHm_GAP_VEC_GAP1_BIT_LSB)
#define HRXBRP_AGCHm_GAP_VEC_GAP1_FLD_RD(i)                           ((M_HRXBRP_AGCHm_GAP_VEC_RD(i) & HRXBRP_AGCHm_GAP_VEC_GAP1_BIT_MASK) >> HRXBRP_AGCHm_GAP_VEC_GAP1_BIT_LSB)

#define HRXBRP_AGCHm_GAP_VEC_GAP0_BIT_LSB                             (0)
#define HRXBRP_AGCHm_GAP_VEC_GAP0_BIT_WIDTH                           (1)
#define HRXBRP_AGCHm_GAP_VEC_GAP0_BIT_MASK                            ((kal_uint32) (((1<<HRXBRP_AGCHm_GAP_VEC_GAP0_BIT_WIDTH)-1) << HRXBRP_AGCHm_GAP_VEC_GAP0_BIT_LSB) )
#define HRXBRP_AGCHm_GAP_VEC_GAP0_FLD_WR(reg, val)                    (reg |= (val) << HRXBRP_AGCHm_GAP_VEC_GAP0_BIT_LSB)
#define HRXBRP_AGCHm_GAP_VEC_GAP0_FLD_RD(i)                           ((M_HRXBRP_AGCHm_GAP_VEC_RD(i) & HRXBRP_AGCHm_GAP_VEC_GAP0_BIT_MASK) >> HRXBRP_AGCHm_GAP_VEC_GAP0_BIT_LSB)

#define HRXBRP_AGCH_TTI_TTI_BIT_LSB                                   (0)
#define HRXBRP_AGCH_TTI_TTI_BIT_WIDTH                                 (1)
#define HRXBRP_AGCH_TTI_TTI_BIT_MASK                                  ((kal_uint32) (((1<<HRXBRP_AGCH_TTI_TTI_BIT_WIDTH)-1) << HRXBRP_AGCH_TTI_TTI_BIT_LSB) )
#define HRXBRP_AGCH_TTI_TTI_FLD_WR(reg, val)                          (reg |= (val) << HRXBRP_AGCH_TTI_TTI_BIT_LSB)
#define HRXBRP_AGCH_TTI_TTI_FLD_RD()                                  ((M_HRXBRP_AGCH_TTI_RD() & HRXBRP_AGCH_TTI_TTI_BIT_MASK) >> HRXBRP_AGCH_TTI_TTI_BIT_LSB)

#define HRXBRP_AGCH_LATCH_SLT_TTI2_LATCH_TIME_BIT_LSB                 (4)
#define HRXBRP_AGCH_LATCH_SLT_TTI2_LATCH_TIME_BIT_WIDTH               (1)
#define HRXBRP_AGCH_LATCH_SLT_TTI2_LATCH_TIME_BIT_MASK                ((kal_uint32) (((1<<HRXBRP_AGCH_LATCH_SLT_TTI2_LATCH_TIME_BIT_WIDTH)-1) << HRXBRP_AGCH_LATCH_SLT_TTI2_LATCH_TIME_BIT_LSB) )
#define HRXBRP_AGCH_LATCH_SLT_TTI2_LATCH_TIME_FLD_WR(reg, val)        (reg |= (val) << HRXBRP_AGCH_LATCH_SLT_TTI2_LATCH_TIME_BIT_LSB)
#define HRXBRP_AGCH_LATCH_SLT_TTI2_LATCH_TIME_FLD_RD()                ((M_HRXBRP_AGCH_LATCH_SLT_RD() & HRXBRP_AGCH_LATCH_SLT_TTI2_LATCH_TIME_BIT_MASK) >> HRXBRP_AGCH_LATCH_SLT_TTI2_LATCH_TIME_BIT_LSB)

#define HRXBRP_AGCH_LATCH_SLT_TTI10_LATCH_TIME_BIT_LSB                (0)
#define HRXBRP_AGCH_LATCH_SLT_TTI10_LATCH_TIME_BIT_WIDTH              (2)
#define HRXBRP_AGCH_LATCH_SLT_TTI10_LATCH_TIME_BIT_MASK               ((kal_uint32) (((1<<HRXBRP_AGCH_LATCH_SLT_TTI10_LATCH_TIME_BIT_WIDTH)-1) << HRXBRP_AGCH_LATCH_SLT_TTI10_LATCH_TIME_BIT_LSB) )
#define HRXBRP_AGCH_LATCH_SLT_TTI10_LATCH_TIME_FLD_WR(reg, val)       (reg |= (val) << HRXBRP_AGCH_LATCH_SLT_TTI10_LATCH_TIME_BIT_LSB)
#define HRXBRP_AGCH_LATCH_SLT_TTI10_LATCH_TIME_FLD_RD()               ((M_HRXBRP_AGCH_LATCH_SLT_RD() & HRXBRP_AGCH_LATCH_SLT_TTI10_LATCH_TIME_BIT_MASK) >> HRXBRP_AGCH_LATCH_SLT_TTI10_LATCH_TIME_BIT_LSB)

#define HRXBRP_AGCHm_ERNTI_P_P_ID_EN_BIT_LSB                          (31)
#define HRXBRP_AGCHm_ERNTI_P_P_ID_EN_BIT_WIDTH                        (1)
#define HRXBRP_AGCHm_ERNTI_P_P_ID_EN_BIT_MASK                         ((kal_uint32) (((1<<HRXBRP_AGCHm_ERNTI_P_P_ID_EN_BIT_WIDTH)-1) << HRXBRP_AGCHm_ERNTI_P_P_ID_EN_BIT_LSB) )
#define HRXBRP_AGCHm_ERNTI_P_P_ID_EN_FLD_WR(reg, val)                 (reg |= (val) << HRXBRP_AGCHm_ERNTI_P_P_ID_EN_BIT_LSB)
#define HRXBRP_AGCHm_ERNTI_P_P_ID_EN_FLD_RD(i)                        ((M_HRXBRP_AGCHm_ERNTI_P_RD(i) & HRXBRP_AGCHm_ERNTI_P_P_ID_EN_BIT_MASK) >> HRXBRP_AGCHm_ERNTI_P_P_ID_EN_BIT_LSB)

#define HRXBRP_AGCHm_ERNTI_P_PRIMARY_ID_BIT_LSB                       (0)
#define HRXBRP_AGCHm_ERNTI_P_PRIMARY_ID_BIT_WIDTH                     (16)
#define HRXBRP_AGCHm_ERNTI_P_PRIMARY_ID_BIT_MASK                      ((kal_uint32) (((1<<HRXBRP_AGCHm_ERNTI_P_PRIMARY_ID_BIT_WIDTH)-1) << HRXBRP_AGCHm_ERNTI_P_PRIMARY_ID_BIT_LSB) )
#define HRXBRP_AGCHm_ERNTI_P_PRIMARY_ID_FLD_WR(reg, val)              (reg |= (val) << HRXBRP_AGCHm_ERNTI_P_PRIMARY_ID_BIT_LSB)
#define HRXBRP_AGCHm_ERNTI_P_PRIMARY_ID_FLD_RD(i)                     ((M_HRXBRP_AGCHm_ERNTI_P_RD(i) & HRXBRP_AGCHm_ERNTI_P_PRIMARY_ID_BIT_MASK) >> HRXBRP_AGCHm_ERNTI_P_PRIMARY_ID_BIT_LSB)

#define HRXBRP_AGCHm_ERNTI_S_S_ID_EN_BIT_LSB                          (31)
#define HRXBRP_AGCHm_ERNTI_S_S_ID_EN_BIT_WIDTH                        (1)
#define HRXBRP_AGCHm_ERNTI_S_S_ID_EN_BIT_MASK                         ((kal_uint32) (((1<<HRXBRP_AGCHm_ERNTI_S_S_ID_EN_BIT_WIDTH)-1) << HRXBRP_AGCHm_ERNTI_S_S_ID_EN_BIT_LSB) )
#define HRXBRP_AGCHm_ERNTI_S_S_ID_EN_FLD_WR(reg, val)                 (reg |= (val) << HRXBRP_AGCHm_ERNTI_S_S_ID_EN_BIT_LSB)
#define HRXBRP_AGCHm_ERNTI_S_S_ID_EN_FLD_RD(i)                        ((M_HRXBRP_AGCHm_ERNTI_S_RD(i) & HRXBRP_AGCHm_ERNTI_S_S_ID_EN_BIT_MASK) >> HRXBRP_AGCHm_ERNTI_S_S_ID_EN_BIT_LSB)

#define HRXBRP_AGCHm_ERNTI_S_SECONDARY_ID_BIT_LSB                     (0)
#define HRXBRP_AGCHm_ERNTI_S_SECONDARY_ID_BIT_WIDTH                   (16)
#define HRXBRP_AGCHm_ERNTI_S_SECONDARY_ID_BIT_MASK                    ((kal_uint32) (((1<<HRXBRP_AGCHm_ERNTI_S_SECONDARY_ID_BIT_WIDTH)-1) << HRXBRP_AGCHm_ERNTI_S_SECONDARY_ID_BIT_LSB) )
#define HRXBRP_AGCHm_ERNTI_S_SECONDARY_ID_FLD_WR(reg, val)            (reg |= (val) << HRXBRP_AGCHm_ERNTI_S_SECONDARY_ID_BIT_LSB)
#define HRXBRP_AGCHm_ERNTI_S_SECONDARY_ID_FLD_RD(i)                   ((M_HRXBRP_AGCHm_ERNTI_S_RD(i) & HRXBRP_AGCHm_ERNTI_S_SECONDARY_ID_BIT_MASK) >> HRXBRP_AGCHm_ERNTI_S_SECONDARY_ID_BIT_LSB)

#define HRXBRP_AUTON_GAP_IND_AUTON_GAP_IND_BIT_LSB                    (0)
#define HRXBRP_AUTON_GAP_IND_AUTON_GAP_IND_BIT_WIDTH                  (5)
#define HRXBRP_AUTON_GAP_IND_AUTON_GAP_IND_BIT_MASK                   ((kal_uint32) (((1<<HRXBRP_AUTON_GAP_IND_AUTON_GAP_IND_BIT_WIDTH)-1) << HRXBRP_AUTON_GAP_IND_AUTON_GAP_IND_BIT_LSB) )
#define HRXBRP_AUTON_GAP_IND_AUTON_GAP_IND_FLD_WR(reg, val)           (reg |= (val) << HRXBRP_AUTON_GAP_IND_AUTON_GAP_IND_BIT_LSB)
#define HRXBRP_AUTON_GAP_IND_AUTON_GAP_IND_FLD_RD()                   ((M_HRXBRP_AUTON_GAP_IND_RD() & HRXBRP_AUTON_GAP_IND_AUTON_GAP_IND_BIT_MASK) >> HRXBRP_AUTON_GAP_IND_AUTON_GAP_IND_BIT_LSB)

#define HRXBRP_TRC_EMI_BUF_SIZE_BUF_SIZE_BIT_LSB                      (0)
#define HRXBRP_TRC_EMI_BUF_SIZE_BUF_SIZE_BIT_WIDTH                    (32)
#define HRXBRP_TRC_EMI_BUF_SIZE_BUF_SIZE_BIT_MASK                     ((kal_uint32) (((1<<HRXBRP_TRC_EMI_BUF_SIZE_BUF_SIZE_BIT_WIDTH)-1) << HRXBRP_TRC_EMI_BUF_SIZE_BUF_SIZE_BIT_LSB) )
#define HRXBRP_TRC_EMI_BUF_SIZE_BUF_SIZE_FLD_WR(reg, val)             (reg |= (val) << HRXBRP_TRC_EMI_BUF_SIZE_BUF_SIZE_BIT_LSB)
#define HRXBRP_TRC_EMI_BUF_SIZE_BUF_SIZE_FLD_RD()                     ((M_HRXBRP_TRC_EMI_BUF_SIZE_RD() & HRXBRP_TRC_EMI_BUF_SIZE_BUF_SIZE_BIT_MASK) >> HRXBRP_TRC_EMI_BUF_SIZE_BUF_SIZE_BIT_LSB)

#define HRXBRP_TRC_EMI_BUF_BASE_ADDR_BUF_BASE_ADDR_BIT_LSB            (0)
#define HRXBRP_TRC_EMI_BUF_BASE_ADDR_BUF_BASE_ADDR_BIT_WIDTH          (32)
#define HRXBRP_TRC_EMI_BUF_BASE_ADDR_BUF_BASE_ADDR_BIT_MASK           ((kal_uint32) (((1<<HRXBRP_TRC_EMI_BUF_BASE_ADDR_BUF_BASE_ADDR_BIT_WIDTH)-1) << HRXBRP_TRC_EMI_BUF_BASE_ADDR_BUF_BASE_ADDR_BIT_LSB) )
#define HRXBRP_TRC_EMI_BUF_BASE_ADDR_BUF_BASE_ADDR_FLD_WR(reg, val)   (reg |= (val) << HRXBRP_TRC_EMI_BUF_BASE_ADDR_BUF_BASE_ADDR_BIT_LSB)
#define HRXBRP_TRC_EMI_BUF_BASE_ADDR_BUF_BASE_ADDR_FLD_RD()           ((M_HRXBRP_TRC_EMI_BUF_BASE_ADDR_RD() & HRXBRP_TRC_EMI_BUF_BASE_ADDR_BUF_BASE_ADDR_BIT_MASK) >> HRXBRP_TRC_EMI_BUF_BASE_ADDR_BUF_BASE_ADDR_BIT_LSB)

#define HRXBRP_TRC_CFG_ATID_BIT_LSB                                   (9)
#define HRXBRP_TRC_CFG_ATID_BIT_WIDTH                                 (7)
#define HRXBRP_TRC_CFG_ATID_BIT_MASK                                  ((kal_uint32) (((1<<HRXBRP_TRC_CFG_ATID_BIT_WIDTH)-1) << HRXBRP_TRC_CFG_ATID_BIT_LSB) )
#define HRXBRP_TRC_CFG_ATID_FLD_WR(reg, val)                          (reg |= (val) << HRXBRP_TRC_CFG_ATID_BIT_LSB)
#define HRXBRP_TRC_CFG_ATID_FLD_RD()                                  ((M_HRXBRP_TRC_CFG_RD() & HRXBRP_TRC_CFG_ATID_BIT_MASK) >> HRXBRP_TRC_CFG_ATID_BIT_LSB)

#define HRXBRP_TRC_CFG_EMI_INI_EN_BIT_LSB                             (4)
#define HRXBRP_TRC_CFG_EMI_INI_EN_BIT_WIDTH                           (1)
#define HRXBRP_TRC_CFG_EMI_INI_EN_BIT_MASK                            ((kal_uint32) (((1<<HRXBRP_TRC_CFG_EMI_INI_EN_BIT_WIDTH)-1) << HRXBRP_TRC_CFG_EMI_INI_EN_BIT_LSB) )
#define HRXBRP_TRC_CFG_EMI_INI_EN_FLD_WR(reg, val)                    (reg |= (val) << HRXBRP_TRC_CFG_EMI_INI_EN_BIT_LSB)
#define HRXBRP_TRC_CFG_EMI_INI_EN_FLD_RD()                            ((M_HRXBRP_TRC_CFG_RD() & HRXBRP_TRC_CFG_EMI_INI_EN_BIT_MASK) >> HRXBRP_TRC_CFG_EMI_INI_EN_BIT_LSB)

#define HRXBRP_TRC_CFG_OUT_TO_EMI_BIT_LSB                             (3)
#define HRXBRP_TRC_CFG_OUT_TO_EMI_BIT_WIDTH                           (1)
#define HRXBRP_TRC_CFG_OUT_TO_EMI_BIT_MASK                            ((kal_uint32) (((1<<HRXBRP_TRC_CFG_OUT_TO_EMI_BIT_WIDTH)-1) << HRXBRP_TRC_CFG_OUT_TO_EMI_BIT_LSB) )
#define HRXBRP_TRC_CFG_OUT_TO_EMI_FLD_WR(reg, val)                    (reg |= (val) << HRXBRP_TRC_CFG_OUT_TO_EMI_BIT_LSB)
#define HRXBRP_TRC_CFG_OUT_TO_EMI_FLD_RD()                            ((M_HRXBRP_TRC_CFG_RD() & HRXBRP_TRC_CFG_OUT_TO_EMI_BIT_MASK) >> HRXBRP_TRC_CFG_OUT_TO_EMI_BIT_LSB)

#define HRXBRP_TRC_CFG_EQ2_BIT_LSB                                    (2)
#define HRXBRP_TRC_CFG_EQ2_BIT_WIDTH                                  (1)
#define HRXBRP_TRC_CFG_EQ2_BIT_MASK                                   ((kal_uint32) (((1<<HRXBRP_TRC_CFG_EQ2_BIT_WIDTH)-1) << HRXBRP_TRC_CFG_EQ2_BIT_LSB) )
#define HRXBRP_TRC_CFG_EQ2_FLD_WR(reg, val)                           (reg |= (val) << HRXBRP_TRC_CFG_EQ2_BIT_LSB)
#define HRXBRP_TRC_CFG_EQ2_FLD_RD()                                   ((M_HRXBRP_TRC_CFG_RD() & HRXBRP_TRC_CFG_EQ2_BIT_MASK) >> HRXBRP_TRC_CFG_EQ2_BIT_LSB)

#define HRXBRP_TRC_CFG_EQ1_BIT_LSB                                    (1)
#define HRXBRP_TRC_CFG_EQ1_BIT_WIDTH                                  (1)
#define HRXBRP_TRC_CFG_EQ1_BIT_MASK                                   ((kal_uint32) (((1<<HRXBRP_TRC_CFG_EQ1_BIT_WIDTH)-1) << HRXBRP_TRC_CFG_EQ1_BIT_LSB) )
#define HRXBRP_TRC_CFG_EQ1_FLD_WR(reg, val)                           (reg |= (val) << HRXBRP_TRC_CFG_EQ1_BIT_LSB)
#define HRXBRP_TRC_CFG_EQ1_FLD_RD()                                   ((M_HRXBRP_TRC_CFG_RD() & HRXBRP_TRC_CFG_EQ1_BIT_MASK) >> HRXBRP_TRC_CFG_EQ1_BIT_LSB)

#define HRXBRP_TRC_CFG_EQ0_BIT_LSB                                    (0)
#define HRXBRP_TRC_CFG_EQ0_BIT_WIDTH                                  (1)
#define HRXBRP_TRC_CFG_EQ0_BIT_MASK                                   ((kal_uint32) (((1<<HRXBRP_TRC_CFG_EQ0_BIT_WIDTH)-1) << HRXBRP_TRC_CFG_EQ0_BIT_LSB) )
#define HRXBRP_TRC_CFG_EQ0_FLD_WR(reg, val)                           (reg |= (val) << HRXBRP_TRC_CFG_EQ0_BIT_LSB)
#define HRXBRP_TRC_CFG_EQ0_FLD_RD()                                   ((M_HRXBRP_TRC_CFG_RD() & HRXBRP_TRC_CFG_EQ0_BIT_MASK) >> HRXBRP_TRC_CFG_EQ0_BIT_LSB)

#define HRXBRP_TRC_EMI_BANDWIDTH_CON_GAP_BIT_LSB                      (0)
#define HRXBRP_TRC_EMI_BANDWIDTH_CON_GAP_BIT_WIDTH                    (8)
#define HRXBRP_TRC_EMI_BANDWIDTH_CON_GAP_BIT_MASK                     ((kal_uint32) (((1<<HRXBRP_TRC_EMI_BANDWIDTH_CON_GAP_BIT_WIDTH)-1) << HRXBRP_TRC_EMI_BANDWIDTH_CON_GAP_BIT_LSB) )
#define HRXBRP_TRC_EMI_BANDWIDTH_CON_GAP_FLD_WR(reg, val)             (reg |= (val) << HRXBRP_TRC_EMI_BANDWIDTH_CON_GAP_BIT_LSB)
#define HRXBRP_TRC_EMI_BANDWIDTH_CON_GAP_FLD_RD()                     ((M_HRXBRP_TRC_EMI_BANDWIDTH_CON_RD() & HRXBRP_TRC_EMI_BANDWIDTH_CON_GAP_BIT_MASK) >> HRXBRP_TRC_EMI_BANDWIDTH_CON_GAP_BIT_LSB)

#define HRXBRP_SCCH_STS_SUBFk_P2_RSLT_BIT_LSB                         (29)
#define HRXBRP_SCCH_STS_SUBFk_P2_RSLT_BIT_WIDTH                       (3)
#define HRXBRP_SCCH_STS_SUBFk_P2_RSLT_BIT_MASK                        ((kal_uint32) (((1<<HRXBRP_SCCH_STS_SUBFk_P2_RSLT_BIT_WIDTH)-1) << HRXBRP_SCCH_STS_SUBFk_P2_RSLT_BIT_LSB) )
#define HRXBRP_SCCH_STS_SUBFk_P2_RSLT_FLD_WR(reg, val)                (reg |= (val) << HRXBRP_SCCH_STS_SUBFk_P2_RSLT_BIT_LSB)
#define HRXBRP_SCCH_STS_SUBFk_P2_RSLT_FLD_RD(i)                       ((M_HRXBRP_SCCH_STS_SUBFk_RD(i) & HRXBRP_SCCH_STS_SUBFk_P2_RSLT_BIT_MASK) >> HRXBRP_SCCH_STS_SUBFk_P2_RSLT_BIT_LSB)

#define HRXBRP_SCCH_STS_SUBFk_P1_RSLT_BIT_LSB                         (28)
#define HRXBRP_SCCH_STS_SUBFk_P1_RSLT_BIT_WIDTH                       (1)
#define HRXBRP_SCCH_STS_SUBFk_P1_RSLT_BIT_MASK                        ((kal_uint32) (((1<<HRXBRP_SCCH_STS_SUBFk_P1_RSLT_BIT_WIDTH)-1) << HRXBRP_SCCH_STS_SUBFk_P1_RSLT_BIT_LSB) )
#define HRXBRP_SCCH_STS_SUBFk_P1_RSLT_FLD_WR(reg, val)                (reg |= (val) << HRXBRP_SCCH_STS_SUBFk_P1_RSLT_BIT_LSB)
#define HRXBRP_SCCH_STS_SUBFk_P1_RSLT_FLD_RD(i)                       ((M_HRXBRP_SCCH_STS_SUBFk_RD(i) & HRXBRP_SCCH_STS_SUBFk_P1_RSLT_BIT_MASK) >> HRXBRP_SCCH_STS_SUBFk_P1_RSLT_BIT_LSB)

#define HRXBRP_SCCH_STS_SUBFk_OVSF_CODE_START_IDX_BIT_LSB             (24)
#define HRXBRP_SCCH_STS_SUBFk_OVSF_CODE_START_IDX_BIT_WIDTH           (4)
#define HRXBRP_SCCH_STS_SUBFk_OVSF_CODE_START_IDX_BIT_MASK            ((kal_uint32) (((1<<HRXBRP_SCCH_STS_SUBFk_OVSF_CODE_START_IDX_BIT_WIDTH)-1) << HRXBRP_SCCH_STS_SUBFk_OVSF_CODE_START_IDX_BIT_LSB) )
#define HRXBRP_SCCH_STS_SUBFk_OVSF_CODE_START_IDX_FLD_WR(reg, val)    (reg |= (val) << HRXBRP_SCCH_STS_SUBFk_OVSF_CODE_START_IDX_BIT_LSB)
#define HRXBRP_SCCH_STS_SUBFk_OVSF_CODE_START_IDX_FLD_RD(i)           ((M_HRXBRP_SCCH_STS_SUBFk_RD(i) & HRXBRP_SCCH_STS_SUBFk_OVSF_CODE_START_IDX_BIT_MASK) >> HRXBRP_SCCH_STS_SUBFk_OVSF_CODE_START_IDX_BIT_LSB)

#define HRXBRP_SCCH_STS_SUBFk_OVSF_CODE_NUM_BIT_LSB                   (20)
#define HRXBRP_SCCH_STS_SUBFk_OVSF_CODE_NUM_BIT_WIDTH                 (4)
#define HRXBRP_SCCH_STS_SUBFk_OVSF_CODE_NUM_BIT_MASK                  ((kal_uint32) (((1<<HRXBRP_SCCH_STS_SUBFk_OVSF_CODE_NUM_BIT_WIDTH)-1) << HRXBRP_SCCH_STS_SUBFk_OVSF_CODE_NUM_BIT_LSB) )
#define HRXBRP_SCCH_STS_SUBFk_OVSF_CODE_NUM_FLD_WR(reg, val)          (reg |= (val) << HRXBRP_SCCH_STS_SUBFk_OVSF_CODE_NUM_BIT_LSB)
#define HRXBRP_SCCH_STS_SUBFk_OVSF_CODE_NUM_FLD_RD(i)                 ((M_HRXBRP_SCCH_STS_SUBFk_RD(i) & HRXBRP_SCCH_STS_SUBFk_OVSF_CODE_NUM_BIT_MASK) >> HRXBRP_SCCH_STS_SUBFk_OVSF_CODE_NUM_BIT_LSB)

#define HRXBRP_SCCH_STS_SUBFk_MS_BIT_LSB                              (16)
#define HRXBRP_SCCH_STS_SUBFk_MS_BIT_WIDTH                            (2)
#define HRXBRP_SCCH_STS_SUBFk_MS_BIT_MASK                             ((kal_uint32) (((1<<HRXBRP_SCCH_STS_SUBFk_MS_BIT_WIDTH)-1) << HRXBRP_SCCH_STS_SUBFk_MS_BIT_LSB) )
#define HRXBRP_SCCH_STS_SUBFk_MS_FLD_WR(reg, val)                     (reg |= (val) << HRXBRP_SCCH_STS_SUBFk_MS_BIT_LSB)
#define HRXBRP_SCCH_STS_SUBFk_MS_FLD_RD(i)                            ((M_HRXBRP_SCCH_STS_SUBFk_RD(i) & HRXBRP_SCCH_STS_SUBFk_MS_BIT_MASK) >> HRXBRP_SCCH_STS_SUBFk_MS_BIT_LSB)

#define HRXBRP_SCCH_STS_SUBFk_CRC_BIT_LSB                             (15)
#define HRXBRP_SCCH_STS_SUBFk_CRC_BIT_WIDTH                           (1)
#define HRXBRP_SCCH_STS_SUBFk_CRC_BIT_MASK                            ((kal_uint32) (((1<<HRXBRP_SCCH_STS_SUBFk_CRC_BIT_WIDTH)-1) << HRXBRP_SCCH_STS_SUBFk_CRC_BIT_LSB) )
#define HRXBRP_SCCH_STS_SUBFk_CRC_FLD_WR(reg, val)                    (reg |= (val) << HRXBRP_SCCH_STS_SUBFk_CRC_BIT_LSB)
#define HRXBRP_SCCH_STS_SUBFk_CRC_FLD_RD(i)                           ((M_HRXBRP_SCCH_STS_SUBFk_RD(i) & HRXBRP_SCCH_STS_SUBFk_CRC_BIT_MASK) >> HRXBRP_SCCH_STS_SUBFk_CRC_BIT_LSB)

#define HRXBRP_SCCH_STS_SUBFk_RV_BIT_LSB                              (12)
#define HRXBRP_SCCH_STS_SUBFk_RV_BIT_WIDTH                            (3)
#define HRXBRP_SCCH_STS_SUBFk_RV_BIT_MASK                             ((kal_uint32) (((1<<HRXBRP_SCCH_STS_SUBFk_RV_BIT_WIDTH)-1) << HRXBRP_SCCH_STS_SUBFk_RV_BIT_LSB) )
#define HRXBRP_SCCH_STS_SUBFk_RV_FLD_WR(reg, val)                     (reg |= (val) << HRXBRP_SCCH_STS_SUBFk_RV_BIT_LSB)
#define HRXBRP_SCCH_STS_SUBFk_RV_FLD_RD(i)                            ((M_HRXBRP_SCCH_STS_SUBFk_RD(i) & HRXBRP_SCCH_STS_SUBFk_RV_BIT_MASK) >> HRXBRP_SCCH_STS_SUBFk_RV_BIT_LSB)

#define HRXBRP_SCCH_STS_SUBFk_CPC_GAP_BIT_LSB                         (11)
#define HRXBRP_SCCH_STS_SUBFk_CPC_GAP_BIT_WIDTH                       (1)
#define HRXBRP_SCCH_STS_SUBFk_CPC_GAP_BIT_MASK                        ((kal_uint32) (((1<<HRXBRP_SCCH_STS_SUBFk_CPC_GAP_BIT_WIDTH)-1) << HRXBRP_SCCH_STS_SUBFk_CPC_GAP_BIT_LSB) )
#define HRXBRP_SCCH_STS_SUBFk_CPC_GAP_FLD_WR(reg, val)                (reg |= (val) << HRXBRP_SCCH_STS_SUBFk_CPC_GAP_BIT_LSB)
#define HRXBRP_SCCH_STS_SUBFk_CPC_GAP_FLD_RD(i)                       ((M_HRXBRP_SCCH_STS_SUBFk_RD(i) & HRXBRP_SCCH_STS_SUBFk_CPC_GAP_BIT_MASK) >> HRXBRP_SCCH_STS_SUBFk_CPC_GAP_BIT_LSB)

#define HRXBRP_SCCH_STS_SUBFk_ABORT_BIT_LSB                           (10)
#define HRXBRP_SCCH_STS_SUBFk_ABORT_BIT_WIDTH                         (1)
#define HRXBRP_SCCH_STS_SUBFk_ABORT_BIT_MASK                          ((kal_uint32) (((1<<HRXBRP_SCCH_STS_SUBFk_ABORT_BIT_WIDTH)-1) << HRXBRP_SCCH_STS_SUBFk_ABORT_BIT_LSB) )
#define HRXBRP_SCCH_STS_SUBFk_ABORT_FLD_WR(reg, val)                  (reg |= (val) << HRXBRP_SCCH_STS_SUBFk_ABORT_BIT_LSB)
#define HRXBRP_SCCH_STS_SUBFk_ABORT_FLD_RD(i)                         ((M_HRXBRP_SCCH_STS_SUBFk_RD(i) & HRXBRP_SCCH_STS_SUBFk_ABORT_BIT_MASK) >> HRXBRP_SCCH_STS_SUBFk_ABORT_BIT_LSB)

#define HRXBRP_SCCH_STS_SUBFk_GAP_BIT_LSB                             (9)
#define HRXBRP_SCCH_STS_SUBFk_GAP_BIT_WIDTH                           (1)
#define HRXBRP_SCCH_STS_SUBFk_GAP_BIT_MASK                            ((kal_uint32) (((1<<HRXBRP_SCCH_STS_SUBFk_GAP_BIT_WIDTH)-1) << HRXBRP_SCCH_STS_SUBFk_GAP_BIT_LSB) )
#define HRXBRP_SCCH_STS_SUBFk_GAP_FLD_WR(reg, val)                    (reg |= (val) << HRXBRP_SCCH_STS_SUBFk_GAP_BIT_LSB)
#define HRXBRP_SCCH_STS_SUBFk_GAP_FLD_RD(i)                           ((M_HRXBRP_SCCH_STS_SUBFk_RD(i) & HRXBRP_SCCH_STS_SUBFk_GAP_BIT_MASK) >> HRXBRP_SCCH_STS_SUBFk_GAP_BIT_LSB)

#define HRXBRP_SCCH_STS_SUBFk_HARQ_REP_BIT_LSB                        (8)
#define HRXBRP_SCCH_STS_SUBFk_HARQ_REP_BIT_WIDTH                      (1)
#define HRXBRP_SCCH_STS_SUBFk_HARQ_REP_BIT_MASK                       ((kal_uint32) (((1<<HRXBRP_SCCH_STS_SUBFk_HARQ_REP_BIT_WIDTH)-1) << HRXBRP_SCCH_STS_SUBFk_HARQ_REP_BIT_LSB) )
#define HRXBRP_SCCH_STS_SUBFk_HARQ_REP_FLD_WR(reg, val)               (reg |= (val) << HRXBRP_SCCH_STS_SUBFk_HARQ_REP_BIT_LSB)
#define HRXBRP_SCCH_STS_SUBFk_HARQ_REP_FLD_RD(i)                      ((M_HRXBRP_SCCH_STS_SUBFk_RD(i) & HRXBRP_SCCH_STS_SUBFk_HARQ_REP_BIT_MASK) >> HRXBRP_SCCH_STS_SUBFk_HARQ_REP_BIT_LSB)

#define HRXBRP_SCCH_STS_SUBFk_P2_PASS_CHANNEL_BIT_LSB                 (4)
#define HRXBRP_SCCH_STS_SUBFk_P2_PASS_CHANNEL_BIT_WIDTH               (4)
#define HRXBRP_SCCH_STS_SUBFk_P2_PASS_CHANNEL_BIT_MASK                ((kal_uint32) (((1<<HRXBRP_SCCH_STS_SUBFk_P2_PASS_CHANNEL_BIT_WIDTH)-1) << HRXBRP_SCCH_STS_SUBFk_P2_PASS_CHANNEL_BIT_LSB) )
#define HRXBRP_SCCH_STS_SUBFk_P2_PASS_CHANNEL_FLD_WR(reg, val)        (reg |= (val) << HRXBRP_SCCH_STS_SUBFk_P2_PASS_CHANNEL_BIT_LSB)
#define HRXBRP_SCCH_STS_SUBFk_P2_PASS_CHANNEL_FLD_RD(i)               ((M_HRXBRP_SCCH_STS_SUBFk_RD(i) & HRXBRP_SCCH_STS_SUBFk_P2_PASS_CHANNEL_BIT_MASK) >> HRXBRP_SCCH_STS_SUBFk_P2_PASS_CHANNEL_BIT_LSB)

#define HRXBRP_SCCH_STS_SUBFk_STS2_BIT_LSB                            (2)
#define HRXBRP_SCCH_STS_SUBFk_STS2_BIT_WIDTH                          (1)
#define HRXBRP_SCCH_STS_SUBFk_STS2_BIT_MASK                           ((kal_uint32) (((1<<HRXBRP_SCCH_STS_SUBFk_STS2_BIT_WIDTH)-1) << HRXBRP_SCCH_STS_SUBFk_STS2_BIT_LSB) )
#define HRXBRP_SCCH_STS_SUBFk_STS2_FLD_WR(reg, val)                   (reg |= (val) << HRXBRP_SCCH_STS_SUBFk_STS2_BIT_LSB)
#define HRXBRP_SCCH_STS_SUBFk_STS2_FLD_RD(i)                          ((M_HRXBRP_SCCH_STS_SUBFk_RD(i) & HRXBRP_SCCH_STS_SUBFk_STS2_BIT_MASK) >> HRXBRP_SCCH_STS_SUBFk_STS2_BIT_LSB)

#define HRXBRP_SCCH_STS_SUBFk_STS1_BIT_LSB                            (1)
#define HRXBRP_SCCH_STS_SUBFk_STS1_BIT_WIDTH                          (1)
#define HRXBRP_SCCH_STS_SUBFk_STS1_BIT_MASK                           ((kal_uint32) (((1<<HRXBRP_SCCH_STS_SUBFk_STS1_BIT_WIDTH)-1) << HRXBRP_SCCH_STS_SUBFk_STS1_BIT_LSB) )
#define HRXBRP_SCCH_STS_SUBFk_STS1_FLD_WR(reg, val)                   (reg |= (val) << HRXBRP_SCCH_STS_SUBFk_STS1_BIT_LSB)
#define HRXBRP_SCCH_STS_SUBFk_STS1_FLD_RD(i)                          ((M_HRXBRP_SCCH_STS_SUBFk_RD(i) & HRXBRP_SCCH_STS_SUBFk_STS1_BIT_MASK) >> HRXBRP_SCCH_STS_SUBFk_STS1_BIT_LSB)

#define HRXBRP_SCCH_STS_SUBFk_STS0_BIT_LSB                            (0)
#define HRXBRP_SCCH_STS_SUBFk_STS0_BIT_WIDTH                          (1)
#define HRXBRP_SCCH_STS_SUBFk_STS0_BIT_MASK                           ((kal_uint32) (((1<<HRXBRP_SCCH_STS_SUBFk_STS0_BIT_WIDTH)-1) << HRXBRP_SCCH_STS_SUBFk_STS0_BIT_LSB) )
#define HRXBRP_SCCH_STS_SUBFk_STS0_FLD_WR(reg, val)                   (reg |= (val) << HRXBRP_SCCH_STS_SUBFk_STS0_BIT_LSB)
#define HRXBRP_SCCH_STS_SUBFk_STS0_FLD_RD(i)                          ((M_HRXBRP_SCCH_STS_SUBFk_RD(i) & HRXBRP_SCCH_STS_SUBFk_STS0_BIT_MASK) >> HRXBRP_SCCH_STS_SUBFk_STS0_BIT_LSB)

#define HRXBRP_R7_STS_SUBFk_BCCH_FLAG_BIT_LSB                         (16)
#define HRXBRP_R7_STS_SUBFk_BCCH_FLAG_BIT_WIDTH                       (1)
#define HRXBRP_R7_STS_SUBFk_BCCH_FLAG_BIT_MASK                        ((kal_uint32) (((1<<HRXBRP_R7_STS_SUBFk_BCCH_FLAG_BIT_WIDTH)-1) << HRXBRP_R7_STS_SUBFk_BCCH_FLAG_BIT_LSB) )
#define HRXBRP_R7_STS_SUBFk_BCCH_FLAG_FLD_WR(reg, val)                (reg |= (val) << HRXBRP_R7_STS_SUBFk_BCCH_FLAG_BIT_LSB)
#define HRXBRP_R7_STS_SUBFk_BCCH_FLAG_FLD_RD(i)                       ((M_HRXBRP_R7_STS_SUBFk_RD(i) & HRXBRP_R7_STS_SUBFk_BCCH_FLAG_BIT_MASK) >> HRXBRP_R7_STS_SUBFk_BCCH_FLAG_BIT_LSB)

#define HRXBRP_R7_STS_SUBFk_LESS_RES_BIT_LSB                          (15)
#define HRXBRP_R7_STS_SUBFk_LESS_RES_BIT_WIDTH                        (1)
#define HRXBRP_R7_STS_SUBFk_LESS_RES_BIT_MASK                         ((kal_uint32) (((1<<HRXBRP_R7_STS_SUBFk_LESS_RES_BIT_WIDTH)-1) << HRXBRP_R7_STS_SUBFk_LESS_RES_BIT_LSB) )
#define HRXBRP_R7_STS_SUBFk_LESS_RES_FLD_WR(reg, val)                 (reg |= (val) << HRXBRP_R7_STS_SUBFk_LESS_RES_BIT_LSB)
#define HRXBRP_R7_STS_SUBFk_LESS_RES_FLD_RD(i)                        ((M_HRXBRP_R7_STS_SUBFk_RD(i) & HRXBRP_R7_STS_SUBFk_LESS_RES_BIT_MASK) >> HRXBRP_R7_STS_SUBFk_LESS_RES_BIT_LSB)

#define HRXBRP_R7_STS_SUBFk_LESS_SEC_BIT_LSB                          (14)
#define HRXBRP_R7_STS_SUBFk_LESS_SEC_BIT_WIDTH                        (1)
#define HRXBRP_R7_STS_SUBFk_LESS_SEC_BIT_MASK                         ((kal_uint32) (((1<<HRXBRP_R7_STS_SUBFk_LESS_SEC_BIT_WIDTH)-1) << HRXBRP_R7_STS_SUBFk_LESS_SEC_BIT_LSB) )
#define HRXBRP_R7_STS_SUBFk_LESS_SEC_FLD_WR(reg, val)                 (reg |= (val) << HRXBRP_R7_STS_SUBFk_LESS_SEC_BIT_LSB)
#define HRXBRP_R7_STS_SUBFk_LESS_SEC_FLD_RD(i)                        ((M_HRXBRP_R7_STS_SUBFk_RD(i) & HRXBRP_R7_STS_SUBFk_LESS_SEC_BIT_MASK) >> HRXBRP_R7_STS_SUBFk_LESS_SEC_BIT_LSB)

#define HRXBRP_R7_STS_SUBFk_LESS_TBS_BIT_LSB                          (12)
#define HRXBRP_R7_STS_SUBFk_LESS_TBS_BIT_WIDTH                        (2)
#define HRXBRP_R7_STS_SUBFk_LESS_TBS_BIT_MASK                         ((kal_uint32) (((1<<HRXBRP_R7_STS_SUBFk_LESS_TBS_BIT_WIDTH)-1) << HRXBRP_R7_STS_SUBFk_LESS_TBS_BIT_LSB) )
#define HRXBRP_R7_STS_SUBFk_LESS_TBS_FLD_WR(reg, val)                 (reg |= (val) << HRXBRP_R7_STS_SUBFk_LESS_TBS_BIT_LSB)
#define HRXBRP_R7_STS_SUBFk_LESS_TBS_FLD_RD(i)                        ((M_HRXBRP_R7_STS_SUBFk_RD(i) & HRXBRP_R7_STS_SUBFk_LESS_TBS_BIT_MASK) >> HRXBRP_R7_STS_SUBFk_LESS_TBS_BIT_LSB)

#define HRXBRP_R7_STS_SUBFk_LESS_PTR_BIT_LSB                          (9)
#define HRXBRP_R7_STS_SUBFk_LESS_PTR_BIT_WIDTH                        (3)
#define HRXBRP_R7_STS_SUBFk_LESS_PTR_BIT_MASK                         ((kal_uint32) (((1<<HRXBRP_R7_STS_SUBFk_LESS_PTR_BIT_WIDTH)-1) << HRXBRP_R7_STS_SUBFk_LESS_PTR_BIT_LSB) )
#define HRXBRP_R7_STS_SUBFk_LESS_PTR_FLD_WR(reg, val)                 (reg |= (val) << HRXBRP_R7_STS_SUBFk_LESS_PTR_BIT_LSB)
#define HRXBRP_R7_STS_SUBFk_LESS_PTR_FLD_RD(i)                        ((M_HRXBRP_R7_STS_SUBFk_RD(i) & HRXBRP_R7_STS_SUBFk_LESS_PTR_BIT_MASK) >> HRXBRP_R7_STS_SUBFk_LESS_PTR_BIT_LSB)

#define HRXBRP_R7_STS_SUBFk_TYPE2_FLAG_BIT_LSB                        (8)
#define HRXBRP_R7_STS_SUBFk_TYPE2_FLAG_BIT_WIDTH                      (1)
#define HRXBRP_R7_STS_SUBFk_TYPE2_FLAG_BIT_MASK                       ((kal_uint32) (((1<<HRXBRP_R7_STS_SUBFk_TYPE2_FLAG_BIT_WIDTH)-1) << HRXBRP_R7_STS_SUBFk_TYPE2_FLAG_BIT_LSB) )
#define HRXBRP_R7_STS_SUBFk_TYPE2_FLAG_FLD_WR(reg, val)               (reg |= (val) << HRXBRP_R7_STS_SUBFk_TYPE2_FLAG_BIT_LSB)
#define HRXBRP_R7_STS_SUBFk_TYPE2_FLAG_FLD_RD(i)                      ((M_HRXBRP_R7_STS_SUBFk_RD(i) & HRXBRP_R7_STS_SUBFk_TYPE2_FLAG_BIT_MASK) >> HRXBRP_R7_STS_SUBFk_TYPE2_FLAG_BIT_LSB)

#define HRXBRP_R7_STS_SUBFk_QAM64_FLAG_BIT_LSB                        (7)
#define HRXBRP_R7_STS_SUBFk_QAM64_FLAG_BIT_WIDTH                      (1)
#define HRXBRP_R7_STS_SUBFk_QAM64_FLAG_BIT_MASK                       ((kal_uint32) (((1<<HRXBRP_R7_STS_SUBFk_QAM64_FLAG_BIT_WIDTH)-1) << HRXBRP_R7_STS_SUBFk_QAM64_FLAG_BIT_LSB) )
#define HRXBRP_R7_STS_SUBFk_QAM64_FLAG_FLD_WR(reg, val)               (reg |= (val) << HRXBRP_R7_STS_SUBFk_QAM64_FLAG_BIT_LSB)
#define HRXBRP_R7_STS_SUBFk_QAM64_FLAG_FLD_RD(i)                      ((M_HRXBRP_R7_STS_SUBFk_RD(i) & HRXBRP_R7_STS_SUBFk_QAM64_FLAG_BIT_MASK) >> HRXBRP_R7_STS_SUBFk_QAM64_FLAG_BIT_LSB)

#define HRXBRP_R7_STS_SUBFk_ORDER_TYPE_BIT_LSB                        (4)
#define HRXBRP_R7_STS_SUBFk_ORDER_TYPE_BIT_WIDTH                      (3)
#define HRXBRP_R7_STS_SUBFk_ORDER_TYPE_BIT_MASK                       ((kal_uint32) (((1<<HRXBRP_R7_STS_SUBFk_ORDER_TYPE_BIT_WIDTH)-1) << HRXBRP_R7_STS_SUBFk_ORDER_TYPE_BIT_LSB) )
#define HRXBRP_R7_STS_SUBFk_ORDER_TYPE_FLD_WR(reg, val)               (reg |= (val) << HRXBRP_R7_STS_SUBFk_ORDER_TYPE_BIT_LSB)
#define HRXBRP_R7_STS_SUBFk_ORDER_TYPE_FLD_RD(i)                      ((M_HRXBRP_R7_STS_SUBFk_RD(i) & HRXBRP_R7_STS_SUBFk_ORDER_TYPE_BIT_MASK) >> HRXBRP_R7_STS_SUBFk_ORDER_TYPE_BIT_LSB)

#define HRXBRP_R7_STS_SUBFk_ORDER_BIT_LSB                             (1)
#define HRXBRP_R7_STS_SUBFk_ORDER_BIT_WIDTH                           (3)
#define HRXBRP_R7_STS_SUBFk_ORDER_BIT_MASK                            ((kal_uint32) (((1<<HRXBRP_R7_STS_SUBFk_ORDER_BIT_WIDTH)-1) << HRXBRP_R7_STS_SUBFk_ORDER_BIT_LSB) )
#define HRXBRP_R7_STS_SUBFk_ORDER_FLD_WR(reg, val)                    (reg |= (val) << HRXBRP_R7_STS_SUBFk_ORDER_BIT_LSB)
#define HRXBRP_R7_STS_SUBFk_ORDER_FLD_RD(i)                           ((M_HRXBRP_R7_STS_SUBFk_RD(i) & HRXBRP_R7_STS_SUBFk_ORDER_BIT_MASK) >> HRXBRP_R7_STS_SUBFk_ORDER_BIT_LSB)

#define HRXBRP_R7_STS_SUBFk_ORDER_FLAG_BIT_LSB                        (0)
#define HRXBRP_R7_STS_SUBFk_ORDER_FLAG_BIT_WIDTH                      (1)
#define HRXBRP_R7_STS_SUBFk_ORDER_FLAG_BIT_MASK                       ((kal_uint32) (((1<<HRXBRP_R7_STS_SUBFk_ORDER_FLAG_BIT_WIDTH)-1) << HRXBRP_R7_STS_SUBFk_ORDER_FLAG_BIT_LSB) )
#define HRXBRP_R7_STS_SUBFk_ORDER_FLAG_FLD_WR(reg, val)               (reg |= (val) << HRXBRP_R7_STS_SUBFk_ORDER_FLAG_BIT_LSB)
#define HRXBRP_R7_STS_SUBFk_ORDER_FLAG_FLD_RD(i)                      ((M_HRXBRP_R7_STS_SUBFk_RD(i) & HRXBRP_R7_STS_SUBFk_ORDER_FLAG_BIT_MASK) >> HRXBRP_R7_STS_SUBFk_ORDER_FLAG_BIT_LSB)

#define HRXBRP_SCCH_R8_STS_SUBFk_SELECTED_UEID_BIT_LSB                (12)
#define HRXBRP_SCCH_R8_STS_SUBFk_SELECTED_UEID_BIT_WIDTH              (3)
#define HRXBRP_SCCH_R8_STS_SUBFk_SELECTED_UEID_BIT_MASK               ((kal_uint32) (((1<<HRXBRP_SCCH_R8_STS_SUBFk_SELECTED_UEID_BIT_WIDTH)-1) << HRXBRP_SCCH_R8_STS_SUBFk_SELECTED_UEID_BIT_LSB) )
#define HRXBRP_SCCH_R8_STS_SUBFk_SELECTED_UEID_FLD_WR(reg, val)       (reg |= (val) << HRXBRP_SCCH_R8_STS_SUBFk_SELECTED_UEID_BIT_LSB)
#define HRXBRP_SCCH_R8_STS_SUBFk_SELECTED_UEID_FLD_RD(i)              ((M_HRXBRP_SCCH_R8_STS_SUBFk_RD(i) & HRXBRP_SCCH_R8_STS_SUBFk_SELECTED_UEID_BIT_MASK) >> HRXBRP_SCCH_R8_STS_SUBFk_SELECTED_UEID_BIT_LSB)

#define HRXBRP_SCCH_R8_STS_SUBFk_SELECTED_CH_BIT_LSB                  (8)
#define HRXBRP_SCCH_R8_STS_SUBFk_SELECTED_CH_BIT_WIDTH                (4)
#define HRXBRP_SCCH_R8_STS_SUBFk_SELECTED_CH_BIT_MASK                 ((kal_uint32) (((1<<HRXBRP_SCCH_R8_STS_SUBFk_SELECTED_CH_BIT_WIDTH)-1) << HRXBRP_SCCH_R8_STS_SUBFk_SELECTED_CH_BIT_LSB) )
#define HRXBRP_SCCH_R8_STS_SUBFk_SELECTED_CH_FLD_WR(reg, val)         (reg |= (val) << HRXBRP_SCCH_R8_STS_SUBFk_SELECTED_CH_BIT_LSB)
#define HRXBRP_SCCH_R8_STS_SUBFk_SELECTED_CH_FLD_RD(i)                ((M_HRXBRP_SCCH_R8_STS_SUBFk_RD(i) & HRXBRP_SCCH_R8_STS_SUBFk_SELECTED_CH_BIT_MASK) >> HRXBRP_SCCH_R8_STS_SUBFk_SELECTED_CH_BIT_LSB)

#define HRXBRP_SCCH_R8_STS_SUBFk_RNTI1_PASSED_CH_BIT_LSB              (4)
#define HRXBRP_SCCH_R8_STS_SUBFk_RNTI1_PASSED_CH_BIT_WIDTH            (4)
#define HRXBRP_SCCH_R8_STS_SUBFk_RNTI1_PASSED_CH_BIT_MASK             ((kal_uint32) (((1<<HRXBRP_SCCH_R8_STS_SUBFk_RNTI1_PASSED_CH_BIT_WIDTH)-1) << HRXBRP_SCCH_R8_STS_SUBFk_RNTI1_PASSED_CH_BIT_LSB) )
#define HRXBRP_SCCH_R8_STS_SUBFk_RNTI1_PASSED_CH_FLD_WR(reg, val)     (reg |= (val) << HRXBRP_SCCH_R8_STS_SUBFk_RNTI1_PASSED_CH_BIT_LSB)
#define HRXBRP_SCCH_R8_STS_SUBFk_RNTI1_PASSED_CH_FLD_RD(i)            ((M_HRXBRP_SCCH_R8_STS_SUBFk_RD(i) & HRXBRP_SCCH_R8_STS_SUBFk_RNTI1_PASSED_CH_BIT_MASK) >> HRXBRP_SCCH_R8_STS_SUBFk_RNTI1_PASSED_CH_BIT_LSB)

#define HRXBRP_SCCH_R8_STS_SUBFk_RNTI0_PASSED_CH_BIT_LSB              (0)
#define HRXBRP_SCCH_R8_STS_SUBFk_RNTI0_PASSED_CH_BIT_WIDTH            (4)
#define HRXBRP_SCCH_R8_STS_SUBFk_RNTI0_PASSED_CH_BIT_MASK             ((kal_uint32) (((1<<HRXBRP_SCCH_R8_STS_SUBFk_RNTI0_PASSED_CH_BIT_WIDTH)-1) << HRXBRP_SCCH_R8_STS_SUBFk_RNTI0_PASSED_CH_BIT_LSB) )
#define HRXBRP_SCCH_R8_STS_SUBFk_RNTI0_PASSED_CH_FLD_WR(reg, val)     (reg |= (val) << HRXBRP_SCCH_R8_STS_SUBFk_RNTI0_PASSED_CH_BIT_LSB)
#define HRXBRP_SCCH_R8_STS_SUBFk_RNTI0_PASSED_CH_FLD_RD(i)            ((M_HRXBRP_SCCH_R8_STS_SUBFk_RD(i) & HRXBRP_SCCH_R8_STS_SUBFk_RNTI0_PASSED_CH_BIT_MASK) >> HRXBRP_SCCH_R8_STS_SUBFk_RNTI0_PASSED_CH_BIT_LSB)

#define HRXBRP_DSCH_STS_SUBFk_TRBK_SIZE_BIT_LSB                       (16)
#define HRXBRP_DSCH_STS_SUBFk_TRBK_SIZE_BIT_WIDTH                     (16)
#define HRXBRP_DSCH_STS_SUBFk_TRBK_SIZE_BIT_MASK                      ((kal_uint32) (((1<<HRXBRP_DSCH_STS_SUBFk_TRBK_SIZE_BIT_WIDTH)-1) << HRXBRP_DSCH_STS_SUBFk_TRBK_SIZE_BIT_LSB) )
#define HRXBRP_DSCH_STS_SUBFk_TRBK_SIZE_FLD_WR(reg, val)              (reg |= (val) << HRXBRP_DSCH_STS_SUBFk_TRBK_SIZE_BIT_LSB)
#define HRXBRP_DSCH_STS_SUBFk_TRBK_SIZE_FLD_RD(i)                     ((M_HRXBRP_DSCH_STS_SUBFk_RD(i) & HRXBRP_DSCH_STS_SUBFk_TRBK_SIZE_BIT_MASK) >> HRXBRP_DSCH_STS_SUBFk_TRBK_SIZE_BIT_LSB)

#define HRXBRP_DSCH_STS_SUBFk_NDI_BIT_LSB                             (15)
#define HRXBRP_DSCH_STS_SUBFk_NDI_BIT_WIDTH                           (1)
#define HRXBRP_DSCH_STS_SUBFk_NDI_BIT_MASK                            ((kal_uint32) (((1<<HRXBRP_DSCH_STS_SUBFk_NDI_BIT_WIDTH)-1) << HRXBRP_DSCH_STS_SUBFk_NDI_BIT_LSB) )
#define HRXBRP_DSCH_STS_SUBFk_NDI_FLD_WR(reg, val)                    (reg |= (val) << HRXBRP_DSCH_STS_SUBFk_NDI_BIT_LSB)
#define HRXBRP_DSCH_STS_SUBFk_NDI_FLD_RD(i)                           ((M_HRXBRP_DSCH_STS_SUBFk_RD(i) & HRXBRP_DSCH_STS_SUBFk_NDI_BIT_MASK) >> HRXBRP_DSCH_STS_SUBFk_NDI_BIT_LSB)

#define HRXBRP_DSCH_STS_SUBFk_ABORT_STS_BIT_LSB                       (13)
#define HRXBRP_DSCH_STS_SUBFk_ABORT_STS_BIT_WIDTH                     (2)
#define HRXBRP_DSCH_STS_SUBFk_ABORT_STS_BIT_MASK                      ((kal_uint32) (((1<<HRXBRP_DSCH_STS_SUBFk_ABORT_STS_BIT_WIDTH)-1) << HRXBRP_DSCH_STS_SUBFk_ABORT_STS_BIT_LSB) )
#define HRXBRP_DSCH_STS_SUBFk_ABORT_STS_FLD_WR(reg, val)              (reg |= (val) << HRXBRP_DSCH_STS_SUBFk_ABORT_STS_BIT_LSB)
#define HRXBRP_DSCH_STS_SUBFk_ABORT_STS_FLD_RD(i)                     ((M_HRXBRP_DSCH_STS_SUBFk_RD(i) & HRXBRP_DSCH_STS_SUBFk_ABORT_STS_BIT_MASK) >> HRXBRP_DSCH_STS_SUBFk_ABORT_STS_BIT_LSB)

#define HRXBRP_DSCH_STS_SUBFk_HARQ_ID_BIT_LSB                         (8)
#define HRXBRP_DSCH_STS_SUBFk_HARQ_ID_BIT_WIDTH                       (3)
#define HRXBRP_DSCH_STS_SUBFk_HARQ_ID_BIT_MASK                        ((kal_uint32) (((1<<HRXBRP_DSCH_STS_SUBFk_HARQ_ID_BIT_WIDTH)-1) << HRXBRP_DSCH_STS_SUBFk_HARQ_ID_BIT_LSB) )
#define HRXBRP_DSCH_STS_SUBFk_HARQ_ID_FLD_WR(reg, val)                (reg |= (val) << HRXBRP_DSCH_STS_SUBFk_HARQ_ID_BIT_LSB)
#define HRXBRP_DSCH_STS_SUBFk_HARQ_ID_FLD_RD(i)                       ((M_HRXBRP_DSCH_STS_SUBFk_RD(i) & HRXBRP_DSCH_STS_SUBFk_HARQ_ID_BIT_MASK) >> HRXBRP_DSCH_STS_SUBFk_HARQ_ID_BIT_LSB)

#define HRXBRP_DSCH_STS_SUBFk_DSCH_RSLT_BIT_LSB                       (5)
#define HRXBRP_DSCH_STS_SUBFk_DSCH_RSLT_BIT_WIDTH                     (3)
#define HRXBRP_DSCH_STS_SUBFk_DSCH_RSLT_BIT_MASK                      ((kal_uint32) (((1<<HRXBRP_DSCH_STS_SUBFk_DSCH_RSLT_BIT_WIDTH)-1) << HRXBRP_DSCH_STS_SUBFk_DSCH_RSLT_BIT_LSB) )
#define HRXBRP_DSCH_STS_SUBFk_DSCH_RSLT_FLD_WR(reg, val)              (reg |= (val) << HRXBRP_DSCH_STS_SUBFk_DSCH_RSLT_BIT_LSB)
#define HRXBRP_DSCH_STS_SUBFk_DSCH_RSLT_FLD_RD(i)                     ((M_HRXBRP_DSCH_STS_SUBFk_RD(i) & HRXBRP_DSCH_STS_SUBFk_DSCH_RSLT_BIT_MASK) >> HRXBRP_DSCH_STS_SUBFk_DSCH_RSLT_BIT_LSB)

#define HRXBRP_DSCH_STS_SUBFk_CRC_BIT_LSB                             (4)
#define HRXBRP_DSCH_STS_SUBFk_CRC_BIT_WIDTH                           (1)
#define HRXBRP_DSCH_STS_SUBFk_CRC_BIT_MASK                            ((kal_uint32) (((1<<HRXBRP_DSCH_STS_SUBFk_CRC_BIT_WIDTH)-1) << HRXBRP_DSCH_STS_SUBFk_CRC_BIT_LSB) )
#define HRXBRP_DSCH_STS_SUBFk_CRC_FLD_WR(reg, val)                    (reg |= (val) << HRXBRP_DSCH_STS_SUBFk_CRC_BIT_LSB)
#define HRXBRP_DSCH_STS_SUBFk_CRC_FLD_RD(i)                           ((M_HRXBRP_DSCH_STS_SUBFk_RD(i) & HRXBRP_DSCH_STS_SUBFk_CRC_BIT_MASK) >> HRXBRP_DSCH_STS_SUBFk_CRC_BIT_LSB)

#define HRXBRP_DSCH_STS_SUBFk_LESS_TBS_BIT_LSB                        (2)
#define HRXBRP_DSCH_STS_SUBFk_LESS_TBS_BIT_WIDTH                      (2)
#define HRXBRP_DSCH_STS_SUBFk_LESS_TBS_BIT_MASK                       ((kal_uint32) (((1<<HRXBRP_DSCH_STS_SUBFk_LESS_TBS_BIT_WIDTH)-1) << HRXBRP_DSCH_STS_SUBFk_LESS_TBS_BIT_LSB) )
#define HRXBRP_DSCH_STS_SUBFk_LESS_TBS_FLD_WR(reg, val)               (reg |= (val) << HRXBRP_DSCH_STS_SUBFk_LESS_TBS_BIT_LSB)
#define HRXBRP_DSCH_STS_SUBFk_LESS_TBS_FLD_RD(i)                      ((M_HRXBRP_DSCH_STS_SUBFk_RD(i) & HRXBRP_DSCH_STS_SUBFk_LESS_TBS_BIT_MASK) >> HRXBRP_DSCH_STS_SUBFk_LESS_TBS_BIT_LSB)

#define HRXBRP_DSCH_STS_SUBFk_LMBT_BIT_LSB                            (1)
#define HRXBRP_DSCH_STS_SUBFk_LMBT_BIT_WIDTH                          (1)
#define HRXBRP_DSCH_STS_SUBFk_LMBT_BIT_MASK                           ((kal_uint32) (((1<<HRXBRP_DSCH_STS_SUBFk_LMBT_BIT_WIDTH)-1) << HRXBRP_DSCH_STS_SUBFk_LMBT_BIT_LSB) )
#define HRXBRP_DSCH_STS_SUBFk_LMBT_FLD_WR(reg, val)                   (reg |= (val) << HRXBRP_DSCH_STS_SUBFk_LMBT_BIT_LSB)
#define HRXBRP_DSCH_STS_SUBFk_LMBT_FLD_RD(i)                          ((M_HRXBRP_DSCH_STS_SUBFk_RD(i) & HRXBRP_DSCH_STS_SUBFk_LMBT_BIT_MASK) >> HRXBRP_DSCH_STS_SUBFk_LMBT_BIT_LSB)

#define HRXBRP_DSCH_STS_SUBFk_STS_BIT_LSB                             (0)
#define HRXBRP_DSCH_STS_SUBFk_STS_BIT_WIDTH                           (1)
#define HRXBRP_DSCH_STS_SUBFk_STS_BIT_MASK                            ((kal_uint32) (((1<<HRXBRP_DSCH_STS_SUBFk_STS_BIT_WIDTH)-1) << HRXBRP_DSCH_STS_SUBFk_STS_BIT_LSB) )
#define HRXBRP_DSCH_STS_SUBFk_STS_FLD_WR(reg, val)                    (reg |= (val) << HRXBRP_DSCH_STS_SUBFk_STS_BIT_LSB)
#define HRXBRP_DSCH_STS_SUBFk_STS_FLD_RD(i)                           ((M_HRXBRP_DSCH_STS_SUBFk_RD(i) & HRXBRP_DSCH_STS_SUBFk_STS_BIT_MASK) >> HRXBRP_DSCH_STS_SUBFk_STS_BIT_LSB)

#define HRXBRP_HDA_OUT_ADR_PC_SUBFk_HDA_OUT_ADR_PC_SUBF_BIT_LSB       (0)
#define HRXBRP_HDA_OUT_ADR_PC_SUBFk_HDA_OUT_ADR_PC_SUBF_BIT_WIDTH     (32)
#define HRXBRP_HDA_OUT_ADR_PC_SUBFk_HDA_OUT_ADR_PC_SUBF_BIT_MASK      ((kal_uint32) (((1<<HRXBRP_HDA_OUT_ADR_PC_SUBFk_HDA_OUT_ADR_PC_SUBF_BIT_WIDTH)-1) << HRXBRP_HDA_OUT_ADR_PC_SUBFk_HDA_OUT_ADR_PC_SUBF_BIT_LSB) )
#define HRXBRP_HDA_OUT_ADR_PC_SUBFk_HDA_OUT_ADR_PC_SUBF_FLD_WR(reg, val) (reg |= (val) << HRXBRP_HDA_OUT_ADR_PC_SUBFk_HDA_OUT_ADR_PC_SUBF_BIT_LSB)
#define HRXBRP_HDA_OUT_ADR_PC_SUBFk_HDA_OUT_ADR_PC_SUBF_FLD_RD(i)     ((M_HRXBRP_HDA_OUT_ADR_PC_SUBFk_RD(i) & HRXBRP_HDA_OUT_ADR_PC_SUBFk_HDA_OUT_ADR_PC_SUBF_BIT_MASK) >> HRXBRP_HDA_OUT_ADR_PC_SUBFk_HDA_OUT_ADR_PC_SUBF_BIT_LSB)

#define HRXBRP_HDA_OUT_IDX_PC_SUBFk_HDA_OUT_IDX_PC_SUBF_BIT_LSB       (0)
#define HRXBRP_HDA_OUT_IDX_PC_SUBFk_HDA_OUT_IDX_PC_SUBF_BIT_WIDTH     (10)
#define HRXBRP_HDA_OUT_IDX_PC_SUBFk_HDA_OUT_IDX_PC_SUBF_BIT_MASK      ((kal_uint32) (((1<<HRXBRP_HDA_OUT_IDX_PC_SUBFk_HDA_OUT_IDX_PC_SUBF_BIT_WIDTH)-1) << HRXBRP_HDA_OUT_IDX_PC_SUBFk_HDA_OUT_IDX_PC_SUBF_BIT_LSB) )
#define HRXBRP_HDA_OUT_IDX_PC_SUBFk_HDA_OUT_IDX_PC_SUBF_FLD_WR(reg, val) (reg |= (val) << HRXBRP_HDA_OUT_IDX_PC_SUBFk_HDA_OUT_IDX_PC_SUBF_BIT_LSB)
#define HRXBRP_HDA_OUT_IDX_PC_SUBFk_HDA_OUT_IDX_PC_SUBF_FLD_RD(i)     ((M_HRXBRP_HDA_OUT_IDX_PC_SUBFk_RD(i) & HRXBRP_HDA_OUT_IDX_PC_SUBFk_HDA_OUT_IDX_PC_SUBF_BIT_MASK) >> HRXBRP_HDA_OUT_IDX_PC_SUBFk_HDA_OUT_IDX_PC_SUBF_BIT_LSB)

#define HRXBRP_SCCH_STS_NC_SUBFk_CRC_BIT_LSB                          (15)
#define HRXBRP_SCCH_STS_NC_SUBFk_CRC_BIT_WIDTH                        (1)
#define HRXBRP_SCCH_STS_NC_SUBFk_CRC_BIT_MASK                         ((kal_uint32) (((1<<HRXBRP_SCCH_STS_NC_SUBFk_CRC_BIT_WIDTH)-1) << HRXBRP_SCCH_STS_NC_SUBFk_CRC_BIT_LSB) )
#define HRXBRP_SCCH_STS_NC_SUBFk_CRC_FLD_WR(reg, val)                 (reg |= (val) << HRXBRP_SCCH_STS_NC_SUBFk_CRC_BIT_LSB)
#define HRXBRP_SCCH_STS_NC_SUBFk_CRC_FLD_RD(i)                        ((M_HRXBRP_SCCH_STS_NC_SUBFk_RD(i) & HRXBRP_SCCH_STS_NC_SUBFk_CRC_BIT_MASK) >> HRXBRP_SCCH_STS_NC_SUBFk_CRC_BIT_LSB)

#define HRXBRP_SCCH_STS_NC_SUBFk_P1_RSLT_BIT_LSB                      (12)
#define HRXBRP_SCCH_STS_NC_SUBFk_P1_RSLT_BIT_WIDTH                    (1)
#define HRXBRP_SCCH_STS_NC_SUBFk_P1_RSLT_BIT_MASK                     ((kal_uint32) (((1<<HRXBRP_SCCH_STS_NC_SUBFk_P1_RSLT_BIT_WIDTH)-1) << HRXBRP_SCCH_STS_NC_SUBFk_P1_RSLT_BIT_LSB) )
#define HRXBRP_SCCH_STS_NC_SUBFk_P1_RSLT_FLD_WR(reg, val)             (reg |= (val) << HRXBRP_SCCH_STS_NC_SUBFk_P1_RSLT_BIT_LSB)
#define HRXBRP_SCCH_STS_NC_SUBFk_P1_RSLT_FLD_RD(i)                    ((M_HRXBRP_SCCH_STS_NC_SUBFk_RD(i) & HRXBRP_SCCH_STS_NC_SUBFk_P1_RSLT_BIT_MASK) >> HRXBRP_SCCH_STS_NC_SUBFk_P1_RSLT_BIT_LSB)

#define HRXBRP_SCCH_STS_NC_SUBFk_GAP_BIT_LSB                          (9)
#define HRXBRP_SCCH_STS_NC_SUBFk_GAP_BIT_WIDTH                        (1)
#define HRXBRP_SCCH_STS_NC_SUBFk_GAP_BIT_MASK                         ((kal_uint32) (((1<<HRXBRP_SCCH_STS_NC_SUBFk_GAP_BIT_WIDTH)-1) << HRXBRP_SCCH_STS_NC_SUBFk_GAP_BIT_LSB) )
#define HRXBRP_SCCH_STS_NC_SUBFk_GAP_FLD_WR(reg, val)                 (reg |= (val) << HRXBRP_SCCH_STS_NC_SUBFk_GAP_BIT_LSB)
#define HRXBRP_SCCH_STS_NC_SUBFk_GAP_FLD_RD(i)                        ((M_HRXBRP_SCCH_STS_NC_SUBFk_RD(i) & HRXBRP_SCCH_STS_NC_SUBFk_GAP_BIT_MASK) >> HRXBRP_SCCH_STS_NC_SUBFk_GAP_BIT_LSB)

#define HRXBRP_SCCH_STS_NC_SUBFk_ORDER_FLAG_BIT_LSB                   (4)
#define HRXBRP_SCCH_STS_NC_SUBFk_ORDER_FLAG_BIT_WIDTH                 (1)
#define HRXBRP_SCCH_STS_NC_SUBFk_ORDER_FLAG_BIT_MASK                  ((kal_uint32) (((1<<HRXBRP_SCCH_STS_NC_SUBFk_ORDER_FLAG_BIT_WIDTH)-1) << HRXBRP_SCCH_STS_NC_SUBFk_ORDER_FLAG_BIT_LSB) )
#define HRXBRP_SCCH_STS_NC_SUBFk_ORDER_FLAG_FLD_WR(reg, val)          (reg |= (val) << HRXBRP_SCCH_STS_NC_SUBFk_ORDER_FLAG_BIT_LSB)
#define HRXBRP_SCCH_STS_NC_SUBFk_ORDER_FLAG_FLD_RD(i)                 ((M_HRXBRP_SCCH_STS_NC_SUBFk_RD(i) & HRXBRP_SCCH_STS_NC_SUBFk_ORDER_FLAG_BIT_MASK) >> HRXBRP_SCCH_STS_NC_SUBFk_ORDER_FLAG_BIT_LSB)

#define HRXBRP_SCCH_STS_NC_SUBFk_STS2_BIT_LSB                         (2)
#define HRXBRP_SCCH_STS_NC_SUBFk_STS2_BIT_WIDTH                       (1)
#define HRXBRP_SCCH_STS_NC_SUBFk_STS2_BIT_MASK                        ((kal_uint32) (((1<<HRXBRP_SCCH_STS_NC_SUBFk_STS2_BIT_WIDTH)-1) << HRXBRP_SCCH_STS_NC_SUBFk_STS2_BIT_LSB) )
#define HRXBRP_SCCH_STS_NC_SUBFk_STS2_FLD_WR(reg, val)                (reg |= (val) << HRXBRP_SCCH_STS_NC_SUBFk_STS2_BIT_LSB)
#define HRXBRP_SCCH_STS_NC_SUBFk_STS2_FLD_RD(i)                       ((M_HRXBRP_SCCH_STS_NC_SUBFk_RD(i) & HRXBRP_SCCH_STS_NC_SUBFk_STS2_BIT_MASK) >> HRXBRP_SCCH_STS_NC_SUBFk_STS2_BIT_LSB)

#define HRXBRP_SCCH_STS_NC_SUBFk_STS1_BIT_LSB                         (1)
#define HRXBRP_SCCH_STS_NC_SUBFk_STS1_BIT_WIDTH                       (1)
#define HRXBRP_SCCH_STS_NC_SUBFk_STS1_BIT_MASK                        ((kal_uint32) (((1<<HRXBRP_SCCH_STS_NC_SUBFk_STS1_BIT_WIDTH)-1) << HRXBRP_SCCH_STS_NC_SUBFk_STS1_BIT_LSB) )
#define HRXBRP_SCCH_STS_NC_SUBFk_STS1_FLD_WR(reg, val)                (reg |= (val) << HRXBRP_SCCH_STS_NC_SUBFk_STS1_BIT_LSB)
#define HRXBRP_SCCH_STS_NC_SUBFk_STS1_FLD_RD(i)                       ((M_HRXBRP_SCCH_STS_NC_SUBFk_RD(i) & HRXBRP_SCCH_STS_NC_SUBFk_STS1_BIT_MASK) >> HRXBRP_SCCH_STS_NC_SUBFk_STS1_BIT_LSB)

#define HRXBRP_SCCH_STS_NC_SUBFk_STS0_BIT_LSB                         (0)
#define HRXBRP_SCCH_STS_NC_SUBFk_STS0_BIT_WIDTH                       (1)
#define HRXBRP_SCCH_STS_NC_SUBFk_STS0_BIT_MASK                        ((kal_uint32) (((1<<HRXBRP_SCCH_STS_NC_SUBFk_STS0_BIT_WIDTH)-1) << HRXBRP_SCCH_STS_NC_SUBFk_STS0_BIT_LSB) )
#define HRXBRP_SCCH_STS_NC_SUBFk_STS0_FLD_WR(reg, val)                (reg |= (val) << HRXBRP_SCCH_STS_NC_SUBFk_STS0_BIT_LSB)
#define HRXBRP_SCCH_STS_NC_SUBFk_STS0_FLD_RD(i)                       ((M_HRXBRP_SCCH_STS_NC_SUBFk_RD(i) & HRXBRP_SCCH_STS_NC_SUBFk_STS0_BIT_MASK) >> HRXBRP_SCCH_STS_NC_SUBFk_STS0_BIT_LSB)

#define HRXBRP_SCCH_STS_SCm_SUBFk_P2_RSLT_BIT_LSB                     (29)
#define HRXBRP_SCCH_STS_SCm_SUBFk_P2_RSLT_BIT_WIDTH                   (3)
#define HRXBRP_SCCH_STS_SCm_SUBFk_P2_RSLT_BIT_MASK                    ((kal_uint32) (((1<<HRXBRP_SCCH_STS_SCm_SUBFk_P2_RSLT_BIT_WIDTH)-1) << HRXBRP_SCCH_STS_SCm_SUBFk_P2_RSLT_BIT_LSB) )
#define HRXBRP_SCCH_STS_SCm_SUBFk_P2_RSLT_FLD_WR(reg, val)            (reg |= (val) << HRXBRP_SCCH_STS_SCm_SUBFk_P2_RSLT_BIT_LSB)
#define HRXBRP_SCCH_STS_SCm_SUBFk_P2_RSLT_FLD_RD(i)                   ((M_HRXBRP_SCCH_STS_SCm_SUBFk_RD(i) & HRXBRP_SCCH_STS_SCm_SUBFk_P2_RSLT_BIT_MASK) >> HRXBRP_SCCH_STS_SCm_SUBFk_P2_RSLT_BIT_LSB)

#define HRXBRP_SCCH_STS_SCm_SUBFk_P1_RSLT_BIT_LSB                     (28)
#define HRXBRP_SCCH_STS_SCm_SUBFk_P1_RSLT_BIT_WIDTH                   (1)
#define HRXBRP_SCCH_STS_SCm_SUBFk_P1_RSLT_BIT_MASK                    ((kal_uint32) (((1<<HRXBRP_SCCH_STS_SCm_SUBFk_P1_RSLT_BIT_WIDTH)-1) << HRXBRP_SCCH_STS_SCm_SUBFk_P1_RSLT_BIT_LSB) )
#define HRXBRP_SCCH_STS_SCm_SUBFk_P1_RSLT_FLD_WR(reg, val)            (reg |= (val) << HRXBRP_SCCH_STS_SCm_SUBFk_P1_RSLT_BIT_LSB)
#define HRXBRP_SCCH_STS_SCm_SUBFk_P1_RSLT_FLD_RD(i)                   ((M_HRXBRP_SCCH_STS_SCm_SUBFk_RD(i) & HRXBRP_SCCH_STS_SCm_SUBFk_P1_RSLT_BIT_MASK) >> HRXBRP_SCCH_STS_SCm_SUBFk_P1_RSLT_BIT_LSB)

#define HRXBRP_SCCH_STS_SCm_SUBFk_OVSF_CODE_START_IDX_BIT_LSB         (24)
#define HRXBRP_SCCH_STS_SCm_SUBFk_OVSF_CODE_START_IDX_BIT_WIDTH       (4)
#define HRXBRP_SCCH_STS_SCm_SUBFk_OVSF_CODE_START_IDX_BIT_MASK        ((kal_uint32) (((1<<HRXBRP_SCCH_STS_SCm_SUBFk_OVSF_CODE_START_IDX_BIT_WIDTH)-1) << HRXBRP_SCCH_STS_SCm_SUBFk_OVSF_CODE_START_IDX_BIT_LSB) )
#define HRXBRP_SCCH_STS_SCm_SUBFk_OVSF_CODE_START_IDX_FLD_WR(reg, val) (reg |= (val) << HRXBRP_SCCH_STS_SCm_SUBFk_OVSF_CODE_START_IDX_BIT_LSB)
#define HRXBRP_SCCH_STS_SCm_SUBFk_OVSF_CODE_START_IDX_FLD_RD(i)       ((M_HRXBRP_SCCH_STS_SCm_SUBFk_RD(i) & HRXBRP_SCCH_STS_SCm_SUBFk_OVSF_CODE_START_IDX_BIT_MASK) >> HRXBRP_SCCH_STS_SCm_SUBFk_OVSF_CODE_START_IDX_BIT_LSB)

#define HRXBRP_SCCH_STS_SCm_SUBFk_OVSF_CODE_NUM_BIT_LSB               (20)
#define HRXBRP_SCCH_STS_SCm_SUBFk_OVSF_CODE_NUM_BIT_WIDTH             (4)
#define HRXBRP_SCCH_STS_SCm_SUBFk_OVSF_CODE_NUM_BIT_MASK              ((kal_uint32) (((1<<HRXBRP_SCCH_STS_SCm_SUBFk_OVSF_CODE_NUM_BIT_WIDTH)-1) << HRXBRP_SCCH_STS_SCm_SUBFk_OVSF_CODE_NUM_BIT_LSB) )
#define HRXBRP_SCCH_STS_SCm_SUBFk_OVSF_CODE_NUM_FLD_WR(reg, val)      (reg |= (val) << HRXBRP_SCCH_STS_SCm_SUBFk_OVSF_CODE_NUM_BIT_LSB)
#define HRXBRP_SCCH_STS_SCm_SUBFk_OVSF_CODE_NUM_FLD_RD(i)             ((M_HRXBRP_SCCH_STS_SCm_SUBFk_RD(i) & HRXBRP_SCCH_STS_SCm_SUBFk_OVSF_CODE_NUM_BIT_MASK) >> HRXBRP_SCCH_STS_SCm_SUBFk_OVSF_CODE_NUM_BIT_LSB)

#define HRXBRP_SCCH_STS_SCm_SUBFk_MS_BIT_LSB                          (16)
#define HRXBRP_SCCH_STS_SCm_SUBFk_MS_BIT_WIDTH                        (2)
#define HRXBRP_SCCH_STS_SCm_SUBFk_MS_BIT_MASK                         ((kal_uint32) (((1<<HRXBRP_SCCH_STS_SCm_SUBFk_MS_BIT_WIDTH)-1) << HRXBRP_SCCH_STS_SCm_SUBFk_MS_BIT_LSB) )
#define HRXBRP_SCCH_STS_SCm_SUBFk_MS_FLD_WR(reg, val)                 (reg |= (val) << HRXBRP_SCCH_STS_SCm_SUBFk_MS_BIT_LSB)
#define HRXBRP_SCCH_STS_SCm_SUBFk_MS_FLD_RD(i)                        ((M_HRXBRP_SCCH_STS_SCm_SUBFk_RD(i) & HRXBRP_SCCH_STS_SCm_SUBFk_MS_BIT_MASK) >> HRXBRP_SCCH_STS_SCm_SUBFk_MS_BIT_LSB)

#define HRXBRP_SCCH_STS_SCm_SUBFk_CRC_BIT_LSB                         (15)
#define HRXBRP_SCCH_STS_SCm_SUBFk_CRC_BIT_WIDTH                       (1)
#define HRXBRP_SCCH_STS_SCm_SUBFk_CRC_BIT_MASK                        ((kal_uint32) (((1<<HRXBRP_SCCH_STS_SCm_SUBFk_CRC_BIT_WIDTH)-1) << HRXBRP_SCCH_STS_SCm_SUBFk_CRC_BIT_LSB) )
#define HRXBRP_SCCH_STS_SCm_SUBFk_CRC_FLD_WR(reg, val)                (reg |= (val) << HRXBRP_SCCH_STS_SCm_SUBFk_CRC_BIT_LSB)
#define HRXBRP_SCCH_STS_SCm_SUBFk_CRC_FLD_RD(i)                       ((M_HRXBRP_SCCH_STS_SCm_SUBFk_RD(i) & HRXBRP_SCCH_STS_SCm_SUBFk_CRC_BIT_MASK) >> HRXBRP_SCCH_STS_SCm_SUBFk_CRC_BIT_LSB)

#define HRXBRP_SCCH_STS_SCm_SUBFk_RV_BIT_LSB                          (12)
#define HRXBRP_SCCH_STS_SCm_SUBFk_RV_BIT_WIDTH                        (3)
#define HRXBRP_SCCH_STS_SCm_SUBFk_RV_BIT_MASK                         ((kal_uint32) (((1<<HRXBRP_SCCH_STS_SCm_SUBFk_RV_BIT_WIDTH)-1) << HRXBRP_SCCH_STS_SCm_SUBFk_RV_BIT_LSB) )
#define HRXBRP_SCCH_STS_SCm_SUBFk_RV_FLD_WR(reg, val)                 (reg |= (val) << HRXBRP_SCCH_STS_SCm_SUBFk_RV_BIT_LSB)
#define HRXBRP_SCCH_STS_SCm_SUBFk_RV_FLD_RD(i)                        ((M_HRXBRP_SCCH_STS_SCm_SUBFk_RD(i) & HRXBRP_SCCH_STS_SCm_SUBFk_RV_BIT_MASK) >> HRXBRP_SCCH_STS_SCm_SUBFk_RV_BIT_LSB)

#define HRXBRP_SCCH_STS_SCm_SUBFk_CPC_GAP_BIT_LSB                     (11)
#define HRXBRP_SCCH_STS_SCm_SUBFk_CPC_GAP_BIT_WIDTH                   (1)
#define HRXBRP_SCCH_STS_SCm_SUBFk_CPC_GAP_BIT_MASK                    ((kal_uint32) (((1<<HRXBRP_SCCH_STS_SCm_SUBFk_CPC_GAP_BIT_WIDTH)-1) << HRXBRP_SCCH_STS_SCm_SUBFk_CPC_GAP_BIT_LSB) )
#define HRXBRP_SCCH_STS_SCm_SUBFk_CPC_GAP_FLD_WR(reg, val)            (reg |= (val) << HRXBRP_SCCH_STS_SCm_SUBFk_CPC_GAP_BIT_LSB)
#define HRXBRP_SCCH_STS_SCm_SUBFk_CPC_GAP_FLD_RD(i)                   ((M_HRXBRP_SCCH_STS_SCm_SUBFk_RD(i) & HRXBRP_SCCH_STS_SCm_SUBFk_CPC_GAP_BIT_MASK) >> HRXBRP_SCCH_STS_SCm_SUBFk_CPC_GAP_BIT_LSB)

#define HRXBRP_SCCH_STS_SCm_SUBFk_ABORT_BIT_LSB                       (10)
#define HRXBRP_SCCH_STS_SCm_SUBFk_ABORT_BIT_WIDTH                     (1)
#define HRXBRP_SCCH_STS_SCm_SUBFk_ABORT_BIT_MASK                      ((kal_uint32) (((1<<HRXBRP_SCCH_STS_SCm_SUBFk_ABORT_BIT_WIDTH)-1) << HRXBRP_SCCH_STS_SCm_SUBFk_ABORT_BIT_LSB) )
#define HRXBRP_SCCH_STS_SCm_SUBFk_ABORT_FLD_WR(reg, val)              (reg |= (val) << HRXBRP_SCCH_STS_SCm_SUBFk_ABORT_BIT_LSB)
#define HRXBRP_SCCH_STS_SCm_SUBFk_ABORT_FLD_RD(i)                     ((M_HRXBRP_SCCH_STS_SCm_SUBFk_RD(i) & HRXBRP_SCCH_STS_SCm_SUBFk_ABORT_BIT_MASK) >> HRXBRP_SCCH_STS_SCm_SUBFk_ABORT_BIT_LSB)

#define HRXBRP_SCCH_STS_SCm_SUBFk_GAP_BIT_LSB                         (9)
#define HRXBRP_SCCH_STS_SCm_SUBFk_GAP_BIT_WIDTH                       (1)
#define HRXBRP_SCCH_STS_SCm_SUBFk_GAP_BIT_MASK                        ((kal_uint32) (((1<<HRXBRP_SCCH_STS_SCm_SUBFk_GAP_BIT_WIDTH)-1) << HRXBRP_SCCH_STS_SCm_SUBFk_GAP_BIT_LSB) )
#define HRXBRP_SCCH_STS_SCm_SUBFk_GAP_FLD_WR(reg, val)                (reg |= (val) << HRXBRP_SCCH_STS_SCm_SUBFk_GAP_BIT_LSB)
#define HRXBRP_SCCH_STS_SCm_SUBFk_GAP_FLD_RD(i)                       ((M_HRXBRP_SCCH_STS_SCm_SUBFk_RD(i) & HRXBRP_SCCH_STS_SCm_SUBFk_GAP_BIT_MASK) >> HRXBRP_SCCH_STS_SCm_SUBFk_GAP_BIT_LSB)

#define HRXBRP_SCCH_STS_SCm_SUBFk_HARQ_REP_BIT_LSB                    (8)
#define HRXBRP_SCCH_STS_SCm_SUBFk_HARQ_REP_BIT_WIDTH                  (1)
#define HRXBRP_SCCH_STS_SCm_SUBFk_HARQ_REP_BIT_MASK                   ((kal_uint32) (((1<<HRXBRP_SCCH_STS_SCm_SUBFk_HARQ_REP_BIT_WIDTH)-1) << HRXBRP_SCCH_STS_SCm_SUBFk_HARQ_REP_BIT_LSB) )
#define HRXBRP_SCCH_STS_SCm_SUBFk_HARQ_REP_FLD_WR(reg, val)           (reg |= (val) << HRXBRP_SCCH_STS_SCm_SUBFk_HARQ_REP_BIT_LSB)
#define HRXBRP_SCCH_STS_SCm_SUBFk_HARQ_REP_FLD_RD(i)                  ((M_HRXBRP_SCCH_STS_SCm_SUBFk_RD(i) & HRXBRP_SCCH_STS_SCm_SUBFk_HARQ_REP_BIT_MASK) >> HRXBRP_SCCH_STS_SCm_SUBFk_HARQ_REP_BIT_LSB)

#define HRXBRP_SCCH_STS_SCm_SUBFk_P2_PASS_CHANNEL_BIT_LSB             (4)
#define HRXBRP_SCCH_STS_SCm_SUBFk_P2_PASS_CHANNEL_BIT_WIDTH           (4)
#define HRXBRP_SCCH_STS_SCm_SUBFk_P2_PASS_CHANNEL_BIT_MASK            ((kal_uint32) (((1<<HRXBRP_SCCH_STS_SCm_SUBFk_P2_PASS_CHANNEL_BIT_WIDTH)-1) << HRXBRP_SCCH_STS_SCm_SUBFk_P2_PASS_CHANNEL_BIT_LSB) )
#define HRXBRP_SCCH_STS_SCm_SUBFk_P2_PASS_CHANNEL_FLD_WR(reg, val)    (reg |= (val) << HRXBRP_SCCH_STS_SCm_SUBFk_P2_PASS_CHANNEL_BIT_LSB)
#define HRXBRP_SCCH_STS_SCm_SUBFk_P2_PASS_CHANNEL_FLD_RD(i)           ((M_HRXBRP_SCCH_STS_SCm_SUBFk_RD(i) & HRXBRP_SCCH_STS_SCm_SUBFk_P2_PASS_CHANNEL_BIT_MASK) >> HRXBRP_SCCH_STS_SCm_SUBFk_P2_PASS_CHANNEL_BIT_LSB)

#define HRXBRP_SCCH_STS_SCm_SUBFk_STS2_BIT_LSB                        (2)
#define HRXBRP_SCCH_STS_SCm_SUBFk_STS2_BIT_WIDTH                      (1)
#define HRXBRP_SCCH_STS_SCm_SUBFk_STS2_BIT_MASK                       ((kal_uint32) (((1<<HRXBRP_SCCH_STS_SCm_SUBFk_STS2_BIT_WIDTH)-1) << HRXBRP_SCCH_STS_SCm_SUBFk_STS2_BIT_LSB) )
#define HRXBRP_SCCH_STS_SCm_SUBFk_STS2_FLD_WR(reg, val)               (reg |= (val) << HRXBRP_SCCH_STS_SCm_SUBFk_STS2_BIT_LSB)
#define HRXBRP_SCCH_STS_SCm_SUBFk_STS2_FLD_RD(i)                      ((M_HRXBRP_SCCH_STS_SCm_SUBFk_RD(i) & HRXBRP_SCCH_STS_SCm_SUBFk_STS2_BIT_MASK) >> HRXBRP_SCCH_STS_SCm_SUBFk_STS2_BIT_LSB)

#define HRXBRP_SCCH_STS_SCm_SUBFk_STS1_BIT_LSB                        (1)
#define HRXBRP_SCCH_STS_SCm_SUBFk_STS1_BIT_WIDTH                      (1)
#define HRXBRP_SCCH_STS_SCm_SUBFk_STS1_BIT_MASK                       ((kal_uint32) (((1<<HRXBRP_SCCH_STS_SCm_SUBFk_STS1_BIT_WIDTH)-1) << HRXBRP_SCCH_STS_SCm_SUBFk_STS1_BIT_LSB) )
#define HRXBRP_SCCH_STS_SCm_SUBFk_STS1_FLD_WR(reg, val)               (reg |= (val) << HRXBRP_SCCH_STS_SCm_SUBFk_STS1_BIT_LSB)
#define HRXBRP_SCCH_STS_SCm_SUBFk_STS1_FLD_RD(i)                      ((M_HRXBRP_SCCH_STS_SCm_SUBFk_RD(i) & HRXBRP_SCCH_STS_SCm_SUBFk_STS1_BIT_MASK) >> HRXBRP_SCCH_STS_SCm_SUBFk_STS1_BIT_LSB)

#define HRXBRP_SCCH_STS_SCm_SUBFk_STS0_BIT_LSB                        (0)
#define HRXBRP_SCCH_STS_SCm_SUBFk_STS0_BIT_WIDTH                      (1)
#define HRXBRP_SCCH_STS_SCm_SUBFk_STS0_BIT_MASK                       ((kal_uint32) (((1<<HRXBRP_SCCH_STS_SCm_SUBFk_STS0_BIT_WIDTH)-1) << HRXBRP_SCCH_STS_SCm_SUBFk_STS0_BIT_LSB) )
#define HRXBRP_SCCH_STS_SCm_SUBFk_STS0_FLD_WR(reg, val)               (reg |= (val) << HRXBRP_SCCH_STS_SCm_SUBFk_STS0_BIT_LSB)
#define HRXBRP_SCCH_STS_SCm_SUBFk_STS0_FLD_RD(i)                      ((M_HRXBRP_SCCH_STS_SCm_SUBFk_RD(i) & HRXBRP_SCCH_STS_SCm_SUBFk_STS0_BIT_MASK) >> HRXBRP_SCCH_STS_SCm_SUBFk_STS0_BIT_LSB)

#define HRXBRP_R7_STS_SCm_SUBFk_QAM64_FLAG_BIT_LSB                    (7)
#define HRXBRP_R7_STS_SCm_SUBFk_QAM64_FLAG_BIT_WIDTH                  (1)
#define HRXBRP_R7_STS_SCm_SUBFk_QAM64_FLAG_BIT_MASK                   ((kal_uint32) (((1<<HRXBRP_R7_STS_SCm_SUBFk_QAM64_FLAG_BIT_WIDTH)-1) << HRXBRP_R7_STS_SCm_SUBFk_QAM64_FLAG_BIT_LSB) )
#define HRXBRP_R7_STS_SCm_SUBFk_QAM64_FLAG_FLD_WR(reg, val)           (reg |= (val) << HRXBRP_R7_STS_SCm_SUBFk_QAM64_FLAG_BIT_LSB)
#define HRXBRP_R7_STS_SCm_SUBFk_QAM64_FLAG_FLD_RD(i)                  ((M_HRXBRP_R7_STS_SCm_SUBFk_RD(i) & HRXBRP_R7_STS_SCm_SUBFk_QAM64_FLAG_BIT_MASK) >> HRXBRP_R7_STS_SCm_SUBFk_QAM64_FLAG_BIT_LSB)

#define HRXBRP_R7_STS_SCm_SUBFk_ORDER_TYPE_BIT_LSB                    (4)
#define HRXBRP_R7_STS_SCm_SUBFk_ORDER_TYPE_BIT_WIDTH                  (3)
#define HRXBRP_R7_STS_SCm_SUBFk_ORDER_TYPE_BIT_MASK                   ((kal_uint32) (((1<<HRXBRP_R7_STS_SCm_SUBFk_ORDER_TYPE_BIT_WIDTH)-1) << HRXBRP_R7_STS_SCm_SUBFk_ORDER_TYPE_BIT_LSB) )
#define HRXBRP_R7_STS_SCm_SUBFk_ORDER_TYPE_FLD_WR(reg, val)           (reg |= (val) << HRXBRP_R7_STS_SCm_SUBFk_ORDER_TYPE_BIT_LSB)
#define HRXBRP_R7_STS_SCm_SUBFk_ORDER_TYPE_FLD_RD(i)                  ((M_HRXBRP_R7_STS_SCm_SUBFk_RD(i) & HRXBRP_R7_STS_SCm_SUBFk_ORDER_TYPE_BIT_MASK) >> HRXBRP_R7_STS_SCm_SUBFk_ORDER_TYPE_BIT_LSB)

#define HRXBRP_R7_STS_SCm_SUBFk_ORDER_BIT_LSB                         (1)
#define HRXBRP_R7_STS_SCm_SUBFk_ORDER_BIT_WIDTH                       (3)
#define HRXBRP_R7_STS_SCm_SUBFk_ORDER_BIT_MASK                        ((kal_uint32) (((1<<HRXBRP_R7_STS_SCm_SUBFk_ORDER_BIT_WIDTH)-1) << HRXBRP_R7_STS_SCm_SUBFk_ORDER_BIT_LSB) )
#define HRXBRP_R7_STS_SCm_SUBFk_ORDER_FLD_WR(reg, val)                (reg |= (val) << HRXBRP_R7_STS_SCm_SUBFk_ORDER_BIT_LSB)
#define HRXBRP_R7_STS_SCm_SUBFk_ORDER_FLD_RD(i)                       ((M_HRXBRP_R7_STS_SCm_SUBFk_RD(i) & HRXBRP_R7_STS_SCm_SUBFk_ORDER_BIT_MASK) >> HRXBRP_R7_STS_SCm_SUBFk_ORDER_BIT_LSB)

#define HRXBRP_R7_STS_SCm_SUBFk_ORDER_FLAG_BIT_LSB                    (0)
#define HRXBRP_R7_STS_SCm_SUBFk_ORDER_FLAG_BIT_WIDTH                  (1)
#define HRXBRP_R7_STS_SCm_SUBFk_ORDER_FLAG_BIT_MASK                   ((kal_uint32) (((1<<HRXBRP_R7_STS_SCm_SUBFk_ORDER_FLAG_BIT_WIDTH)-1) << HRXBRP_R7_STS_SCm_SUBFk_ORDER_FLAG_BIT_LSB) )
#define HRXBRP_R7_STS_SCm_SUBFk_ORDER_FLAG_FLD_WR(reg, val)           (reg |= (val) << HRXBRP_R7_STS_SCm_SUBFk_ORDER_FLAG_BIT_LSB)
#define HRXBRP_R7_STS_SCm_SUBFk_ORDER_FLAG_FLD_RD(i)                  ((M_HRXBRP_R7_STS_SCm_SUBFk_RD(i) & HRXBRP_R7_STS_SCm_SUBFk_ORDER_FLAG_BIT_MASK) >> HRXBRP_R7_STS_SCm_SUBFk_ORDER_FLAG_BIT_LSB)

#define HRXBRP_DSCH_STS_SCm_SUBFk_TRBK_SIZE_BIT_LSB                   (16)
#define HRXBRP_DSCH_STS_SCm_SUBFk_TRBK_SIZE_BIT_WIDTH                 (16)
#define HRXBRP_DSCH_STS_SCm_SUBFk_TRBK_SIZE_BIT_MASK                  ((kal_uint32) (((1<<HRXBRP_DSCH_STS_SCm_SUBFk_TRBK_SIZE_BIT_WIDTH)-1) << HRXBRP_DSCH_STS_SCm_SUBFk_TRBK_SIZE_BIT_LSB) )
#define HRXBRP_DSCH_STS_SCm_SUBFk_TRBK_SIZE_FLD_WR(reg, val)          (reg |= (val) << HRXBRP_DSCH_STS_SCm_SUBFk_TRBK_SIZE_BIT_LSB)
#define HRXBRP_DSCH_STS_SCm_SUBFk_TRBK_SIZE_FLD_RD(i)                 ((M_HRXBRP_DSCH_STS_SCm_SUBFk_RD(i) & HRXBRP_DSCH_STS_SCm_SUBFk_TRBK_SIZE_BIT_MASK) >> HRXBRP_DSCH_STS_SCm_SUBFk_TRBK_SIZE_BIT_LSB)

#define HRXBRP_DSCH_STS_SCm_SUBFk_NDI_BIT_LSB                         (15)
#define HRXBRP_DSCH_STS_SCm_SUBFk_NDI_BIT_WIDTH                       (1)
#define HRXBRP_DSCH_STS_SCm_SUBFk_NDI_BIT_MASK                        ((kal_uint32) (((1<<HRXBRP_DSCH_STS_SCm_SUBFk_NDI_BIT_WIDTH)-1) << HRXBRP_DSCH_STS_SCm_SUBFk_NDI_BIT_LSB) )
#define HRXBRP_DSCH_STS_SCm_SUBFk_NDI_FLD_WR(reg, val)                (reg |= (val) << HRXBRP_DSCH_STS_SCm_SUBFk_NDI_BIT_LSB)
#define HRXBRP_DSCH_STS_SCm_SUBFk_NDI_FLD_RD(i)                       ((M_HRXBRP_DSCH_STS_SCm_SUBFk_RD(i) & HRXBRP_DSCH_STS_SCm_SUBFk_NDI_BIT_MASK) >> HRXBRP_DSCH_STS_SCm_SUBFk_NDI_BIT_LSB)

#define HRXBRP_DSCH_STS_SCm_SUBFk_ABORT_STS_BIT_LSB                   (13)
#define HRXBRP_DSCH_STS_SCm_SUBFk_ABORT_STS_BIT_WIDTH                 (2)
#define HRXBRP_DSCH_STS_SCm_SUBFk_ABORT_STS_BIT_MASK                  ((kal_uint32) (((1<<HRXBRP_DSCH_STS_SCm_SUBFk_ABORT_STS_BIT_WIDTH)-1) << HRXBRP_DSCH_STS_SCm_SUBFk_ABORT_STS_BIT_LSB) )
#define HRXBRP_DSCH_STS_SCm_SUBFk_ABORT_STS_FLD_WR(reg, val)          (reg |= (val) << HRXBRP_DSCH_STS_SCm_SUBFk_ABORT_STS_BIT_LSB)
#define HRXBRP_DSCH_STS_SCm_SUBFk_ABORT_STS_FLD_RD(i)                 ((M_HRXBRP_DSCH_STS_SCm_SUBFk_RD(i) & HRXBRP_DSCH_STS_SCm_SUBFk_ABORT_STS_BIT_MASK) >> HRXBRP_DSCH_STS_SCm_SUBFk_ABORT_STS_BIT_LSB)

#define HRXBRP_DSCH_STS_SCm_SUBFk_HARQ_ID_BIT_LSB                     (8)
#define HRXBRP_DSCH_STS_SCm_SUBFk_HARQ_ID_BIT_WIDTH                   (3)
#define HRXBRP_DSCH_STS_SCm_SUBFk_HARQ_ID_BIT_MASK                    ((kal_uint32) (((1<<HRXBRP_DSCH_STS_SCm_SUBFk_HARQ_ID_BIT_WIDTH)-1) << HRXBRP_DSCH_STS_SCm_SUBFk_HARQ_ID_BIT_LSB) )
#define HRXBRP_DSCH_STS_SCm_SUBFk_HARQ_ID_FLD_WR(reg, val)            (reg |= (val) << HRXBRP_DSCH_STS_SCm_SUBFk_HARQ_ID_BIT_LSB)
#define HRXBRP_DSCH_STS_SCm_SUBFk_HARQ_ID_FLD_RD(i)                   ((M_HRXBRP_DSCH_STS_SCm_SUBFk_RD(i) & HRXBRP_DSCH_STS_SCm_SUBFk_HARQ_ID_BIT_MASK) >> HRXBRP_DSCH_STS_SCm_SUBFk_HARQ_ID_BIT_LSB)

#define HRXBRP_DSCH_STS_SCm_SUBFk_DSCH_RSLT_BIT_LSB                   (5)
#define HRXBRP_DSCH_STS_SCm_SUBFk_DSCH_RSLT_BIT_WIDTH                 (3)
#define HRXBRP_DSCH_STS_SCm_SUBFk_DSCH_RSLT_BIT_MASK                  ((kal_uint32) (((1<<HRXBRP_DSCH_STS_SCm_SUBFk_DSCH_RSLT_BIT_WIDTH)-1) << HRXBRP_DSCH_STS_SCm_SUBFk_DSCH_RSLT_BIT_LSB) )
#define HRXBRP_DSCH_STS_SCm_SUBFk_DSCH_RSLT_FLD_WR(reg, val)          (reg |= (val) << HRXBRP_DSCH_STS_SCm_SUBFk_DSCH_RSLT_BIT_LSB)
#define HRXBRP_DSCH_STS_SCm_SUBFk_DSCH_RSLT_FLD_RD(i)                 ((M_HRXBRP_DSCH_STS_SCm_SUBFk_RD(i) & HRXBRP_DSCH_STS_SCm_SUBFk_DSCH_RSLT_BIT_MASK) >> HRXBRP_DSCH_STS_SCm_SUBFk_DSCH_RSLT_BIT_LSB)

#define HRXBRP_DSCH_STS_SCm_SUBFk_CRC_BIT_LSB                         (4)
#define HRXBRP_DSCH_STS_SCm_SUBFk_CRC_BIT_WIDTH                       (1)
#define HRXBRP_DSCH_STS_SCm_SUBFk_CRC_BIT_MASK                        ((kal_uint32) (((1<<HRXBRP_DSCH_STS_SCm_SUBFk_CRC_BIT_WIDTH)-1) << HRXBRP_DSCH_STS_SCm_SUBFk_CRC_BIT_LSB) )
#define HRXBRP_DSCH_STS_SCm_SUBFk_CRC_FLD_WR(reg, val)                (reg |= (val) << HRXBRP_DSCH_STS_SCm_SUBFk_CRC_BIT_LSB)
#define HRXBRP_DSCH_STS_SCm_SUBFk_CRC_FLD_RD(i)                       ((M_HRXBRP_DSCH_STS_SCm_SUBFk_RD(i) & HRXBRP_DSCH_STS_SCm_SUBFk_CRC_BIT_MASK) >> HRXBRP_DSCH_STS_SCm_SUBFk_CRC_BIT_LSB)

#define HRXBRP_DSCH_STS_SCm_SUBFk_STS_BIT_LSB                         (0)
#define HRXBRP_DSCH_STS_SCm_SUBFk_STS_BIT_WIDTH                       (1)
#define HRXBRP_DSCH_STS_SCm_SUBFk_STS_BIT_MASK                        ((kal_uint32) (((1<<HRXBRP_DSCH_STS_SCm_SUBFk_STS_BIT_WIDTH)-1) << HRXBRP_DSCH_STS_SCm_SUBFk_STS_BIT_LSB) )
#define HRXBRP_DSCH_STS_SCm_SUBFk_STS_FLD_WR(reg, val)                (reg |= (val) << HRXBRP_DSCH_STS_SCm_SUBFk_STS_BIT_LSB)
#define HRXBRP_DSCH_STS_SCm_SUBFk_STS_FLD_RD(i)                       ((M_HRXBRP_DSCH_STS_SCm_SUBFk_RD(i) & HRXBRP_DSCH_STS_SCm_SUBFk_STS_BIT_MASK) >> HRXBRP_DSCH_STS_SCm_SUBFk_STS_BIT_LSB)

#define HRXBRP_HDA_OUT_ADR_SCm_SUBFk_HDA_OUT_ADR_SC_SUBF_BIT_LSB      (0)
#define HRXBRP_HDA_OUT_ADR_SCm_SUBFk_HDA_OUT_ADR_SC_SUBF_BIT_WIDTH    (32)
#define HRXBRP_HDA_OUT_ADR_SCm_SUBFk_HDA_OUT_ADR_SC_SUBF_BIT_MASK     ((kal_uint32) (((1<<HRXBRP_HDA_OUT_ADR_SCm_SUBFk_HDA_OUT_ADR_SC_SUBF_BIT_WIDTH)-1) << HRXBRP_HDA_OUT_ADR_SCm_SUBFk_HDA_OUT_ADR_SC_SUBF_BIT_LSB) )
#define HRXBRP_HDA_OUT_ADR_SCm_SUBFk_HDA_OUT_ADR_SC_SUBF_FLD_WR(reg, val) (reg |= (val) << HRXBRP_HDA_OUT_ADR_SCm_SUBFk_HDA_OUT_ADR_SC_SUBF_BIT_LSB)
#define HRXBRP_HDA_OUT_ADR_SCm_SUBFk_HDA_OUT_ADR_SC_SUBF_FLD_RD(i)    ((M_HRXBRP_HDA_OUT_ADR_SCm_SUBFk_RD(i) & HRXBRP_HDA_OUT_ADR_SCm_SUBFk_HDA_OUT_ADR_SC_SUBF_BIT_MASK) >> HRXBRP_HDA_OUT_ADR_SCm_SUBFk_HDA_OUT_ADR_SC_SUBF_BIT_LSB)

#define HRXBRP_HDA_OUT_IDX_SCm_SUBFk_HDA_OUT_IDX_SC_SUBF_BIT_LSB      (0)
#define HRXBRP_HDA_OUT_IDX_SCm_SUBFk_HDA_OUT_IDX_SC_SUBF_BIT_WIDTH    (10)
#define HRXBRP_HDA_OUT_IDX_SCm_SUBFk_HDA_OUT_IDX_SC_SUBF_BIT_MASK     ((kal_uint32) (((1<<HRXBRP_HDA_OUT_IDX_SCm_SUBFk_HDA_OUT_IDX_SC_SUBF_BIT_WIDTH)-1) << HRXBRP_HDA_OUT_IDX_SCm_SUBFk_HDA_OUT_IDX_SC_SUBF_BIT_LSB) )
#define HRXBRP_HDA_OUT_IDX_SCm_SUBFk_HDA_OUT_IDX_SC_SUBF_FLD_WR(reg, val) (reg |= (val) << HRXBRP_HDA_OUT_IDX_SCm_SUBFk_HDA_OUT_IDX_SC_SUBF_BIT_LSB)
#define HRXBRP_HDA_OUT_IDX_SCm_SUBFk_HDA_OUT_IDX_SC_SUBF_FLD_RD(i)    ((M_HRXBRP_HDA_OUT_IDX_SCm_SUBFk_RD(i) & HRXBRP_HDA_OUT_IDX_SCm_SUBFk_HDA_OUT_IDX_SC_SUBF_BIT_MASK) >> HRXBRP_HDA_OUT_IDX_SCm_SUBFk_HDA_OUT_IDX_SC_SUBF_BIT_LSB)

#define HRXBRP_AGCHm_DEC_STA_AGCH_DONE_BIT_LSB                        (0)
#define HRXBRP_AGCHm_DEC_STA_AGCH_DONE_BIT_WIDTH                      (1)
#define HRXBRP_AGCHm_DEC_STA_AGCH_DONE_BIT_MASK                       ((kal_uint32) (((1<<HRXBRP_AGCHm_DEC_STA_AGCH_DONE_BIT_WIDTH)-1) << HRXBRP_AGCHm_DEC_STA_AGCH_DONE_BIT_LSB) )
#define HRXBRP_AGCHm_DEC_STA_AGCH_DONE_FLD_WR(reg, val)               (reg |= (val) << HRXBRP_AGCHm_DEC_STA_AGCH_DONE_BIT_LSB)
#define HRXBRP_AGCHm_DEC_STA_AGCH_DONE_FLD_RD(i)                      ((M_HRXBRP_AGCHm_DEC_STA_RD(i) & HRXBRP_AGCHm_DEC_STA_AGCH_DONE_BIT_MASK) >> HRXBRP_AGCHm_DEC_STA_AGCH_DONE_BIT_LSB)

#define HRXBRP_AGCHm_ENERGY_ENERGY_BIT_LSB                            (0)
#define HRXBRP_AGCHm_ENERGY_ENERGY_BIT_WIDTH                          (13)
#define HRXBRP_AGCHm_ENERGY_ENERGY_BIT_MASK                           ((kal_uint32) (((1<<HRXBRP_AGCHm_ENERGY_ENERGY_BIT_WIDTH)-1) << HRXBRP_AGCHm_ENERGY_ENERGY_BIT_LSB) )
#define HRXBRP_AGCHm_ENERGY_ENERGY_FLD_WR(reg, val)                   (reg |= (val) << HRXBRP_AGCHm_ENERGY_ENERGY_BIT_LSB)
#define HRXBRP_AGCHm_ENERGY_ENERGY_FLD_RD(i)                          ((M_HRXBRP_AGCHm_ENERGY_RD(i) & HRXBRP_AGCHm_ENERGY_ENERGY_BIT_MASK) >> HRXBRP_AGCHm_ENERGY_ENERGY_BIT_LSB)

#define HRXBRP_AGCHm_S_VALUE_S_VALUE_BIT_LSB                          (0)
#define HRXBRP_AGCHm_S_VALUE_S_VALUE_BIT_WIDTH                        (21)
#define HRXBRP_AGCHm_S_VALUE_S_VALUE_BIT_MASK                         ((kal_uint32) (((1<<HRXBRP_AGCHm_S_VALUE_S_VALUE_BIT_WIDTH)-1) << HRXBRP_AGCHm_S_VALUE_S_VALUE_BIT_LSB) )
#define HRXBRP_AGCHm_S_VALUE_S_VALUE_FLD_WR(reg, val)                 (reg |= (val) << HRXBRP_AGCHm_S_VALUE_S_VALUE_BIT_LSB)
#define HRXBRP_AGCHm_S_VALUE_S_VALUE_FLD_RD(i)                        ((M_HRXBRP_AGCHm_S_VALUE_RD(i) & HRXBRP_AGCHm_S_VALUE_S_VALUE_BIT_MASK) >> HRXBRP_AGCHm_S_VALUE_S_VALUE_BIT_LSB)

#define HRXBRP_AGCHm_RSLT_P_RSLT_BIT_LSB                              (31)
#define HRXBRP_AGCHm_RSLT_P_RSLT_BIT_WIDTH                            (1)
#define HRXBRP_AGCHm_RSLT_P_RSLT_BIT_MASK                             ((kal_uint32) (((1<<HRXBRP_AGCHm_RSLT_P_RSLT_BIT_WIDTH)-1) << HRXBRP_AGCHm_RSLT_P_RSLT_BIT_LSB) )
#define HRXBRP_AGCHm_RSLT_P_RSLT_FLD_WR(reg, val)                     (reg |= (val) << HRXBRP_AGCHm_RSLT_P_RSLT_BIT_LSB)
#define HRXBRP_AGCHm_RSLT_P_RSLT_FLD_RD(i)                            ((M_HRXBRP_AGCHm_RSLT_RD(i) & HRXBRP_AGCHm_RSLT_P_RSLT_BIT_MASK) >> HRXBRP_AGCHm_RSLT_P_RSLT_BIT_LSB)

#define HRXBRP_AGCHm_RSLT_S_RSLT_BIT_LSB                              (15)
#define HRXBRP_AGCHm_RSLT_S_RSLT_BIT_WIDTH                            (1)
#define HRXBRP_AGCHm_RSLT_S_RSLT_BIT_MASK                             ((kal_uint32) (((1<<HRXBRP_AGCHm_RSLT_S_RSLT_BIT_WIDTH)-1) << HRXBRP_AGCHm_RSLT_S_RSLT_BIT_LSB) )
#define HRXBRP_AGCHm_RSLT_S_RSLT_FLD_WR(reg, val)                     (reg |= (val) << HRXBRP_AGCHm_RSLT_S_RSLT_BIT_LSB)
#define HRXBRP_AGCHm_RSLT_S_RSLT_FLD_RD(i)                            ((M_HRXBRP_AGCHm_RSLT_RD(i) & HRXBRP_AGCHm_RSLT_S_RSLT_BIT_MASK) >> HRXBRP_AGCHm_RSLT_S_RSLT_BIT_LSB)

#define HRXBRP_AGCHm_RSLT_AG_VALUE_BIT_LSB                            (1)
#define HRXBRP_AGCHm_RSLT_AG_VALUE_BIT_WIDTH                          (5)
#define HRXBRP_AGCHm_RSLT_AG_VALUE_BIT_MASK                           ((kal_uint32) (((1<<HRXBRP_AGCHm_RSLT_AG_VALUE_BIT_WIDTH)-1) << HRXBRP_AGCHm_RSLT_AG_VALUE_BIT_LSB) )
#define HRXBRP_AGCHm_RSLT_AG_VALUE_FLD_WR(reg, val)                   (reg |= (val) << HRXBRP_AGCHm_RSLT_AG_VALUE_BIT_LSB)
#define HRXBRP_AGCHm_RSLT_AG_VALUE_FLD_RD(i)                          ((M_HRXBRP_AGCHm_RSLT_RD(i) & HRXBRP_AGCHm_RSLT_AG_VALUE_BIT_MASK) >> HRXBRP_AGCHm_RSLT_AG_VALUE_BIT_LSB)

#define HRXBRP_AGCHm_RSLT_AG_SCOPE_BIT_LSB                            (0)
#define HRXBRP_AGCHm_RSLT_AG_SCOPE_BIT_WIDTH                          (1)
#define HRXBRP_AGCHm_RSLT_AG_SCOPE_BIT_MASK                           ((kal_uint32) (((1<<HRXBRP_AGCHm_RSLT_AG_SCOPE_BIT_WIDTH)-1) << HRXBRP_AGCHm_RSLT_AG_SCOPE_BIT_LSB) )
#define HRXBRP_AGCHm_RSLT_AG_SCOPE_FLD_WR(reg, val)                   (reg |= (val) << HRXBRP_AGCHm_RSLT_AG_SCOPE_BIT_LSB)
#define HRXBRP_AGCHm_RSLT_AG_SCOPE_FLD_RD(i)                          ((M_HRXBRP_AGCHm_RSLT_RD(i) & HRXBRP_AGCHm_RSLT_AG_SCOPE_BIT_MASK) >> HRXBRP_AGCHm_RSLT_AG_SCOPE_BIT_LSB)

#endif /* __CUIF_WCDMA_HRXBRP_CUIF_H__ */
