// ------------------------------------------------------------------------- 
// High Level Design Compiler for Intel(R) FPGAs Version 2021.4 (Release Build #157.4)
// 
// Legal Notice: Copyright 2021 Intel Corporation.  All rights reserved.
// Your use of  Intel Corporation's design tools,  logic functions and other
// software and  tools, and its AMPP partner logic functions, and any output
// files any  of the foregoing (including  device programming  or simulation
// files), and  any associated  documentation  or information  are expressly
// subject  to the terms and  conditions of the  Intel FPGA Software License
// Agreement, Intel MegaCore Function License Agreement, or other applicable
// license agreement,  including,  without limitation,  that your use is for
// the  sole  purpose of  programming  logic devices  manufactured by  Intel
// and  sold by Intel  or its authorized  distributors. Please refer  to the
// applicable agreement for further details.
// ---------------------------------------------------------------------------

// SystemVerilog created from i_sfc_logic_s_c0_in_lr_ph_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_s_c0_enter8813_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0
// Created for function/kernel k0_ZTSZZ12parallel_bfsRSt6vectorIS_IiSaIiEESaIS1_EEENKUlRN2cl4sycl7handlerEE_clES8_EUlvE
// SystemVerilog created on Fri Dec 17 19:43:46 2021


(* altera_attribute = "-name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410; -name MESSAGE_DISABLE 113007; -name MESSAGE_DISABLE 10958" *)
module k0_ZTSZZ12parallel_bfsRSt6vectorIS_IiSaI001xndleree_cles8_eulve0 (
    output wire [0:0] out_exiting_valid_out,
    output wire [0:0] out_pipeline_dummy_out,
    output wire [0:0] out_pipeline_forked_out,
    output wire [0:0] out_pipeline_valid_out,
    output wire [0:0] out_c0_exi17_0_tpl,
    output wire [63:0] out_c0_exi17_1_tpl,
    output wire [0:0] out_c0_exi17_2_tpl,
    output wire [0:0] out_c0_exi17_3_tpl,
    output wire [0:0] out_c0_exi17_4_tpl,
    output wire [0:0] out_c0_exi17_5_tpl,
    output wire [0:0] out_c0_exi17_6_tpl,
    output wire [0:0] out_c0_exi17_7_tpl,
    output wire [0:0] out_c0_exi17_8_tpl,
    output wire [0:0] out_c0_exi17_9_tpl,
    output wire [15:0] out_c0_exi17_10_tpl,
    output wire [31:0] out_c0_exi17_11_tpl,
    output wire [0:0] out_c0_exi17_12_tpl,
    output wire [0:0] out_c0_exi17_13_tpl,
    output wire [15:0] out_c0_exi17_14_tpl,
    output wire [31:0] out_c0_exi17_15_tpl,
    output wire [31:0] out_c0_exi17_16_tpl,
    output wire [31:0] out_c0_exi17_17_tpl,
    output wire [0:0] out_o_valid,
    output wire [0:0] out_profile_loop_o_valid,
    output wire [0:0] out_unnamed_k0_ZTSZZ12parallel_bfsRSt6vectorIS_IiSaIiEESaIS1_EEENKUlRN2cl4sycl7handlerEE_clES8_EUlvE10,
    input wire [0:0] in_buffer_in,
    input wire [0:0] in_c0_eni17_0_tpl,
    input wire [63:0] in_c0_eni17_1_tpl,
    input wire [0:0] in_c0_eni17_2_tpl,
    input wire [0:0] in_c0_eni17_3_tpl,
    input wire [0:0] in_c0_eni17_4_tpl,
    input wire [0:0] in_c0_eni17_5_tpl,
    input wire [0:0] in_c0_eni17_6_tpl,
    input wire [0:0] in_c0_eni17_7_tpl,
    input wire [63:0] in_c0_eni17_8_tpl,
    input wire [31:0] in_c0_eni17_9_tpl,
    input wire [0:0] in_c0_eni17_10_tpl,
    input wire [15:0] in_c0_eni17_11_tpl,
    input wire [31:0] in_c0_eni17_12_tpl,
    input wire [0:0] in_c0_eni17_13_tpl,
    input wire [15:0] in_c0_eni17_14_tpl,
    input wire [31:0] in_c0_eni17_15_tpl,
    input wire [31:0] in_c0_eni17_16_tpl,
    input wire [31:0] in_c0_eni17_17_tpl,
    input wire [0:0] in_dummy_in,
    input wire [0:0] in_i_valid,
    input wire clock,
    input wire resetn
    );

    wire [0:0] GND_q;
    wire [0:0] VCC_q;
    wire [0:0] i_llvm_fpga_dummy_thread_lr_ph_dummy_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve2_out_dummy_out;
    wire [0:0] i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going14_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve8_out_data_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going14_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve8_out_exiting_valid_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going14_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve8_out_not_exitcond_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going14_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve8_out_pipeline_dummy_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going14_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve8_out_pipeline_forked_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going14_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve8_out_pipeline_valid_out;
    wire [0:0] i_llvm_fpga_pipeline_order_parent_loop_i32_reorder_parent_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve42_out_o_exit_outer_loop;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond15_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve36_out_feedback_out_4;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond15_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve36_out_feedback_valid_out_4;
    wire [0:0] i_notexit16_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve28_q;
    wire [0:0] i_reduction_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_3_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve20_qi;
    reg [0:0] i_reduction_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_3_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve20_q;
    wire [0:0] i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve24_qi;
    reg [0:0] i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve24_q;
    wire [0:0] i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve26_q;
    wire [0:0] i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_current_iter_isspec_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve5_q;
    wire [0:0] i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_current_thread_isreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve6_q;
    wire [0:0] i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_fullexited_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve7_qi;
    reg [0:0] i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_fullexited_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve7_q;
    wire [0:0] i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_is_real_thread_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve41_q;
    wire [0:0] i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_lastiter_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve13_q;
    wire [0:0] i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_latchcond_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve14_q;
    wire [0:0] i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve9_qi;
    reg [0:0] i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve9_q;
    wire [0:0] i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isrealreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve10_q;
    wire [0:0] i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isspec_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve12_q;
    wire [0:0] i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_realexit_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve27_qi;
    reg [0:0] i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_realexit_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve27_q;
    wire [0:0] i_llvm_fpga_pop_coalesce_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_current_iter_isreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_coalesce_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_current_iter_isreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve4_mux_x_s;
    reg [0:0] i_llvm_fpga_pop_coalesce_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_current_iter_isreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_coalesce_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_current_iter_isreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve4_mux_x_q;
    wire [0:0] i_llvm_fpga_pop_i16_inc22_pop26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i16_inc22_pop26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve43_mux_x_s;
    reg [15:0] i_llvm_fpga_pop_i16_inc22_pop26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i16_inc22_pop26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve43_mux_x_q;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi79_pop1034_pop37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi79_pop1034_pop37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve19_mux_x_s;
    reg [0:0] i_llvm_fpga_pop_i1_memdep_phi79_pop1034_pop37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi79_pop1034_pop37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve19_mux_x_q;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi81_or31_pop32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_or31_pop32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve16_mux_x_s;
    reg [0:0] i_llvm_fpga_pop_i1_memdep_phi81_or31_pop32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_or31_pop32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve16_mux_x_q;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve18_mux_x_s;
    reg [0:0] i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve18_mux_x_q;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve21_mux_x_s;
    reg [0:0] i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve21_mux_x_q;
    wire [0:0] i_llvm_fpga_pop_i1_notcmp1733_pop36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_notcmp1733_pop36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve39_mux_x_s;
    reg [0:0] i_llvm_fpga_pop_i1_notcmp1733_pop36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_notcmp1733_pop36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve39_mux_x_q;
    wire [0:0] i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve17_mux_x_s;
    reg [0:0] i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve17_mux_x_q;
    wire [0:0] i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve47_mux_x_s;
    reg [0:0] i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve47_mux_x_q;
    wire [0:0] i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_s;
    reg [31:0] i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q;
    wire [0:0] i_llvm_fpga_pop_i32_reorder_limiter_enter27_pop28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_reorder_limiter_enter27_pop28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve37_mux_x_s;
    reg [31:0] i_llvm_fpga_pop_i32_reorder_limiter_enter27_pop28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_reorder_limiter_enter27_pop28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve37_mux_x_q;
    wire [0:0] i_llvm_fpga_pop_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_pop33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_pop33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve23_mux_x_s;
    reg [63:0] i_llvm_fpga_pop_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_pop33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_pop33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve23_mux_x_q;
    wire [0:0] i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve15_mux_x_s;
    reg [63:0] i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve15_mux_x_q;
    wire [0:0] i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid;
    wire i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid_bitsignaltemp;
    wire [0:0] i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall;
    wire i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall_bitsignaltemp;
    wire [15:0] i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_data;
    wire [15:0] i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_o_data;
    wire [0:0] i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q;
    wire [6:0] i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_c_i7_03_x_q;
    wire [7:0] i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_element_extension2_x_q;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid;
    wire i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid_bitsignaltemp;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall;
    wire i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall_bitsignaltemp;
    wire [7:0] i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_data;
    wire [7:0] i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_o_data;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_adapt_scalar_trunc4_sel_x_b;
    wire [7:0] i_llvm_fpga_push_i1_memdep_phi81_or31_push32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_element_extension2_x_q;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi81_or31_push32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi81_or31_push32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid;
    wire i_llvm_fpga_push_i1_memdep_phi81_or31_push32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi81_or31_push32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid_bitsignaltemp;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi81_or31_push32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi81_or31_push32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall;
    wire i_llvm_fpga_push_i1_memdep_phi81_or31_push32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi81_or31_push32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall_bitsignaltemp;
    wire [7:0] i_llvm_fpga_push_i1_memdep_phi81_or31_push32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi81_or31_push32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_data;
    wire [7:0] i_llvm_fpga_push_i1_memdep_phi81_or31_push32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi81_or31_push32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_o_data;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi81_or31_push32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_adapt_scalar_trunc4_sel_x_b;
    wire [7:0] i_llvm_fpga_push_i1_memdep_phi81_pop1130_push31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_element_extension2_x_q;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi81_pop1130_push31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi81_pop1130_push31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid;
    wire i_llvm_fpga_push_i1_memdep_phi81_pop1130_push31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi81_pop1130_push31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid_bitsignaltemp;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi81_pop1130_push31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi81_pop1130_push31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall;
    wire i_llvm_fpga_push_i1_memdep_phi81_pop1130_push31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi81_pop1130_push31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall_bitsignaltemp;
    wire [7:0] i_llvm_fpga_push_i1_memdep_phi81_pop1130_push31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi81_pop1130_push31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_data;
    wire [7:0] i_llvm_fpga_push_i1_memdep_phi81_pop1130_push31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi81_pop1130_push31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_o_data;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi81_pop1130_push31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_adapt_scalar_trunc4_sel_x_b;
    wire [7:0] i_llvm_fpga_push_i1_memdep_phi_pop929_push30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_element_extension2_x_q;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi_pop929_push30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi_pop929_push30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid;
    wire i_llvm_fpga_push_i1_memdep_phi_pop929_push30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi_pop929_push30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid_bitsignaltemp;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi_pop929_push30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi_pop929_push30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall;
    wire i_llvm_fpga_push_i1_memdep_phi_pop929_push30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi_pop929_push30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall_bitsignaltemp;
    wire [7:0] i_llvm_fpga_push_i1_memdep_phi_pop929_push30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi_pop929_push30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_data;
    wire [7:0] i_llvm_fpga_push_i1_memdep_phi_pop929_push30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi_pop929_push30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_o_data;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi_pop929_push30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_adapt_scalar_trunc4_sel_x_b;
    wire [7:0] i_llvm_fpga_push_i1_notcmp1733_push36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_element_extension2_x_q;
    wire [0:0] i_llvm_fpga_push_i1_notcmp1733_push36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_notcmp1733_push36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid;
    wire i_llvm_fpga_push_i1_notcmp1733_push36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_notcmp1733_push36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid_bitsignaltemp;
    wire [0:0] i_llvm_fpga_push_i1_notcmp1733_push36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_notcmp1733_push36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall;
    wire i_llvm_fpga_push_i1_notcmp1733_push36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_notcmp1733_push36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall_bitsignaltemp;
    wire [7:0] i_llvm_fpga_push_i1_notcmp1733_push36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_notcmp1733_push36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_data;
    wire [7:0] i_llvm_fpga_push_i1_notcmp1733_push36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_notcmp1733_push36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_o_data;
    wire [0:0] i_llvm_fpga_push_i1_notcmp1733_push36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_adapt_scalar_trunc4_sel_x_b;
    wire [7:0] i_llvm_fpga_push_i1_push34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_element_extension2_x_q;
    wire [0:0] i_llvm_fpga_push_i1_push34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_push34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid;
    wire i_llvm_fpga_push_i1_push34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_push34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid_bitsignaltemp;
    wire [0:0] i_llvm_fpga_push_i1_push34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_push34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall;
    wire i_llvm_fpga_push_i1_push34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_push34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall_bitsignaltemp;
    wire [7:0] i_llvm_fpga_push_i1_push34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_push34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_data;
    wire [7:0] i_llvm_fpga_push_i1_push34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_push34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_o_data;
    wire [0:0] i_llvm_fpga_push_i1_push34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_adapt_scalar_trunc4_sel_x_b;
    wire [7:0] i_llvm_fpga_push_i1_push35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_element_extension2_x_q;
    wire [0:0] i_llvm_fpga_push_i1_push35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_push35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid;
    wire i_llvm_fpga_push_i1_push35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_push35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid_bitsignaltemp;
    wire [0:0] i_llvm_fpga_push_i1_push35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_push35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall;
    wire i_llvm_fpga_push_i1_push35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_push35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall_bitsignaltemp;
    wire [7:0] i_llvm_fpga_push_i1_push35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_push35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_data;
    wire [7:0] i_llvm_fpga_push_i1_push35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_push35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_o_data;
    wire [0:0] i_llvm_fpga_push_i1_push35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_adapt_scalar_trunc4_sel_x_b;
    wire [7:0] i_llvm_fpga_push_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_push_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_element_extension2_x_q;
    wire [0:0] i_llvm_fpga_push_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_push_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_push_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid;
    wire i_llvm_fpga_push_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_push_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_push_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid_bitsignaltemp;
    wire [0:0] i_llvm_fpga_push_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_push_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_push_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall;
    wire i_llvm_fpga_push_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_push_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_push_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall_bitsignaltemp;
    wire [7:0] i_llvm_fpga_push_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_push_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_push_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_data;
    wire [7:0] i_llvm_fpga_push_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_push_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_push_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_o_data;
    wire [0:0] i_llvm_fpga_push_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_push_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_adapt_scalar_trunc4_sel_x_b;
    wire [0:0] i_llvm_fpga_push_i32_lim_ext25_push27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_lim_ext25_push27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid;
    wire i_llvm_fpga_push_i32_lim_ext25_push27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_lim_ext25_push27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid_bitsignaltemp;
    wire [0:0] i_llvm_fpga_push_i32_lim_ext25_push27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_lim_ext25_push27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall;
    wire i_llvm_fpga_push_i32_lim_ext25_push27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_lim_ext25_push27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall_bitsignaltemp;
    wire [31:0] i_llvm_fpga_push_i32_lim_ext25_push27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_lim_ext25_push27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_data;
    wire [31:0] i_llvm_fpga_push_i32_lim_ext25_push27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_lim_ext25_push27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_o_data;
    wire [0:0] i_llvm_fpga_push_i32_reorder_limiter_enter27_push28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_reorder_limiter_enter27_push28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid;
    wire i_llvm_fpga_push_i32_reorder_limiter_enter27_push28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_reorder_limiter_enter27_push28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid_bitsignaltemp;
    wire [0:0] i_llvm_fpga_push_i32_reorder_limiter_enter27_push28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_reorder_limiter_enter27_push28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall;
    wire i_llvm_fpga_push_i32_reorder_limiter_enter27_push28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_reorder_limiter_enter27_push28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall_bitsignaltemp;
    wire [31:0] i_llvm_fpga_push_i32_reorder_limiter_enter27_push28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_reorder_limiter_enter27_push28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_data;
    wire [31:0] i_llvm_fpga_push_i32_reorder_limiter_enter27_push28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_reorder_limiter_enter27_push28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_o_data;
    wire [0:0] i_llvm_fpga_push_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_push33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_push33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid;
    wire i_llvm_fpga_push_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_push33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_push33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid_bitsignaltemp;
    wire [0:0] i_llvm_fpga_push_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_push33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_push33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall;
    wire i_llvm_fpga_push_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_push33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_push33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall_bitsignaltemp;
    wire [63:0] i_llvm_fpga_push_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_push33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_push33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_data;
    wire [63:0] i_llvm_fpga_push_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_push33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_push33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_o_data;
    wire [0:0] i_llvm_fpga_push_p4i32_sroa_0129_0206_push22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_p4i32_sroa_0129_0206_push22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid;
    wire i_llvm_fpga_push_p4i32_sroa_0129_0206_push22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_p4i32_sroa_0129_0206_push22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid_bitsignaltemp;
    wire [0:0] i_llvm_fpga_push_p4i32_sroa_0129_0206_push22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_p4i32_sroa_0129_0206_push22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall;
    wire i_llvm_fpga_push_p4i32_sroa_0129_0206_push22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_p4i32_sroa_0129_0206_push22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall_bitsignaltemp;
    wire [63:0] i_llvm_fpga_push_p4i32_sroa_0129_0206_push22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_p4i32_sroa_0129_0206_push22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_data;
    wire [63:0] i_llvm_fpga_push_p4i32_sroa_0129_0206_push22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_p4i32_sroa_0129_0206_push22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_o_data;
    wire [64:0] dupName_5_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x_a;
    wire [64:0] dupName_5_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x_b;
    logic [64:0] dupName_5_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x_o;
    wire [64:0] dupName_5_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x_q;
    wire [63:0] dupName_5_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_c_i64_41_x_q;
    wire [63:0] dupName_5_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_trunc_sel_x_b;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg0_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg2_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg3_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg4_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg12_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg13_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg14_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg15_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg16_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg17_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg18_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg19_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg20_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg21_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg22_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg23_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg24_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg25_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg26_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg28_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg29_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg31_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg32_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg33_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg35_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg36_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg38_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg39_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg41_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg42_q;
    reg [63:0] redist0_dupName_5_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_trunc_sel_x_b_1_q;
    reg [63:0] redist1_sync_together88_aunroll_x_in_c0_eni17_1_tpl_4_q;
    reg [63:0] redist1_sync_together88_aunroll_x_in_c0_eni17_1_tpl_4_delay_0;
    reg [63:0] redist1_sync_together88_aunroll_x_in_c0_eni17_1_tpl_4_delay_1;
    reg [0:0] redist2_sync_together88_aunroll_x_in_c0_eni17_3_tpl_8_q;
    reg [0:0] redist3_sync_together88_aunroll_x_in_c0_eni17_4_tpl_4_q;
    reg [0:0] redist3_sync_together88_aunroll_x_in_c0_eni17_4_tpl_4_delay_0;
    reg [0:0] redist3_sync_together88_aunroll_x_in_c0_eni17_4_tpl_4_delay_1;
    reg [0:0] redist3_sync_together88_aunroll_x_in_c0_eni17_4_tpl_4_delay_2;
    reg [0:0] redist4_sync_together88_aunroll_x_in_c0_eni17_5_tpl_4_q;
    reg [0:0] redist4_sync_together88_aunroll_x_in_c0_eni17_5_tpl_4_delay_0;
    reg [0:0] redist4_sync_together88_aunroll_x_in_c0_eni17_5_tpl_4_delay_1;
    reg [0:0] redist4_sync_together88_aunroll_x_in_c0_eni17_5_tpl_4_delay_2;
    reg [0:0] redist5_sync_together88_aunroll_x_in_c0_eni17_6_tpl_4_q;
    reg [0:0] redist5_sync_together88_aunroll_x_in_c0_eni17_6_tpl_4_delay_0;
    reg [0:0] redist5_sync_together88_aunroll_x_in_c0_eni17_6_tpl_4_delay_1;
    reg [0:0] redist5_sync_together88_aunroll_x_in_c0_eni17_6_tpl_4_delay_2;
    reg [0:0] redist6_sync_together88_aunroll_x_in_c0_eni17_7_tpl_4_q;
    reg [0:0] redist6_sync_together88_aunroll_x_in_c0_eni17_7_tpl_4_delay_0;
    reg [0:0] redist6_sync_together88_aunroll_x_in_c0_eni17_7_tpl_4_delay_1;
    reg [0:0] redist6_sync_together88_aunroll_x_in_c0_eni17_7_tpl_4_delay_2;
    reg [63:0] redist7_sync_together88_aunroll_x_in_c0_eni17_8_tpl_4_q;
    reg [63:0] redist7_sync_together88_aunroll_x_in_c0_eni17_8_tpl_4_delay_0;
    reg [63:0] redist7_sync_together88_aunroll_x_in_c0_eni17_8_tpl_4_delay_1;
    reg [31:0] redist8_sync_together88_aunroll_x_in_c0_eni17_9_tpl_4_q;
    reg [31:0] redist8_sync_together88_aunroll_x_in_c0_eni17_9_tpl_4_delay_0;
    reg [31:0] redist8_sync_together88_aunroll_x_in_c0_eni17_9_tpl_4_delay_1;
    reg [0:0] redist9_sync_together88_aunroll_x_in_c0_eni17_10_tpl_4_q;
    reg [0:0] redist9_sync_together88_aunroll_x_in_c0_eni17_10_tpl_4_delay_0;
    reg [0:0] redist9_sync_together88_aunroll_x_in_c0_eni17_10_tpl_4_delay_1;
    reg [0:0] redist9_sync_together88_aunroll_x_in_c0_eni17_10_tpl_4_delay_2;
    reg [31:0] redist11_sync_together88_aunroll_x_in_c0_eni17_12_tpl_4_q;
    reg [31:0] redist11_sync_together88_aunroll_x_in_c0_eni17_12_tpl_4_delay_0;
    reg [31:0] redist11_sync_together88_aunroll_x_in_c0_eni17_12_tpl_4_delay_1;
    reg [0:0] redist12_sync_together88_aunroll_x_in_c0_eni17_13_tpl_4_q;
    reg [0:0] redist12_sync_together88_aunroll_x_in_c0_eni17_13_tpl_4_delay_0;
    reg [0:0] redist12_sync_together88_aunroll_x_in_c0_eni17_13_tpl_4_delay_1;
    reg [0:0] redist12_sync_together88_aunroll_x_in_c0_eni17_13_tpl_4_delay_2;
    reg [0:0] redist17_sync_together88_aunroll_x_in_i_valid_2_q;
    reg [0:0] redist17_sync_together88_aunroll_x_in_i_valid_2_delay_0;
    reg [0:0] redist18_sync_together88_aunroll_x_in_i_valid_3_q;
    reg [0:0] redist19_sync_together88_aunroll_x_in_i_valid_4_q;
    reg [0:0] redist20_sync_together88_aunroll_x_in_i_valid_6_q;
    reg [0:0] redist20_sync_together88_aunroll_x_in_i_valid_6_delay_0;
    reg [0:0] redist21_sync_together88_aunroll_x_in_i_valid_9_q;
    reg [0:0] redist21_sync_together88_aunroll_x_in_i_valid_9_delay_0;
    reg [0:0] redist21_sync_together88_aunroll_x_in_i_valid_9_delay_1;
    reg [0:0] redist22_sync_together88_aunroll_x_in_i_valid_10_q;
    reg [0:0] redist23_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q_2_q;
    reg [0:0] redist23_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q_2_delay_0;
    reg [0:0] redist24_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q_3_q;
    reg [0:0] redist25_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q_4_q;
    reg [0:0] redist26_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q_6_q;
    reg [0:0] redist26_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q_6_delay_0;
    reg [63:0] redist27_i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve15_mux_x_q_6_q;
    reg [63:0] redist27_i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve15_mux_x_q_6_delay_0;
    reg [63:0] redist27_i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve15_mux_x_q_6_delay_1;
    reg [63:0] redist28_i_llvm_fpga_pop_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_pop33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_pop33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve23_mux_x_q_2_q;
    reg [63:0] redist28_i_llvm_fpga_pop_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_pop33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_pop33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve23_mux_x_q_2_delay_0;
    reg [31:0] redist29_i_llvm_fpga_pop_i32_reorder_limiter_enter27_pop28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_reorder_limiter_enter27_pop28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve37_mux_x_q_3_q;
    reg [31:0] redist29_i_llvm_fpga_pop_i32_reorder_limiter_enter27_pop28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_reorder_limiter_enter27_pop28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve37_mux_x_q_3_delay_0;
    reg [31:0] redist29_i_llvm_fpga_pop_i32_reorder_limiter_enter27_pop28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_reorder_limiter_enter27_pop28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve37_mux_x_q_3_delay_1;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve47_mux_x_q_4_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve47_mux_x_q_4_delay_0;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve47_mux_x_q_4_delay_1;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve47_mux_x_q_6_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve47_mux_x_q_6_delay_0;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve17_mux_x_q_3_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve17_mux_x_q_3_delay_0;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve17_mux_x_q_4_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve17_mux_x_q_6_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve17_mux_x_q_6_delay_0;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_notcmp1733_pop36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_notcmp1733_pop36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve39_mux_x_q_3_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_notcmp1733_pop36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_notcmp1733_pop36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve39_mux_x_q_3_delay_0;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_notcmp1733_pop36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_notcmp1733_pop36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve39_mux_x_q_3_delay_1;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve21_mux_x_q_4_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve21_mux_x_q_4_delay_0;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve21_mux_x_q_4_delay_1;
    reg [0:0] redist38_i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve21_mux_x_q_6_q;
    reg [0:0] redist38_i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve21_mux_x_q_6_delay_0;
    reg [0:0] redist39_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve18_mux_x_q_4_q;
    reg [0:0] redist39_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve18_mux_x_q_4_delay_0;
    reg [0:0] redist39_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve18_mux_x_q_4_delay_1;
    reg [0:0] redist39_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve18_mux_x_q_4_delay_2;
    reg [0:0] redist40_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve18_mux_x_q_6_q;
    reg [0:0] redist40_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve18_mux_x_q_6_delay_0;
    reg [0:0] redist41_i_llvm_fpga_pop_i1_memdep_phi81_or31_pop32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_or31_pop32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve16_mux_x_q_2_q;
    reg [0:0] redist41_i_llvm_fpga_pop_i1_memdep_phi81_or31_pop32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_or31_pop32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve16_mux_x_q_2_delay_0;
    reg [15:0] redist42_i_llvm_fpga_pop_i16_inc22_pop26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i16_inc22_pop26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve43_mux_x_q_2_q;
    reg [15:0] redist42_i_llvm_fpga_pop_i16_inc22_pop26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i16_inc22_pop26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve43_mux_x_q_2_delay_0;
    reg [0:0] redist43_i_llvm_fpga_pop_coalesce_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_current_iter_isreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_coalesce_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_current_iter_isreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve4_mux_x_q_1_q;
    reg [0:0] redist44_i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_realexit_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve27_q_2_q;
    reg [0:0] redist45_i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_fullexited_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve7_q_3_q;
    reg [0:0] redist45_i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_fullexited_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve7_q_3_delay_0;
    reg [0:0] redist46_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve26_q_1_q;
    reg [0:0] redist47_i_reduction_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_3_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve20_q_6_q;
    reg [0:0] redist47_i_reduction_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_3_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve20_q_6_delay_0;
    reg [0:0] redist47_i_reduction_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_3_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve20_q_6_delay_1;
    reg [0:0] redist47_i_reduction_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_3_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve20_q_6_delay_2;
    reg [0:0] redist47_i_reduction_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_3_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve20_q_6_delay_3;
    reg [0:0] redist48_i_notexit16_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve28_q_3_q;
    reg [0:0] redist48_i_notexit16_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve28_q_3_delay_0;
    reg [0:0] redist48_i_notexit16_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve28_q_3_delay_1;
    reg [0:0] redist49_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_4_q;
    reg [0:0] redist49_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_4_delay_0;
    reg [0:0] redist49_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_4_delay_1;
    reg [0:0] redist49_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_4_delay_2;
    reg [0:0] redist50_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_7_q;
    reg [0:0] redist50_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_7_delay_0;
    reg [0:0] redist50_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_7_delay_1;
    reg [0:0] redist51_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_8_q;
    reg [0:0] redist52_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_10_q;
    reg [0:0] redist52_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_10_delay_0;
    reg [0:0] redist53_i_llvm_fpga_dummy_thread_lr_ph_dummy_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve2_out_dummy_out_7_q;
    reg [0:0] redist54_i_llvm_fpga_dummy_thread_lr_ph_dummy_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve2_out_dummy_out_8_q;
    reg [63:0] redist1_sync_together88_aunroll_x_in_c0_eni17_1_tpl_4_inputreg0_q;
    reg [63:0] redist7_sync_together88_aunroll_x_in_c0_eni17_8_tpl_4_inputreg0_q;
    reg [31:0] redist8_sync_together88_aunroll_x_in_c0_eni17_9_tpl_4_inputreg0_q;
    reg [15:0] redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_inputreg0_q;
    wire redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_mem_reset0;
    wire [15:0] redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_mem_ia;
    wire [2:0] redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_mem_aa;
    wire [2:0] redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_mem_ab;
    wire [15:0] redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_mem_iq;
    wire [15:0] redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_mem_q;
    wire [2:0] redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [2:0] redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_wraddr_i = 3'b111;
    wire [2:0] redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_offset_q;
    wire [3:0] redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_rdcnt_a;
    wire [3:0] redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_rdcnt_b;
    logic [3:0] redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_rdcnt_o;
    wire [3:0] redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_rdcnt_q;
    reg [31:0] redist11_sync_together88_aunroll_x_in_c0_eni17_12_tpl_4_inputreg0_q;
    reg [15:0] redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_inputreg0_q;
    reg [15:0] redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_outputreg0_q;
    wire redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_mem_reset0;
    wire [15:0] redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_mem_ia;
    wire [2:0] redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_mem_aa;
    wire [2:0] redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_mem_ab;
    wire [15:0] redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_mem_iq;
    wire [15:0] redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_mem_q;
    wire [2:0] redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [2:0] redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_wraddr_i = 3'b111;
    wire [2:0] redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_offset_q;
    wire [3:0] redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_rdcnt_a;
    wire [3:0] redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_rdcnt_b;
    logic [3:0] redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_rdcnt_o;
    wire [3:0] redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_rdcnt_q;
    reg [31:0] redist14_sync_together88_aunroll_x_in_c0_eni17_15_tpl_10_inputreg0_q;
    reg [31:0] redist14_sync_together88_aunroll_x_in_c0_eni17_15_tpl_10_outputreg0_q;
    wire redist14_sync_together88_aunroll_x_in_c0_eni17_15_tpl_10_mem_reset0;
    wire [31:0] redist14_sync_together88_aunroll_x_in_c0_eni17_15_tpl_10_mem_ia;
    wire [2:0] redist14_sync_together88_aunroll_x_in_c0_eni17_15_tpl_10_mem_aa;
    wire [2:0] redist14_sync_together88_aunroll_x_in_c0_eni17_15_tpl_10_mem_ab;
    wire [31:0] redist14_sync_together88_aunroll_x_in_c0_eni17_15_tpl_10_mem_iq;
    wire [31:0] redist14_sync_together88_aunroll_x_in_c0_eni17_15_tpl_10_mem_q;
    wire [2:0] redist14_sync_together88_aunroll_x_in_c0_eni17_15_tpl_10_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [2:0] redist14_sync_together88_aunroll_x_in_c0_eni17_15_tpl_10_wraddr_i = 3'b111;
    wire [3:0] redist14_sync_together88_aunroll_x_in_c0_eni17_15_tpl_10_rdcnt_a;
    wire [3:0] redist14_sync_together88_aunroll_x_in_c0_eni17_15_tpl_10_rdcnt_b;
    logic [3:0] redist14_sync_together88_aunroll_x_in_c0_eni17_15_tpl_10_rdcnt_o;
    wire [3:0] redist14_sync_together88_aunroll_x_in_c0_eni17_15_tpl_10_rdcnt_q;
    reg [31:0] redist15_sync_together88_aunroll_x_in_c0_eni17_16_tpl_10_inputreg0_q;
    reg [31:0] redist15_sync_together88_aunroll_x_in_c0_eni17_16_tpl_10_outputreg0_q;
    wire redist15_sync_together88_aunroll_x_in_c0_eni17_16_tpl_10_mem_reset0;
    wire [31:0] redist15_sync_together88_aunroll_x_in_c0_eni17_16_tpl_10_mem_ia;
    wire [2:0] redist15_sync_together88_aunroll_x_in_c0_eni17_16_tpl_10_mem_aa;
    wire [2:0] redist15_sync_together88_aunroll_x_in_c0_eni17_16_tpl_10_mem_ab;
    wire [31:0] redist15_sync_together88_aunroll_x_in_c0_eni17_16_tpl_10_mem_iq;
    wire [31:0] redist15_sync_together88_aunroll_x_in_c0_eni17_16_tpl_10_mem_q;
    wire [2:0] redist15_sync_together88_aunroll_x_in_c0_eni17_16_tpl_10_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [2:0] redist15_sync_together88_aunroll_x_in_c0_eni17_16_tpl_10_wraddr_i = 3'b111;
    wire [3:0] redist15_sync_together88_aunroll_x_in_c0_eni17_16_tpl_10_rdcnt_a;
    wire [3:0] redist15_sync_together88_aunroll_x_in_c0_eni17_16_tpl_10_rdcnt_b;
    logic [3:0] redist15_sync_together88_aunroll_x_in_c0_eni17_16_tpl_10_rdcnt_o;
    wire [3:0] redist15_sync_together88_aunroll_x_in_c0_eni17_16_tpl_10_rdcnt_q;
    reg [31:0] redist16_sync_together88_aunroll_x_in_c0_eni17_17_tpl_10_inputreg0_q;
    reg [31:0] redist16_sync_together88_aunroll_x_in_c0_eni17_17_tpl_10_outputreg0_q;
    wire redist16_sync_together88_aunroll_x_in_c0_eni17_17_tpl_10_mem_reset0;
    wire [31:0] redist16_sync_together88_aunroll_x_in_c0_eni17_17_tpl_10_mem_ia;
    wire [2:0] redist16_sync_together88_aunroll_x_in_c0_eni17_17_tpl_10_mem_aa;
    wire [2:0] redist16_sync_together88_aunroll_x_in_c0_eni17_17_tpl_10_mem_ab;
    wire [31:0] redist16_sync_together88_aunroll_x_in_c0_eni17_17_tpl_10_mem_iq;
    wire [31:0] redist16_sync_together88_aunroll_x_in_c0_eni17_17_tpl_10_mem_q;
    wire [2:0] redist16_sync_together88_aunroll_x_in_c0_eni17_17_tpl_10_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [2:0] redist16_sync_together88_aunroll_x_in_c0_eni17_17_tpl_10_wraddr_i = 3'b111;
    wire [3:0] redist16_sync_together88_aunroll_x_in_c0_eni17_17_tpl_10_rdcnt_a;
    wire [3:0] redist16_sync_together88_aunroll_x_in_c0_eni17_17_tpl_10_rdcnt_b;
    logic [3:0] redist16_sync_together88_aunroll_x_in_c0_eni17_17_tpl_10_rdcnt_o;
    wire [3:0] redist16_sync_together88_aunroll_x_in_c0_eni17_17_tpl_10_rdcnt_q;
    reg [63:0] redist27_i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve15_mux_x_q_6_inputreg0_q;
    reg [63:0] redist27_i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve15_mux_x_q_6_outputreg0_q;
    reg [31:0] redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_inputreg0_q;
    reg [31:0] redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_outputreg0_q;
    wire redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_mem_reset0;
    wire [31:0] redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_mem_ia;
    wire [1:0] redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_mem_aa;
    wire [1:0] redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_mem_ab;
    wire [31:0] redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_mem_iq;
    wire [31:0] redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_mem_q;
    wire [1:0] redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [1:0] redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_wraddr_i = 2'b11;
    wire [1:0] redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_offset_q;
    wire [2:0] redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_rdcnt_a;
    wire [2:0] redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_rdcnt_b;
    logic [2:0] redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_rdcnt_o;
    wire [2:0] redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_rdcnt_q;


    // VCC(CONSTANT,1)
    assign VCC_q = $unsigned(1'b1);

    // redist17_sync_together88_aunroll_x_in_i_valid_2(DELAY,211)
    always @ (posedge clock)
    begin
        if (!resetn)
        begin
            redist17_sync_together88_aunroll_x_in_i_valid_2_delay_0 <= '0;
        end
        else
        begin
            redist17_sync_together88_aunroll_x_in_i_valid_2_delay_0 <= $unsigned(in_i_valid);
        end
    end
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist17_sync_together88_aunroll_x_in_i_valid_2_q <= redist17_sync_together88_aunroll_x_in_i_valid_2_delay_0;
        end
    end

    // redist18_sync_together88_aunroll_x_in_i_valid_3(DELAY,212)
    always @ (posedge clock)
    begin
        if (!resetn)
        begin
            redist18_sync_together88_aunroll_x_in_i_valid_3_q <= '0;
        end
        else
        begin
            redist18_sync_together88_aunroll_x_in_i_valid_3_q <= $unsigned(redist17_sync_together88_aunroll_x_in_i_valid_2_q);
        end
    end

    // redist19_sync_together88_aunroll_x_in_i_valid_4(DELAY,213)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist19_sync_together88_aunroll_x_in_i_valid_4_q <= $unsigned(redist18_sync_together88_aunroll_x_in_i_valid_3_q);
        end
    end

    // redist20_sync_together88_aunroll_x_in_i_valid_6(DELAY,214)
    always @ (posedge clock)
    begin
        if (!resetn)
        begin
            redist20_sync_together88_aunroll_x_in_i_valid_6_delay_0 <= '0;
        end
        else
        begin
            redist20_sync_together88_aunroll_x_in_i_valid_6_delay_0 <= $unsigned(redist19_sync_together88_aunroll_x_in_i_valid_4_q);
        end
    end
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist20_sync_together88_aunroll_x_in_i_valid_6_q <= redist20_sync_together88_aunroll_x_in_i_valid_6_delay_0;
        end
    end

    // valid_fanout_reg2(REG,145)@6 + 1
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg2_q <= $unsigned(redist20_sync_together88_aunroll_x_in_i_valid_6_q);
        end
    end

    // GND(CONSTANT,0)
    assign GND_q = $unsigned(1'b0);

    // valid_fanout_reg26(REG,169)@6 + 1
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg26_q <= $unsigned(redist20_sync_together88_aunroll_x_in_i_valid_6_q);
        end
    end

    // redist7_sync_together88_aunroll_x_in_c0_eni17_8_tpl_4_inputreg0(DELAY,250)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist7_sync_together88_aunroll_x_in_c0_eni17_8_tpl_4_inputreg0_q <= $unsigned(in_c0_eni17_8_tpl);
        end
    end

    // redist7_sync_together88_aunroll_x_in_c0_eni17_8_tpl_4(DELAY,201)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist7_sync_together88_aunroll_x_in_c0_eni17_8_tpl_4_delay_0 <= $unsigned(redist7_sync_together88_aunroll_x_in_c0_eni17_8_tpl_4_inputreg0_q);
            redist7_sync_together88_aunroll_x_in_c0_eni17_8_tpl_4_delay_1 <= redist7_sync_together88_aunroll_x_in_c0_eni17_8_tpl_4_delay_0;
            redist7_sync_together88_aunroll_x_in_c0_eni17_8_tpl_4_q <= redist7_sync_together88_aunroll_x_in_c0_eni17_8_tpl_4_delay_1;
        end
    end

    // i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x(LOGICAL,75)@1
    assign i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q = ~ (GND_q);

    // valid_fanout_reg17(REG,160)@0 + 1
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg17_q <= $unsigned(in_i_valid);
        end
    end

    // redist23_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q_2(DELAY,217)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist23_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q_2_delay_0 <= $unsigned(i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q);
            redist23_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q_2_q <= redist23_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q_2_delay_0;
        end
    end

    // valid_fanout_reg16(REG,159)@2 + 1
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg16_q <= $unsigned(redist17_sync_together88_aunroll_x_in_i_valid_2_q);
        end
    end

    // i_llvm_fpga_push_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_push33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_push33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x(FIFODELAY,131)@1 + 460
    // in i_valid@3
    // in i_write_pred@3
    // in i_data@4
    // out o_data@4
    assign i_llvm_fpga_push_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_push33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_push33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall = ~ (valid_fanout_reg17_q & i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q);
    assign i_llvm_fpga_push_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_push33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_push33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid = valid_fanout_reg16_q & redist23_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q_2_q;
    assign i_llvm_fpga_push_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_push33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_push33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_data = i_llvm_fpga_pop_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_pop33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_pop33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve23_mux_x_q;
    assign i_llvm_fpga_push_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_push33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_push33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid_bitsignaltemp = i_llvm_fpga_push_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_push33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_push33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid[0];
    assign i_llvm_fpga_push_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_push33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_push33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall_bitsignaltemp = i_llvm_fpga_push_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_push33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_push33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall[0];
    hld_fifo #(
        .DEPTH(460),
        .WIDTH(64),
        .STYLE("ms"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(0),
        .NEVER_OVERFLOWS(1),
        .INITIAL_OCCUPANCY(460),
        .WRITE_AND_READ_DURING_FULL(1),
        .STALL_IN_EARLINESS(3),
        .VALID_IN_EARLINESS(1)
    ) thei_llvm_fpga_push_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_push33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_push33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x (
        .i_valid(i_llvm_fpga_push_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_push33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_push33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid_bitsignaltemp),
        .i_stall(i_llvm_fpga_push_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_push33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_push33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall_bitsignaltemp),
        .i_data(i_llvm_fpga_pop_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_pop33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_pop33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve23_mux_x_q),
        .o_data(i_llvm_fpga_push_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_push33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_push33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3(BLACKBOX,36)@0
    // in in_stall_in@20000000
    k0_ZTSZZ12parallel_bfsRSt6vectorIS_IiSaI001zndleree_cles8_eulve0 thei_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3 (
        .in_buffer_in(in_buffer_in),
        .in_stall_in(GND_q),
        .in_valid_in(in_i_valid),
        .out_buffer_out(i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist49_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_4(DELAY,243)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist49_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_4_delay_0 <= $unsigned(i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out);
            redist49_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_4_delay_1 <= redist49_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_4_delay_0;
            redist49_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_4_delay_2 <= redist49_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_4_delay_1;
            redist49_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_4_q <= redist49_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_4_delay_2;
        end
    end

    // i_llvm_fpga_pop_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_pop33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_pop33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve23_mux_x(MUX,72)@4
    assign i_llvm_fpga_pop_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_pop33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_pop33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve23_mux_x_s = redist49_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_4_q;
    always @(i_llvm_fpga_pop_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_pop33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_pop33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve23_mux_x_s or i_llvm_fpga_push_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_push33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_push33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_o_data or redist7_sync_together88_aunroll_x_in_c0_eni17_8_tpl_4_q)
    begin
        unique case (i_llvm_fpga_pop_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_pop33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_pop33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve23_mux_x_s)
            1'b0 : i_llvm_fpga_pop_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_pop33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_pop33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve23_mux_x_q = i_llvm_fpga_push_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_push33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_push33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_o_data;
            1'b1 : i_llvm_fpga_pop_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_pop33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_pop33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve23_mux_x_q = redist7_sync_together88_aunroll_x_in_c0_eni17_8_tpl_4_q;
            default : i_llvm_fpga_pop_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_pop33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_pop33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve23_mux_x_q = 64'b0;
        endcase
    end

    // redist28_i_llvm_fpga_pop_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_pop33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_pop33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve23_mux_x_q_2(DELAY,222)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist28_i_llvm_fpga_pop_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_pop33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_pop33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve23_mux_x_q_2_delay_0 <= $unsigned(i_llvm_fpga_pop_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_pop33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_pop33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve23_mux_x_q);
            redist28_i_llvm_fpga_pop_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_pop33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_pop33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve23_mux_x_q_2_q <= redist28_i_llvm_fpga_pop_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_pop33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_pop33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve23_mux_x_q_2_delay_0;
        end
    end

    // dupName_5_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_c_i64_41_x(CONSTANT,140)
    assign dupName_5_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_c_i64_41_x_q = $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000100);

    // redist1_sync_together88_aunroll_x_in_c0_eni17_1_tpl_4_inputreg0(DELAY,249)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist1_sync_together88_aunroll_x_in_c0_eni17_1_tpl_4_inputreg0_q <= $unsigned(in_c0_eni17_1_tpl);
        end
    end

    // redist1_sync_together88_aunroll_x_in_c0_eni17_1_tpl_4(DELAY,195)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist1_sync_together88_aunroll_x_in_c0_eni17_1_tpl_4_delay_0 <= $unsigned(redist1_sync_together88_aunroll_x_in_c0_eni17_1_tpl_4_inputreg0_q);
            redist1_sync_together88_aunroll_x_in_c0_eni17_1_tpl_4_delay_1 <= redist1_sync_together88_aunroll_x_in_c0_eni17_1_tpl_4_delay_0;
            redist1_sync_together88_aunroll_x_in_c0_eni17_1_tpl_4_q <= redist1_sync_together88_aunroll_x_in_c0_eni17_1_tpl_4_delay_1;
        end
    end

    // valid_fanout_reg25(REG,168)@0 + 1
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg25_q <= $unsigned(in_i_valid);
        end
    end

    // redist24_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q_3(DELAY,218)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist24_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q_3_q <= $unsigned(redist23_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q_2_q);
        end
    end

    // redist25_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q_4(DELAY,219)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist25_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q_4_q <= $unsigned(redist24_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q_3_q);
        end
    end

    // valid_fanout_reg24(REG,167)@4 + 1
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg24_q <= $unsigned(redist19_sync_together88_aunroll_x_in_i_valid_4_q);
        end
    end

    // i_llvm_fpga_push_p4i32_sroa_0129_0206_push22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_p4i32_sroa_0129_0206_push22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x(FIFODELAY,134)@1 + 458
    // in i_valid@5
    // in i_write_pred@5
    // in i_data@6
    // out o_data@4
    assign i_llvm_fpga_push_p4i32_sroa_0129_0206_push22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_p4i32_sroa_0129_0206_push22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall = ~ (valid_fanout_reg25_q & i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q);
    assign i_llvm_fpga_push_p4i32_sroa_0129_0206_push22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_p4i32_sroa_0129_0206_push22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid = valid_fanout_reg24_q & redist25_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q_4_q;
    assign i_llvm_fpga_push_p4i32_sroa_0129_0206_push22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_p4i32_sroa_0129_0206_push22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_data = redist0_dupName_5_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_trunc_sel_x_b_1_q;
    assign i_llvm_fpga_push_p4i32_sroa_0129_0206_push22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_p4i32_sroa_0129_0206_push22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid_bitsignaltemp = i_llvm_fpga_push_p4i32_sroa_0129_0206_push22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_p4i32_sroa_0129_0206_push22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid[0];
    assign i_llvm_fpga_push_p4i32_sroa_0129_0206_push22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_p4i32_sroa_0129_0206_push22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall_bitsignaltemp = i_llvm_fpga_push_p4i32_sroa_0129_0206_push22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_p4i32_sroa_0129_0206_push22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall[0];
    hld_fifo #(
        .DEPTH(460),
        .WIDTH(64),
        .STYLE("ms"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(0),
        .NEVER_OVERFLOWS(1),
        .INITIAL_OCCUPANCY(460),
        .WRITE_AND_READ_DURING_FULL(1),
        .STALL_IN_EARLINESS(3),
        .VALID_IN_EARLINESS(1)
    ) thei_llvm_fpga_push_p4i32_sroa_0129_0206_push22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_p4i32_sroa_0129_0206_push22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x (
        .i_valid(i_llvm_fpga_push_p4i32_sroa_0129_0206_push22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_p4i32_sroa_0129_0206_push22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid_bitsignaltemp),
        .i_stall(i_llvm_fpga_push_p4i32_sroa_0129_0206_push22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_p4i32_sroa_0129_0206_push22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall_bitsignaltemp),
        .i_data(redist0_dupName_5_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_trunc_sel_x_b_1_q),
        .o_data(i_llvm_fpga_push_p4i32_sroa_0129_0206_push22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_p4i32_sroa_0129_0206_push22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve15_mux_x(MUX,73)@4 + 1
    assign i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve15_mux_x_s = redist49_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_4_q;
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve15_mux_x_s)
                1'b0 : i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve15_mux_x_q <= i_llvm_fpga_push_p4i32_sroa_0129_0206_push22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_p4i32_sroa_0129_0206_push22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_o_data;
                1'b1 : i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve15_mux_x_q <= redist1_sync_together88_aunroll_x_in_c0_eni17_1_tpl_4_q;
                default : i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve15_mux_x_q <= 64'b0;
            endcase
        end
    end

    // dupName_5_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x(ADD,139)@5
    assign dupName_5_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x_a = {1'b0, i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve15_mux_x_q};
    assign dupName_5_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x_b = {1'b0, dupName_5_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_c_i64_41_x_q};
    assign dupName_5_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x_o = $unsigned(dupName_5_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x_a) + $unsigned(dupName_5_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x_b);
    assign dupName_5_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x_q = dupName_5_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x_o[64:0];

    // dupName_5_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_trunc_sel_x(BITSELECT,142)@5
    assign dupName_5_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_trunc_sel_x_b = dupName_5_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_add_x_q[63:0];

    // redist0_dupName_5_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_trunc_sel_x_b_1(DELAY,194)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist0_dupName_5_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_trunc_sel_x_b_1_q <= $unsigned(dupName_5_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_trunc_sel_x_b);
        end
    end

    // i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve24(LOGICAL,42)@6 + 1
    assign i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve24_qi = $unsigned(redist0_dupName_5_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_trunc_sel_x_b_1_q == redist28_i_llvm_fpga_pop_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_pop33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_p4i32_memcoalesce_extrvalue_1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_fpgaunique_032_pop33_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve23_mux_x_q_2_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve24_delay ( .xin(i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve24_qi), .xout(i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve24_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist3_sync_together88_aunroll_x_in_c0_eni17_4_tpl_4(DELAY,197)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist3_sync_together88_aunroll_x_in_c0_eni17_4_tpl_4_delay_0 <= $unsigned(in_c0_eni17_4_tpl);
            redist3_sync_together88_aunroll_x_in_c0_eni17_4_tpl_4_delay_1 <= redist3_sync_together88_aunroll_x_in_c0_eni17_4_tpl_4_delay_0;
            redist3_sync_together88_aunroll_x_in_c0_eni17_4_tpl_4_delay_2 <= redist3_sync_together88_aunroll_x_in_c0_eni17_4_tpl_4_delay_1;
            redist3_sync_together88_aunroll_x_in_c0_eni17_4_tpl_4_q <= redist3_sync_together88_aunroll_x_in_c0_eni17_4_tpl_4_delay_2;
        end
    end

    // i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_c_i7_03_x(CONSTANT,78)
    assign i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_c_i7_03_x_q = $unsigned(7'b0000000);

    // redist34_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve17_mux_x_q_4(DELAY,228)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve17_mux_x_q_4_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve17_mux_x_q_3_q);
        end
    end

    // i_llvm_fpga_push_i1_push34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_element_extension2_x(BITJOIN,109)@8
    assign i_llvm_fpga_push_i1_push34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_element_extension2_x_q = {i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_c_i7_03_x_q, redist34_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve17_mux_x_q_4_q};

    // valid_fanout_reg15(REG,158)@0 + 1
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg15_q <= $unsigned(in_i_valid);
        end
    end

    // redist26_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q_6(DELAY,220)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist26_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q_6_delay_0 <= $unsigned(redist25_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q_4_q);
            redist26_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q_6_q <= redist26_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q_6_delay_0;
        end
    end

    // valid_fanout_reg14(REG,157)@6 + 1
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg14_q <= $unsigned(redist20_sync_together88_aunroll_x_in_i_valid_6_q);
        end
    end

    // i_llvm_fpga_push_i1_push34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_push34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x(FIFODELAY,110)@1 + 456
    // in i_valid@7
    // in i_write_pred@7
    // in i_data@8
    // out o_data@4
    assign i_llvm_fpga_push_i1_push34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_push34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall = ~ (valid_fanout_reg15_q & i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q);
    assign i_llvm_fpga_push_i1_push34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_push34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid = valid_fanout_reg14_q & redist26_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q_6_q;
    assign i_llvm_fpga_push_i1_push34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_push34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_data = i_llvm_fpga_push_i1_push34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_element_extension2_x_q;
    assign i_llvm_fpga_push_i1_push34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_push34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid_bitsignaltemp = i_llvm_fpga_push_i1_push34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_push34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid[0];
    assign i_llvm_fpga_push_i1_push34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_push34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall_bitsignaltemp = i_llvm_fpga_push_i1_push34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_push34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall[0];
    hld_fifo #(
        .DEPTH(460),
        .WIDTH(8),
        .STYLE("ms"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(0),
        .NEVER_OVERFLOWS(1),
        .INITIAL_OCCUPANCY(460),
        .WRITE_AND_READ_DURING_FULL(1),
        .STALL_IN_EARLINESS(3),
        .VALID_IN_EARLINESS(1)
    ) thei_llvm_fpga_push_i1_push34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_push34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x (
        .i_valid(i_llvm_fpga_push_i1_push34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_push34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid_bitsignaltemp),
        .i_stall(i_llvm_fpga_push_i1_push34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_push34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall_bitsignaltemp),
        .i_data(i_llvm_fpga_push_i1_push34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_element_extension2_x_q),
        .o_data(i_llvm_fpga_push_i1_push34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_push34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_push_i1_push34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_adapt_scalar_trunc4_sel_x(BITSELECT,112)@4
    assign i_llvm_fpga_push_i1_push34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_adapt_scalar_trunc4_sel_x_b = i_llvm_fpga_push_i1_push34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_push34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_o_data[0:0];

    // i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve17_mux_x(MUX,68)@4 + 1
    assign i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve17_mux_x_s = redist49_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_4_q;
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve17_mux_x_s)
                1'b0 : i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve17_mux_x_q <= i_llvm_fpga_push_i1_push34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_adapt_scalar_trunc4_sel_x_b;
                1'b1 : i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve17_mux_x_q <= redist3_sync_together88_aunroll_x_in_c0_eni17_4_tpl_4_q;
                default : i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve17_mux_x_q <= 1'b0;
            endcase
        end
    end

    // redist33_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve17_mux_x_q_3(DELAY,227)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve17_mux_x_q_3_delay_0 <= $unsigned(i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve17_mux_x_q);
            redist33_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve17_mux_x_q_3_q <= redist33_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve17_mux_x_q_3_delay_0;
        end
    end

    // i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve26(LOGICAL,43)@7
    assign i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve26_q = redist33_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve17_mux_x_q_3_q | i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve24_q;

    // i_notexit16_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve28(LOGICAL,40)@7
    assign i_notexit16_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve28_q = i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve26_q ^ VCC_q;

    // i_llvm_fpga_push_i1_notexitcond15_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve36(BLACKBOX,39)@7
    // out out_feedback_out_4@20000000
    // out out_feedback_valid_out_4@20000000
    k0_ZTSZZ12parallel_bfsRSt6vectorIS_IiSaI0022ndleree_cles8_eulve0 thei_llvm_fpga_push_i1_notexitcond15_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve36 (
        .in_data_in(i_notexit16_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve28_q),
        .in_feedback_stall_in_4(i_llvm_fpga_pipeline_keep_going14_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve8_out_not_exitcond_stall_out),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg26_q),
        .out_data_out(),
        .out_feedback_out_4(i_llvm_fpga_push_i1_notexitcond15_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve36_out_feedback_out_4),
        .out_feedback_valid_out_4(i_llvm_fpga_push_i1_notexitcond15_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve36_out_feedback_valid_out_4),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_dummy_thread_lr_ph_dummy_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve2(BLACKBOX,35)@0
    // in in_stall_in@20000000
    k0_ZTSZZ12parallel_bfsRSt6vectorIS_IiSaI001yndleree_cles8_eulve0 thei_llvm_fpga_dummy_thread_lr_ph_dummy_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve2 (
        .in_dummy_in(in_dummy_in),
        .in_stall_in(GND_q),
        .in_valid_in(in_i_valid),
        .out_dummy_out(i_llvm_fpga_dummy_thread_lr_ph_dummy_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve2_out_dummy_out),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist53_i_llvm_fpga_dummy_thread_lr_ph_dummy_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve2_out_dummy_out_7(DELAY,247)
    dspba_delay_ver #( .width(1), .depth(7), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist53_i_llvm_fpga_dummy_thread_lr_ph_dummy_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve2_out_dummy_out_7 ( .xin(i_llvm_fpga_dummy_thread_lr_ph_dummy_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve2_out_dummy_out), .xout(redist53_i_llvm_fpga_dummy_thread_lr_ph_dummy_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve2_out_dummy_out_7_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist50_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_7(DELAY,244)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist50_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_7_delay_0 <= $unsigned(redist49_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_4_q);
            redist50_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_7_delay_1 <= redist50_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_7_delay_0;
            redist50_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_7_q <= redist50_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_7_delay_1;
        end
    end

    // i_llvm_fpga_pipeline_keep_going14_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve8(BLACKBOX,37)@7
    // out out_exiting_stall_out@20000000
    // out out_exiting_valid_out@20000000
    // out out_not_exitcond_stall_out@20000000
    // out out_pipeline_dummy_out@20000000
    // out out_pipeline_forked_out@20000000
    // out out_pipeline_valid_out@20000000
    k0_ZTSZZ12parallel_bfsRSt6vectorIS_IiSaI0020ndleree_cles8_eulve0 thei_llvm_fpga_pipeline_keep_going14_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve8 (
        .in_data_in(redist50_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_7_q),
        .in_dummy_in(redist53_i_llvm_fpga_dummy_thread_lr_ph_dummy_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve2_out_dummy_out_7_q),
        .in_forked_in(redist50_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_7_q),
        .in_not_exitcond_in(i_llvm_fpga_push_i1_notexitcond15_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve36_out_feedback_out_4),
        .in_not_exitcond_valid_in(i_llvm_fpga_push_i1_notexitcond15_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve36_out_feedback_valid_out_4),
        .in_pipeline_stall_in(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg2_q),
        .out_data_out(i_llvm_fpga_pipeline_keep_going14_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve8_out_data_out),
        .out_exiting_stall_out(),
        .out_exiting_valid_out(i_llvm_fpga_pipeline_keep_going14_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve8_out_exiting_valid_out),
        .out_not_exitcond_stall_out(i_llvm_fpga_pipeline_keep_going14_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve8_out_not_exitcond_stall_out),
        .out_pipeline_dummy_out(i_llvm_fpga_pipeline_keep_going14_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve8_out_pipeline_dummy_out),
        .out_pipeline_forked_out(i_llvm_fpga_pipeline_keep_going14_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve8_out_pipeline_forked_out),
        .out_pipeline_valid_out(i_llvm_fpga_pipeline_keep_going14_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve8_out_pipeline_valid_out),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // regfree_osync(GPOUT,55)
    assign out_exiting_valid_out = i_llvm_fpga_pipeline_keep_going14_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve8_out_exiting_valid_out;

    // dupName_0_regfree_osync_x(GPOUT,58)
    assign out_pipeline_dummy_out = i_llvm_fpga_pipeline_keep_going14_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve8_out_pipeline_dummy_out;

    // dupName_1_regfree_osync_x(GPOUT,59)
    assign out_pipeline_forked_out = i_llvm_fpga_pipeline_keep_going14_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve8_out_pipeline_forked_out;

    // dupName_2_regfree_osync_x(GPOUT,60)
    assign out_pipeline_valid_out = i_llvm_fpga_pipeline_keep_going14_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve8_out_pipeline_valid_out;

    // redist21_sync_together88_aunroll_x_in_i_valid_9(DELAY,215)
    always @ (posedge clock)
    begin
        if (!resetn)
        begin
            redist21_sync_together88_aunroll_x_in_i_valid_9_delay_0 <= '0;
        end
        else
        begin
            redist21_sync_together88_aunroll_x_in_i_valid_9_delay_0 <= $unsigned(redist20_sync_together88_aunroll_x_in_i_valid_6_q);
        end
    end
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist21_sync_together88_aunroll_x_in_i_valid_9_delay_1 <= redist21_sync_together88_aunroll_x_in_i_valid_9_delay_0;
        end
    end
    always @ (posedge clock)
    begin
        if (!resetn)
        begin
            redist21_sync_together88_aunroll_x_in_i_valid_9_q <= '0;
        end
        else
        begin
            redist21_sync_together88_aunroll_x_in_i_valid_9_q <= redist21_sync_together88_aunroll_x_in_i_valid_9_delay_1;
        end
    end

    // redist22_sync_together88_aunroll_x_in_i_valid_10(DELAY,216)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist22_sync_together88_aunroll_x_in_i_valid_10_q <= $unsigned(redist21_sync_together88_aunroll_x_in_i_valid_9_q);
        end
    end

    // valid_fanout_reg0(REG,143)@9 + 1
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg0_q <= $unsigned(redist21_sync_together88_aunroll_x_in_i_valid_9_q);
        end
    end

    // redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_offset(CONSTANT,262)
    assign redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_offset_q = $unsigned(3'b011);

    // redist16_sync_together88_aunroll_x_in_c0_eni17_17_tpl_10_rdcnt(ADD,281)
    assign redist16_sync_together88_aunroll_x_in_c0_eni17_17_tpl_10_rdcnt_a = {1'b0, redist16_sync_together88_aunroll_x_in_c0_eni17_17_tpl_10_wraddr_q};
    assign redist16_sync_together88_aunroll_x_in_c0_eni17_17_tpl_10_rdcnt_b = {1'b0, redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist16_sync_together88_aunroll_x_in_c0_eni17_17_tpl_10_rdcnt_o <= $unsigned(redist16_sync_together88_aunroll_x_in_c0_eni17_17_tpl_10_rdcnt_a) + $unsigned(redist16_sync_together88_aunroll_x_in_c0_eni17_17_tpl_10_rdcnt_b);
        end
    end
    assign redist16_sync_together88_aunroll_x_in_c0_eni17_17_tpl_10_rdcnt_q = redist16_sync_together88_aunroll_x_in_c0_eni17_17_tpl_10_rdcnt_o[3:0];

    // redist16_sync_together88_aunroll_x_in_c0_eni17_17_tpl_10_inputreg0(DELAY,276)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist16_sync_together88_aunroll_x_in_c0_eni17_17_tpl_10_inputreg0_q <= $unsigned(in_c0_eni17_17_tpl);
        end
    end

    // redist16_sync_together88_aunroll_x_in_c0_eni17_17_tpl_10_wraddr(COUNTER,279)
    // low=0, high=7, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist16_sync_together88_aunroll_x_in_c0_eni17_17_tpl_10_wraddr_i <= $unsigned(redist16_sync_together88_aunroll_x_in_c0_eni17_17_tpl_10_wraddr_i) + $unsigned(3'd1);
        end
    end
    assign redist16_sync_together88_aunroll_x_in_c0_eni17_17_tpl_10_wraddr_q = redist16_sync_together88_aunroll_x_in_c0_eni17_17_tpl_10_wraddr_i[2:0];

    // redist16_sync_together88_aunroll_x_in_c0_eni17_17_tpl_10_mem(DUALMEM,278)
    assign redist16_sync_together88_aunroll_x_in_c0_eni17_17_tpl_10_mem_ia = $unsigned(redist16_sync_together88_aunroll_x_in_c0_eni17_17_tpl_10_inputreg0_q);
    assign redist16_sync_together88_aunroll_x_in_c0_eni17_17_tpl_10_mem_aa = redist16_sync_together88_aunroll_x_in_c0_eni17_17_tpl_10_wraddr_q;
    assign redist16_sync_together88_aunroll_x_in_c0_eni17_17_tpl_10_mem_ab = redist16_sync_together88_aunroll_x_in_c0_eni17_17_tpl_10_rdcnt_q[2:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist16_sync_together88_aunroll_x_in_c0_eni17_17_tpl_10_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist16_sync_together88_aunroll_x_in_c0_eni17_17_tpl_10_mem_aa),
        .data_a(redist16_sync_together88_aunroll_x_in_c0_eni17_17_tpl_10_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist16_sync_together88_aunroll_x_in_c0_eni17_17_tpl_10_mem_ab),
        .q_b(redist16_sync_together88_aunroll_x_in_c0_eni17_17_tpl_10_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist16_sync_together88_aunroll_x_in_c0_eni17_17_tpl_10_mem_q = redist16_sync_together88_aunroll_x_in_c0_eni17_17_tpl_10_mem_iq[31:0];

    // redist16_sync_together88_aunroll_x_in_c0_eni17_17_tpl_10_outputreg0(DELAY,277)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist16_sync_together88_aunroll_x_in_c0_eni17_17_tpl_10_outputreg0_q <= $unsigned(redist16_sync_together88_aunroll_x_in_c0_eni17_17_tpl_10_mem_q);
        end
    end

    // redist15_sync_together88_aunroll_x_in_c0_eni17_16_tpl_10_rdcnt(ADD,275)
    assign redist15_sync_together88_aunroll_x_in_c0_eni17_16_tpl_10_rdcnt_a = {1'b0, redist15_sync_together88_aunroll_x_in_c0_eni17_16_tpl_10_wraddr_q};
    assign redist15_sync_together88_aunroll_x_in_c0_eni17_16_tpl_10_rdcnt_b = {1'b0, redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist15_sync_together88_aunroll_x_in_c0_eni17_16_tpl_10_rdcnt_o <= $unsigned(redist15_sync_together88_aunroll_x_in_c0_eni17_16_tpl_10_rdcnt_a) + $unsigned(redist15_sync_together88_aunroll_x_in_c0_eni17_16_tpl_10_rdcnt_b);
        end
    end
    assign redist15_sync_together88_aunroll_x_in_c0_eni17_16_tpl_10_rdcnt_q = redist15_sync_together88_aunroll_x_in_c0_eni17_16_tpl_10_rdcnt_o[3:0];

    // redist15_sync_together88_aunroll_x_in_c0_eni17_16_tpl_10_inputreg0(DELAY,270)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist15_sync_together88_aunroll_x_in_c0_eni17_16_tpl_10_inputreg0_q <= $unsigned(in_c0_eni17_16_tpl);
        end
    end

    // redist15_sync_together88_aunroll_x_in_c0_eni17_16_tpl_10_wraddr(COUNTER,273)
    // low=0, high=7, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist15_sync_together88_aunroll_x_in_c0_eni17_16_tpl_10_wraddr_i <= $unsigned(redist15_sync_together88_aunroll_x_in_c0_eni17_16_tpl_10_wraddr_i) + $unsigned(3'd1);
        end
    end
    assign redist15_sync_together88_aunroll_x_in_c0_eni17_16_tpl_10_wraddr_q = redist15_sync_together88_aunroll_x_in_c0_eni17_16_tpl_10_wraddr_i[2:0];

    // redist15_sync_together88_aunroll_x_in_c0_eni17_16_tpl_10_mem(DUALMEM,272)
    assign redist15_sync_together88_aunroll_x_in_c0_eni17_16_tpl_10_mem_ia = $unsigned(redist15_sync_together88_aunroll_x_in_c0_eni17_16_tpl_10_inputreg0_q);
    assign redist15_sync_together88_aunroll_x_in_c0_eni17_16_tpl_10_mem_aa = redist15_sync_together88_aunroll_x_in_c0_eni17_16_tpl_10_wraddr_q;
    assign redist15_sync_together88_aunroll_x_in_c0_eni17_16_tpl_10_mem_ab = redist15_sync_together88_aunroll_x_in_c0_eni17_16_tpl_10_rdcnt_q[2:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist15_sync_together88_aunroll_x_in_c0_eni17_16_tpl_10_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist15_sync_together88_aunroll_x_in_c0_eni17_16_tpl_10_mem_aa),
        .data_a(redist15_sync_together88_aunroll_x_in_c0_eni17_16_tpl_10_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist15_sync_together88_aunroll_x_in_c0_eni17_16_tpl_10_mem_ab),
        .q_b(redist15_sync_together88_aunroll_x_in_c0_eni17_16_tpl_10_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist15_sync_together88_aunroll_x_in_c0_eni17_16_tpl_10_mem_q = redist15_sync_together88_aunroll_x_in_c0_eni17_16_tpl_10_mem_iq[31:0];

    // redist15_sync_together88_aunroll_x_in_c0_eni17_16_tpl_10_outputreg0(DELAY,271)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist15_sync_together88_aunroll_x_in_c0_eni17_16_tpl_10_outputreg0_q <= $unsigned(redist15_sync_together88_aunroll_x_in_c0_eni17_16_tpl_10_mem_q);
        end
    end

    // redist14_sync_together88_aunroll_x_in_c0_eni17_15_tpl_10_rdcnt(ADD,269)
    assign redist14_sync_together88_aunroll_x_in_c0_eni17_15_tpl_10_rdcnt_a = {1'b0, redist14_sync_together88_aunroll_x_in_c0_eni17_15_tpl_10_wraddr_q};
    assign redist14_sync_together88_aunroll_x_in_c0_eni17_15_tpl_10_rdcnt_b = {1'b0, redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist14_sync_together88_aunroll_x_in_c0_eni17_15_tpl_10_rdcnt_o <= $unsigned(redist14_sync_together88_aunroll_x_in_c0_eni17_15_tpl_10_rdcnt_a) + $unsigned(redist14_sync_together88_aunroll_x_in_c0_eni17_15_tpl_10_rdcnt_b);
        end
    end
    assign redist14_sync_together88_aunroll_x_in_c0_eni17_15_tpl_10_rdcnt_q = redist14_sync_together88_aunroll_x_in_c0_eni17_15_tpl_10_rdcnt_o[3:0];

    // redist14_sync_together88_aunroll_x_in_c0_eni17_15_tpl_10_inputreg0(DELAY,264)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist14_sync_together88_aunroll_x_in_c0_eni17_15_tpl_10_inputreg0_q <= $unsigned(in_c0_eni17_15_tpl);
        end
    end

    // redist14_sync_together88_aunroll_x_in_c0_eni17_15_tpl_10_wraddr(COUNTER,267)
    // low=0, high=7, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist14_sync_together88_aunroll_x_in_c0_eni17_15_tpl_10_wraddr_i <= $unsigned(redist14_sync_together88_aunroll_x_in_c0_eni17_15_tpl_10_wraddr_i) + $unsigned(3'd1);
        end
    end
    assign redist14_sync_together88_aunroll_x_in_c0_eni17_15_tpl_10_wraddr_q = redist14_sync_together88_aunroll_x_in_c0_eni17_15_tpl_10_wraddr_i[2:0];

    // redist14_sync_together88_aunroll_x_in_c0_eni17_15_tpl_10_mem(DUALMEM,266)
    assign redist14_sync_together88_aunroll_x_in_c0_eni17_15_tpl_10_mem_ia = $unsigned(redist14_sync_together88_aunroll_x_in_c0_eni17_15_tpl_10_inputreg0_q);
    assign redist14_sync_together88_aunroll_x_in_c0_eni17_15_tpl_10_mem_aa = redist14_sync_together88_aunroll_x_in_c0_eni17_15_tpl_10_wraddr_q;
    assign redist14_sync_together88_aunroll_x_in_c0_eni17_15_tpl_10_mem_ab = redist14_sync_together88_aunroll_x_in_c0_eni17_15_tpl_10_rdcnt_q[2:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist14_sync_together88_aunroll_x_in_c0_eni17_15_tpl_10_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist14_sync_together88_aunroll_x_in_c0_eni17_15_tpl_10_mem_aa),
        .data_a(redist14_sync_together88_aunroll_x_in_c0_eni17_15_tpl_10_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist14_sync_together88_aunroll_x_in_c0_eni17_15_tpl_10_mem_ab),
        .q_b(redist14_sync_together88_aunroll_x_in_c0_eni17_15_tpl_10_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist14_sync_together88_aunroll_x_in_c0_eni17_15_tpl_10_mem_q = redist14_sync_together88_aunroll_x_in_c0_eni17_15_tpl_10_mem_iq[31:0];

    // redist14_sync_together88_aunroll_x_in_c0_eni17_15_tpl_10_outputreg0(DELAY,265)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist14_sync_together88_aunroll_x_in_c0_eni17_15_tpl_10_outputreg0_q <= $unsigned(redist14_sync_together88_aunroll_x_in_c0_eni17_15_tpl_10_mem_q);
        end
    end

    // redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_rdcnt(ADD,263)
    assign redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_rdcnt_a = {1'b0, redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_wraddr_q};
    assign redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_rdcnt_b = {1'b0, redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_rdcnt_o <= $unsigned(redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_rdcnt_a) + $unsigned(redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_rdcnt_b);
        end
    end
    assign redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_rdcnt_q = redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_rdcnt_o[3:0];

    // redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_inputreg0(DELAY,258)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_inputreg0_q <= $unsigned(in_c0_eni17_14_tpl);
        end
    end

    // redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_wraddr(COUNTER,261)
    // low=0, high=7, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_wraddr_i <= $unsigned(redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_wraddr_i) + $unsigned(3'd1);
        end
    end
    assign redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_wraddr_q = redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_wraddr_i[2:0];

    // redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_mem(DUALMEM,260)
    assign redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_mem_ia = $unsigned(redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_inputreg0_q);
    assign redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_mem_aa = redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_wraddr_q;
    assign redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_mem_ab = redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_rdcnt_q[2:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(16),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_mem_aa),
        .data_a(redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_mem_ab),
        .q_b(redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_mem_q = redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_mem_iq[15:0];

    // redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_outputreg0(DELAY,259)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_outputreg0_q <= $unsigned(redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_mem_q);
        end
    end

    // redist51_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_8(DELAY,245)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist51_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_8_q <= $unsigned(redist50_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_7_q);
        end
    end

    // redist52_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_10(DELAY,246)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist52_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_10_delay_0 <= $unsigned(redist51_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_8_q);
            redist52_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_10_q <= redist52_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_10_delay_0;
        end
    end

    // redist12_sync_together88_aunroll_x_in_c0_eni17_13_tpl_4(DELAY,206)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist12_sync_together88_aunroll_x_in_c0_eni17_13_tpl_4_delay_0 <= $unsigned(in_c0_eni17_13_tpl);
            redist12_sync_together88_aunroll_x_in_c0_eni17_13_tpl_4_delay_1 <= redist12_sync_together88_aunroll_x_in_c0_eni17_13_tpl_4_delay_0;
            redist12_sync_together88_aunroll_x_in_c0_eni17_13_tpl_4_delay_2 <= redist12_sync_together88_aunroll_x_in_c0_eni17_13_tpl_4_delay_1;
            redist12_sync_together88_aunroll_x_in_c0_eni17_13_tpl_4_q <= redist12_sync_together88_aunroll_x_in_c0_eni17_13_tpl_4_delay_2;
        end
    end

    // i_llvm_fpga_push_i1_push35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_element_extension2_x(BITJOIN,115)@8
    assign i_llvm_fpga_push_i1_push35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_element_extension2_x_q = {i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_c_i7_03_x_q, redist31_i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve47_mux_x_q_4_q};

    // valid_fanout_reg42(REG,185)@0 + 1
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg42_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg41(REG,184)@6 + 1
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg41_q <= $unsigned(redist20_sync_together88_aunroll_x_in_i_valid_6_q);
        end
    end

    // i_llvm_fpga_push_i1_push35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_push35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x(FIFODELAY,116)@1 + 456
    // in i_valid@7
    // in i_write_pred@7
    // in i_data@8
    // out o_data@4
    assign i_llvm_fpga_push_i1_push35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_push35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall = ~ (valid_fanout_reg42_q & i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q);
    assign i_llvm_fpga_push_i1_push35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_push35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid = valid_fanout_reg41_q & redist26_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q_6_q;
    assign i_llvm_fpga_push_i1_push35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_push35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_data = i_llvm_fpga_push_i1_push35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_element_extension2_x_q;
    assign i_llvm_fpga_push_i1_push35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_push35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid_bitsignaltemp = i_llvm_fpga_push_i1_push35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_push35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid[0];
    assign i_llvm_fpga_push_i1_push35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_push35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall_bitsignaltemp = i_llvm_fpga_push_i1_push35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_push35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall[0];
    hld_fifo #(
        .DEPTH(460),
        .WIDTH(8),
        .STYLE("ms"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(0),
        .NEVER_OVERFLOWS(1),
        .INITIAL_OCCUPANCY(460),
        .WRITE_AND_READ_DURING_FULL(1),
        .STALL_IN_EARLINESS(3),
        .VALID_IN_EARLINESS(1)
    ) thei_llvm_fpga_push_i1_push35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_push35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x (
        .i_valid(i_llvm_fpga_push_i1_push35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_push35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid_bitsignaltemp),
        .i_stall(i_llvm_fpga_push_i1_push35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_push35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall_bitsignaltemp),
        .i_data(i_llvm_fpga_push_i1_push35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_element_extension2_x_q),
        .o_data(i_llvm_fpga_push_i1_push35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_push35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_push_i1_push35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_adapt_scalar_trunc4_sel_x(BITSELECT,118)@4
    assign i_llvm_fpga_push_i1_push35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_adapt_scalar_trunc4_sel_x_b = i_llvm_fpga_push_i1_push35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_push35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_o_data[0:0];

    // i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve47_mux_x(MUX,69)@4 + 1
    assign i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve47_mux_x_s = redist49_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_4_q;
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve47_mux_x_s)
                1'b0 : i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve47_mux_x_q <= i_llvm_fpga_push_i1_push35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_adapt_scalar_trunc4_sel_x_b;
                1'b1 : i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve47_mux_x_q <= redist12_sync_together88_aunroll_x_in_c0_eni17_13_tpl_4_q;
                default : i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve47_mux_x_q <= 1'b0;
            endcase
        end
    end

    // redist31_i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve47_mux_x_q_4(DELAY,225)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve47_mux_x_q_4_delay_0 <= $unsigned(i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve47_mux_x_q);
            redist31_i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve47_mux_x_q_4_delay_1 <= redist31_i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve47_mux_x_q_4_delay_0;
            redist31_i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve47_mux_x_q_4_q <= redist31_i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve47_mux_x_q_4_delay_1;
        end
    end

    // redist32_i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve47_mux_x_q_6(DELAY,226)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve47_mux_x_q_6_delay_0 <= $unsigned(redist31_i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve47_mux_x_q_4_q);
            redist32_i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve47_mux_x_q_6_q <= redist32_i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve47_mux_x_q_6_delay_0;
        end
    end

    // redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_offset(CONSTANT,288)
    assign redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_offset_q = $unsigned(2'b11);

    // redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_rdcnt(ADD,289)
    assign redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_rdcnt_a = {1'b0, redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_wraddr_q};
    assign redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_rdcnt_b = {1'b0, redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_rdcnt_o <= $unsigned(redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_rdcnt_a) + $unsigned(redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_rdcnt_b);
        end
    end
    assign redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_rdcnt_q = redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_rdcnt_o[2:0];

    // redist11_sync_together88_aunroll_x_in_c0_eni17_12_tpl_4_inputreg0(DELAY,257)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist11_sync_together88_aunroll_x_in_c0_eni17_12_tpl_4_inputreg0_q <= $unsigned(in_c0_eni17_12_tpl);
        end
    end

    // redist11_sync_together88_aunroll_x_in_c0_eni17_12_tpl_4(DELAY,205)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist11_sync_together88_aunroll_x_in_c0_eni17_12_tpl_4_delay_0 <= $unsigned(redist11_sync_together88_aunroll_x_in_c0_eni17_12_tpl_4_inputreg0_q);
            redist11_sync_together88_aunroll_x_in_c0_eni17_12_tpl_4_delay_1 <= redist11_sync_together88_aunroll_x_in_c0_eni17_12_tpl_4_delay_0;
            redist11_sync_together88_aunroll_x_in_c0_eni17_12_tpl_4_q <= redist11_sync_together88_aunroll_x_in_c0_eni17_12_tpl_4_delay_1;
        end
    end

    // valid_fanout_reg39(REG,182)@0 + 1
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg39_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg38(REG,181)@2 + 1
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg38_q <= $unsigned(redist17_sync_together88_aunroll_x_in_i_valid_2_q);
        end
    end

    // i_llvm_fpga_push_i32_lim_ext25_push27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_lim_ext25_push27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x(FIFODELAY,125)@1 + 460
    // in i_valid@3
    // in i_write_pred@3
    // in i_data@4
    // out o_data@4
    assign i_llvm_fpga_push_i32_lim_ext25_push27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_lim_ext25_push27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall = ~ (valid_fanout_reg39_q & i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q);
    assign i_llvm_fpga_push_i32_lim_ext25_push27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_lim_ext25_push27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid = valid_fanout_reg38_q & redist23_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q_2_q;
    assign i_llvm_fpga_push_i32_lim_ext25_push27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_lim_ext25_push27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_data = i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q;
    assign i_llvm_fpga_push_i32_lim_ext25_push27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_lim_ext25_push27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid_bitsignaltemp = i_llvm_fpga_push_i32_lim_ext25_push27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_lim_ext25_push27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid[0];
    assign i_llvm_fpga_push_i32_lim_ext25_push27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_lim_ext25_push27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall_bitsignaltemp = i_llvm_fpga_push_i32_lim_ext25_push27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_lim_ext25_push27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall[0];
    hld_fifo #(
        .DEPTH(460),
        .WIDTH(32),
        .STYLE("ms"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(0),
        .NEVER_OVERFLOWS(1),
        .INITIAL_OCCUPANCY(460),
        .WRITE_AND_READ_DURING_FULL(1),
        .STALL_IN_EARLINESS(3),
        .VALID_IN_EARLINESS(1)
    ) thei_llvm_fpga_push_i32_lim_ext25_push27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_lim_ext25_push27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x (
        .i_valid(i_llvm_fpga_push_i32_lim_ext25_push27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_lim_ext25_push27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid_bitsignaltemp),
        .i_stall(i_llvm_fpga_push_i32_lim_ext25_push27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_lim_ext25_push27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall_bitsignaltemp),
        .i_data(i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q),
        .o_data(i_llvm_fpga_push_i32_lim_ext25_push27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_lim_ext25_push27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x(MUX,70)@4
    assign i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_s = redist49_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_4_q;
    always @(i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_s or i_llvm_fpga_push_i32_lim_ext25_push27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_lim_ext25_push27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_o_data or redist11_sync_together88_aunroll_x_in_c0_eni17_12_tpl_4_q)
    begin
        unique case (i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_s)
            1'b0 : i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q = i_llvm_fpga_push_i32_lim_ext25_push27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_lim_ext25_push27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_o_data;
            1'b1 : i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q = redist11_sync_together88_aunroll_x_in_c0_eni17_12_tpl_4_q;
            default : i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q = 32'b0;
        endcase
    end

    // redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_inputreg0(DELAY,284)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_inputreg0_q <= $unsigned(i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q);
        end
    end

    // redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_wraddr(COUNTER,287)
    // low=0, high=3, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_wraddr_i <= $unsigned(redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_wraddr_i) + $unsigned(2'd1);
        end
    end
    assign redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_wraddr_q = redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_wraddr_i[1:0];

    // redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_mem(DUALMEM,286)
    assign redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_mem_ia = $unsigned(redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_inputreg0_q);
    assign redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_mem_aa = redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_wraddr_q;
    assign redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_mem_ab = redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_rdcnt_q[1:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(32),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_mem_aa),
        .data_a(redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_mem_ab),
        .q_b(redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_mem_q = redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_mem_iq[31:0];

    // redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_outputreg0(DELAY,285)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_outputreg0_q <= $unsigned(redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_mem_q);
        end
    end

    // redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_offset(CONSTANT,255)
    assign redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_offset_q = $unsigned(3'b100);

    // redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_rdcnt(ADD,256)
    assign redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_rdcnt_a = {1'b0, redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_wraddr_q};
    assign redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_rdcnt_b = {1'b0, redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_rdcnt_o <= $unsigned(redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_rdcnt_a) + $unsigned(redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_rdcnt_b);
        end
    end
    assign redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_rdcnt_q = redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_rdcnt_o[3:0];

    // redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_inputreg0(DELAY,252)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_inputreg0_q <= $unsigned(in_c0_eni17_11_tpl);
        end
    end

    // redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_wraddr(COUNTER,254)
    // low=0, high=7, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_wraddr_i <= $unsigned(redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_wraddr_i) + $unsigned(3'd1);
        end
    end
    assign redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_wraddr_q = redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_wraddr_i[2:0];

    // redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_mem(DUALMEM,253)
    assign redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_mem_ia = $unsigned(redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_inputreg0_q);
    assign redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_mem_aa = redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_wraddr_q;
    assign redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_mem_ab = redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_rdcnt_q[2:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(16),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_mem_aa),
        .data_a(redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_mem_ab),
        .q_b(redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_mem_q = redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_mem_iq[15:0];

    // valid_fanout_reg36(REG,179)@4 + 1
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg36_q <= $unsigned(redist19_sync_together88_aunroll_x_in_i_valid_4_q);
        end
    end

    // valid_fanout_reg35(REG,178)@6 + 1
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg35_q <= $unsigned(redist20_sync_together88_aunroll_x_in_i_valid_6_q);
        end
    end

    // i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x(FIFODELAY,74)@5 + 460
    // in i_valid@7
    // in i_write_pred@7
    // in i_data@8
    // out o_data@8
    assign i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall = ~ (valid_fanout_reg36_q & redist25_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q_4_q);
    assign i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid = valid_fanout_reg35_q & redist26_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q_6_q;
    assign i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_data = i_llvm_fpga_pop_i16_inc22_pop26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i16_inc22_pop26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve43_mux_x_q;
    assign i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid_bitsignaltemp = i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid[0];
    assign i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall_bitsignaltemp = i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall[0];
    hld_fifo #(
        .DEPTH(460),
        .WIDTH(16),
        .STYLE("ms"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(0),
        .NEVER_OVERFLOWS(1),
        .INITIAL_OCCUPANCY(460),
        .WRITE_AND_READ_DURING_FULL(1),
        .STALL_IN_EARLINESS(3),
        .VALID_IN_EARLINESS(1)
    ) thei_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x (
        .i_valid(i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid_bitsignaltemp),
        .i_stall(i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall_bitsignaltemp),
        .i_data(i_llvm_fpga_pop_i16_inc22_pop26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i16_inc22_pop26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve43_mux_x_q),
        .o_data(i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i16_inc22_pop26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i16_inc22_pop26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve43_mux_x(MUX,62)@8
    assign i_llvm_fpga_pop_i16_inc22_pop26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i16_inc22_pop26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve43_mux_x_s = redist51_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_8_q;
    always @(i_llvm_fpga_pop_i16_inc22_pop26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i16_inc22_pop26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve43_mux_x_s or i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_o_data or redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_mem_q)
    begin
        unique case (i_llvm_fpga_pop_i16_inc22_pop26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i16_inc22_pop26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve43_mux_x_s)
            1'b0 : i_llvm_fpga_pop_i16_inc22_pop26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i16_inc22_pop26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve43_mux_x_q = i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_o_data;
            1'b1 : i_llvm_fpga_pop_i16_inc22_pop26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i16_inc22_pop26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve43_mux_x_q = redist10_sync_together88_aunroll_x_in_c0_eni17_11_tpl_8_mem_q;
            default : i_llvm_fpga_pop_i16_inc22_pop26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i16_inc22_pop26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve43_mux_x_q = 16'b0;
        endcase
    end

    // redist42_i_llvm_fpga_pop_i16_inc22_pop26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i16_inc22_pop26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve43_mux_x_q_2(DELAY,236)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist42_i_llvm_fpga_pop_i16_inc22_pop26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i16_inc22_pop26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve43_mux_x_q_2_delay_0 <= $unsigned(i_llvm_fpga_pop_i16_inc22_pop26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i16_inc22_pop26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve43_mux_x_q);
            redist42_i_llvm_fpga_pop_i16_inc22_pop26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i16_inc22_pop26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve43_mux_x_q_2_q <= redist42_i_llvm_fpga_pop_i16_inc22_pop26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i16_inc22_pop26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve43_mux_x_q_2_delay_0;
        end
    end

    // valid_fanout_reg33(REG,176)@6 + 1
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg33_q <= $unsigned(redist20_sync_together88_aunroll_x_in_i_valid_6_q);
        end
    end

    // redist54_i_llvm_fpga_dummy_thread_lr_ph_dummy_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve2_out_dummy_out_8(DELAY,248)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist54_i_llvm_fpga_dummy_thread_lr_ph_dummy_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve2_out_dummy_out_8_q <= $unsigned(redist53_i_llvm_fpga_dummy_thread_lr_ph_dummy_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve2_out_dummy_out_7_q);
        end
    end

    // i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_current_thread_isreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve6(LOGICAL,45)@8
    assign i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_current_thread_isreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve6_q = redist54_i_llvm_fpga_dummy_thread_lr_ph_dummy_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve2_out_dummy_out_8_q ^ VCC_q;

    // i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve9(LOGICAL,50)@7 + 1
    assign i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve9_qi = i_llvm_fpga_pop_coalesce_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_current_iter_isreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_coalesce_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_current_iter_isreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve4_mux_x_q & i_llvm_fpga_pipeline_keep_going14_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve8_out_data_out;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve9_delay ( .xin(i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve9_qi), .xout(i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve9_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isrealreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve10(LOGICAL,51)@8
    assign i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isrealreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve10_q = i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve9_q & i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_current_thread_isreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve6_q;

    // i_llvm_fpga_push_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_push_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_element_extension2_x(BITJOIN,121)@8
    assign i_llvm_fpga_push_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_push_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_element_extension2_x_q = {i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_c_i7_03_x_q, i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isrealreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve10_q};

    // valid_fanout_reg4(REG,147)@3 + 1
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg4_q <= $unsigned(redist18_sync_together88_aunroll_x_in_i_valid_3_q);
        end
    end

    // valid_fanout_reg3(REG,146)@6 + 1
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg3_q <= $unsigned(redist20_sync_together88_aunroll_x_in_i_valid_6_q);
        end
    end

    // i_llvm_fpga_push_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_push_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_push_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x(FIFODELAY,122)@4 + 459
    // in i_valid@7
    // in i_write_pred@7
    // in i_data@8
    // out o_data@7
    assign i_llvm_fpga_push_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_push_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_push_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall = ~ (valid_fanout_reg4_q & redist24_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q_3_q);
    assign i_llvm_fpga_push_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_push_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_push_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid = valid_fanout_reg3_q & redist26_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q_6_q;
    assign i_llvm_fpga_push_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_push_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_push_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_data = i_llvm_fpga_push_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_push_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_element_extension2_x_q;
    assign i_llvm_fpga_push_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_push_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_push_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid_bitsignaltemp = i_llvm_fpga_push_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_push_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_push_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid[0];
    assign i_llvm_fpga_push_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_push_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_push_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall_bitsignaltemp = i_llvm_fpga_push_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_push_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_push_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall[0];
    hld_fifo #(
        .DEPTH(460),
        .WIDTH(8),
        .STYLE("ms"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(0),
        .NEVER_OVERFLOWS(1),
        .INITIAL_OCCUPANCY(460),
        .WRITE_AND_READ_DURING_FULL(1),
        .STALL_IN_EARLINESS(3),
        .VALID_IN_EARLINESS(1)
    ) thei_llvm_fpga_push_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_push_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_push_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x (
        .i_valid(i_llvm_fpga_push_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_push_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_push_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid_bitsignaltemp),
        .i_stall(i_llvm_fpga_push_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_push_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_push_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall_bitsignaltemp),
        .i_data(i_llvm_fpga_push_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_push_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_element_extension2_x_q),
        .o_data(i_llvm_fpga_push_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_push_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_push_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_push_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_push_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_adapt_scalar_trunc4_sel_x(BITSELECT,124)@7
    assign i_llvm_fpga_push_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_push_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_adapt_scalar_trunc4_sel_x_b = i_llvm_fpga_push_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_push_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_push_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_o_data[0:0];

    // i_llvm_fpga_pop_coalesce_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_current_iter_isreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_coalesce_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_current_iter_isreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve4_mux_x(MUX,61)@7
    assign i_llvm_fpga_pop_coalesce_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_current_iter_isreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_coalesce_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_current_iter_isreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve4_mux_x_s = redist50_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_7_q;
    always @(i_llvm_fpga_pop_coalesce_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_current_iter_isreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_coalesce_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_current_iter_isreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve4_mux_x_s or i_llvm_fpga_push_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_push_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_adapt_scalar_trunc4_sel_x_b or VCC_q)
    begin
        unique case (i_llvm_fpga_pop_coalesce_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_current_iter_isreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_coalesce_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_current_iter_isreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve4_mux_x_s)
            1'b0 : i_llvm_fpga_pop_coalesce_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_current_iter_isreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_coalesce_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_current_iter_isreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve4_mux_x_q = i_llvm_fpga_push_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_push_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_adapt_scalar_trunc4_sel_x_b;
            1'b1 : i_llvm_fpga_pop_coalesce_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_current_iter_isreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_coalesce_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_current_iter_isreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve4_mux_x_q = VCC_q;
            default : i_llvm_fpga_pop_coalesce_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_current_iter_isreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_coalesce_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_current_iter_isreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve4_mux_x_q = 1'b0;
        endcase
    end

    // i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_current_iter_isspec_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve5(LOGICAL,44)@7
    assign i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_current_iter_isspec_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve5_q = i_llvm_fpga_pop_coalesce_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_current_iter_isreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_coalesce_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_current_iter_isreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve4_mux_x_q ^ VCC_q;

    // i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_is_real_thread_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve41(LOGICAL,47)@7
    assign i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_is_real_thread_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve41_q = redist53_i_llvm_fpga_dummy_thread_lr_ph_dummy_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve2_out_dummy_out_7_q | i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_current_iter_isspec_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve5_q;

    // redist8_sync_together88_aunroll_x_in_c0_eni17_9_tpl_4_inputreg0(DELAY,251)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist8_sync_together88_aunroll_x_in_c0_eni17_9_tpl_4_inputreg0_q <= $unsigned(in_c0_eni17_9_tpl);
        end
    end

    // redist8_sync_together88_aunroll_x_in_c0_eni17_9_tpl_4(DELAY,202)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist8_sync_together88_aunroll_x_in_c0_eni17_9_tpl_4_delay_0 <= $unsigned(redist8_sync_together88_aunroll_x_in_c0_eni17_9_tpl_4_inputreg0_q);
            redist8_sync_together88_aunroll_x_in_c0_eni17_9_tpl_4_delay_1 <= redist8_sync_together88_aunroll_x_in_c0_eni17_9_tpl_4_delay_0;
            redist8_sync_together88_aunroll_x_in_c0_eni17_9_tpl_4_q <= redist8_sync_together88_aunroll_x_in_c0_eni17_9_tpl_4_delay_1;
        end
    end

    // valid_fanout_reg29(REG,172)@0 + 1
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg29_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg28(REG,171)@2 + 1
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg28_q <= $unsigned(redist17_sync_together88_aunroll_x_in_i_valid_2_q);
        end
    end

    // i_llvm_fpga_push_i32_reorder_limiter_enter27_push28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_reorder_limiter_enter27_push28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x(FIFODELAY,128)@1 + 460
    // in i_valid@3
    // in i_write_pred@3
    // in i_data@4
    // out o_data@4
    assign i_llvm_fpga_push_i32_reorder_limiter_enter27_push28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_reorder_limiter_enter27_push28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall = ~ (valid_fanout_reg29_q & i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q);
    assign i_llvm_fpga_push_i32_reorder_limiter_enter27_push28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_reorder_limiter_enter27_push28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid = valid_fanout_reg28_q & redist23_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q_2_q;
    assign i_llvm_fpga_push_i32_reorder_limiter_enter27_push28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_reorder_limiter_enter27_push28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_data = i_llvm_fpga_pop_i32_reorder_limiter_enter27_pop28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_reorder_limiter_enter27_pop28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve37_mux_x_q;
    assign i_llvm_fpga_push_i32_reorder_limiter_enter27_push28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_reorder_limiter_enter27_push28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid_bitsignaltemp = i_llvm_fpga_push_i32_reorder_limiter_enter27_push28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_reorder_limiter_enter27_push28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid[0];
    assign i_llvm_fpga_push_i32_reorder_limiter_enter27_push28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_reorder_limiter_enter27_push28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall_bitsignaltemp = i_llvm_fpga_push_i32_reorder_limiter_enter27_push28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_reorder_limiter_enter27_push28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall[0];
    hld_fifo #(
        .DEPTH(460),
        .WIDTH(32),
        .STYLE("ms"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(0),
        .NEVER_OVERFLOWS(1),
        .INITIAL_OCCUPANCY(460),
        .WRITE_AND_READ_DURING_FULL(1),
        .STALL_IN_EARLINESS(3),
        .VALID_IN_EARLINESS(1)
    ) thei_llvm_fpga_push_i32_reorder_limiter_enter27_push28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_reorder_limiter_enter27_push28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x (
        .i_valid(i_llvm_fpga_push_i32_reorder_limiter_enter27_push28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_reorder_limiter_enter27_push28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid_bitsignaltemp),
        .i_stall(i_llvm_fpga_push_i32_reorder_limiter_enter27_push28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_reorder_limiter_enter27_push28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall_bitsignaltemp),
        .i_data(i_llvm_fpga_pop_i32_reorder_limiter_enter27_pop28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_reorder_limiter_enter27_pop28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve37_mux_x_q),
        .o_data(i_llvm_fpga_push_i32_reorder_limiter_enter27_push28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_reorder_limiter_enter27_push28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i32_reorder_limiter_enter27_pop28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_reorder_limiter_enter27_pop28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve37_mux_x(MUX,71)@4
    assign i_llvm_fpga_pop_i32_reorder_limiter_enter27_pop28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_reorder_limiter_enter27_pop28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve37_mux_x_s = redist49_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_4_q;
    always @(i_llvm_fpga_pop_i32_reorder_limiter_enter27_pop28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_reorder_limiter_enter27_pop28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve37_mux_x_s or i_llvm_fpga_push_i32_reorder_limiter_enter27_push28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_reorder_limiter_enter27_push28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_o_data or redist8_sync_together88_aunroll_x_in_c0_eni17_9_tpl_4_q)
    begin
        unique case (i_llvm_fpga_pop_i32_reorder_limiter_enter27_pop28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_reorder_limiter_enter27_pop28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve37_mux_x_s)
            1'b0 : i_llvm_fpga_pop_i32_reorder_limiter_enter27_pop28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_reorder_limiter_enter27_pop28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve37_mux_x_q = i_llvm_fpga_push_i32_reorder_limiter_enter27_push28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i32_reorder_limiter_enter27_push28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_o_data;
            1'b1 : i_llvm_fpga_pop_i32_reorder_limiter_enter27_pop28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_reorder_limiter_enter27_pop28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve37_mux_x_q = redist8_sync_together88_aunroll_x_in_c0_eni17_9_tpl_4_q;
            default : i_llvm_fpga_pop_i32_reorder_limiter_enter27_pop28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_reorder_limiter_enter27_pop28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve37_mux_x_q = 32'b0;
        endcase
    end

    // redist29_i_llvm_fpga_pop_i32_reorder_limiter_enter27_pop28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_reorder_limiter_enter27_pop28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve37_mux_x_q_3(DELAY,223)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i32_reorder_limiter_enter27_pop28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_reorder_limiter_enter27_pop28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve37_mux_x_q_3_delay_0 <= $unsigned(i_llvm_fpga_pop_i32_reorder_limiter_enter27_pop28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_reorder_limiter_enter27_pop28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve37_mux_x_q);
            redist29_i_llvm_fpga_pop_i32_reorder_limiter_enter27_pop28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_reorder_limiter_enter27_pop28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve37_mux_x_q_3_delay_1 <= redist29_i_llvm_fpga_pop_i32_reorder_limiter_enter27_pop28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_reorder_limiter_enter27_pop28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve37_mux_x_q_3_delay_0;
            redist29_i_llvm_fpga_pop_i32_reorder_limiter_enter27_pop28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_reorder_limiter_enter27_pop28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve37_mux_x_q_3_q <= redist29_i_llvm_fpga_pop_i32_reorder_limiter_enter27_pop28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_reorder_limiter_enter27_pop28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve37_mux_x_q_3_delay_1;
        end
    end

    // redist9_sync_together88_aunroll_x_in_c0_eni17_10_tpl_4(DELAY,203)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist9_sync_together88_aunroll_x_in_c0_eni17_10_tpl_4_delay_0 <= $unsigned(in_c0_eni17_10_tpl);
            redist9_sync_together88_aunroll_x_in_c0_eni17_10_tpl_4_delay_1 <= redist9_sync_together88_aunroll_x_in_c0_eni17_10_tpl_4_delay_0;
            redist9_sync_together88_aunroll_x_in_c0_eni17_10_tpl_4_delay_2 <= redist9_sync_together88_aunroll_x_in_c0_eni17_10_tpl_4_delay_1;
            redist9_sync_together88_aunroll_x_in_c0_eni17_10_tpl_4_q <= redist9_sync_together88_aunroll_x_in_c0_eni17_10_tpl_4_delay_2;
        end
    end

    // i_llvm_fpga_push_i1_notcmp1733_push36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_element_extension2_x(BITJOIN,103)@4
    assign i_llvm_fpga_push_i1_notcmp1733_push36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_element_extension2_x_q = {i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_c_i7_03_x_q, i_llvm_fpga_pop_i1_notcmp1733_pop36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_notcmp1733_pop36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve39_mux_x_q};

    // valid_fanout_reg32(REG,175)@0 + 1
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg32_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg31(REG,174)@2 + 1
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg31_q <= $unsigned(redist17_sync_together88_aunroll_x_in_i_valid_2_q);
        end
    end

    // i_llvm_fpga_push_i1_notcmp1733_push36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_notcmp1733_push36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x(FIFODELAY,104)@1 + 460
    // in i_valid@3
    // in i_write_pred@3
    // in i_data@4
    // out o_data@4
    assign i_llvm_fpga_push_i1_notcmp1733_push36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_notcmp1733_push36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall = ~ (valid_fanout_reg32_q & i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q);
    assign i_llvm_fpga_push_i1_notcmp1733_push36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_notcmp1733_push36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid = valid_fanout_reg31_q & redist23_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q_2_q;
    assign i_llvm_fpga_push_i1_notcmp1733_push36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_notcmp1733_push36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_data = i_llvm_fpga_push_i1_notcmp1733_push36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_element_extension2_x_q;
    assign i_llvm_fpga_push_i1_notcmp1733_push36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_notcmp1733_push36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid_bitsignaltemp = i_llvm_fpga_push_i1_notcmp1733_push36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_notcmp1733_push36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid[0];
    assign i_llvm_fpga_push_i1_notcmp1733_push36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_notcmp1733_push36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall_bitsignaltemp = i_llvm_fpga_push_i1_notcmp1733_push36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_notcmp1733_push36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall[0];
    hld_fifo #(
        .DEPTH(460),
        .WIDTH(8),
        .STYLE("ms"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(0),
        .NEVER_OVERFLOWS(1),
        .INITIAL_OCCUPANCY(460),
        .WRITE_AND_READ_DURING_FULL(1),
        .STALL_IN_EARLINESS(3),
        .VALID_IN_EARLINESS(1)
    ) thei_llvm_fpga_push_i1_notcmp1733_push36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_notcmp1733_push36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x (
        .i_valid(i_llvm_fpga_push_i1_notcmp1733_push36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_notcmp1733_push36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid_bitsignaltemp),
        .i_stall(i_llvm_fpga_push_i1_notcmp1733_push36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_notcmp1733_push36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall_bitsignaltemp),
        .i_data(i_llvm_fpga_push_i1_notcmp1733_push36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_element_extension2_x_q),
        .o_data(i_llvm_fpga_push_i1_notcmp1733_push36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_notcmp1733_push36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_push_i1_notcmp1733_push36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_adapt_scalar_trunc4_sel_x(BITSELECT,106)@4
    assign i_llvm_fpga_push_i1_notcmp1733_push36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_adapt_scalar_trunc4_sel_x_b = i_llvm_fpga_push_i1_notcmp1733_push36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_notcmp1733_push36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_o_data[0:0];

    // i_llvm_fpga_pop_i1_notcmp1733_pop36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_notcmp1733_pop36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve39_mux_x(MUX,67)@4
    assign i_llvm_fpga_pop_i1_notcmp1733_pop36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_notcmp1733_pop36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve39_mux_x_s = redist49_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_4_q;
    always @(i_llvm_fpga_pop_i1_notcmp1733_pop36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_notcmp1733_pop36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve39_mux_x_s or i_llvm_fpga_push_i1_notcmp1733_push36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_adapt_scalar_trunc4_sel_x_b or redist9_sync_together88_aunroll_x_in_c0_eni17_10_tpl_4_q)
    begin
        unique case (i_llvm_fpga_pop_i1_notcmp1733_pop36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_notcmp1733_pop36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve39_mux_x_s)
            1'b0 : i_llvm_fpga_pop_i1_notcmp1733_pop36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_notcmp1733_pop36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve39_mux_x_q = i_llvm_fpga_push_i1_notcmp1733_push36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_adapt_scalar_trunc4_sel_x_b;
            1'b1 : i_llvm_fpga_pop_i1_notcmp1733_pop36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_notcmp1733_pop36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve39_mux_x_q = redist9_sync_together88_aunroll_x_in_c0_eni17_10_tpl_4_q;
            default : i_llvm_fpga_pop_i1_notcmp1733_pop36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_notcmp1733_pop36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve39_mux_x_q = 1'b0;
        endcase
    end

    // redist36_i_llvm_fpga_pop_i1_notcmp1733_pop36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_notcmp1733_pop36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve39_mux_x_q_3(DELAY,230)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_notcmp1733_pop36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_notcmp1733_pop36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve39_mux_x_q_3_delay_0 <= $unsigned(i_llvm_fpga_pop_i1_notcmp1733_pop36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_notcmp1733_pop36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve39_mux_x_q);
            redist36_i_llvm_fpga_pop_i1_notcmp1733_pop36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_notcmp1733_pop36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve39_mux_x_q_3_delay_1 <= redist36_i_llvm_fpga_pop_i1_notcmp1733_pop36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_notcmp1733_pop36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve39_mux_x_q_3_delay_0;
            redist36_i_llvm_fpga_pop_i1_notcmp1733_pop36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_notcmp1733_pop36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve39_mux_x_q_3_q <= redist36_i_llvm_fpga_pop_i1_notcmp1733_pop36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_notcmp1733_pop36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve39_mux_x_q_3_delay_1;
        end
    end

    // i_llvm_fpga_pipeline_order_parent_loop_i32_reorder_parent_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve42(BLACKBOX,38)@7
    // out out_o_exit_outer_loop@10
    // out out_o_stall@10
    // out out_o_valid@10
    k0_ZTSZZ12parallel_bfsRSt6vectorIS_IiSaI0021ndleree_cles8_eulve0 thei_llvm_fpga_pipeline_order_parent_loop_i32_reorder_parent_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve42 (
        .in_i_exit_inner_loop(i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve26_q),
        .in_i_exit_outer_loop(redist36_i_llvm_fpga_pop_i1_notcmp1733_pop36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_notcmp1733_pop36_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve39_mux_x_q_3_q),
        .in_i_outer_loop_token(redist29_i_llvm_fpga_pop_i32_reorder_limiter_enter27_pop28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_reorder_limiter_enter27_pop28_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve37_mux_x_q_3_q),
        .in_i_predicate(i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_is_real_thread_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve41_q),
        .in_i_stall(GND_q),
        .in_i_start_inner_loop(redist50_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_7_q),
        .in_i_valid(valid_fanout_reg33_q),
        .out_o_exit_outer_loop(i_llvm_fpga_pipeline_order_parent_loop_i32_reorder_parent_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve42_out_o_exit_outer_loop),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist48_i_notexit16_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve28_q_3(DELAY,242)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist48_i_notexit16_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve28_q_3_delay_0 <= $unsigned(i_notexit16_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve28_q);
            redist48_i_notexit16_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve28_q_3_delay_1 <= redist48_i_notexit16_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve28_q_3_delay_0;
            redist48_i_notexit16_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve28_q_3_q <= redist48_i_notexit16_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve28_q_3_delay_1;
        end
    end

    // redist46_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve26_q_1(DELAY,240)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist46_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve26_q_1_q <= $unsigned(i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve26_q);
        end
    end

    // i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isspec_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve12(LOGICAL,52)@8
    assign i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isspec_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve12_q = i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve9_q ^ VCC_q;

    // redist43_i_llvm_fpga_pop_coalesce_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_current_iter_isreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_coalesce_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_current_iter_isreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve4_mux_x_q_1(DELAY,237)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist43_i_llvm_fpga_pop_coalesce_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_current_iter_isreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_coalesce_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_current_iter_isreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve4_mux_x_q_1_q <= $unsigned(i_llvm_fpga_pop_coalesce_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_current_iter_isreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_coalesce_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_current_iter_isreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve4_mux_x_q);
        end
    end

    // i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_lastiter_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve13(LOGICAL,48)@8
    assign i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_lastiter_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve13_q = redist43_i_llvm_fpga_pop_coalesce_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_current_iter_isreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_coalesce_i1_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_current_iter_isreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve4_mux_x_q_1_q & i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_next_iter_isspec_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve12_q;

    // i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_latchcond_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve14(LOGICAL,49)@8
    assign i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_latchcond_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve14_q = i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_lastiter_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve13_q & i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_current_thread_isreal_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve6_q;

    // i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_realexit_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve27(LOGICAL,53)@8 + 1
    assign i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_realexit_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve27_qi = i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_latchcond_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve14_q & redist46_i_unnamed_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve26_q_1_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_realexit_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve27_delay ( .xin(i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_realexit_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve27_qi), .xout(i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_realexit_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve27_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist44_i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_realexit_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve27_q_2(DELAY,238)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist44_i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_realexit_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve27_q_2_q <= $unsigned(i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_realexit_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve27_q);
        end
    end

    // redist6_sync_together88_aunroll_x_in_c0_eni17_7_tpl_4(DELAY,200)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist6_sync_together88_aunroll_x_in_c0_eni17_7_tpl_4_delay_0 <= $unsigned(in_c0_eni17_7_tpl);
            redist6_sync_together88_aunroll_x_in_c0_eni17_7_tpl_4_delay_1 <= redist6_sync_together88_aunroll_x_in_c0_eni17_7_tpl_4_delay_0;
            redist6_sync_together88_aunroll_x_in_c0_eni17_7_tpl_4_delay_2 <= redist6_sync_together88_aunroll_x_in_c0_eni17_7_tpl_4_delay_1;
            redist6_sync_together88_aunroll_x_in_c0_eni17_7_tpl_4_q <= redist6_sync_together88_aunroll_x_in_c0_eni17_7_tpl_4_delay_2;
        end
    end

    // i_llvm_fpga_push_i1_memdep_phi_pop929_push30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_element_extension2_x(BITJOIN,97)@8
    assign i_llvm_fpga_push_i1_memdep_phi_pop929_push30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_element_extension2_x_q = {i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_c_i7_03_x_q, redist37_i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve21_mux_x_q_4_q};

    // valid_fanout_reg23(REG,166)@0 + 1
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg23_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg22(REG,165)@6 + 1
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg22_q <= $unsigned(redist20_sync_together88_aunroll_x_in_i_valid_6_q);
        end
    end

    // i_llvm_fpga_push_i1_memdep_phi_pop929_push30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi_pop929_push30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x(FIFODELAY,98)@1 + 456
    // in i_valid@7
    // in i_write_pred@7
    // in i_data@8
    // out o_data@4
    assign i_llvm_fpga_push_i1_memdep_phi_pop929_push30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi_pop929_push30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall = ~ (valid_fanout_reg23_q & i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q);
    assign i_llvm_fpga_push_i1_memdep_phi_pop929_push30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi_pop929_push30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid = valid_fanout_reg22_q & redist26_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q_6_q;
    assign i_llvm_fpga_push_i1_memdep_phi_pop929_push30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi_pop929_push30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_data = i_llvm_fpga_push_i1_memdep_phi_pop929_push30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_element_extension2_x_q;
    assign i_llvm_fpga_push_i1_memdep_phi_pop929_push30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi_pop929_push30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid_bitsignaltemp = i_llvm_fpga_push_i1_memdep_phi_pop929_push30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi_pop929_push30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid[0];
    assign i_llvm_fpga_push_i1_memdep_phi_pop929_push30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi_pop929_push30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall_bitsignaltemp = i_llvm_fpga_push_i1_memdep_phi_pop929_push30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi_pop929_push30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall[0];
    hld_fifo #(
        .DEPTH(460),
        .WIDTH(8),
        .STYLE("ms"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(0),
        .NEVER_OVERFLOWS(1),
        .INITIAL_OCCUPANCY(460),
        .WRITE_AND_READ_DURING_FULL(1),
        .STALL_IN_EARLINESS(3),
        .VALID_IN_EARLINESS(1)
    ) thei_llvm_fpga_push_i1_memdep_phi_pop929_push30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi_pop929_push30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x (
        .i_valid(i_llvm_fpga_push_i1_memdep_phi_pop929_push30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi_pop929_push30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid_bitsignaltemp),
        .i_stall(i_llvm_fpga_push_i1_memdep_phi_pop929_push30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi_pop929_push30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall_bitsignaltemp),
        .i_data(i_llvm_fpga_push_i1_memdep_phi_pop929_push30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_element_extension2_x_q),
        .o_data(i_llvm_fpga_push_i1_memdep_phi_pop929_push30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi_pop929_push30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_push_i1_memdep_phi_pop929_push30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_adapt_scalar_trunc4_sel_x(BITSELECT,100)@4
    assign i_llvm_fpga_push_i1_memdep_phi_pop929_push30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_adapt_scalar_trunc4_sel_x_b = i_llvm_fpga_push_i1_memdep_phi_pop929_push30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi_pop929_push30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_o_data[0:0];

    // i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve21_mux_x(MUX,66)@4 + 1
    assign i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve21_mux_x_s = redist49_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_4_q;
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve21_mux_x_s)
                1'b0 : i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve21_mux_x_q <= i_llvm_fpga_push_i1_memdep_phi_pop929_push30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_adapt_scalar_trunc4_sel_x_b;
                1'b1 : i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve21_mux_x_q <= redist6_sync_together88_aunroll_x_in_c0_eni17_7_tpl_4_q;
                default : i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve21_mux_x_q <= 1'b0;
            endcase
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve21_mux_x_q_4(DELAY,231)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve21_mux_x_q_4_delay_0 <= $unsigned(i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve21_mux_x_q);
            redist37_i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve21_mux_x_q_4_delay_1 <= redist37_i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve21_mux_x_q_4_delay_0;
            redist37_i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve21_mux_x_q_4_q <= redist37_i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve21_mux_x_q_4_delay_1;
        end
    end

    // redist38_i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve21_mux_x_q_6(DELAY,232)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist38_i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve21_mux_x_q_6_delay_0 <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve21_mux_x_q_4_q);
            redist38_i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve21_mux_x_q_6_q <= redist38_i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve21_mux_x_q_6_delay_0;
        end
    end

    // redist4_sync_together88_aunroll_x_in_c0_eni17_5_tpl_4(DELAY,198)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist4_sync_together88_aunroll_x_in_c0_eni17_5_tpl_4_delay_0 <= $unsigned(in_c0_eni17_5_tpl);
            redist4_sync_together88_aunroll_x_in_c0_eni17_5_tpl_4_delay_1 <= redist4_sync_together88_aunroll_x_in_c0_eni17_5_tpl_4_delay_0;
            redist4_sync_together88_aunroll_x_in_c0_eni17_5_tpl_4_delay_2 <= redist4_sync_together88_aunroll_x_in_c0_eni17_5_tpl_4_delay_1;
            redist4_sync_together88_aunroll_x_in_c0_eni17_5_tpl_4_q <= redist4_sync_together88_aunroll_x_in_c0_eni17_5_tpl_4_delay_2;
        end
    end

    // redist39_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve18_mux_x_q_4(DELAY,233)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist39_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve18_mux_x_q_4_delay_0 <= $unsigned(i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve18_mux_x_q);
            redist39_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve18_mux_x_q_4_delay_1 <= redist39_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve18_mux_x_q_4_delay_0;
            redist39_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve18_mux_x_q_4_delay_2 <= redist39_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve18_mux_x_q_4_delay_1;
            redist39_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve18_mux_x_q_4_q <= redist39_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve18_mux_x_q_4_delay_2;
        end
    end

    // i_llvm_fpga_push_i1_memdep_phi81_pop1130_push31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_element_extension2_x(BITJOIN,91)@8
    assign i_llvm_fpga_push_i1_memdep_phi81_pop1130_push31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_element_extension2_x_q = {i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_c_i7_03_x_q, redist39_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve18_mux_x_q_4_q};

    // valid_fanout_reg21(REG,164)@0 + 1
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg21_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg20(REG,163)@6 + 1
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg20_q <= $unsigned(redist20_sync_together88_aunroll_x_in_i_valid_6_q);
        end
    end

    // i_llvm_fpga_push_i1_memdep_phi81_pop1130_push31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi81_pop1130_push31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x(FIFODELAY,92)@1 + 456
    // in i_valid@7
    // in i_write_pred@7
    // in i_data@8
    // out o_data@4
    assign i_llvm_fpga_push_i1_memdep_phi81_pop1130_push31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi81_pop1130_push31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall = ~ (valid_fanout_reg21_q & i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q);
    assign i_llvm_fpga_push_i1_memdep_phi81_pop1130_push31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi81_pop1130_push31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid = valid_fanout_reg20_q & redist26_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q_6_q;
    assign i_llvm_fpga_push_i1_memdep_phi81_pop1130_push31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi81_pop1130_push31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_data = i_llvm_fpga_push_i1_memdep_phi81_pop1130_push31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_element_extension2_x_q;
    assign i_llvm_fpga_push_i1_memdep_phi81_pop1130_push31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi81_pop1130_push31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid_bitsignaltemp = i_llvm_fpga_push_i1_memdep_phi81_pop1130_push31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi81_pop1130_push31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid[0];
    assign i_llvm_fpga_push_i1_memdep_phi81_pop1130_push31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi81_pop1130_push31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall_bitsignaltemp = i_llvm_fpga_push_i1_memdep_phi81_pop1130_push31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi81_pop1130_push31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall[0];
    hld_fifo #(
        .DEPTH(460),
        .WIDTH(8),
        .STYLE("ms"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(0),
        .NEVER_OVERFLOWS(1),
        .INITIAL_OCCUPANCY(460),
        .WRITE_AND_READ_DURING_FULL(1),
        .STALL_IN_EARLINESS(3),
        .VALID_IN_EARLINESS(1)
    ) thei_llvm_fpga_push_i1_memdep_phi81_pop1130_push31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi81_pop1130_push31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x (
        .i_valid(i_llvm_fpga_push_i1_memdep_phi81_pop1130_push31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi81_pop1130_push31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid_bitsignaltemp),
        .i_stall(i_llvm_fpga_push_i1_memdep_phi81_pop1130_push31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi81_pop1130_push31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall_bitsignaltemp),
        .i_data(i_llvm_fpga_push_i1_memdep_phi81_pop1130_push31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_element_extension2_x_q),
        .o_data(i_llvm_fpga_push_i1_memdep_phi81_pop1130_push31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi81_pop1130_push31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_push_i1_memdep_phi81_pop1130_push31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_adapt_scalar_trunc4_sel_x(BITSELECT,94)@4
    assign i_llvm_fpga_push_i1_memdep_phi81_pop1130_push31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_adapt_scalar_trunc4_sel_x_b = i_llvm_fpga_push_i1_memdep_phi81_pop1130_push31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi81_pop1130_push31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_o_data[0:0];

    // i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve18_mux_x(MUX,65)@4
    assign i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve18_mux_x_s = redist49_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_4_q;
    always @(i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve18_mux_x_s or i_llvm_fpga_push_i1_memdep_phi81_pop1130_push31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_adapt_scalar_trunc4_sel_x_b or redist4_sync_together88_aunroll_x_in_c0_eni17_5_tpl_4_q)
    begin
        unique case (i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve18_mux_x_s)
            1'b0 : i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve18_mux_x_q = i_llvm_fpga_push_i1_memdep_phi81_pop1130_push31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_adapt_scalar_trunc4_sel_x_b;
            1'b1 : i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve18_mux_x_q = redist4_sync_together88_aunroll_x_in_c0_eni17_5_tpl_4_q;
            default : i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve18_mux_x_q = 1'b0;
        endcase
    end

    // redist5_sync_together88_aunroll_x_in_c0_eni17_6_tpl_4(DELAY,199)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist5_sync_together88_aunroll_x_in_c0_eni17_6_tpl_4_delay_0 <= $unsigned(in_c0_eni17_6_tpl);
            redist5_sync_together88_aunroll_x_in_c0_eni17_6_tpl_4_delay_1 <= redist5_sync_together88_aunroll_x_in_c0_eni17_6_tpl_4_delay_0;
            redist5_sync_together88_aunroll_x_in_c0_eni17_6_tpl_4_delay_2 <= redist5_sync_together88_aunroll_x_in_c0_eni17_6_tpl_4_delay_1;
            redist5_sync_together88_aunroll_x_in_c0_eni17_6_tpl_4_q <= redist5_sync_together88_aunroll_x_in_c0_eni17_6_tpl_4_delay_2;
        end
    end

    // i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_element_extension2_x(BITJOIN,79)@4
    assign i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_element_extension2_x_q = {i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_c_i7_03_x_q, i_llvm_fpga_pop_i1_memdep_phi79_pop1034_pop37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi79_pop1034_pop37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve19_mux_x_q};

    // valid_fanout_reg13(REG,156)@0 + 1
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg13_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg12(REG,155)@2 + 1
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg12_q <= $unsigned(redist17_sync_together88_aunroll_x_in_i_valid_2_q);
        end
    end

    // i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x(FIFODELAY,80)@1 + 460
    // in i_valid@3
    // in i_write_pred@3
    // in i_data@4
    // out o_data@4
    assign i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall = ~ (valid_fanout_reg13_q & i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q);
    assign i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid = valid_fanout_reg12_q & redist23_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q_2_q;
    assign i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_data = i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_element_extension2_x_q;
    assign i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid_bitsignaltemp = i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid[0];
    assign i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall_bitsignaltemp = i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall[0];
    hld_fifo #(
        .DEPTH(460),
        .WIDTH(8),
        .STYLE("ms"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(0),
        .NEVER_OVERFLOWS(1),
        .INITIAL_OCCUPANCY(460),
        .WRITE_AND_READ_DURING_FULL(1),
        .STALL_IN_EARLINESS(3),
        .VALID_IN_EARLINESS(1)
    ) thei_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x (
        .i_valid(i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid_bitsignaltemp),
        .i_stall(i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall_bitsignaltemp),
        .i_data(i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_element_extension2_x_q),
        .o_data(i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_adapt_scalar_trunc4_sel_x(BITSELECT,82)@4
    assign i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_adapt_scalar_trunc4_sel_x_b = i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_o_data[0:0];

    // i_llvm_fpga_pop_i1_memdep_phi79_pop1034_pop37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi79_pop1034_pop37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve19_mux_x(MUX,63)@4
    assign i_llvm_fpga_pop_i1_memdep_phi79_pop1034_pop37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi79_pop1034_pop37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve19_mux_x_s = redist49_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_4_q;
    always @(i_llvm_fpga_pop_i1_memdep_phi79_pop1034_pop37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi79_pop1034_pop37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve19_mux_x_s or i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_adapt_scalar_trunc4_sel_x_b or redist5_sync_together88_aunroll_x_in_c0_eni17_6_tpl_4_q)
    begin
        unique case (i_llvm_fpga_pop_i1_memdep_phi79_pop1034_pop37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi79_pop1034_pop37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve19_mux_x_s)
            1'b0 : i_llvm_fpga_pop_i1_memdep_phi79_pop1034_pop37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi79_pop1034_pop37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve19_mux_x_q = i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_adapt_scalar_trunc4_sel_x_b;
            1'b1 : i_llvm_fpga_pop_i1_memdep_phi79_pop1034_pop37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi79_pop1034_pop37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve19_mux_x_q = redist5_sync_together88_aunroll_x_in_c0_eni17_6_tpl_4_q;
            default : i_llvm_fpga_pop_i1_memdep_phi79_pop1034_pop37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi79_pop1034_pop37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve19_mux_x_q = 1'b0;
        endcase
    end

    // i_reduction_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_3_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve20(LOGICAL,41)@4 + 1
    assign i_reduction_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_3_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve20_qi = i_llvm_fpga_pop_i1_memdep_phi79_pop1034_pop37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi79_pop1034_pop37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve19_mux_x_q | i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve18_mux_x_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_3_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve20_delay ( .xin(i_reduction_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_3_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve20_qi), .xout(i_reduction_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_3_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve20_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist47_i_reduction_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_3_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve20_q_6(DELAY,241)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist47_i_reduction_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_3_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve20_q_6_delay_0 <= $unsigned(i_reduction_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_3_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve20_q);
            redist47_i_reduction_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_3_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve20_q_6_delay_1 <= redist47_i_reduction_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_3_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve20_q_6_delay_0;
            redist47_i_reduction_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_3_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve20_q_6_delay_2 <= redist47_i_reduction_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_3_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve20_q_6_delay_1;
            redist47_i_reduction_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_3_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve20_q_6_delay_3 <= redist47_i_reduction_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_3_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve20_q_6_delay_2;
            redist47_i_reduction_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_3_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve20_q_6_q <= redist47_i_reduction_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_3_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve20_q_6_delay_3;
        end
    end

    // redist40_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve18_mux_x_q_6(DELAY,234)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist40_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve18_mux_x_q_6_delay_0 <= $unsigned(redist39_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve18_mux_x_q_4_q);
            redist40_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve18_mux_x_q_6_q <= redist40_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve18_mux_x_q_6_delay_0;
        end
    end

    // redist35_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve17_mux_x_q_6(DELAY,229)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve17_mux_x_q_6_delay_0 <= $unsigned(redist34_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve17_mux_x_q_4_q);
            redist35_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve17_mux_x_q_6_q <= redist35_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve17_mux_x_q_6_delay_0;
        end
    end

    // redist2_sync_together88_aunroll_x_in_c0_eni17_3_tpl_8(DELAY,196)
    dspba_delay_ver #( .width(1), .depth(8), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist2_sync_together88_aunroll_x_in_c0_eni17_3_tpl_8 ( .xin(in_c0_eni17_3_tpl), .xout(redist2_sync_together88_aunroll_x_in_c0_eni17_3_tpl_8_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_llvm_fpga_push_i1_memdep_phi81_or31_push32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_element_extension2_x(BITJOIN,85)@8
    assign i_llvm_fpga_push_i1_memdep_phi81_or31_push32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_element_extension2_x_q = {i_llvm_fpga_push_i1_memdep_phi79_pop1034_push37_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_c_i7_03_x_q, i_llvm_fpga_pop_i1_memdep_phi81_or31_pop32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_or31_pop32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve16_mux_x_q};

    // valid_fanout_reg19(REG,162)@4 + 1
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg19_q <= $unsigned(redist19_sync_together88_aunroll_x_in_i_valid_4_q);
        end
    end

    // valid_fanout_reg18(REG,161)@6 + 1
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg18_q <= $unsigned(redist20_sync_together88_aunroll_x_in_i_valid_6_q);
        end
    end

    // i_llvm_fpga_push_i1_memdep_phi81_or31_push32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi81_or31_push32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x(FIFODELAY,86)@5 + 460
    // in i_valid@7
    // in i_write_pred@7
    // in i_data@8
    // out o_data@8
    assign i_llvm_fpga_push_i1_memdep_phi81_or31_push32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi81_or31_push32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall = ~ (valid_fanout_reg19_q & redist25_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q_4_q);
    assign i_llvm_fpga_push_i1_memdep_phi81_or31_push32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi81_or31_push32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid = valid_fanout_reg18_q & redist26_i_llvm_fpga_push_i16_inc22_push26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_inv_pred_x_q_6_q;
    assign i_llvm_fpga_push_i1_memdep_phi81_or31_push32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi81_or31_push32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_data = i_llvm_fpga_push_i1_memdep_phi81_or31_push32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_element_extension2_x_q;
    assign i_llvm_fpga_push_i1_memdep_phi81_or31_push32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi81_or31_push32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid_bitsignaltemp = i_llvm_fpga_push_i1_memdep_phi81_or31_push32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi81_or31_push32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid[0];
    assign i_llvm_fpga_push_i1_memdep_phi81_or31_push32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi81_or31_push32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall_bitsignaltemp = i_llvm_fpga_push_i1_memdep_phi81_or31_push32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi81_or31_push32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall[0];
    hld_fifo #(
        .DEPTH(460),
        .WIDTH(8),
        .STYLE("ms"),
        .ALMOST_FULL_CUTOFF(0),
        .ALMOST_EMPTY_CUTOFF(0),
        .USE_STALL_LATENCY_UPSTREAM(0),
        .USE_STALL_LATENCY_DOWNSTREAM(0),
        .RESET_EXTERNALLY_HELD(1),
        .ASYNC_RESET(0),
        .SYNCHRONIZE_RESET(0),
        .NEVER_OVERFLOWS(1),
        .INITIAL_OCCUPANCY(460),
        .WRITE_AND_READ_DURING_FULL(1),
        .STALL_IN_EARLINESS(3),
        .VALID_IN_EARLINESS(1)
    ) thei_llvm_fpga_push_i1_memdep_phi81_or31_push32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi81_or31_push32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x (
        .i_valid(i_llvm_fpga_push_i1_memdep_phi81_or31_push32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi81_or31_push32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_valid_bitsignaltemp),
        .i_stall(i_llvm_fpga_push_i1_memdep_phi81_or31_push32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi81_or31_push32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_i_stall_bitsignaltemp),
        .i_data(i_llvm_fpga_push_i1_memdep_phi81_or31_push32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_element_extension2_x_q),
        .o_data(i_llvm_fpga_push_i1_memdep_phi81_or31_push32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi81_or31_push32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_o_data),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_push_i1_memdep_phi81_or31_push32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_adapt_scalar_trunc4_sel_x(BITSELECT,88)@8
    assign i_llvm_fpga_push_i1_memdep_phi81_or31_push32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_adapt_scalar_trunc4_sel_x_b = i_llvm_fpga_push_i1_memdep_phi81_or31_push32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_push_i1_memdep_phi81_or31_push32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve1_x_o_data[0:0];

    // i_llvm_fpga_pop_i1_memdep_phi81_or31_pop32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_or31_pop32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve16_mux_x(MUX,64)@8
    assign i_llvm_fpga_pop_i1_memdep_phi81_or31_pop32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_or31_pop32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve16_mux_x_s = redist51_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_8_q;
    always @(i_llvm_fpga_pop_i1_memdep_phi81_or31_pop32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_or31_pop32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve16_mux_x_s or i_llvm_fpga_push_i1_memdep_phi81_or31_push32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_adapt_scalar_trunc4_sel_x_b or redist2_sync_together88_aunroll_x_in_c0_eni17_3_tpl_8_q)
    begin
        unique case (i_llvm_fpga_pop_i1_memdep_phi81_or31_pop32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_or31_pop32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve16_mux_x_s)
            1'b0 : i_llvm_fpga_pop_i1_memdep_phi81_or31_pop32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_or31_pop32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve16_mux_x_q = i_llvm_fpga_push_i1_memdep_phi81_or31_push32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_adapt_scalar_trunc4_sel_x_b;
            1'b1 : i_llvm_fpga_pop_i1_memdep_phi81_or31_pop32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_or31_pop32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve16_mux_x_q = redist2_sync_together88_aunroll_x_in_c0_eni17_3_tpl_8_q;
            default : i_llvm_fpga_pop_i1_memdep_phi81_or31_pop32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_or31_pop32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve16_mux_x_q = 1'b0;
        endcase
    end

    // redist41_i_llvm_fpga_pop_i1_memdep_phi81_or31_pop32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_or31_pop32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve16_mux_x_q_2(DELAY,235)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist41_i_llvm_fpga_pop_i1_memdep_phi81_or31_pop32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_or31_pop32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve16_mux_x_q_2_delay_0 <= $unsigned(i_llvm_fpga_pop_i1_memdep_phi81_or31_pop32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_or31_pop32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve16_mux_x_q);
            redist41_i_llvm_fpga_pop_i1_memdep_phi81_or31_pop32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_or31_pop32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve16_mux_x_q_2_q <= redist41_i_llvm_fpga_pop_i1_memdep_phi81_or31_pop32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_or31_pop32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve16_mux_x_q_2_delay_0;
        end
    end

    // redist27_i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve15_mux_x_q_6_inputreg0(DELAY,282)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist27_i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve15_mux_x_q_6_inputreg0_q <= $unsigned(i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve15_mux_x_q);
        end
    end

    // redist27_i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve15_mux_x_q_6(DELAY,221)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist27_i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve15_mux_x_q_6_delay_0 <= $unsigned(redist27_i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve15_mux_x_q_6_inputreg0_q);
            redist27_i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve15_mux_x_q_6_delay_1 <= redist27_i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve15_mux_x_q_6_delay_0;
            redist27_i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve15_mux_x_q_6_q <= redist27_i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve15_mux_x_q_6_delay_1;
        end
    end

    // redist27_i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve15_mux_x_q_6_outputreg0(DELAY,283)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist27_i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve15_mux_x_q_6_outputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve15_mux_x_q_6_q);
        end
    end

    // i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_fullexited_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve7(LOGICAL,46)@7 + 1
    assign i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_fullexited_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve7_qi = i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_current_iter_isspec_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve5_q | redist53_i_llvm_fpga_dummy_thread_lr_ph_dummy_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve2_out_dummy_out_7_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_fullexited_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve7_delay ( .xin(i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_fullexited_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve7_qi), .xout(i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_fullexited_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve7_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist45_i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_fullexited_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve7_q_3(DELAY,239)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist45_i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_fullexited_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve7_q_3_delay_0 <= $unsigned(i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_fullexited_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve7_q);
            redist45_i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_fullexited_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve7_q_3_q <= redist45_i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_fullexited_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve7_q_3_delay_0;
        end
    end

    // sync_out_aunroll_x(GPOUT,137)@10
    assign out_c0_exi17_0_tpl = redist45_i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_fullexited_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve7_q_3_q;
    assign out_c0_exi17_1_tpl = redist27_i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_p4i32_sroa_0129_0206_pop22_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve15_mux_x_q_6_outputreg0_q;
    assign out_c0_exi17_2_tpl = redist41_i_llvm_fpga_pop_i1_memdep_phi81_or31_pop32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_or31_pop32_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve16_mux_x_q_2_q;
    assign out_c0_exi17_3_tpl = redist35_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop34_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve17_mux_x_q_6_q;
    assign out_c0_exi17_4_tpl = redist40_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi81_pop1130_pop31_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve18_mux_x_q_6_q;
    assign out_c0_exi17_5_tpl = redist47_i_reduction_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_3_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve20_q_6_q;
    assign out_c0_exi17_6_tpl = redist38_i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_memdep_phi_pop929_pop30_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve21_mux_x_q_6_q;
    assign out_c0_exi17_7_tpl = redist44_i_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_realexit_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve27_q_2_q;
    assign out_c0_exi17_8_tpl = redist48_i_notexit16_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve28_q_3_q;
    assign out_c0_exi17_9_tpl = i_llvm_fpga_pipeline_order_parent_loop_i32_reorder_parent_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve42_out_o_exit_outer_loop;
    assign out_c0_exi17_10_tpl = redist42_i_llvm_fpga_pop_i16_inc22_pop26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i16_inc22_pop26_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve43_mux_x_q_2_q;
    assign out_c0_exi17_11_tpl = redist30_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i32_lim_ext25_pop27_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve45_mux_x_q_6_outputreg0_q;
    assign out_c0_exi17_12_tpl = redist32_i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve0_i_llvm_fpga_pop_i1_pop35_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve47_mux_x_q_6_q;
    assign out_c0_exi17_13_tpl = redist52_i_llvm_fpga_forked_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve_b4_forked_k0_ztszz12parallel_bfsrst6vectoris_iisaiieesais1_eeenkulrn2cl4sycl7handleree_cles8_eulve3_out_buffer_out_10_q;
    assign out_c0_exi17_14_tpl = redist13_sync_together88_aunroll_x_in_c0_eni17_14_tpl_10_outputreg0_q;
    assign out_c0_exi17_15_tpl = redist14_sync_together88_aunroll_x_in_c0_eni17_15_tpl_10_outputreg0_q;
    assign out_c0_exi17_16_tpl = redist15_sync_together88_aunroll_x_in_c0_eni17_16_tpl_10_outputreg0_q;
    assign out_c0_exi17_17_tpl = redist16_sync_together88_aunroll_x_in_c0_eni17_17_tpl_10_outputreg0_q;
    assign out_o_valid = valid_fanout_reg0_q;
    assign out_profile_loop_o_valid = redist22_sync_together88_aunroll_x_in_i_valid_10_q;
    assign out_unnamed_k0_ZTSZZ12parallel_bfsRSt6vectorIS_IiSaIiEESaIS1_EEENKUlRN2cl4sycl7handlerEE_clES8_EUlvE10 = GND_q;

endmodule
