/* Copyright (C) 2025-2026 Steel Security Advisors LLC */
/* SPDX-License-Identifier: Apache-2.0 */
/**
 * @file ama_cpuid.c
 * @brief CPU feature detection and AEAD runtime dispatch
 * @author Andrew E. A., Steel Security Advisors LLC
 *
 * Implements CPU feature detection for selecting the optimal AEAD backend:
 * - x86: CPUID leaf 1 for AES-NI (ECX[25]) and PCLMULQDQ (ECX[1])
 * - ARM: getauxval(AT_HWCAP) on Linux, sysctlbyname on macOS
 *
 * Thread safety (INVARIANT-15):
 *   All one-time initialization is performed via a platform once-primitive
 *   (pthread_once on POSIX, InitOnceExecuteOnce on Windows).  No lockless
 *   flag + plain-variable patterns are used.  See .github/INVARIANTS.md.
 *
 * AI Co-Architects: Eris ✠ | Eden ♱ | Devin ⚛︎ | Claude ⊛
 */

#include "../include/ama_cpuid.h"

/* ============================================================================
 * Platform once-primitive abstraction (INVARIANT-15)
 *
 * C11 <threads.h> (call_once) is NOT reliably available:
 *   - macOS: Apple SDK has never shipped <threads.h>
 *   - MSVC: <threads.h> was only partially shipped starting VS 17.8 and
 *           remains buggy in several versions
 *   - Linux glibc: available since glibc 2.28, but not universal
 *
 * Instead we use the platform-native once-primitives that are guaranteed
 * available on every CI target:
 *   - POSIX (Linux, macOS): pthread_once  (IEEE Std 1003.1)
 *   - Windows (MSVC):       InitOnceExecuteOnce  (Vista+, synchapi.h)
 * ============================================================================ */

/* The primitive itself lives in internal/ama_once.h so that every module
 * INVARIANT-15 binds can reach it.  It was defined here and nowhere else,
 * which is how ama_nistp.c ended up open-coding a plain `int ready` flag for
 * its generator comb tables. */
#include "internal/ama_once.h"

/* ============================================================================
 * x86 CPUID Detection
 * ============================================================================ */

#if defined(__x86_64__) || defined(_M_X64) || defined(__i386__) || defined(_M_IX86)

#ifdef _MSC_VER
#include <intrin.h>
#else
#include <cpuid.h>
#endif

static AMA_ONCE_FLAG cpuid_once = AMA_ONCE_FLAG_INIT;
static int has_aes_ni_cached = 0;
static int has_pclmulqdq_cached = 0;
static int has_avx2_cached = 0;
static int has_avx512f_cached = 0;
/* PR A (2026-04) — VAES AES-GCM YMM dispatch.
 *
 * VAES (CPUID.(EAX=7,ECX=0):ECX[9]) and VPCLMULQDQ (ECX[10]) are
 * independent of AVX-512.  Their VEX-encoded YMM forms only need AVX
 * OS save-area state (XCR0 bits 1 + 2 = SSE + AVX), *not* the AVX-512
 * opmask / ZMM bits.  Targeting YMM keeps the kernel off the
 * Skylake-SP / Cascade Lake ZMM downclock curve while still covering
 * every Ice Lake+ / Alder Lake+ / Zen 3+ host.
 *
 * These caches are populated from the *same* detect_x86_features()
 * one-shot invocation as the legacy fields above, gated by the
 * existing `cpuid_once` pthread_once / InitOnceExecuteOnce primitive.
 * INVARIANT-15 unchanged: same once-primitive, no reordering, no new
 * call sites in dispatch_init_internal(). */
static int has_vaes_cached = 0;
static int has_vpclmulqdq_cached = 0;
static int has_avx_osxsave_cached = 0;
/* PR C (2026-04) — AVX-512 SHA3 4-way kernel.
 *
 * AVX-512VL (CPUID.(EAX=7,ECX=0):EBX[31]) lets the AVX-512 EVEX-encoded
 * instructions (vprolq / vpternlogq) act on 256-bit YMM registers, which
 * is what the in-house 4-way Keccak kernel emits — it never touches a
 * ZMM register or opmask in the hot path.  We still gate on the full
 * ZMM XCR0 bits (5/6/7) because EVEX-encoded YMM operations on a host
 * whose OS has not enabled the AVX-512 save area will #UD inside a
 * sandboxed VM whose host kernel did not advertise AVX-512 state — same
 * SIGILL category as the AVX OSXSAVE gate already covers for AVX2.
 *
 * Both fields are populated from the same detect_x86_features() one-shot
 * invocation as the legacy fields above (INVARIANT-15 unchanged — same
 * cpuid_once primitive, no reordering, no new call sites). */
static int has_avx512vl_cached = 0;
static int has_avx512_zmm_state_cached = 0;
/* PR D (2026-04) — MULX+ADX X25519 fe64 kernel.
 *
 * BMI2 (CPUID.(EAX=7,ECX=0):EBX[8]) supplies MULX, the carry-flag-
 * preserving 64×64→128 multiply.  ADX (EBX[19]) supplies ADCX / ADOX,
 * the two-independent-carry-chain adders.  Together they let a hand-
 * tuned X25519 fe64 multiply interleave both reduction carry chains
 * across the 4×4 schoolbook without serialising on CF — the same
 * pattern OpenSSL `x25519-x86_64.pl` and BoringSSL's fiat output use to
 * outrun the pure-C radix-2^64 schoolbook by ~1.8–2.2× on Skylake+.
 *
 * Neither bit needs an XCR0 gate (MULX targets GPRs; ADCX/ADOX target
 * rFLAGS + GPRs — no SIMD save area is touched).  Both fields populate
 * from the same `detect_x86_features()` one-shot probe as the legacy
 * fields above (INVARIANT-15 unchanged: same once-primitive, no
 * reordering, no new call sites in dispatch_init_internal()). */
static int has_bmi1_cached = 0;
static int has_bmi2_cached = 0;
static int has_adx_cached = 0;
/* Intel SHA Extensions (SHA-NI): CPUID.(EAX=7,ECX=0):EBX[29].  Gates the
 * x86 SHA-256 compression kernel (src/c/ama_sha256_ni.c).  Shares cpuid_once
 * with the fields above (INVARIANT-15 unchanged). */
static int has_sha_ni_cached = 0;

/* Read XCR0 via XGETBV and confirm the OS has enabled SSE + AVX state.
 *
 * CPUID.(EAX=1):ECX[27] (OSXSAVE) gates whether XGETBV itself is safe
 * to issue — without OSXSAVE the instruction #UDs.  XCR0 bit 1 = SSE
 * (XMM), bit 2 = AVX (YMM Hi128).  Both must be enabled before we may
 * legally execute a VEX-encoded YMM instruction; otherwise the first
 * VAES / VPCLMULQDQ opcode will fault inside a VM whose host kernel
 * has not enabled AVX state.  This is the same gate the Linux kernel
 * uses (arch/x86/kernel/fpu/xstate.c) and is intentionally NOT the
 * AVX-512 gate — we never read XCR0 bits 5/6/7. */
static int xcr0_has_avx_state(void) {
    /* Prefer the compiler-provided XGETBV intrinsic when the compiler can
     * actually emit it — it's easier to audit than a raw .byte sequence
     * (Copilot review #3140468467).  Fall back to inline asm when the
     * intrinsic is unavailable for the TU's compile flags.
     *
     * Constraints that drive the gating:
     *   - MSVC's _xgetbv(0) is unconditional — always available, always
     *     emits the opcode inline.
     *   - GCC/Clang's __builtin_ia32_xgetbv requires the XSAVE feature
     *     to be enabled at compile time (e.g. via -mxsave or any
     *     -march=* that implies it; AVX2 implies XSAVE so AVX2-compiled
     *     TUs get __XSAVE__ for free).  Without it the builtin lowers
     *     to an external libgcc symbol that fails to link.
     *   - This TU (ama_cpuid.c) is intentionally compiled for the
     *     lowest common denominator — we cannot require -mxsave, since
     *     legacy harnesses (tools/constant_time/Makefile) compile with
     *     plain `-O2` and would link-fail on the builtin.
     *
     * Strategy: use the intrinsic when __XSAVE__ is defined, otherwise the
     * raw .byte sequence — same XGETBV opcode, no compile-time feature
     * dependency, so the legacy dudect Makefile keeps building.
     *
     * In first-party builds __XSAVE__ is normally UNSET for this TU: 5.0.0
     * removed the global -mavx2 that used to define it transitively (SIMD
     * flags are per-file now, and ama_cpuid.c is a baseline TU with none), so
     * the .byte fallback below is the branch these builds compile.  The
     * intrinsic branch is taken only when this TU is built with -mxsave /
     * -march=native — e.g. an AMA_ENABLE_NATIVE_ARCH=ON host-tuned build, or
     * an external consumer's own flags. */
    unsigned long long xcr0;
#if defined(_MSC_VER)
    xcr0 = _xgetbv(0);
#elif (defined(__GNUC__) || defined(__clang__)) && defined(__XSAVE__)
    xcr0 = (unsigned long long)__builtin_ia32_xgetbv(0);
#else
    /* Fallback: raw XGETBV opcode (.byte 0f 01 d0).  Same instruction
     * the intrinsic emits; spelled in machine code so the assembler
     * doesn't need to recognise the `xgetbv` mnemonic and the linker
     * doesn't need libgcc's __xgetbv stub. */
    unsigned int eax_xcr, edx_xcr;
    __asm__ volatile (".byte 0x0f, 0x01, 0xd0"
                      : "=a"(eax_xcr), "=d"(edx_xcr)
                      : "c"(0));
    xcr0 = ((unsigned long long)edx_xcr << 32) | (unsigned long long)eax_xcr;
#endif
    const unsigned long long avx_bits = (1ULL << 1) | (1ULL << 2);
    return (xcr0 & avx_bits) == avx_bits;
}

/* Read XCR0 and confirm the OS has enabled the AVX-512 save area.
 *
 * AVX-512 needs three additional XCR0 bits beyond the AVX state checked
 * by xcr0_has_avx_state():
 *   - bit 5: opmask registers (k0..k7)
 *   - bit 6: ZMM Hi256 (upper 256 bits of ZMM0..ZMM15)
 *   - bit 7: Hi16 ZMM (ZMM16..ZMM31)
 * All three must be set before the kernel may legally emit *any* EVEX
 * encoding — including EVEX-encoded YMM ops like vprolq (AVX-512 VL),
 * which the 4-way Keccak kernel uses.  Without this gate, the first
 * EVEX opcode would #UD inside a VM whose host has not advertised
 * AVX-512 state to its guests (same hazard the AVX-state gate covers
 * for AVX2). */
static int xcr0_has_avx512_state(void) {
    unsigned long long xcr0;
#if defined(_MSC_VER)
    xcr0 = _xgetbv(0);
#elif (defined(__GNUC__) || defined(__clang__)) && defined(__XSAVE__)
    xcr0 = (unsigned long long)__builtin_ia32_xgetbv(0);
#else
    unsigned int eax_xcr, edx_xcr;
    __asm__ volatile (".byte 0x0f, 0x01, 0xd0"
                      : "=a"(eax_xcr), "=d"(edx_xcr)
                      : "c"(0));
    xcr0 = ((unsigned long long)edx_xcr << 32) | (unsigned long long)eax_xcr;
#endif
    const unsigned long long avx512_bits =
        (1ULL << 5) | (1ULL << 6) | (1ULL << 7);
    return (xcr0 & avx512_bits) == avx512_bits;
}

static void detect_x86_features(void) {
#ifdef _MSC_VER
    int info[4];
    __cpuid(info, 1);
    has_aes_ni_cached = (info[2] >> 25) & 1;
    has_pclmulqdq_cached = (info[2] >> 1) & 1;
    int osxsave = (info[2] >> 27) & 1;
    /* Leaf 7, sub-leaf 0:
     *   EBX bit 3  — BMI1         (ANDN — Keccak-f[1600] chi step)
     *   EBX bit 5  — AVX2
     *   EBX bit 8  — BMI2         (PR D — MULX, X25519 fe64 MULX+ADX kernel)
     *   EBX bit 16 — AVX-512F
     *   EBX bit 19 — ADX          (PR D — ADCX/ADOX, X25519 fe64 MULX+ADX kernel)
     *   EBX bit 31 — AVX-512VL  (PR C — required for vprolq / vpternlogq on YMM)
     *   ECX bit 9  — VAES         (PR A — independent of AVX-512)
     *   ECX bit 10 — VPCLMULQDQ   (PR A — independent of AVX-512) */
    __cpuidex(info, 7, 0);
    has_avx2_cached       = (info[1] >> 5)  & 1;
    has_bmi1_cached       = (info[1] >> 3)  & 1;
    has_bmi2_cached       = (info[1] >> 8)  & 1;
    has_avx512f_cached    = (info[1] >> 16) & 1;
    has_adx_cached        = (info[1] >> 19) & 1;
    has_avx512vl_cached   = (info[1] >> 31) & 1;
    has_vaes_cached       = (info[2] >> 9)  & 1;
    has_vpclmulqdq_cached = (info[2] >> 10) & 1;
    has_sha_ni_cached     = (info[1] >> 29) & 1;  /* EBX bit 29 — SHA-NI */
    has_avx_osxsave_cached = osxsave ? xcr0_has_avx_state() : 0;
    /* AVX-512 ZMM/opmask save-area state in XCR0 (bits 5+6+7) is a
     * superset gate: only meaningful when the AVX state gate already
     * passed, since OSXSAVE is the prerequisite for XGETBV. */
    has_avx512_zmm_state_cached =
        (osxsave && has_avx_osxsave_cached) ? xcr0_has_avx512_state() : 0;
#else
    unsigned int eax, ebx, ecx, edx;
    int osxsave = 0;
    if (__get_cpuid(1, &eax, &ebx, &ecx, &edx)) {
        has_aes_ni_cached    = (ecx >> 25) & 1;
        has_pclmulqdq_cached = (ecx >> 1)  & 1;
        osxsave              = (ecx >> 27) & 1;
    }
    /* CPUID leaf 7, sub-leaf 0:
     *   EBX bit 3  — BMI1         (ANDN — Keccak-f[1600] chi step)
     *   EBX bit 5  — AVX2
     *   EBX bit 8  — BMI2         (PR D — MULX, X25519 fe64 MULX+ADX kernel)
     *   EBX bit 16 — AVX-512F
     *   EBX bit 19 — ADX          (PR D — ADCX/ADOX, X25519 fe64 MULX+ADX kernel)
     *   EBX bit 31 — AVX-512VL  (PR C — required for vprolq / vpternlogq on YMM)
     *   ECX bit 9  — VAES         (PR A — independent of AVX-512)
     *   ECX bit 10 — VPCLMULQDQ   (PR A — independent of AVX-512)
     * Only read XCR0 when OSXSAVE is set; otherwise XGETBV #UDs. */
    if (__get_cpuid_count(7, 0, &eax, &ebx, &ecx, &edx)) {
        has_avx2_cached       = (ebx >> 5)  & 1;
        has_bmi1_cached       = (ebx >> 3)  & 1;
        has_bmi2_cached       = (ebx >> 8)  & 1;
        has_avx512f_cached    = (ebx >> 16) & 1;
        has_adx_cached        = (ebx >> 19) & 1;
        has_avx512vl_cached   = (ebx >> 31) & 1;
        has_vaes_cached       = (ecx >> 9)  & 1;
        has_vpclmulqdq_cached = (ecx >> 10) & 1;
        has_sha_ni_cached     = (ebx >> 29) & 1;  /* EBX bit 29 — SHA-NI */
    }
    has_avx_osxsave_cached = osxsave ? xcr0_has_avx_state() : 0;
    has_avx512_zmm_state_cached =
        (osxsave && has_avx_osxsave_cached) ? xcr0_has_avx512_state() : 0;
#endif
}

int ama_has_aes_ni(void) {
    AMA_CALL_ONCE(cpuid_once, detect_x86_features);
    return has_aes_ni_cached;
}

int ama_has_pclmulqdq(void) {
    AMA_CALL_ONCE(cpuid_once, detect_x86_features);
    return has_pclmulqdq_cached;
}

int ama_has_avx2(void) {
    AMA_CALL_ONCE(cpuid_once, detect_x86_features);
    /* CPUID bit alone is NOT sufficient — the OS must have enabled AVX
     * state in XCR0 (bits 1+2 = SSE + AVX YMM Hi128), otherwise any
     * VEX-encoded 128-bit or 256-bit AVX instruction (including the
     * XMM forms our AES-NI reference emits under -mavx2) will #UD
     * inside a VM whose host kernel did not advertise AVX state.
     *
     * Without this gate, `detect_avx2()` in the dispatch layer would
     * happily select the AVX2 AES-GCM path on such a host and crash
     * the caller with SIGILL — Copilot review #3136110805.  Matching
     * the already-gated semantics of ama_has_vaes() /
     * ama_has_vpclmulqdq() localises the correctness argument here. */
    return has_avx2_cached && has_avx_osxsave_cached;
}

int ama_has_avx512f(void) {
    AMA_CALL_ONCE(cpuid_once, detect_x86_features);
    /* AVX-512F is a strict superset of AVX2, which in turn requires
     * SSE + AVX YMM state in XCR0 (bits 1+2).  Beyond that, *any*
     * EVEX-encoded opcode (including the EVEX-encoded YMM forms used
     * by the in-house 4-way Keccak kernel — vprolq, vpternlogq) needs
     * the AVX-512 save area enabled in XCR0 (bits 5+6+7 — opmask,
     * ZMM Hi256, Hi16 ZMM).  Without that gate, the first EVEX op
     * would #UD on a host whose hypervisor advertised the CPUID bits
     * but masked the XCR0 bits — same SIGILL category as Devin
     * Review #3136221784.
     *
     * PR C tightens this gate: the bundle now requires AVX state +
     * AVX-512 ZMM/opmask state.  Both are populated from the same
     * one-shot detect_x86_features() probe (INVARIANT-15 unchanged). */
    return has_avx512f_cached
        && has_avx_osxsave_cached
        && has_avx512_zmm_state_cached;
}

int ama_has_avx512vl(void) {
    AMA_CALL_ONCE(cpuid_once, detect_x86_features);
    /* AVX-512VL is the gate for EVEX-encoded YMM/XMM ops (vprolq,
     * vpternlogq on __m256i, …).  Same XCR0 contract as ama_has_avx512f():
     * the AVX-512 save area must be enabled by the OS, otherwise the
     * first EVEX-encoded op #UDs.  Returns 1 only when CPUID reports
     * AVX-512VL *and* the OS has enabled both the AVX state and the
     * AVX-512 ZMM/opmask state. */
    return has_avx512vl_cached
        && has_avx_osxsave_cached
        && has_avx512_zmm_state_cached;
}

int ama_cpuid_has_avx512_keccak(void) {
    /* Bundle gate for the in-house AVX-512 4-way Keccak kernel
     * (src/c/avx512/ama_sha3_x4_avx512.c).  All getters share the same
     * pthread_once / InitOnceExecuteOnce primitive, so the underlying
     * detect_x86_features() probe runs exactly once.
     *
     * The kernel emits:
     *   - AVX-512F  — base ISA enabling EVEX encoding
     *   - AVX-512VL — EVEX-encoded vprolq / vpternlogq on YMM (__m256i)
     * Both require AVX OS state (XCR0 bits 1+2) AND AVX-512 OS state
     * (XCR0 bits 5+6+7) — checked transitively by ama_has_avx512f() /
     * ama_has_avx512vl(), each of which already AND-folds the XCR0
     * gates.  The dispatcher must consult this bundle (not the raw
     * AVX-512F bit) before promoting the SHA3 slot to AMA_IMPL_AVX512. */
    return ama_has_avx512f() && ama_has_avx512vl();
}

int ama_has_vaes(void) {
    AMA_CALL_ONCE(cpuid_once, detect_x86_features);
    /* CPUID bit alone is insufficient — the OS must have enabled AVX
     * state in XCR0, otherwise the first VEX-encoded YMM VAES opcode
     * (vaesenc ymm) would #UD inside a VM whose host kernel did not
     * advertise AVX state.  AVX-512 state is intentionally NOT
     * required: the PR A path stays on YMM only. */
    return has_vaes_cached && has_avx_osxsave_cached;
}

int ama_has_vpclmulqdq(void) {
    AMA_CALL_ONCE(cpuid_once, detect_x86_features);
    return has_vpclmulqdq_cached && has_avx_osxsave_cached;
}

int ama_cpuid_has_vaes_aesgcm(void) {
    /* Each getter shares pthread_once via cpuid_once, so the underlying
     * detect_x86_features() probe runs exactly once.  All five bits
     * below are emitted by the VAES AES-GCM kernel:
     *
     *   - AVX2        — base ISA for YMM registers + AVX OS state
     *   - VAES        — _mm256_aesenc_epi128 / _mm256_aesenclast_epi128
     *                   (4-block counter-mode AES rounds)
     *   - VPCLMULQDQ  — _mm256_clmulepi64_epi128 (4-lane Karatsuba
     *                   GHASH fold: 8 YMM CLMULs per 4 blocks)
     *   - PCLMULQDQ   — _mm_clmulepi64_si128 (XMM, 128-bit CLMUL) used
     *                   on every single-block GHASH edge path: AAD
     *                   blocks, the H/H²/H³/H⁴ power precompute, the
     *                   trailing-partial-block tail, and the final
     *                   length block.  PCLMULQDQ
     *                   (CPUID.(EAX=1):ECX[1]) is **architecturally
     *                   independent** of VPCLMULQDQ (CPUID.(EAX=7,
     *                   ECX=0):ECX[10]) — every shipped Intel/AMD CPU
     *                   has both, but the ISA documents them as
     *                   separate feature bits and the bundle's safety
     *                   contract should not depend on a "no real CPU
     *                   ships VPCLMULQDQ without PCLMULQDQ" empirical
     *                   observation.  Devin Review #3140732664.
     *   - AES-NI      — AESKEYGENASSIST, a 128-bit AES-NI opcode, runs
     *                   the AES-256 key schedule (VAES only provides
     *                   the rounds); also _mm_aesenc_si128 /
     *                   _mm_aesenclast_si128 in single-block edge
     *                   paths (J0 keystream, partial trailing block). */
    return ama_has_avx2()
        && ama_has_vaes()
        && ama_has_vpclmulqdq()
        && ama_has_aes_ni()
        && ama_has_pclmulqdq();
}

int ama_has_bmi1(void) {
    AMA_CALL_ONCE(cpuid_once, detect_x86_features);
    /* ANDN / BLSR / TZCNT touch GPRs only; no XCR0 SIMD-state gate. */
    return has_bmi1_cached;
}

int ama_has_bmi2(void) {
    AMA_CALL_ONCE(cpuid_once, detect_x86_features);
    /* MULX touches GPRs only; no XCR0 SIMD-state gate is required. */
    return has_bmi2_cached;
}

int ama_has_adx(void) {
    AMA_CALL_ONCE(cpuid_once, detect_x86_features);
    /* ADCX/ADOX touch rFLAGS + GPRs only; no XCR0 SIMD-state gate. */
    return has_adx_cached;
}

int ama_has_sha_ni(void) {
    AMA_CALL_ONCE(cpuid_once, detect_x86_features);
    /* SHA-NI operates on XMM registers with legacy SSE encoding; the SSE
     * XCR0 state bit is architecturally always enabled on any OS that runs
     * 64-bit code, so no additional XGETBV gate is required. */
    return has_sha_ni_cached;
}

/* SHA-256 ARM Crypto Extension probe — always 0 on x86. */
int ama_has_arm_sha2(void) { return 0; }

int ama_cpuid_has_x25519_mulx(void) {
    /* Bundle gate for the in-house MULX+ADX X25519 fe64 kernel
     * (src/c/internal/ama_x25519_fe64_mulx.c).  All getters share the
     * same pthread_once / InitOnceExecuteOnce primitive, so the
     * underlying detect_x86_features() probe runs exactly once.
     *
     * The kernel emits MULX (BMI2) and ADCX/ADOX (ADX) unconditionally
     * inside its hot loop.  Both feature bits ship together on Intel
     * Broadwell+ and AMD Zen+, but the ISA documents them as
     * architecturally independent — gate each one explicitly rather
     * than rely on the empirical "every shipped CPU with one has the
     * other" observation (same defensive contract used by
     * ama_cpuid_has_vaes_aesgcm() for VPCLMULQDQ vs PCLMULQDQ —
     * Devin Review #3140732664).
     *
     * Otherwise the dispatcher leaves the X25519 entry point on the
     * pure-C fe64 schoolbook (or fe51, on a host where fe64 was forced
     * off via -DAMA_X25519_FORCE_FE51). */
    return ama_has_bmi2() && ama_has_adx();
}

int ama_cpuid_has_keccak_bmi(void) {
    /* Gate for the BMI-compiled Keccak-f[1600] permutation
     * (src/c/x86/ama_keccak_f1600_bmi.c).  That translation unit is the
     * same C as the portable permutation, recompiled with -mbmi -mbmi2,
     * so what the gate really guards is the instruction set the compiler
     * was allowed to select from:
     *
     *   BMI1 — ANDN.  The chi step evaluates `(~b) & c` twenty-five
     *          times per round; ANDN does it in one instruction instead
     *          of NOT + AND.  This is the whole measured win.
     *   BMI2 — RORX, a three-operand rotate that neither reads nor
     *          writes the flags, so the rotations in rho and theta stop
     *          competing for the flag register with everything else in
     *          flight.  Smaller than the ANDN effect but the same sign.
     *
     * Both are plain general-purpose-register instructions: no XCR0
     * save-area gate, no frequency licence, no transition penalty.  That
     * is why this kernel is selected on the CPUID bit alone and is not
     * subject to the SIMD auto-tune bench the AVX2 / NEON / SVE2 Keccak
     * kernels go through — there is no downside case for it to detect.
     *
     * Both bits are gated explicitly rather than assuming BMI1 implies
     * BMI2: the ISA documents them as independent, and the compiler is
     * given both flags, so it may emit either family. */
    return ama_has_bmi1() && ama_has_bmi2();
}

int ama_has_arm_aes(void) { return 0; }
int ama_has_arm_pmull(void) { return 0; }
int ama_has_arm_neon(void) { return 0; }
int ama_has_arm_sve2(void) { return 0; }
int ama_cpuid_has_arm_aes(void) { return 0; }

/* ============================================================================
 * ARM Crypto Extension Detection
 * ============================================================================ */

#elif defined(__aarch64__) || defined(_M_ARM64)

static AMA_ONCE_FLAG arm_once = AMA_ONCE_FLAG_INIT;
static int has_arm_aes_cached = 0;
static int has_arm_pmull_cached = 0;
static int has_arm_neon_cached = 0;
static int has_arm_sve2_cached = 0;
static int has_arm_sha2_cached = 0;

#if defined(__linux__)
#include <sys/auxv.h>
#ifndef HWCAP_AES
#define HWCAP_AES (1 << 3)
#endif
#ifndef HWCAP_PMULL
#define HWCAP_PMULL (1 << 4)
#endif
#ifndef HWCAP_SHA2
#define HWCAP_SHA2 (1 << 6)
#endif
#ifndef AT_HWCAP2
#define AT_HWCAP2 26
#endif
#ifndef HWCAP2_SVE2
#define HWCAP2_SVE2 (1 << 1)
#endif

static void detect_arm_features(void) {
    unsigned long hwcap = getauxval(AT_HWCAP);
    has_arm_aes_cached = (hwcap & HWCAP_AES) ? 1 : 0;
    has_arm_pmull_cached = (hwcap & HWCAP_PMULL) ? 1 : 0;
    /* ARMv8 SHA-256 Crypto Extension (vsha256hq_u32 / vsha256su0q_u32 ...) */
    has_arm_sha2_cached = (hwcap & HWCAP_SHA2) ? 1 : 0;
    /* NEON is mandatory on AArch64 */
    has_arm_neon_cached = 1;
    /* SVE2 detection via AT_HWCAP2 */
    unsigned long hwcap2 = getauxval(AT_HWCAP2);
    has_arm_sve2_cached = (hwcap2 & HWCAP2_SVE2) ? 1 : 0;
}

#elif defined(__APPLE__)
#include <sys/types.h>
#include <sys/sysctl.h>

static void detect_arm_features(void) {
    /* Apple Silicon (M1+) always has AES, PMULL, and NEON */
    int val = 0;
    size_t len = sizeof(val);
    if (sysctlbyname("hw.optional.arm.FEAT_AES", &val, &len, NULL, 0) == 0) {
        has_arm_aes_cached = val;
    } else {
        has_arm_aes_cached = 1;
    }
    val = 0;
    len = sizeof(val);
    if (sysctlbyname("hw.optional.arm.FEAT_PMULL", &val, &len, NULL, 0) == 0) {
        has_arm_pmull_cached = val;
    } else {
        has_arm_pmull_cached = 1;
    }
    val = 0;
    len = sizeof(val);
    if (sysctlbyname("hw.optional.arm.FEAT_SHA256", &val, &len, NULL, 0) == 0) {
        has_arm_sha2_cached = val;
    } else {
        has_arm_sha2_cached = 1;  /* every Apple Silicon core ships FEAT_SHA256 */
    }
    has_arm_neon_cached = 1;
    /* Apple Silicon does not support SVE2 as of M4 */
    has_arm_sve2_cached = 0;
}

#else
static void detect_arm_features(void) {
    /* An AArch64 target with neither getauxval nor sysctl — FreeBSD, a
     * Windows-on-ARM build, a bare-metal toolchain.  The OPTIONAL features
     * cannot be probed here, so they answer 0 and the dispatcher declines
     * their kernels, which is the correct fail-closed direction.
     *
     * NEON is not optional.  AdvSIMD is part of the AArch64 base
     * architecture and of the standard procedure call standard: every
     * conforming AArch64 implementation has it, and the compiler is already
     * free to emit it without any runtime check.  Reporting 0 here was
     * therefore not conservative, it was wrong — and it cost the NEON kernels
     * on every platform outside Linux and Apple, silently, because the only
     * symptom is a slower dispatch tier.  This is the same reasoning the two
     * arms above already apply; they simply never reached this one. */
    has_arm_aes_cached = 0;
    has_arm_pmull_cached = 0;
    has_arm_sha2_cached = 0;
    has_arm_neon_cached = 1;
    has_arm_sve2_cached = 0;
}
#endif

int ama_has_aes_ni(void) { return 0; }
int ama_has_pclmulqdq(void) { return 0; }
int ama_has_avx2(void) { return 0; }
int ama_has_avx512f(void) { return 0; }
int ama_has_avx512vl(void) { return 0; }
int ama_cpuid_has_avx512_keccak(void) { return 0; }
int ama_has_vaes(void) { return 0; }
int ama_has_vpclmulqdq(void) { return 0; }
int ama_cpuid_has_vaes_aesgcm(void) { return 0; }
int ama_has_bmi1(void) { return 0; }
int ama_has_bmi2(void) { return 0; }
int ama_has_adx(void) { return 0; }
int ama_cpuid_has_x25519_mulx(void) { return 0; }
int ama_cpuid_has_keccak_bmi(void) { return 0; }

int ama_has_arm_aes(void) {
    AMA_CALL_ONCE(arm_once, detect_arm_features);
    return has_arm_aes_cached;
}

int ama_has_arm_pmull(void) {
    AMA_CALL_ONCE(arm_once, detect_arm_features);
    return has_arm_pmull_cached;
}

int ama_has_arm_neon(void) {
    AMA_CALL_ONCE(arm_once, detect_arm_features);
    return has_arm_neon_cached;
}

int ama_has_arm_sve2(void) {
    AMA_CALL_ONCE(arm_once, detect_arm_features);
    return has_arm_sve2_cached;
}

int ama_has_arm_sha2(void) {
    AMA_CALL_ONCE(arm_once, detect_arm_features);
    return has_arm_sha2_cached;
}

/* Intel SHA-NI probe — always 0 on AArch64. */
int ama_has_sha_ni(void) { return 0; }

int ama_cpuid_has_arm_aes(void) {
    /* Bundle gate for the NEON AES-GCM kernel
     * (src/c/neon/ama_aes_gcm_neon.c).  Returns 1 only when both
     * ARMv8 AES (vaeseq_u8 / vaesmcq_u8) and ARMv8 PMULL (vmull_p64 /
     * vmull_high_p64) are reported by HWCAP / sysctl.  Both share the
     * same arm_once primitive so the underlying detect_arm_features()
     * probe runs exactly once. */
    return ama_has_arm_aes() && ama_has_arm_pmull();
}

/* ============================================================================
 * Unsupported architecture — no hardware crypto
 * ============================================================================ */

#else

int ama_has_aes_ni(void) { return 0; }
int ama_has_pclmulqdq(void) { return 0; }
int ama_has_avx2(void) { return 0; }
int ama_has_avx512f(void) { return 0; }
int ama_has_avx512vl(void) { return 0; }
int ama_cpuid_has_avx512_keccak(void) { return 0; }
int ama_has_vaes(void) { return 0; }
int ama_has_vpclmulqdq(void) { return 0; }
int ama_cpuid_has_vaes_aesgcm(void) { return 0; }
int ama_has_bmi1(void) { return 0; }
int ama_has_bmi2(void) { return 0; }
int ama_has_adx(void) { return 0; }
int ama_cpuid_has_x25519_mulx(void) { return 0; }
int ama_cpuid_has_keccak_bmi(void) { return 0; }
int ama_has_sha_ni(void) { return 0; }
int ama_has_arm_aes(void) { return 0; }
int ama_has_arm_pmull(void) { return 0; }
int ama_has_arm_neon(void) { return 0; }
int ama_has_arm_sve2(void) { return 0; }
int ama_has_arm_sha2(void) { return 0; }
int ama_cpuid_has_arm_aes(void) { return 0; }

#endif

