# out-of-order-processor-for-riscv
This is a two-issue out-of-order processor for TinyRV2. It contains eight stages, as descripted as follow:uses unified physical register file for register renaming.
