// Seed: 601157016
module module_0 (
    input logic id_0,
    input id_1,
    inout id_2
);
  always @(*) begin
    if ({1{id_1}} !== "" % 1) if (id_1) id_2 <= id_1;
  end
endmodule
