{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698424543324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698424543325 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 27 12:35:43 2023 " "Processing started: Fri Oct 27 12:35:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698424543325 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698424543325 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off checkpoint5 -c checkpoint5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off checkpoint5 -c checkpoint5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698424543325 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698424543883 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698424543883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698424554997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698424554997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/processor.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698424554997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698424554997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/imem.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698424554997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698424554997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/dmem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698424555012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698424555012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698424555012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698424555012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698424555012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698424555012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "help_function.v 2 2 " "Found 2 design units, including 2 entities, in source file help_function.v" { { "Info" "ISGN_ENTITY_NAME" "1 opcode_convert " "Found entity 1: opcode_convert" {  } { { "help_function.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/help_function.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698424555012 ""} { "Info" "ISGN_ENTITY_NAME" "2 sx " "Found entity 2: sx" {  } { { "help_function.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/help_function.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698424555012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698424555012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe_ref.v 1 1 " "Found 1 design units, including 1 entities, in source file dffe_ref.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe_ref " "Found entity 1: dffe_ref" {  } { { "dffe_ref.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/dffe_ref.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698424555012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698424555012 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pc processor.v(155) " "Verilog HDL Implicit Net warning at processor.v(155): created implicit net for \"pc\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/processor.v" 155 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698424555012 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "isNotEqual_2 processor.v(156) " "Verilog HDL Implicit Net warning at processor.v(156): created implicit net for \"isNotEqual_2\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/processor.v" 156 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698424555012 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "isLessThan_2 processor.v(156) " "Verilog HDL Implicit Net warning at processor.v(156): created implicit net for \"isLessThan_2\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/processor.v" 156 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698424555012 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "overflow_2 processor.v(156) " "Verilog HDL Implicit Net warning at processor.v(156): created implicit net for \"overflow_2\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/processor.v" 156 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698424555012 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "skeleton " "Elaborating entity \"skeleton\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698424555059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:my_imem " "Elaborating entity \"imem\" for hierarchy \"imem:my_imem\"" {  } { { "skeleton.v" "my_imem" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698424555059 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "q imem.v(8) " "Output port \"q\" at imem.v(8) has no driver" {  } { { "imem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/imem.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1698424555059 "|skeleton|imem:my_imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:my_dmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:my_dmem\"" {  } { { "skeleton.v" "my_dmem" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698424555059 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "q dmem.v(9) " "Output port \"q\" at dmem.v(9) has no driver" {  } { { "dmem.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/dmem.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1698424555059 "|skeleton|dmem:my_dmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:my_regfile " "Elaborating entity \"regfile\" for hierarchy \"regfile:my_regfile\"" {  } { { "skeleton.v" "my_regfile" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698424555059 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i regfile.v(14) " "Verilog HDL Always Construct warning at regfile.v(14): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/regfile.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698424555075 "|skeleton|regfile:my_regfile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:my_processor " "Elaborating entity \"processor\" for hierarchy \"processor:my_processor\"" {  } { { "skeleton.v" "my_processor" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698424555075 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zeros processor.v(95) " "Verilog HDL or VHDL warning at processor.v(95): object \"zeros\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/processor.v" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698424555075 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_readA processor.v(114) " "Verilog HDL or VHDL warning at processor.v(114): object \"ctrl_readA\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/processor.v" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698424555075 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_readB processor.v(114) " "Verilog HDL or VHDL warning at processor.v(114): object \"ctrl_readB\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/processor.v" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698424555075 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 processor.v(105) " "Verilog HDL assignment warning at processor.v(105): truncated value with size 17 to match size of target (16)" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/processor.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698424555075 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 processor.v(141) " "Verilog HDL assignment warning at processor.v(141): truncated value with size 32 to match size of target (5)" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/processor.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698424555075 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctrl_readRegA processor.v(89) " "Output port \"ctrl_readRegA\" at processor.v(89) has no driver" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/processor.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1698424555075 "|skeleton|processor:my_processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctrl_readRegB processor.v(89) " "Output port \"ctrl_readRegB\" at processor.v(89) has no driver" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/processor.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1698424555075 "|skeleton|processor:my_processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opcode_convert processor:my_processor\|opcode_convert:op1 " "Elaborating entity \"opcode_convert\" for hierarchy \"processor:my_processor\|opcode_convert:op1\"" {  } { { "processor.v" "op1" { Text "C:/intelFPGA_lite/17.0/checkpoint4/processor.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698424555090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sx processor:my_processor\|sx:sx_1 " "Elaborating entity \"sx\" for hierarchy \"processor:my_processor\|sx:sx_1\"" {  } { { "processor.v" "sx_1" { Text "C:/intelFPGA_lite/17.0/checkpoint4/processor.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698424555106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:my_processor\|alu:alu_1 " "Elaborating entity \"alu\" for hierarchy \"processor:my_processor\|alu:alu_1\"" {  } { { "processor.v" "alu_1" { Text "C:/intelFPGA_lite/17.0/checkpoint4/processor.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698424555106 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(25) " "Verilog HDL Case Statement warning at alu.v(25): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/alu.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1698424555106 "|skeleton|processor:my_processor|alu:alu_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe_ref processor:my_processor\|dffe_ref:pc_1 " "Elaborating entity \"dffe_ref\" for hierarchy \"processor:my_processor\|dffe_ref:pc_1\"" {  } { { "processor.v" "pc_1" { Text "C:/intelFPGA_lite/17.0/checkpoint4/processor.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698424555106 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:my_processor\|address_imem\[11\] " "Net \"processor:my_processor\|address_imem\[11\]\" is missing source, defaulting to GND" {  } { { "processor.v" "address_imem\[11\]" { Text "C:/intelFPGA_lite/17.0/checkpoint4/processor.v" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698424555184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:my_processor\|address_imem\[10\] " "Net \"processor:my_processor\|address_imem\[10\]\" is missing source, defaulting to GND" {  } { { "processor.v" "address_imem\[10\]" { Text "C:/intelFPGA_lite/17.0/checkpoint4/processor.v" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698424555184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:my_processor\|address_imem\[9\] " "Net \"processor:my_processor\|address_imem\[9\]\" is missing source, defaulting to GND" {  } { { "processor.v" "address_imem\[9\]" { Text "C:/intelFPGA_lite/17.0/checkpoint4/processor.v" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698424555184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:my_processor\|address_imem\[8\] " "Net \"processor:my_processor\|address_imem\[8\]\" is missing source, defaulting to GND" {  } { { "processor.v" "address_imem\[8\]" { Text "C:/intelFPGA_lite/17.0/checkpoint4/processor.v" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698424555184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:my_processor\|address_imem\[7\] " "Net \"processor:my_processor\|address_imem\[7\]\" is missing source, defaulting to GND" {  } { { "processor.v" "address_imem\[7\]" { Text "C:/intelFPGA_lite/17.0/checkpoint4/processor.v" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698424555184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:my_processor\|address_imem\[6\] " "Net \"processor:my_processor\|address_imem\[6\]\" is missing source, defaulting to GND" {  } { { "processor.v" "address_imem\[6\]" { Text "C:/intelFPGA_lite/17.0/checkpoint4/processor.v" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698424555184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:my_processor\|address_imem\[5\] " "Net \"processor:my_processor\|address_imem\[5\]\" is missing source, defaulting to GND" {  } { { "processor.v" "address_imem\[5\]" { Text "C:/intelFPGA_lite/17.0/checkpoint4/processor.v" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698424555184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:my_processor\|address_imem\[4\] " "Net \"processor:my_processor\|address_imem\[4\]\" is missing source, defaulting to GND" {  } { { "processor.v" "address_imem\[4\]" { Text "C:/intelFPGA_lite/17.0/checkpoint4/processor.v" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698424555184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:my_processor\|address_imem\[3\] " "Net \"processor:my_processor\|address_imem\[3\]\" is missing source, defaulting to GND" {  } { { "processor.v" "address_imem\[3\]" { Text "C:/intelFPGA_lite/17.0/checkpoint4/processor.v" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698424555184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:my_processor\|address_imem\[2\] " "Net \"processor:my_processor\|address_imem\[2\]\" is missing source, defaulting to GND" {  } { { "processor.v" "address_imem\[2\]" { Text "C:/intelFPGA_lite/17.0/checkpoint4/processor.v" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698424555184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:my_processor\|address_imem\[1\] " "Net \"processor:my_processor\|address_imem\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "address_imem\[1\]" { Text "C:/intelFPGA_lite/17.0/checkpoint4/processor.v" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698424555184 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698424555184 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1698424555747 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "imem_clock GND " "Pin \"imem_clock\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698424555763 "|skeleton|imem_clock"} { "Warning" "WMLS_MLS_STUCK_PIN" "dmem_clock GND " "Pin \"dmem_clock\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698424555763 "|skeleton|dmem_clock"} { "Warning" "WMLS_MLS_STUCK_PIN" "processor_clock GND " "Pin \"processor_clock\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698424555763 "|skeleton|processor_clock"} { "Warning" "WMLS_MLS_STUCK_PIN" "regfile_clock GND " "Pin \"regfile_clock\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698424555763 "|skeleton|regfile_clock"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1698424555763 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698424555919 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698424555919 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698424555981 "|skeleton|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698424555981 "|skeleton|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1698424555981 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698424555981 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698424555981 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698424555981 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698424556013 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 27 12:35:56 2023 " "Processing ended: Fri Oct 27 12:35:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698424556013 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698424556013 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698424556013 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698424556013 ""}
