\ LP format - for model browsing. Use MPS format to capture full model detail.
\ Signature: 0xff1716f3d70d2492
Maximize
  0 dataPathIn_subdiag_fast_d1_memref_mem_controller5
   + 0 dataPathOut_subdiag_fast_d1_memref_mem_controller5
   - 9.84252e-05 bufPresent_subdiag_fast_d1_memref_mem_controller5
   - 9.84252e-06 bufNumSlots_subdiag_fast_d1_memref_mem_controller5
   + 0 dataLatency_subdiag_fast_d1_memref_mem_controller5
   + 0 shiftReg_subdiag_fast_d1_memref_mem_controller5
   + 0 dataPathIn_subdiag_fast_d2_memref_mem_controller4
   + 0 dataPathOut_subdiag_fast_d2_memref_mem_controller4
   - 9.84252e-05 bufPresent_subdiag_fast_d2_memref_mem_controller4
   - 9.84252e-06 bufNumSlots_subdiag_fast_d2_memref_mem_controller4
   + 0 dataLatency_subdiag_fast_d2_memref_mem_controller4
   + 0 shiftReg_subdiag_fast_d2_memref_mem_controller4
   + 0 dataPathIn_subdiag_fast_e_memref_mem_controller3
   + 0 dataPathOut_subdiag_fast_e_memref_mem_controller3
   - 9.84252e-05 bufPresent_subdiag_fast_e_memref_mem_controller3
   - 9.84252e-06 bufNumSlots_subdiag_fast_e_memref_mem_controller3
   + 0 dataLatency_subdiag_fast_e_memref_mem_controller3
   + 0 shiftReg_subdiag_fast_e_memref_mem_controller3
   + 0 dataPathIn_subdiag_fast_d1_start_memStart_mem_controller5
   - 9.84252e-05 bufPresent_subdiag_fast_d1_start_memStart_mem_controller5
   - 9.84252e-06 bufNumSlots_subdiag_fast_d1_start_memStart_mem_controller5
   + 0 dataLatency_subdiag_fast_d1_start_memStart_mem_controller5
   + 0 shiftReg_subdiag_fast_d1_start_memStart_mem_controller5
   + 0 dataPathIn_subdiag_fast_d2_start_memStart_mem_controller4
   - 9.84252e-05 bufPresent_subdiag_fast_d2_start_memStart_mem_controller4
   - 9.84252e-06 bufNumSlots_subdiag_fast_d2_start_memStart_mem_controller4
   + 0 dataLatency_subdiag_fast_d2_start_memStart_mem_controller4
   + 0 shiftReg_subdiag_fast_d2_start_memStart_mem_controller4
   + 0 dataPathIn_subdiag_fast_e_start_memStart_mem_controller3
   - 9.84252e-05 bufPresent_subdiag_fast_e_start_memStart_mem_controller3
   - 9.84252e-06 bufNumSlots_subdiag_fast_e_start_memStart_mem_controller3
   + 0 dataLatency_subdiag_fast_e_start_memStart_mem_controller3
   + 0 shiftReg_subdiag_fast_e_start_memStart_mem_controller3
   - 9.84252e-05 bufPresent_subdiag_fast_start_ins_fork0
   - 9.84252e-06 bufNumSlots_subdiag_fast_start_ins_fork0
   + 0 dataLatency_subdiag_fast_start_ins_fork0
   + 0 shiftReg_subdiag_fast_start_ins_fork0
   - 9.84252e-05 bufPresent_fork0_outs_0_ctrl_constant0
   - 9.84252e-06 bufNumSlots_fork0_outs_0_ctrl_constant0
   + 0 dataLatency_fork0_outs_0_ctrl_constant0
   + 0 shiftReg_fork0_outs_0_ctrl_constant0
   - 9.84252e-05 bufPresent_fork0_outs_1_ins_4_end0
   - 9.84252e-06 bufNumSlots_fork0_outs_1_ins_4_end0
   + 0 dataLatency_fork0_outs_1_ins_4_end0
   + 0 shiftReg_fork0_outs_1_ins_4_end0
   - 9.84252e-05 bufPresent_fork0_outs_2_dataIn_non_spec0
   - 9.84252e-06 bufNumSlots_fork0_outs_2_dataIn_non_spec0
   + 0 dataLatency_fork0_outs_2_dataIn_non_spec0
   + 0 shiftReg_fork0_outs_2_dataIn_non_spec0
   - 9.84252e-05 bufPresent_non_spec0_dataOut_ins_0_control_merge0
   - 9.84252e-06 bufNumSlots_non_spec0_dataOut_ins_0_control_merge0
   + 0 dataLatency_non_spec0_dataOut_ins_0_control_merge0
   + 0 shiftReg_non_spec0_dataOut_ins_0_control_merge0
   + 0 dataBufPresent_spec_commit0_outs_ctrlEnd_mem_controller3
   - 9.84252e-05 bufPresent_spec_commit0_outs_ctrlEnd_mem_controller3
   - 9.84252e-06 bufNumSlots_spec_commit0_outs_ctrlEnd_mem_controller3
   + 0 dataLatency_spec_commit0_outs_ctrlEnd_mem_controller3
   + 0 shiftReg_spec_commit0_outs_ctrlEnd_mem_controller3
   - 9.84252e-05 bufPresent_mem_controller3_ldData_0_dataFromMem_load2
   - 9.84252e-06 bufNumSlots_mem_controller3_ldData_0_dataFromMem_load2
   + 0 dataLatency_mem_controller3_ldData_0_dataFromMem_load2
   + 0 shiftReg_mem_controller3_ldData_0_dataFromMem_load2
   + 0 dataPathOut_mem_controller3_memEnd_ins_3_end0
   + 0 dataBufPresent_mem_controller3_memEnd_ins_3_end0
   - 9.84252e-05 bufPresent_mem_controller3_memEnd_ins_3_end0
   - 9.84252e-06 bufNumSlots_mem_controller3_memEnd_ins_3_end0
   + 0 dataLatency_mem_controller3_memEnd_ins_3_end0
   + 0 shiftReg_mem_controller3_memEnd_ins_3_end0
   + 0 dataBufPresent_spec_commit1_outs_ctrlEnd_mem_controller4
   - 9.84252e-05 bufPresent_spec_commit1_outs_ctrlEnd_mem_controller4
   - 9.84252e-06 bufNumSlots_spec_commit1_outs_ctrlEnd_mem_controller4
   + 0 dataLatency_spec_commit1_outs_ctrlEnd_mem_controller4
   + 0 shiftReg_spec_commit1_outs_ctrlEnd_mem_controller4
   - 9.84252e-05 bufPresent_mem_controller4_ldData_0_dataFromMem_load1
   - 9.84252e-06 bufNumSlots_mem_controller4_ldData_0_dataFromMem_load1
   + 0 dataLatency_mem_controller4_ldData_0_dataFromMem_load1
   + 0 shiftReg_mem_controller4_ldData_0_dataFromMem_load1
   + 0 dataPathOut_mem_controller4_memEnd_ins_2_end0
   + 0 dataBufPresent_mem_controller4_memEnd_ins_2_end0
   - 9.84252e-05 bufPresent_mem_controller4_memEnd_ins_2_end0
   - 9.84252e-06 bufNumSlots_mem_controller4_memEnd_ins_2_end0
   + 0 dataLatency_mem_controller4_memEnd_ins_2_end0
   + 0 shiftReg_mem_controller4_memEnd_ins_2_end0
   + 0 dataBufPresent_spec_commit2_outs_ctrlEnd_mem_controller5
   - 9.84252e-05 bufPresent_spec_commit2_outs_ctrlEnd_mem_controller5
   - 9.84252e-06 bufNumSlots_spec_commit2_outs_ctrlEnd_mem_controller5
   + 0 dataLatency_spec_commit2_outs_ctrlEnd_mem_controller5
   + 0 shiftReg_spec_commit2_outs_ctrlEnd_mem_controller5
   - 9.84252e-05 bufPresent_mem_controller5_ldData_0_dataFromMem_load0
   - 9.84252e-06 bufNumSlots_mem_controller5_ldData_0_dataFromMem_load0
   + 0 dataLatency_mem_controller5_ldData_0_dataFromMem_load0
   + 0 shiftReg_mem_controller5_ldData_0_dataFromMem_load0
   + 0 dataPathOut_mem_controller5_memEnd_ins_1_end0
   + 0 dataBufPresent_mem_controller5_memEnd_ins_1_end0
   - 9.84252e-05 bufPresent_mem_controller5_memEnd_ins_1_end0
   - 9.84252e-06 bufNumSlots_mem_controller5_memEnd_ins_1_end0
   + 0 dataLatency_mem_controller5_memEnd_ins_1_end0
   + 0 shiftReg_mem_controller5_memEnd_ins_1_end0
   - 9.84252e-05 bufPresent_constant0_outs_ins_extsi3
   - 9.84252e-06 bufNumSlots_constant0_outs_ins_extsi3
   + 0 dataLatency_constant0_outs_ins_extsi3
   + 0 shiftReg_constant0_outs_ins_extsi3
   - 9.84252e-05 bufPresent_extsi3_outs_dataIn_non_spec1
   - 9.84252e-06 bufNumSlots_extsi3_outs_dataIn_non_spec1
   + 0 dataLatency_extsi3_outs_dataIn_non_spec1
   + 0 shiftReg_extsi3_outs_dataIn_non_spec1
   - 9.84252e-05 bufPresent_non_spec1_dataOut_ins_0_mux0
   - 9.84252e-06 bufNumSlots_non_spec1_dataOut_ins_0_mux0
   + 0 dataLatency_non_spec1_dataOut_ins_0_mux0
   + 0 shiftReg_non_spec1_dataOut_ins_0_mux0
   - 9.84252e-05 bufPresent_mux0_outs_ins_fork1
   - 9.84252e-06 bufNumSlots_mux0_outs_ins_fork1
   + 0 dataLatency_mux0_outs_ins_fork1 + 0 shiftReg_mux0_outs_ins_fork1
   - 9.84252e-05 bufPresent_fork1_outs_0_ins_trunci0
   - 9.84252e-06 bufNumSlots_fork1_outs_0_ins_trunci0
   + 0 dataLatency_fork1_outs_0_ins_trunci0
   + 0 shiftReg_fork1_outs_0_ins_trunci0
   - 9.84252e-05 bufPresent_fork1_outs_1_ins_trunci1
   - 9.84252e-06 bufNumSlots_fork1_outs_1_ins_trunci1
   + 0 dataLatency_fork1_outs_1_ins_trunci1
   + 0 shiftReg_fork1_outs_1_ins_trunci1
   - 9.84252e-05 bufPresent_fork1_outs_2_ins_trunci2
   - 9.84252e-06 bufNumSlots_fork1_outs_2_ins_trunci2
   + 0 dataLatency_fork1_outs_2_ins_trunci2
   + 0 shiftReg_fork1_outs_2_ins_trunci2
   - 9.84252e-05 bufPresent_fork1_outs_3_ins_spec_save_commit2
   - 9.84252e-06 bufNumSlots_fork1_outs_3_ins_spec_save_commit2
   + 0 dataLatency_fork1_outs_3_ins_spec_save_commit2
   + 0 shiftReg_fork1_outs_3_ins_spec_save_commit2
   - 9.84252e-05 bufPresent_fork1_outs_4_lhs_cmpi0
   - 9.84252e-06 bufNumSlots_fork1_outs_4_lhs_cmpi0
   + 0 dataLatency_fork1_outs_4_lhs_cmpi0
   + 0 shiftReg_fork1_outs_4_lhs_cmpi0
   - 9.84252e-05 bufPresent_fork1_outs_5_lhs_addi1
   - 9.84252e-06 bufNumSlots_fork1_outs_5_lhs_addi1
   + 0 dataLatency_fork1_outs_5_lhs_addi1
   + 0 shiftReg_fork1_outs_5_lhs_addi1
   - 9.84252e-05 bufPresent_trunci0_outs_lhs_addi0
   - 9.84252e-06 bufNumSlots_trunci0_outs_lhs_addi0
   + 0 dataLatency_trunci0_outs_lhs_addi0
   + 0 shiftReg_trunci0_outs_lhs_addi0
   - 9.84252e-05 bufPresent_trunci1_outs_addrIn_load2
   - 9.84252e-06 bufNumSlots_trunci1_outs_addrIn_load2
   + 0 dataLatency_trunci1_outs_addrIn_load2
   + 0 shiftReg_trunci1_outs_addrIn_load2
   - 9.84252e-05 bufPresent_trunci2_outs_addrIn_load0
   - 9.84252e-06 bufNumSlots_trunci2_outs_addrIn_load0
   + 0 dataLatency_trunci2_outs_addrIn_load0
   + 0 shiftReg_trunci2_outs_addrIn_load0
   - 9.84252e-05 bufPresent_control_merge0_outs_ins_fork5
   - 9.84252e-06 bufNumSlots_control_merge0_outs_ins_fork5
   + 0 dataLatency_control_merge0_outs_ins_fork5
   + 0 shiftReg_control_merge0_outs_ins_fork5
   - 9.84252e-05 bufPresent_control_merge0_index_index_mux0
   - 9.84252e-06 bufNumSlots_control_merge0_index_index_mux0
   + 0 dataLatency_control_merge0_index_index_mux0
   + 0 shiftReg_control_merge0_index_index_mux0
   - 9.84252e-05 bufPresent_fork5_outs_0_ins_spec_save_commit1
   - 9.84252e-06 bufNumSlots_fork5_outs_0_ins_spec_save_commit1
   + 0 dataLatency_fork5_outs_0_ins_spec_save_commit1
   + 0 shiftReg_fork5_outs_0_ins_spec_save_commit1
   - 9.84252e-05 bufPresent_fork5_outs_1_ins_spec_prebuffer10
   - 9.84252e-06 bufNumSlots_fork5_outs_1_ins_spec_prebuffer10
   + 0 dataLatency_fork5_outs_1_ins_spec_prebuffer10
   + 0 shiftReg_fork5_outs_1_ins_spec_prebuffer10
   - 9.84252e-05 bufPresent_source0_outs_ctrl_constant1
   - 9.84252e-06 bufNumSlots_source0_outs_ctrl_constant1
   + 0 dataLatency_source0_outs_ctrl_constant1
   + 0 shiftReg_source0_outs_ctrl_constant1
   - 9.84252e-05 bufPresent_constant1_outs_ins_fork2
   - 9.84252e-06 bufNumSlots_constant1_outs_ins_fork2
   + 0 dataLatency_constant1_outs_ins_fork2
   + 0 shiftReg_constant1_outs_ins_fork2
   - 9.84252e-05 bufPresent_fork2_outs_0_ins_extsi4
   - 9.84252e-06 bufNumSlots_fork2_outs_0_ins_extsi4
   + 0 dataLatency_fork2_outs_0_ins_extsi4
   + 0 shiftReg_fork2_outs_0_ins_extsi4
   - 9.84252e-05 bufPresent_fork2_outs_1_ins_extsi1
   - 9.84252e-06 bufNumSlots_fork2_outs_1_ins_extsi1
   + 0 dataLatency_fork2_outs_1_ins_extsi1
   + 0 shiftReg_fork2_outs_1_ins_extsi1
   - 9.84252e-05 bufPresent_extsi4_outs_rhs_addi0
   - 9.84252e-06 bufNumSlots_extsi4_outs_rhs_addi0
   + 0 dataLatency_extsi4_outs_rhs_addi0 + 0 shiftReg_extsi4_outs_rhs_addi0
   - 9.84252e-05 bufPresent_extsi1_outs_rhs_addi1
   - 9.84252e-06 bufNumSlots_extsi1_outs_rhs_addi1
   + 0 dataLatency_extsi1_outs_rhs_addi1 + 0 shiftReg_extsi1_outs_rhs_addi1
   - 9.84252e-05 bufPresent_source1_outs_ctrl_constant5
   - 9.84252e-06 bufNumSlots_source1_outs_ctrl_constant5
   + 0 dataLatency_source1_outs_ctrl_constant5
   + 0 shiftReg_source1_outs_ctrl_constant5
   - 9.84252e-05 bufPresent_constant5_outs_rhs_mulf0
   - 9.84252e-06 bufNumSlots_constant5_outs_rhs_mulf0
   + 0 dataLatency_constant5_outs_rhs_mulf0
   + 0 shiftReg_constant5_outs_rhs_mulf0
   - 9.84252e-05 bufPresent_source2_outs_ctrl_constant2
   - 9.84252e-06 bufNumSlots_source2_outs_ctrl_constant2
   + 0 dataLatency_source2_outs_ctrl_constant2
   + 0 shiftReg_source2_outs_ctrl_constant2
   - 9.84252e-05 bufPresent_constant2_outs_ins_extsi2
   - 9.84252e-06 bufNumSlots_constant2_outs_ins_extsi2
   + 0 dataLatency_constant2_outs_ins_extsi2
   + 0 shiftReg_constant2_outs_ins_extsi2
   - 9.84252e-05 bufPresent_extsi2_outs_rhs_cmpi0
   - 9.84252e-06 bufNumSlots_extsi2_outs_rhs_cmpi0
   + 0 dataLatency_extsi2_outs_rhs_cmpi0 + 0 shiftReg_extsi2_outs_rhs_cmpi0
   - 9.84252e-05 bufPresent_load0_addrOut_ldAddr_0_mem_controller5
   - 9.84252e-06 bufNumSlots_load0_addrOut_ldAddr_0_mem_controller5
   + 0 dataLatency_load0_addrOut_ldAddr_0_mem_controller5
   + 0 shiftReg_load0_addrOut_ldAddr_0_mem_controller5
   - 9.84252e-05 bufPresent_load0_dataOut_lhs_addf0
   - 9.84252e-06 bufNumSlots_load0_dataOut_lhs_addf0
   + 0 dataLatency_load0_dataOut_lhs_addf0
   + 0 shiftReg_load0_dataOut_lhs_addf0
   - 9.84252e-05 bufPresent_addi0_result_addrIn_load1
   - 9.84252e-06 bufNumSlots_addi0_result_addrIn_load1
   + 0 dataLatency_addi0_result_addrIn_load1
   + 0 shiftReg_addi0_result_addrIn_load1
   - 9.84252e-05 bufPresent_load1_addrOut_ldAddr_0_mem_controller4
   - 9.84252e-06 bufNumSlots_load1_addrOut_ldAddr_0_mem_controller4
   + 0 dataLatency_load1_addrOut_ldAddr_0_mem_controller4
   + 0 shiftReg_load1_addrOut_ldAddr_0_mem_controller4
   - 9.84252e-05 bufPresent_load1_dataOut_rhs_addf0
   - 9.84252e-06 bufNumSlots_load1_dataOut_rhs_addf0
   + 0 dataLatency_load1_dataOut_rhs_addf0
   + 0 shiftReg_load1_dataOut_rhs_addf0
   - 9.84252e-05 bufPresent_addf0_result_lhs_mulf0
   - 9.84252e-06 bufNumSlots_addf0_result_lhs_mulf0
   + 0 dataLatency_addf0_result_lhs_mulf0
   + 0 shiftReg_addf0_result_lhs_mulf0
   - 9.84252e-05 bufPresent_addi1_result_ins_spec_save_commit0
   - 9.84252e-06 bufNumSlots_addi1_result_ins_spec_save_commit0
   + 0 dataLatency_addi1_result_ins_spec_save_commit0
   + 0 shiftReg_addi1_result_ins_spec_save_commit0
   - 9.84252e-05 bufPresent_load2_addrOut_ldAddr_0_mem_controller3
   - 9.84252e-06 bufNumSlots_load2_addrOut_ldAddr_0_mem_controller3
   + 0 dataLatency_load2_addrOut_ldAddr_0_mem_controller3
   + 0 shiftReg_load2_addrOut_ldAddr_0_mem_controller3
   - 9.84252e-05 bufPresent_load2_dataOut_lhs_cmpf0
   - 9.84252e-06 bufNumSlots_load2_dataOut_lhs_cmpf0
   + 0 dataLatency_load2_dataOut_lhs_cmpf0
   + 0 shiftReg_load2_dataOut_lhs_cmpf0
   - 9.84252e-05 bufPresent_mulf0_result_rhs_cmpf0
   - 9.84252e-06 bufNumSlots_mulf0_result_rhs_cmpf0
   + 0 dataLatency_mulf0_result_rhs_cmpf0
   + 0 shiftReg_mulf0_result_rhs_cmpf0
   - 9.84252e-05 bufPresent_cmpf0_result_rhs_andi0
   - 9.84252e-06 bufNumSlots_cmpf0_result_rhs_andi0
   + 0 dataLatency_cmpf0_result_rhs_andi0
   + 0 shiftReg_cmpf0_result_rhs_andi0
   - 9.84252e-05 bufPresent_cmpi0_result_lhs_andi0
   - 9.84252e-06 bufNumSlots_cmpi0_result_lhs_andi0
   + 0 dataLatency_cmpi0_result_lhs_andi0
   + 0 shiftReg_cmpi0_result_lhs_andi0
   - 9.84252e-05 bufPresent_andi0_result_ins_spec_prebuffer20
   - 9.84252e-06 bufNumSlots_andi0_result_ins_spec_prebuffer20
   + 0 dataLatency_andi0_result_ins_spec_prebuffer20
   + 0 shiftReg_andi0_result_ins_spec_prebuffer20
   - 9.84252e-05 bufPresent_spec_prebuffer10_outs_0_ins_fork7
   - 9.84252e-06 bufNumSlots_spec_prebuffer10_outs_0_ins_fork7
   + 0 dataLatency_spec_prebuffer10_outs_0_ins_fork7
   + 0 shiftReg_spec_prebuffer10_outs_0_ins_fork7
   - 9.84252e-05 bufPresent_spec_prebuffer10_outs_1_ins_fork6
   - 9.84252e-06 bufNumSlots_spec_prebuffer10_outs_1_ins_fork6
   + 0 dataLatency_spec_prebuffer10_outs_1_ins_fork6
   + 0 shiftReg_spec_prebuffer10_outs_1_ins_fork6
   - 9.84252e-05 bufPresent_fork6_outs_0_ctrl_spec_save_commit2
   - 9.84252e-06 bufNumSlots_fork6_outs_0_ctrl_spec_save_commit2
   + 0 dataLatency_fork6_outs_0_ctrl_spec_save_commit2
   + 0 shiftReg_fork6_outs_0_ctrl_spec_save_commit2
   - 9.84252e-05 bufPresent_fork6_outs_1_ctrl_spec_save_commit1
   - 9.84252e-06 bufNumSlots_fork6_outs_1_ctrl_spec_save_commit1
   + 0 dataLatency_fork6_outs_1_ctrl_spec_save_commit1
   + 0 shiftReg_fork6_outs_1_ctrl_spec_save_commit1
   - 9.84252e-05 bufPresent_fork6_outs_2_ctrl_spec_save_commit0
   - 9.84252e-06 bufNumSlots_fork6_outs_2_ctrl_spec_save_commit0
   + 0 dataLatency_fork6_outs_2_ctrl_spec_save_commit0
   + 0 shiftReg_fork6_outs_2_ctrl_spec_save_commit0
   - 9.84252e-05 bufPresent_fork7_outs_0_spec_tag_data_speculating_branch0
   - 9.84252e-06 bufNumSlots_fork7_outs_0_spec_tag_data_speculating_branch0
   + 0 dataLatency_fork7_outs_0_spec_tag_data_speculating_branch0
   + 0 shiftReg_fork7_outs_0_spec_tag_data_speculating_branch0
   - 9.84252e-05 bufPresent_fork7_outs_1_condition_cond_br3
   - 9.84252e-06 bufNumSlots_fork7_outs_1_condition_cond_br3
   + 0 dataLatency_fork7_outs_1_condition_cond_br3
   + 0 shiftReg_fork7_outs_1_condition_cond_br3
   - 9.84252e-05 bufPresent_fork7_outs_2_condition_cond_br2
   - 9.84252e-06 bufNumSlots_fork7_outs_2_condition_cond_br2
   + 0 dataLatency_fork7_outs_2_condition_cond_br2
   + 0 shiftReg_fork7_outs_2_condition_cond_br2
   - 9.84252e-05 bufPresent_fork7_outs_3_data_speculating_branch0
   - 9.84252e-06 bufNumSlots_fork7_outs_3_data_speculating_branch0
   + 0 dataLatency_fork7_outs_3_data_speculating_branch0
   + 0 shiftReg_fork7_outs_3_data_speculating_branch0
   - 9.84252e-05 bufPresent_fork7_outs_4_condition_cond_br1
   - 9.84252e-06 bufNumSlots_fork7_outs_4_condition_cond_br1
   + 0 dataLatency_fork7_outs_4_condition_cond_br1
   + 0 shiftReg_fork7_outs_4_condition_cond_br1
   - 9.84252e-05 bufPresent_spec_prebuffer20_outs_0_ins_sink2
   - 9.84252e-06 bufNumSlots_spec_prebuffer20_outs_0_ins_sink2
   + 0 dataLatency_spec_prebuffer20_outs_0_ins_sink2
   + 0 shiftReg_spec_prebuffer20_outs_0_ins_sink2
   - 9.84252e-05 bufPresent_spec_prebuffer20_outs_1_data_cond_br0
   - 9.84252e-06 bufNumSlots_spec_prebuffer20_outs_1_data_cond_br0
   + 0 dataLatency_spec_prebuffer20_outs_1_data_cond_br0
   + 0 shiftReg_spec_prebuffer20_outs_1_data_cond_br0
   - 9.84252e-05 bufPresent_spec_prebuffer20_outs_2_condition_cond_br4
   - 9.84252e-06 bufNumSlots_spec_prebuffer20_outs_2_condition_cond_br4
   + 0 dataLatency_spec_prebuffer20_outs_2_condition_cond_br4
   + 0 shiftReg_spec_prebuffer20_outs_2_condition_cond_br4
   - 9.84252e-05 bufPresent_cond_br0_trueOut_ins_sink3
   - 9.84252e-06 bufNumSlots_cond_br0_trueOut_ins_sink3
   + 0 dataLatency_cond_br0_trueOut_ins_sink3
   + 0 shiftReg_cond_br0_trueOut_ins_sink3
   - 9.84252e-05 bufPresent_cond_br0_falseOut_ins_fork8
   - 9.84252e-06 bufNumSlots_cond_br0_falseOut_ins_fork8
   + 0 dataLatency_cond_br0_falseOut_ins_fork8
   + 0 shiftReg_cond_br0_falseOut_ins_fork8
   - 9.84252e-05 bufPresent_fork8_outs_0_ctrl_spec_commit0
   - 9.84252e-06 bufNumSlots_fork8_outs_0_ctrl_spec_commit0
   + 0 dataLatency_fork8_outs_0_ctrl_spec_commit0
   + 0 shiftReg_fork8_outs_0_ctrl_spec_commit0
   - 9.84252e-05 bufPresent_fork8_outs_1_ctrl_spec_commit1
   - 9.84252e-06 bufNumSlots_fork8_outs_1_ctrl_spec_commit1
   + 0 dataLatency_fork8_outs_1_ctrl_spec_commit1
   + 0 shiftReg_fork8_outs_1_ctrl_spec_commit1
   - 9.84252e-05 bufPresent_fork8_outs_2_ctrl_spec_commit2
   - 9.84252e-06 bufNumSlots_fork8_outs_2_ctrl_spec_commit2
   + 0 dataLatency_fork8_outs_2_ctrl_spec_commit2
   + 0 shiftReg_fork8_outs_2_ctrl_spec_commit2
   - 9.84252e-05 bufPresent_fork8_outs_3_ctrl_spec_commit3
   - 9.84252e-06 bufNumSlots_fork8_outs_3_ctrl_spec_commit3
   + 0 dataLatency_fork8_outs_3_ctrl_spec_commit3
   + 0 shiftReg_fork8_outs_3_ctrl_spec_commit3
   - 9.84252e-05 bufPresent_speculating_branch0_trueOut_ins_fork9
   - 9.84252e-06 bufNumSlots_speculating_branch0_trueOut_ins_fork9
   + 0 dataLatency_speculating_branch0_trueOut_ins_fork9
   + 0 shiftReg_speculating_branch0_trueOut_ins_fork9
   - 9.84252e-05 bufPresent_speculating_branch0_falseOut_ins_sink4
   - 9.84252e-06 bufNumSlots_speculating_branch0_falseOut_ins_sink4
   + 0 dataLatency_speculating_branch0_falseOut_ins_sink4
   + 0 shiftReg_speculating_branch0_falseOut_ins_sink4
   - 9.84252e-05 bufPresent_fork9_outs_0_condition_cond_br0
   - 9.84252e-06 bufNumSlots_fork9_outs_0_condition_cond_br0
   + 0 dataLatency_fork9_outs_0_condition_cond_br0
   + 0 shiftReg_fork9_outs_0_condition_cond_br0
   - 9.84252e-05 bufPresent_fork9_outs_1_data_cond_br4
   - 9.84252e-06 bufNumSlots_fork9_outs_1_data_cond_br4
   + 0 dataLatency_fork9_outs_1_data_cond_br4
   + 0 shiftReg_fork9_outs_1_data_cond_br4
   - 9.84252e-05 bufPresent_cond_br4_trueOut_ins_sink6
   - 9.84252e-06 bufNumSlots_cond_br4_trueOut_ins_sink6
   + 0 dataLatency_cond_br4_trueOut_ins_sink6
   + 0 shiftReg_cond_br4_trueOut_ins_sink6
   - 9.84252e-05 bufPresent_cond_br4_falseOut_ins_sink5
   - 9.84252e-06 bufNumSlots_cond_br4_falseOut_ins_sink5
   + 0 dataLatency_cond_br4_falseOut_ins_sink5
   + 0 shiftReg_cond_br4_falseOut_ins_sink5
   - 9.84252e-05 bufPresent_spec_save_commit0_outs_data_cond_br1
   - 9.84252e-06 bufNumSlots_spec_save_commit0_outs_data_cond_br1
   + 0 dataLatency_spec_save_commit0_outs_data_cond_br1
   + 0 shiftReg_spec_save_commit0_outs_data_cond_br1
   - 9.84252e-05 bufPresent_cond_br1_trueOut_ins_1_mux0
   - 9.84252e-06 bufNumSlots_cond_br1_trueOut_ins_1_mux0
   + 0 dataLatency_cond_br1_trueOut_ins_1_mux0
   + 0 shiftReg_cond_br1_trueOut_ins_1_mux0
   - 9.84252e-05 bufPresent_cond_br1_falseOut_ins_sink0
   - 9.84252e-06 bufNumSlots_cond_br1_falseOut_ins_sink0
   + 0 dataLatency_cond_br1_falseOut_ins_sink0
   + 0 shiftReg_cond_br1_falseOut_ins_sink0
   - 9.84252e-05 bufPresent_spec_save_commit1_outs_data_cond_br2
   - 9.84252e-06 bufNumSlots_spec_save_commit1_outs_data_cond_br2
   + 0 dataLatency_spec_save_commit1_outs_data_cond_br2
   + 0 shiftReg_spec_save_commit1_outs_data_cond_br2
   - 9.84252e-05 bufPresent_cond_br2_trueOut_ins_1_control_merge0
   - 9.84252e-06 bufNumSlots_cond_br2_trueOut_ins_1_control_merge0
   + 0 dataLatency_cond_br2_trueOut_ins_1_control_merge0
   + 0 shiftReg_cond_br2_trueOut_ins_1_control_merge0
   - 9.84252e-05 bufPresent_cond_br2_falseOut_ins_fork4
   - 9.84252e-06 bufNumSlots_cond_br2_falseOut_ins_fork4
   + 0 dataLatency_cond_br2_falseOut_ins_fork4
   + 0 shiftReg_cond_br2_falseOut_ins_fork4
   - 9.84252e-05 bufPresent_spec_save_commit2_outs_data_cond_br3
   - 9.84252e-06 bufNumSlots_spec_save_commit2_outs_data_cond_br3
   + 0 dataLatency_spec_save_commit2_outs_data_cond_br3
   + 0 shiftReg_spec_save_commit2_outs_data_cond_br3
   - 9.84252e-05 bufPresent_cond_br3_trueOut_ins_sink1
   - 9.84252e-06 bufNumSlots_cond_br3_trueOut_ins_sink1
   + 0 dataLatency_cond_br3_trueOut_ins_sink1
   + 0 shiftReg_cond_br3_trueOut_ins_sink1
   - 9.84252e-05 bufPresent_cond_br3_falseOut_ins_spec_commit3
   - 9.84252e-06 bufNumSlots_cond_br3_falseOut_ins_spec_commit3
   + 0 dataLatency_cond_br3_falseOut_ins_spec_commit3
   + 0 shiftReg_cond_br3_falseOut_ins_spec_commit3
   - 9.84252e-05 bufPresent_fork4_outs_0_ins_spec_commit2
   - 9.84252e-06 bufNumSlots_fork4_outs_0_ins_spec_commit2
   + 0 dataLatency_fork4_outs_0_ins_spec_commit2
   + 0 shiftReg_fork4_outs_0_ins_spec_commit2
   - 9.84252e-05 bufPresent_fork4_outs_1_ins_spec_commit1
   - 9.84252e-06 bufNumSlots_fork4_outs_1_ins_spec_commit1
   + 0 dataLatency_fork4_outs_1_ins_spec_commit1
   + 0 shiftReg_fork4_outs_1_ins_spec_commit1
   - 9.84252e-05 bufPresent_fork4_outs_2_ins_spec_commit0
   - 9.84252e-06 bufNumSlots_fork4_outs_2_ins_spec_commit0
   + 0 dataLatency_fork4_outs_2_ins_spec_commit0
   + 0 shiftReg_fork4_outs_2_ins_spec_commit0
   - 9.84252e-05 bufPresent_spec_commit3_outs_ins_0_end0
   - 9.84252e-06 bufNumSlots_spec_commit3_outs_ins_0_end0
   + 0 dataLatency_spec_commit3_outs_ins_0_end0
   + 0 shiftReg_spec_commit3_outs_ins_0_end0
   + 0.984251968503937 cfdfc0_throughput
Subject To
 custom_forceTransparent:
   dataBufPresent_subdiag_fast_d1_memref_mem_controller5 = 0
 custom_noBuffers: bufPresent_subdiag_fast_d1_memref_mem_controller5 = 0
 custom_noSlots: bufNumSlots_subdiag_fast_d1_memref_mem_controller5 = 0
 custom_forceTransparent:
   dataBufPresent_subdiag_fast_d2_memref_mem_controller4 = 0
 custom_noBuffers: bufPresent_subdiag_fast_d2_memref_mem_controller4 = 0
 custom_noSlots: bufNumSlots_subdiag_fast_d2_memref_mem_controller4 = 0
 custom_forceTransparent:
   dataBufPresent_subdiag_fast_e_memref_mem_controller3 = 0
 custom_noBuffers: bufPresent_subdiag_fast_e_memref_mem_controller3 = 0
 custom_noSlots: bufNumSlots_subdiag_fast_e_memref_mem_controller3 = 0
 custom_forceTransparent:
   dataBufPresent_subdiag_fast_d1_start_memStart_mem_controller5 = 0
 custom_noBuffers:
   bufPresent_subdiag_fast_d1_start_memStart_mem_controller5 = 0
 custom_noSlots: bufNumSlots_subdiag_fast_d1_start_memStart_mem_controller5
   = 0
 custom_forceTransparent:
   dataBufPresent_subdiag_fast_d2_start_memStart_mem_controller4 = 0
 custom_noBuffers:
   bufPresent_subdiag_fast_d2_start_memStart_mem_controller4 = 0
 custom_noSlots: bufNumSlots_subdiag_fast_d2_start_memStart_mem_controller4
   = 0
 custom_forceTransparent:
   dataBufPresent_subdiag_fast_e_start_memStart_mem_controller3 = 0
 custom_noBuffers: bufPresent_subdiag_fast_e_start_memStart_mem_controller3
   = 0
 custom_noSlots: bufNumSlots_subdiag_fast_e_start_memStart_mem_controller3
   = 0
 custom_forceTransparent: dataBufPresent_subdiag_fast_start_ins_fork0 = 0
 custom_noBuffers: bufPresent_subdiag_fast_start_ins_fork0 = 0
 custom_noSlots: bufNumSlots_subdiag_fast_start_ins_fork0 = 0
 path_period: dataPathOut_subdiag_fast_start_ins_fork0 <= 15
 path_bufferedChannelIn: dataPathIn_subdiag_fast_start_ins_fork0 <= 15
 path_bufferedChannelOut: - dataPathOut_subdiag_fast_start_ins_fork0 <= 0
 path_unbufferedChannel: dataPathIn_subdiag_fast_start_ins_fork0
   - dataPathOut_subdiag_fast_start_ins_fork0
   - 150 dataBufPresent_subdiag_fast_start_ins_fork0 <= 0
 buffer_presence: - 100 bufPresent_subdiag_fast_start_ins_fork0
   + bufNumSlots_subdiag_fast_start_ins_fork0 <= 0
 data_Presence: dataBufPresent_subdiag_fast_start_ins_fork0
   - bufPresent_subdiag_fast_start_ins_fork0 <= 0
 elastic_slots: dataBufPresent_subdiag_fast_start_ins_fork0
   - bufNumSlots_subdiag_fast_start_ins_fork0 <= 0
 path_period: dataPathOut_fork0_outs_0_ctrl_constant0 <= 15
 path_bufferedChannelIn: dataPathIn_fork0_outs_0_ctrl_constant0 <= 15
 path_bufferedChannelOut: - dataPathOut_fork0_outs_0_ctrl_constant0 <= 0
 path_unbufferedChannel: dataPathIn_fork0_outs_0_ctrl_constant0
   - dataPathOut_fork0_outs_0_ctrl_constant0
   - 150 dataBufPresent_fork0_outs_0_ctrl_constant0 <= 0
 buffer_presence: - 100 bufPresent_fork0_outs_0_ctrl_constant0
   + bufNumSlots_fork0_outs_0_ctrl_constant0 <= 0
 data_Presence: dataBufPresent_fork0_outs_0_ctrl_constant0
   - bufPresent_fork0_outs_0_ctrl_constant0 <= 0
 elastic_slots: dataBufPresent_fork0_outs_0_ctrl_constant0
   - bufNumSlots_fork0_outs_0_ctrl_constant0 <= 0
 path_period: dataPathOut_fork0_outs_1_ins_4_end0 <= 15
 path_bufferedChannelIn: dataPathIn_fork0_outs_1_ins_4_end0 <= 15
 path_bufferedChannelOut: - dataPathOut_fork0_outs_1_ins_4_end0 <= 0
 path_unbufferedChannel: dataPathIn_fork0_outs_1_ins_4_end0
   - dataPathOut_fork0_outs_1_ins_4_end0
   - 150 dataBufPresent_fork0_outs_1_ins_4_end0 <= 0
 buffer_presence: - 100 bufPresent_fork0_outs_1_ins_4_end0
   + bufNumSlots_fork0_outs_1_ins_4_end0 <= 0
 data_Presence: dataBufPresent_fork0_outs_1_ins_4_end0
   - bufPresent_fork0_outs_1_ins_4_end0 <= 0
 elastic_slots: dataBufPresent_fork0_outs_1_ins_4_end0
   - bufNumSlots_fork0_outs_1_ins_4_end0 <= 0
 path_period: dataPathOut_fork0_outs_2_dataIn_non_spec0 <= 15
 path_bufferedChannelIn: dataPathIn_fork0_outs_2_dataIn_non_spec0 <= 15
 path_bufferedChannelOut: - dataPathOut_fork0_outs_2_dataIn_non_spec0 <= 0
 path_unbufferedChannel: dataPathIn_fork0_outs_2_dataIn_non_spec0
   - dataPathOut_fork0_outs_2_dataIn_non_spec0
   - 150 dataBufPresent_fork0_outs_2_dataIn_non_spec0 <= 0
 buffer_presence: - 100 bufPresent_fork0_outs_2_dataIn_non_spec0
   + bufNumSlots_fork0_outs_2_dataIn_non_spec0 <= 0
 data_Presence: dataBufPresent_fork0_outs_2_dataIn_non_spec0
   - bufPresent_fork0_outs_2_dataIn_non_spec0 <= 0
 elastic_slots: dataBufPresent_fork0_outs_2_dataIn_non_spec0
   - bufNumSlots_fork0_outs_2_dataIn_non_spec0 <= 0
 path_period: dataPathOut_non_spec0_dataOut_ins_0_control_merge0 <= 15
 path_bufferedChannelIn: dataPathIn_non_spec0_dataOut_ins_0_control_merge0
   <= 15
 path_bufferedChannelOut:
   - dataPathOut_non_spec0_dataOut_ins_0_control_merge0 <= 0
 path_unbufferedChannel: dataPathIn_non_spec0_dataOut_ins_0_control_merge0
   - dataPathOut_non_spec0_dataOut_ins_0_control_merge0
   - 150 dataBufPresent_non_spec0_dataOut_ins_0_control_merge0 <= 0
 buffer_presence: - 100 bufPresent_non_spec0_dataOut_ins_0_control_merge0
   + bufNumSlots_non_spec0_dataOut_ins_0_control_merge0 <= 0
 data_Presence: dataBufPresent_non_spec0_dataOut_ins_0_control_merge0
   - bufPresent_non_spec0_dataOut_ins_0_control_merge0 <= 0
 elastic_slots: dataBufPresent_non_spec0_dataOut_ins_0_control_merge0
   - bufNumSlots_non_spec0_dataOut_ins_0_control_merge0 <= 0
 custom_forceTransparent:
   dataBufPresent_mem_controller3_ldData_0_dataFromMem_load2 = 0
 custom_noBuffers: bufPresent_mem_controller3_ldData_0_dataFromMem_load2
   = 0
 custom_noSlots: bufNumSlots_mem_controller3_ldData_0_dataFromMem_load2
   = 0
 custom_forceTransparent:
   dataBufPresent_mem_controller4_ldData_0_dataFromMem_load1 = 0
 custom_noBuffers: bufPresent_mem_controller4_ldData_0_dataFromMem_load1
   = 0
 custom_noSlots: bufNumSlots_mem_controller4_ldData_0_dataFromMem_load1
   = 0
 custom_forceTransparent:
   dataBufPresent_mem_controller5_ldData_0_dataFromMem_load0 = 0
 custom_noBuffers: bufPresent_mem_controller5_ldData_0_dataFromMem_load0
   = 0
 custom_noSlots: bufNumSlots_mem_controller5_ldData_0_dataFromMem_load0
   = 0
 path_period: dataPathOut_constant0_outs_ins_extsi3 <= 15
 path_bufferedChannelIn: dataPathIn_constant0_outs_ins_extsi3 <= 15
 path_bufferedChannelOut: - dataPathOut_constant0_outs_ins_extsi3 <= 0
 path_unbufferedChannel: dataPathIn_constant0_outs_ins_extsi3
   - dataPathOut_constant0_outs_ins_extsi3
   - 150 dataBufPresent_constant0_outs_ins_extsi3 <= 0
 buffer_presence: - 100 bufPresent_constant0_outs_ins_extsi3
   + bufNumSlots_constant0_outs_ins_extsi3 <= 0
 data_Presence: dataBufPresent_constant0_outs_ins_extsi3
   - bufPresent_constant0_outs_ins_extsi3 <= 0
 elastic_slots: dataBufPresent_constant0_outs_ins_extsi3
   - bufNumSlots_constant0_outs_ins_extsi3 <= 0
 path_period: dataPathOut_extsi3_outs_dataIn_non_spec1 <= 15
 path_bufferedChannelIn: dataPathIn_extsi3_outs_dataIn_non_spec1 <= 15
 path_bufferedChannelOut: - dataPathOut_extsi3_outs_dataIn_non_spec1 <= 0
 path_unbufferedChannel: dataPathIn_extsi3_outs_dataIn_non_spec1
   - dataPathOut_extsi3_outs_dataIn_non_spec1
   - 150 dataBufPresent_extsi3_outs_dataIn_non_spec1 <= 0
 buffer_presence: - 100 bufPresent_extsi3_outs_dataIn_non_spec1
   + bufNumSlots_extsi3_outs_dataIn_non_spec1 <= 0
 data_Presence: dataBufPresent_extsi3_outs_dataIn_non_spec1
   - bufPresent_extsi3_outs_dataIn_non_spec1 <= 0
 elastic_slots: dataBufPresent_extsi3_outs_dataIn_non_spec1
   - bufNumSlots_extsi3_outs_dataIn_non_spec1 <= 0
 path_period: dataPathOut_non_spec1_dataOut_ins_0_mux0 <= 15
 path_bufferedChannelIn: dataPathIn_non_spec1_dataOut_ins_0_mux0 <= 15
 path_bufferedChannelOut: - dataPathOut_non_spec1_dataOut_ins_0_mux0 <= 0
 path_unbufferedChannel: dataPathIn_non_spec1_dataOut_ins_0_mux0
   - dataPathOut_non_spec1_dataOut_ins_0_mux0
   - 150 dataBufPresent_non_spec1_dataOut_ins_0_mux0 <= 0
 buffer_presence: - 100 bufPresent_non_spec1_dataOut_ins_0_mux0
   + bufNumSlots_non_spec1_dataOut_ins_0_mux0 <= 0
 data_Presence: dataBufPresent_non_spec1_dataOut_ins_0_mux0
   - bufPresent_non_spec1_dataOut_ins_0_mux0 <= 0
 elastic_slots: dataBufPresent_non_spec1_dataOut_ins_0_mux0
   - bufNumSlots_non_spec1_dataOut_ins_0_mux0 <= 0
 path_period: dataPathOut_mux0_outs_ins_fork1 <= 15
 path_bufferedChannelIn: dataPathIn_mux0_outs_ins_fork1 <= 15
 path_bufferedChannelOut: - dataPathOut_mux0_outs_ins_fork1 <= 0
 path_unbufferedChannel: dataPathIn_mux0_outs_ins_fork1
   - dataPathOut_mux0_outs_ins_fork1
   - 150 dataBufPresent_mux0_outs_ins_fork1 <= 0
 buffer_presence: - 100 bufPresent_mux0_outs_ins_fork1
   + bufNumSlots_mux0_outs_ins_fork1 <= 0
 data_Presence: dataBufPresent_mux0_outs_ins_fork1
   - bufPresent_mux0_outs_ins_fork1 <= 0
 elastic_slots: dataBufPresent_mux0_outs_ins_fork1
   - bufNumSlots_mux0_outs_ins_fork1 <= 0
 path_period: dataPathOut_fork1_outs_0_ins_trunci0 <= 15
 path_bufferedChannelIn: dataPathIn_fork1_outs_0_ins_trunci0 <= 15
 path_bufferedChannelOut: - dataPathOut_fork1_outs_0_ins_trunci0 <= 0
 path_unbufferedChannel: dataPathIn_fork1_outs_0_ins_trunci0
   - dataPathOut_fork1_outs_0_ins_trunci0
   - 150 dataBufPresent_fork1_outs_0_ins_trunci0 <= 0
 buffer_presence: - 100 bufPresent_fork1_outs_0_ins_trunci0
   + bufNumSlots_fork1_outs_0_ins_trunci0 <= 0
 data_Presence: dataBufPresent_fork1_outs_0_ins_trunci0
   - bufPresent_fork1_outs_0_ins_trunci0 <= 0
 elastic_slots: dataBufPresent_fork1_outs_0_ins_trunci0
   - bufNumSlots_fork1_outs_0_ins_trunci0 <= 0
 path_period: dataPathOut_fork1_outs_1_ins_trunci1 <= 15
 path_bufferedChannelIn: dataPathIn_fork1_outs_1_ins_trunci1 <= 15
 path_bufferedChannelOut: - dataPathOut_fork1_outs_1_ins_trunci1 <= 0
 path_unbufferedChannel: dataPathIn_fork1_outs_1_ins_trunci1
   - dataPathOut_fork1_outs_1_ins_trunci1
   - 150 dataBufPresent_fork1_outs_1_ins_trunci1 <= 0
 buffer_presence: - 100 bufPresent_fork1_outs_1_ins_trunci1
   + bufNumSlots_fork1_outs_1_ins_trunci1 <= 0
 data_Presence: dataBufPresent_fork1_outs_1_ins_trunci1
   - bufPresent_fork1_outs_1_ins_trunci1 <= 0
 elastic_slots: dataBufPresent_fork1_outs_1_ins_trunci1
   - bufNumSlots_fork1_outs_1_ins_trunci1 <= 0
 path_period: dataPathOut_fork1_outs_2_ins_trunci2 <= 15
 path_bufferedChannelIn: dataPathIn_fork1_outs_2_ins_trunci2 <= 15
 path_bufferedChannelOut: - dataPathOut_fork1_outs_2_ins_trunci2 <= 0
 path_unbufferedChannel: dataPathIn_fork1_outs_2_ins_trunci2
   - dataPathOut_fork1_outs_2_ins_trunci2
   - 150 dataBufPresent_fork1_outs_2_ins_trunci2 <= 0
 buffer_presence: - 100 bufPresent_fork1_outs_2_ins_trunci2
   + bufNumSlots_fork1_outs_2_ins_trunci2 <= 0
 data_Presence: dataBufPresent_fork1_outs_2_ins_trunci2
   - bufPresent_fork1_outs_2_ins_trunci2 <= 0
 elastic_slots: dataBufPresent_fork1_outs_2_ins_trunci2
   - bufNumSlots_fork1_outs_2_ins_trunci2 <= 0
 path_period: dataPathOut_fork1_outs_3_ins_spec_save_commit2 <= 15
 path_bufferedChannelIn: dataPathIn_fork1_outs_3_ins_spec_save_commit2
   <= 15
 path_bufferedChannelOut: - dataPathOut_fork1_outs_3_ins_spec_save_commit2
   <= 0
 path_unbufferedChannel: dataPathIn_fork1_outs_3_ins_spec_save_commit2
   - dataPathOut_fork1_outs_3_ins_spec_save_commit2
   - 150 dataBufPresent_fork1_outs_3_ins_spec_save_commit2 <= 0
 buffer_presence: - 100 bufPresent_fork1_outs_3_ins_spec_save_commit2
   + bufNumSlots_fork1_outs_3_ins_spec_save_commit2 <= 0
 data_Presence: dataBufPresent_fork1_outs_3_ins_spec_save_commit2
   - bufPresent_fork1_outs_3_ins_spec_save_commit2 <= 0
 elastic_slots: dataBufPresent_fork1_outs_3_ins_spec_save_commit2
   - bufNumSlots_fork1_outs_3_ins_spec_save_commit2 <= 0
 path_period: dataPathOut_fork1_outs_4_lhs_cmpi0 <= 15
 path_bufferedChannelIn: dataPathIn_fork1_outs_4_lhs_cmpi0 <= 15
 path_bufferedChannelOut: - dataPathOut_fork1_outs_4_lhs_cmpi0 <= 0
 path_unbufferedChannel: dataPathIn_fork1_outs_4_lhs_cmpi0
   - dataPathOut_fork1_outs_4_lhs_cmpi0
   - 150 dataBufPresent_fork1_outs_4_lhs_cmpi0 <= 0
 buffer_presence: - 100 bufPresent_fork1_outs_4_lhs_cmpi0
   + bufNumSlots_fork1_outs_4_lhs_cmpi0 <= 0
 data_Presence: dataBufPresent_fork1_outs_4_lhs_cmpi0
   - bufPresent_fork1_outs_4_lhs_cmpi0 <= 0
 elastic_slots: dataBufPresent_fork1_outs_4_lhs_cmpi0
   - bufNumSlots_fork1_outs_4_lhs_cmpi0 <= 0
 path_period: dataPathOut_fork1_outs_5_lhs_addi1 <= 15
 path_bufferedChannelIn: dataPathIn_fork1_outs_5_lhs_addi1 <= 15
 path_bufferedChannelOut: - dataPathOut_fork1_outs_5_lhs_addi1 <= 0
 path_unbufferedChannel: dataPathIn_fork1_outs_5_lhs_addi1
   - dataPathOut_fork1_outs_5_lhs_addi1
   - 150 dataBufPresent_fork1_outs_5_lhs_addi1 <= 0
 buffer_presence: - 100 bufPresent_fork1_outs_5_lhs_addi1
   + bufNumSlots_fork1_outs_5_lhs_addi1 <= 0
 data_Presence: dataBufPresent_fork1_outs_5_lhs_addi1
   - bufPresent_fork1_outs_5_lhs_addi1 <= 0
 elastic_slots: dataBufPresent_fork1_outs_5_lhs_addi1
   - bufNumSlots_fork1_outs_5_lhs_addi1 <= 0
 path_period: dataPathOut_trunci0_outs_lhs_addi0 <= 15
 path_bufferedChannelIn: dataPathIn_trunci0_outs_lhs_addi0 <= 15
 path_bufferedChannelOut: - dataPathOut_trunci0_outs_lhs_addi0 <= 0
 path_unbufferedChannel: dataPathIn_trunci0_outs_lhs_addi0
   - dataPathOut_trunci0_outs_lhs_addi0
   - 150 dataBufPresent_trunci0_outs_lhs_addi0 <= 0
 buffer_presence: - 100 bufPresent_trunci0_outs_lhs_addi0
   + bufNumSlots_trunci0_outs_lhs_addi0 <= 0
 data_Presence: dataBufPresent_trunci0_outs_lhs_addi0
   - bufPresent_trunci0_outs_lhs_addi0 <= 0
 elastic_slots: dataBufPresent_trunci0_outs_lhs_addi0
   - bufNumSlots_trunci0_outs_lhs_addi0 <= 0
 path_period: dataPathOut_trunci1_outs_addrIn_load2 <= 15
 path_bufferedChannelIn: dataPathIn_trunci1_outs_addrIn_load2 <= 15
 path_bufferedChannelOut: - dataPathOut_trunci1_outs_addrIn_load2 <= 0
 path_unbufferedChannel: dataPathIn_trunci1_outs_addrIn_load2
   - dataPathOut_trunci1_outs_addrIn_load2
   - 150 dataBufPresent_trunci1_outs_addrIn_load2 <= 0
 buffer_presence: - 100 bufPresent_trunci1_outs_addrIn_load2
   + bufNumSlots_trunci1_outs_addrIn_load2 <= 0
 data_Presence: dataBufPresent_trunci1_outs_addrIn_load2
   - bufPresent_trunci1_outs_addrIn_load2 <= 0
 elastic_slots: dataBufPresent_trunci1_outs_addrIn_load2
   - bufNumSlots_trunci1_outs_addrIn_load2 <= 0
 path_period: dataPathOut_trunci2_outs_addrIn_load0 <= 15
 path_bufferedChannelIn: dataPathIn_trunci2_outs_addrIn_load0 <= 15
 path_bufferedChannelOut: - dataPathOut_trunci2_outs_addrIn_load0 <= 0
 path_unbufferedChannel: dataPathIn_trunci2_outs_addrIn_load0
   - dataPathOut_trunci2_outs_addrIn_load0
   - 150 dataBufPresent_trunci2_outs_addrIn_load0 <= 0
 buffer_presence: - 100 bufPresent_trunci2_outs_addrIn_load0
   + bufNumSlots_trunci2_outs_addrIn_load0 <= 0
 data_Presence: dataBufPresent_trunci2_outs_addrIn_load0
   - bufPresent_trunci2_outs_addrIn_load0 <= 0
 elastic_slots: dataBufPresent_trunci2_outs_addrIn_load0
   - bufNumSlots_trunci2_outs_addrIn_load0 <= 0
 path_period: dataPathOut_control_merge0_outs_ins_fork5 <= 15
 path_bufferedChannelIn: dataPathIn_control_merge0_outs_ins_fork5 <= 15
 path_bufferedChannelOut: - dataPathOut_control_merge0_outs_ins_fork5 <= 0
 path_unbufferedChannel: dataPathIn_control_merge0_outs_ins_fork5
   - dataPathOut_control_merge0_outs_ins_fork5
   - 150 dataBufPresent_control_merge0_outs_ins_fork5 <= 0
 buffer_presence: - 100 bufPresent_control_merge0_outs_ins_fork5
   + bufNumSlots_control_merge0_outs_ins_fork5 <= 0
 data_Presence: dataBufPresent_control_merge0_outs_ins_fork5
   - bufPresent_control_merge0_outs_ins_fork5 <= 0
 elastic_slots: dataBufPresent_control_merge0_outs_ins_fork5
   - bufNumSlots_control_merge0_outs_ins_fork5 <= 0
 path_period: dataPathOut_control_merge0_index_index_mux0 <= 15
 path_bufferedChannelIn: dataPathIn_control_merge0_index_index_mux0 <= 15
 path_bufferedChannelOut: - dataPathOut_control_merge0_index_index_mux0
   <= 0
 path_unbufferedChannel: dataPathIn_control_merge0_index_index_mux0
   - dataPathOut_control_merge0_index_index_mux0
   - 150 dataBufPresent_control_merge0_index_index_mux0 <= 0
 buffer_presence: - 100 bufPresent_control_merge0_index_index_mux0
   + bufNumSlots_control_merge0_index_index_mux0 <= 0
 data_Presence: dataBufPresent_control_merge0_index_index_mux0
   - bufPresent_control_merge0_index_index_mux0 <= 0
 elastic_slots: dataBufPresent_control_merge0_index_index_mux0
   - bufNumSlots_control_merge0_index_index_mux0 <= 0
 path_period: dataPathOut_fork5_outs_0_ins_spec_save_commit1 <= 15
 path_bufferedChannelIn: dataPathIn_fork5_outs_0_ins_spec_save_commit1
   <= 15
 path_bufferedChannelOut: - dataPathOut_fork5_outs_0_ins_spec_save_commit1
   <= 0
 path_unbufferedChannel: dataPathIn_fork5_outs_0_ins_spec_save_commit1
   - dataPathOut_fork5_outs_0_ins_spec_save_commit1
   - 150 dataBufPresent_fork5_outs_0_ins_spec_save_commit1 <= 0
 buffer_presence: - 100 bufPresent_fork5_outs_0_ins_spec_save_commit1
   + bufNumSlots_fork5_outs_0_ins_spec_save_commit1 <= 0
 data_Presence: dataBufPresent_fork5_outs_0_ins_spec_save_commit1
   - bufPresent_fork5_outs_0_ins_spec_save_commit1 <= 0
 elastic_slots: dataBufPresent_fork5_outs_0_ins_spec_save_commit1
   - bufNumSlots_fork5_outs_0_ins_spec_save_commit1 <= 0
 path_period: dataPathOut_fork5_outs_1_ins_spec_prebuffer10 <= 15
 path_bufferedChannelIn: dataPathIn_fork5_outs_1_ins_spec_prebuffer10
   <= 15
 path_bufferedChannelOut: - dataPathOut_fork5_outs_1_ins_spec_prebuffer10
   <= 0
 path_unbufferedChannel: dataPathIn_fork5_outs_1_ins_spec_prebuffer10
   - dataPathOut_fork5_outs_1_ins_spec_prebuffer10
   - 150 dataBufPresent_fork5_outs_1_ins_spec_prebuffer10 <= 0
 buffer_presence: - 100 bufPresent_fork5_outs_1_ins_spec_prebuffer10
   + bufNumSlots_fork5_outs_1_ins_spec_prebuffer10 <= 0
 data_Presence: dataBufPresent_fork5_outs_1_ins_spec_prebuffer10
   - bufPresent_fork5_outs_1_ins_spec_prebuffer10 <= 0
 elastic_slots: dataBufPresent_fork5_outs_1_ins_spec_prebuffer10
   - bufNumSlots_fork5_outs_1_ins_spec_prebuffer10 <= 0
 path_period: dataPathOut_source0_outs_ctrl_constant1 <= 15
 path_bufferedChannelIn: dataPathIn_source0_outs_ctrl_constant1 <= 15
 path_bufferedChannelOut: - dataPathOut_source0_outs_ctrl_constant1 <= 0
 path_unbufferedChannel: dataPathIn_source0_outs_ctrl_constant1
   - dataPathOut_source0_outs_ctrl_constant1
   - 150 dataBufPresent_source0_outs_ctrl_constant1 <= 0
 buffer_presence: - 100 bufPresent_source0_outs_ctrl_constant1
   + bufNumSlots_source0_outs_ctrl_constant1 <= 0
 data_Presence: dataBufPresent_source0_outs_ctrl_constant1
   - bufPresent_source0_outs_ctrl_constant1 <= 0
 elastic_slots: dataBufPresent_source0_outs_ctrl_constant1
   - bufNumSlots_source0_outs_ctrl_constant1 <= 0
 path_period: dataPathOut_constant1_outs_ins_fork2 <= 15
 path_bufferedChannelIn: dataPathIn_constant1_outs_ins_fork2 <= 15
 path_bufferedChannelOut: - dataPathOut_constant1_outs_ins_fork2 <= 0
 path_unbufferedChannel: dataPathIn_constant1_outs_ins_fork2
   - dataPathOut_constant1_outs_ins_fork2
   - 150 dataBufPresent_constant1_outs_ins_fork2 <= 0
 buffer_presence: - 100 bufPresent_constant1_outs_ins_fork2
   + bufNumSlots_constant1_outs_ins_fork2 <= 0
 data_Presence: dataBufPresent_constant1_outs_ins_fork2
   - bufPresent_constant1_outs_ins_fork2 <= 0
 elastic_slots: dataBufPresent_constant1_outs_ins_fork2
   - bufNumSlots_constant1_outs_ins_fork2 <= 0
 path_period: dataPathOut_fork2_outs_0_ins_extsi4 <= 15
 path_bufferedChannelIn: dataPathIn_fork2_outs_0_ins_extsi4 <= 15
 path_bufferedChannelOut: - dataPathOut_fork2_outs_0_ins_extsi4 <= 0
 path_unbufferedChannel: dataPathIn_fork2_outs_0_ins_extsi4
   - dataPathOut_fork2_outs_0_ins_extsi4
   - 150 dataBufPresent_fork2_outs_0_ins_extsi4 <= 0
 buffer_presence: - 100 bufPresent_fork2_outs_0_ins_extsi4
   + bufNumSlots_fork2_outs_0_ins_extsi4 <= 0
 data_Presence: dataBufPresent_fork2_outs_0_ins_extsi4
   - bufPresent_fork2_outs_0_ins_extsi4 <= 0
 elastic_slots: dataBufPresent_fork2_outs_0_ins_extsi4
   - bufNumSlots_fork2_outs_0_ins_extsi4 <= 0
 path_period: dataPathOut_fork2_outs_1_ins_extsi1 <= 15
 path_bufferedChannelIn: dataPathIn_fork2_outs_1_ins_extsi1 <= 15
 path_bufferedChannelOut: - dataPathOut_fork2_outs_1_ins_extsi1 <= 0
 path_unbufferedChannel: dataPathIn_fork2_outs_1_ins_extsi1
   - dataPathOut_fork2_outs_1_ins_extsi1
   - 150 dataBufPresent_fork2_outs_1_ins_extsi1 <= 0
 buffer_presence: - 100 bufPresent_fork2_outs_1_ins_extsi1
   + bufNumSlots_fork2_outs_1_ins_extsi1 <= 0
 data_Presence: dataBufPresent_fork2_outs_1_ins_extsi1
   - bufPresent_fork2_outs_1_ins_extsi1 <= 0
 elastic_slots: dataBufPresent_fork2_outs_1_ins_extsi1
   - bufNumSlots_fork2_outs_1_ins_extsi1 <= 0
 path_period: dataPathOut_extsi4_outs_rhs_addi0 <= 15
 path_bufferedChannelIn: dataPathIn_extsi4_outs_rhs_addi0 <= 15
 path_bufferedChannelOut: - dataPathOut_extsi4_outs_rhs_addi0 <= 0
 path_unbufferedChannel: dataPathIn_extsi4_outs_rhs_addi0
   - dataPathOut_extsi4_outs_rhs_addi0
   - 150 dataBufPresent_extsi4_outs_rhs_addi0 <= 0
 buffer_presence: - 100 bufPresent_extsi4_outs_rhs_addi0
   + bufNumSlots_extsi4_outs_rhs_addi0 <= 0
 data_Presence: dataBufPresent_extsi4_outs_rhs_addi0
   - bufPresent_extsi4_outs_rhs_addi0 <= 0
 elastic_slots: dataBufPresent_extsi4_outs_rhs_addi0
   - bufNumSlots_extsi4_outs_rhs_addi0 <= 0
 path_period: dataPathOut_extsi1_outs_rhs_addi1 <= 15
 path_bufferedChannelIn: dataPathIn_extsi1_outs_rhs_addi1 <= 15
 path_bufferedChannelOut: - dataPathOut_extsi1_outs_rhs_addi1 <= 0
 path_unbufferedChannel: dataPathIn_extsi1_outs_rhs_addi1
   - dataPathOut_extsi1_outs_rhs_addi1
   - 150 dataBufPresent_extsi1_outs_rhs_addi1 <= 0
 buffer_presence: - 100 bufPresent_extsi1_outs_rhs_addi1
   + bufNumSlots_extsi1_outs_rhs_addi1 <= 0
 data_Presence: dataBufPresent_extsi1_outs_rhs_addi1
   - bufPresent_extsi1_outs_rhs_addi1 <= 0
 elastic_slots: dataBufPresent_extsi1_outs_rhs_addi1
   - bufNumSlots_extsi1_outs_rhs_addi1 <= 0
 path_period: dataPathOut_source1_outs_ctrl_constant5 <= 15
 path_bufferedChannelIn: dataPathIn_source1_outs_ctrl_constant5 <= 15
 path_bufferedChannelOut: - dataPathOut_source1_outs_ctrl_constant5 <= 0
 path_unbufferedChannel: dataPathIn_source1_outs_ctrl_constant5
   - dataPathOut_source1_outs_ctrl_constant5
   - 150 dataBufPresent_source1_outs_ctrl_constant5 <= 0
 buffer_presence: - 100 bufPresent_source1_outs_ctrl_constant5
   + bufNumSlots_source1_outs_ctrl_constant5 <= 0
 data_Presence: dataBufPresent_source1_outs_ctrl_constant5
   - bufPresent_source1_outs_ctrl_constant5 <= 0
 elastic_slots: dataBufPresent_source1_outs_ctrl_constant5
   - bufNumSlots_source1_outs_ctrl_constant5 <= 0
 path_period: dataPathOut_constant5_outs_rhs_mulf0 <= 15
 path_bufferedChannelIn: dataPathIn_constant5_outs_rhs_mulf0 <= 15
 path_bufferedChannelOut: - dataPathOut_constant5_outs_rhs_mulf0 <= 0
 path_unbufferedChannel: dataPathIn_constant5_outs_rhs_mulf0
   - dataPathOut_constant5_outs_rhs_mulf0
   - 150 dataBufPresent_constant5_outs_rhs_mulf0 <= 0
 buffer_presence: - 100 bufPresent_constant5_outs_rhs_mulf0
   + bufNumSlots_constant5_outs_rhs_mulf0 <= 0
 data_Presence: dataBufPresent_constant5_outs_rhs_mulf0
   - bufPresent_constant5_outs_rhs_mulf0 <= 0
 elastic_slots: dataBufPresent_constant5_outs_rhs_mulf0
   - bufNumSlots_constant5_outs_rhs_mulf0 <= 0
 path_period: dataPathOut_source2_outs_ctrl_constant2 <= 15
 path_bufferedChannelIn: dataPathIn_source2_outs_ctrl_constant2 <= 15
 path_bufferedChannelOut: - dataPathOut_source2_outs_ctrl_constant2 <= 0
 path_unbufferedChannel: dataPathIn_source2_outs_ctrl_constant2
   - dataPathOut_source2_outs_ctrl_constant2
   - 150 dataBufPresent_source2_outs_ctrl_constant2 <= 0
 buffer_presence: - 100 bufPresent_source2_outs_ctrl_constant2
   + bufNumSlots_source2_outs_ctrl_constant2 <= 0
 data_Presence: dataBufPresent_source2_outs_ctrl_constant2
   - bufPresent_source2_outs_ctrl_constant2 <= 0
 elastic_slots: dataBufPresent_source2_outs_ctrl_constant2
   - bufNumSlots_source2_outs_ctrl_constant2 <= 0
 path_period: dataPathOut_constant2_outs_ins_extsi2 <= 15
 path_bufferedChannelIn: dataPathIn_constant2_outs_ins_extsi2 <= 15
 path_bufferedChannelOut: - dataPathOut_constant2_outs_ins_extsi2 <= 0
 path_unbufferedChannel: dataPathIn_constant2_outs_ins_extsi2
   - dataPathOut_constant2_outs_ins_extsi2
   - 150 dataBufPresent_constant2_outs_ins_extsi2 <= 0
 buffer_presence: - 100 bufPresent_constant2_outs_ins_extsi2
   + bufNumSlots_constant2_outs_ins_extsi2 <= 0
 data_Presence: dataBufPresent_constant2_outs_ins_extsi2
   - bufPresent_constant2_outs_ins_extsi2 <= 0
 elastic_slots: dataBufPresent_constant2_outs_ins_extsi2
   - bufNumSlots_constant2_outs_ins_extsi2 <= 0
 path_period: dataPathOut_extsi2_outs_rhs_cmpi0 <= 15
 path_bufferedChannelIn: dataPathIn_extsi2_outs_rhs_cmpi0 <= 15
 path_bufferedChannelOut: - dataPathOut_extsi2_outs_rhs_cmpi0 <= 0
 path_unbufferedChannel: dataPathIn_extsi2_outs_rhs_cmpi0
   - dataPathOut_extsi2_outs_rhs_cmpi0
   - 150 dataBufPresent_extsi2_outs_rhs_cmpi0 <= 0
 buffer_presence: - 100 bufPresent_extsi2_outs_rhs_cmpi0
   + bufNumSlots_extsi2_outs_rhs_cmpi0 <= 0
 data_Presence: dataBufPresent_extsi2_outs_rhs_cmpi0
   - bufPresent_extsi2_outs_rhs_cmpi0 <= 0
 elastic_slots: dataBufPresent_extsi2_outs_rhs_cmpi0
   - bufNumSlots_extsi2_outs_rhs_cmpi0 <= 0
 custom_forceTransparent:
   dataBufPresent_load0_addrOut_ldAddr_0_mem_controller5 = 0
 custom_noBuffers: bufPresent_load0_addrOut_ldAddr_0_mem_controller5 = 0
 custom_noSlots: bufNumSlots_load0_addrOut_ldAddr_0_mem_controller5 = 0
 path_period: dataPathOut_load0_dataOut_lhs_addf0 <= 15
 path_bufferedChannelIn: dataPathIn_load0_dataOut_lhs_addf0 <= 15
 path_bufferedChannelOut: - dataPathOut_load0_dataOut_lhs_addf0 <= 0
 path_unbufferedChannel: dataPathIn_load0_dataOut_lhs_addf0
   - dataPathOut_load0_dataOut_lhs_addf0
   - 150 dataBufPresent_load0_dataOut_lhs_addf0 <= 0
 buffer_presence: - 100 bufPresent_load0_dataOut_lhs_addf0
   + bufNumSlots_load0_dataOut_lhs_addf0 <= 0
 data_Presence: dataBufPresent_load0_dataOut_lhs_addf0
   - bufPresent_load0_dataOut_lhs_addf0 <= 0
 elastic_slots: dataBufPresent_load0_dataOut_lhs_addf0
   - bufNumSlots_load0_dataOut_lhs_addf0 <= 0
 path_period: dataPathOut_addi0_result_addrIn_load1 <= 15
 path_bufferedChannelIn: dataPathIn_addi0_result_addrIn_load1 <= 15
 path_bufferedChannelOut: - dataPathOut_addi0_result_addrIn_load1 <= 0
 path_unbufferedChannel: dataPathIn_addi0_result_addrIn_load1
   - dataPathOut_addi0_result_addrIn_load1
   - 150 dataBufPresent_addi0_result_addrIn_load1 <= 0
 buffer_presence: - 100 bufPresent_addi0_result_addrIn_load1
   + bufNumSlots_addi0_result_addrIn_load1 <= 0
 data_Presence: dataBufPresent_addi0_result_addrIn_load1
   - bufPresent_addi0_result_addrIn_load1 <= 0
 elastic_slots: dataBufPresent_addi0_result_addrIn_load1
   - bufNumSlots_addi0_result_addrIn_load1 <= 0
 custom_forceTransparent:
   dataBufPresent_load1_addrOut_ldAddr_0_mem_controller4 = 0
 custom_noBuffers: bufPresent_load1_addrOut_ldAddr_0_mem_controller4 = 0
 custom_noSlots: bufNumSlots_load1_addrOut_ldAddr_0_mem_controller4 = 0
 path_period: dataPathOut_load1_dataOut_rhs_addf0 <= 15
 path_bufferedChannelIn: dataPathIn_load1_dataOut_rhs_addf0 <= 15
 path_bufferedChannelOut: - dataPathOut_load1_dataOut_rhs_addf0 <= 0
 path_unbufferedChannel: dataPathIn_load1_dataOut_rhs_addf0
   - dataPathOut_load1_dataOut_rhs_addf0
   - 150 dataBufPresent_load1_dataOut_rhs_addf0 <= 0
 buffer_presence: - 100 bufPresent_load1_dataOut_rhs_addf0
   + bufNumSlots_load1_dataOut_rhs_addf0 <= 0
 data_Presence: dataBufPresent_load1_dataOut_rhs_addf0
   - bufPresent_load1_dataOut_rhs_addf0 <= 0
 elastic_slots: dataBufPresent_load1_dataOut_rhs_addf0
   - bufNumSlots_load1_dataOut_rhs_addf0 <= 0
 path_period: dataPathOut_addf0_result_lhs_mulf0 <= 15
 path_bufferedChannelIn: dataPathIn_addf0_result_lhs_mulf0 <= 15
 path_bufferedChannelOut: - dataPathOut_addf0_result_lhs_mulf0 <= 0
 path_unbufferedChannel: dataPathIn_addf0_result_lhs_mulf0
   - dataPathOut_addf0_result_lhs_mulf0
   - 150 dataBufPresent_addf0_result_lhs_mulf0 <= 0
 buffer_presence: - 100 bufPresent_addf0_result_lhs_mulf0
   + bufNumSlots_addf0_result_lhs_mulf0 <= 0
 data_Presence: dataBufPresent_addf0_result_lhs_mulf0
   - bufPresent_addf0_result_lhs_mulf0 <= 0
 elastic_slots: dataBufPresent_addf0_result_lhs_mulf0
   - bufNumSlots_addf0_result_lhs_mulf0 <= 0
 path_period: dataPathOut_addi1_result_ins_spec_save_commit0 <= 15
 path_bufferedChannelIn: dataPathIn_addi1_result_ins_spec_save_commit0
   <= 15
 path_bufferedChannelOut: - dataPathOut_addi1_result_ins_spec_save_commit0
   <= 0
 path_unbufferedChannel: dataPathIn_addi1_result_ins_spec_save_commit0
   - dataPathOut_addi1_result_ins_spec_save_commit0
   - 150 dataBufPresent_addi1_result_ins_spec_save_commit0 <= 0
 buffer_presence: - 100 bufPresent_addi1_result_ins_spec_save_commit0
   + bufNumSlots_addi1_result_ins_spec_save_commit0 <= 0
 data_Presence: dataBufPresent_addi1_result_ins_spec_save_commit0
   - bufPresent_addi1_result_ins_spec_save_commit0 <= 0
 elastic_slots: dataBufPresent_addi1_result_ins_spec_save_commit0
   - bufNumSlots_addi1_result_ins_spec_save_commit0 <= 0
 custom_forceTransparent:
   dataBufPresent_load2_addrOut_ldAddr_0_mem_controller3 = 0
 custom_noBuffers: bufPresent_load2_addrOut_ldAddr_0_mem_controller3 = 0
 custom_noSlots: bufNumSlots_load2_addrOut_ldAddr_0_mem_controller3 = 0
 path_period: dataPathOut_load2_dataOut_lhs_cmpf0 <= 15
 path_bufferedChannelIn: dataPathIn_load2_dataOut_lhs_cmpf0 <= 15
 path_bufferedChannelOut: - dataPathOut_load2_dataOut_lhs_cmpf0 <= 0
 path_unbufferedChannel: dataPathIn_load2_dataOut_lhs_cmpf0
   - dataPathOut_load2_dataOut_lhs_cmpf0
   - 150 dataBufPresent_load2_dataOut_lhs_cmpf0 <= 0
 buffer_presence: - 100 bufPresent_load2_dataOut_lhs_cmpf0
   + bufNumSlots_load2_dataOut_lhs_cmpf0 <= 0
 data_Presence: dataBufPresent_load2_dataOut_lhs_cmpf0
   - bufPresent_load2_dataOut_lhs_cmpf0 <= 0
 elastic_slots: dataBufPresent_load2_dataOut_lhs_cmpf0
   - bufNumSlots_load2_dataOut_lhs_cmpf0 <= 0
 path_period: dataPathOut_mulf0_result_rhs_cmpf0 <= 15
 path_bufferedChannelIn: dataPathIn_mulf0_result_rhs_cmpf0 <= 15
 path_bufferedChannelOut: - dataPathOut_mulf0_result_rhs_cmpf0 <= 0
 path_unbufferedChannel: dataPathIn_mulf0_result_rhs_cmpf0
   - dataPathOut_mulf0_result_rhs_cmpf0
   - 150 dataBufPresent_mulf0_result_rhs_cmpf0 <= 0
 buffer_presence: - 100 bufPresent_mulf0_result_rhs_cmpf0
   + bufNumSlots_mulf0_result_rhs_cmpf0 <= 0
 data_Presence: dataBufPresent_mulf0_result_rhs_cmpf0
   - bufPresent_mulf0_result_rhs_cmpf0 <= 0
 elastic_slots: dataBufPresent_mulf0_result_rhs_cmpf0
   - bufNumSlots_mulf0_result_rhs_cmpf0 <= 0
 path_period: dataPathOut_cmpf0_result_rhs_andi0 <= 15
 path_bufferedChannelIn: dataPathIn_cmpf0_result_rhs_andi0 <= 15
 path_bufferedChannelOut: - dataPathOut_cmpf0_result_rhs_andi0 <= 0
 path_unbufferedChannel: dataPathIn_cmpf0_result_rhs_andi0
   - dataPathOut_cmpf0_result_rhs_andi0
   - 150 dataBufPresent_cmpf0_result_rhs_andi0 <= 0
 buffer_presence: - 100 bufPresent_cmpf0_result_rhs_andi0
   + bufNumSlots_cmpf0_result_rhs_andi0 <= 0
 data_Presence: dataBufPresent_cmpf0_result_rhs_andi0
   - bufPresent_cmpf0_result_rhs_andi0 <= 0
 elastic_slots: dataBufPresent_cmpf0_result_rhs_andi0
   - bufNumSlots_cmpf0_result_rhs_andi0 <= 0
 path_period: dataPathOut_cmpi0_result_lhs_andi0 <= 15
 path_bufferedChannelIn: dataPathIn_cmpi0_result_lhs_andi0 <= 15
 path_bufferedChannelOut: - dataPathOut_cmpi0_result_lhs_andi0 <= 0
 path_unbufferedChannel: dataPathIn_cmpi0_result_lhs_andi0
   - dataPathOut_cmpi0_result_lhs_andi0
   - 150 dataBufPresent_cmpi0_result_lhs_andi0 <= 0
 buffer_presence: - 100 bufPresent_cmpi0_result_lhs_andi0
   + bufNumSlots_cmpi0_result_lhs_andi0 <= 0
 data_Presence: dataBufPresent_cmpi0_result_lhs_andi0
   - bufPresent_cmpi0_result_lhs_andi0 <= 0
 elastic_slots: dataBufPresent_cmpi0_result_lhs_andi0
   - bufNumSlots_cmpi0_result_lhs_andi0 <= 0
 path_period: dataPathOut_andi0_result_ins_spec_prebuffer20 <= 15
 path_bufferedChannelIn: dataPathIn_andi0_result_ins_spec_prebuffer20
   <= 15
 path_bufferedChannelOut: - dataPathOut_andi0_result_ins_spec_prebuffer20
   <= 0
 path_unbufferedChannel: dataPathIn_andi0_result_ins_spec_prebuffer20
   - dataPathOut_andi0_result_ins_spec_prebuffer20
   - 150 dataBufPresent_andi0_result_ins_spec_prebuffer20 <= 0
 buffer_presence: - 100 bufPresent_andi0_result_ins_spec_prebuffer20
   + bufNumSlots_andi0_result_ins_spec_prebuffer20 <= 0
 data_Presence: dataBufPresent_andi0_result_ins_spec_prebuffer20
   - bufPresent_andi0_result_ins_spec_prebuffer20 <= 0
 elastic_slots: dataBufPresent_andi0_result_ins_spec_prebuffer20
   - bufNumSlots_andi0_result_ins_spec_prebuffer20 <= 0
 path_period: dataPathOut_spec_prebuffer10_outs_0_ins_fork7 <= 15
 path_bufferedChannelIn: dataPathIn_spec_prebuffer10_outs_0_ins_fork7
   <= 15
 path_bufferedChannelOut: - dataPathOut_spec_prebuffer10_outs_0_ins_fork7
   <= 0
 path_unbufferedChannel: dataPathIn_spec_prebuffer10_outs_0_ins_fork7
   - dataPathOut_spec_prebuffer10_outs_0_ins_fork7
   - 150 dataBufPresent_spec_prebuffer10_outs_0_ins_fork7 <= 0
 buffer_presence: - 100 bufPresent_spec_prebuffer10_outs_0_ins_fork7
   + bufNumSlots_spec_prebuffer10_outs_0_ins_fork7 <= 0
 data_Presence: dataBufPresent_spec_prebuffer10_outs_0_ins_fork7
   - bufPresent_spec_prebuffer10_outs_0_ins_fork7 <= 0
 elastic_slots: dataBufPresent_spec_prebuffer10_outs_0_ins_fork7
   - bufNumSlots_spec_prebuffer10_outs_0_ins_fork7 <= 0
 path_period: dataPathOut_spec_prebuffer10_outs_1_ins_fork6 <= 15
 path_bufferedChannelIn: dataPathIn_spec_prebuffer10_outs_1_ins_fork6
   <= 15
 path_bufferedChannelOut: - dataPathOut_spec_prebuffer10_outs_1_ins_fork6
   <= 0
 path_unbufferedChannel: dataPathIn_spec_prebuffer10_outs_1_ins_fork6
   - dataPathOut_spec_prebuffer10_outs_1_ins_fork6
   - 150 dataBufPresent_spec_prebuffer10_outs_1_ins_fork6 <= 0
 buffer_presence: - 100 bufPresent_spec_prebuffer10_outs_1_ins_fork6
   + bufNumSlots_spec_prebuffer10_outs_1_ins_fork6 <= 0
 data_Presence: dataBufPresent_spec_prebuffer10_outs_1_ins_fork6
   - bufPresent_spec_prebuffer10_outs_1_ins_fork6 <= 0
 elastic_slots: dataBufPresent_spec_prebuffer10_outs_1_ins_fork6
   - bufNumSlots_spec_prebuffer10_outs_1_ins_fork6 <= 0
 path_period: dataPathOut_fork6_outs_0_ctrl_spec_save_commit2 <= 15
 path_bufferedChannelIn: dataPathIn_fork6_outs_0_ctrl_spec_save_commit2
   <= 15
 path_bufferedChannelOut: - dataPathOut_fork6_outs_0_ctrl_spec_save_commit2
   <= 0
 path_unbufferedChannel: dataPathIn_fork6_outs_0_ctrl_spec_save_commit2
   - dataPathOut_fork6_outs_0_ctrl_spec_save_commit2
   - 150 dataBufPresent_fork6_outs_0_ctrl_spec_save_commit2 <= 0
 buffer_presence: - 100 bufPresent_fork6_outs_0_ctrl_spec_save_commit2
   + bufNumSlots_fork6_outs_0_ctrl_spec_save_commit2 <= 0
 data_Presence: dataBufPresent_fork6_outs_0_ctrl_spec_save_commit2
   - bufPresent_fork6_outs_0_ctrl_spec_save_commit2 <= 0
 elastic_slots: dataBufPresent_fork6_outs_0_ctrl_spec_save_commit2
   - bufNumSlots_fork6_outs_0_ctrl_spec_save_commit2 <= 0
 path_period: dataPathOut_fork6_outs_1_ctrl_spec_save_commit1 <= 15
 path_bufferedChannelIn: dataPathIn_fork6_outs_1_ctrl_spec_save_commit1
   <= 15
 path_bufferedChannelOut: - dataPathOut_fork6_outs_1_ctrl_spec_save_commit1
   <= 0
 path_unbufferedChannel: dataPathIn_fork6_outs_1_ctrl_spec_save_commit1
   - dataPathOut_fork6_outs_1_ctrl_spec_save_commit1
   - 150 dataBufPresent_fork6_outs_1_ctrl_spec_save_commit1 <= 0
 buffer_presence: - 100 bufPresent_fork6_outs_1_ctrl_spec_save_commit1
   + bufNumSlots_fork6_outs_1_ctrl_spec_save_commit1 <= 0
 data_Presence: dataBufPresent_fork6_outs_1_ctrl_spec_save_commit1
   - bufPresent_fork6_outs_1_ctrl_spec_save_commit1 <= 0
 elastic_slots: dataBufPresent_fork6_outs_1_ctrl_spec_save_commit1
   - bufNumSlots_fork6_outs_1_ctrl_spec_save_commit1 <= 0
 path_period: dataPathOut_fork6_outs_2_ctrl_spec_save_commit0 <= 15
 path_bufferedChannelIn: dataPathIn_fork6_outs_2_ctrl_spec_save_commit0
   <= 15
 path_bufferedChannelOut: - dataPathOut_fork6_outs_2_ctrl_spec_save_commit0
   <= 0
 path_unbufferedChannel: dataPathIn_fork6_outs_2_ctrl_spec_save_commit0
   - dataPathOut_fork6_outs_2_ctrl_spec_save_commit0
   - 150 dataBufPresent_fork6_outs_2_ctrl_spec_save_commit0 <= 0
 buffer_presence: - 100 bufPresent_fork6_outs_2_ctrl_spec_save_commit0
   + bufNumSlots_fork6_outs_2_ctrl_spec_save_commit0 <= 0
 data_Presence: dataBufPresent_fork6_outs_2_ctrl_spec_save_commit0
   - bufPresent_fork6_outs_2_ctrl_spec_save_commit0 <= 0
 elastic_slots: dataBufPresent_fork6_outs_2_ctrl_spec_save_commit0
   - bufNumSlots_fork6_outs_2_ctrl_spec_save_commit0 <= 0
 path_period: dataPathOut_fork7_outs_0_spec_tag_data_speculating_branch0
   <= 15
 path_bufferedChannelIn:
   dataPathIn_fork7_outs_0_spec_tag_data_speculating_branch0 <= 15
 path_bufferedChannelOut:
   - dataPathOut_fork7_outs_0_spec_tag_data_speculating_branch0 <= 0
 path_unbufferedChannel:
   dataPathIn_fork7_outs_0_spec_tag_data_speculating_branch0
   - dataPathOut_fork7_outs_0_spec_tag_data_speculating_branch0
   - 150 dataBufPresent_fork7_outs_0_spec_tag_data_speculating_branch0
   <= 0
 buffer_presence:
   - 100 bufPresent_fork7_outs_0_spec_tag_data_speculating_branch0
   + bufNumSlots_fork7_outs_0_spec_tag_data_speculating_branch0 <= 0
 data_Presence:
   dataBufPresent_fork7_outs_0_spec_tag_data_speculating_branch0
   - bufPresent_fork7_outs_0_spec_tag_data_speculating_branch0 <= 0
 elastic_slots:
   dataBufPresent_fork7_outs_0_spec_tag_data_speculating_branch0
   - bufNumSlots_fork7_outs_0_spec_tag_data_speculating_branch0 <= 0
 path_period: dataPathOut_fork7_outs_1_condition_cond_br3 <= 15
 path_bufferedChannelIn: dataPathIn_fork7_outs_1_condition_cond_br3 <= 15
 path_bufferedChannelOut: - dataPathOut_fork7_outs_1_condition_cond_br3
   <= 0
 path_unbufferedChannel: dataPathIn_fork7_outs_1_condition_cond_br3
   - dataPathOut_fork7_outs_1_condition_cond_br3
   - 150 dataBufPresent_fork7_outs_1_condition_cond_br3 <= 0
 buffer_presence: - 100 bufPresent_fork7_outs_1_condition_cond_br3
   + bufNumSlots_fork7_outs_1_condition_cond_br3 <= 0
 data_Presence: dataBufPresent_fork7_outs_1_condition_cond_br3
   - bufPresent_fork7_outs_1_condition_cond_br3 <= 0
 elastic_slots: dataBufPresent_fork7_outs_1_condition_cond_br3
   - bufNumSlots_fork7_outs_1_condition_cond_br3 <= 0
 path_period: dataPathOut_fork7_outs_2_condition_cond_br2 <= 15
 path_bufferedChannelIn: dataPathIn_fork7_outs_2_condition_cond_br2 <= 15
 path_bufferedChannelOut: - dataPathOut_fork7_outs_2_condition_cond_br2
   <= 0
 path_unbufferedChannel: dataPathIn_fork7_outs_2_condition_cond_br2
   - dataPathOut_fork7_outs_2_condition_cond_br2
   - 150 dataBufPresent_fork7_outs_2_condition_cond_br2 <= 0
 buffer_presence: - 100 bufPresent_fork7_outs_2_condition_cond_br2
   + bufNumSlots_fork7_outs_2_condition_cond_br2 <= 0
 data_Presence: dataBufPresent_fork7_outs_2_condition_cond_br2
   - bufPresent_fork7_outs_2_condition_cond_br2 <= 0
 elastic_slots: dataBufPresent_fork7_outs_2_condition_cond_br2
   - bufNumSlots_fork7_outs_2_condition_cond_br2 <= 0
 path_period: dataPathOut_fork7_outs_3_data_speculating_branch0 <= 15
 path_bufferedChannelIn: dataPathIn_fork7_outs_3_data_speculating_branch0
   <= 15
 path_bufferedChannelOut:
   - dataPathOut_fork7_outs_3_data_speculating_branch0 <= 0
 path_unbufferedChannel: dataPathIn_fork7_outs_3_data_speculating_branch0
   - dataPathOut_fork7_outs_3_data_speculating_branch0
   - 150 dataBufPresent_fork7_outs_3_data_speculating_branch0 <= 0
 buffer_presence: - 100 bufPresent_fork7_outs_3_data_speculating_branch0
   + bufNumSlots_fork7_outs_3_data_speculating_branch0 <= 0
 data_Presence: dataBufPresent_fork7_outs_3_data_speculating_branch0
   - bufPresent_fork7_outs_3_data_speculating_branch0 <= 0
 elastic_slots: dataBufPresent_fork7_outs_3_data_speculating_branch0
   - bufNumSlots_fork7_outs_3_data_speculating_branch0 <= 0
 path_period: dataPathOut_fork7_outs_4_condition_cond_br1 <= 15
 path_bufferedChannelIn: dataPathIn_fork7_outs_4_condition_cond_br1 <= 15
 path_bufferedChannelOut: - dataPathOut_fork7_outs_4_condition_cond_br1
   <= 0
 path_unbufferedChannel: dataPathIn_fork7_outs_4_condition_cond_br1
   - dataPathOut_fork7_outs_4_condition_cond_br1
   - 150 dataBufPresent_fork7_outs_4_condition_cond_br1 <= 0
 buffer_presence: - 100 bufPresent_fork7_outs_4_condition_cond_br1
   + bufNumSlots_fork7_outs_4_condition_cond_br1 <= 0
 data_Presence: dataBufPresent_fork7_outs_4_condition_cond_br1
   - bufPresent_fork7_outs_4_condition_cond_br1 <= 0
 elastic_slots: dataBufPresent_fork7_outs_4_condition_cond_br1
   - bufNumSlots_fork7_outs_4_condition_cond_br1 <= 0
 path_period: dataPathOut_spec_prebuffer20_outs_0_ins_sink2 <= 15
 path_bufferedChannelIn: dataPathIn_spec_prebuffer20_outs_0_ins_sink2
   <= 15
 path_bufferedChannelOut: - dataPathOut_spec_prebuffer20_outs_0_ins_sink2
   <= 0
 path_unbufferedChannel: dataPathIn_spec_prebuffer20_outs_0_ins_sink2
   - dataPathOut_spec_prebuffer20_outs_0_ins_sink2
   - 150 dataBufPresent_spec_prebuffer20_outs_0_ins_sink2 <= 0
 buffer_presence: - 100 bufPresent_spec_prebuffer20_outs_0_ins_sink2
   + bufNumSlots_spec_prebuffer20_outs_0_ins_sink2 <= 0
 data_Presence: dataBufPresent_spec_prebuffer20_outs_0_ins_sink2
   - bufPresent_spec_prebuffer20_outs_0_ins_sink2 <= 0
 elastic_slots: dataBufPresent_spec_prebuffer20_outs_0_ins_sink2
   - bufNumSlots_spec_prebuffer20_outs_0_ins_sink2 <= 0
 path_period: dataPathOut_spec_prebuffer20_outs_1_data_cond_br0 <= 15
 path_bufferedChannelIn: dataPathIn_spec_prebuffer20_outs_1_data_cond_br0
   <= 15
 path_bufferedChannelOut:
   - dataPathOut_spec_prebuffer20_outs_1_data_cond_br0 <= 0
 path_unbufferedChannel: dataPathIn_spec_prebuffer20_outs_1_data_cond_br0
   - dataPathOut_spec_prebuffer20_outs_1_data_cond_br0
   - 150 dataBufPresent_spec_prebuffer20_outs_1_data_cond_br0 <= 0
 buffer_presence: - 100 bufPresent_spec_prebuffer20_outs_1_data_cond_br0
   + bufNumSlots_spec_prebuffer20_outs_1_data_cond_br0 <= 0
 data_Presence: dataBufPresent_spec_prebuffer20_outs_1_data_cond_br0
   - bufPresent_spec_prebuffer20_outs_1_data_cond_br0 <= 0
 elastic_slots: dataBufPresent_spec_prebuffer20_outs_1_data_cond_br0
   - bufNumSlots_spec_prebuffer20_outs_1_data_cond_br0 <= 0
 path_period: dataPathOut_spec_prebuffer20_outs_2_condition_cond_br4 <= 15
 path_bufferedChannelIn:
   dataPathIn_spec_prebuffer20_outs_2_condition_cond_br4 <= 15
 path_bufferedChannelOut:
   - dataPathOut_spec_prebuffer20_outs_2_condition_cond_br4 <= 0
 path_unbufferedChannel:
   dataPathIn_spec_prebuffer20_outs_2_condition_cond_br4
   - dataPathOut_spec_prebuffer20_outs_2_condition_cond_br4
   - 150 dataBufPresent_spec_prebuffer20_outs_2_condition_cond_br4 <= 0
 buffer_presence:
   - 100 bufPresent_spec_prebuffer20_outs_2_condition_cond_br4
   + bufNumSlots_spec_prebuffer20_outs_2_condition_cond_br4 <= 0
 data_Presence: dataBufPresent_spec_prebuffer20_outs_2_condition_cond_br4
   - bufPresent_spec_prebuffer20_outs_2_condition_cond_br4 <= 0
 elastic_slots: dataBufPresent_spec_prebuffer20_outs_2_condition_cond_br4
   - bufNumSlots_spec_prebuffer20_outs_2_condition_cond_br4 <= 0
 path_period: dataPathOut_cond_br0_trueOut_ins_sink3 <= 15
 path_bufferedChannelIn: dataPathIn_cond_br0_trueOut_ins_sink3 <= 15
 path_bufferedChannelOut: - dataPathOut_cond_br0_trueOut_ins_sink3 <= 0
 path_unbufferedChannel: dataPathIn_cond_br0_trueOut_ins_sink3
   - dataPathOut_cond_br0_trueOut_ins_sink3
   - 150 dataBufPresent_cond_br0_trueOut_ins_sink3 <= 0
 buffer_presence: - 100 bufPresent_cond_br0_trueOut_ins_sink3
   + bufNumSlots_cond_br0_trueOut_ins_sink3 <= 0
 data_Presence: dataBufPresent_cond_br0_trueOut_ins_sink3
   - bufPresent_cond_br0_trueOut_ins_sink3 <= 0
 elastic_slots: dataBufPresent_cond_br0_trueOut_ins_sink3
   - bufNumSlots_cond_br0_trueOut_ins_sink3 <= 0
 path_period: dataPathOut_cond_br0_falseOut_ins_fork8 <= 15
 path_bufferedChannelIn: dataPathIn_cond_br0_falseOut_ins_fork8 <= 15
 path_bufferedChannelOut: - dataPathOut_cond_br0_falseOut_ins_fork8 <= 0
 path_unbufferedChannel: dataPathIn_cond_br0_falseOut_ins_fork8
   - dataPathOut_cond_br0_falseOut_ins_fork8
   - 150 dataBufPresent_cond_br0_falseOut_ins_fork8 <= 0
 buffer_presence: - 100 bufPresent_cond_br0_falseOut_ins_fork8
   + bufNumSlots_cond_br0_falseOut_ins_fork8 <= 0
 data_Presence: dataBufPresent_cond_br0_falseOut_ins_fork8
   - bufPresent_cond_br0_falseOut_ins_fork8 <= 0
 elastic_slots: dataBufPresent_cond_br0_falseOut_ins_fork8
   - bufNumSlots_cond_br0_falseOut_ins_fork8 <= 0
 path_period: dataPathOut_fork8_outs_0_ctrl_spec_commit0 <= 15
 path_bufferedChannelIn: dataPathIn_fork8_outs_0_ctrl_spec_commit0 <= 15
 path_bufferedChannelOut: - dataPathOut_fork8_outs_0_ctrl_spec_commit0
   <= 0
 path_unbufferedChannel: dataPathIn_fork8_outs_0_ctrl_spec_commit0
   - dataPathOut_fork8_outs_0_ctrl_spec_commit0
   - 150 dataBufPresent_fork8_outs_0_ctrl_spec_commit0 <= 0
 buffer_presence: - 100 bufPresent_fork8_outs_0_ctrl_spec_commit0
   + bufNumSlots_fork8_outs_0_ctrl_spec_commit0 <= 0
 data_Presence: dataBufPresent_fork8_outs_0_ctrl_spec_commit0
   - bufPresent_fork8_outs_0_ctrl_spec_commit0 <= 0
 elastic_slots: dataBufPresent_fork8_outs_0_ctrl_spec_commit0
   - bufNumSlots_fork8_outs_0_ctrl_spec_commit0 <= 0
 path_period: dataPathOut_fork8_outs_1_ctrl_spec_commit1 <= 15
 path_bufferedChannelIn: dataPathIn_fork8_outs_1_ctrl_spec_commit1 <= 15
 path_bufferedChannelOut: - dataPathOut_fork8_outs_1_ctrl_spec_commit1
   <= 0
 path_unbufferedChannel: dataPathIn_fork8_outs_1_ctrl_spec_commit1
   - dataPathOut_fork8_outs_1_ctrl_spec_commit1
   - 150 dataBufPresent_fork8_outs_1_ctrl_spec_commit1 <= 0
 buffer_presence: - 100 bufPresent_fork8_outs_1_ctrl_spec_commit1
   + bufNumSlots_fork8_outs_1_ctrl_spec_commit1 <= 0
 data_Presence: dataBufPresent_fork8_outs_1_ctrl_spec_commit1
   - bufPresent_fork8_outs_1_ctrl_spec_commit1 <= 0
 elastic_slots: dataBufPresent_fork8_outs_1_ctrl_spec_commit1
   - bufNumSlots_fork8_outs_1_ctrl_spec_commit1 <= 0
 path_period: dataPathOut_fork8_outs_2_ctrl_spec_commit2 <= 15
 path_bufferedChannelIn: dataPathIn_fork8_outs_2_ctrl_spec_commit2 <= 15
 path_bufferedChannelOut: - dataPathOut_fork8_outs_2_ctrl_spec_commit2
   <= 0
 path_unbufferedChannel: dataPathIn_fork8_outs_2_ctrl_spec_commit2
   - dataPathOut_fork8_outs_2_ctrl_spec_commit2
   - 150 dataBufPresent_fork8_outs_2_ctrl_spec_commit2 <= 0
 buffer_presence: - 100 bufPresent_fork8_outs_2_ctrl_spec_commit2
   + bufNumSlots_fork8_outs_2_ctrl_spec_commit2 <= 0
 data_Presence: dataBufPresent_fork8_outs_2_ctrl_spec_commit2
   - bufPresent_fork8_outs_2_ctrl_spec_commit2 <= 0
 elastic_slots: dataBufPresent_fork8_outs_2_ctrl_spec_commit2
   - bufNumSlots_fork8_outs_2_ctrl_spec_commit2 <= 0
 path_period: dataPathOut_fork8_outs_3_ctrl_spec_commit3 <= 15
 path_bufferedChannelIn: dataPathIn_fork8_outs_3_ctrl_spec_commit3 <= 15
 path_bufferedChannelOut: - dataPathOut_fork8_outs_3_ctrl_spec_commit3
   <= 0
 path_unbufferedChannel: dataPathIn_fork8_outs_3_ctrl_spec_commit3
   - dataPathOut_fork8_outs_3_ctrl_spec_commit3
   - 150 dataBufPresent_fork8_outs_3_ctrl_spec_commit3 <= 0
 buffer_presence: - 100 bufPresent_fork8_outs_3_ctrl_spec_commit3
   + bufNumSlots_fork8_outs_3_ctrl_spec_commit3 <= 0
 data_Presence: dataBufPresent_fork8_outs_3_ctrl_spec_commit3
   - bufPresent_fork8_outs_3_ctrl_spec_commit3 <= 0
 elastic_slots: dataBufPresent_fork8_outs_3_ctrl_spec_commit3
   - bufNumSlots_fork8_outs_3_ctrl_spec_commit3 <= 0
 path_period: dataPathOut_speculating_branch0_trueOut_ins_fork9 <= 15
 path_bufferedChannelIn: dataPathIn_speculating_branch0_trueOut_ins_fork9
   <= 15
 path_bufferedChannelOut:
   - dataPathOut_speculating_branch0_trueOut_ins_fork9 <= 0
 path_unbufferedChannel: dataPathIn_speculating_branch0_trueOut_ins_fork9
   - dataPathOut_speculating_branch0_trueOut_ins_fork9
   - 150 dataBufPresent_speculating_branch0_trueOut_ins_fork9 <= 0
 buffer_presence: - 100 bufPresent_speculating_branch0_trueOut_ins_fork9
   + bufNumSlots_speculating_branch0_trueOut_ins_fork9 <= 0
 data_Presence: dataBufPresent_speculating_branch0_trueOut_ins_fork9
   - bufPresent_speculating_branch0_trueOut_ins_fork9 <= 0
 elastic_slots: dataBufPresent_speculating_branch0_trueOut_ins_fork9
   - bufNumSlots_speculating_branch0_trueOut_ins_fork9 <= 0
 path_period: dataPathOut_speculating_branch0_falseOut_ins_sink4 <= 15
 path_bufferedChannelIn: dataPathIn_speculating_branch0_falseOut_ins_sink4
   <= 15
 path_bufferedChannelOut:
   - dataPathOut_speculating_branch0_falseOut_ins_sink4 <= 0
 path_unbufferedChannel: dataPathIn_speculating_branch0_falseOut_ins_sink4
   - dataPathOut_speculating_branch0_falseOut_ins_sink4
   - 150 dataBufPresent_speculating_branch0_falseOut_ins_sink4 <= 0
 buffer_presence: - 100 bufPresent_speculating_branch0_falseOut_ins_sink4
   + bufNumSlots_speculating_branch0_falseOut_ins_sink4 <= 0
 data_Presence: dataBufPresent_speculating_branch0_falseOut_ins_sink4
   - bufPresent_speculating_branch0_falseOut_ins_sink4 <= 0
 elastic_slots: dataBufPresent_speculating_branch0_falseOut_ins_sink4
   - bufNumSlots_speculating_branch0_falseOut_ins_sink4 <= 0
 path_period: dataPathOut_fork9_outs_0_condition_cond_br0 <= 15
 path_bufferedChannelIn: dataPathIn_fork9_outs_0_condition_cond_br0 <= 15
 path_bufferedChannelOut: - dataPathOut_fork9_outs_0_condition_cond_br0
   <= 0
 path_unbufferedChannel: dataPathIn_fork9_outs_0_condition_cond_br0
   - dataPathOut_fork9_outs_0_condition_cond_br0
   - 150 dataBufPresent_fork9_outs_0_condition_cond_br0 <= 0
 buffer_presence: - 100 bufPresent_fork9_outs_0_condition_cond_br0
   + bufNumSlots_fork9_outs_0_condition_cond_br0 <= 0
 data_Presence: dataBufPresent_fork9_outs_0_condition_cond_br0
   - bufPresent_fork9_outs_0_condition_cond_br0 <= 0
 elastic_slots: dataBufPresent_fork9_outs_0_condition_cond_br0
   - bufNumSlots_fork9_outs_0_condition_cond_br0 <= 0
 path_period: dataPathOut_fork9_outs_1_data_cond_br4 <= 15
 path_bufferedChannelIn: dataPathIn_fork9_outs_1_data_cond_br4 <= 15
 path_bufferedChannelOut: - dataPathOut_fork9_outs_1_data_cond_br4 <= 0
 path_unbufferedChannel: dataPathIn_fork9_outs_1_data_cond_br4
   - dataPathOut_fork9_outs_1_data_cond_br4
   - 150 dataBufPresent_fork9_outs_1_data_cond_br4 <= 0
 buffer_presence: - 100 bufPresent_fork9_outs_1_data_cond_br4
   + bufNumSlots_fork9_outs_1_data_cond_br4 <= 0
 data_Presence: dataBufPresent_fork9_outs_1_data_cond_br4
   - bufPresent_fork9_outs_1_data_cond_br4 <= 0
 elastic_slots: dataBufPresent_fork9_outs_1_data_cond_br4
   - bufNumSlots_fork9_outs_1_data_cond_br4 <= 0
 path_period: dataPathOut_cond_br4_trueOut_ins_sink6 <= 15
 path_bufferedChannelIn: dataPathIn_cond_br4_trueOut_ins_sink6 <= 15
 path_bufferedChannelOut: - dataPathOut_cond_br4_trueOut_ins_sink6 <= 0
 path_unbufferedChannel: dataPathIn_cond_br4_trueOut_ins_sink6
   - dataPathOut_cond_br4_trueOut_ins_sink6
   - 150 dataBufPresent_cond_br4_trueOut_ins_sink6 <= 0
 buffer_presence: - 100 bufPresent_cond_br4_trueOut_ins_sink6
   + bufNumSlots_cond_br4_trueOut_ins_sink6 <= 0
 data_Presence: dataBufPresent_cond_br4_trueOut_ins_sink6
   - bufPresent_cond_br4_trueOut_ins_sink6 <= 0
 elastic_slots: dataBufPresent_cond_br4_trueOut_ins_sink6
   - bufNumSlots_cond_br4_trueOut_ins_sink6 <= 0
 path_period: dataPathOut_cond_br4_falseOut_ins_sink5 <= 15
 path_bufferedChannelIn: dataPathIn_cond_br4_falseOut_ins_sink5 <= 15
 path_bufferedChannelOut: - dataPathOut_cond_br4_falseOut_ins_sink5 <= 0
 path_unbufferedChannel: dataPathIn_cond_br4_falseOut_ins_sink5
   - dataPathOut_cond_br4_falseOut_ins_sink5
   - 150 dataBufPresent_cond_br4_falseOut_ins_sink5 <= 0
 buffer_presence: - 100 bufPresent_cond_br4_falseOut_ins_sink5
   + bufNumSlots_cond_br4_falseOut_ins_sink5 <= 0
 data_Presence: dataBufPresent_cond_br4_falseOut_ins_sink5
   - bufPresent_cond_br4_falseOut_ins_sink5 <= 0
 elastic_slots: dataBufPresent_cond_br4_falseOut_ins_sink5
   - bufNumSlots_cond_br4_falseOut_ins_sink5 <= 0
 path_period: dataPathOut_spec_save_commit0_outs_data_cond_br1 <= 15
 path_bufferedChannelIn: dataPathIn_spec_save_commit0_outs_data_cond_br1
   <= 15
 path_bufferedChannelOut:
   - dataPathOut_spec_save_commit0_outs_data_cond_br1 <= 0
 path_unbufferedChannel: dataPathIn_spec_save_commit0_outs_data_cond_br1
   - dataPathOut_spec_save_commit0_outs_data_cond_br1
   - 150 dataBufPresent_spec_save_commit0_outs_data_cond_br1 <= 0
 buffer_presence: - 100 bufPresent_spec_save_commit0_outs_data_cond_br1
   + bufNumSlots_spec_save_commit0_outs_data_cond_br1 <= 0
 data_Presence: dataBufPresent_spec_save_commit0_outs_data_cond_br1
   - bufPresent_spec_save_commit0_outs_data_cond_br1 <= 0
 elastic_slots: dataBufPresent_spec_save_commit0_outs_data_cond_br1
   - bufNumSlots_spec_save_commit0_outs_data_cond_br1 <= 0
 path_period: dataPathOut_cond_br1_trueOut_ins_1_mux0 <= 15
 path_bufferedChannelIn: dataPathIn_cond_br1_trueOut_ins_1_mux0 <= 15
 path_bufferedChannelOut: - dataPathOut_cond_br1_trueOut_ins_1_mux0 <= 0
 path_unbufferedChannel: dataPathIn_cond_br1_trueOut_ins_1_mux0
   - dataPathOut_cond_br1_trueOut_ins_1_mux0
   - 150 dataBufPresent_cond_br1_trueOut_ins_1_mux0 <= 0
 buffer_presence: - 100 bufPresent_cond_br1_trueOut_ins_1_mux0
   + bufNumSlots_cond_br1_trueOut_ins_1_mux0 <= 0
 data_Presence: dataBufPresent_cond_br1_trueOut_ins_1_mux0
   - bufPresent_cond_br1_trueOut_ins_1_mux0 <= 0
 elastic_slots: dataBufPresent_cond_br1_trueOut_ins_1_mux0
   - bufNumSlots_cond_br1_trueOut_ins_1_mux0 <= 0
 path_period: dataPathOut_cond_br1_falseOut_ins_sink0 <= 15
 path_bufferedChannelIn: dataPathIn_cond_br1_falseOut_ins_sink0 <= 15
 path_bufferedChannelOut: - dataPathOut_cond_br1_falseOut_ins_sink0 <= 0
 path_unbufferedChannel: dataPathIn_cond_br1_falseOut_ins_sink0
   - dataPathOut_cond_br1_falseOut_ins_sink0
   - 150 dataBufPresent_cond_br1_falseOut_ins_sink0 <= 0
 buffer_presence: - 100 bufPresent_cond_br1_falseOut_ins_sink0
   + bufNumSlots_cond_br1_falseOut_ins_sink0 <= 0
 data_Presence: dataBufPresent_cond_br1_falseOut_ins_sink0
   - bufPresent_cond_br1_falseOut_ins_sink0 <= 0
 elastic_slots: dataBufPresent_cond_br1_falseOut_ins_sink0
   - bufNumSlots_cond_br1_falseOut_ins_sink0 <= 0
 path_period: dataPathOut_spec_save_commit1_outs_data_cond_br2 <= 15
 path_bufferedChannelIn: dataPathIn_spec_save_commit1_outs_data_cond_br2
   <= 15
 path_bufferedChannelOut:
   - dataPathOut_spec_save_commit1_outs_data_cond_br2 <= 0
 path_unbufferedChannel: dataPathIn_spec_save_commit1_outs_data_cond_br2
   - dataPathOut_spec_save_commit1_outs_data_cond_br2
   - 150 dataBufPresent_spec_save_commit1_outs_data_cond_br2 <= 0
 buffer_presence: - 100 bufPresent_spec_save_commit1_outs_data_cond_br2
   + bufNumSlots_spec_save_commit1_outs_data_cond_br2 <= 0
 data_Presence: dataBufPresent_spec_save_commit1_outs_data_cond_br2
   - bufPresent_spec_save_commit1_outs_data_cond_br2 <= 0
 elastic_slots: dataBufPresent_spec_save_commit1_outs_data_cond_br2
   - bufNumSlots_spec_save_commit1_outs_data_cond_br2 <= 0
 path_period: dataPathOut_cond_br2_trueOut_ins_1_control_merge0 <= 15
 path_bufferedChannelIn: dataPathIn_cond_br2_trueOut_ins_1_control_merge0
   <= 15
 path_bufferedChannelOut:
   - dataPathOut_cond_br2_trueOut_ins_1_control_merge0 <= 0
 path_unbufferedChannel: dataPathIn_cond_br2_trueOut_ins_1_control_merge0
   - dataPathOut_cond_br2_trueOut_ins_1_control_merge0
   - 150 dataBufPresent_cond_br2_trueOut_ins_1_control_merge0 <= 0
 buffer_presence: - 100 bufPresent_cond_br2_trueOut_ins_1_control_merge0
   + bufNumSlots_cond_br2_trueOut_ins_1_control_merge0 <= 0
 data_Presence: dataBufPresent_cond_br2_trueOut_ins_1_control_merge0
   - bufPresent_cond_br2_trueOut_ins_1_control_merge0 <= 0
 elastic_slots: dataBufPresent_cond_br2_trueOut_ins_1_control_merge0
   - bufNumSlots_cond_br2_trueOut_ins_1_control_merge0 <= 0
 path_period: dataPathOut_cond_br2_falseOut_ins_fork4 <= 15
 path_bufferedChannelIn: dataPathIn_cond_br2_falseOut_ins_fork4 <= 15
 path_bufferedChannelOut: - dataPathOut_cond_br2_falseOut_ins_fork4 <= 0
 path_unbufferedChannel: dataPathIn_cond_br2_falseOut_ins_fork4
   - dataPathOut_cond_br2_falseOut_ins_fork4
   - 150 dataBufPresent_cond_br2_falseOut_ins_fork4 <= 0
 buffer_presence: - 100 bufPresent_cond_br2_falseOut_ins_fork4
   + bufNumSlots_cond_br2_falseOut_ins_fork4 <= 0
 data_Presence: dataBufPresent_cond_br2_falseOut_ins_fork4
   - bufPresent_cond_br2_falseOut_ins_fork4 <= 0
 elastic_slots: dataBufPresent_cond_br2_falseOut_ins_fork4
   - bufNumSlots_cond_br2_falseOut_ins_fork4 <= 0
 path_period: dataPathOut_spec_save_commit2_outs_data_cond_br3 <= 15
 path_bufferedChannelIn: dataPathIn_spec_save_commit2_outs_data_cond_br3
   <= 15
 path_bufferedChannelOut:
   - dataPathOut_spec_save_commit2_outs_data_cond_br3 <= 0
 path_unbufferedChannel: dataPathIn_spec_save_commit2_outs_data_cond_br3
   - dataPathOut_spec_save_commit2_outs_data_cond_br3
   - 150 dataBufPresent_spec_save_commit2_outs_data_cond_br3 <= 0
 buffer_presence: - 100 bufPresent_spec_save_commit2_outs_data_cond_br3
   + bufNumSlots_spec_save_commit2_outs_data_cond_br3 <= 0
 data_Presence: dataBufPresent_spec_save_commit2_outs_data_cond_br3
   - bufPresent_spec_save_commit2_outs_data_cond_br3 <= 0
 elastic_slots: dataBufPresent_spec_save_commit2_outs_data_cond_br3
   - bufNumSlots_spec_save_commit2_outs_data_cond_br3 <= 0
 path_period: dataPathOut_cond_br3_trueOut_ins_sink1 <= 15
 path_bufferedChannelIn: dataPathIn_cond_br3_trueOut_ins_sink1 <= 15
 path_bufferedChannelOut: - dataPathOut_cond_br3_trueOut_ins_sink1 <= 0
 path_unbufferedChannel: dataPathIn_cond_br3_trueOut_ins_sink1
   - dataPathOut_cond_br3_trueOut_ins_sink1
   - 150 dataBufPresent_cond_br3_trueOut_ins_sink1 <= 0
 buffer_presence: - 100 bufPresent_cond_br3_trueOut_ins_sink1
   + bufNumSlots_cond_br3_trueOut_ins_sink1 <= 0
 data_Presence: dataBufPresent_cond_br3_trueOut_ins_sink1
   - bufPresent_cond_br3_trueOut_ins_sink1 <= 0
 elastic_slots: dataBufPresent_cond_br3_trueOut_ins_sink1
   - bufNumSlots_cond_br3_trueOut_ins_sink1 <= 0
 path_period: dataPathOut_cond_br3_falseOut_ins_spec_commit3 <= 15
 path_bufferedChannelIn: dataPathIn_cond_br3_falseOut_ins_spec_commit3
   <= 15
 path_bufferedChannelOut: - dataPathOut_cond_br3_falseOut_ins_spec_commit3
   <= 0
 path_unbufferedChannel: dataPathIn_cond_br3_falseOut_ins_spec_commit3
   - dataPathOut_cond_br3_falseOut_ins_spec_commit3
   - 150 dataBufPresent_cond_br3_falseOut_ins_spec_commit3 <= 0
 buffer_presence: - 100 bufPresent_cond_br3_falseOut_ins_spec_commit3
   + bufNumSlots_cond_br3_falseOut_ins_spec_commit3 <= 0
 data_Presence: dataBufPresent_cond_br3_falseOut_ins_spec_commit3
   - bufPresent_cond_br3_falseOut_ins_spec_commit3 <= 0
 elastic_slots: dataBufPresent_cond_br3_falseOut_ins_spec_commit3
   - bufNumSlots_cond_br3_falseOut_ins_spec_commit3 <= 0
 path_period: dataPathOut_fork4_outs_0_ins_spec_commit2 <= 15
 path_bufferedChannelIn: dataPathIn_fork4_outs_0_ins_spec_commit2 <= 15
 path_bufferedChannelOut: - dataPathOut_fork4_outs_0_ins_spec_commit2 <= 0
 path_unbufferedChannel: dataPathIn_fork4_outs_0_ins_spec_commit2
   - dataPathOut_fork4_outs_0_ins_spec_commit2
   - 150 dataBufPresent_fork4_outs_0_ins_spec_commit2 <= 0
 buffer_presence: - 100 bufPresent_fork4_outs_0_ins_spec_commit2
   + bufNumSlots_fork4_outs_0_ins_spec_commit2 <= 0
 data_Presence: dataBufPresent_fork4_outs_0_ins_spec_commit2
   - bufPresent_fork4_outs_0_ins_spec_commit2 <= 0
 elastic_slots: dataBufPresent_fork4_outs_0_ins_spec_commit2
   - bufNumSlots_fork4_outs_0_ins_spec_commit2 <= 0
 path_period: dataPathOut_fork4_outs_1_ins_spec_commit1 <= 15
 path_bufferedChannelIn: dataPathIn_fork4_outs_1_ins_spec_commit1 <= 15
 path_bufferedChannelOut: - dataPathOut_fork4_outs_1_ins_spec_commit1 <= 0
 path_unbufferedChannel: dataPathIn_fork4_outs_1_ins_spec_commit1
   - dataPathOut_fork4_outs_1_ins_spec_commit1
   - 150 dataBufPresent_fork4_outs_1_ins_spec_commit1 <= 0
 buffer_presence: - 100 bufPresent_fork4_outs_1_ins_spec_commit1
   + bufNumSlots_fork4_outs_1_ins_spec_commit1 <= 0
 data_Presence: dataBufPresent_fork4_outs_1_ins_spec_commit1
   - bufPresent_fork4_outs_1_ins_spec_commit1 <= 0
 elastic_slots: dataBufPresent_fork4_outs_1_ins_spec_commit1
   - bufNumSlots_fork4_outs_1_ins_spec_commit1 <= 0
 path_period: dataPathOut_fork4_outs_2_ins_spec_commit0 <= 15
 path_bufferedChannelIn: dataPathIn_fork4_outs_2_ins_spec_commit0 <= 15
 path_bufferedChannelOut: - dataPathOut_fork4_outs_2_ins_spec_commit0 <= 0
 path_unbufferedChannel: dataPathIn_fork4_outs_2_ins_spec_commit0
   - dataPathOut_fork4_outs_2_ins_spec_commit0
   - 150 dataBufPresent_fork4_outs_2_ins_spec_commit0 <= 0
 buffer_presence: - 100 bufPresent_fork4_outs_2_ins_spec_commit0
   + bufNumSlots_fork4_outs_2_ins_spec_commit0 <= 0
 data_Presence: dataBufPresent_fork4_outs_2_ins_spec_commit0
   - bufPresent_fork4_outs_2_ins_spec_commit0 <= 0
 elastic_slots: dataBufPresent_fork4_outs_2_ins_spec_commit0
   - bufNumSlots_fork4_outs_2_ins_spec_commit0 <= 0
 path_period: dataPathOut_spec_commit3_outs_ins_0_end0 <= 15
 path_bufferedChannelIn: dataPathIn_spec_commit3_outs_ins_0_end0 <= 15
 path_bufferedChannelOut: - dataPathOut_spec_commit3_outs_ins_0_end0 <= 0
 path_unbufferedChannel: dataPathIn_spec_commit3_outs_ins_0_end0
   - dataPathOut_spec_commit3_outs_ins_0_end0
   - 150 dataBufPresent_spec_commit3_outs_ins_0_end0 <= 0
 buffer_presence: - 100 bufPresent_spec_commit3_outs_ins_0_end0
   + bufNumSlots_spec_commit3_outs_ins_0_end0 <= 0
 data_Presence: dataBufPresent_spec_commit3_outs_ins_0_end0
   - bufPresent_spec_commit3_outs_ins_0_end0 <= 0
 elastic_slots: dataBufPresent_spec_commit3_outs_ins_0_end0
   - bufNumSlots_spec_commit3_outs_ins_0_end0 <= 0
 path_combDelay: - dataPathOut_subdiag_fast_start_ins_fork0
   + dataPathIn_fork0_outs_0_ctrl_constant0 >= 0.001
 path_combDelay: - dataPathOut_subdiag_fast_start_ins_fork0
   + dataPathIn_fork0_outs_1_ins_4_end0 >= 0.001
 path_combDelay: - dataPathOut_subdiag_fast_start_ins_fork0
   + dataPathIn_fork0_outs_2_dataIn_non_spec0 >= 0.001
 path_combDelay: - dataPathOut_fork0_outs_2_dataIn_non_spec0
   + dataPathIn_non_spec0_dataOut_ins_0_control_merge0 >= 0.001
 path_combDelay: dataPathIn_spec_commit0_outs_ctrlEnd_mem_controller3
   - dataPathOut_fork4_outs_2_ins_spec_commit0 >= 0.001
 path_combDelay: dataPathIn_spec_commit0_outs_ctrlEnd_mem_controller3
   - dataPathOut_fork8_outs_0_ctrl_spec_commit0 >= 0.001
 path_combDelay:
   - dataPathOut_subdiag_fast_e_start_memStart_mem_controller3
   + dataPathIn_mem_controller3_ldData_0_dataFromMem_load2 >= 0.001
 path_combDelay:
   - dataPathOut_subdiag_fast_e_start_memStart_mem_controller3
   + dataPathIn_mem_controller3_memEnd_ins_3_end0 >= 0.001
 path_combDelay: dataPathIn_mem_controller3_ldData_0_dataFromMem_load2
   - dataPathOut_load2_addrOut_ldAddr_0_mem_controller3 >= 0.001
 path_combDelay: dataPathIn_mem_controller3_memEnd_ins_3_end0
   - dataPathOut_load2_addrOut_ldAddr_0_mem_controller3 >= 0.001
 path_combDelay: - dataPathOut_spec_commit0_outs_ctrlEnd_mem_controller3
   + dataPathIn_mem_controller3_ldData_0_dataFromMem_load2 >= 0.001
 path_combDelay: - dataPathOut_spec_commit0_outs_ctrlEnd_mem_controller3
   + dataPathIn_mem_controller3_memEnd_ins_3_end0 >= 0.001
 path_combDelay: dataPathIn_spec_commit1_outs_ctrlEnd_mem_controller4
   - dataPathOut_fork4_outs_1_ins_spec_commit1 >= 0.001
 path_combDelay: dataPathIn_spec_commit1_outs_ctrlEnd_mem_controller4
   - dataPathOut_fork8_outs_1_ctrl_spec_commit1 >= 0.001
 path_combDelay:
   - dataPathOut_subdiag_fast_d2_start_memStart_mem_controller4
   + dataPathIn_mem_controller4_ldData_0_dataFromMem_load1 >= 0.001
 path_combDelay:
   - dataPathOut_subdiag_fast_d2_start_memStart_mem_controller4
   + dataPathIn_mem_controller4_memEnd_ins_2_end0 >= 0.001
 path_combDelay: dataPathIn_mem_controller4_ldData_0_dataFromMem_load1
   - dataPathOut_load1_addrOut_ldAddr_0_mem_controller4 >= 0.001
 path_combDelay: dataPathIn_mem_controller4_memEnd_ins_2_end0
   - dataPathOut_load1_addrOut_ldAddr_0_mem_controller4 >= 0.001
 path_combDelay: - dataPathOut_spec_commit1_outs_ctrlEnd_mem_controller4
   + dataPathIn_mem_controller4_ldData_0_dataFromMem_load1 >= 0.001
 path_combDelay: - dataPathOut_spec_commit1_outs_ctrlEnd_mem_controller4
   + dataPathIn_mem_controller4_memEnd_ins_2_end0 >= 0.001
 path_combDelay: dataPathIn_spec_commit2_outs_ctrlEnd_mem_controller5
   - dataPathOut_fork4_outs_0_ins_spec_commit2 >= 0.001
 path_combDelay: dataPathIn_spec_commit2_outs_ctrlEnd_mem_controller5
   - dataPathOut_fork8_outs_2_ctrl_spec_commit2 >= 0.001
 path_combDelay:
   - dataPathOut_subdiag_fast_d1_start_memStart_mem_controller5
   + dataPathIn_mem_controller5_ldData_0_dataFromMem_load0 >= 0.001
 path_combDelay:
   - dataPathOut_subdiag_fast_d1_start_memStart_mem_controller5
   + dataPathIn_mem_controller5_memEnd_ins_1_end0 >= 0.001
 path_combDelay: dataPathIn_mem_controller5_ldData_0_dataFromMem_load0
   - dataPathOut_load0_addrOut_ldAddr_0_mem_controller5 >= 0.001
 path_combDelay: dataPathIn_mem_controller5_memEnd_ins_1_end0
   - dataPathOut_load0_addrOut_ldAddr_0_mem_controller5 >= 0.001
 path_combDelay: - dataPathOut_spec_commit2_outs_ctrlEnd_mem_controller5
   + dataPathIn_mem_controller5_ldData_0_dataFromMem_load0 >= 0.001
 path_combDelay: - dataPathOut_spec_commit2_outs_ctrlEnd_mem_controller5
   + dataPathIn_mem_controller5_memEnd_ins_1_end0 >= 0.001
 path_combDelay: - dataPathOut_fork0_outs_0_ctrl_constant0
   + dataPathIn_constant0_outs_ins_extsi3 >= 0.001
 path_combDelay: - dataPathOut_constant0_outs_ins_extsi3
   + dataPathIn_extsi3_outs_dataIn_non_spec1 >= 0.001
 path_combDelay: - dataPathOut_extsi3_outs_dataIn_non_spec1
   + dataPathIn_non_spec1_dataOut_ins_0_mux0 >= 0.001
 path_combDelay: dataPathIn_mux0_outs_ins_fork1
   - dataPathOut_control_merge0_index_index_mux0 >= 1.117
 path_combDelay: - dataPathOut_non_spec1_dataOut_ins_0_mux0
   + dataPathIn_mux0_outs_ins_fork1 >= 1.117
 path_combDelay: dataPathIn_mux0_outs_ins_fork1
   - dataPathOut_cond_br1_trueOut_ins_1_mux0 >= 1.117
 path_combDelay: - dataPathOut_mux0_outs_ins_fork1
   + dataPathIn_fork1_outs_0_ins_trunci0 >= 0.001
 path_combDelay: - dataPathOut_mux0_outs_ins_fork1
   + dataPathIn_fork1_outs_1_ins_trunci1 >= 0.001
 path_combDelay: - dataPathOut_mux0_outs_ins_fork1
   + dataPathIn_fork1_outs_2_ins_trunci2 >= 0.001
 path_combDelay: - dataPathOut_mux0_outs_ins_fork1
   + dataPathIn_fork1_outs_3_ins_spec_save_commit2 >= 0.001
 path_combDelay: - dataPathOut_mux0_outs_ins_fork1
   + dataPathIn_fork1_outs_4_lhs_cmpi0 >= 0.001
 path_combDelay: - dataPathOut_mux0_outs_ins_fork1
   + dataPathIn_fork1_outs_5_lhs_addi1 >= 0.001
 path_combDelay: - dataPathOut_fork1_outs_0_ins_trunci0
   + dataPathIn_trunci0_outs_lhs_addi0 >= 0.001
 path_combDelay: - dataPathOut_fork1_outs_1_ins_trunci1
   + dataPathIn_trunci1_outs_addrIn_load2 >= 0.001
 path_combDelay: - dataPathOut_fork1_outs_2_ins_trunci2
   + dataPathIn_trunci2_outs_addrIn_load0 >= 0.001
 path_combDelay: - dataPathOut_non_spec0_dataOut_ins_0_control_merge0
   + dataPathIn_control_merge0_outs_ins_fork5 >= 0.001
 path_combDelay: - dataPathOut_non_spec0_dataOut_ins_0_control_merge0
   + dataPathIn_control_merge0_index_index_mux0 >= 0.001
 path_combDelay: dataPathIn_control_merge0_outs_ins_fork5
   - dataPathOut_cond_br2_trueOut_ins_1_control_merge0 >= 0.001
 path_combDelay: dataPathIn_control_merge0_index_index_mux0
   - dataPathOut_cond_br2_trueOut_ins_1_control_merge0 >= 0.001
 path_combDelay: - dataPathOut_control_merge0_outs_ins_fork5
   + dataPathIn_fork5_outs_0_ins_spec_save_commit1 >= 0.001
 path_combDelay: - dataPathOut_control_merge0_outs_ins_fork5
   + dataPathIn_fork5_outs_1_ins_spec_prebuffer10 >= 0.001
 path_combDelay: - dataPathOut_source0_outs_ctrl_constant1
   + dataPathIn_constant1_outs_ins_fork2 >= 0.001
 path_combDelay: - dataPathOut_constant1_outs_ins_fork2
   + dataPathIn_fork2_outs_0_ins_extsi4 >= 0.001
 path_combDelay: - dataPathOut_constant1_outs_ins_fork2
   + dataPathIn_fork2_outs_1_ins_extsi1 >= 0.001
 path_combDelay: - dataPathOut_fork2_outs_0_ins_extsi4
   + dataPathIn_extsi4_outs_rhs_addi0 >= 0.001
 path_combDelay: - dataPathOut_fork2_outs_1_ins_extsi1
   + dataPathIn_extsi1_outs_rhs_addi1 >= 0.001
 path_combDelay: - dataPathOut_source1_outs_ctrl_constant5
   + dataPathIn_constant5_outs_rhs_mulf0 >= 0.001
 path_combDelay: - dataPathOut_source2_outs_ctrl_constant2
   + dataPathIn_constant2_outs_ins_extsi2 >= 0.001
 path_combDelay: - dataPathOut_constant2_outs_ins_extsi2
   + dataPathIn_extsi2_outs_rhs_cmpi0 >= 0.001
 path_inDelay: dataPathOut_trunci2_outs_addrIn_load0 <= 15
 path_inDelay: dataPathOut_mem_controller5_ldData_0_dataFromMem_load0
   <= 15
 path_outDelay: dataPathIn_load0_addrOut_ldAddr_0_mem_controller5 = 0
 path_outDelay: dataPathIn_load0_dataOut_lhs_addf0 = 0
 path_combDelay: - dataPathOut_trunci0_outs_lhs_addi0
   + dataPathIn_addi0_result_addrIn_load1 >= 1.653
 path_combDelay: - dataPathOut_extsi4_outs_rhs_addi0
   + dataPathIn_addi0_result_addrIn_load1 >= 1.653
 path_inDelay: dataPathOut_addi0_result_addrIn_load1 <= 15
 path_inDelay: dataPathOut_mem_controller4_ldData_0_dataFromMem_load1
   <= 15
 path_outDelay: dataPathIn_load1_addrOut_ldAddr_0_mem_controller4 = 0
 path_outDelay: dataPathIn_load1_dataOut_rhs_addf0 = 0
 path_inDelay: dataPathOut_load0_dataOut_lhs_addf0 <= 15
 path_inDelay: dataPathOut_load1_dataOut_rhs_addf0 <= 15
 path_outDelay: dataPathIn_addf0_result_lhs_mulf0 = 0
 path_combDelay: - dataPathOut_fork1_outs_5_lhs_addi1
   + dataPathIn_addi1_result_ins_spec_save_commit0 >= 1.869
 path_combDelay: - dataPathOut_extsi1_outs_rhs_addi1
   + dataPathIn_addi1_result_ins_spec_save_commit0 >= 1.869
 path_inDelay: dataPathOut_trunci1_outs_addrIn_load2 <= 15
 path_inDelay: dataPathOut_mem_controller3_ldData_0_dataFromMem_load2
   <= 15
 path_outDelay: dataPathIn_load2_addrOut_ldAddr_0_mem_controller3 = 0
 path_outDelay: dataPathIn_load2_dataOut_lhs_cmpf0 = 0
 path_inDelay: dataPathOut_addf0_result_lhs_mulf0 <= 15
 path_inDelay: dataPathOut_constant5_outs_rhs_mulf0 <= 15
 path_outDelay: dataPathIn_mulf0_result_rhs_cmpf0 = 0
 path_combDelay: - dataPathOut_load2_dataOut_lhs_cmpf0
   + dataPathIn_cmpf0_result_rhs_andi0 >= 1.895
 path_combDelay: - dataPathOut_mulf0_result_rhs_cmpf0
   + dataPathIn_cmpf0_result_rhs_andi0 >= 1.895
 path_combDelay: - dataPathOut_fork1_outs_4_lhs_cmpi0
   + dataPathIn_cmpi0_result_lhs_andi0 >= 1.544
 path_combDelay: - dataPathOut_extsi2_outs_rhs_cmpi0
   + dataPathIn_cmpi0_result_lhs_andi0 >= 1.544
 path_combDelay: - dataPathOut_cmpi0_result_lhs_andi0
   + dataPathIn_andi0_result_ins_spec_prebuffer20 >= 1.117
 path_combDelay: - dataPathOut_cmpf0_result_rhs_andi0
   + dataPathIn_andi0_result_ins_spec_prebuffer20 >= 1.117
 path_combDelay: - dataPathOut_fork5_outs_1_ins_spec_prebuffer10
   + dataPathIn_spec_prebuffer10_outs_0_ins_fork7 >= 0.001
 path_combDelay: - dataPathOut_fork5_outs_1_ins_spec_prebuffer10
   + dataPathIn_spec_prebuffer10_outs_1_ins_fork6 >= 0.001
 path_combDelay: - dataPathOut_spec_prebuffer10_outs_1_ins_fork6
   + dataPathIn_fork6_outs_0_ctrl_spec_save_commit2 >= 0.001
 path_combDelay: - dataPathOut_spec_prebuffer10_outs_1_ins_fork6
   + dataPathIn_fork6_outs_1_ctrl_spec_save_commit1 >= 0.001
 path_combDelay: - dataPathOut_spec_prebuffer10_outs_1_ins_fork6
   + dataPathIn_fork6_outs_2_ctrl_spec_save_commit0 >= 0.001
 path_combDelay: - dataPathOut_spec_prebuffer10_outs_0_ins_fork7
   + dataPathIn_fork7_outs_0_spec_tag_data_speculating_branch0 >= 0.001
 path_combDelay: - dataPathOut_spec_prebuffer10_outs_0_ins_fork7
   + dataPathIn_fork7_outs_1_condition_cond_br3 >= 0.001
 path_combDelay: - dataPathOut_spec_prebuffer10_outs_0_ins_fork7
   + dataPathIn_fork7_outs_2_condition_cond_br2 >= 0.001
 path_combDelay: - dataPathOut_spec_prebuffer10_outs_0_ins_fork7
   + dataPathIn_fork7_outs_3_data_speculating_branch0 >= 0.001
 path_combDelay: - dataPathOut_spec_prebuffer10_outs_0_ins_fork7
   + dataPathIn_fork7_outs_4_condition_cond_br1 >= 0.001
 path_combDelay: - dataPathOut_andi0_result_ins_spec_prebuffer20
   + dataPathIn_spec_prebuffer20_outs_0_ins_sink2 >= 0.001
 path_combDelay: - dataPathOut_andi0_result_ins_spec_prebuffer20
   + dataPathIn_spec_prebuffer20_outs_1_data_cond_br0 >= 0.001
 path_combDelay: - dataPathOut_andi0_result_ins_spec_prebuffer20
   + dataPathIn_spec_prebuffer20_outs_2_condition_cond_br4 >= 0.001
 path_combDelay: dataPathIn_cond_br0_trueOut_ins_sink3
   - dataPathOut_fork9_outs_0_condition_cond_br0 >= 0.001
 path_combDelay: dataPathIn_cond_br0_falseOut_ins_fork8
   - dataPathOut_fork9_outs_0_condition_cond_br0 >= 0.001
 path_combDelay: - dataPathOut_spec_prebuffer20_outs_1_data_cond_br0
   + dataPathIn_cond_br0_trueOut_ins_sink3 >= 0.001
 path_combDelay: - dataPathOut_spec_prebuffer20_outs_1_data_cond_br0
   + dataPathIn_cond_br0_falseOut_ins_fork8 >= 0.001
 path_combDelay: - dataPathOut_cond_br0_falseOut_ins_fork8
   + dataPathIn_fork8_outs_0_ctrl_spec_commit0 >= 0.001
 path_combDelay: - dataPathOut_cond_br0_falseOut_ins_fork8
   + dataPathIn_fork8_outs_1_ctrl_spec_commit1 >= 0.001
 path_combDelay: - dataPathOut_cond_br0_falseOut_ins_fork8
   + dataPathIn_fork8_outs_2_ctrl_spec_commit2 >= 0.001
 path_combDelay: - dataPathOut_cond_br0_falseOut_ins_fork8
   + dataPathIn_fork8_outs_3_ctrl_spec_commit3 >= 0.001
 path_combDelay:
   - dataPathOut_fork7_outs_0_spec_tag_data_speculating_branch0
   + dataPathIn_speculating_branch0_trueOut_ins_fork9 >= 0.001
 path_combDelay:
   - dataPathOut_fork7_outs_0_spec_tag_data_speculating_branch0
   + dataPathIn_speculating_branch0_falseOut_ins_sink4 >= 0.001
 path_combDelay: - dataPathOut_fork7_outs_3_data_speculating_branch0
   + dataPathIn_speculating_branch0_trueOut_ins_fork9 >= 0.001
 path_combDelay: - dataPathOut_fork7_outs_3_data_speculating_branch0
   + dataPathIn_speculating_branch0_falseOut_ins_sink4 >= 0.001
 path_combDelay: - dataPathOut_speculating_branch0_trueOut_ins_fork9
   + dataPathIn_fork9_outs_0_condition_cond_br0 >= 0.001
 path_combDelay: - dataPathOut_speculating_branch0_trueOut_ins_fork9
   + dataPathIn_fork9_outs_1_data_cond_br4 >= 0.001
 path_combDelay: - dataPathOut_spec_prebuffer20_outs_2_condition_cond_br4
   + dataPathIn_cond_br4_trueOut_ins_sink6 >= 0.001
 path_combDelay: - dataPathOut_spec_prebuffer20_outs_2_condition_cond_br4
   + dataPathIn_cond_br4_falseOut_ins_sink5 >= 0.001
 path_combDelay: - dataPathOut_fork9_outs_1_data_cond_br4
   + dataPathIn_cond_br4_trueOut_ins_sink6 >= 0.001
 path_combDelay: - dataPathOut_fork9_outs_1_data_cond_br4
   + dataPathIn_cond_br4_falseOut_ins_sink5 >= 0.001
 path_combDelay: - dataPathOut_addi1_result_ins_spec_save_commit0
   + dataPathIn_spec_save_commit0_outs_data_cond_br1 >= 0.001
 path_combDelay: - dataPathOut_fork6_outs_2_ctrl_spec_save_commit0
   + dataPathIn_spec_save_commit0_outs_data_cond_br1 >= 0.001
 path_combDelay: - dataPathOut_fork7_outs_4_condition_cond_br1
   + dataPathIn_cond_br1_trueOut_ins_1_mux0 >= 0.001
 path_combDelay: - dataPathOut_fork7_outs_4_condition_cond_br1
   + dataPathIn_cond_br1_falseOut_ins_sink0 >= 0.001
 path_combDelay: - dataPathOut_spec_save_commit0_outs_data_cond_br1
   + dataPathIn_cond_br1_trueOut_ins_1_mux0 >= 0.001
 path_combDelay: - dataPathOut_spec_save_commit0_outs_data_cond_br1
   + dataPathIn_cond_br1_falseOut_ins_sink0 >= 0.001
 path_combDelay: - dataPathOut_fork5_outs_0_ins_spec_save_commit1
   + dataPathIn_spec_save_commit1_outs_data_cond_br2 >= 0.001
 path_combDelay: - dataPathOut_fork6_outs_1_ctrl_spec_save_commit1
   + dataPathIn_spec_save_commit1_outs_data_cond_br2 >= 0.001
 path_combDelay: - dataPathOut_fork7_outs_2_condition_cond_br2
   + dataPathIn_cond_br2_trueOut_ins_1_control_merge0 >= 0.001
 path_combDelay: - dataPathOut_fork7_outs_2_condition_cond_br2
   + dataPathIn_cond_br2_falseOut_ins_fork4 >= 0.001
 path_combDelay: - dataPathOut_spec_save_commit1_outs_data_cond_br2
   + dataPathIn_cond_br2_trueOut_ins_1_control_merge0 >= 0.001
 path_combDelay: - dataPathOut_spec_save_commit1_outs_data_cond_br2
   + dataPathIn_cond_br2_falseOut_ins_fork4 >= 0.001
 path_combDelay: - dataPathOut_fork1_outs_3_ins_spec_save_commit2
   + dataPathIn_spec_save_commit2_outs_data_cond_br3 >= 0.001
 path_combDelay: - dataPathOut_fork6_outs_0_ctrl_spec_save_commit2
   + dataPathIn_spec_save_commit2_outs_data_cond_br3 >= 0.001
 path_combDelay: - dataPathOut_fork7_outs_1_condition_cond_br3
   + dataPathIn_cond_br3_trueOut_ins_sink1 >= 0.001
 path_combDelay: - dataPathOut_fork7_outs_1_condition_cond_br3
   + dataPathIn_cond_br3_falseOut_ins_spec_commit3 >= 0.001
 path_combDelay: - dataPathOut_spec_save_commit2_outs_data_cond_br3
   + dataPathIn_cond_br3_trueOut_ins_sink1 >= 0.001
 path_combDelay: - dataPathOut_spec_save_commit2_outs_data_cond_br3
   + dataPathIn_cond_br3_falseOut_ins_spec_commit3 >= 0.001
 path_combDelay: - dataPathOut_cond_br2_falseOut_ins_fork4
   + dataPathIn_fork4_outs_0_ins_spec_commit2 >= 0.001
 path_combDelay: - dataPathOut_cond_br2_falseOut_ins_fork4
   + dataPathIn_fork4_outs_1_ins_spec_commit1 >= 0.001
 path_combDelay: - dataPathOut_cond_br2_falseOut_ins_fork4
   + dataPathIn_fork4_outs_2_ins_spec_commit0 >= 0.001
 path_combDelay: - dataPathOut_cond_br3_falseOut_ins_spec_commit3
   + dataPathIn_spec_commit3_outs_ins_0_end0 >= 0.001
 path_combDelay: - dataPathOut_fork8_outs_3_ctrl_spec_commit3
   + dataPathIn_spec_commit3_outs_ins_0_end0 >= 0.001
 throughput_channelRetiming: cfdfc0_retIn_non_spec0
   - cfdfc0_retIn_control_merge0
   + cfdfc0_throughput_non_spec0_dataOut_ins_0_control_merge0 = 0
 throughput_channelRetiming: cfdfc0_retIn_non_spec1 - cfdfc0_retIn_mux0
   + cfdfc0_throughput_non_spec1_dataOut_ins_0_mux0 = 0
 throughput_channelRetiming: cfdfc0_retIn_mux0 - cfdfc0_retIn_fork1
   + cfdfc0_throughput_mux0_outs_ins_fork1 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork1 - cfdfc0_retIn_trunci0
   + cfdfc0_throughput_fork1_outs_0_ins_trunci0 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork1 - cfdfc0_retIn_trunci1
   + cfdfc0_throughput_fork1_outs_1_ins_trunci1 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork1 - cfdfc0_retIn_trunci2
   + cfdfc0_throughput_fork1_outs_2_ins_trunci2 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork1
   - cfdfc0_retIn_spec_save_commit2
   + cfdfc0_throughput_fork1_outs_3_ins_spec_save_commit2 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork1 - cfdfc0_retIn_cmpi0
   + cfdfc0_throughput_fork1_outs_4_lhs_cmpi0 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork1 - cfdfc0_retIn_addi1
   + cfdfc0_throughput_fork1_outs_5_lhs_addi1 = 0
 throughput_channelRetiming: cfdfc0_retIn_trunci0 - cfdfc0_retIn_addi0
   + cfdfc0_throughput_trunci0_outs_lhs_addi0 = 0
 throughput_channelRetiming: cfdfc0_retIn_trunci1 - cfdfc0_retIn_load2
   + cfdfc0_throughput_trunci1_outs_addrIn_load2 = 0
 throughput_channelRetiming: cfdfc0_retIn_trunci2 - cfdfc0_retIn_load0
   + cfdfc0_throughput_trunci2_outs_addrIn_load0 = 0
 throughput_channelRetiming: cfdfc0_retIn_control_merge0
   - cfdfc0_retIn_fork5 + cfdfc0_throughput_control_merge0_outs_ins_fork5
   = 0
 throughput_channelRetiming: - cfdfc0_retIn_mux0
   + cfdfc0_retIn_control_merge0
   + cfdfc0_throughput_control_merge0_index_index_mux0 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork5
   - cfdfc0_retIn_spec_save_commit1
   + cfdfc0_throughput_fork5_outs_0_ins_spec_save_commit1 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork5
   - cfdfc0_retIn_spec_prebuffer10
   + cfdfc0_throughput_fork5_outs_1_ins_spec_prebuffer10 = 0
 throughput_channelRetiming: cfdfc0_retIn_source0 - cfdfc0_retIn_constant1
   + cfdfc0_throughput_source0_outs_ctrl_constant1 = 0
 throughput_channelRetiming: cfdfc0_retIn_constant1 - cfdfc0_retIn_fork2
   + cfdfc0_throughput_constant1_outs_ins_fork2 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork2 - cfdfc0_retIn_extsi4
   + cfdfc0_throughput_fork2_outs_0_ins_extsi4 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork2 - cfdfc0_retIn_extsi1
   + cfdfc0_throughput_fork2_outs_1_ins_extsi1 = 0
 throughput_channelRetiming: cfdfc0_retIn_extsi4 - cfdfc0_retIn_addi0
   + cfdfc0_throughput_extsi4_outs_rhs_addi0 = 0
 throughput_channelRetiming: cfdfc0_retIn_extsi1 - cfdfc0_retIn_addi1
   + cfdfc0_throughput_extsi1_outs_rhs_addi1 = 0
 throughput_channelRetiming: cfdfc0_retIn_source1 - cfdfc0_retIn_constant5
   + cfdfc0_throughput_source1_outs_ctrl_constant5 = 0
 throughput_channelRetiming: cfdfc0_retIn_constant5 - cfdfc0_retIn_mulf0
   + cfdfc0_throughput_constant5_outs_rhs_mulf0 = 0
 throughput_channelRetiming: cfdfc0_retIn_source2 - cfdfc0_retIn_constant2
   + cfdfc0_throughput_source2_outs_ctrl_constant2 = 0
 throughput_channelRetiming: cfdfc0_retIn_constant2 - cfdfc0_retIn_extsi2
   + cfdfc0_throughput_constant2_outs_ins_extsi2 = 0
 throughput_channelRetiming: cfdfc0_retIn_extsi2 - cfdfc0_retIn_cmpi0
   + cfdfc0_throughput_extsi2_outs_rhs_cmpi0 = 0
 throughput_channelRetiming: cfdfc0_retOut_load0 - cfdfc0_retIn_addf0
   + cfdfc0_throughput_load0_dataOut_lhs_addf0 = 0
 throughput_channelRetiming: cfdfc0_retIn_addi0 - cfdfc0_retIn_load1
   + cfdfc0_throughput_addi0_result_addrIn_load1 = 0
 throughput_channelRetiming: cfdfc0_retOut_load1 - cfdfc0_retIn_addf0
   + cfdfc0_throughput_load1_dataOut_rhs_addf0 = 0
 throughput_channelRetiming: cfdfc0_retOut_addf0 - cfdfc0_retIn_mulf0
   + cfdfc0_throughput_addf0_result_lhs_mulf0 = 0
 throughput_channelRetiming: cfdfc0_retIn_addi1
   - cfdfc0_retIn_spec_save_commit0
   + cfdfc0_throughput_addi1_result_ins_spec_save_commit0 = 0
 throughput_channelRetiming: cfdfc0_retOut_load2 - cfdfc0_retIn_cmpf0
   + cfdfc0_throughput_load2_dataOut_lhs_cmpf0 = 0
 throughput_channelRetiming: cfdfc0_retOut_mulf0 - cfdfc0_retIn_cmpf0
   + cfdfc0_throughput_mulf0_result_rhs_cmpf0 = 0
 throughput_channelRetiming: cfdfc0_retIn_cmpf0 - cfdfc0_retIn_andi0
   + cfdfc0_throughput_cmpf0_result_rhs_andi0 = 0
 throughput_channelRetiming: cfdfc0_retIn_cmpi0 - cfdfc0_retIn_andi0
   + cfdfc0_throughput_cmpi0_result_lhs_andi0 = 0
 throughput_channelRetiming: cfdfc0_retIn_andi0
   - cfdfc0_retIn_spec_prebuffer20
   + cfdfc0_throughput_andi0_result_ins_spec_prebuffer20 = 0
 throughput_channelRetiming: cfdfc0_retIn_spec_prebuffer10
   - cfdfc0_retIn_fork7
   + cfdfc0_throughput_spec_prebuffer10_outs_0_ins_fork7 = 0
 throughput_channelRetiming: cfdfc0_retIn_spec_prebuffer10
   - cfdfc0_retIn_fork6
   + cfdfc0_throughput_spec_prebuffer10_outs_1_ins_fork6 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork6
   - cfdfc0_retIn_spec_save_commit2
   + cfdfc0_throughput_fork6_outs_0_ctrl_spec_save_commit2 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork6
   - cfdfc0_retIn_spec_save_commit1
   + cfdfc0_throughput_fork6_outs_1_ctrl_spec_save_commit1 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork6
   - cfdfc0_retIn_spec_save_commit0
   + cfdfc0_throughput_fork6_outs_2_ctrl_spec_save_commit0 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork7
   - cfdfc0_retIn_speculating_branch0
   + cfdfc0_throughput_fork7_outs_0_spec_tag_data_speculating_branch0 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork7 - cfdfc0_retIn_cond_br3
   + cfdfc0_throughput_fork7_outs_1_condition_cond_br3 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork7 - cfdfc0_retIn_cond_br2
   + cfdfc0_throughput_fork7_outs_2_condition_cond_br2 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork7
   - cfdfc0_retIn_speculating_branch0
   + cfdfc0_throughput_fork7_outs_3_data_speculating_branch0 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork7 - cfdfc0_retIn_cond_br1
   + cfdfc0_throughput_fork7_outs_4_condition_cond_br1 = 0
 throughput_channelRetiming: cfdfc0_retIn_spec_prebuffer20
   - cfdfc0_retIn_cond_br0
   + cfdfc0_throughput_spec_prebuffer20_outs_1_data_cond_br0 = 0
 throughput_channelRetiming: cfdfc0_retIn_spec_prebuffer20
   - cfdfc0_retIn_cond_br4
   + cfdfc0_throughput_spec_prebuffer20_outs_2_condition_cond_br4 = 0
 throughput_channelRetiming: cfdfc0_retIn_cond_br0 - cfdfc0_retIn_fork8
   + cfdfc0_throughput_cond_br0_falseOut_ins_fork8 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork8 - cfdfc0_retIn_spec_commit3
   + cfdfc0_throughput_fork8_outs_3_ctrl_spec_commit3 = 0
 throughput_channelRetiming: cfdfc0_retIn_speculating_branch0
   - cfdfc0_retIn_fork9
   + cfdfc0_throughput_speculating_branch0_trueOut_ins_fork9 = 0
 throughput_channelRetiming: - cfdfc0_retIn_cond_br0 + cfdfc0_retIn_fork9
   + cfdfc0_throughput_fork9_outs_0_condition_cond_br0 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork9 - cfdfc0_retIn_cond_br4
   + cfdfc0_throughput_fork9_outs_1_data_cond_br4 = 0
 throughput_channelRetiming: cfdfc0_retIn_spec_save_commit0
   - cfdfc0_retIn_cond_br1
   + cfdfc0_throughput_spec_save_commit0_outs_data_cond_br1 = 0
 throughput_channelRetiming: - cfdfc0_retIn_mux0 + cfdfc0_retIn_cond_br1
   + cfdfc0_throughput_cond_br1_trueOut_ins_1_mux0 = 1
 throughput_channelRetiming: cfdfc0_retIn_spec_save_commit1
   - cfdfc0_retIn_cond_br2
   + cfdfc0_throughput_spec_save_commit1_outs_data_cond_br2 = 0
 throughput_channelRetiming: - cfdfc0_retIn_control_merge0
   + cfdfc0_retIn_cond_br2
   + cfdfc0_throughput_cond_br2_trueOut_ins_1_control_merge0 = 1
 throughput_channelRetiming: cfdfc0_retIn_spec_save_commit2
   - cfdfc0_retIn_cond_br3
   + cfdfc0_throughput_spec_save_commit2_outs_data_cond_br3 = 0
 throughput_channelRetiming: cfdfc0_retIn_cond_br3
   - cfdfc0_retIn_spec_commit3
   + cfdfc0_throughput_cond_br3_falseOut_ins_spec_commit3 = 0
 throughput_channel: - bufNumSlots_non_spec0_dataOut_ins_0_control_merge0
   + cfdfc0_throughput_non_spec0_dataOut_ins_0_control_merge0 <= 0
 throughput_data: dataBufPresent_non_spec0_dataOut_ins_0_control_merge0
   - cfdfc0_throughput_non_spec0_dataOut_ins_0_control_merge0
   + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_non_spec1_dataOut_ins_0_mux0
   + cfdfc0_throughput_non_spec1_dataOut_ins_0_mux0 <= 0
 throughput_data: dataBufPresent_non_spec1_dataOut_ins_0_mux0
   - cfdfc0_throughput_non_spec1_dataOut_ins_0_mux0 + cfdfc0_throughput
   <= 1
 throughput_channel: - bufNumSlots_mux0_outs_ins_fork1
   + cfdfc0_throughput_mux0_outs_ins_fork1 <= 0
 throughput_data: dataBufPresent_mux0_outs_ins_fork1
   - cfdfc0_throughput_mux0_outs_ins_fork1 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork1_outs_0_ins_trunci0
   + cfdfc0_throughput_fork1_outs_0_ins_trunci0 <= 0
 throughput_data: dataBufPresent_fork1_outs_0_ins_trunci0
   - cfdfc0_throughput_fork1_outs_0_ins_trunci0 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork1_outs_1_ins_trunci1
   + cfdfc0_throughput_fork1_outs_1_ins_trunci1 <= 0
 throughput_data: dataBufPresent_fork1_outs_1_ins_trunci1
   - cfdfc0_throughput_fork1_outs_1_ins_trunci1 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork1_outs_2_ins_trunci2
   + cfdfc0_throughput_fork1_outs_2_ins_trunci2 <= 0
 throughput_data: dataBufPresent_fork1_outs_2_ins_trunci2
   - cfdfc0_throughput_fork1_outs_2_ins_trunci2 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork1_outs_3_ins_spec_save_commit2
   + cfdfc0_throughput_fork1_outs_3_ins_spec_save_commit2 <= 0
 throughput_data: dataBufPresent_fork1_outs_3_ins_spec_save_commit2
   - cfdfc0_throughput_fork1_outs_3_ins_spec_save_commit2
   + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork1_outs_4_lhs_cmpi0
   + cfdfc0_throughput_fork1_outs_4_lhs_cmpi0 <= 0
 throughput_data: dataBufPresent_fork1_outs_4_lhs_cmpi0
   - cfdfc0_throughput_fork1_outs_4_lhs_cmpi0 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork1_outs_5_lhs_addi1
   + cfdfc0_throughput_fork1_outs_5_lhs_addi1 <= 0
 throughput_data: dataBufPresent_fork1_outs_5_lhs_addi1
   - cfdfc0_throughput_fork1_outs_5_lhs_addi1 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_trunci0_outs_lhs_addi0
   + cfdfc0_throughput_trunci0_outs_lhs_addi0 <= 0
 throughput_data: dataBufPresent_trunci0_outs_lhs_addi0
   - cfdfc0_throughput_trunci0_outs_lhs_addi0 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_trunci1_outs_addrIn_load2
   + cfdfc0_throughput_trunci1_outs_addrIn_load2 <= 0
 throughput_data: dataBufPresent_trunci1_outs_addrIn_load2
   - cfdfc0_throughput_trunci1_outs_addrIn_load2 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_trunci2_outs_addrIn_load0
   + cfdfc0_throughput_trunci2_outs_addrIn_load0 <= 0
 throughput_data: dataBufPresent_trunci2_outs_addrIn_load0
   - cfdfc0_throughput_trunci2_outs_addrIn_load0 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_control_merge0_outs_ins_fork5
   + cfdfc0_throughput_control_merge0_outs_ins_fork5 <= 0
 throughput_data: dataBufPresent_control_merge0_outs_ins_fork5
   - cfdfc0_throughput_control_merge0_outs_ins_fork5 + cfdfc0_throughput
   <= 1
 throughput_channel: - bufNumSlots_control_merge0_index_index_mux0
   + cfdfc0_throughput_control_merge0_index_index_mux0 <= 0
 throughput_data: dataBufPresent_control_merge0_index_index_mux0
   - cfdfc0_throughput_control_merge0_index_index_mux0 + cfdfc0_throughput
   <= 1
 throughput_channel: - bufNumSlots_fork5_outs_0_ins_spec_save_commit1
   + cfdfc0_throughput_fork5_outs_0_ins_spec_save_commit1 <= 0
 throughput_data: dataBufPresent_fork5_outs_0_ins_spec_save_commit1
   - cfdfc0_throughput_fork5_outs_0_ins_spec_save_commit1
   + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork5_outs_1_ins_spec_prebuffer10
   + cfdfc0_throughput_fork5_outs_1_ins_spec_prebuffer10 <= 0
 throughput_data: dataBufPresent_fork5_outs_1_ins_spec_prebuffer10
   - cfdfc0_throughput_fork5_outs_1_ins_spec_prebuffer10
   + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_source0_outs_ctrl_constant1
   + cfdfc0_throughput_source0_outs_ctrl_constant1 <= 0
 throughput_data: dataBufPresent_source0_outs_ctrl_constant1
   - cfdfc0_throughput_source0_outs_ctrl_constant1 + cfdfc0_throughput
   <= 1
 throughput_channel: - bufNumSlots_constant1_outs_ins_fork2
   + cfdfc0_throughput_constant1_outs_ins_fork2 <= 0
 throughput_data: dataBufPresent_constant1_outs_ins_fork2
   - cfdfc0_throughput_constant1_outs_ins_fork2 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork2_outs_0_ins_extsi4
   + cfdfc0_throughput_fork2_outs_0_ins_extsi4 <= 0
 throughput_data: dataBufPresent_fork2_outs_0_ins_extsi4
   - cfdfc0_throughput_fork2_outs_0_ins_extsi4 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork2_outs_1_ins_extsi1
   + cfdfc0_throughput_fork2_outs_1_ins_extsi1 <= 0
 throughput_data: dataBufPresent_fork2_outs_1_ins_extsi1
   - cfdfc0_throughput_fork2_outs_1_ins_extsi1 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_extsi4_outs_rhs_addi0
   + cfdfc0_throughput_extsi4_outs_rhs_addi0 <= 0
 throughput_data: dataBufPresent_extsi4_outs_rhs_addi0
   - cfdfc0_throughput_extsi4_outs_rhs_addi0 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_extsi1_outs_rhs_addi1
   + cfdfc0_throughput_extsi1_outs_rhs_addi1 <= 0
 throughput_data: dataBufPresent_extsi1_outs_rhs_addi1
   - cfdfc0_throughput_extsi1_outs_rhs_addi1 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_source1_outs_ctrl_constant5
   + cfdfc0_throughput_source1_outs_ctrl_constant5 <= 0
 throughput_data: dataBufPresent_source1_outs_ctrl_constant5
   - cfdfc0_throughput_source1_outs_ctrl_constant5 + cfdfc0_throughput
   <= 1
 throughput_channel: - bufNumSlots_constant5_outs_rhs_mulf0
   + cfdfc0_throughput_constant5_outs_rhs_mulf0 <= 0
 throughput_data: dataBufPresent_constant5_outs_rhs_mulf0
   - cfdfc0_throughput_constant5_outs_rhs_mulf0 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_source2_outs_ctrl_constant2
   + cfdfc0_throughput_source2_outs_ctrl_constant2 <= 0
 throughput_data: dataBufPresent_source2_outs_ctrl_constant2
   - cfdfc0_throughput_source2_outs_ctrl_constant2 + cfdfc0_throughput
   <= 1
 throughput_channel: - bufNumSlots_constant2_outs_ins_extsi2
   + cfdfc0_throughput_constant2_outs_ins_extsi2 <= 0
 throughput_data: dataBufPresent_constant2_outs_ins_extsi2
   - cfdfc0_throughput_constant2_outs_ins_extsi2 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_extsi2_outs_rhs_cmpi0
   + cfdfc0_throughput_extsi2_outs_rhs_cmpi0 <= 0
 throughput_data: dataBufPresent_extsi2_outs_rhs_cmpi0
   - cfdfc0_throughput_extsi2_outs_rhs_cmpi0 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_load0_dataOut_lhs_addf0
   + cfdfc0_throughput_load0_dataOut_lhs_addf0 <= 0
 throughput_data: dataBufPresent_load0_dataOut_lhs_addf0
   - cfdfc0_throughput_load0_dataOut_lhs_addf0 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_addi0_result_addrIn_load1
   + cfdfc0_throughput_addi0_result_addrIn_load1 <= 0
 throughput_data: dataBufPresent_addi0_result_addrIn_load1
   - cfdfc0_throughput_addi0_result_addrIn_load1 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_load1_dataOut_rhs_addf0
   + cfdfc0_throughput_load1_dataOut_rhs_addf0 <= 0
 throughput_data: dataBufPresent_load1_dataOut_rhs_addf0
   - cfdfc0_throughput_load1_dataOut_rhs_addf0 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_addf0_result_lhs_mulf0
   + cfdfc0_throughput_addf0_result_lhs_mulf0 <= 0
 throughput_data: dataBufPresent_addf0_result_lhs_mulf0
   - cfdfc0_throughput_addf0_result_lhs_mulf0 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_addi1_result_ins_spec_save_commit0
   + cfdfc0_throughput_addi1_result_ins_spec_save_commit0 <= 0
 throughput_data: dataBufPresent_addi1_result_ins_spec_save_commit0
   - cfdfc0_throughput_addi1_result_ins_spec_save_commit0
   + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_load2_dataOut_lhs_cmpf0
   + cfdfc0_throughput_load2_dataOut_lhs_cmpf0 <= 0
 throughput_data: dataBufPresent_load2_dataOut_lhs_cmpf0
   - cfdfc0_throughput_load2_dataOut_lhs_cmpf0 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_mulf0_result_rhs_cmpf0
   + cfdfc0_throughput_mulf0_result_rhs_cmpf0 <= 0
 throughput_data: dataBufPresent_mulf0_result_rhs_cmpf0
   - cfdfc0_throughput_mulf0_result_rhs_cmpf0 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_cmpf0_result_rhs_andi0
   + cfdfc0_throughput_cmpf0_result_rhs_andi0 <= 0
 throughput_data: dataBufPresent_cmpf0_result_rhs_andi0
   - cfdfc0_throughput_cmpf0_result_rhs_andi0 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_cmpi0_result_lhs_andi0
   + cfdfc0_throughput_cmpi0_result_lhs_andi0 <= 0
 throughput_data: dataBufPresent_cmpi0_result_lhs_andi0
   - cfdfc0_throughput_cmpi0_result_lhs_andi0 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_andi0_result_ins_spec_prebuffer20
   + cfdfc0_throughput_andi0_result_ins_spec_prebuffer20 <= 0
 throughput_data: dataBufPresent_andi0_result_ins_spec_prebuffer20
   - cfdfc0_throughput_andi0_result_ins_spec_prebuffer20
   + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_spec_prebuffer10_outs_0_ins_fork7
   + cfdfc0_throughput_spec_prebuffer10_outs_0_ins_fork7 <= 0
 throughput_data: dataBufPresent_spec_prebuffer10_outs_0_ins_fork7
   - cfdfc0_throughput_spec_prebuffer10_outs_0_ins_fork7
   + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_spec_prebuffer10_outs_1_ins_fork6
   + cfdfc0_throughput_spec_prebuffer10_outs_1_ins_fork6 <= 0
 throughput_data: dataBufPresent_spec_prebuffer10_outs_1_ins_fork6
   - cfdfc0_throughput_spec_prebuffer10_outs_1_ins_fork6
   + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork6_outs_0_ctrl_spec_save_commit2
   + cfdfc0_throughput_fork6_outs_0_ctrl_spec_save_commit2 <= 0
 throughput_data: dataBufPresent_fork6_outs_0_ctrl_spec_save_commit2
   - cfdfc0_throughput_fork6_outs_0_ctrl_spec_save_commit2
   + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork6_outs_1_ctrl_spec_save_commit1
   + cfdfc0_throughput_fork6_outs_1_ctrl_spec_save_commit1 <= 0
 throughput_data: dataBufPresent_fork6_outs_1_ctrl_spec_save_commit1
   - cfdfc0_throughput_fork6_outs_1_ctrl_spec_save_commit1
   + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork6_outs_2_ctrl_spec_save_commit0
   + cfdfc0_throughput_fork6_outs_2_ctrl_spec_save_commit0 <= 0
 throughput_data: dataBufPresent_fork6_outs_2_ctrl_spec_save_commit0
   - cfdfc0_throughput_fork6_outs_2_ctrl_spec_save_commit0
   + cfdfc0_throughput <= 1
 throughput_channel:
   - bufNumSlots_fork7_outs_0_spec_tag_data_speculating_branch0
   + cfdfc0_throughput_fork7_outs_0_spec_tag_data_speculating_branch0 <= 0
 throughput_data:
   dataBufPresent_fork7_outs_0_spec_tag_data_speculating_branch0
   - cfdfc0_throughput_fork7_outs_0_spec_tag_data_speculating_branch0
   + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork7_outs_1_condition_cond_br3
   + cfdfc0_throughput_fork7_outs_1_condition_cond_br3 <= 0
 throughput_data: dataBufPresent_fork7_outs_1_condition_cond_br3
   - cfdfc0_throughput_fork7_outs_1_condition_cond_br3 + cfdfc0_throughput
   <= 1
 throughput_channel: - bufNumSlots_fork7_outs_2_condition_cond_br2
   + cfdfc0_throughput_fork7_outs_2_condition_cond_br2 <= 0
 throughput_data: dataBufPresent_fork7_outs_2_condition_cond_br2
   - cfdfc0_throughput_fork7_outs_2_condition_cond_br2 + cfdfc0_throughput
   <= 1
 throughput_channel: - bufNumSlots_fork7_outs_3_data_speculating_branch0
   + cfdfc0_throughput_fork7_outs_3_data_speculating_branch0 <= 0
 throughput_data: dataBufPresent_fork7_outs_3_data_speculating_branch0
   - cfdfc0_throughput_fork7_outs_3_data_speculating_branch0
   + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork7_outs_4_condition_cond_br1
   + cfdfc0_throughput_fork7_outs_4_condition_cond_br1 <= 0
 throughput_data: dataBufPresent_fork7_outs_4_condition_cond_br1
   - cfdfc0_throughput_fork7_outs_4_condition_cond_br1 + cfdfc0_throughput
   <= 1
 throughput_channel: - bufNumSlots_spec_prebuffer20_outs_1_data_cond_br0
   + cfdfc0_throughput_spec_prebuffer20_outs_1_data_cond_br0 <= 0
 throughput_data: dataBufPresent_spec_prebuffer20_outs_1_data_cond_br0
   - cfdfc0_throughput_spec_prebuffer20_outs_1_data_cond_br0
   + cfdfc0_throughput <= 1
 throughput_channel:
   - bufNumSlots_spec_prebuffer20_outs_2_condition_cond_br4
   + cfdfc0_throughput_spec_prebuffer20_outs_2_condition_cond_br4 <= 0
 throughput_data: dataBufPresent_spec_prebuffer20_outs_2_condition_cond_br4
   - cfdfc0_throughput_spec_prebuffer20_outs_2_condition_cond_br4
   + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_cond_br0_falseOut_ins_fork8
   + cfdfc0_throughput_cond_br0_falseOut_ins_fork8 <= 0
 throughput_data: dataBufPresent_cond_br0_falseOut_ins_fork8
   - cfdfc0_throughput_cond_br0_falseOut_ins_fork8 + cfdfc0_throughput
   <= 1
 throughput_channel: - bufNumSlots_fork8_outs_3_ctrl_spec_commit3
   + cfdfc0_throughput_fork8_outs_3_ctrl_spec_commit3 <= 0
 throughput_data: dataBufPresent_fork8_outs_3_ctrl_spec_commit3
   - cfdfc0_throughput_fork8_outs_3_ctrl_spec_commit3 + cfdfc0_throughput
   <= 1
 throughput_channel: - bufNumSlots_speculating_branch0_trueOut_ins_fork9
   + cfdfc0_throughput_speculating_branch0_trueOut_ins_fork9 <= 0
 throughput_data: dataBufPresent_speculating_branch0_trueOut_ins_fork9
   - cfdfc0_throughput_speculating_branch0_trueOut_ins_fork9
   + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork9_outs_0_condition_cond_br0
   + cfdfc0_throughput_fork9_outs_0_condition_cond_br0 <= 0
 throughput_data: dataBufPresent_fork9_outs_0_condition_cond_br0
   - cfdfc0_throughput_fork9_outs_0_condition_cond_br0 + cfdfc0_throughput
   <= 1
 throughput_channel: - bufNumSlots_fork9_outs_1_data_cond_br4
   + cfdfc0_throughput_fork9_outs_1_data_cond_br4 <= 0
 throughput_data: dataBufPresent_fork9_outs_1_data_cond_br4
   - cfdfc0_throughput_fork9_outs_1_data_cond_br4 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_spec_save_commit0_outs_data_cond_br1
   + cfdfc0_throughput_spec_save_commit0_outs_data_cond_br1 <= 0
 throughput_data: dataBufPresent_spec_save_commit0_outs_data_cond_br1
   - cfdfc0_throughput_spec_save_commit0_outs_data_cond_br1
   + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_cond_br1_trueOut_ins_1_mux0
   + cfdfc0_throughput_cond_br1_trueOut_ins_1_mux0 <= 0
 throughput_data: dataBufPresent_cond_br1_trueOut_ins_1_mux0
   - cfdfc0_throughput_cond_br1_trueOut_ins_1_mux0 + cfdfc0_throughput
   <= 1
 throughput_channel: - bufNumSlots_spec_save_commit1_outs_data_cond_br2
   + cfdfc0_throughput_spec_save_commit1_outs_data_cond_br2 <= 0
 throughput_data: dataBufPresent_spec_save_commit1_outs_data_cond_br2
   - cfdfc0_throughput_spec_save_commit1_outs_data_cond_br2
   + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_cond_br2_trueOut_ins_1_control_merge0
   + cfdfc0_throughput_cond_br2_trueOut_ins_1_control_merge0 <= 0
 throughput_data: dataBufPresent_cond_br2_trueOut_ins_1_control_merge0
   - cfdfc0_throughput_cond_br2_trueOut_ins_1_control_merge0
   + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_spec_save_commit2_outs_data_cond_br3
   + cfdfc0_throughput_spec_save_commit2_outs_data_cond_br3 <= 0
 throughput_data: dataBufPresent_spec_save_commit2_outs_data_cond_br3
   - cfdfc0_throughput_spec_save_commit2_outs_data_cond_br3
   + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_cond_br3_falseOut_ins_spec_commit3
   + cfdfc0_throughput_cond_br3_falseOut_ins_spec_commit3 <= 0
 throughput_data: dataBufPresent_cond_br3_falseOut_ins_spec_commit3
   - cfdfc0_throughput_cond_br3_falseOut_ins_spec_commit3
   + cfdfc0_throughput <= 1
 through_unitRetiming: cfdfc0_retIn_load0 - cfdfc0_retOut_load0
   + cfdfc0_throughput = 0
 through_unitRetiming: cfdfc0_retIn_load1 - cfdfc0_retOut_load1
   + cfdfc0_throughput = 0
 through_unitRetiming: cfdfc0_retIn_addf0 - cfdfc0_retOut_addf0
   + 9 cfdfc0_throughput = 0
 through_unitRetiming: cfdfc0_retIn_load2 - cfdfc0_retOut_load2
   + cfdfc0_throughput = 0
 through_unitRetiming: cfdfc0_retIn_mulf0 - cfdfc0_retOut_mulf0
   + 4 cfdfc0_throughput = 0
Bounds
Binaries
 dataBufPresent_subdiag_fast_d1_memref_mem_controller5
 bufPresent_subdiag_fast_d1_memref_mem_controller5
 shiftReg_subdiag_fast_d1_memref_mem_controller5
 dataBufPresent_subdiag_fast_d2_memref_mem_controller4
 bufPresent_subdiag_fast_d2_memref_mem_controller4
 shiftReg_subdiag_fast_d2_memref_mem_controller4
 dataBufPresent_subdiag_fast_e_memref_mem_controller3
 bufPresent_subdiag_fast_e_memref_mem_controller3
 shiftReg_subdiag_fast_e_memref_mem_controller3
 dataBufPresent_subdiag_fast_d1_start_memStart_mem_controller5
 bufPresent_subdiag_fast_d1_start_memStart_mem_controller5
 shiftReg_subdiag_fast_d1_start_memStart_mem_controller5
 dataBufPresent_subdiag_fast_d2_start_memStart_mem_controller4
 bufPresent_subdiag_fast_d2_start_memStart_mem_controller4
 shiftReg_subdiag_fast_d2_start_memStart_mem_controller4
 dataBufPresent_subdiag_fast_e_start_memStart_mem_controller3
 bufPresent_subdiag_fast_e_start_memStart_mem_controller3
 shiftReg_subdiag_fast_e_start_memStart_mem_controller3
 dataBufPresent_subdiag_fast_start_ins_fork0
 bufPresent_subdiag_fast_start_ins_fork0
 shiftReg_subdiag_fast_start_ins_fork0
 dataBufPresent_fork0_outs_0_ctrl_constant0
 bufPresent_fork0_outs_0_ctrl_constant0
 shiftReg_fork0_outs_0_ctrl_constant0
 dataBufPresent_fork0_outs_1_ins_4_end0 bufPresent_fork0_outs_1_ins_4_end0
 shiftReg_fork0_outs_1_ins_4_end0
 dataBufPresent_fork0_outs_2_dataIn_non_spec0
 bufPresent_fork0_outs_2_dataIn_non_spec0
 shiftReg_fork0_outs_2_dataIn_non_spec0
 dataBufPresent_non_spec0_dataOut_ins_0_control_merge0
 bufPresent_non_spec0_dataOut_ins_0_control_merge0
 shiftReg_non_spec0_dataOut_ins_0_control_merge0
 dataBufPresent_spec_commit0_outs_ctrlEnd_mem_controller3
 bufPresent_spec_commit0_outs_ctrlEnd_mem_controller3
 shiftReg_spec_commit0_outs_ctrlEnd_mem_controller3
 dataBufPresent_mem_controller3_ldData_0_dataFromMem_load2
 bufPresent_mem_controller3_ldData_0_dataFromMem_load2
 shiftReg_mem_controller3_ldData_0_dataFromMem_load2
 dataBufPresent_mem_controller3_memEnd_ins_3_end0
 bufPresent_mem_controller3_memEnd_ins_3_end0
 shiftReg_mem_controller3_memEnd_ins_3_end0
 dataBufPresent_spec_commit1_outs_ctrlEnd_mem_controller4
 bufPresent_spec_commit1_outs_ctrlEnd_mem_controller4
 shiftReg_spec_commit1_outs_ctrlEnd_mem_controller4
 dataBufPresent_mem_controller4_ldData_0_dataFromMem_load1
 bufPresent_mem_controller4_ldData_0_dataFromMem_load1
 shiftReg_mem_controller4_ldData_0_dataFromMem_load1
 dataBufPresent_mem_controller4_memEnd_ins_2_end0
 bufPresent_mem_controller4_memEnd_ins_2_end0
 shiftReg_mem_controller4_memEnd_ins_2_end0
 dataBufPresent_spec_commit2_outs_ctrlEnd_mem_controller5
 bufPresent_spec_commit2_outs_ctrlEnd_mem_controller5
 shiftReg_spec_commit2_outs_ctrlEnd_mem_controller5
 dataBufPresent_mem_controller5_ldData_0_dataFromMem_load0
 bufPresent_mem_controller5_ldData_0_dataFromMem_load0
 shiftReg_mem_controller5_ldData_0_dataFromMem_load0
 dataBufPresent_mem_controller5_memEnd_ins_1_end0
 bufPresent_mem_controller5_memEnd_ins_1_end0
 shiftReg_mem_controller5_memEnd_ins_1_end0
 dataBufPresent_constant0_outs_ins_extsi3
 bufPresent_constant0_outs_ins_extsi3 shiftReg_constant0_outs_ins_extsi3
 dataBufPresent_extsi3_outs_dataIn_non_spec1
 bufPresent_extsi3_outs_dataIn_non_spec1
 shiftReg_extsi3_outs_dataIn_non_spec1
 dataBufPresent_non_spec1_dataOut_ins_0_mux0
 bufPresent_non_spec1_dataOut_ins_0_mux0
 shiftReg_non_spec1_dataOut_ins_0_mux0 dataBufPresent_mux0_outs_ins_fork1
 bufPresent_mux0_outs_ins_fork1 shiftReg_mux0_outs_ins_fork1
 dataBufPresent_fork1_outs_0_ins_trunci0
 bufPresent_fork1_outs_0_ins_trunci0 shiftReg_fork1_outs_0_ins_trunci0
 dataBufPresent_fork1_outs_1_ins_trunci1
 bufPresent_fork1_outs_1_ins_trunci1 shiftReg_fork1_outs_1_ins_trunci1
 dataBufPresent_fork1_outs_2_ins_trunci2
 bufPresent_fork1_outs_2_ins_trunci2 shiftReg_fork1_outs_2_ins_trunci2
 dataBufPresent_fork1_outs_3_ins_spec_save_commit2
 bufPresent_fork1_outs_3_ins_spec_save_commit2
 shiftReg_fork1_outs_3_ins_spec_save_commit2
 dataBufPresent_fork1_outs_4_lhs_cmpi0 bufPresent_fork1_outs_4_lhs_cmpi0
 shiftReg_fork1_outs_4_lhs_cmpi0 dataBufPresent_fork1_outs_5_lhs_addi1
 bufPresent_fork1_outs_5_lhs_addi1 shiftReg_fork1_outs_5_lhs_addi1
 dataBufPresent_trunci0_outs_lhs_addi0 bufPresent_trunci0_outs_lhs_addi0
 shiftReg_trunci0_outs_lhs_addi0 dataBufPresent_trunci1_outs_addrIn_load2
 bufPresent_trunci1_outs_addrIn_load2 shiftReg_trunci1_outs_addrIn_load2
 dataBufPresent_trunci2_outs_addrIn_load0
 bufPresent_trunci2_outs_addrIn_load0 shiftReg_trunci2_outs_addrIn_load0
 dataBufPresent_control_merge0_outs_ins_fork5
 bufPresent_control_merge0_outs_ins_fork5
 shiftReg_control_merge0_outs_ins_fork5
 dataBufPresent_control_merge0_index_index_mux0
 bufPresent_control_merge0_index_index_mux0
 shiftReg_control_merge0_index_index_mux0
 dataBufPresent_fork5_outs_0_ins_spec_save_commit1
 bufPresent_fork5_outs_0_ins_spec_save_commit1
 shiftReg_fork5_outs_0_ins_spec_save_commit1
 dataBufPresent_fork5_outs_1_ins_spec_prebuffer10
 bufPresent_fork5_outs_1_ins_spec_prebuffer10
 shiftReg_fork5_outs_1_ins_spec_prebuffer10
 dataBufPresent_source0_outs_ctrl_constant1
 bufPresent_source0_outs_ctrl_constant1
 shiftReg_source0_outs_ctrl_constant1
 dataBufPresent_constant1_outs_ins_fork2
 bufPresent_constant1_outs_ins_fork2 shiftReg_constant1_outs_ins_fork2
 dataBufPresent_fork2_outs_0_ins_extsi4 bufPresent_fork2_outs_0_ins_extsi4
 shiftReg_fork2_outs_0_ins_extsi4 dataBufPresent_fork2_outs_1_ins_extsi1
 bufPresent_fork2_outs_1_ins_extsi1 shiftReg_fork2_outs_1_ins_extsi1
 dataBufPresent_extsi4_outs_rhs_addi0 bufPresent_extsi4_outs_rhs_addi0
 shiftReg_extsi4_outs_rhs_addi0 dataBufPresent_extsi1_outs_rhs_addi1
 bufPresent_extsi1_outs_rhs_addi1 shiftReg_extsi1_outs_rhs_addi1
 dataBufPresent_source1_outs_ctrl_constant5
 bufPresent_source1_outs_ctrl_constant5
 shiftReg_source1_outs_ctrl_constant5
 dataBufPresent_constant5_outs_rhs_mulf0
 bufPresent_constant5_outs_rhs_mulf0 shiftReg_constant5_outs_rhs_mulf0
 dataBufPresent_source2_outs_ctrl_constant2
 bufPresent_source2_outs_ctrl_constant2
 shiftReg_source2_outs_ctrl_constant2
 dataBufPresent_constant2_outs_ins_extsi2
 bufPresent_constant2_outs_ins_extsi2 shiftReg_constant2_outs_ins_extsi2
 dataBufPresent_extsi2_outs_rhs_cmpi0 bufPresent_extsi2_outs_rhs_cmpi0
 shiftReg_extsi2_outs_rhs_cmpi0
 dataBufPresent_load0_addrOut_ldAddr_0_mem_controller5
 bufPresent_load0_addrOut_ldAddr_0_mem_controller5
 shiftReg_load0_addrOut_ldAddr_0_mem_controller5
 dataBufPresent_load0_dataOut_lhs_addf0 bufPresent_load0_dataOut_lhs_addf0
 shiftReg_load0_dataOut_lhs_addf0 dataBufPresent_addi0_result_addrIn_load1
 bufPresent_addi0_result_addrIn_load1 shiftReg_addi0_result_addrIn_load1
 dataBufPresent_load1_addrOut_ldAddr_0_mem_controller4
 bufPresent_load1_addrOut_ldAddr_0_mem_controller4
 shiftReg_load1_addrOut_ldAddr_0_mem_controller4
 dataBufPresent_load1_dataOut_rhs_addf0 bufPresent_load1_dataOut_rhs_addf0
 shiftReg_load1_dataOut_rhs_addf0 dataBufPresent_addf0_result_lhs_mulf0
 bufPresent_addf0_result_lhs_mulf0 shiftReg_addf0_result_lhs_mulf0
 dataBufPresent_addi1_result_ins_spec_save_commit0
 bufPresent_addi1_result_ins_spec_save_commit0
 shiftReg_addi1_result_ins_spec_save_commit0
 dataBufPresent_load2_addrOut_ldAddr_0_mem_controller3
 bufPresent_load2_addrOut_ldAddr_0_mem_controller3
 shiftReg_load2_addrOut_ldAddr_0_mem_controller3
 dataBufPresent_load2_dataOut_lhs_cmpf0 bufPresent_load2_dataOut_lhs_cmpf0
 shiftReg_load2_dataOut_lhs_cmpf0 dataBufPresent_mulf0_result_rhs_cmpf0
 bufPresent_mulf0_result_rhs_cmpf0 shiftReg_mulf0_result_rhs_cmpf0
 dataBufPresent_cmpf0_result_rhs_andi0 bufPresent_cmpf0_result_rhs_andi0
 shiftReg_cmpf0_result_rhs_andi0 dataBufPresent_cmpi0_result_lhs_andi0
 bufPresent_cmpi0_result_lhs_andi0 shiftReg_cmpi0_result_lhs_andi0
 dataBufPresent_andi0_result_ins_spec_prebuffer20
 bufPresent_andi0_result_ins_spec_prebuffer20
 shiftReg_andi0_result_ins_spec_prebuffer20
 dataBufPresent_spec_prebuffer10_outs_0_ins_fork7
 bufPresent_spec_prebuffer10_outs_0_ins_fork7
 shiftReg_spec_prebuffer10_outs_0_ins_fork7
 dataBufPresent_spec_prebuffer10_outs_1_ins_fork6
 bufPresent_spec_prebuffer10_outs_1_ins_fork6
 shiftReg_spec_prebuffer10_outs_1_ins_fork6
 dataBufPresent_fork6_outs_0_ctrl_spec_save_commit2
 bufPresent_fork6_outs_0_ctrl_spec_save_commit2
 shiftReg_fork6_outs_0_ctrl_spec_save_commit2
 dataBufPresent_fork6_outs_1_ctrl_spec_save_commit1
 bufPresent_fork6_outs_1_ctrl_spec_save_commit1
 shiftReg_fork6_outs_1_ctrl_spec_save_commit1
 dataBufPresent_fork6_outs_2_ctrl_spec_save_commit0
 bufPresent_fork6_outs_2_ctrl_spec_save_commit0
 shiftReg_fork6_outs_2_ctrl_spec_save_commit0
 dataBufPresent_fork7_outs_0_spec_tag_data_speculating_branch0
 bufPresent_fork7_outs_0_spec_tag_data_speculating_branch0
 shiftReg_fork7_outs_0_spec_tag_data_speculating_branch0
 dataBufPresent_fork7_outs_1_condition_cond_br3
 bufPresent_fork7_outs_1_condition_cond_br3
 shiftReg_fork7_outs_1_condition_cond_br3
 dataBufPresent_fork7_outs_2_condition_cond_br2
 bufPresent_fork7_outs_2_condition_cond_br2
 shiftReg_fork7_outs_2_condition_cond_br2
 dataBufPresent_fork7_outs_3_data_speculating_branch0
 bufPresent_fork7_outs_3_data_speculating_branch0
 shiftReg_fork7_outs_3_data_speculating_branch0
 dataBufPresent_fork7_outs_4_condition_cond_br1
 bufPresent_fork7_outs_4_condition_cond_br1
 shiftReg_fork7_outs_4_condition_cond_br1
 dataBufPresent_spec_prebuffer20_outs_0_ins_sink2
 bufPresent_spec_prebuffer20_outs_0_ins_sink2
 shiftReg_spec_prebuffer20_outs_0_ins_sink2
 dataBufPresent_spec_prebuffer20_outs_1_data_cond_br0
 bufPresent_spec_prebuffer20_outs_1_data_cond_br0
 shiftReg_spec_prebuffer20_outs_1_data_cond_br0
 dataBufPresent_spec_prebuffer20_outs_2_condition_cond_br4
 bufPresent_spec_prebuffer20_outs_2_condition_cond_br4
 shiftReg_spec_prebuffer20_outs_2_condition_cond_br4
 dataBufPresent_cond_br0_trueOut_ins_sink3
 bufPresent_cond_br0_trueOut_ins_sink3 shiftReg_cond_br0_trueOut_ins_sink3
 dataBufPresent_cond_br0_falseOut_ins_fork8
 bufPresent_cond_br0_falseOut_ins_fork8
 shiftReg_cond_br0_falseOut_ins_fork8
 dataBufPresent_fork8_outs_0_ctrl_spec_commit0
 bufPresent_fork8_outs_0_ctrl_spec_commit0
 shiftReg_fork8_outs_0_ctrl_spec_commit0
 dataBufPresent_fork8_outs_1_ctrl_spec_commit1
 bufPresent_fork8_outs_1_ctrl_spec_commit1
 shiftReg_fork8_outs_1_ctrl_spec_commit1
 dataBufPresent_fork8_outs_2_ctrl_spec_commit2
 bufPresent_fork8_outs_2_ctrl_spec_commit2
 shiftReg_fork8_outs_2_ctrl_spec_commit2
 dataBufPresent_fork8_outs_3_ctrl_spec_commit3
 bufPresent_fork8_outs_3_ctrl_spec_commit3
 shiftReg_fork8_outs_3_ctrl_spec_commit3
 dataBufPresent_speculating_branch0_trueOut_ins_fork9
 bufPresent_speculating_branch0_trueOut_ins_fork9
 shiftReg_speculating_branch0_trueOut_ins_fork9
 dataBufPresent_speculating_branch0_falseOut_ins_sink4
 bufPresent_speculating_branch0_falseOut_ins_sink4
 shiftReg_speculating_branch0_falseOut_ins_sink4
 dataBufPresent_fork9_outs_0_condition_cond_br0
 bufPresent_fork9_outs_0_condition_cond_br0
 shiftReg_fork9_outs_0_condition_cond_br0
 dataBufPresent_fork9_outs_1_data_cond_br4
 bufPresent_fork9_outs_1_data_cond_br4 shiftReg_fork9_outs_1_data_cond_br4
 dataBufPresent_cond_br4_trueOut_ins_sink6
 bufPresent_cond_br4_trueOut_ins_sink6 shiftReg_cond_br4_trueOut_ins_sink6
 dataBufPresent_cond_br4_falseOut_ins_sink5
 bufPresent_cond_br4_falseOut_ins_sink5
 shiftReg_cond_br4_falseOut_ins_sink5
 dataBufPresent_spec_save_commit0_outs_data_cond_br1
 bufPresent_spec_save_commit0_outs_data_cond_br1
 shiftReg_spec_save_commit0_outs_data_cond_br1
 dataBufPresent_cond_br1_trueOut_ins_1_mux0
 bufPresent_cond_br1_trueOut_ins_1_mux0
 shiftReg_cond_br1_trueOut_ins_1_mux0
 dataBufPresent_cond_br1_falseOut_ins_sink0
 bufPresent_cond_br1_falseOut_ins_sink0
 shiftReg_cond_br1_falseOut_ins_sink0
 dataBufPresent_spec_save_commit1_outs_data_cond_br2
 bufPresent_spec_save_commit1_outs_data_cond_br2
 shiftReg_spec_save_commit1_outs_data_cond_br2
 dataBufPresent_cond_br2_trueOut_ins_1_control_merge0
 bufPresent_cond_br2_trueOut_ins_1_control_merge0
 shiftReg_cond_br2_trueOut_ins_1_control_merge0
 dataBufPresent_cond_br2_falseOut_ins_fork4
 bufPresent_cond_br2_falseOut_ins_fork4
 shiftReg_cond_br2_falseOut_ins_fork4
 dataBufPresent_spec_save_commit2_outs_data_cond_br3
 bufPresent_spec_save_commit2_outs_data_cond_br3
 shiftReg_spec_save_commit2_outs_data_cond_br3
 dataBufPresent_cond_br3_trueOut_ins_sink1
 bufPresent_cond_br3_trueOut_ins_sink1 shiftReg_cond_br3_trueOut_ins_sink1
 dataBufPresent_cond_br3_falseOut_ins_spec_commit3
 bufPresent_cond_br3_falseOut_ins_spec_commit3
 shiftReg_cond_br3_falseOut_ins_spec_commit3
 dataBufPresent_fork4_outs_0_ins_spec_commit2
 bufPresent_fork4_outs_0_ins_spec_commit2
 shiftReg_fork4_outs_0_ins_spec_commit2
 dataBufPresent_fork4_outs_1_ins_spec_commit1
 bufPresent_fork4_outs_1_ins_spec_commit1
 shiftReg_fork4_outs_1_ins_spec_commit1
 dataBufPresent_fork4_outs_2_ins_spec_commit0
 bufPresent_fork4_outs_2_ins_spec_commit0
 shiftReg_fork4_outs_2_ins_spec_commit0
 dataBufPresent_spec_commit3_outs_ins_0_end0
 bufPresent_spec_commit3_outs_ins_0_end0
 shiftReg_spec_commit3_outs_ins_0_end0
Generals
 bufNumSlots_subdiag_fast_d1_memref_mem_controller5
 dataLatency_subdiag_fast_d1_memref_mem_controller5
 bufNumSlots_subdiag_fast_d2_memref_mem_controller4
 dataLatency_subdiag_fast_d2_memref_mem_controller4
 bufNumSlots_subdiag_fast_e_memref_mem_controller3
 dataLatency_subdiag_fast_e_memref_mem_controller3
 bufNumSlots_subdiag_fast_d1_start_memStart_mem_controller5
 dataLatency_subdiag_fast_d1_start_memStart_mem_controller5
 bufNumSlots_subdiag_fast_d2_start_memStart_mem_controller4
 dataLatency_subdiag_fast_d2_start_memStart_mem_controller4
 bufNumSlots_subdiag_fast_e_start_memStart_mem_controller3
 dataLatency_subdiag_fast_e_start_memStart_mem_controller3
 bufNumSlots_subdiag_fast_start_ins_fork0
 dataLatency_subdiag_fast_start_ins_fork0
 bufNumSlots_fork0_outs_0_ctrl_constant0
 dataLatency_fork0_outs_0_ctrl_constant0
 bufNumSlots_fork0_outs_1_ins_4_end0 dataLatency_fork0_outs_1_ins_4_end0
 bufNumSlots_fork0_outs_2_dataIn_non_spec0
 dataLatency_fork0_outs_2_dataIn_non_spec0
 bufNumSlots_non_spec0_dataOut_ins_0_control_merge0
 dataLatency_non_spec0_dataOut_ins_0_control_merge0
 bufNumSlots_spec_commit0_outs_ctrlEnd_mem_controller3
 dataLatency_spec_commit0_outs_ctrlEnd_mem_controller3
 bufNumSlots_mem_controller3_ldData_0_dataFromMem_load2
 dataLatency_mem_controller3_ldData_0_dataFromMem_load2
 bufNumSlots_mem_controller3_memEnd_ins_3_end0
 dataLatency_mem_controller3_memEnd_ins_3_end0
 bufNumSlots_spec_commit1_outs_ctrlEnd_mem_controller4
 dataLatency_spec_commit1_outs_ctrlEnd_mem_controller4
 bufNumSlots_mem_controller4_ldData_0_dataFromMem_load1
 dataLatency_mem_controller4_ldData_0_dataFromMem_load1
 bufNumSlots_mem_controller4_memEnd_ins_2_end0
 dataLatency_mem_controller4_memEnd_ins_2_end0
 bufNumSlots_spec_commit2_outs_ctrlEnd_mem_controller5
 dataLatency_spec_commit2_outs_ctrlEnd_mem_controller5
 bufNumSlots_mem_controller5_ldData_0_dataFromMem_load0
 dataLatency_mem_controller5_ldData_0_dataFromMem_load0
 bufNumSlots_mem_controller5_memEnd_ins_1_end0
 dataLatency_mem_controller5_memEnd_ins_1_end0
 bufNumSlots_constant0_outs_ins_extsi3
 dataLatency_constant0_outs_ins_extsi3
 bufNumSlots_extsi3_outs_dataIn_non_spec1
 dataLatency_extsi3_outs_dataIn_non_spec1
 bufNumSlots_non_spec1_dataOut_ins_0_mux0
 dataLatency_non_spec1_dataOut_ins_0_mux0 bufNumSlots_mux0_outs_ins_fork1
 dataLatency_mux0_outs_ins_fork1 bufNumSlots_fork1_outs_0_ins_trunci0
 dataLatency_fork1_outs_0_ins_trunci0 bufNumSlots_fork1_outs_1_ins_trunci1
 dataLatency_fork1_outs_1_ins_trunci1 bufNumSlots_fork1_outs_2_ins_trunci2
 dataLatency_fork1_outs_2_ins_trunci2
 bufNumSlots_fork1_outs_3_ins_spec_save_commit2
 dataLatency_fork1_outs_3_ins_spec_save_commit2
 bufNumSlots_fork1_outs_4_lhs_cmpi0 dataLatency_fork1_outs_4_lhs_cmpi0
 bufNumSlots_fork1_outs_5_lhs_addi1 dataLatency_fork1_outs_5_lhs_addi1
 bufNumSlots_trunci0_outs_lhs_addi0 dataLatency_trunci0_outs_lhs_addi0
 bufNumSlots_trunci1_outs_addrIn_load2
 dataLatency_trunci1_outs_addrIn_load2
 bufNumSlots_trunci2_outs_addrIn_load0
 dataLatency_trunci2_outs_addrIn_load0
 bufNumSlots_control_merge0_outs_ins_fork5
 dataLatency_control_merge0_outs_ins_fork5
 bufNumSlots_control_merge0_index_index_mux0
 dataLatency_control_merge0_index_index_mux0
 bufNumSlots_fork5_outs_0_ins_spec_save_commit1
 dataLatency_fork5_outs_0_ins_spec_save_commit1
 bufNumSlots_fork5_outs_1_ins_spec_prebuffer10
 dataLatency_fork5_outs_1_ins_spec_prebuffer10
 bufNumSlots_source0_outs_ctrl_constant1
 dataLatency_source0_outs_ctrl_constant1
 bufNumSlots_constant1_outs_ins_fork2 dataLatency_constant1_outs_ins_fork2
 bufNumSlots_fork2_outs_0_ins_extsi4 dataLatency_fork2_outs_0_ins_extsi4
 bufNumSlots_fork2_outs_1_ins_extsi1 dataLatency_fork2_outs_1_ins_extsi1
 bufNumSlots_extsi4_outs_rhs_addi0 dataLatency_extsi4_outs_rhs_addi0
 bufNumSlots_extsi1_outs_rhs_addi1 dataLatency_extsi1_outs_rhs_addi1
 bufNumSlots_source1_outs_ctrl_constant5
 dataLatency_source1_outs_ctrl_constant5
 bufNumSlots_constant5_outs_rhs_mulf0 dataLatency_constant5_outs_rhs_mulf0
 bufNumSlots_source2_outs_ctrl_constant2
 dataLatency_source2_outs_ctrl_constant2
 bufNumSlots_constant2_outs_ins_extsi2
 dataLatency_constant2_outs_ins_extsi2 bufNumSlots_extsi2_outs_rhs_cmpi0
 dataLatency_extsi2_outs_rhs_cmpi0
 bufNumSlots_load0_addrOut_ldAddr_0_mem_controller5
 dataLatency_load0_addrOut_ldAddr_0_mem_controller5
 bufNumSlots_load0_dataOut_lhs_addf0 dataLatency_load0_dataOut_lhs_addf0
 bufNumSlots_addi0_result_addrIn_load1
 dataLatency_addi0_result_addrIn_load1
 bufNumSlots_load1_addrOut_ldAddr_0_mem_controller4
 dataLatency_load1_addrOut_ldAddr_0_mem_controller4
 bufNumSlots_load1_dataOut_rhs_addf0 dataLatency_load1_dataOut_rhs_addf0
 bufNumSlots_addf0_result_lhs_mulf0 dataLatency_addf0_result_lhs_mulf0
 bufNumSlots_addi1_result_ins_spec_save_commit0
 dataLatency_addi1_result_ins_spec_save_commit0
 bufNumSlots_load2_addrOut_ldAddr_0_mem_controller3
 dataLatency_load2_addrOut_ldAddr_0_mem_controller3
 bufNumSlots_load2_dataOut_lhs_cmpf0 dataLatency_load2_dataOut_lhs_cmpf0
 bufNumSlots_mulf0_result_rhs_cmpf0 dataLatency_mulf0_result_rhs_cmpf0
 bufNumSlots_cmpf0_result_rhs_andi0 dataLatency_cmpf0_result_rhs_andi0
 bufNumSlots_cmpi0_result_lhs_andi0 dataLatency_cmpi0_result_lhs_andi0
 bufNumSlots_andi0_result_ins_spec_prebuffer20
 dataLatency_andi0_result_ins_spec_prebuffer20
 bufNumSlots_spec_prebuffer10_outs_0_ins_fork7
 dataLatency_spec_prebuffer10_outs_0_ins_fork7
 bufNumSlots_spec_prebuffer10_outs_1_ins_fork6
 dataLatency_spec_prebuffer10_outs_1_ins_fork6
 bufNumSlots_fork6_outs_0_ctrl_spec_save_commit2
 dataLatency_fork6_outs_0_ctrl_spec_save_commit2
 bufNumSlots_fork6_outs_1_ctrl_spec_save_commit1
 dataLatency_fork6_outs_1_ctrl_spec_save_commit1
 bufNumSlots_fork6_outs_2_ctrl_spec_save_commit0
 dataLatency_fork6_outs_2_ctrl_spec_save_commit0
 bufNumSlots_fork7_outs_0_spec_tag_data_speculating_branch0
 dataLatency_fork7_outs_0_spec_tag_data_speculating_branch0
 bufNumSlots_fork7_outs_1_condition_cond_br3
 dataLatency_fork7_outs_1_condition_cond_br3
 bufNumSlots_fork7_outs_2_condition_cond_br2
 dataLatency_fork7_outs_2_condition_cond_br2
 bufNumSlots_fork7_outs_3_data_speculating_branch0
 dataLatency_fork7_outs_3_data_speculating_branch0
 bufNumSlots_fork7_outs_4_condition_cond_br1
 dataLatency_fork7_outs_4_condition_cond_br1
 bufNumSlots_spec_prebuffer20_outs_0_ins_sink2
 dataLatency_spec_prebuffer20_outs_0_ins_sink2
 bufNumSlots_spec_prebuffer20_outs_1_data_cond_br0
 dataLatency_spec_prebuffer20_outs_1_data_cond_br0
 bufNumSlots_spec_prebuffer20_outs_2_condition_cond_br4
 dataLatency_spec_prebuffer20_outs_2_condition_cond_br4
 bufNumSlots_cond_br0_trueOut_ins_sink3
 dataLatency_cond_br0_trueOut_ins_sink3
 bufNumSlots_cond_br0_falseOut_ins_fork8
 dataLatency_cond_br0_falseOut_ins_fork8
 bufNumSlots_fork8_outs_0_ctrl_spec_commit0
 dataLatency_fork8_outs_0_ctrl_spec_commit0
 bufNumSlots_fork8_outs_1_ctrl_spec_commit1
 dataLatency_fork8_outs_1_ctrl_spec_commit1
 bufNumSlots_fork8_outs_2_ctrl_spec_commit2
 dataLatency_fork8_outs_2_ctrl_spec_commit2
 bufNumSlots_fork8_outs_3_ctrl_spec_commit3
 dataLatency_fork8_outs_3_ctrl_spec_commit3
 bufNumSlots_speculating_branch0_trueOut_ins_fork9
 dataLatency_speculating_branch0_trueOut_ins_fork9
 bufNumSlots_speculating_branch0_falseOut_ins_sink4
 dataLatency_speculating_branch0_falseOut_ins_sink4
 bufNumSlots_fork9_outs_0_condition_cond_br0
 dataLatency_fork9_outs_0_condition_cond_br0
 bufNumSlots_fork9_outs_1_data_cond_br4
 dataLatency_fork9_outs_1_data_cond_br4
 bufNumSlots_cond_br4_trueOut_ins_sink6
 dataLatency_cond_br4_trueOut_ins_sink6
 bufNumSlots_cond_br4_falseOut_ins_sink5
 dataLatency_cond_br4_falseOut_ins_sink5
 bufNumSlots_spec_save_commit0_outs_data_cond_br1
 dataLatency_spec_save_commit0_outs_data_cond_br1
 bufNumSlots_cond_br1_trueOut_ins_1_mux0
 dataLatency_cond_br1_trueOut_ins_1_mux0
 bufNumSlots_cond_br1_falseOut_ins_sink0
 dataLatency_cond_br1_falseOut_ins_sink0
 bufNumSlots_spec_save_commit1_outs_data_cond_br2
 dataLatency_spec_save_commit1_outs_data_cond_br2
 bufNumSlots_cond_br2_trueOut_ins_1_control_merge0
 dataLatency_cond_br2_trueOut_ins_1_control_merge0
 bufNumSlots_cond_br2_falseOut_ins_fork4
 dataLatency_cond_br2_falseOut_ins_fork4
 bufNumSlots_spec_save_commit2_outs_data_cond_br3
 dataLatency_spec_save_commit2_outs_data_cond_br3
 bufNumSlots_cond_br3_trueOut_ins_sink1
 dataLatency_cond_br3_trueOut_ins_sink1
 bufNumSlots_cond_br3_falseOut_ins_spec_commit3
 dataLatency_cond_br3_falseOut_ins_spec_commit3
 bufNumSlots_fork4_outs_0_ins_spec_commit2
 dataLatency_fork4_outs_0_ins_spec_commit2
 bufNumSlots_fork4_outs_1_ins_spec_commit1
 dataLatency_fork4_outs_1_ins_spec_commit1
 bufNumSlots_fork4_outs_2_ins_spec_commit0
 dataLatency_fork4_outs_2_ins_spec_commit0
 bufNumSlots_spec_commit3_outs_ins_0_end0
 dataLatency_spec_commit3_outs_ins_0_end0
End
