$date
	Sun Mar 23 13:29:20 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module full_adder_tb $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$var integer 32 & i [31:0] $end
$scope module DUT $end
$var wire 1 " carry $end
$var wire 1 % cin $end
$var wire 1 # x $end
$var wire 1 $ y $end
$var wire 1 ' w3 $end
$var wire 1 ( w2 $end
$var wire 1 ) w1 $end
$var wire 1 ! sum $end
$scope module HA1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ( cout $end
$var wire 1 ) s $end
$upscope $end
$scope module HA2 $end
$var wire 1 ) a $end
$var wire 1 % b $end
$var wire 1 ' cout $end
$var wire 1 ! s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0)
0(
0'
b0 &
0%
0$
0#
0"
0!
$end
#10
1!
1%
b1 &
#20
1)
1!
1$
0%
b10 &
#30
1"
0!
1'
1%
b11 &
#40
0"
1!
0'
1#
0$
0%
b100 &
#50
1"
0!
1'
1%
b101 &
#60
0)
1(
0!
0'
1$
0%
b110 &
#70
1!
1%
b111 &
#80
b1000 &
#100
