
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000356                       # Number of seconds simulated
sim_ticks                                   355934500                       # Number of ticks simulated
final_tick                               2263600320500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              232720693                       # Simulator instruction rate (inst/s)
host_op_rate                                232711281                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              595954108                       # Simulator tick rate (ticks/s)
host_mem_usage                                 757144                       # Number of bytes of host memory used
host_seconds                                     0.60                       # Real time elapsed on the host
sim_insts                                   138982005                       # Number of instructions simulated
sim_ops                                     138982005                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus4.inst       122304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data       209024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst        33472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data        83456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst       109824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data       597056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1155136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst       122304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst        33472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst       109824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        265600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       594368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          594368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus4.inst         1911                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data         3266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst          523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data         1304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst         1716                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data         9329                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18049                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9287                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9287                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus4.inst    343613783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data    587254116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst     94039774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data    234470106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst    308551152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data   1677432224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3245361155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst    343613783                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst     94039774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst    308551152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        746204709                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1669880273                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1669880273                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1669880273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst    343613783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data    587254116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst     94039774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data    234470106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst    308551152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data   1677432224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4915241428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               357362500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           357527000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                     1                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements                1                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          379.314049                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   378.735913                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data     0.578136                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.739719                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.001129                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.740848                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          284                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          213                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.554688                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data           75                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data           54                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data            3                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data            2                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data          129                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data          129                       # number of overall hits
system.cpu0.dcache.overall_hits::total            129                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data            1                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::total            3                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data          132                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data          132                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.022727                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.022727                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          380                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst          370                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst          370                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst          370                       # number of overall hits
system.cpu0.icache.overall_hits::total            370                       # number of overall hits
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst          370                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst          370                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               357362500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           357527000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                     1                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  1                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements                2                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          410.106862                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  1                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                2                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             0.500000                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   409.529085                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data     0.577778                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.799861                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.001128                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.800990                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          408                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          408                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data           75                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data           54                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data            3                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data            2                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data          129                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data          129                       # number of overall hits
system.cpu1.dcache.overall_hits::total            129                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data            1                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::total            3                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data          132                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data          132                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.038462                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.022727                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.022727                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu1.dcache.writebacks::total                2                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst          370                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst          370                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst          370                       # number of overall hits
system.cpu1.icache.overall_hits::total            370                       # number of overall hits
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst          370                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst          370                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               357362500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           357527000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          227.401966                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   226.824546                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     0.577419                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.443017                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.001128                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.444144                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          145                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          145                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.283203                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           54                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            2                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          129                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          129                       # number of overall hits
system.cpu2.dcache.overall_hits::total            129                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            2                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::total            3                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.022727                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.022727                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               357308500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           357473000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                     1                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements                1                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          452.479945                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   451.902884                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data     0.577061                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.882623                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.001127                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.883750                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          438                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data           75                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data           54                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data            3                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data            2                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data          129                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data          129                       # number of overall hits
system.cpu3.dcache.overall_hits::total            129                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data            1                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::total            3                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data          132                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data          132                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.038462                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.022727                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.022727                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          414                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           98                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst          370                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst          370                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst          370                       # number of overall hits
system.cpu3.icache.overall_hits::total            370                       # number of overall hits
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst          370                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst          370                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                       570                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     162     47.65%     47.65% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      0.29%     47.94% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                    177     52.06%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                 340                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      162     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      0.31%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     161     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                  324                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0               139112500     91.89%     91.89% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 164500      0.11%     92.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31               12117500      8.00%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total           151394500                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.909605                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.952941                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu4.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu4.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                     3                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                    1      0.28%      0.28% # number of callpals executed
system.cpu4.kern.callpal::swpctx                   12      3.31%      3.58% # number of callpals executed
system.cpu4.kern.callpal::tbi                       1      0.28%      3.86% # number of callpals executed
system.cpu4.kern.callpal::swpipl                  321     88.43%     92.29% # number of callpals executed
system.cpu4.kern.callpal::rdusp                     1      0.28%     92.56% # number of callpals executed
system.cpu4.kern.callpal::rti                      18      4.96%     97.52% # number of callpals executed
system.cpu4.kern.callpal::callsys                   9      2.48%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                   363                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                 18                      
system.cpu4.kern.mode_good::user                   17                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel          61842000     75.47%     75.47% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user            20102000     24.53%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements             4892                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          462.008449                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs              69505                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             4892                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            14.207890                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data    25.614186                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   436.394263                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.050028                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.852333                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.902360                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          406                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          406                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           129878                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          129878                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        30661                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          30661                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        25642                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         25642                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          513                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          513                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          594                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          594                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data        56303                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total           56303                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data        56303                       # number of overall hits
system.cpu4.dcache.overall_hits::total          56303                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2822                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2822                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         2137                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         2137                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data           96                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total           96                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data           14                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           14                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         4959                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          4959                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         4959                       # number of overall misses
system.cpu4.dcache.overall_misses::total         4959                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        33483                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        33483                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        27779                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        27779                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          608                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          608                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data        61262                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total        61262                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data        61262                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total        61262                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.084282                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.084282                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.076929                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.076929                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.157635                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.157635                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.023026                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.023026                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.080947                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.080947                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.080947                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.080947                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2968                       # number of writebacks
system.cpu4.dcache.writebacks::total             2968                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             2443                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs             290938                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             2443                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           119.090463                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst    25.890816                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   486.109184                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.050568                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.949432                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           335873                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          335873                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       164272                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         164272                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       164272                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          164272                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       164272                       # number of overall hits
system.cpu4.icache.overall_hits::total         164272                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         2443                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         2443                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         2443                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          2443                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         2443                       # number of overall misses
system.cpu4.icache.overall_misses::total         2443                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       166715                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       166715                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       166715                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       166715                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       166715                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       166715                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.014654                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.014654                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.014654                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.014654                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.014654                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.014654                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks         2443                       # number of writebacks
system.cpu4.icache.writebacks::total             2443                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                       786                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                      94     47.00%     47.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      3      1.50%     48.50% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                    103     51.50%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                 200                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                       94     49.47%     49.47% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       3      1.58%     51.05% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                      93     48.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                  190                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0               351231000     98.20%     98.20% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 361000      0.10%     98.30% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31                6076500      1.70%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total           357668500                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.902913                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.950000                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu5.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu5.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     3                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                    1      0.36%      0.36% # number of callpals executed
system.cpu5.kern.callpal::swpctx                   58     21.17%     21.53% # number of callpals executed
system.cpu5.kern.callpal::tbi                       5      1.82%     23.36% # number of callpals executed
system.cpu5.kern.callpal::swpipl                  129     47.08%     70.44% # number of callpals executed
system.cpu5.kern.callpal::rdps                      1      0.36%     70.80% # number of callpals executed
system.cpu5.kern.callpal::rti                      69     25.18%     95.99% # number of callpals executed
system.cpu5.kern.callpal::callsys                   9      3.28%     99.27% # number of callpals executed
system.cpu5.kern.callpal::imb                       2      0.73%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                   274                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel              127                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                 67                      
system.cpu5.kern.mode_good::user                   67                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.527559                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.690722                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel        1895537500     99.57%     99.57% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user             8186500      0.43%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements             2058                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          455.097561                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs              26444                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             2058                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            12.849368                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data    96.872190                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   358.225372                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.189203                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.699659                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.888862                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          451                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses            79543                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses           79543                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        22657                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          22657                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        12737                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         12737                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          434                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          434                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          454                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          454                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data        35394                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total           35394                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data        35394                       # number of overall hits
system.cpu5.dcache.overall_hits::total          35394                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1642                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1642                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          645                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          645                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data           39                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data           18                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2287                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2287                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2287                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2287                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        24299                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        24299                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        13382                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        13382                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          472                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          472                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data        37681                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total        37681                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data        37681                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total        37681                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.067575                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.067575                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.048199                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.048199                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.082452                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.082452                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.038136                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.038136                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.060694                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.060694                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.060694                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.060694                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1049                       # number of writebacks
system.cpu5.dcache.writebacks::total             1049                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements             1247                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs             104499                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             1247                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            83.800321                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   196.928640                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   315.071360                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.384626                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.615374                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          419                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           277363                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          277363                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       136811                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         136811                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       136811                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          136811                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       136811                       # number of overall hits
system.cpu5.icache.overall_hits::total         136811                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst         1247                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         1247                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst         1247                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          1247                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst         1247                       # number of overall misses
system.cpu5.icache.overall_misses::total         1247                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       138058                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       138058                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       138058                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       138058                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       138058                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       138058                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.009032                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.009032                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.009032                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.009032                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.009032                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.009032                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks         1247                       # number of writebacks
system.cpu5.icache.writebacks::total             1247                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                      1212                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     250     50.20%     50.20% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                    247     49.60%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                 498                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      248     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     247     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                  496                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0               552391000     98.27%     98.27% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 112000      0.02%     98.29% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31                9622000      1.71%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total           562125000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                 0.992000                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.995984                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu6.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu6.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu6.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu6.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu6.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu6.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total                    12                       # number of syscalls executed
system.cpu6.kern.callpal::wripir                    7      1.22%      1.22% # number of callpals executed
system.cpu6.kern.callpal::swpctx                   53      9.20%     10.42% # number of callpals executed
system.cpu6.kern.callpal::swpipl                  397     68.92%     79.34% # number of callpals executed
system.cpu6.kern.callpal::rdps                      1      0.17%     79.51% # number of callpals executed
system.cpu6.kern.callpal::wrusp                     1      0.17%     79.69% # number of callpals executed
system.cpu6.kern.callpal::rti                     100     17.36%     97.05% # number of callpals executed
system.cpu6.kern.callpal::callsys                  15      2.60%     99.65% # number of callpals executed
system.cpu6.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                   576                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                 96                      
system.cpu6.kern.mode_good::user                   97                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel        1682090500     95.70%     95.70% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user            75503500      4.30%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements            12630                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          424.677352                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             155088                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            12630                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            12.279335                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   103.433890                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   321.243462                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.202019                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.627429                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.829448                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0          462                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses           356312                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses          356312                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        76361                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          76361                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        79993                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         79993                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1141                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1141                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1252                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1252                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       156354                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          156354                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       156354                       # number of overall hits
system.cpu6.dcache.overall_hits::total         156354                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         5888                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         5888                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         6909                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         6909                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data          140                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          140                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data           23                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        12797                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         12797                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        12797                       # number of overall misses
system.cpu6.dcache.overall_misses::total        12797                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        82249                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        82249                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        86902                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        86902                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1275                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1275                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       169151                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       169151                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       169151                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       169151                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.071587                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.071587                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.079503                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.079503                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.109290                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.109290                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.018039                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.018039                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.075654                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.075654                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.075654                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.075654                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         8363                       # number of writebacks
system.cpu6.dcache.writebacks::total             8363                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements             4452                       # number of replacements
system.cpu6.icache.tags.tagsinuse          511.871701                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs             317268                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             4452                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            71.264151                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   204.630552                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst   307.241149                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.399669                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst     0.600080                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.999749                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          323                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           910967                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          910967                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       448804                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         448804                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       448804                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          448804                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       448804                       # number of overall hits
system.cpu6.icache.overall_hits::total         448804                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst         4453                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         4453                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst         4453                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          4453                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst         4453                       # number of overall misses
system.cpu6.icache.overall_misses::total         4453                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       453257                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       453257                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       453257                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       453257                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       453257                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       453257                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.009824                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.009824                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.009824                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.009824                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.009824                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.009824                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks         4452                       # number of writebacks
system.cpu6.icache.writebacks::total             4452                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0               357317500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total           357482000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                     1                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements                2                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          402.268231                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs                 23                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs                2                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            11.500000                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   401.116652                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data     1.151578                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.783431                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.002249                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.785680                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          401                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          341                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.783203                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data           75                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data           52                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data            3                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data            1                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data          127                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data          127                       # number of overall hits
system.cpu7.dcache.overall_hits::total            127                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data            3                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data            2                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data            1                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data            3                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data            5                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data            5                       # number of overall misses
system.cpu7.dcache.overall_misses::total            5                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data          132                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data          132                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.038462                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.037037                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.037879                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.037879                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu7.dcache.writebacks::total                2                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 507                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst          507                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.990234                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.990234                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          378                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst          370                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst          370                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst          370                       # number of overall hits
system.cpu7.icache.overall_hits::total            370                       # number of overall hits
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst          370                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst          370                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  18                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 18                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      144                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     18991                       # number of replacements
system.l2.tags.tagsinuse                  4007.664704                       # Cycle average of tags in use
system.l2.tags.total_refs                       20897                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18991                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.100363                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1767.809184                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         1.158156                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         3.120775                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         1.061413                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst                2                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.990684                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst        22.314486                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data        37.156433                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst   382.649196                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data   340.418797                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst   118.228469                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data   128.668042                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst   441.112879                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data   758.976191                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.431594                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000283                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000762                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000259                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.005448                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.009071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.093420                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.083110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.028864                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.031413                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.107694                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.185297                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978434                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4043                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          981                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2972                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.987061                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    430796                       # Number of tag accesses
system.l2.tags.data_accesses                   430796                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        12384                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12384                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5132                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5132                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus4.data           79                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus5.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus6.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   83                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          242                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           67                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          529                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   838                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus4.inst          532                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus5.inst          724                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus6.inst         2737                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3993                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus4.data         1040                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus5.data          752                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus6.data         2714                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4507                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst          532                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         1282                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst          724                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          819                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst         2737                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         3243                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9338                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst          532                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         1282                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst          724                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          819                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst         2737                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         3243                       # number of overall hits
system.l2.overall_hits::total                    9338                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus4.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 17                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                4                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus4.data         1730                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data          541                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data         6139                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8410                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus4.inst         1911                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus5.inst          523                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus6.inst         1716                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4150                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus4.data         1536                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus5.data          763                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus6.data         3193                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5492                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus4.inst         1911                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         3266                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst          523                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         1304                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst         1716                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         9332                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18052                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus4.inst         1911                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         3266                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst          523                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         1304                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst         1716                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         9332                       # number of overall misses
system.l2.overall_misses::total                 18052                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        12384                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12384                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5132                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5132                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data           81                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              100                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data         1972                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          608                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data         6668                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9248                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus4.inst         2443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus5.inst         1247                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus6.inst         4453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8143                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus4.data         2576                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus5.data         1515                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus6.data         5907                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9999                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst         2443                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         4548                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst         1247                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         2123                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst         4453                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        12575                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27390                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst         2443                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         4548                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst         1247                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         2123                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst         4453                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        12575                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27390                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data     0.024691                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data     0.727273                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.170000                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.877282                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.889803                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.920666                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.909386                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus4.inst     0.782235                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus5.inst     0.419407                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus6.inst     0.385358                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.509640                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus4.data     0.596273                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus5.data     0.503630                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus6.data     0.540545                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.549255                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.782235                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.718118                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.419407                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.614225                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.385358                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.742107                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.659073                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.782235                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.718118                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.419407                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.614225                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.385358                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.742107                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.659073                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9287                       # number of writebacks
system.l2.writebacks::total                      9287                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               9642                       # Transaction distribution
system.membus.trans_dist::WriteReq                 18                       # Transaction distribution
system.membus.trans_dist::WriteResp                18                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9287                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7112                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              131                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             66                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              24                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8641                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8407                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9642                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        52952                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        52988                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  52988                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1749504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1749648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1749648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             34897                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   34897    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               34897                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits                 141                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              4526790527                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts                370                       # Number of instructions committed
system.switch_cpus0.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts                 351                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                  142                       # number of memory refs
system.switch_cpus0.num_load_insts                 82                       # Number of load instructions
system.switch_cpus0.num_store_insts                60                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      4524444047.943081                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2346479.056919                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus0.Branches                       48                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total               370                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits                 141                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4526790612                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts                370                       # Number of instructions committed
system.switch_cpus1.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                 351                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                  142                       # number of memory refs
system.switch_cpus1.num_load_insts                 82                       # Number of load instructions
system.switch_cpus1.num_store_insts                60                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      4524444132.899020                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      2346479.100979                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus1.Branches                       48                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total               370                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4526790697                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4524444217.854960                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2346479.145039                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                 141                       # DTB hits
system.switch_cpus3.dtb.data_misses                 0                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4526790782                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts                370                       # Number of instructions committed
system.switch_cpus3.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                 351                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                  142                       # number of memory refs
system.switch_cpus3.num_load_insts                 82                       # Number of load instructions
system.switch_cpus3.num_store_insts                60                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      4524444302.810901                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2346479.189099                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus3.Branches                       48                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total               370                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits               33978                       # DTB read hits
system.switch_cpus4.dtb.read_misses                90                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses            8139                       # DTB read accesses
system.switch_cpus4.dtb.write_hits              28369                       # DTB write hits
system.switch_cpus4.dtb.write_misses               15                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses           4585                       # DTB write accesses
system.switch_cpus4.dtb.data_hits               62347                       # DTB hits
system.switch_cpus4.dtb.data_misses               105                       # DTB misses
system.switch_cpus4.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus4.dtb.data_accesses           12724                       # DTB accesses
system.switch_cpus4.itb.fetch_hits              43548                       # ITB hits
system.switch_cpus4.itb.fetch_misses               94                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses          43642                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles                  302095                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts             166603                       # Number of instructions committed
system.switch_cpus4.committedOps               166603                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses       160849                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses           245                       # Number of float alu accesses
system.switch_cpus4.num_func_calls               4181                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts        17255                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts              160849                       # number of integer instructions
system.switch_cpus4.num_fp_insts                  245                       # number of float instructions
system.switch_cpus4.num_int_register_reads       221886                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes       113589                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs                62611                       # number of memory refs
system.switch_cpus4.num_load_insts              34182                       # Number of load instructions
system.switch_cpus4.num_store_insts             28429                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      231306.887836                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      70788.112164                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.234324                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.765676                       # Percentage of idle cycles
system.switch_cpus4.Branches                    22727                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass         2812      1.69%      1.69% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu            96660     57.98%     59.67% # Class of executed instruction
system.switch_cpus4.op_class::IntMult             153      0.09%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd             30      0.02%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::MemRead           35135     21.07%     80.85% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite          28709     17.22%     98.07% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess          3216      1.93%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total            166715                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits               24226                       # DTB read hits
system.switch_cpus5.dtb.read_misses               326                       # DTB read misses
system.switch_cpus5.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus5.dtb.write_hits              13749                       # DTB write hits
system.switch_cpus5.dtb.write_misses               38                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus5.dtb.data_hits               37975                       # DTB hits
system.switch_cpus5.dtb.data_misses               364                       # DTB misses
system.switch_cpus5.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus5.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus5.itb.fetch_hits              23180                       # ITB hits
system.switch_cpus5.itb.fetch_misses              125                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses          23305                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles              4526791151                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts             137673                       # Number of instructions committed
system.switch_cpus5.committedOps               137673                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses       132365                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus5.num_func_calls               2735                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts        16762                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts              132365                       # number of integer instructions
system.switch_cpus5.num_fp_insts                  296                       # number of float instructions
system.switch_cpus5.num_int_register_reads       175481                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes       100538                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                39083                       # number of memory refs
system.switch_cpus5.num_load_insts              25110                       # Number of load instructions
system.switch_cpus5.num_store_insts             13973                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      3648095033.766438                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      878696117.233562                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.194110                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.805890                       # Percentage of idle cycles
system.switch_cpus5.Branches                    20539                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass         2817      2.04%      2.04% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu            88614     64.19%     66.23% # Class of executed instruction
system.switch_cpus5.op_class::IntMult              87      0.06%     66.29% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     66.29% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd             24      0.02%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              3      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::MemRead           26152     18.94%     85.25% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite          13983     10.13%     95.38% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess          6378      4.62%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total            138058                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits               83062                       # DTB read hits
system.switch_cpus6.dtb.read_misses               372                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus6.dtb.write_hits              88118                       # DTB write hits
system.switch_cpus6.dtb.write_misses              106                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus6.dtb.data_hits              171180                       # DTB hits
system.switch_cpus6.dtb.data_misses               478                       # DTB misses
system.switch_cpus6.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus6.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus6.itb.fetch_hits             161949                       # ITB hits
system.switch_cpus6.itb.fetch_misses              152                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses         162101                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles              4527200642                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts             452774                       # Number of instructions committed
system.switch_cpus6.committedOps               452774                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses       435806                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus6.num_func_calls               8571                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts        47490                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts              435806                       # number of integer instructions
system.switch_cpus6.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus6.num_int_register_reads       626716                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes       295963                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs               172298                       # number of memory refs
system.switch_cpus6.num_load_insts              83902                       # Number of load instructions
system.switch_cpus6.num_store_insts             88396                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      1643708044.379719                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      2883492597.620281                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.636926                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.363074                       # Percentage of idle cycles
system.switch_cpus6.Branches                    58939                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass         9717      2.14%      2.14% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu           258002     56.92%     59.07% # Class of executed instruction
system.switch_cpus6.op_class::IntMult             513      0.11%     59.18% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     59.18% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd           1172      0.26%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv            227      0.05%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::MemRead           86156     19.01%     78.50% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite          88467     19.52%     98.01% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess          9003      1.99%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total            453257                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits                 141                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles              4526791037                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts                370                       # Number of instructions committed
system.switch_cpus7.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                 351                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                  142                       # number of memory refs
system.switch_cpus7.num_load_insts                 82                       # Number of load instructions
system.switch_cpus7.num_store_insts                60                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      4524444557.678720                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      2346479.321280                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus7.Branches                       48                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total               370                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        56277                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        24858                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         8926                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2693                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1142                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1551                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             18790                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                18                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               18                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12384                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5132                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5294                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             211                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            66                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            277                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9482                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9482                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8143                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10647                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         6568                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side        14448                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         3038                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side         6285                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side        11812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side        37711                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side           22                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 79944                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side          392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       264000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side       504848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       114624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side       213784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       470976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side      1360768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side          392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2930576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           18991                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            75286                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.536169                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.442691                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  61570     81.78%     81.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4819      6.40%     88.18% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2740      3.64%     91.82% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1706      2.27%     94.09% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1384      1.84%     95.93% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    704      0.94%     96.86% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    697      0.93%     97.79% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1617      2.15%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::8                     49      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              75286                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000750                       # Number of seconds simulated
sim_ticks                                   750044500                       # Number of ticks simulated
final_tick                               2264706947000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              117306180                       # Simulator instruction rate (inst/s)
host_op_rate                                117303849                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              622748682                       # Simulator tick rate (ticks/s)
host_mem_usage                                 767512                       # Number of bytes of host memory used
host_seconds                                     1.20                       # Real time elapsed on the host
sim_insts                                   141279292                       # Number of instructions simulated
sim_ops                                     141279292                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       136576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       230528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        52160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       102528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       277312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       595776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        16064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        17408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst          576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data          576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst         1408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data         1984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.inst          896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.data         1408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1435264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       136576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        52160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       277312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        16064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst         1408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus7.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        484992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1930112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1930112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         2134                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         3602                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          815                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         1602                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         4333                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         9309                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          251                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          272                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data            9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data           31                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.data           22                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               22426                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         30158                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              30158                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    182090529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    307352430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     69542540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    136695889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst    369727396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    794320870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     21417396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     23209290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data        85328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst       767954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data       767954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst      1877222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data      2645176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.inst      1194596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.data      1877222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1913571795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    182090529                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     69542540                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst    369727396                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     21417396                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst       767954                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst      1877222                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus7.inst      1194596                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        646617634                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      2573329982                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2573329982                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      2573329982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    182090529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    307352430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     69542540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    136695889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst    369727396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    794320870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     21417396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     23209290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data        85328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst       767954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data       767954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst      1877222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data      2645176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.inst      1194596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.data      1877222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4486901777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      1184                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     384     43.89%     43.89% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     72      8.23%     52.11% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.11%     52.23% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.11%     52.34% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    417     47.66%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 875                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      384     45.61%     45.61% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      72      8.55%     54.16% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.12%     54.28% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.12%     54.39% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     384     45.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  842                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               698262000     93.08%     93.08% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                5400000      0.72%     93.80% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  49000      0.01%     93.80% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.02%     93.83% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               46322000      6.17%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           750197500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.920863                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.962286                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.12%      0.12% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   14      1.68%      1.80% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.24%      2.04% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  709     85.22%     87.26% # number of callpals executed
system.cpu0.kern.callpal::rdps                      3      0.36%     87.62% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.12%     87.74% # number of callpals executed
system.cpu0.kern.callpal::rti                      92     11.06%     98.80% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      1.08%     99.88% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.12%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   832                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              109                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 21                      
system.cpu0.kern.mode_good::user                   20                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.192661                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.317829                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          65704000     61.12%     61.12% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            41803000     38.88%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             5225                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          505.339015                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              88292                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5225                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.897990                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   505.339015                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.986990                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.986990                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          434                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           225395                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          225395                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        60222                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          60222                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        42410                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         42410                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1034                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1034                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1043                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1043                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       102632                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          102632                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       102632                       # number of overall hits
system.cpu0.dcache.overall_hits::total         102632                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         3043                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         3043                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2189                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2189                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          102                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          102                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           21                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           21                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         5232                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          5232                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         5232                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5232                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        63265                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        63265                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        44599                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        44599                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1136                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1136                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1064                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1064                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       107864                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       107864                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       107864                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       107864                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.048099                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.048099                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.049082                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.049082                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.089789                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.089789                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.019737                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.019737                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.048506                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.048506                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.048506                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.048506                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3075                       # number of writebacks
system.cpu0.dcache.writebacks::total             3075                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             2867                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.999547                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             379376                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2867                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           132.325078                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.091131                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.908416                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000178                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999821                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          115                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          382                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           635329                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          635329                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       313361                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         313361                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       313361                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          313361                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       313361                       # number of overall hits
system.cpu0.icache.overall_hits::total         313361                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         2869                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2869                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         2869                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2869                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         2869                       # number of overall misses
system.cpu0.icache.overall_misses::total         2869                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       316230                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       316230                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       316230                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       316230                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       316230                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       316230                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.009073                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.009073                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.009073                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.009073                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.009073                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.009073                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         2867                       # number of writebacks
system.cpu0.icache.writebacks::total             2867                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       827                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     115     46.18%     46.18% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.40%     46.59% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      2      0.80%     47.39% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    131     52.61%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 249                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      115     49.78%     49.78% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.43%     50.22% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       2      0.87%     51.08% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     113     48.92%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  231                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               889385500     99.00%     99.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  49000      0.01%     99.01% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 321000      0.04%     99.04% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                8609000      0.96%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           898364500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.862595                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.927711                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::swpctx                   56     17.45%     17.45% # number of callpals executed
system.cpu1.kern.callpal::tbi                       4      1.25%     18.69% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  177     55.14%     73.83% # number of callpals executed
system.cpu1.kern.callpal::rdps                      5      1.56%     75.39% # number of callpals executed
system.cpu1.kern.callpal::rti                      69     21.50%     96.88% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.80%     99.69% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.31%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   321                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              120                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 66                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  5                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 67                      
system.cpu1.kern.mode_good::user                   66                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.558333                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.200000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.701571                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          66732000      5.33%      5.33% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8192000      0.65%      5.98% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1177541500     94.02%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      56                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2419                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          431.042580                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              35072                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2419                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.498553                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    55.401995                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   375.640585                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.108207                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.733673                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.841880                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          424                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          378                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            87050                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           87050                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        24312                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          24312                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        14473                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         14473                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          426                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          426                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          459                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          459                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        38785                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           38785                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        38785                       # number of overall hits
system.cpu1.dcache.overall_hits::total          38785                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1755                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1755                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          770                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          770                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           46                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           46                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           12                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2525                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2525                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2525                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2525                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        26067                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        26067                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        15243                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        15243                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          471                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          471                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        41310                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        41310                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        41310                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        41310                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.067327                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.067327                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.050515                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.050515                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.097458                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.097458                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.025478                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.025478                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.061123                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.061123                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.061123                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.061123                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1253                       # number of writebacks
system.cpu1.dcache.writebacks::total             1253                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1771                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             144603                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1771                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            81.650480                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    97.584480                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   414.415520                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.190595                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.809405                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          382                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           297251                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          297251                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       145969                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         145969                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       145969                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          145969                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       145969                       # number of overall hits
system.cpu1.icache.overall_hits::total         145969                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1771                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1771                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1771                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1771                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1771                       # number of overall misses
system.cpu1.icache.overall_misses::total         1771                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       147740                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       147740                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       147740                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       147740                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       147740                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       147740                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.011987                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.011987                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.011987                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.011987                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.011987                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.011987                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         1771                       # number of writebacks
system.cpu1.icache.writebacks::total             1771                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      56                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      3947                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     950     39.19%     39.19% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     17      0.70%     39.89% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      0.04%     39.93% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   1456     60.07%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                2424                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      949     49.53%     49.53% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      17      0.89%     50.42% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      0.05%     50.47% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     949     49.53%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 1916                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               778227000     81.40%     81.40% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                1215500      0.13%     81.53% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                  49000      0.01%     81.53% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              176574500     18.47%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           956066000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.998947                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.651786                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.790429                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::4                         3     10.00%     10.00% # number of syscalls executed
system.cpu2.kern.syscall::17                        4     13.33%     23.33% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      3.33%     26.67% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      3.33%     30.00% # number of syscalls executed
system.cpu2.kern.syscall::71                       18     60.00%     90.00% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      3.33%     93.33% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      3.33%     96.67% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      3.33%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    30                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    8      0.27%      0.27% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  110      3.73%      4.00% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.03%      4.04% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 2239     75.98%     80.01% # number of callpals executed
system.cpu2.kern.callpal::rdps                     87      2.95%     82.97% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.03%     83.00% # number of callpals executed
system.cpu2.kern.callpal::rti                     167      5.67%     88.67% # number of callpals executed
system.cpu2.kern.callpal::callsys                  41      1.39%     90.06% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.03%     90.09% # number of callpals executed
system.cpu2.kern.callpal::rdunique                291      9.87%     99.97% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.03%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  2947                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              276                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                148                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                147                      
system.cpu2.kern.mode_good::user                  148                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.532609                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.695755                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        1683416500     96.83%     96.83% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user            55039500      3.17%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     110                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements            18389                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          434.171833                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             316556                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            18389                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            17.214422                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    31.356711                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   402.815122                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.061244                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.786748                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.847992                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          484                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           704822                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          704822                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       173448                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         173448                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       142457                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        142457                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         3883                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         3883                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         4219                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         4219                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       315905                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          315905                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       315905                       # number of overall hits
system.cpu2.dcache.overall_hits::total         315905                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         9781                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         9781                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         8731                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         8731                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          427                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          427                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           56                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           56                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        18512                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         18512                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        18512                       # number of overall misses
system.cpu2.dcache.overall_misses::total        18512                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       183229                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       183229                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       151188                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       151188                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         4310                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         4310                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         4275                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         4275                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       334417                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       334417                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       334417                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       334417                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.053381                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.053381                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.057749                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.057749                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.099072                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.099072                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.013099                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.013099                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.055356                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.055356                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.055356                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.055356                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        12130                       # number of writebacks
system.cpu2.dcache.writebacks::total            12130                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            23457                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            1005427                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            23457                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            42.862557                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    92.772329                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   419.227671                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.181196                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.818804                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          247                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          248                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          2084841                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         2084841                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1007235                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1007235                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1007235                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1007235                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1007235                       # number of overall hits
system.cpu2.icache.overall_hits::total        1007235                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        23457                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        23457                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        23457                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         23457                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        23457                       # number of overall misses
system.cpu2.icache.overall_misses::total        23457                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1030692                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1030692                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1030692                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1030692                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1030692                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1030692                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.022758                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.022758                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.022758                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.022758                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.022758                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.022758                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        23457                       # number of writebacks
system.cpu2.icache.writebacks::total            23457                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                        84                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                      28     38.36%     38.36% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      1.37%     39.73% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      2      2.74%     42.47% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                     42     57.53%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                  73                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                       28     49.12%     49.12% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      1.75%     50.88% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       2      3.51%     54.39% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                      26     45.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                   57                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               893284000     99.44%     99.44% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                  49000      0.01%     99.45% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 330500      0.04%     99.49% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                4613500      0.51%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           898277000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.780822                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      3.85%      3.85% # number of callpals executed
system.cpu3.kern.callpal::swpipl                   67     85.90%     89.74% # number of callpals executed
system.cpu3.kern.callpal::rdps                      5      6.41%     96.15% # number of callpals executed
system.cpu3.kern.callpal::rti                       3      3.85%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                    78                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                6                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements              520                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          413.372713                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              10613                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              520                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            20.409615                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   172.052456                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   241.320257                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.336040                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.471329                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.807369                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          253                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          124                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            15472                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           15472                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data         3504                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           3504                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data         3178                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          3178                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           36                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           36                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           42                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           42                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data         6682                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            6682                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data         6682                       # number of overall hits
system.cpu3.dcache.overall_hits::total           6682                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data          390                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          390                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          245                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          245                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           20                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           20                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           11                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data          635                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           635                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data          635                       # number of overall misses
system.cpu3.dcache.overall_misses::total          635                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data         3894                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         3894                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data         3423                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         3423                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           53                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           53                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data         7317                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         7317                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data         7317                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         7317                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.100154                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.100154                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.071575                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.071575                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.357143                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.357143                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.207547                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.207547                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.086784                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.086784                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.086784                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.086784                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          256                       # number of writebacks
system.cpu3.dcache.writebacks::total              256                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1009                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              56908                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1009                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            56.400396                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   120.058748                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   391.941252                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.234490                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.765510                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          381                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            43461                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           43461                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        20217                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          20217                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        20217                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           20217                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        20217                       # number of overall hits
system.cpu3.icache.overall_hits::total          20217                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1009                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1009                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1009                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1009                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1009                       # number of overall misses
system.cpu3.icache.overall_misses::total         1009                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        21226                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        21226                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        21226                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        21226                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        21226                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        21226                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.047536                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.047536                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.047536                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.047536                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.047536                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.047536                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         1009                       # number of writebacks
system.cpu3.icache.writebacks::total             1009                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                        21                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                       5     26.32%     26.32% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                      1      5.26%     31.58% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      5.26%     36.84% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                     12     63.16%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                  19                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                        5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                       1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                       4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                   11                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0               897462000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22                  49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 164500      0.02%     99.94% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31                 562500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total           898238000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.callpal::swpipl                   15     78.95%     78.95% # number of callpals executed
system.cpu4.kern.callpal::rdps                      2     10.53%     89.47% # number of callpals executed
system.cpu4.kern.callpal::rti                       2     10.53%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                    19                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                  0                      
system.cpu4.kern.mode_good::user                    0                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu4.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements                4                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          345.562623                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs                  9                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs                4                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs             2.250000                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   345.562623                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.674927                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.674927                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          345                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          340                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.673828                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses             1335                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses            1335                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data          406                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total            406                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data          231                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total           231                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data            6                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data            3                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data          637                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total             637                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data          637                       # number of overall hits
system.cpu4.dcache.overall_hits::total            637                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data            7                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total            7                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data            5                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data            1                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data            4                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data           12                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data           12                       # number of overall misses
system.cpu4.dcache.overall_misses::total           12                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data          413                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total          413                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data          236                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total          236                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data          649                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total          649                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data          649                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total          649                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.016949                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.016949                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.021186                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.021186                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.571429                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.571429                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.018490                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.018490                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.018490                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.018490                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu4.dcache.writebacks::total                1                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst            1                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst          511                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.001953                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.998047                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses             3788                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses            3788                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst         1894                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total           1894                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst         1894                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total            1894                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst         1894                       # number of overall hits
system.cpu4.icache.overall_hits::total           1894                       # number of overall hits
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst         1894                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total         1894                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst         1894                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total         1894                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst         1894                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total         1894                       # number of overall (read+write) accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                        27                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                       8     32.00%     32.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                      1      4.00%     36.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      1      4.00%     40.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                     15     60.00%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                  25                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                        8     47.06%     47.06% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                       1      5.88%     52.94% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       1      5.88%     58.82% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                       7     41.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                   17                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0               897484000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22                  49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 164500      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31                 597000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total           898294500                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.466667                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.680000                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.callpal::swpipl                   21     84.00%     84.00% # number of callpals executed
system.cpu5.kern.callpal::rdps                      2      8.00%     92.00% # number of callpals executed
system.cpu5.kern.callpal::rti                       2      8.00%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                    25                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                  0                      
system.cpu5.kern.mode_good::user                    0                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu5.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements                9                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          440.837058                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs                 44                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs                9                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs             4.888889                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data            6                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   434.837058                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.011719                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.849291                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.861010                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3          431                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses             1472                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses            1472                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data          432                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total            432                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data          255                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total           255                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data            5                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total            5                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data            3                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data          687                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total             687                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data          687                       # number of overall hits
system.cpu5.dcache.overall_hits::total            687                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data           16                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data            7                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data            3                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data            5                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data           23                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total            23                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data           23                       # number of overall misses
system.cpu5.dcache.overall_misses::total           23                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data          448                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total          448                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data          262                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total          262                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data          710                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total          710                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data          710                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total          710                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.035714                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.035714                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.026718                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.026718                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.375000                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.375000                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.625000                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.625000                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.032394                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.032394                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.032394                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.032394                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks            3                       # number of writebacks
system.cpu5.dcache.writebacks::total                3                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements                9                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs                259                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs                9                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            28.777778                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    92.845858                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   419.154142                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.181340                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.818660                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3          500                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses             4193                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses            4193                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst         2083                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total           2083                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst         2083                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total            2083                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst         2083                       # number of overall hits
system.cpu5.icache.overall_hits::total           2083                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst            9                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total            9                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst            9                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total             9                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst            9                       # number of overall misses
system.cpu5.icache.overall_misses::total            9                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst         2092                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total         2092                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst         2092                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total         2092                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst         2092                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total         2092                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.004302                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.004302                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.004302                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.004302                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.004302                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.004302                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks            9                       # number of writebacks
system.cpu5.icache.writebacks::total                9                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                        29                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                       9     33.33%     33.33% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                      1      3.70%     37.04% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      3.70%     40.74% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                     16     59.26%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                  27                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                        9     47.37%     47.37% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                       1      5.26%     52.63% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      5.26%     57.89% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                       8     42.11%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                   19                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0               897483000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22                  49000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 164500      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31                 602000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total           898298500                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.500000                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.703704                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.callpal::swpipl                   23     85.19%     85.19% # number of callpals executed
system.cpu6.kern.callpal::rdps                      2      7.41%     92.59% # number of callpals executed
system.cpu6.kern.callpal::rti                       2      7.41%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                    27                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                  0                      
system.cpu6.kern.mode_good::user                    0                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu6.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements               39                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          424.696583                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                250                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs               39                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs             6.410256                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   424.696583                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.829486                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.829486                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          432                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3          369                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses             1583                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses            1583                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data          415                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total            415                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data          264                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           264                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data            6                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data            3                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data          679                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total             679                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data          679                       # number of overall hits
system.cpu6.dcache.overall_hits::total            679                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data           56                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data            8                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data            3                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data            5                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data           64                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data           64                       # number of overall misses
system.cpu6.dcache.overall_misses::total           64                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data          471                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total          471                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data          272                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          272                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data          743                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total          743                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data          743                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total          743                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.118896                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.118896                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.029412                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.029412                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.625000                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.625000                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.086137                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.086137                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.086137                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.086137                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks            8                       # number of writebacks
system.cpu6.dcache.writebacks::total                8                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements               74                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs               6187                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs               74                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            83.608108                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3          416                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses             4444                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses            4444                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst         2111                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total           2111                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst         2111                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total            2111                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst         2111                       # number of overall hits
system.cpu6.icache.overall_hits::total           2111                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           74                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           74                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            74                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           74                       # number of overall misses
system.cpu6.icache.overall_misses::total           74                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst         2185                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total         2185                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst         2185                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total         2185                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst         2185                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total         2185                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.033867                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.033867                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.033867                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.033867                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.033867                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.033867                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks           74                       # number of writebacks
system.cpu6.icache.writebacks::total               74                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                        23                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                       5     23.81%     23.81% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                      1      4.76%     28.57% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      2      9.52%     38.10% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                     13     61.90%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                  21                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                        5     38.46%     38.46% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                       1      7.69%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       2     15.38%     61.54% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                       5     38.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                   13                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0               897200000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22                  49000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 195000      0.02%     99.94% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31                 577000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total           898021000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.384615                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::swpipl                   17     80.95%     80.95% # number of callpals executed
system.cpu7.kern.callpal::rdps                      2      9.52%     90.48% # number of callpals executed
system.cpu7.kern.callpal::rti                       2      9.52%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                    21                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements               37                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          443.354798                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs                220                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs               37                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs             5.945946                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data            6                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   437.354798                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.011719                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.854209                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.865927                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          380                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses             1436                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses            1436                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data          379                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total            379                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data          236                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total           236                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data            6                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data            3                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data          615                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total             615                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data          615                       # number of overall hits
system.cpu7.dcache.overall_hits::total            615                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data           48                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           12                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data            2                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data            5                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data           60                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data           60                       # number of overall misses
system.cpu7.dcache.overall_misses::total           60                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data          427                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total          427                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data          248                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total          248                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data          675                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total          675                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data          675                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total          675                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.112412                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.112412                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.048387                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.048387                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.625000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.625000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.088889                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.088889                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.088889                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.088889                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           17                       # number of writebacks
system.cpu7.dcache.writebacks::total               17                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements               88                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 507                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs              15967                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs               88                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           181.443182                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst          103                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst          404                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.201172                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.789062                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.990234                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2          277                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          117                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses             4056                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses            4056                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst         1896                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total           1896                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst         1896                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total            1896                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst         1896                       # number of overall hits
system.cpu7.icache.overall_hits::total           1896                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           88                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           88                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           88                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            88                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           88                       # number of overall misses
system.cpu7.icache.overall_misses::total           88                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst         1984                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total         1984                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst         1984                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total         1984                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst         1984                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total         1984                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.044355                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.044355                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.044355                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.044355                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.044355                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.044355                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks           88                       # number of writebacks
system.cpu7.icache.writebacks::total               88                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 143                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1191936                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        148                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  647                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 647                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19233                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19233                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          298                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          574                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          722                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2430                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   39760                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          791                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          361                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2883                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1195147                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                18665                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18665                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               167985                       # Number of tag accesses
system.iocache.tags.data_accesses              167985                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           41                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               41                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18624                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           41                       # number of demand (read+write) misses
system.iocache.demand_misses::total                41                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           41                       # number of overall misses
system.iocache.overall_misses::total               41                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             41                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           41                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              41                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           41                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             41                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           18624                       # number of writebacks
system.iocache.writebacks::total                18624                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     23788                       # number of replacements
system.l2.tags.tagsinuse                  3983.900261                       # Cycle average of tags in use
system.l2.tags.total_refs                       54703                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     23788                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.299605                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1595.913172                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.117416                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         1.274872                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data         0.973103                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   266.692571                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   215.398763                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   265.414042                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   146.769729                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   901.304733                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   478.755090                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    80.993482                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    21.174564                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data     0.258703                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst     0.597578                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data     0.542302                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst     1.969895                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data     2.834135                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst     0.893854                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data     1.022259                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.389627                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000311                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.000238                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.065110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.052588                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.064798                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.035832                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.220045                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.116884                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.019774                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.005170                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.000063                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.000146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.000132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.000481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.000692                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.000218                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.000250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972632                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4012                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1152                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2713                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          145                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.979492                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    782054                       # Number of tag accesses
system.l2.tags.data_accesses                   782054                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        16743                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            16743                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        15966                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            15966                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus5.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          186                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           69                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         1222                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1490                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          735                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst          956                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst        19124                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst          758                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus6.inst           52                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus7.inst           74                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              21699                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         1121                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data          798                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data         7593                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data          219                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus4.data            3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus5.data            4                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus6.data           24                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus7.data           27                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9789                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst          735                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         1307                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          956                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          867                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        19124                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         8815                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst          758                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          232                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst           52                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data           24                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst           74                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data           27                       # number of demand (read+write) hits
system.l2.demand_hits::total                    32978                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          735                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         1307                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          956                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          867                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        19124                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         8815                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst          758                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          232                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data            3                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data            4                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst           52                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data           24                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst           74                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data           27                       # number of overall hits
system.l2.overall_hits::total                   32978                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus4.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 55                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               23                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         1910                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          672                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         7336                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          169                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10097                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         2134                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst          815                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         4333                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          251                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus5.inst            9                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus6.inst           22                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus7.inst           14                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7578                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         1693                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data          930                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data         1989                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data          103                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus5.data            8                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus6.data           27                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus7.data           18                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4768                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         2134                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3603                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          815                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1602                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         4333                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         9325                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          251                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          272                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst            9                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data            9                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           22                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data           31                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data           22                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22443                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         2134                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3603                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          815                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1602                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         4333                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         9325                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          251                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          272                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data            1                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst            9                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data            9                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           22                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data           31                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data           22                       # number of overall misses
system.l2.overall_misses::total                 22443                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        16743                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        16743                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        15966                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        15966                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               66                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         2096                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          741                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data         8558                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          182                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             11587                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         2869                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         1771                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst        23457                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         1009                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus5.inst            9                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus6.inst           74                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus7.inst           88                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          29277                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         2814                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         1728                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data         9582                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data          322                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus4.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus5.data           12                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus6.data           51                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus7.data           45                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         14557                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         2869                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4910                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         1771                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         2469                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        23457                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        18140                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1009                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          504                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data            4                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst            9                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           74                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data           55                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           88                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data           49                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                55421                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         2869                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4910                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         1771                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         2469                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        23457                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        18140                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1009                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          504                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data            4                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst            9                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           74                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data           55                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           88                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data           49                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               55421                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.818182                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.583333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.833333                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.821429                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.911260                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.906883                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.857210                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.928571                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.871408                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.743813                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.460192                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.184721                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.248761                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus6.inst     0.297297                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus7.inst     0.159091                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.258838                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.601635                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.538194                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.207577                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.319876                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus5.data     0.666667                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus6.data     0.529412                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus7.data     0.400000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.327540                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.743813                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.733809                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.460192                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.648846                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.184721                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.514057                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.248761                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.539683                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.250000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.692308                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.297297                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.563636                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.159091                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.448980                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.404955                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.743813                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.733809                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.460192                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.648846                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.184721                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.514057                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.248761                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.539683                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.692308                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.297297                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.563636                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.159091                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.448980                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.404955                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11534                       # number of writebacks
system.l2.writebacks::total                     11534                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 606                       # Transaction distribution
system.membus.trans_dist::ReadResp              12993                       # Transaction distribution
system.membus.trans_dist::WriteReq                609                       # Transaction distribution
system.membus.trans_dist::WriteResp               609                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        30158                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8252                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              276                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            114                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              93                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10190                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10082                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12387                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         18624                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        18624                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        55954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        55954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2430                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        65233                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        67663                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 123617                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1194560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1194560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2883                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2173568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2176451                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3371011                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             81257                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   81257    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               81257                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               64558                       # DTB read hits
system.switch_cpus0.dtb.read_misses               129                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           18319                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              46000                       # DTB write hits
system.switch_cpus0.dtb.write_misses               18                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          10411                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              110558                       # DTB hits
system.switch_cpus0.dtb.data_misses               147                       # DTB misses
system.switch_cpus0.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           28730                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              98061                       # ITB hits
system.switch_cpus0.itb.fetch_misses              121                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          98182                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 1500093                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             316073                       # Number of instructions committed
system.switch_cpus0.committedOps               316073                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       305027                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           342                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              14499                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        29627                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              305027                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  342                       # number of float instructions
system.switch_cpus0.num_int_register_reads       409509                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       223514                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          178                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               111034                       # number of memory refs
system.switch_cpus0.num_load_insts              64961                       # Number of load instructions
system.switch_cpus0.num_store_insts             46073                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      1183745.154880                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      316347.845120                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.210885                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.789115                       # Percentage of idle cycles
system.switch_cpus0.Branches                    47031                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         4283      1.35%      1.35% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           191106     60.43%     61.79% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             263      0.08%     61.87% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     61.87% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             45      0.01%     61.88% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     61.88% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     61.88% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     61.88% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              3      0.00%     61.89% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     61.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     61.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     61.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     61.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     61.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     61.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     61.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     61.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     61.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     61.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     61.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     61.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     61.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     61.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     61.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     61.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     61.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     61.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     61.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     61.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     61.89% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           67546     21.36%     83.25% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          46356     14.66%     97.90% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          6628      2.10%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            316230                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               26011                       # DTB read hits
system.switch_cpus1.dtb.read_misses               325                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1841                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              15628                       # DTB write hits
system.switch_cpus1.dtb.write_misses               34                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   8                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            894                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               41639                       # DTB hits
system.switch_cpus1.dtb.data_misses               359                       # DTB misses
system.switch_cpus1.dtb.data_acv                   20                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2735                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              23514                       # ITB hits
system.switch_cpus1.itb.fetch_misses              124                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          23638                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 1796735                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             147361                       # Number of instructions committed
system.switch_cpus1.committedOps               147361                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       141857                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           239                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               3078                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        17897                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              141857                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  239                       # number of float instructions
system.switch_cpus1.num_int_register_reads       187890                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       106960                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          120                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          121                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                42721                       # number of memory refs
system.switch_cpus1.num_load_insts              26880                       # Number of load instructions
system.switch_cpus1.num_store_insts             15841                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      1619637.745587                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      177097.254413                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.098566                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.901434                       # Percentage of idle cycles
system.switch_cpus1.Branches                    22155                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         2771      1.88%      1.88% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            94411     63.90%     65.78% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             209      0.14%     65.92% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     65.92% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             32      0.02%     65.94% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     65.94% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     65.94% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     65.94% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     65.94% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     65.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     65.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     65.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     65.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     65.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     65.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     65.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     65.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     65.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     65.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     65.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     65.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     65.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     65.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     65.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     65.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     65.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     65.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     65.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     65.94% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     65.94% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           27960     18.93%     84.87% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          15863     10.74%     95.61% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6491      4.39%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            147740                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              186489                       # DTB read hits
system.switch_cpus2.dtb.read_misses               445                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses           18389                       # DTB read accesses
system.switch_cpus2.dtb.write_hits             155569                       # DTB write hits
system.switch_cpus2.dtb.write_misses              168                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          11826                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              342058                       # DTB hits
system.switch_cpus2.dtb.data_misses               613                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses           30215                       # DTB accesses
system.switch_cpus2.itb.fetch_hits             142428                       # ITB hits
system.switch_cpus2.itb.fetch_misses              369                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses         142797                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 1912199                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts            1030079                       # Number of instructions committed
system.switch_cpus2.committedOps              1030079                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses       988154                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses          2718                       # Number of float alu accesses
system.switch_cpus2.num_func_calls              34609                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts       101671                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts              988154                       # number of integer instructions
system.switch_cpus2.num_fp_insts                 2718                       # number of float instructions
system.switch_cpus2.num_int_register_reads      1368229                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes       716289                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads         1188                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes         1210                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs               344228                       # number of memory refs
system.switch_cpus2.num_load_insts             188151                       # Number of load instructions
system.switch_cpus2.num_store_insts            156077                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      597944.067791                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      1314254.932209                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.687300                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.312700                       # Percentage of idle cycles
system.switch_cpus2.Branches                   147079                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass        19924      1.93%      1.93% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu           635416     61.65%     63.58% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            2286      0.22%     63.80% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     63.80% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd            441      0.04%     63.85% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     63.85% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt             11      0.00%     63.85% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             2      0.00%     63.85% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              3      0.00%     63.85% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     63.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     63.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     63.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     63.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     63.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     63.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     63.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     63.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     63.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     63.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     63.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     63.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     63.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     63.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     63.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     63.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     63.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     63.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     63.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     63.85% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     63.85% # Class of executed instruction
system.switch_cpus2.op_class::MemRead          195467     18.96%     82.81% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite         156499     15.18%     98.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         20643      2.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total           1030692                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                3937                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 3                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              19                       # DTB read accesses
system.switch_cpus3.dtb.write_hits               3483                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                7420                       # DTB hits
system.switch_cpus3.dtb.data_misses                 3                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses              19                       # DTB accesses
system.switch_cpus3.itb.fetch_hits               1039                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           1039                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 1796560                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts              21223                       # Number of instructions committed
system.switch_cpus3.committedOps                21223                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses        20547                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                914                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts         2033                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts               20547                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_int_register_reads        28442                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes        14586                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                 7452                       # number of memory refs
system.switch_cpus3.num_load_insts               3957                       # Number of load instructions
system.switch_cpus3.num_store_insts              3495                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1771146.172454                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      25413.827546                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.014146                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.985854                       # Percentage of idle cycles
system.switch_cpus3.Branches                     3204                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass          218      1.03%      1.03% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            13011     61.30%     62.32% # Class of executed instruction
system.switch_cpus3.op_class::IntMult              48      0.23%     62.55% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     62.55% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.05%     62.60% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     62.60% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     62.60% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     62.60% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     62.60% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     62.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     62.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     62.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     62.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     62.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     62.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     62.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     62.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     62.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     62.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     62.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     62.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     62.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     62.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     62.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     62.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     62.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     62.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     62.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     62.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     62.60% # Class of executed instruction
system.switch_cpus3.op_class::MemRead            4060     19.13%     81.73% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite           3499     16.48%     98.21% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess           379      1.79%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total             21226                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits                 420                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_hits                245                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.data_hits                 665                       # DTB hits
system.switch_cpus4.dtb.data_misses                 0                       # DTB misses
system.switch_cpus4.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus4.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus4.itb.fetch_hits                301                       # ITB hits
system.switch_cpus4.itb.fetch_misses                0                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses            301                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles                 1796478                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts               1894                       # Number of instructions committed
system.switch_cpus4.committedOps                 1894                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses         1807                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus4.num_func_calls                 78                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts          136                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts                1807                       # number of integer instructions
system.switch_cpus4.num_fp_insts                    0                       # number of float instructions
system.switch_cpus4.num_int_register_reads         2427                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes         1411                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs                  667                       # number of memory refs
system.switch_cpus4.num_load_insts                420                       # Number of load instructions
system.switch_cpus4.num_store_insts               247                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      1794212.176858                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles       2265.823142                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.001261                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.998739                       # Percentage of idle cycles
system.switch_cpus4.Branches                      252                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass            9      0.48%      0.48% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu             1102     58.18%     58.66% # Class of executed instruction
system.switch_cpus4.op_class::IntMult               5      0.26%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd              0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::MemRead             437     23.07%     82.00% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite            247     13.04%     95.04% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess            94      4.96%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total              1894                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits                 456                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_hits                272                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.data_hits                 728                       # DTB hits
system.switch_cpus5.dtb.data_misses                 0                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus5.itb.fetch_hits                355                       # ITB hits
system.switch_cpus5.itb.fetch_misses                0                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses            355                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles                 1796591                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts               2092                       # Number of instructions committed
system.switch_cpus5.committedOps                 2092                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses         1988                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus5.num_func_calls                 84                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts          146                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts                1988                       # number of integer instructions
system.switch_cpus5.num_fp_insts                    0                       # number of float instructions
system.switch_cpus5.num_int_register_reads         2681                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes         1558                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                  730                       # number of memory refs
system.switch_cpus5.num_load_insts                456                       # Number of load instructions
system.switch_cpus5.num_store_insts               274                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      1794087.898394                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles       2503.101606                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.001393                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.998607                       # Percentage of idle cycles
system.switch_cpus5.Branches                      276                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass            9      0.43%      0.43% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu             1210     57.84%     58.27% # Class of executed instruction
system.switch_cpus5.op_class::IntMult               5      0.24%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd              0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::MemRead             476     22.75%     81.26% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite            274     13.10%     94.36% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess           118      5.64%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total              2092                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits                 480                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_hits                283                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.data_hits                 763                       # DTB hits
system.switch_cpus6.dtb.data_misses                 0                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus6.itb.fetch_hits                373                       # ITB hits
system.switch_cpus6.itb.fetch_misses                0                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses            373                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles                 1796599                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts               2185                       # Number of instructions committed
system.switch_cpus6.committedOps                 2185                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses         2076                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus6.num_func_calls                 88                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts          155                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts                2076                       # number of integer instructions
system.switch_cpus6.num_fp_insts                    0                       # number of float instructions
system.switch_cpus6.num_int_register_reads         2801                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes         1626                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs                  765                       # number of memory refs
system.switch_cpus6.num_load_insts                480                       # Number of load instructions
system.switch_cpus6.num_store_insts               285                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      1793984.504719                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles       2614.495281                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.001455                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.998545                       # Percentage of idle cycles
system.switch_cpus6.Branches                      292                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass            9      0.41%      0.41% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu             1260     57.67%     58.08% # Class of executed instruction
system.switch_cpus6.op_class::IntMult               5      0.23%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::MemRead             500     22.88%     81.19% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite            285     13.04%     94.23% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess           126      5.77%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total              2185                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits                 435                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits                258                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits                 693                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits                319                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses            319                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles                 1796044                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts               1984                       # Number of instructions committed
system.switch_cpus7.committedOps                 1984                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses         1889                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls                 82                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts          141                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                1889                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads         2538                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes         1476                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                  695                       # number of memory refs
system.switch_cpus7.num_load_insts                435                       # Number of load instructions
system.switch_cpus7.num_store_insts               260                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      1793670.967998                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles       2373.032002                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.001321                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.998679                       # Percentage of idle cycles
system.switch_cpus7.Branches                      264                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass            9      0.45%      0.45% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu             1153     58.11%     58.57% # Class of executed instruction
system.switch_cpus7.op_class::IntMult               5      0.25%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::MemRead             454     22.88%     81.70% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite            261     13.16%     94.86% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess           102      5.14%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total              1984                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       112980                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        42062                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        33070                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           4358                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1759                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         2599                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                606                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             45583                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               609                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              609                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        16743                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        15966                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5099                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             272                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           119                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            391                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            11695                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           11695                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         29277                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        15700                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         7669                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        16699                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4629                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         7199                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        59398                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        53790                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         2407                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         1717                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side           39                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side           18                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side           72                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side          167                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side          163                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          232                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          165                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                154364                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       307200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       535638                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       182912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       243052                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2300224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      1981653                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side        89472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        56108                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side          656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side          576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side         1488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side         5952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side         4560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side         9216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side         4560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5723267                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           61159                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           175313                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.751656                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.706667                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 133609     76.21%     76.21% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9936      5.67%     81.88% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  13622      7.77%     89.65% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   5009      2.86%     92.51% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   2032      1.16%     93.67% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   2524      1.44%     95.11% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1401      0.80%     95.90% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   7026      4.01%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    154      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             175313                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.947266                       # Number of seconds simulated
sim_ticks                                947266398000                       # Number of ticks simulated
final_tick                               3211973345000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1460760                       # Simulator instruction rate (inst/s)
host_op_rate                                  1460760                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              179720720                       # Simulator tick rate (ticks/s)
host_mem_usage                                 768568                       # Number of bytes of host memory used
host_seconds                                  5270.77                       # Real time elapsed on the host
sim_insts                                  7699330112                       # Number of instructions simulated
sim_ops                                    7699330112                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst      1733440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data     74574656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       682432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data     48273920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      4380928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     69069248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       832064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data     50515584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.inst       732224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data     53397632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst       828800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data     59879360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst       784320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data     49861504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.inst       784448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.data     52982144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          469312704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst      1733440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       682432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      4380928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       832064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst       732224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst       828800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst       784320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus7.inst       784448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      10758656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    198545920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       198545920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst        27085                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      1165229                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst        10663                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data       754280                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        68452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data      1079207                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst        13001                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data       789306                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.inst        11441                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data       834338                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst        12950                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data       935615                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst        12255                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data       779086                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.inst        12257                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.data       827846                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7333011                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       3102280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3102280                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      1829939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     78726171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       720422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     50961293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      4624811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     72914281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       878384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     53327748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.inst       772986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data     56370238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst       874939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data     63212799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst       827982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data     52637256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.inst       828118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.data     55931620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             495438986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      1829939                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       720422                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      4624811                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       878384                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst       772986                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst       874939                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst       827982                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus7.inst       828118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         11357582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       209598821                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            209598821                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       209598821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      1829939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     78726171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       720422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     50961293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      4624811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     72914281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       878384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     53327748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst       772986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data     56370238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst       874939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data     63212799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst       827982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data     52637256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.inst       828118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.data     55931620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            705037807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     566                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                   5673717                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                 1804431     49.87%     49.87% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     50      0.00%     49.87% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    970      0.03%     49.90% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     61      0.00%     49.90% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                1812758     50.10%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total             3618270                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                  1804305     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      50      0.00%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     970      0.03%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      61      0.00%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                 1804261     49.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total              3609647                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            899955243500     95.01%     95.01% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                3750000      0.00%     95.01% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               47530000      0.01%     95.01% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                9833000      0.00%     95.01% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            47250076000      4.99%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        947266432500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999930                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.995313                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.997617                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::6                         1      4.76%      4.76% # number of syscalls executed
system.cpu0.kern.syscall::17                       11     52.38%     57.14% # number of syscalls executed
system.cpu0.kern.syscall::71                        1      4.76%     61.90% # number of syscalls executed
system.cpu0.kern.syscall::73                        8     38.10%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    21                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                  143      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   91      0.00%      0.01% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.00%      0.01% # number of callpals executed
system.cpu0.kern.callpal::swpipl              1819261     50.26%     50.27% # number of callpals executed
system.cpu0.kern.callpal::rdps                   1956      0.05%     50.32% # number of callpals executed
system.cpu0.kern.callpal::rti                 1797928     49.67%     99.99% # number of callpals executed
system.cpu0.kern.callpal::callsys                  53      0.00%     99.99% # number of callpals executed
system.cpu0.kern.callpal::rdunique                363      0.01%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total               3619796                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel          1798016                       # number of protection mode switches
system.cpu0.kern.mode_switch::user            1797003                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel            1797002                      
system.cpu0.kern.mode_good::user              1797003                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.999436                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.999718                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      728267332500     76.83%     76.83% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        219641790500     23.17%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      91                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements          2453842                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          501.574910                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          298132781                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2453842                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           121.496323                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   501.574910                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.979638                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.979638                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          193                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          203                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        621414673                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       621414673                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data    174939535                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      174939535                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data    120891401                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     120891401                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18862                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18862                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        20895                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        20895                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    295830936                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       295830936                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    295830936                       # number of overall hits
system.cpu0.dcache.overall_hits::total      295830936                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      5785476                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5785476                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      5239254                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5239254                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         4837                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         4837                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         2664                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2664                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     11024730                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      11024730                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     11024730                       # number of overall misses
system.cpu0.dcache.overall_misses::total     11024730                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    180725011                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    180725011                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data    126130655                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    126130655                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        23699                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        23699                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        23559                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        23559                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    306855666                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    306855666                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    306855666                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    306855666                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.032013                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.032013                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.041538                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.041538                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.204101                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.204101                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.113078                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.113078                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.035928                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.035928                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.035928                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.035928                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks      1399671                       # number of writebacks
system.cpu0.dcache.writebacks::total          1399671                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements           368498                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          803960435                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           368498                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          2181.722655                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          100                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          142                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          108                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       1744276212                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      1744276212                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    871585359                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      871585359                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    871585359                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       871585359                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    871585359                       # number of overall hits
system.cpu0.icache.overall_hits::total      871585359                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       368498                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       368498                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       368498                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        368498                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       368498                       # number of overall misses
system.cpu0.icache.overall_misses::total       368498                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    871953857                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    871953857                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    871953857                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    871953857                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    871953857                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    871953857                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000423                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000423                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000423                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000423                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000423                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000423                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks       368498                       # number of writebacks
system.cpu0.icache.writebacks::total           368498                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     600                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                   6157422                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                 1982179     49.91%     49.91% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    970      0.02%     49.93% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     68      0.00%     49.93% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                1988407     50.07%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total             3971624                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                  1982060     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     970      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      68      0.00%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                 1982009     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total              3965107                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            896131428500     94.60%     94.60% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               47530000      0.01%     94.60% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               11463000      0.00%     94.60% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            51133492500      5.40%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        947323914000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.999940                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.996782                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.998359                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::73                        4    100.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     4                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   34      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   91      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::swpipl              1992473     50.15%     50.15% # number of callpals executed
system.cpu1.kern.callpal::rdps                   1947      0.05%     50.20% # number of callpals executed
system.cpu1.kern.callpal::rti                 1978113     49.79%     99.99% # number of callpals executed
system.cpu1.kern.callpal::callsys                  25      0.00%     99.99% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.00%     99.99% # number of callpals executed
system.cpu1.kern.callpal::rdunique                200      0.01%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total               3972886                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel          1977559                       # number of protection mode switches
system.cpu1.kern.mode_switch::user            1977196                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                645                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel            1977219                      
system.cpu1.kern.mode_good::user              1977196                      
system.cpu1.kern.mode_good::idle                   22                      
system.cpu1.kern.mode_switch_good::kernel     0.999828                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.034109                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.999757                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel      235758000000     24.87%     24.87% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        174014926000     18.36%     43.23% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        538079804000     56.77%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      91                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements          1345464                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          474.406874                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          297303026                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1345464                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           220.966913                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     2.388096                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   472.018778                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.004664                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.921912                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.926576                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          487                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          131                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          285                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.951172                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        617657034                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       617657034                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    171498171                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      171498171                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data    123021753                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     123021753                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         7652                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         7652                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8651                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8651                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    294519924                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       294519924                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    294519924                       # number of overall hits
system.cpu1.dcache.overall_hits::total      294519924                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      5256899                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5256899                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data      5530897                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      5530897                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         3445                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         3445                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         2324                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2324                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data     10787796                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10787796                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data     10787796                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10787796                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    176755070                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    176755070                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data    128552650                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    128552650                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        11097                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        11097                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10975                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10975                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    305307720                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    305307720                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    305307720                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    305307720                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.029741                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029741                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.043024                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.043024                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.310444                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.310444                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.211754                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.211754                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.035334                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.035334                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.035334                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.035334                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       620824                       # number of writebacks
system.cpu1.dcache.writebacks::total           620824                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements           382839                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          608625970                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           382839                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1589.770034                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    18.048010                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   493.951990                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.035250                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.964750                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          224                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       1641452311                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      1641452311                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    820151897                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      820151897                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    820151897                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       820151897                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    820151897                       # number of overall hits
system.cpu1.icache.overall_hits::total      820151897                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst       382839                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       382839                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst       382839                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        382839                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst       382839                       # number of overall misses
system.cpu1.icache.overall_misses::total       382839                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    820534736                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    820534736                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    820534736                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    820534736                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    820534736                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    820534736                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000467                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000467                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000467                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks       382839                       # number of writebacks
system.cpu1.icache.writebacks::total           382839                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     413                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                  16257631                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                 2064164     49.88%     49.88% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     84      0.00%     49.88% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    970      0.02%     49.91% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     57      0.00%     49.91% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                2072839     50.09%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total             4138114                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                  2064044     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      84      0.00%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     970      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      57      0.00%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                 2063993     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total              4129148                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            893085929000     94.28%     94.28% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                6006000      0.00%     94.28% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               47530000      0.01%     94.29% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               10121000      0.00%     94.29% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            54115194000      5.71%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        947264780000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999942                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.995732                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.997833                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                      1970     97.28%     97.28% # number of syscalls executed
system.cpu2.kern.syscall::4                         1      0.05%     97.33% # number of syscalls executed
system.cpu2.kern.syscall::17                        3      0.15%     97.48% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      0.05%     97.53% # number of syscalls executed
system.cpu2.kern.syscall::71                       41      2.02%     99.56% # number of syscalls executed
system.cpu2.kern.syscall::73                        2      0.10%     99.65% # number of syscalls executed
system.cpu2.kern.syscall::74                        7      0.35%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                  2025                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   90      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  113      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpipl              2081445     14.89%     14.89% # number of callpals executed
system.cpu2.kern.callpal::rdps                   2392      0.02%     14.91% # number of callpals executed
system.cpu2.kern.callpal::rti                 2055558     14.71%     29.62% # number of callpals executed
system.cpu2.kern.callpal::callsys                2054      0.01%     29.63% # number of callpals executed
system.cpu2.kern.callpal::rdunique            9834148     70.37%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total              13975801                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel          2055672                       # number of protection mode switches
system.cpu2.kern.mode_switch::user            2055033                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel            2055034                      
system.cpu2.kern.mode_good::user              2055033                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.999690                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.999845                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      357899565500     37.78%     37.78% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        589363352500     62.22%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     113                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements          2459276                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          502.405383                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          622637608                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2459276                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           253.179232                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   502.405383                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.981261                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.981261                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          491                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          365                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1271738683                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1271738683                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    364973711                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      364973711                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data    215234888                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     215234888                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data     19704352                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total     19704352                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data     19712189                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total     19712189                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    580208599                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       580208599                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    580208599                       # number of overall hits
system.cpu2.dcache.overall_hits::total      580208599                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      6143055                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      6143055                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      5971355                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      5971355                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        10005                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        10005                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         2006                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2006                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     12114410                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      12114410                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     12114410                       # number of overall misses
system.cpu2.dcache.overall_misses::total     12114410                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    371116766                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    371116766                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data    221206243                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    221206243                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data     19714357                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total     19714357                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data     19714195                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total     19714195                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    592323009                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    592323009                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    592323009                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    592323009                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.016553                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016553                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.026995                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.026995                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.000507                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.000507                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000102                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000102                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.020452                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.020452                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.020452                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.020452                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      1523557                       # number of writebacks
system.cpu2.dcache.writebacks::total          1523557                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           620756                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         1468006717                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           620756                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2364.869155                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          283                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       3368398706                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      3368398706                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst   1683268219                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     1683268219                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst   1683268219                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      1683268219                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst   1683268219                       # number of overall hits
system.cpu2.icache.overall_hits::total     1683268219                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       620756                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       620756                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       620756                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        620756                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       620756                       # number of overall misses
system.cpu2.icache.overall_misses::total       620756                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst   1683888975                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   1683888975                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst   1683888975                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   1683888975                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst   1683888975                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   1683888975                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000369                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000369                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000369                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000369                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000369                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000369                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks       620756                       # number of writebacks
system.cpu2.icache.writebacks::total           620756                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     880                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                   6325871                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                 2042274     49.91%     49.91% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    970      0.02%     49.93% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     70      0.00%     49.94% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                2048589     50.06%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total             4091903                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                  2042176     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     970      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      70      0.00%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                 2042129     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total              4085345                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            894198317000     94.39%     94.39% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               47530000      0.01%     94.40% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               11807000      0.00%     94.40% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31            53062384500      5.60%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        947320038500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.999952                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.996847                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.998397                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::73                        5    100.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     5                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   53      0.00%      0.00% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  116      0.00%      0.00% # number of callpals executed
system.cpu3.kern.callpal::tbi                       2      0.00%      0.00% # number of callpals executed
system.cpu3.kern.callpal::swpipl              2052861     50.15%     50.16% # number of callpals executed
system.cpu3.kern.callpal::rdps                   1945      0.05%     50.20% # number of callpals executed
system.cpu3.kern.callpal::rti                 2038003     49.79%     99.99% # number of callpals executed
system.cpu3.kern.callpal::callsys                  47      0.00%    100.00% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.00%    100.00% # number of callpals executed
system.cpu3.kern.callpal::rdunique                202      0.00%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total               4093230                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel          2038119                       # number of protection mode switches
system.cpu3.kern.mode_switch::user            2037117                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel            2037117                      
system.cpu3.kern.mode_good::user              2037117                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.999508                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.999754                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      767407146500     80.87%     80.87% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        181547649000     19.13%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     116                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements          1409189                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          468.615338                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          306658429                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1409189                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           217.613414                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data    44.624788                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   423.990551                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.087158                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.828107                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.915264                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          104                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          333                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        636048805                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       636048805                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    177099012                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      177099012                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data    126386837                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     126386837                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         9437                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         9437                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        10496                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        10496                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    303485849                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       303485849                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    303485849                       # number of overall hits
system.cpu3.dcache.overall_hits::total      303485849                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      5353061                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      5353061                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data      5597073                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      5597073                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         3320                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         3320                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         2159                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         2159                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data     10950134                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      10950134                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data     10950134                       # number of overall misses
system.cpu3.dcache.overall_misses::total     10950134                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    182452073                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    182452073                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data    131983910                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    131983910                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        12757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        12757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        12655                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        12655                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    314435983                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    314435983                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    314435983                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    314435983                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.029340                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.029340                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.042407                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.042407                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.260249                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.260249                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.170605                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.170605                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.034825                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.034825                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.034825                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.034825                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       602966                       # number of writebacks
system.cpu3.dcache.writebacks::total           602966                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements           420947                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          639794951                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           420947                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1519.894312                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    18.103517                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   493.896483                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.035358                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.964642                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           96                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          247                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       1701534881                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      1701534881                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    850136020                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      850136020                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    850136020                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       850136020                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    850136020                       # number of overall hits
system.cpu3.icache.overall_hits::total      850136020                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst       420947                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       420947                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst       420947                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        420947                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst       420947                       # number of overall misses
system.cpu3.icache.overall_misses::total       420947                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    850556967                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    850556967                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    850556967                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    850556967                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    850556967                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    850556967                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000495                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000495                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000495                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000495                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000495                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000495                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks       420947                       # number of writebacks
system.cpu3.icache.writebacks::total           420947                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                     611                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                   5780486                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                 1840370     49.90%     49.90% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                    970      0.03%     49.93% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                     67      0.00%     49.93% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                1846639     50.07%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total             3688046                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                  1840247     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                     970      0.03%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                      67      0.00%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                 1840198     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total              3681482                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0            899758378000     94.98%     94.98% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22               47530000      0.01%     94.98% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30               11273000      0.00%     94.99% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31            47504199000      5.01%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total        947321380000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                 0.999933                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.996512                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.998220                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::73                        4    100.00%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                     4                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                   42      0.00%      0.00% # number of callpals executed
system.cpu4.kern.callpal::swpctx                   87      0.00%      0.00% # number of callpals executed
system.cpu4.kern.callpal::tbi                       2      0.00%      0.00% # number of callpals executed
system.cpu4.kern.callpal::swpipl              1850628     50.16%     50.16% # number of callpals executed
system.cpu4.kern.callpal::rdps                   1950      0.05%     50.22% # number of callpals executed
system.cpu4.kern.callpal::rti                 1836381     49.77%     99.99% # number of callpals executed
system.cpu4.kern.callpal::callsys                  23      0.00%     99.99% # number of callpals executed
system.cpu4.kern.callpal::imb                       1      0.00%     99.99% # number of callpals executed
system.cpu4.kern.callpal::rdunique                286      0.01%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total               3689400                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel          1836468                       # number of protection mode switches
system.cpu4.kern.mode_switch::user            1835462                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel            1835462                      
system.cpu4.kern.mode_good::user              1835462                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.999452                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.999726                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel      770960974000     81.27%     81.27% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user        177681559500     18.73%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      87                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements          1450645                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          461.513070                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs          280867310                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs          1450645                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           193.615468                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   461.513070                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.901393                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.901393                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          493                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          223                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          199                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.962891                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        584384687                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       584384687                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data    163229689                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total      163229689                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data    115310692                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total     115310692                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         7661                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         7661                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         8369                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         8369                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data    278540381                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total       278540381                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data    278540381                       # number of overall hits
system.cpu4.dcache.overall_hits::total      278540381                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data      5086515                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total      5086515                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data      5169206                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total      5169206                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data         2876                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         2876                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data         2043                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         2043                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data     10255721                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total      10255721                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data     10255721                       # number of overall misses
system.cpu4.dcache.overall_misses::total     10255721                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data    168316204                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total    168316204                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data    120479898                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total    120479898                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        10537                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        10537                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        10412                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        10412                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data    288796102                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total    288796102                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data    288796102                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total    288796102                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.030220                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.030220                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.042905                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.042905                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.272943                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.272943                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.196216                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.196216                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.035512                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.035512                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.035512                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.035512                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks       578999                       # number of writebacks
system.cpu4.dcache.writebacks::total           578999                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements           305475                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          567579365                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs           305475                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          1858.022310                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst     0.002005                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   511.997995                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.000004                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.999996                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3           84                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          258                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses       1587745753                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses      1587745753                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst    793414664                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      793414664                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst    793414664                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       793414664                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst    793414664                       # number of overall hits
system.cpu4.icache.overall_hits::total      793414664                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst       305475                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total       305475                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst       305475                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total        305475                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst       305475                       # number of overall misses
system.cpu4.icache.overall_misses::total       305475                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst    793720139                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    793720139                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst    793720139                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    793720139                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst    793720139                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    793720139                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000385                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000385                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000385                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000385                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000385                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000385                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks       305475                       # number of writebacks
system.cpu4.icache.writebacks::total           305475                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     582                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                   5761689                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                 1829529     49.90%     49.90% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                    970      0.03%     49.93% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                     66      0.00%     49.93% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                1835862     50.07%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total             3666427                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                  1829414     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                     970      0.03%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                      66      0.00%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                 1829369     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total              3659819                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0            899987362000     95.00%     95.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22               47530000      0.01%     95.01% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30               11016500      0.00%     95.01% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31            47274600000      4.99%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total        947320508500                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                 0.999937                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.996463                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.998198                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::73                        5    100.00%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     5                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                   57      0.00%      0.00% # number of callpals executed
system.cpu5.kern.callpal::swpctx                   90      0.00%      0.00% # number of callpals executed
system.cpu5.kern.callpal::tbi                       1      0.00%      0.00% # number of callpals executed
system.cpu5.kern.callpal::swpipl              1840023     50.17%     50.17% # number of callpals executed
system.cpu5.kern.callpal::rdps                   1949      0.05%     50.22% # number of callpals executed
system.cpu5.kern.callpal::rti                 1825368     49.77%     99.99% # number of callpals executed
system.cpu5.kern.callpal::callsys                  25      0.00%     99.99% # number of callpals executed
system.cpu5.kern.callpal::rdunique                318      0.01%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total               3667831                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel          1825458                       # number of protection mode switches
system.cpu5.kern.mode_switch::user            1824497                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel            1824497                      
system.cpu5.kern.mode_good::user              1824497                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.999474                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.999737                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel      742920122000     78.32%     78.32% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user        205677650500     21.68%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                      90                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements          1701681                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          478.283247                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs          288408768                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs          1701681                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           169.484626                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data     2.864928                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   475.418319                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.005596                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.928551                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.934147                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          491                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          269                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3          160                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses        600053886                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses       600053886                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data    170175394                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total      170175394                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data    115848472                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total     115848472                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         8094                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         8094                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         9479                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         9479                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data    286023866                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total       286023866                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data    286023866                       # number of overall hits
system.cpu5.dcache.overall_hits::total      286023866                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data      5266432                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total      5266432                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data      5214689                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total      5214689                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data         3954                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         3954                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data         2448                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         2448                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data     10481121                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total      10481121                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data     10481121                       # number of overall misses
system.cpu5.dcache.overall_misses::total     10481121                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data    175441826                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total    175441826                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data    121063161                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total    121063161                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        12048                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        12048                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        11927                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        11927                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data    296504987                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total    296504987                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data    296504987                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total    296504987                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.030018                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.030018                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.043074                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.043074                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.328187                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.328187                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.205249                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.205249                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.035349                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.035349                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.035349                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.035349                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks       724386                       # number of writebacks
system.cpu5.dcache.writebacks::total           724386                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements           290869                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          595673241                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs           290869                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          2047.908993                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    47.782451                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   464.217549                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.093325                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.906675                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2           90                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          268                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses       1695515335                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses      1695515335                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst    847321364                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      847321364                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst    847321364                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       847321364                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst    847321364                       # number of overall hits
system.cpu5.icache.overall_hits::total      847321364                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst       290869                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total       290869                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst       290869                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total        290869                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst       290869                       # number of overall misses
system.cpu5.icache.overall_misses::total       290869                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst    847612233                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    847612233                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst    847612233                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    847612233                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst    847612233                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    847612233                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000343                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000343                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000343                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000343                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000343                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000343                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks       290869                       # number of writebacks
system.cpu5.icache.writebacks::total           290869                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                     548                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                   6631844                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                 2143291     49.92%     49.92% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                    970      0.02%     49.94% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                     73      0.00%     49.94% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                2149519     50.06%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total             4293853                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                  2143190     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                     970      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                      73      0.00%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                 2143152     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total              4287385                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0            892031657500     94.16%     94.16% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22               47530000      0.01%     94.17% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30               11366000      0.00%     94.17% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31            55232617500      5.83%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total        947323171000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                 0.999953                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.997038                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.998494                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::73                        4    100.00%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total                     4                       # number of syscalls executed
system.cpu6.kern.callpal::wripir                   49      0.00%      0.00% # number of callpals executed
system.cpu6.kern.callpal::swpctx                   90      0.00%      0.00% # number of callpals executed
system.cpu6.kern.callpal::tbi                       1      0.00%      0.00% # number of callpals executed
system.cpu6.kern.callpal::swpipl              2153544     50.14%     50.14% # number of callpals executed
system.cpu6.kern.callpal::rdps                   1948      0.05%     50.19% # number of callpals executed
system.cpu6.kern.callpal::rti                 2139272     49.81%     99.99% # number of callpals executed
system.cpu6.kern.callpal::callsys                  25      0.00%     99.99% # number of callpals executed
system.cpu6.kern.callpal::rdunique                231      0.01%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total               4295160                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel          2139362                       # number of protection mode switches
system.cpu6.kern.mode_switch::user            2138416                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel            2138416                      
system.cpu6.kern.mode_good::user              2138416                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.999558                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.999779                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel      751809471000     79.28%     79.28% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user        196477876500     20.72%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                      90                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements          1466530                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          482.334245                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs          324775229                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs          1466530                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs           221.458292                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   482.334245                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.942059                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.942059                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          474                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3          269                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses        673369863                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses       673369863                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data    188174313                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total      188174313                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data    133801189                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total     133801189                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         7802                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         7802                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         8351                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         8351                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data    321975502                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total       321975502                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data    321975502                       # number of overall hits
system.cpu6.dcache.overall_hits::total      321975502                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data      5466813                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total      5466813                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data      5619767                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total      5619767                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data         2939                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         2939                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data         2229                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total         2229                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data     11086580                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total      11086580                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data     11086580                       # number of overall misses
system.cpu6.dcache.overall_misses::total     11086580                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data    193641126                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total    193641126                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data    139420956                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total    139420956                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        10741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        10741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        10580                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        10580                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data    333062082                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total    333062082                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data    333062082                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total    333062082                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.028232                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.028232                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.040308                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.040308                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.273624                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.273624                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.210681                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.210681                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.033287                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.033287                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.033287                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.033287                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks       615619                       # number of writebacks
system.cpu6.dcache.writebacks::total           615619                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements           491487                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          700533990                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs           491487                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs          1425.335746                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0          211                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3           55                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          214                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses       1806701177                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses      1806701177                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst    902613358                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total      902613358                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst    902613358                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total       902613358                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst    902613358                       # number of overall hits
system.cpu6.icache.overall_hits::total      902613358                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst       491487                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total       491487                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst       491487                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total        491487                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst       491487                       # number of overall misses
system.cpu6.icache.overall_misses::total       491487                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst    903104845                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total    903104845                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst    903104845                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total    903104845                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst    903104845                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total    903104845                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000544                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000544                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000544                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000544                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000544                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000544                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks       491487                       # number of writebacks
system.cpu6.icache.writebacks::total           491487                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                     610                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                   5730656                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                 1838359     49.90%     49.90% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                    970      0.03%     49.93% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                    109      0.00%     49.93% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                1844693     50.07%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total             3684131                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                  1838264     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                     970      0.03%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                     109      0.00%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                 1838254     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total              3677597                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0            899804413000     94.98%     94.98% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22               47530000      0.01%     94.99% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30               12415500      0.00%     94.99% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31            47457593000      5.01%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total        947321951500                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                 0.999948                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.996509                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.998226                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.syscall::73                        4    100.00%    100.00% # number of syscalls executed
system.cpu7.kern.syscall::total                     4                       # number of syscalls executed
system.cpu7.kern.callpal::wripir                   53      0.00%      0.00% # number of callpals executed
system.cpu7.kern.callpal::swpctx                   92      0.00%      0.00% # number of callpals executed
system.cpu7.kern.callpal::tbi                       2      0.00%      0.00% # number of callpals executed
system.cpu7.kern.callpal::swpipl              1848778     50.16%     50.17% # number of callpals executed
system.cpu7.kern.callpal::rdps                   1950      0.05%     50.22% # number of callpals executed
system.cpu7.kern.callpal::rti                 1834317     49.77%     99.99% # number of callpals executed
system.cpu7.kern.callpal::callsys                  23      0.00%     99.99% # number of callpals executed
system.cpu7.kern.callpal::imb                       1      0.00%     99.99% # number of callpals executed
system.cpu7.kern.callpal::rdunique                271      0.01%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total               3685487                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel          1834409                       # number of protection mode switches
system.cpu7.kern.mode_switch::user            1833416                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel            1833416                      
system.cpu7.kern.mode_good::user              1833416                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel     0.999459                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total     0.999729                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel      765123749000     80.69%     80.69% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user        183118072000     19.31%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.swap_context                      92                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements          1718767                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          477.800182                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs          282685348                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs          1718767                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           164.469848                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data     2.856662                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   474.943520                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.005579                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.927624                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.933203                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          155                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          278                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses        587781712                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses       587781712                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data    164726904                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total      164726904                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data    115085905                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total     115085905                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         7547                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         7547                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         8412                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         8412                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data    279812809                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total       279812809                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data    279812809                       # number of overall hits
system.cpu7.dcache.overall_hits::total      279812809                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data      5273251                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total      5273251                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data      5267134                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total      5267134                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data         3222                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total         3222                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data         2251                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total         2251                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data     10540385                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total      10540385                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data     10540385                       # number of overall misses
system.cpu7.dcache.overall_misses::total     10540385                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data    170000155                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total    170000155                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data    120353039                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total    120353039                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        10769                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        10769                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        10663                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        10663                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data    290353194                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total    290353194                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data    290353194                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total    290353194                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.031019                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.031019                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.043764                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.043764                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.299192                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.299192                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.211104                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.211104                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.036302                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.036302                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.036302                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.036302                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks       801382                       # number of writebacks
system.cpu7.dcache.writebacks::total           801382                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements           324956                       # number of replacements
system.cpu7.icache.tags.tagsinuse          509.578873                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs          560791114                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs           324956                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          1725.744759                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     2751034883500                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    53.952512                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   455.626361                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.105376                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.889895                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.995271                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          263                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses       1608302969                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses      1608302969                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst    803664043                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total      803664043                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst    803664043                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total       803664043                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst    803664043                       # number of overall hits
system.cpu7.icache.overall_hits::total      803664043                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst       324961                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total       324961                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst       324961                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total        324961                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst       324961                       # number of overall misses
system.cpu7.icache.overall_misses::total       324961                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst    803989004                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total    803989004                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst    803989004                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total    803989004                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst    803989004                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total    803989004                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000404                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000404                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000404                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000404                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000404                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000404                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks       324956                       # number of writebacks
system.cpu7.icache.writebacks::total           324956                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                1003                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  8232960                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       1007                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1733                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1733                       # Transaction distribution
system.iobus.trans_dist::WriteReq              139400                       # Transaction distribution
system.iobus.trans_dist::WriteResp             139400                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        18208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          402                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1734                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         4032                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        24452                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       257814                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       257814                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  282266                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        72832                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          551                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          867                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         2268                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        76822                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8235096                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8235096                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8311918                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements               128907                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               128907                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1160163                       # Number of tag accesses
system.iocache.tags.data_accesses             1160163                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          267                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              267                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide       128640                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       128640                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          267                       # number of demand (read+write) misses
system.iocache.demand_misses::total               267                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          267                       # number of overall misses
system.iocache.overall_misses::total              267                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          267                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            267                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide       128640                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       128640                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          267                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             267                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          267                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            267                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          128640                       # number of writebacks
system.iocache.writebacks::total               128640                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   7976938                       # number of replacements
system.l2.tags.tagsinuse                  3978.834135                       # Cycle average of tags in use
system.l2.tags.total_refs                    17813614                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7976938                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.233139                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1441.380467                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.467523                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.470361                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    16.545360                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   263.714719                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     9.530770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   130.155788                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   207.445104                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  1042.384777                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst     7.228877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   145.745046                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst     4.906004                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data   183.454691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst     9.016585                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data   215.402038                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst     6.289895                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data   147.306842                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst     6.797408                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data   140.591880                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.351900                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.004039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.064383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.002327                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.031776                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.050646                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.254488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.001765                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.035582                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.001198                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.044789                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.002201                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.052588                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.001536                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.035964                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.001660                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.034324                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.971395                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3997                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          495                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          237                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1476                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1784                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.975830                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 270267869                       # Number of tag accesses
system.l2.tags.data_accesses                270267869                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      6867404                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6867404                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       438376                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           438376                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data          346                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           50                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          224                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data           74                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus4.data           64                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus5.data           77                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus6.data           72                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus7.data           52                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  959                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data          199                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data           19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           97                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data           20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus4.data           13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus5.data          116                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus6.data           19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus7.data           12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                495                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       148067                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data        67623                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data       240745                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data        59985                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data        60461                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data        91742                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data        95317                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data       148108                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                912048                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst       341413                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst       372176                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst       552304                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst       407946                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus4.inst       294034                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus5.inst       277919                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus6.inst       479232                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus7.inst       312704                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3037728                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      1137650                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data       522741                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data      1134663                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data       558437                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus4.data       554698                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus5.data       672609                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus6.data       591764                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus7.data       742222                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5914784                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst       341413                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      1285717                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst       372176                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       590364                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       552304                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      1375408                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst       407946                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       618422                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst       294034                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data       615159                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst       277919                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data       764351                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst       479232                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data       687081                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst       312704                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data       890330                       # number of demand (read+write) hits
system.l2.demand_hits::total                  9864560                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst       341413                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      1285717                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst       372176                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       590364                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       552304                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      1375408                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst       407946                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       618422                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst       294034                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data       615159                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst       277919                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data       764351                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst       479232                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data       687081                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst       312704                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data       890330                       # number of overall hits
system.l2.overall_hits::total                 9864560                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data       295645                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data       312767                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data       312646                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data       315847                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus4.data       296558                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data       296713                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data       308707                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data       301963                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total            2440846                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          720                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          189                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           97                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          204                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data          232                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data          134                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data          242                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data          234                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2052                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data       339005                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data       248185                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       401021                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data       260865                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data       232337                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data       261476                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data       223027                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data       224354                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2190270                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst        27085                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst        10663                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst        68452                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst        13001                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus4.inst        11441                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus5.inst        12950                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus6.inst        12255                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus7.inst        12257                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           168104                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data       826267                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data       506217                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data       678260                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data       528560                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus4.data       602072                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus5.data       674319                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus6.data       556116                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus7.data       603638                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4975449                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst        27085                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      1165272                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst        10663                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data       754402                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        68452                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      1079281                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst        13001                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data       789425                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst        11441                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data       834409                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst        12950                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data       935795                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst        12255                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data       779143                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst        12257                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data       827992                       # number of demand (read+write) misses
system.l2.demand_misses::total                7333823                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst        27085                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      1165272                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst        10663                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data       754402                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        68452                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      1079281                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst        13001                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data       789425                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst        11441                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data       834409                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst        12950                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data       935795                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst        12255                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data       779143                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst        12257                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data       827992                       # number of overall misses
system.l2.overall_misses::total               7333823                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks      6867404                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6867404                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       438376                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       438376                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data       295991                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data       312817                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data       312870                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data       315921                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data       296622                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data       296790                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data       308779                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data       302015                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          2441805                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          919                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          208                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          194                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          224                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data          245                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data          250                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data          261                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data          246                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           2547                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       487072                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       315808                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       641766                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data       320850                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data       292798                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data       353218                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data       318344                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data       372462                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3102318                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst       368498                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst       382839                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst       620756                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst       420947                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus4.inst       305475                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus5.inst       290869                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus6.inst       491487                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus7.inst       324961                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3205832                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data      1963917                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data      1028958                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data      1812923                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data      1086997                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus4.data      1156770                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus5.data      1346928                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus6.data      1147880                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus7.data      1345860                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10890233                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst       368498                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      2450989                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst       382839                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      1344766                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       620756                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      2454689                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst       420947                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      1407847                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst       305475                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data      1449568                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst       290869                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data      1700146                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst       491487                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data      1466224                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst       324961                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data      1718322                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             17198383                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       368498                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      2450989                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst       382839                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      1344766                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       620756                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      2454689                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst       420947                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      1407847                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst       305475                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data      1449568                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst       290869                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data      1700146                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst       491487                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data      1466224                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst       324961                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data      1718322                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            17198383                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.998831                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.999840                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.999284                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.999766                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data     0.999784                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data     0.999741                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data     0.999767                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data     0.999828                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999607                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.783460                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.908654                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.910714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data     0.946939                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data     0.536000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data     0.927203                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data     0.951220                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.805654                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.696006                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.785873                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.624871                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.813043                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.793506                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.740268                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.700585                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data     0.602354                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.706011                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.073501                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.027852                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.110272                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.030885                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus4.inst     0.037453                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus5.inst     0.044522                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus6.inst     0.024935                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus7.inst     0.037718                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.052437                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.420724                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.491971                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.374125                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.486257                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus4.data     0.520477                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus5.data     0.500635                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus6.data     0.484472                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus7.data     0.448515                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.456873                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.073501                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.475429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.027852                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.560991                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.110272                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.439681                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.030885                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.560732                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.037453                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.575626                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.044522                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.550420                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.024935                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.531394                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.037718                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.481861                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.426425                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.073501                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.475429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.027852                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.560991                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.110272                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.439681                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.030885                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.560732                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.037453                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.575626                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.044522                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.550420                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.024935                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.531394                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.037718                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.481861                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.426425                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              2973640                       # number of writebacks
system.l2.writebacks::total                   2973640                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1466                       # Transaction distribution
system.membus.trans_dist::ReadResp            5145286                       # Transaction distribution
system.membus.trans_dist::WriteReq              10760                       # Transaction distribution
system.membus.trans_dist::WriteResp             10760                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3102280                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4145988                       # Transaction distribution
system.membus.trans_dist::UpgradeReq         29325413                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          17629                       # Transaction distribution
system.membus.trans_dist::UpgradeResp         2443710                       # Transaction distribution
system.membus.trans_dist::ReadExReq          13370955                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2189458                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5143820                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        128640                       # Transaction distribution
system.membus.trans_dist::InvalidateResp       128640                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       386454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       386454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        24452                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     64753899                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     64778351                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               65164805                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8250048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8250048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        76822                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    659625664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    659702486                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               667952534                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          55247218                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                55247218    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            55247218                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits           180715995                       # DTB read hits
system.switch_cpus0.dtb.read_misses            148508                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses        75445268                       # DTB read accesses
system.switch_cpus0.dtb.write_hits          127952133                       # DTB write hits
system.switch_cpus0.dtb.write_misses           108630                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       29351436                       # DTB write accesses
system.switch_cpus0.dtb.data_hits           308668128                       # DTB hits
system.switch_cpus0.dtb.data_misses            257138                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses       104796704                       # DTB accesses
system.switch_cpus0.itb.fetch_hits          527808129                       # ITB hits
system.switch_cpus0.itb.fetch_misses              232                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses      527808361                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              1894533362                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts          869901249                       # Number of instructions committed
system.switch_cpus0.committedOps            869901249                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses    823448224                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses        413153                       # Number of float alu accesses
system.switch_cpus0.num_func_calls            5127479                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts     89470428                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts           823448224                       # number of integer instructions
system.switch_cpus0.num_fp_insts               413153                       # number of float instructions
system.switch_cpus0.num_int_register_reads   1146004630                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    607638399                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads       149701                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes       149134                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs            310408594                       # number of memory refs
system.switch_cpus0.num_load_insts          182063585                       # Number of load instructions
system.switch_cpus0.num_store_insts         128345009                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      1022579578.498973                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      871953783.501027                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.460247                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.539753                       # Percentage of idle cycles
system.switch_cpus0.Branches                108786963                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass     28511794      3.27%      3.27% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        488412394     56.01%     59.28% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          256130      0.03%     59.31% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.31% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd         263126      0.03%     59.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp            615      0.00%     59.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt          43671      0.01%     59.35% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             8      0.00%     59.35% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv          14557      0.00%     59.35% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     59.35% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.35% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.35% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.35% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.35% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.35% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.35% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.35% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.35% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.35% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.35% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.35% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.35% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.35% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.35% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.35% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.35% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.35% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.35% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.35% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.35% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       182101233     20.88%     80.23% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite      128348547     14.72%     94.95% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess      44001782      5.05%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         871953857                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           176731328                       # DTB read hits
system.switch_cpus1.dtb.read_misses             99774                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses        61342388                       # DTB read accesses
system.switch_cpus1.dtb.write_hits          130541539                       # DTB write hits
system.switch_cpus1.dtb.write_misses           107289                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       23075126                       # DTB write accesses
system.switch_cpus1.dtb.data_hits           307272867                       # DTB hits
system.switch_cpus1.dtb.data_misses            207063                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses        84417514                       # DTB accesses
system.switch_cpus1.itb.fetch_hits          445298056                       # ITB hits
system.switch_cpus1.itb.fetch_misses              130                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses      445298186                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              1894648895                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts          818351368                       # Number of instructions committed
system.switch_cpus1.committedOps            818351368                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses    778162919                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses        312982                       # Number of float alu accesses
system.switch_cpus1.num_func_calls            5483353                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts     82520519                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts           778162919                       # number of integer instructions
system.switch_cpus1.num_fp_insts               312982                       # number of float instructions
system.switch_cpus1.num_int_register_reads   1074233073                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    567451896                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads       177067                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes       177116                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs            309264553                       # number of memory refs
system.switch_cpus1.num_load_insts          178241998                       # Number of load instructions
system.switch_cpus1.num_store_insts         131022555                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      1074064346.779788                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      820584548.220212                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.433106                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.566894                       # Percentage of idle cycles
system.switch_cpus1.Branches                102898576                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass     21196428      2.58%      2.58% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        441951866     53.86%     56.44% # Class of executed instruction
system.switch_cpus1.op_class::IntMult          279791      0.03%     56.48% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     56.48% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd         134347      0.02%     56.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     56.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt          52635      0.01%     56.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     56.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv          17545      0.00%     56.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     56.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     56.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     56.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     56.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     56.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     56.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     56.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     56.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     56.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     56.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     56.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     56.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     56.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     56.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     56.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     56.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     56.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     56.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     56.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     56.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     56.50% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       178258499     21.72%     78.23% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite      131023353     15.97%     94.20% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess      47620272      5.80%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         820534736                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           380959609                       # DTB read hits
system.switch_cpus2.dtb.read_misses            121093                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses       258861447                       # DTB read accesses
system.switch_cpus2.dtb.write_hits          242977200                       # DTB write hits
system.switch_cpus2.dtb.write_misses           108882                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses      129444420                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           623936809                       # DTB hits
system.switch_cpus2.dtb.data_misses            229975                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses       388305867                       # DTB accesses
system.switch_cpus2.itb.fetch_hits         1279872763                       # ITB hits
system.switch_cpus2.itb.fetch_misses              252                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses     1279873015                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              1894530004                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts         1681608508                       # Number of instructions committed
system.switch_cpus2.committedOps           1681608508                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses   1560807625                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses        480255                       # Number of float alu accesses
system.switch_cpus2.num_func_calls           25712098                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts    193390424                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts          1560807625                       # number of integer instructions
system.switch_cpus2.num_fp_insts               480255                       # number of float instructions
system.switch_cpus2.num_int_register_reads   2091778069                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes   1146666230                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads       284865                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes       284916                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs            635853014                       # number of memory refs
system.switch_cpus2.num_load_insts          392401356                       # Number of load instructions
system.switch_cpus2.num_store_insts         243451658                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      210643669.894740                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      1683886334.105260                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.888815                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.111185                       # Percentage of idle cycles
system.switch_cpus2.Branches                244865420                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     61131265      3.63%      3.63% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        907018536     53.86%     57.49% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          322281      0.02%     57.51% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     57.51% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd         193502      0.01%     57.53% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     57.53% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt          84873      0.01%     57.53% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     57.53% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv          28291      0.00%     57.53% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     57.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     57.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     57.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     57.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     57.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     57.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     57.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     57.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     57.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     57.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     57.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     57.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     57.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     57.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     57.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     57.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     57.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     57.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     57.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     57.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     57.53% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       412156126     24.48%     82.01% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite      243455924     14.46%     96.47% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess      59498177      3.53%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total        1683888975                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits           182431452                       # DTB read hits
system.switch_cpus3.dtb.read_misses            104077                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses        63517472                       # DTB read accesses
system.switch_cpus3.dtb.write_hits          134034572                       # DTB write hits
system.switch_cpus3.dtb.write_misses            91354                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses       23081605                       # DTB write accesses
system.switch_cpus3.dtb.data_hits           316466024                       # DTB hits
system.switch_cpus3.dtb.data_misses            195431                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses        86599077                       # DTB accesses
system.switch_cpus3.itb.fetch_hits          463325122                       # ITB hits
system.switch_cpus3.itb.fetch_misses              195                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses      463325317                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              1894640999                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts          848325560                       # Number of instructions committed
system.switch_cpus3.committedOps            848325560                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses    806664565                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses        347568                       # Number of float alu accesses
system.switch_cpus3.num_func_calls            5682113                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts     86345953                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts           806664565                       # number of integer instructions
system.switch_cpus3.num_fp_insts               347568                       # number of float instructions
system.switch_cpus3.num_int_register_reads   1112212796                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    588636907                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads       198997                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes       199008                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs            318494458                       # number of memory refs
system.switch_cpus3.num_load_insts          183971654                       # Number of load instructions
system.switch_cpus3.num_store_insts         134522804                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1044036138.933748                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      850604860.066252                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.448953                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.551047                       # Percentage of idle cycles
system.switch_cpus3.Branches                107342659                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass     22112412      2.60%      2.60% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        460525884     54.14%     56.74% # Class of executed instruction
system.switch_cpus3.op_class::IntMult          296058      0.03%     56.78% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     56.78% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd         146427      0.02%     56.80% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     56.80% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt          59019      0.01%     56.80% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     56.80% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv          19673      0.00%     56.81% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     56.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     56.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     56.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     56.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     56.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     56.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     56.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     56.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     56.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     56.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     56.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     56.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     56.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     56.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     56.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     56.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     56.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     56.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     56.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     56.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     56.81% # Class of executed instruction
system.switch_cpus3.op_class::MemRead       183990783     21.63%     78.44% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite      134523858     15.82%     94.25% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess      48882853      5.75%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         850556967                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits           168284608                       # DTB read hits
system.switch_cpus4.dtb.read_misses            144613                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses        61215825                       # DTB read accesses
system.switch_cpus4.dtb.write_hits          122326506                       # DTB write hits
system.switch_cpus4.dtb.write_misses           110604                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses       22629168                       # DTB write accesses
system.switch_cpus4.dtb.data_hits           290611114                       # DTB hits
system.switch_cpus4.dtb.data_misses            255217                       # DTB misses
system.switch_cpus4.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus4.dtb.data_accesses        83844993                       # DTB accesses
system.switch_cpus4.itb.fetch_hits          445703454                       # ITB hits
system.switch_cpus4.itb.fetch_misses              131                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses      445703585                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles              1894643413                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts          791630221                       # Number of instructions committed
system.switch_cpus4.committedOps            791630221                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses    752343735                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses        256230                       # Number of float alu accesses
system.switch_cpus4.num_func_calls            5010817                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts     80660646                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts           752343735                       # number of integer instructions
system.switch_cpus4.num_fp_insts               256230                       # number of float instructions
system.switch_cpus4.num_int_register_reads   1042770957                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes    551560925                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads       146488                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes       146534                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs            292530912                       # number of memory refs
system.switch_cpus4.num_load_insts          169773813                       # Number of load instructions
system.switch_cpus4.num_store_insts         122757099                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      1100877410.708336                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      793766002.291664                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.418953                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.581047                       # Percentage of idle cycles
system.switch_cpus4.Branches                 99528897                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass     21633966      2.73%      2.73% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu        434299890     54.72%     57.44% # Class of executed instruction
system.switch_cpus4.op_class::IntMult          229953      0.03%     57.47% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     57.47% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd         108270      0.01%     57.49% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     57.49% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt          43491      0.01%     57.49% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     57.49% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv          14497      0.00%     57.49% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     57.49% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     57.49% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     57.49% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     57.49% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     57.49% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     57.49% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     57.49% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     57.49% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     57.49% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     57.49% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     57.49% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     57.49% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     57.49% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     57.49% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     57.49% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     57.49% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     57.49% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     57.49% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     57.49% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     57.49% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     57.49% # Class of executed instruction
system.switch_cpus4.op_class::MemRead       169789956     21.39%     78.88% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite      122757793     15.47%     94.35% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess      44842323      5.65%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total         793720139                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits           175409702                       # DTB read hits
system.switch_cpus5.dtb.read_misses            159985                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses        68971690                       # DTB read accesses
system.switch_cpus5.dtb.write_hits          122900252                       # DTB write hits
system.switch_cpus5.dtb.write_misses           109144                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses       23607382                       # DTB write accesses
system.switch_cpus5.dtb.data_hits           298309954                       # DTB hits
system.switch_cpus5.dtb.data_misses            269129                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses        92579072                       # DTB accesses
system.switch_cpus5.itb.fetch_hits          501180596                       # ITB hits
system.switch_cpus5.itb.fetch_misses              153                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses      501180749                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles              1894641641                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts          845519564                       # Number of instructions committed
system.switch_cpus5.committedOps            845519564                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses    803048973                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses        272699                       # Number of float alu accesses
system.switch_cpus5.num_func_calls            4977512                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts     88276863                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts           803048973                       # number of integer instructions
system.switch_cpus5.num_fp_insts               272699                       # number of float instructions
system.switch_cpus5.num_int_register_reads   1114194573                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes    593834794                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads       158624                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes       158672                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs            300240366                       # number of memory refs
system.switch_cpus5.num_load_insts          176907797                       # Number of load instructions
system.switch_cpus5.num_store_insts         123332569                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      1046981139.872505                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      847660501.127495                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.447399                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.552601                       # Percentage of idle cycles
system.switch_cpus5.Branches                107028511                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass     24913496      2.94%      2.94% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu        477310893     56.31%     59.25% # Class of executed instruction
system.switch_cpus5.op_class::IntMult          223840      0.03%     59.28% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     59.28% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd         112539      0.01%     59.29% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     59.29% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt          47112      0.01%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv          15704      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::MemRead       176925955     20.87%     80.17% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite      123333450     14.55%     94.72% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess      44729244      5.28%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total         847612233                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits           193618254                       # DTB read hits
system.switch_cpus6.dtb.read_misses            113191                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses        68917952                       # DTB read accesses
system.switch_cpus6.dtb.write_hits          141570634                       # DTB write hits
system.switch_cpus6.dtb.write_misses            84780                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses       25484932                       # DTB write accesses
system.switch_cpus6.dtb.data_hits           335188888                       # DTB hits
system.switch_cpus6.dtb.data_misses            197971                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses        94402884                       # DTB accesses
system.switch_cpus6.itb.fetch_hits          498128854                       # ITB hits
system.switch_cpus6.itb.fetch_misses              142                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses      498128996                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles              1894646932                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts          900769340                       # Number of instructions committed
system.switch_cpus6.committedOps            900769340                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses    856122352                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses        621349                       # Number of float alu accesses
system.switch_cpus6.num_func_calls            6086857                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts     91279445                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts           856122352                       # number of integer instructions
system.switch_cpus6.num_fp_insts               621349                       # number of float instructions
system.switch_cpus6.num_int_register_reads   1182292584                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes    625652750                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads       376594                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes       376642                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs            337320418                       # number of memory refs
system.switch_cpus6.num_load_insts          195282337                       # Number of load instructions
system.switch_cpus6.num_store_insts         142038081                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      991488085.535183                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      903158846.464817                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.476690                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.523310                       # Percentage of idle cycles
system.switch_cpus6.Branches                113480910                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass     23993426      2.66%      2.66% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu        489797551     54.23%     56.89% # Class of executed instruction
system.switch_cpus6.op_class::IntMult          346870      0.04%     56.93% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     56.93% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd         243219      0.03%     56.96% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     56.96% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt         112503      0.01%     56.97% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     56.97% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv          37501      0.00%     56.97% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     56.97% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     56.97% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     56.97% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     56.97% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     56.97% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     56.97% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     56.97% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     56.97% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     56.97% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     56.97% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     56.97% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     56.97% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     56.97% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     56.97% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     56.97% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     56.97% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     56.97% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     56.97% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     56.97% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     56.97% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     56.97% # Class of executed instruction
system.switch_cpus6.op_class::MemRead       195298522     21.63%     78.60% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite      142038863     15.73%     94.33% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess      51236390      5.67%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total         903104845                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits           169975191                       # DTB read hits
system.switch_cpus7.dtb.read_misses            130142                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses        63023281                       # DTB read accesses
system.switch_cpus7.dtb.write_hits          122197796                       # DTB write hits
system.switch_cpus7.dtb.write_misses            81253                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses       22520581                       # DTB write accesses
system.switch_cpus7.dtb.data_hits           292172987                       # DTB hits
system.switch_cpus7.dtb.data_misses            211395                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses        85543862                       # DTB accesses
system.switch_cpus7.itb.fetch_hits          456466393                       # ITB hits
system.switch_cpus7.itb.fetch_misses              139                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses      456466532                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles              1894644555                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts          801945010                       # Number of instructions committed
system.switch_cpus7.committedOps            801945010                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses    762084285                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses        282357                       # Number of float alu accesses
system.switch_cpus7.num_func_calls            5055254                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts     82438450                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts           762084285                       # number of integer instructions
system.switch_cpus7.num_fp_insts               282357                       # number of float instructions
system.switch_cpus7.num_int_register_reads   1055325336                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes    559574302                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads       161540                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes       161590                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs            294046968                       # number of memory refs
system.switch_cpus7.num_load_insts          171466388                       # Number of load instructions
system.switch_cpus7.num_store_insts         122580580                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      1090608594.500703                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      804035960.499298                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.424373                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.575627                       # Percentage of idle cycles
system.switch_cpus7.Branches                101336682                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass     22215830      2.76%      2.76% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu        442924076     55.09%     57.85% # Class of executed instruction
system.switch_cpus7.op_class::IntMult          242944      0.03%     57.88% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     57.88% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd         119217      0.01%     57.90% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     57.90% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt          47967      0.01%     57.91% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     57.91% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv          15989      0.00%     57.91% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     57.91% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     57.91% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     57.91% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     57.91% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     57.91% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     57.91% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     57.91% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     57.91% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     57.91% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     57.91% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     57.91% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     57.91% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     57.91% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     57.91% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     57.91% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     57.91% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     57.91% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     57.91% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     57.91% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     57.91% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     57.91% # Class of executed instruction
system.switch_cpus7.op_class::MemRead       171484210     21.33%     79.24% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite      122581373     15.25%     94.48% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess      44357398      5.52%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total         803989004                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests    107710652                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     54014958                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests     40946611                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        1850754                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      1665054                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       185700                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               1466                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          46873398                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             10760                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            10760                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6867404                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       438376                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5448738                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq        29325560                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         18124                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp       29343684                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         14283815                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        14283815                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3205832                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     43666100                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       780668                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     24304480                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       794066                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     22755148                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      1421324                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     26500971                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       875373                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     23122985                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side       638090                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side     21778611                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side       609146                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side     22468542                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side      1055475                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side     23431908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side       675898                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side     22565147                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             193777832                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     26378880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    576554341                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     26318528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    487578112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     51236352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    624597077                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     29083264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    494664132                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side     21287360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side    469102008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side     20369728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side    494111016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side     36095232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side    500403952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side     22459968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side    501374600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4381614550                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8234838                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples        115957630                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.023264                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.196693                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               31895753     27.51%     27.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1               70333583     60.65%     88.16% # Request fanout histogram
system.tol2bus.snoop_fanout::2                6829234      5.89%     94.05% # Request fanout histogram
system.tol2bus.snoop_fanout::3                1587070      1.37%     95.42% # Request fanout histogram
system.tol2bus.snoop_fanout::4                1218877      1.05%     96.47% # Request fanout histogram
system.tol2bus.snoop_fanout::5                1246661      1.08%     97.55% # Request fanout histogram
system.tol2bus.snoop_fanout::6                1180249      1.02%     98.56% # Request fanout histogram
system.tol2bus.snoop_fanout::7                1621683      1.40%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::8                  42975      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                    527      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   419      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   268      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   165      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                    99      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                    52      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                    14      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          115957630                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002500                       # Number of seconds simulated
sim_ticks                                  2499655000                       # Number of ticks simulated
final_tick                               3214473000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                             2311930123                       # Simulator instruction rate (inst/s)
host_op_rate                               2311913508                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              750068277                       # Simulator tick rate (ticks/s)
host_mem_usage                                 769592                       # Number of bytes of host memory used
host_seconds                                     3.33                       # Real time elapsed on the host
sim_insts                                  7704562756                       # Number of instructions simulated
sim_ops                                    7704562756                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       102912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       594112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst         1728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data         2816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data         2176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       147136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       341376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.inst        34304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data        84800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst       127808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data       627904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data         2816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.inst         1984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.data         3712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2078144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       102912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst         1728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       147136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst        34304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst       127808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus7.inst         1984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        418432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       978240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          978240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1608                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         9283                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data           44                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data           34                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         2299                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         5334                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.inst          536                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data         1325                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst         1997                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data         9811                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst           40                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data           44                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.data           58                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               32471                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         15285                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              15285                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     41170482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    237677600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       691295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      1126555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data       870520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     58862523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    136569247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.inst     13723494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data     33924682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst     51130256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data    251196265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst      1024141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data      1126555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.inst       793710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.data      1485005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             831372329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     41170482                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       691295                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     58862523                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst     13723494                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst     51130256                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst      1024141                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus7.inst       793710                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        167395901                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       391350006                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            391350006                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       391350006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     41170482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    237677600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       691295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      1126555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data       870520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     58862523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    136569247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst     13723494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data     33924682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst     51130256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data    251196265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst      1024141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data      1126555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.inst       793710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.data      1485005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1222722336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     13917                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    6173     47.45%     47.45% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    291      2.24%     49.69% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      2      0.02%     49.70% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.01%     49.71% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   6542     50.29%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               13009                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     6173     48.84%     48.84% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     291      2.30%     51.14% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       2      0.02%     51.16% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.01%     51.17% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    6172     48.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                12639                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              1055933500     46.09%     46.09% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               21825000      0.95%     47.04% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  98000      0.00%     47.05% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.01%     47.05% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             1213083000     52.95%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          2291104000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.943442                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.971558                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::4                        22     57.89%     57.89% # number of syscalls executed
system.cpu0.kern.syscall::73                       16     42.11%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    38                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                  154      1.17%      1.17% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   22      0.17%      1.34% # number of callpals executed
system.cpu0.kern.callpal::swpipl                12377     93.99%     95.32% # number of callpals executed
system.cpu0.kern.callpal::rdps                     69      0.52%     95.85% # number of callpals executed
system.cpu0.kern.callpal::rti                     338      2.57%     98.41% # number of callpals executed
system.cpu0.kern.callpal::callsys                  41      0.31%     98.72% # number of callpals executed
system.cpu0.kern.callpal::rdunique                168      1.28%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 13169                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              361                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 44                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 45                      
system.cpu0.kern.mode_good::user                   44                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.124654                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.219753                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        1911960500     95.58%     95.58% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            88349500      4.42%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      22                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            22398                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          492.493117                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2200337                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            22822                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            96.412979                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   492.493117                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.961901                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.961901                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          424                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          423                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          2092118                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         2092118                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       663331                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         663331                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       320950                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        320950                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        13135                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        13135                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        13612                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        13612                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       984281                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          984281                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       984281                       # number of overall hits
system.cpu0.dcache.overall_hits::total         984281                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16878                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16878                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         5418                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         5418                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          957                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          957                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          230                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          230                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        22296                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         22296                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        22296                       # number of overall misses
system.cpu0.dcache.overall_misses::total        22296                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       680209                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       680209                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       326368                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       326368                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        14092                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        14092                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        13842                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        13842                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1006577                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1006577                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1006577                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1006577                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.024813                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.024813                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.016601                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.016601                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.067911                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.067911                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.016616                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.016616                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.022150                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.022150                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.022150                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.022150                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        16603                       # number of writebacks
system.cpu0.dcache.writebacks::total            16603                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             7543                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           71756564                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8055                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          8908.325760                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          482                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          8063595                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         8063595                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      4020483                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4020483                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      4020483                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4020483                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      4020483                       # number of overall hits
system.cpu0.icache.overall_hits::total        4020483                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         7543                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         7543                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         7543                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          7543                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         7543                       # number of overall misses
system.cpu0.icache.overall_misses::total         7543                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      4028026                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4028026                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      4028026                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4028026                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      4028026                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4028026                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.001873                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001873                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.001873                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001873                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.001873                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001873                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         7543                       # number of writebacks
system.cpu0.icache.writebacks::total             7543                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      26                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       126                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      39     39.80%     39.80% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      2      2.04%     41.84% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     23     23.47%     65.31% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                     34     34.69%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                  98                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       39     49.37%     49.37% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       2      2.53%     51.90% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      23     29.11%     81.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      15     18.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                   79                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              2279327500     99.48%     99.48% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  98000      0.00%     99.48% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                4661500      0.20%     99.68% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                7256500      0.32%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          2291343500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.441176                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.806122                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpctx                   24     23.76%     23.76% # number of callpals executed
system.cpu1.kern.callpal::swpipl                   48     47.52%     71.29% # number of callpals executed
system.cpu1.kern.callpal::rdps                      4      3.96%     75.25% # number of callpals executed
system.cpu1.kern.callpal::rti                      25     24.75%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   101                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 48                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  1                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    2                      
system.cpu1.kern.mode_switch_good::kernel            1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.041667                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.061224                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel           6960500      0.35%      0.35% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0      0.00%      0.35% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          2002403000     99.65%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      24                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements              192                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          467.300352                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             945188                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              607                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          1557.146623                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   467.300352                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.912696                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.912696                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          415                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           94                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          321                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.810547                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            19649                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           19649                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data         6446                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           6446                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data         2553                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          2553                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          101                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          101                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data           65                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           65                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data         8999                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            8999                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data         8999                       # number of overall hits
system.cpu1.dcache.overall_hits::total           8999                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data          288                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          288                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           76                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           76                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           41                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           67                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           67                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data          364                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           364                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data          364                       # number of overall misses
system.cpu1.dcache.overall_misses::total          364                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data         6734                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         6734                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data         2629                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         2629                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          142                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          142                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data         9363                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         9363                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data         9363                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         9363                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.042768                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.042768                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.028908                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.028908                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.288732                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.288732                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.507576                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.507576                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.038876                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.038876                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.038876                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.038876                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          104                       # number of writebacks
system.cpu1.dcache.writebacks::total              104                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements              377                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          211574869                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              889                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         237991.978628                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          225                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          138                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          149                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            53545                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           53545                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        26207                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          26207                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        26207                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           26207                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        26207                       # number of overall hits
system.cpu1.icache.overall_hits::total          26207                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst          377                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          377                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst          377                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           377                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst          377                       # number of overall misses
system.cpu1.icache.overall_misses::total          377                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        26584                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        26584                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        26584                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        26584                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        26584                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        26584                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.014181                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.014181                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.014181                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.014181                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.014181                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.014181                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks          377                       # number of writebacks
system.cpu1.icache.writebacks::total              377                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      25                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                       124                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                      38     39.18%     39.18% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      2      2.06%     41.24% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     23     23.71%     64.95% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                     34     35.05%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                  97                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                       38     48.72%     48.72% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       2      2.56%     51.28% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      23     29.49%     80.77% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                      15     19.23%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                   78                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              2282491500     99.55%     99.55% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                  98000      0.00%     99.56% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                4661500      0.20%     99.76% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31                5525000      0.24%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          2292776000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.441176                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.804124                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::swpctx                   23     23.23%     23.23% # number of callpals executed
system.cpu2.kern.callpal::swpipl                   47     47.47%     70.71% # number of callpals executed
system.cpu2.kern.callpal::rdps                      4      4.04%     74.75% # number of callpals executed
system.cpu2.kern.callpal::rti                      25     25.25%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                    99                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel               48                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      23                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements              156                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          472.141020                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             893119                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs              608                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs          1468.945724                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   472.141020                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.922150                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.922150                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          452                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           94                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          358                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses            17903                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses           17903                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data         5836                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           5836                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data         2356                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total          2356                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           79                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           79                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data           62                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           62                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data         8192                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            8192                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data         8192                       # number of overall hits
system.cpu2.dcache.overall_hits::total           8192                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data          245                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          245                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           69                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           69                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data           62                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           62                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           69                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           69                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data          314                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           314                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data          314                       # number of overall misses
system.cpu2.dcache.overall_misses::total          314                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data         6081                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         6081                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data         2425                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total         2425                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          141                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          141                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          131                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          131                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data         8506                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         8506                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data         8506                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         8506                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.040289                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.040289                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.028454                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.028454                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.439716                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.439716                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.526718                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.526718                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.036915                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.036915                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.036915                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.036915                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           81                       # number of writebacks
system.cpu2.dcache.writebacks::total               81                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements              349                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          215330792                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              861                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         250093.835075                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          223                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          108                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          181                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses            47439                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses           47439                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst        23196                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total          23196                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst        23196                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total           23196                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst        23196                       # number of overall hits
system.cpu2.icache.overall_hits::total          23196                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst          349                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          349                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst          349                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           349                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst          349                       # number of overall misses
system.cpu2.icache.overall_misses::total          349                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst        23545                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total        23545                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst        23545                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total        23545                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst        23545                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total        23545                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.014823                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.014823                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.014823                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.014823                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.014823                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.014823                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks          349                       # number of writebacks
system.cpu2.icache.writebacks::total              349                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      25                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1446                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     458     47.86%     47.86% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      2      0.21%     48.07% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     23      2.40%     50.47% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    474     49.53%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 957                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      458     49.89%     49.89% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       2      0.22%     50.11% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      23      2.51%     52.61% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     435     47.39%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  918                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              2228145000     97.07%     97.07% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                  98000      0.00%     97.08% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                4661500      0.20%     97.28% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               62402000      2.72%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          2295306500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.917722                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.959248                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::2                         1     16.67%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::3                         1     16.67%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::4                         1     16.67%     50.00% # number of syscalls executed
system.cpu3.kern.syscall::19                        1     16.67%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::54                        1     16.67%     83.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        1     16.67%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     6                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.10%      0.10% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   37      3.72%      3.82% # number of callpals executed
system.cpu3.kern.callpal::tbi                       2      0.20%      4.02% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  880     88.44%     92.46% # number of callpals executed
system.cpu3.kern.callpal::rdps                      4      0.40%     92.86% # number of callpals executed
system.cpu3.kern.callpal::rdusp                     1      0.10%     92.96% # number of callpals executed
system.cpu3.kern.callpal::rti                      52      5.23%     98.19% # number of callpals executed
system.cpu3.kern.callpal::callsys                  13      1.31%     99.50% # number of callpals executed
system.cpu3.kern.callpal::imb                       5      0.50%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   995                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel               89                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 27                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 27                      
system.cpu3.kern.mode_good::user                   27                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.303371                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.465517                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        2187696500     98.20%     98.20% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            40157000      1.80%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      37                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements             8443                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          474.985419                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             814906                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             8885                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            91.717051                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   474.985419                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.927706                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.927706                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          442                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           272946                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          272946                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        74619                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          74619                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        46200                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         46200                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1159                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1159                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1340                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1340                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       120819                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          120819                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       120819                       # number of overall hits
system.cpu3.dcache.overall_hits::total         120819                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5631                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5631                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2831                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2831                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          272                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          272                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           88                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           88                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         8462                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          8462                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         8462                       # number of overall misses
system.cpu3.dcache.overall_misses::total         8462                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        80250                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        80250                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        49031                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        49031                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1431                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1431                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1428                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1428                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       129281                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       129281                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       129281                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       129281                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.070168                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.070168                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.057739                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.057739                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.190077                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.190077                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.061625                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.061625                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.065454                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.065454                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.065454                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.065454                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         4593                       # number of writebacks
system.cpu3.dcache.writebacks::total             4593                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4104                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.993036                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          210802238                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4616                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         45667.729203                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     0.854389                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.138648                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.001669                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.998318                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           905127                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          905127                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       446400                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         446400                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       446400                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          446400                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       446400                       # number of overall hits
system.cpu3.icache.overall_hits::total         446400                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         4109                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4109                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         4109                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4109                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         4109                       # number of overall misses
system.cpu3.icache.overall_misses::total         4109                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       450509                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       450509                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       450509                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       450509                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       450509                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       450509                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009121                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009121                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009121                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009121                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009121                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009121                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         4104                       # number of writebacks
system.cpu3.icache.writebacks::total             4104                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      26                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                       902                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     129     44.33%     44.33% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                      2      0.69%     45.02% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                     24      8.25%     53.26% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                    136     46.74%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                 291                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      129     49.62%     49.62% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                       2      0.77%     50.38% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                      24      9.23%     59.62% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     105     40.38%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                  260                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0              2276837500     99.25%     99.25% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22                  98000      0.00%     99.25% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                4827500      0.21%     99.46% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31               12295000      0.54%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total          2294058000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.772059                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.893471                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu4.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu4.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                     3                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                    1      0.27%      0.27% # number of callpals executed
system.cpu4.kern.callpal::swpctx                   81     22.13%     22.40% # number of callpals executed
system.cpu4.kern.callpal::tbi                       4      1.09%     23.50% # number of callpals executed
system.cpu4.kern.callpal::swpipl                  172     46.99%     70.49% # number of callpals executed
system.cpu4.kern.callpal::rdps                      5      1.37%     71.86% # number of callpals executed
system.cpu4.kern.callpal::rti                      93     25.41%     97.27% # number of callpals executed
system.cpu4.kern.callpal::callsys                   9      2.46%     99.73% # number of callpals executed
system.cpu4.kern.callpal::imb                       1      0.27%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                   366                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel              174                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                 67                      
system.cpu4.kern.mode_good::user                   67                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.385057                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.556017                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel        2261500500     99.64%     99.64% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user             8186500      0.36%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      81                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements             2165                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          460.512253                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            1234491                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             2621                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs                  471                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   460.512253                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.899438                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.899438                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          453                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses            98493                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses           98493                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        29198                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          29198                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        15017                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         15017                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          500                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          500                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          497                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          497                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data        44215                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total           44215                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data        44215                       # number of overall hits
system.cpu4.dcache.overall_hits::total          44215                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1782                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1782                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          766                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          766                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data          105                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          105                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data          103                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total          103                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         2548                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          2548                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         2548                       # number of overall misses
system.cpu4.dcache.overall_misses::total         2548                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        30980                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        30980                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        15783                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        15783                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          605                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          605                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          600                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          600                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data        46763                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total        46763                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data        46763                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total        46763                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.057521                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.057521                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.048533                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.048533                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.173554                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.173554                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.171667                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.171667                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.054488                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.054488                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.054488                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.054488                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         1134                       # number of writebacks
system.cpu4.dcache.writebacks::total             1134                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             1607                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          226040416                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             2119                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         106673.155262                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst          512                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          474                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           326269                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          326269                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       160724                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         160724                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       160724                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          160724                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       160724                       # number of overall hits
system.cpu4.icache.overall_hits::total         160724                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         1607                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         1607                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         1607                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          1607                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         1607                       # number of overall misses
system.cpu4.icache.overall_misses::total         1607                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       162331                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       162331                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       162331                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       162331                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       162331                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       162331                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.009900                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.009900                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.009900                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.009900                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.009900                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.009900                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks         1607                       # number of writebacks
system.cpu4.icache.writebacks::total             1607                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      24                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                      1349                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                     294     48.43%     48.43% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                      2      0.33%     48.76% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                     23      3.79%     52.55% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                    288     47.45%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                 607                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                      292     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                       2      0.34%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                      23      3.92%     54.10% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                     269     45.90%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                  586                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0              2478799500     99.03%     99.03% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22                  98000      0.00%     99.04% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                4609000      0.18%     99.22% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31               19491000      0.78%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total          2502997500                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                 0.993197                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.934028                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.965404                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu5.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu5.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu5.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu5.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu5.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu5.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                    12                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                    7      1.02%      1.02% # number of callpals executed
system.cpu5.kern.callpal::swpctx                   76     11.05%     12.06% # number of callpals executed
system.cpu5.kern.callpal::swpipl                  458     66.57%     78.63% # number of callpals executed
system.cpu5.kern.callpal::rdps                      5      0.73%     79.36% # number of callpals executed
system.cpu5.kern.callpal::wrusp                     1      0.15%     79.51% # number of callpals executed
system.cpu5.kern.callpal::rti                     124     18.02%     97.53% # number of callpals executed
system.cpu5.kern.callpal::callsys                  15      2.18%     99.71% # number of callpals executed
system.cpu5.kern.callpal::imb                       2      0.29%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                   688                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel              199                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                 96                      
system.cpu5.kern.mode_good::user                   97                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.482412                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.652027                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel        2429427000     96.98%     96.98% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user            75533000      3.02%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                      76                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements            12930                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          463.089621                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            1314229                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            13442                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            97.770347                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   463.089621                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.904472                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.904472                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0          403                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses           383589                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses          383589                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        84717                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          84717                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        84499                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         84499                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1225                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1225                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1324                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1324                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       169216                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          169216                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       169216                       # number of overall hits
system.cpu5.dcache.overall_hits::total         169216                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         5938                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         5938                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data         7175                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         7175                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data          206                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          206                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data           99                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           99                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        13113                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         13113                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        13113                       # number of overall misses
system.cpu5.dcache.overall_misses::total        13113                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        90655                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        90655                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        91674                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        91674                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1431                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1431                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1423                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1423                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       182329                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       182329                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       182329                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       182329                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.065501                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.065501                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.078266                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.078266                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.143955                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.143955                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.069571                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.069571                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.071919                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.071919                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.071919                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.071919                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         8520                       # number of writebacks
system.cpu5.dcache.writebacks::total             8520                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements             4935                       # number of replacements
system.cpu5.icache.tags.tagsinuse          511.991604                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          252172783                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             5447                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         46295.719295                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   511.991604                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.999984                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          315                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           980919                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          980919                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       483054                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         483054                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       483054                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          483054                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       483054                       # number of overall hits
system.cpu5.icache.overall_hits::total         483054                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst         4937                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         4937                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst         4937                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          4937                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst         4937                       # number of overall misses
system.cpu5.icache.overall_misses::total         4937                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       487991                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       487991                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       487991                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       487991                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       487991                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       487991                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.010117                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.010117                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.010117                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.010117                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.010117                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.010117                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks         4935                       # number of writebacks
system.cpu5.icache.writebacks::total             4935                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                      25                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                       124                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                      38     39.18%     39.18% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                      2      2.06%     41.24% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                     23     23.71%     64.95% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                     34     35.05%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                  97                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                       38     48.72%     48.72% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                       2      2.56%     51.28% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                      23     29.49%     80.77% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                      15     19.23%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                   78                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0              2279591000     99.45%     99.45% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22                  98000      0.00%     99.46% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                4661500      0.20%     99.66% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31                7759500      0.34%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total          2292110000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.441176                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.804124                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.callpal::swpctx                   23     23.23%     23.23% # number of callpals executed
system.cpu6.kern.callpal::swpipl                   47     47.47%     70.71% # number of callpals executed
system.cpu6.kern.callpal::rdps                      4      4.04%     74.75% # number of callpals executed
system.cpu6.kern.callpal::rti                      25     25.25%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                    99                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel               48                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                  0                      
system.cpu6.kern.mode_good::user                    0                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu6.kern.swap_context                      23                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements              162                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          455.044262                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs            1019250                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs              572                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs          1781.905594                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   455.044262                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.888758                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.888758                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          410                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3          322                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses            22388                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses           22388                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data         8059                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total           8059                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data         2327                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total          2327                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data           80                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total           80                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data           39                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total           39                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data        10386                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total           10386                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data        10386                       # number of overall hits
system.cpu6.dcache.overall_hits::total          10386                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data          256                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          256                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           98                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           98                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data           62                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total           62                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data           92                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total           92                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data          354                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           354                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data          354                       # number of overall misses
system.cpu6.dcache.overall_misses::total          354                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data         8315                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total         8315                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data         2425                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total         2425                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          142                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          142                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          131                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          131                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data        10740                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total        10740                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data        10740                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total        10740                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.030788                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.030788                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.040412                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.040412                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.436620                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.436620                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.702290                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.702290                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.032961                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.032961                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.032961                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.032961                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           98                       # number of writebacks
system.cpu6.dcache.writebacks::total               98                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements              398                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          202150325                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs              910                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         222143.214286                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          228                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3          155                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          129                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses            56426                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses           56426                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst        27616                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total          27616                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst        27616                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total           27616                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst        27616                       # number of overall hits
system.cpu6.icache.overall_hits::total          27616                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst          398                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total          398                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst          398                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total           398                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst          398                       # number of overall misses
system.cpu6.icache.overall_misses::total          398                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst        28014                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total        28014                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst        28014                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total        28014                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst        28014                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total        28014                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.014207                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.014207                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.014207                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.014207                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.014207                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.014207                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks          398                       # number of writebacks
system.cpu6.icache.writebacks::total              398                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                      25                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                       176                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                      41     27.52%     27.52% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                      2      1.34%     28.86% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                     45     30.20%     59.06% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                     61     40.94%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                 149                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                       41     32.03%     32.03% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                       2      1.56%     33.59% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                      45     35.16%     68.75% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                      40     31.25%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                  128                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0              2281695500     99.48%     99.48% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22                  98000      0.00%     99.49% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                5332500      0.23%     99.72% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31                6436500      0.28%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total          2293562500                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.655738                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.859060                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::swpctx                   23     15.23%     15.23% # number of callpals executed
system.cpu7.kern.callpal::swpipl                   99     65.56%     80.79% # number of callpals executed
system.cpu7.kern.callpal::rdps                      4      2.65%     83.44% # number of callpals executed
system.cpu7.kern.callpal::rti                      25     16.56%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                   151                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel               48                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                      23                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements              211                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          472.801328                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs             579564                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              643                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           901.343701                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   472.801328                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.923440                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.923440                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          432                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          101                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          331                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            20058                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           20058                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data         6478                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           6478                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data         2563                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          2563                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data           78                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           78                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data           43                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           43                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data         9041                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total            9041                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data         9041                       # number of overall hits
system.cpu7.dcache.overall_hits::total           9041                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data          259                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          259                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          211                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          211                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data           86                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           86                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data          113                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total          113                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data          470                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           470                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data          470                       # number of overall misses
system.cpu7.dcache.overall_misses::total          470                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data         6737                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         6737                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data         2774                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         2774                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          164                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          164                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          156                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          156                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data         9511                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total         9511                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data         9511                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total         9511                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.038444                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.038444                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.076063                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.076063                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.524390                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.524390                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.724359                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.724359                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.049416                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.049416                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.049416                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.049416                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          127                       # number of writebacks
system.cpu7.dcache.writebacks::total              127                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements              365                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs          242992113                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              877                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         277071.964652                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst          512                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2          224                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          129                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          159                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            54401                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           54401                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst        26653                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          26653                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst        26653                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           26653                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst        26653                       # number of overall hits
system.cpu7.icache.overall_hits::total          26653                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst          365                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          365                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst          365                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           365                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst          365                       # number of overall misses
system.cpu7.icache.overall_misses::total          365                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst        27018                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        27018                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst        27018                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        27018                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst        27018                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        27018                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.013510                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.013510                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.013510                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.013510                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.013510                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.013510                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks          365                       # number of writebacks
system.cpu7.icache.writebacks::total              365                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1746                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1746                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1596                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1596                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1266                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         2328                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         3090                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         6684                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    6684                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5064                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         3201                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1545                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9810                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     9810                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     34141                       # number of replacements
system.l2.tags.tagsinuse                  4005.160002                       # Cycle average of tags in use
system.l2.tags.total_refs                      141278                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     38169                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.701381                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1354.814050                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   290.386246                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  1673.438418                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     8.140024                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    24.510011                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst     3.396669                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data    16.579619                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   109.796053                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   154.322481                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst    19.128494                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data    45.528601                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst    84.238565                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data   133.839107                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst    27.130368                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data    21.781032                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst    12.385745                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data    25.744517                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.330765                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.070895                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.408554                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.001987                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.005984                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.000829                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.004048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.026806                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.037676                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.004670                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.011115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.020566                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.032676                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.006624                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.005318                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.003024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.006285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977822                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4028                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          880                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2650                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          492                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.983398                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1031699                       # Number of tag accesses
system.l2.tags.data_accesses                  1031699                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        31260                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            31260                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        12490                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            12490                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data           13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data           10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus4.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus5.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus6.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus7.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   40                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  6                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         4134                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            5                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          622                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           89                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data          520                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5403                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         5935                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst          350                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst          349                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         1810                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus4.inst         1071                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus5.inst         2940                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus6.inst          358                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus7.inst          334                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              13147                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         8899                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data           90                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data           83                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data         2259                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus4.data          832                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus5.data         2578                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus6.data           91                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus7.data          107                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14939                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         5935                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        13033                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          350                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data           99                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst          349                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data           88                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         1810                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2881                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst         1071                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          921                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst         2940                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         3098                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst          358                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data           97                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst          334                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          125                       # number of demand (read+write) hits
system.l2.demand_hits::total                    33489                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         5935                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        13033                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          350                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data           99                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst          349                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data           88                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         1810                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2881                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst         1071                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          921                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst         2940                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         3098                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst          358                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data           97                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst          334                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          125                       # number of overall hits
system.l2.overall_hits::total                   33489                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           52                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus4.data           59                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data           53                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data           39                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data          122                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                376                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data           26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              124                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         1103                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            9                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data           10                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         2008                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data          550                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data         6518                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data           12                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data           26                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10236                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         1608                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst           27                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst         2299                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus4.inst          536                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus5.inst         1997                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus6.inst           40                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus7.inst           31                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6538                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         8180                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data           35                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data           24                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data         3326                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus4.data          775                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus5.data         3297                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus6.data           32                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus7.data           32                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           15701                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         1608                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         9283                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         2299                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         5334                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst          536                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         1325                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst         1997                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         9815                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           31                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data           58                       # number of demand (read+write) misses
system.l2.demand_misses::total                  32475                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1608                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         9283                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data           44                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data           34                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         2299                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         5334                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst          536                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         1325                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst         1997                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         9815                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data           44                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           31                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data           58                       # number of overall misses
system.l2.overall_misses::total                 32475                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        31260                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        31260                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        12490                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        12490                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           65                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           37                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data           66                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data           56                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data           40                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data          124                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              416                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            130                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         5237                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         2630                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data          639                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data         7038                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           44                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             15639                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         7543                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst          377                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst          349                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         4109                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus4.inst         1607                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus5.inst         4937                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus6.inst          398                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus7.inst          365                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          19685                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data        17079                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data          125                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data          107                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         5585                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus4.data         1607                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus5.data         5875                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus6.data          123                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus7.data          139                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         30640                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         7543                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        22316                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst          377                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          143                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst          349                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          122                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         4109                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         8215                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst         1607                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         2246                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst         4937                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        12913                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst          398                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          141                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst          365                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          183                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                65964                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         7543                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        22316                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst          377                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          143                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst          349                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          122                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         4109                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         8215                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst         1607                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         2246                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst         4937                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        12913                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst          398                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          141                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst          365                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          183                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               65964                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.866667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.846154                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.729730                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data     0.893939                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data     0.946429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data     0.975000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data     0.983871                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.903846                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.739130                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.953846                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.210617                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.500000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.666667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.763498                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.860720                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.926115                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.666667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data     0.590909                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.654518                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.213178                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.071618                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.559504                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus4.inst     0.333541                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus5.inst     0.404497                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus6.inst     0.100503                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus7.inst     0.084932                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.332131                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.478951                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.280000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.224299                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.595524                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus4.data     0.482265                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus5.data     0.561191                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus6.data     0.260163                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus7.data     0.230216                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.512435                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.213178                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.415980                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.071618                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.307692                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.278689                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.559504                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.649300                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.333541                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.589938                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.404497                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.760087                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.100503                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.312057                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.084932                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.316940                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.492314                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.213178                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.415980                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.071618                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.307692                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.278689                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.559504                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.649300                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.333541                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.589938                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.404497                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.760087                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.100503                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.312057                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.084932                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.316940                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.492314                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                15285                       # number of writebacks
system.l2.writebacks::total                     15285                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1746                       # Transaction distribution
system.membus.trans_dist::ReadResp              23985                       # Transaction distribution
system.membus.trans_dist::WriteReq               1596                       # Transaction distribution
system.membus.trans_dist::WriteResp              1596                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        15285                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13650                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              654                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            855                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             504                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10547                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10232                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         22239                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         6684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        96205                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       102889                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 102889                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         9810                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3056384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      3066194                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3066194                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             66572                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   66572    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               66572                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              695057                       # DTB read hits
system.switch_cpus0.dtb.read_misses               252                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           42092                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             341736                       # DTB write hits
system.switch_cpus0.dtb.write_misses               19                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          16853                       # DTB write accesses
system.switch_cpus0.dtb.data_hits             1036793                       # DTB hits
system.switch_cpus0.dtb.data_misses               271                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           58945                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             321407                       # ITB hits
system.switch_cpus0.itb.fetch_misses              183                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         321590                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 4582138                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts            4027755                       # Number of instructions committed
system.switch_cpus0.committedOps              4027755                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses      3945116                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           322                       # Number of float alu accesses
system.switch_cpus0.num_func_calls             121416                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts       367660                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts             3945116                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  322                       # number of float instructions
system.switch_cpus0.num_int_register_reads      5508919                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      3201798                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          246                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes           74                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs              1038277                       # number of memory refs
system.switch_cpus0.num_load_insts             696299                       # Number of load instructions
system.switch_cpus0.num_store_insts            341978                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      890068.422562                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      3692069.577438                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.805753                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.194247                       # Percentage of idle cycles
system.switch_cpus0.Branches                   519893                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         7968      0.20%      0.20% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu          2878527     71.46%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::IntMult           13802      0.34%     72.00% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     72.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             57      0.00%     72.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              3      0.00%     72.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              6      0.00%     72.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             2      0.00%     72.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     72.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     72.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     72.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     72.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     72.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     72.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     72.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     72.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     72.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     72.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     72.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     72.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     72.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     72.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     72.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     72.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     72.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     72.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     72.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     72.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     72.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     72.00% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          726272     18.03%     90.04% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         342210      8.50%     98.53% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         59179      1.47%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           4028026                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                6756                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits               2721                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits                9477                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits               3383                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses           3383                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 4582246                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts              26584                       # Number of instructions committed
system.switch_cpus1.committedOps                26584                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses        25667                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           235                       # Number of float alu accesses
system.switch_cpus1.num_func_calls                797                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts         4031                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts               25667                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  235                       # number of float instructions
system.switch_cpus1.num_int_register_reads        33654                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        18541                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          131                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          104                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                 9694                       # number of memory refs
system.switch_cpus1.num_load_insts               6876                       # Number of load instructions
system.switch_cpus1.num_store_insts              2818                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      4557902.666327                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      24343.333673                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.005313                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.994687                       # Percentage of idle cycles
system.switch_cpus1.Branches                     5204                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass          100      0.38%      0.38% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            15599     58.68%     59.05% # Class of executed instruction
system.switch_cpus1.op_class::IntMult              44      0.17%     59.22% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     59.22% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              7      0.03%     59.25% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     59.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     59.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     59.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     59.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus1.op_class::MemRead            7158     26.93%     86.17% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite           2819     10.60%     96.78% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess           857      3.22%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total             26584                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                6107                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits               2518                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                8625                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits               3334                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses           3334                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 4585535                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts              23545                       # Number of instructions committed
system.switch_cpus2.committedOps                23545                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses        22673                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses           168                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                706                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts         3611                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts               22673                       # number of integer instructions
system.switch_cpus2.num_fp_insts                  168                       # number of float instructions
system.switch_cpus2.num_int_register_reads        29328                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes        16248                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads           98                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes           70                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                 8834                       # number of memory refs
system.switch_cpus2.num_load_insts               6222                       # Number of load instructions
system.switch_cpus2.num_store_insts              2612                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4563961.666249                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      21573.333751                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.004705                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.995295                       # Percentage of idle cycles
system.switch_cpus2.Branches                     4660                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass           96      0.41%      0.41% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu            13455     57.15%     57.55% # Class of executed instruction
system.switch_cpus2.op_class::IntMult              32      0.14%     57.69% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     57.69% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              5      0.02%     57.71% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     57.71% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     57.71% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     57.71% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     57.71% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     57.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     57.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     57.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     57.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     57.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     57.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     57.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     57.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     57.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     57.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     57.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     57.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     57.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     57.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     57.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     57.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     57.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     57.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     57.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     57.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     57.71% # Class of executed instruction
system.switch_cpus2.op_class::MemRead            6501     27.61%     85.32% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite           2613     11.10%     96.42% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess           843      3.58%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total             23545                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               81426                       # DTB read hits
system.switch_cpus3.dtb.read_misses               202                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           16610                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              50402                       # DTB write hits
system.switch_cpus3.dtb.write_misses               20                       # DTB write misses
system.switch_cpus3.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses           9221                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              131828                       # DTB hits
system.switch_cpus3.dtb.data_misses               222                       # DTB misses
system.switch_cpus3.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           25831                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              92591                       # ITB hits
system.switch_cpus3.itb.fetch_misses              192                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          92783                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 4590596                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             450275                       # Number of instructions committed
system.switch_cpus3.committedOps               450275                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       437892                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           830                       # Number of float alu accesses
system.switch_cpus3.num_func_calls              10272                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        58754                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              437892                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  830                       # number of float instructions
system.switch_cpus3.num_int_register_reads       593908                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       325103                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads          478                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          403                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               132454                       # number of memory refs
system.switch_cpus3.num_load_insts              81883                       # Number of load instructions
system.switch_cpus3.num_store_insts             50571                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      4176764.602854                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      413831.397146                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.090148                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.909852                       # Percentage of idle cycles
system.switch_cpus3.Branches                    72340                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         5129      1.14%      1.14% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           301358     66.89%     68.03% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             788      0.17%     68.21% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     68.21% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd            108      0.02%     68.23% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     68.23% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     68.23% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     68.23% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv             15      0.00%     68.23% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     68.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     68.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     68.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     68.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     68.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     68.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     68.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     68.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     68.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     68.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     68.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     68.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     68.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     68.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     68.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     68.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     68.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     68.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     68.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     68.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     68.23% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           84321     18.72%     86.95% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          50857     11.29%     98.24% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          7933      1.76%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            450509                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits               30924                       # DTB read hits
system.switch_cpus4.dtb.read_misses               326                       # DTB read misses
system.switch_cpus4.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus4.dtb.write_hits              16234                       # DTB write hits
system.switch_cpus4.dtb.write_misses               38                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus4.dtb.data_hits               47158                       # DTB hits
system.switch_cpus4.dtb.data_misses               364                       # DTB misses
system.switch_cpus4.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus4.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus4.itb.fetch_hits              26334                       # ITB hits
system.switch_cpus4.itb.fetch_misses              125                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses          26459                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles                 4588100                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts             161946                       # Number of instructions committed
system.switch_cpus4.committedOps               161946                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses       155852                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses           464                       # Number of float alu accesses
system.switch_cpus4.num_func_calls               3441                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts        21079                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts              155852                       # number of integer instructions
system.switch_cpus4.num_fp_insts                  464                       # number of float instructions
system.switch_cpus4.num_int_register_reads       205640                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes       117023                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads          251                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes          225                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs                48474                       # number of memory refs
system.switch_cpus4.num_load_insts              31923                       # Number of load instructions
system.switch_cpus4.num_store_insts             16551                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      4439030.411856                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      149069.588144                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.032490                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.967510                       # Percentage of idle cycles
system.switch_cpus4.Branches                    25884                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass         2867      1.77%      1.77% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu           102333     63.04%     64.81% # Class of executed instruction
system.switch_cpus4.op_class::IntMult             121      0.07%     64.88% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     64.88% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd             29      0.02%     64.90% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     64.90% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     64.90% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     64.90% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              3      0.00%     64.90% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     64.90% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     64.90% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     64.90% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     64.90% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     64.90% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     64.90% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     64.90% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     64.90% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     64.90% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus4.op_class::MemRead           33233     20.47%     85.37% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite          16561     10.20%     95.57% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess          7184      4.43%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total            162331                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits               91499                       # DTB read hits
system.switch_cpus5.dtb.read_misses               373                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses           34050                       # DTB read accesses
system.switch_cpus5.dtb.write_hits              92993                       # DTB write hits
system.switch_cpus5.dtb.write_misses              106                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus5.dtb.data_hits              184492                       # DTB hits
system.switch_cpus5.dtb.data_misses               479                       # DTB misses
system.switch_cpus5.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus5.dtb.data_accesses           49566                       # DTB accesses
system.switch_cpus5.itb.fetch_hits             165272                       # ITB hits
system.switch_cpus5.itb.fetch_misses              152                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses         165424                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles                 5006370                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts             487507                       # Number of instructions committed
system.switch_cpus5.committedOps               487507                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses       469419                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses          3786                       # Number of float alu accesses
system.switch_cpus5.num_func_calls               9537                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts        52552                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts              469419                       # number of integer instructions
system.switch_cpus5.num_fp_insts                 3786                       # number of float instructions
system.switch_cpus5.num_int_register_reads       671796                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes       319362                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads         2465                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes         2422                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs               185823                       # number of memory refs
system.switch_cpus5.num_load_insts              92459                       # Number of load instructions
system.switch_cpus5.num_store_insts             93364                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      4517562.680451                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      488807.319549                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.097637                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.902363                       # Percentage of idle cycles
system.switch_cpus5.Branches                    65371                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass         9979      2.04%      2.04% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu           277668     56.90%     58.95% # Class of executed instruction
system.switch_cpus5.op_class::IntMult             606      0.12%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     59.07% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd           1177      0.24%     59.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     59.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     59.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     59.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv            227      0.05%     59.36% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     59.36% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     59.36% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     59.36% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     59.36% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     59.36% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     59.36% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     59.36% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     59.36% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     59.36% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     59.36% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     59.36% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     59.36% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     59.36% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     59.36% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     59.36% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     59.36% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     59.36% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     59.36% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     59.36% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     59.36% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     59.36% # Class of executed instruction
system.switch_cpus5.op_class::MemRead           95002     19.47%     78.83% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite          93437     19.15%     97.97% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess          9895      2.03%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total            487991                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits                8342                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_hits               2521                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.data_hits               10863                       # DTB hits
system.switch_cpus6.dtb.data_misses                 0                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus6.itb.fetch_hits               3334                       # ITB hits
system.switch_cpus6.itb.fetch_misses                0                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses           3334                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles                 4584203                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts              28014                       # Number of instructions committed
system.switch_cpus6.committedOps                28014                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses        27144                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses           168                       # Number of float alu accesses
system.switch_cpus6.num_func_calls                706                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts         5849                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts               27144                       # number of integer instructions
system.switch_cpus6.num_fp_insts                  168                       # number of float instructions
system.switch_cpus6.num_int_register_reads        33799                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes        18481                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads           98                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes           70                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs                11072                       # number of memory refs
system.switch_cpus6.num_load_insts               8457                       # Number of load instructions
system.switch_cpus6.num_store_insts              2615                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      4558538.006688                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      25664.993312                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.005599                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.994401                       # Percentage of idle cycles
system.switch_cpus6.Branches                     6899                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass           96      0.34%      0.34% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu            15689     56.00%     56.35% # Class of executed instruction
system.switch_cpus6.op_class::IntMult              32      0.11%     56.46% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     56.46% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              5      0.02%     56.48% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     56.48% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     56.48% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     56.48% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0      0.00%     56.48% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     56.48% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     56.48% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     56.48% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     56.48% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     56.48% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     56.48% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     56.48% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     56.48% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     56.48% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     56.48% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     56.48% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     56.48% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     56.48% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     56.48% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     56.48% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     56.48% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     56.48% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     56.48% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     56.48% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     56.48% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     56.48% # Class of executed instruction
system.switch_cpus6.op_class::MemRead            8733     31.17%     87.65% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite           2616      9.34%     96.99% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess           843      3.01%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total             28014                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits                6786                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits               2892                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits                9678                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits               3802                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses           3802                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles                 4587108                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts              27018                       # Number of instructions committed
system.switch_cpus7.committedOps                27018                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses        25942                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses           168                       # Number of float alu accesses
system.switch_cpus7.num_func_calls                818                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts         4079                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts               25942                       # number of integer instructions
system.switch_cpus7.num_fp_insts                  168                       # number of float instructions
system.switch_cpus7.num_int_register_reads        33821                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes        18695                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads           98                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes           70                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                 9887                       # number of memory refs
system.switch_cpus7.num_load_insts               6901                       # Number of load instructions
system.switch_cpus7.num_store_insts              2986                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      4562340.620863                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      24767.379137                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.005399                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.994601                       # Percentage of idle cycles
system.switch_cpus7.Branches                     5321                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass           95      0.35%      0.35% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu            15593     57.71%     58.06% # Class of executed instruction
system.switch_cpus7.op_class::IntMult              35      0.13%     58.19% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     58.19% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              5      0.02%     58.21% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     58.21% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     58.21% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     58.21% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     58.21% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     58.21% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     58.21% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     58.21% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     58.21% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     58.21% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     58.21% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     58.21% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     58.21% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     58.21% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     58.21% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     58.21% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     58.21% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     58.21% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     58.21% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     58.21% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     58.21% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     58.21% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     58.21% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     58.21% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     58.21% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     58.21% # Class of executed instruction
system.switch_cpus7.op_class::MemRead            7229     26.76%     84.97% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite           3010     11.14%     96.11% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess          1051      3.89%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total             27018                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       136593                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        60821                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        18839                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           5604                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         3766                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1838                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               1746                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             54499                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1596                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1596                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        31260                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        12490                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           12442                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             690                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           861                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1551                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            15954                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           15954                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         19685                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        33068                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        20838                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        74807                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          792                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         1109                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          731                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side         1039                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        11236                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        25476                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         3723                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side         7366                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side        12872                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side        39008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side          885                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side         1181                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          783                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side         1546                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                203392                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       850880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      2549065                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        26560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        30856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        24448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side        27592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       456128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       848785                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       135424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side       236440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       507840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side      1391808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side        31168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side        29640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side        26752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side        33672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                7207058                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           34141                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           174076                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.560755                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.613092                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 144949     83.27%     83.27% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  12236      7.03%     90.30% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2931      1.68%     91.98% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1940      1.11%     93.09% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1518      0.87%     93.97% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1781      1.02%     94.99% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   2525      1.45%     96.44% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   5999      3.45%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    197      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             174076                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
