#main clock ports an location
NET "CLK_IN1_N" TNM_NET = "CLK_IN1_N";
TIMESPEC TS_CLK_IN1_N = PERIOD "CLK_IN1_N" 200 MHz HIGH 50 %;
NET "CLK_IN1_P" TNM_NET = "CLK_IN1_P";
TIMESPEC TS_CLK_IN1_P = PERIOD "CLK_IN1_P" 200 MHz HIGH 50 %;
NET "CLK_IN1_P" LOC = K15;
NET "CLK_IN1_N" LOC = K16;
NET "CLK_IN1_P" IOSTANDARD = LVDS_25;

####################################################################
#FTDI PART
	#ftdi locations on kaya board
	NET "ftdi_dq[7]" LOC = D6;
	NET "ftdi_dq[6]" LOC = C6;
	NET "ftdi_dq[5]" LOC = D8;
	NET "ftdi_dq[4]" LOC = C8;
	NET "ftdi_dq[3]" LOC = F11;
	NET "ftdi_dq[2]" LOC = E11;
	NET "ftdi_dq[1]" LOC = D12;
	NET "ftdi_dq[0]" LOC = C12;
   NET "ftdi_rxfN" LOC = A2;
	NET "ftdi_txeN" LOC = B2;
	NET "ftdi_rdN" LOC = A7;
	NET "ftdi_wrN" LOC = C7;
	NET "ftdi_clk" LOC = R10;
	NET "ftdi_oeN" LOC = P8;
	NET "ftdi_SIWU"LOC = T10;
	#end of ftdi location #

	#ftdi levels
	NET "ftdi_clk" IOSTANDARD = LVCMOS33;
	NET "ftdi_oeN" IOSTANDARD = LVCMOS33;
	NET "ftdi_rdN" IOSTANDARD = LVCMOS33;
	NET "ftdi_txeN" IOSTANDARD = LVCMOS33;
	NET "ftdi_wrN" IOSTANDARD = LVCMOS33;
	NET "ftdi_clk" IOSTANDARD = LVCMOS33;
	NET "ftdi_SIWU" IOSTANDARD = LVCMOS33;
	NET "ftdi_dq[7]" IOSTANDARD = LVCMOS33;
	NET "ftdi_dq[6]" IOSTANDARD = LVCMOS33;
	NET "ftdi_dq[5]" IOSTANDARD = LVCMOS33;
	NET "ftdi_dq[4]" IOSTANDARD = LVCMOS33;
	NET "ftdi_dq[3]" IOSTANDARD = LVCMOS33;
	NET "ftdi_dq[2]" IOSTANDARD = LVCMOS33;
	NET "ftdi_dq[1]" IOSTANDARD = LVCMOS33;
	NET "ftdi_dq[0]" IOSTANDARD = LVCMOS33;
   
	#FTDI CLOCK    
   NET "ftdi_clk" TNM_NET = "ftdi_clk";
   TIMESPEC TS_ftdi_clk = PERIOD "ftdi_clk" 16.666 ns HIGH 50 %;
   
   
	#FTDI TIME GROUP CONSTRAINT
	INST "ftdi_dq<0>" TNM = dout;
	INST "ftdi_dq<1>" TNM = dout;
	INST "ftdi_dq<2>" TNM = dout;
	INST "ftdi_dq<3>" TNM = dout;
	INST "ftdi_dq<4>" TNM = dout;
	INST "ftdi_dq<5>" TNM = dout;
	INST "ftdi_dq<6>" TNM = dout;
	INST "ftdi_dq<7>" TNM = dout;
	TIMEGRP "dout" OFFSET = OUT 9 ns AFTER "ftdi_clk" RISING;
############################################################################

#DEBUG PORTS
NET "lock_clk_out" LOC = C14;
NET "lock_clk_out" IOSTANDARD = LVCMOS33;

NET "LOCKED_FTDI" LOC = E13;
NET "LOCKED_FTDI" IOSTANDARD = LVCMOS33;

#Created by Constraints Editor (xc6slx16-csg324-3) - 2016/05/17
INST "ftdi_oeN" TNM = "registered_in";
INST "ftdi_rdN" TNM = "registered_in";
INST "ftdi_wrN" TNM = "registered_in";
TIMEGRP "registered_in" OFFSET = OUT 8.5 ns AFTER "ftdi_clk";

