iverilog -o output.vcd testbench.v Adder.v Control.v Instruction_Memory.v MUX32.v Registers.v ALU.v ALU_Control.v CPU.v MUX5.v PC.v Sign_Extend.v
