Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Apr 11 20:48:41 2018
| Host         : LAPTOP-LPSVHG67 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file multiplier_1_0_control_sets_placed.rpt
| Design       : multiplier_1_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              11 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              11 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+-------------------------------------+------------------+------------------+----------------+
|   Clock Signal   |            Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+-------------------------------------+------------------+------------------+----------------+
| ~clock_IBUF_BUFG | Done_i_1_n_0                        |                  |                1 |              1 |
|  clock_IBUF_BUFG |                                     |                  |                3 |              5 |
| ~clock_IBUF_BUFG | FSM_sequential_NextState[4]_i_1_n_0 |                  |                2 |              5 |
| ~clock_IBUF_BUFG | out[15]_i_1_n_0                     |                  |                2 |              5 |
| ~clock_IBUF_BUFG | out[15]_i_1_n_0                     | out[10]_i_1_n_0  |                3 |             11 |
+------------------+-------------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 5      |                     3 |
| 11     |                     1 |
+--------+-----------------------+


