{"Source Block": ["hdl/library/common/util_pulse_gen.v@82:98@HdlStmProcess", "    end\n  end\n\n  // a free running counter\n\n  always @(posedge clk) begin\n    if (pulse_period_cnt == 1'b0) begin\n      pulse_period_cnt <= pulse_period_d;\n    end else begin\n      pulse_period_cnt <= pulse_period_cnt - 1'b1;\n    end\n  end\n  assign end_of_period_s = (pulse_period_cnt == 32'b0) ? 1'b1 : 1'b0;\n\n  // generate pulse with a specified width\n\n  always @ (posedge clk) begin\n"], "Clone Blocks": [["hdl/library/axi_pwm_gen/axi_pwm_gen_1.v@120:130", "        pulse_period_cnt <= pulse_period_cnt + 1'b1;\n      end\n    end\n  end\n\n  assign end_of_period = (pulse_period_cnt == pulse_period_d) ? 1'b1 : 1'b0;\n  assign end_of_pulse = (pulse_period_cnt == pulse_width_d) ? 1'b1 : 1'b0;\n\n  // generate pulse with a specified width\n\n  always @ (posedge clk) begin\n"], ["hdl/library/common/util_pulse_gen.v@89:99", "      pulse_period_cnt <= pulse_period_d;\n    end else begin\n      pulse_period_cnt <= pulse_period_cnt - 1'b1;\n    end\n  end\n  assign end_of_period_s = (pulse_period_cnt == 32'b0) ? 1'b1 : 1'b0;\n\n  // generate pulse with a specified width\n\n  always @ (posedge clk) begin\n    if ((end_of_period_s == 1'b1) || (rstn == 1'b0)) begin\n"], ["hdl/library/common/util_pulse_gen.v@93:108", "  end\n  assign end_of_period_s = (pulse_period_cnt == 32'b0) ? 1'b1 : 1'b0;\n\n  // generate pulse with a specified width\n\n  always @ (posedge clk) begin\n    if ((end_of_period_s == 1'b1) || (rstn == 1'b0)) begin\n      pulse <= 1'b0;\n    end else if (pulse_period_cnt == pulse_width_d) begin\n      pulse <= 1'b1;\n    end\n  end\n\n  assign pulse_counter = pulse_period_cnt;\n\nendmodule\n"]], "Diff Content": {"Delete": [[88, "    if (pulse_period_cnt == 1'b0) begin\n"], [91, "      pulse_period_cnt <= pulse_period_cnt - 1'b1;\n"]], "Add": [[88, "    if (pulse_period_cnt == 'b0) begin\n"], [91, "      pulse_period_cnt <= pulse_period_cnt - 32'b1;\n"]]}}