
---------- Begin Simulation Statistics ----------
final_tick                               137432832500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 479425                       # Simulator instruction rate (inst/s)
host_mem_usage                                 712660                       # Number of bytes of host memory used
host_op_rate                                   733397                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   132.32                       # Real time elapsed on the host
host_tick_rate                             1038648901                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    63436880                       # Number of instructions simulated
sim_ops                                      97042214                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.137433                       # Number of seconds simulated
sim_ticks                                137432832500                       # Number of ticks simulated
system.cpu.Branches                           7714394                       # Number of branches fetched
system.cpu.committedInsts                    63436880                       # Number of instructions committed
system.cpu.committedOps                      97042214                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        274865665                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               274865664.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads             29902191                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            27168375                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4234784                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                  85206                       # Number of float alu accesses
system.cpu.num_fp_insts                         85206                       # number of float instructions
system.cpu.num_fp_register_reads               119500                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               63458                       # number of times the floating registers were written
system.cpu.num_func_calls                     1924148                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              95088671                       # Number of integer alu accesses
system.cpu.num_int_insts                     95088671                       # number of integer instructions
system.cpu.num_int_register_reads           214307215                       # number of times the integer registers were read
system.cpu.num_int_register_writes           77409630                       # number of times the integer registers were written
system.cpu.num_load_insts                    26073751                       # Number of load instructions
system.cpu.num_mem_refs                      36099173                       # number of memory refs
system.cpu.num_store_insts                   10025422                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                976243      1.01%      1.01% # Class of executed instruction
system.cpu.op_class::IntAlu                  59879196     61.70%     62.71% # Class of executed instruction
system.cpu.op_class::IntMult                       74      0.00%     62.71% # Class of executed instruction
system.cpu.op_class::IntDiv                     36240      0.04%     62.75% # Class of executed instruction
system.cpu.op_class::FloatAdd                    5590      0.01%     62.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1232      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::SimdAdd                     6716      0.01%     62.76% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdAlu                    12162      0.01%     62.77% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdCvt                    13804      0.01%     62.79% # Class of executed instruction
system.cpu.op_class::SimdMisc                   12230      0.01%     62.80% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShift                    436      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                  10      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  30      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                 12      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::MemRead                 26056914     26.85%     89.65% # Class of executed instruction
system.cpu.op_class::MemWrite                10011984     10.32%     99.97% # Class of executed instruction
system.cpu.op_class::FloatMemRead               16837      0.02%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              13438      0.01%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   97043154                       # Class of executed instruction
system.cpu.workload.numSyscalls                   100                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       179538                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        368590                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       188244                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       176045                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       383689                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         176045                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data     35940003                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35940003                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35940003                       # number of overall hits
system.cpu.dcache.overall_hits::total        35940003                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       191471                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         191471                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       191471                       # number of overall misses
system.cpu.dcache.overall_misses::total        191471                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  15631647000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  15631647000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  15631647000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  15631647000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     36131474                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36131474                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     36131474                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36131474                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005299                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005299                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005299                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005299                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 81639.762679                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81639.762679                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 81639.762679                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81639.762679                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       154572                       # number of writebacks
system.cpu.dcache.writebacks::total            154572                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data       191471                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       191471                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       191471                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       191471                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  15440176000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  15440176000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  15440176000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  15440176000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005299                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005299                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005299                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005299                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 80639.762679                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80639.762679                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 80639.762679                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80639.762679                       # average overall mshr miss latency
system.cpu.dcache.replacements                 187375                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     25993323                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        25993323                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        80548                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         80548                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6962253500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6962253500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     26073871                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26073871                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003089                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003089                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 86436.081591                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 86436.081591                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        80548                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        80548                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6881705500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6881705500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003089                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003089                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 85436.081591                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 85436.081591                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      9946680                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9946680                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       110923                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       110923                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   8669393500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8669393500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10057603                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10057603                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011029                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011029                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78156.861066                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78156.861066                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       110923                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       110923                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8558470500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8558470500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011029                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011029                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77156.861066                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77156.861066                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 137432832500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4085.856334                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36131474                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            191471                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            188.704681                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4085.856334                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997524                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997524                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          414                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3644                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2312605807                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2312605807                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 137432832500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    26074093                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    10058351                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1987                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1560                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 137432832500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 137432832500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 137432832500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     85584522                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         85584522                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     85584522                       # number of overall hits
system.cpu.icache.overall_hits::total        85584522                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3974                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3974                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3974                       # number of overall misses
system.cpu.icache.overall_misses::total          3974                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    311337000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    311337000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    311337000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    311337000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     85588496                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     85588496                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     85588496                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     85588496                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000046                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000046                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78343.482637                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78343.482637                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78343.482637                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78343.482637                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          869                       # number of writebacks
system.cpu.icache.writebacks::total               869                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         3974                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3974                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3974                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3974                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    307363000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    307363000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    307363000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    307363000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77343.482637                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77343.482637                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77343.482637                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77343.482637                       # average overall mshr miss latency
system.cpu.icache.replacements                    869                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     85584522                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        85584522                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3974                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3974                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    311337000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    311337000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     85588496                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     85588496                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78343.482637                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78343.482637                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3974                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3974                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    307363000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    307363000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77343.482637                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77343.482637                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 137432832500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          2681.983240                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            85588496                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3974                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          21537.115249                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  2681.983240                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.654781                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.654781                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         3105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          358                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          212                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         2445                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.758057                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         171180966                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        171180966                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 137432832500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    85588625                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           542                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 137432832500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 137432832500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 137432832500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 137432832500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   20                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 6373                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6393                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  20                       # number of overall hits
system.l2.overall_hits::.cpu.data                6373                       # number of overall hits
system.l2.overall_hits::total                    6393                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3954                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             185098                       # number of demand (read+write) misses
system.l2.demand_misses::total                 189052                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3954                       # number of overall misses
system.l2.overall_misses::.cpu.data            185098                       # number of overall misses
system.l2.overall_misses::total                189052                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    301192000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  15086042500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15387234500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    301192000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  15086042500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15387234500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3974                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           191471                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               195445                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3974                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          191471                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              195445                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.994967                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.966716                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.967290                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.994967                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.966716                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.967290                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76174.001012                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81503.001113                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81391.545712                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76174.001012                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81503.001113                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81391.545712                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              146267                       # number of writebacks
system.l2.writebacks::total                    146267                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          3954                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        185098                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            189052                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3954                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       185098                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           189052                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    261652000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  13235062500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13496714500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    261652000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  13235062500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13496714500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.994967                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.966716                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.967290                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.994967                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.966716                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.967290                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66174.001012                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71503.001113                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71391.545712                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66174.001012                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71503.001113                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71391.545712                       # average overall mshr miss latency
system.l2.replacements                         328905                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       154572                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           154572                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       154572                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       154572                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          869                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              869                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          869                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          869                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        26678                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         26678                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               323                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   323                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          110600                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              110600                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   8388693500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8388693500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        110923                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            110923                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.997088                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997088                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75847.138336                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75847.138336                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       110600                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         110600                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7282693500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7282693500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.997088                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997088                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65847.138336                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65847.138336                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3954                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3954                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    301192000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    301192000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3974                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3974                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.994967                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.994967                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76174.001012                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76174.001012                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3954                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3954                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    261652000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    261652000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.994967                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.994967                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66174.001012                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66174.001012                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          6050                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              6050                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        74498                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           74498                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6697349000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6697349000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        80548                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         80548                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.924890                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.924890                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89899.715429                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89899.715429                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        74498                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        74498                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5952369000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5952369000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.924890                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.924890                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79899.715429                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79899.715429                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 137432832500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4085.916427                       # Cycle average of tags in use
system.l2.tags.total_refs                      357011                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    333001                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.072102                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1776.659719                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        28.683335                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2280.573374                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.433755                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.556781                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997538                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          165                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2739                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1100379                       # Number of tag accesses
system.l2.tags.data_accesses                  1100379                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 137432832500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     81111.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3954.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    184972.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.017679574500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4543                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4543                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              558203                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              76652                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      189052                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     146267                       # Number of write requests accepted
system.mem_ctrls.readBursts                    189052                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   146267                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    126                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 65156                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.30                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                189052                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               146267                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  188906                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         4543                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.584636                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    127.649345                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          4521     99.52%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           12      0.26%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            5      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            2      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4543                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4543                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.849659                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.834976                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.707312                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              502     11.05%     11.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               22      0.48%     11.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3677     80.94%     92.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              341      7.51%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4543                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    8064                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 6049664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4680544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     44.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     34.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  137432817500                       # Total gap between requests
system.mem_ctrls.avgGap                     409856.93                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       126528                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      5919104                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2594912                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 920653.367163919960                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 43069067.939060345292                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 18881310.621317509562                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3954                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       185098                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       146267                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    100209500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5666563000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3134952086750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25343.83                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30613.85                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  21433078.46                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       126528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      5923136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       6049664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       126528                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       126528                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      4680544                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      4680544                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3954                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       185098                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         189052                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       146267                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        146267                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       920653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     43098406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         44019059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       920653                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       920653                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     34056957                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        34056957                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     34056957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       920653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     43098406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        78076016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               188926                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               81091                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12263                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        11860                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12687                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        11628                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        11320                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        10913                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        11677                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12150                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12621                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12372                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        11683                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        11287                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        11014                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        11372                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        11797                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         5317                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         5175                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         5077                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         5250                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         4843                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         4863                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         4878                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         4774                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         5283                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         5285                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         5051                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         5112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         5195                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         4908                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         5042                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         5038                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2224410000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             944630000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         5766772500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11773.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30523.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              120081                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              70743                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            63.56                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           87.24                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        79182                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   218.210401                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   124.995472                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   276.447632                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        49013     61.90%     61.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         6919      8.74%     70.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        10291     13.00%     83.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1863      2.35%     85.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1799      2.27%     88.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         2192      2.77%     91.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1126      1.42%     92.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1185      1.50%     93.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4794      6.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        79182                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12091264                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            5189824                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               87.979443                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               37.762621                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.98                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               70.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 137432832500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       285664260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       151818975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      675658200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     209723940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10848396000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  24401400180                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  32225660160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   68798321715                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   500.595967                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  83381698250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4589000000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  49462134250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       279773760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       148676715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      673273440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     213571080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 10848396000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  24856634100                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  31842305280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   68862630375                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   501.063895                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  82327549000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4589000000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  50516283500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 137432832500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              78452                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       146267                       # Transaction distribution
system.membus.trans_dist::CleanEvict            33271                       # Transaction distribution
system.membus.trans_dist::ReadExReq            110600                       # Transaction distribution
system.membus.trans_dist::ReadExResp           110600                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         78452                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       557642                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       557642                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 557642                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     10730208                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     10730208                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                10730208                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            189052                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  189052    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              189052                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 137432832500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           661164000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          641625500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             84522                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       300839                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          869                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          215441                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           110923                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          110923                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3974                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        80548                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         8817                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       570317                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                579134                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       154976                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     11073376                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               11228352                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          328905                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4680544                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           524350                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.335739                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.472249                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 348305     66.43%     66.43% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 176045     33.57%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             524350                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 137432832500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          269565000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3974000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         191471000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
