{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715201943896 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715201943896 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 15:59:03 2024 " "Processing started: Wed May 08 15:59:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715201943896 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715201943896 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Peaje_electronico -c Peaje_electronico " "Command: quartus_map --read_settings_files=on --write_settings_files=off Peaje_electronico -c Peaje_electronico" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715201943896 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1715201944179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/documents/vhdl/parcial2-grupal/13.1maq_estados/maq_estados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/documents/vhdl/parcial2-grupal/13.1maq_estados/maq_estados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Maq_estados-arch_Maq_estados " "Found design unit 1: Maq_estados-arch_Maq_estados" {  } { { "../13.1Maq_estados/Maq_estados.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/13.1Maq_estados/Maq_estados.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715201944482 ""} { "Info" "ISGN_ENTITY_NAME" "1 Maq_estados " "Found entity 1: Maq_estados" {  } { { "../13.1Maq_estados/Maq_estados.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/13.1Maq_estados/Maq_estados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715201944482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715201944482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/documents/vhdl/parcial2-grupal/track_sensor/track_sensor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/documents/vhdl/parcial2-grupal/track_sensor/track_sensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 track_sensor-track_sensor_arch " "Found design unit 1: track_sensor-track_sensor_arch" {  } { { "../track_sensor/track_sensor.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/track_sensor/track_sensor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715201944482 ""} { "Info" "ISGN_ENTITY_NAME" "1 track_sensor " "Found entity 1: track_sensor" {  } { { "../track_sensor/track_sensor.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/track_sensor/track_sensor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715201944482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715201944482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/documents/vhdl/parcial2-grupal/semaforo_salida/semaforo_salida.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/documents/vhdl/parcial2-grupal/semaforo_salida/semaforo_salida.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Semaforo_salida-Semaforo_salida_arch " "Found design unit 1: Semaforo_salida-Semaforo_salida_arch" {  } { { "../Semaforo_salida/Semaforo_salida.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Semaforo_salida/Semaforo_salida.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715201944482 ""} { "Info" "ISGN_ENTITY_NAME" "1 Semaforo_salida " "Found entity 1: Semaforo_salida" {  } { { "../Semaforo_salida/Semaforo_salida.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Semaforo_salida/Semaforo_salida.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715201944482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715201944482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/documents/vhdl/parcial2-grupal/semaforo/semaforotalanquera.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/documents/vhdl/parcial2-grupal/semaforo/semaforotalanquera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SemaforoTalanquera-SemaforoTalanquera_arch " "Found design unit 1: SemaforoTalanquera-SemaforoTalanquera_arch" {  } { { "../semaforo/SemaforoTalanquera.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/semaforo/SemaforoTalanquera.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715201944482 ""} { "Info" "ISGN_ENTITY_NAME" "1 SemaforoTalanquera " "Found entity 1: SemaforoTalanquera" {  } { { "../semaforo/SemaforoTalanquera.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/semaforo/SemaforoTalanquera.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715201944482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715201944482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peaje_electronico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file peaje_electronico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Peaje_electronico-Peaje_electronico_arch " "Found design unit 1: Peaje_electronico-Peaje_electronico_arch" {  } { { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715201944482 ""} { "Info" "ISGN_ENTITY_NAME" "1 Peaje_electronico " "Found entity 1: Peaje_electronico" {  } { { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715201944482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715201944482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/documents/vhdl/parcial2-grupal/idvehicular/id_vehiculo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/documents/vhdl/parcial2-grupal/idvehicular/id_vehiculo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Id_vehiculo-Id_vehiculo_arch " "Found design unit 1: Id_vehiculo-Id_vehiculo_arch" {  } { { "../Idvehicular/Id_vehiculo.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Idvehicular/Id_vehiculo.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715201944498 ""} { "Info" "ISGN_ENTITY_NAME" "1 Id_vehiculo " "Found entity 1: Id_vehiculo" {  } { { "../Idvehicular/Id_vehiculo.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Idvehicular/Id_vehiculo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715201944498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715201944498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/documents/vhdl/parcial2-grupal/front_sensor/front_sensor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/documents/vhdl/parcial2-grupal/front_sensor/front_sensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Front_sensor-Front_sensor_Arch " "Found design unit 1: Front_sensor-Front_sensor_Arch" {  } { { "../front_sensor/Front_sensor.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/front_sensor/Front_sensor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715201944500 ""} { "Info" "ISGN_ENTITY_NAME" "1 Front_sensor " "Found entity 1: Front_sensor" {  } { { "../front_sensor/Front_sensor.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/front_sensor/Front_sensor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715201944500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715201944500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/documents/vhdl/parcial2-grupal/div_frecuencia/divisor_frecuencia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/documents/vhdl/parcial2-grupal/div_frecuencia/divisor_frecuencia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divisor_Frecuencia-arch_Divisor_Frecuencia " "Found design unit 1: Divisor_Frecuencia-arch_Divisor_Frecuencia" {  } { { "../Div_Frecuencia/Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Div_Frecuencia/Divisor_Frecuencia.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715201944501 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divisor_Frecuencia " "Found entity 1: Divisor_Frecuencia" {  } { { "../Div_Frecuencia/Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Div_Frecuencia/Divisor_Frecuencia.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715201944501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715201944501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/documents/vhdl/parcial2-grupal/display_sietesegmentos/display_sevensegmentos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/documents/vhdl/parcial2-grupal/display_sietesegmentos/display_sevensegmentos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_sevensegmentos-Display_sevensegmentos_arch " "Found design unit 1: Display_sevensegmentos-Display_sevensegmentos_arch" {  } { { "../Display_sietesegmentos/Display_sevensegmentos.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Display_sietesegmentos/Display_sevensegmentos.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715201944501 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_sevensegmentos " "Found entity 1: Display_sevensegmentos" {  } { { "../Display_sietesegmentos/Display_sevensegmentos.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Display_sietesegmentos/Display_sevensegmentos.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715201944501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715201944501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/documents/vhdl/parcial2-grupal/controlvehicular/controlvehicular.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/documents/vhdl/parcial2-grupal/controlvehicular/controlvehicular.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlVehicular-ControlVehicular_arch " "Found design unit 1: ControlVehicular-ControlVehicular_arch" {  } { { "../ControlVehicular/ControlVehicular.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/ControlVehicular/ControlVehicular.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715201944501 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlVehicular " "Found entity 1: ControlVehicular" {  } { { "../ControlVehicular/ControlVehicular.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/ControlVehicular/ControlVehicular.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715201944501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715201944501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/documents/vhdl/parcial2-grupal/calcular_tarifa/calcular_tarifa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/documents/vhdl/parcial2-grupal/calcular_tarifa/calcular_tarifa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Calcular_Tarifa-Calcular_Tarifa_arch " "Found design unit 1: Calcular_Tarifa-Calcular_Tarifa_arch" {  } { { "../Calcular_Tarifa/Calcular_Tarifa.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Calcular_Tarifa/Calcular_Tarifa.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715201944501 ""} { "Info" "ISGN_ENTITY_NAME" "1 Calcular_Tarifa " "Found entity 1: Calcular_Tarifa" {  } { { "../Calcular_Tarifa/Calcular_Tarifa.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Calcular_Tarifa/Calcular_Tarifa.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715201944501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715201944501 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Peaje_electronico " "Elaborating entity \"Peaje_electronico\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1715201944565 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tarifa_calculada Peaje_electronico.vhd(70) " "Verilog HDL or VHDL warning at Peaje_electronico.vhd(70): object \"tarifa_calculada\" assigned a value but never read" {  } { { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715201944566 "|Peaje_electronico"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cobrar_maq Peaje_electronico.vhd(190) " "VHDL Signal Declaration warning at Peaje_electronico.vhd(190): used implicit default value for signal \"cobrar_maq\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 190 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1715201944566 "|Peaje_electronico"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_maq Peaje_electronico.vhd(191) " "VHDL Signal Declaration warning at Peaje_electronico.vhd(191): used implicit default value for signal \"reset_maq\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 191 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1715201944566 "|Peaje_electronico"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "id_maq Peaje_electronico.vhd(193) " "VHDL Signal Declaration warning at Peaje_electronico.vhd(193): used implicit default value for signal \"id_maq\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 193 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1715201944566 "|Peaje_electronico"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tala_ini_maq Peaje_electronico.vhd(194) " "Verilog HDL or VHDL warning at Peaje_electronico.vhd(194): object \"tala_ini_maq\" assigned a value but never read" {  } { { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715201944570 "|Peaje_electronico"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tala_fin_maq Peaje_electronico.vhd(194) " "Verilog HDL or VHDL warning at Peaje_electronico.vhd(194): object \"tala_fin_maq\" assigned a value but never read" {  } { { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715201944570 "|Peaje_electronico"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alar_son_maq Peaje_electronico.vhd(194) " "Verilog HDL or VHDL warning at Peaje_electronico.vhd(194): object \"alar_son_maq\" assigned a value but never read" {  } { { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715201944570 "|Peaje_electronico"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_maq Peaje_electronico.vhd(194) " "Verilog HDL or VHDL warning at Peaje_electronico.vhd(194): object \"led_maq\" assigned a value but never read" {  } { { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715201944570 "|Peaje_electronico"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sema_ini_maq Peaje_electronico.vhd(194) " "Verilog HDL or VHDL warning at Peaje_electronico.vhd(194): object \"sema_ini_maq\" assigned a value but never read" {  } { { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715201944570 "|Peaje_electronico"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cont_vehiculo_maq Peaje_electronico.vhd(194) " "Verilog HDL or VHDL warning at Peaje_electronico.vhd(194): object \"cont_vehiculo_maq\" assigned a value but never read" {  } { { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715201944570 "|Peaje_electronico"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "contador_maq Peaje_electronico.vhd(195) " "Verilog HDL or VHDL warning at Peaje_electronico.vhd(195): object \"contador_maq\" assigned a value but never read" {  } { { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715201944570 "|Peaje_electronico"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Front_sensor Front_sensor:Front_sensor_inst " "Elaborating entity \"Front_sensor\" for hierarchy \"Front_sensor:Front_sensor_inst\"" {  } { { "Peaje_electronico.vhd" "Front_sensor_inst" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715201944586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Id_vehiculo Id_vehiculo:Id_vehiculo_inst " "Elaborating entity \"Id_vehiculo\" for hierarchy \"Id_vehiculo:Id_vehiculo_inst\"" {  } { { "Peaje_electronico.vhd" "Id_vehiculo_inst" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715201944594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SemaforoTalanquera SemaforoTalanquera:SemaforoTalanquera_inst " "Elaborating entity \"SemaforoTalanquera\" for hierarchy \"SemaforoTalanquera:SemaforoTalanquera_inst\"" {  } { { "Peaje_electronico.vhd" "SemaforoTalanquera_inst" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715201944594 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Estado SemaforoTalanquera.vhd(29) " "VHDL Process Statement warning at SemaforoTalanquera.vhd(29): signal \"Estado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../semaforo/SemaforoTalanquera.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/semaforo/SemaforoTalanquera.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1715201944594 "|Peaje_electronico|SemaforoTalanquera:SemaforoTalanquera_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SemaforoRojoTalanquera SemaforoTalanquera.vhd(26) " "VHDL Process Statement warning at SemaforoTalanquera.vhd(26): inferring latch(es) for signal or variable \"SemaforoRojoTalanquera\", which holds its previous value in one or more paths through the process" {  } { { "../semaforo/SemaforoTalanquera.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/semaforo/SemaforoTalanquera.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1715201944594 "|Peaje_electronico|SemaforoTalanquera:SemaforoTalanquera_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SemaforoVerdeTalanquera SemaforoTalanquera.vhd(26) " "VHDL Process Statement warning at SemaforoTalanquera.vhd(26): inferring latch(es) for signal or variable \"SemaforoVerdeTalanquera\", which holds its previous value in one or more paths through the process" {  } { { "../semaforo/SemaforoTalanquera.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/semaforo/SemaforoTalanquera.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1715201944594 "|Peaje_electronico|SemaforoTalanquera:SemaforoTalanquera_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "talanquera SemaforoTalanquera.vhd(26) " "VHDL Process Statement warning at SemaforoTalanquera.vhd(26): inferring latch(es) for signal or variable \"talanquera\", which holds its previous value in one or more paths through the process" {  } { { "../semaforo/SemaforoTalanquera.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/semaforo/SemaforoTalanquera.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1715201944594 "|Peaje_electronico|SemaforoTalanquera:SemaforoTalanquera_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Estado SemaforoTalanquera.vhd(26) " "VHDL Process Statement warning at SemaforoTalanquera.vhd(26): inferring latch(es) for signal or variable \"Estado\", which holds its previous value in one or more paths through the process" {  } { { "../semaforo/SemaforoTalanquera.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/semaforo/SemaforoTalanquera.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1715201944594 "|Peaje_electronico|SemaforoTalanquera:SemaforoTalanquera_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado SemaforoTalanquera.vhd(26) " "Inferred latch for \"Estado\" at SemaforoTalanquera.vhd(26)" {  } { { "../semaforo/SemaforoTalanquera.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/semaforo/SemaforoTalanquera.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715201944594 "|Peaje_electronico|SemaforoTalanquera:SemaforoTalanquera_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "talanquera SemaforoTalanquera.vhd(26) " "Inferred latch for \"talanquera\" at SemaforoTalanquera.vhd(26)" {  } { { "../semaforo/SemaforoTalanquera.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/semaforo/SemaforoTalanquera.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715201944594 "|Peaje_electronico|SemaforoTalanquera:SemaforoTalanquera_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SemaforoVerdeTalanquera SemaforoTalanquera.vhd(26) " "Inferred latch for \"SemaforoVerdeTalanquera\" at SemaforoTalanquera.vhd(26)" {  } { { "../semaforo/SemaforoTalanquera.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/semaforo/SemaforoTalanquera.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715201944594 "|Peaje_electronico|SemaforoTalanquera:SemaforoTalanquera_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SemaforoRojoTalanquera SemaforoTalanquera.vhd(26) " "Inferred latch for \"SemaforoRojoTalanquera\" at SemaforoTalanquera.vhd(26)" {  } { { "../semaforo/SemaforoTalanquera.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/semaforo/SemaforoTalanquera.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715201944594 "|Peaje_electronico|SemaforoTalanquera:SemaforoTalanquera_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Semaforo_salida Semaforo_salida:Semaforo_salida_inst " "Elaborating entity \"Semaforo_salida\" for hierarchy \"Semaforo_salida:Semaforo_salida_inst\"" {  } { { "Peaje_electronico.vhd" "Semaforo_salida_inst" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715201944594 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Estado Semaforo_salida.vhd(25) " "VHDL Process Statement warning at Semaforo_salida.vhd(25): inferring latch(es) for signal or variable \"Estado\", which holds its previous value in one or more paths through the process" {  } { { "../Semaforo_salida/Semaforo_salida.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Semaforo_salida/Semaforo_salida.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1715201944594 "|Peaje_electronico|Semaforo_salida:Semaforo_salida_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado Semaforo_salida.vhd(25) " "Inferred latch for \"Estado\" at Semaforo_salida.vhd(25)" {  } { { "../Semaforo_salida/Semaforo_salida.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Semaforo_salida/Semaforo_salida.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715201944594 "|Peaje_electronico|Semaforo_salida:Semaforo_salida_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlVehicular ControlVehicular:ControlVehicular_inst " "Elaborating entity \"ControlVehicular\" for hierarchy \"ControlVehicular:ControlVehicular_inst\"" {  } { { "Peaje_electronico.vhd" "ControlVehicular_inst" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715201944594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_sevensegmentos Display_sevensegmentos:Display_sevensegmentos_inst " "Elaborating entity \"Display_sevensegmentos\" for hierarchy \"Display_sevensegmentos:Display_sevensegmentos_inst\"" {  } { { "Peaje_electronico.vhd" "Display_sevensegmentos_inst" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715201944594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Calcular_Tarifa Calcular_Tarifa:Calcular_Tarifa_inst " "Elaborating entity \"Calcular_Tarifa\" for hierarchy \"Calcular_Tarifa:Calcular_Tarifa_inst\"" {  } { { "Peaje_electronico.vhd" "Calcular_Tarifa_inst" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715201944594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor_Frecuencia Divisor_Frecuencia:Divisor_Frecuencia_inst " "Elaborating entity \"Divisor_Frecuencia\" for hierarchy \"Divisor_Frecuencia:Divisor_Frecuencia_inst\"" {  } { { "Peaje_electronico.vhd" "Divisor_Frecuencia_inst" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715201944616 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_prev Divisor_Frecuencia.vhd(23) " "VHDL Process Statement warning at Divisor_Frecuencia.vhd(23): signal \"clk_prev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Div_Frecuencia/Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Div_Frecuencia/Divisor_Frecuencia.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1715201944616 "|Peaje_electronico|Divisor_Frecuencia:Divisor_Frecuencia_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter Divisor_Frecuencia.vhd(24) " "VHDL Process Statement warning at Divisor_Frecuencia.vhd(24): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Div_Frecuencia/Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Div_Frecuencia/Divisor_Frecuencia.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1715201944616 "|Peaje_electronico|Divisor_Frecuencia:Divisor_Frecuencia_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter Divisor_Frecuencia.vhd(25) " "VHDL Process Statement warning at Divisor_Frecuencia.vhd(25): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Div_Frecuencia/Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Div_Frecuencia/Divisor_Frecuencia.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1715201944616 "|Peaje_electronico|Divisor_Frecuencia:Divisor_Frecuencia_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK_OUT Divisor_Frecuencia.vhd(26) " "VHDL Process Statement warning at Divisor_Frecuencia.vhd(26): signal \"CLK_OUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Div_Frecuencia/Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Div_Frecuencia/Divisor_Frecuencia.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1715201944616 "|Peaje_electronico|Divisor_Frecuencia:Divisor_Frecuencia_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counter Divisor_Frecuencia.vhd(18) " "VHDL Process Statement warning at Divisor_Frecuencia.vhd(18): inferring latch(es) for signal or variable \"counter\", which holds its previous value in one or more paths through the process" {  } { { "../Div_Frecuencia/Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1715201944616 "|Peaje_electronico|Divisor_Frecuencia:Divisor_Frecuencia_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CLK_OUT Divisor_Frecuencia.vhd(18) " "VHDL Process Statement warning at Divisor_Frecuencia.vhd(18): inferring latch(es) for signal or variable \"CLK_OUT\", which holds its previous value in one or more paths through the process" {  } { { "../Div_Frecuencia/Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1715201944616 "|Peaje_electronico|Divisor_Frecuencia:Divisor_Frecuencia_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLK_OUT Divisor_Frecuencia.vhd(18) " "Inferred latch for \"CLK_OUT\" at Divisor_Frecuencia.vhd(18)" {  } { { "../Div_Frecuencia/Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715201944616 "|Peaje_electronico|Divisor_Frecuencia:Divisor_Frecuencia_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[0\] Divisor_Frecuencia.vhd(18) " "Inferred latch for \"counter\[0\]\" at Divisor_Frecuencia.vhd(18)" {  } { { "../Div_Frecuencia/Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715201944616 "|Peaje_electronico|Divisor_Frecuencia:Divisor_Frecuencia_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[1\] Divisor_Frecuencia.vhd(18) " "Inferred latch for \"counter\[1\]\" at Divisor_Frecuencia.vhd(18)" {  } { { "../Div_Frecuencia/Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715201944616 "|Peaje_electronico|Divisor_Frecuencia:Divisor_Frecuencia_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[2\] Divisor_Frecuencia.vhd(18) " "Inferred latch for \"counter\[2\]\" at Divisor_Frecuencia.vhd(18)" {  } { { "../Div_Frecuencia/Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715201944616 "|Peaje_electronico|Divisor_Frecuencia:Divisor_Frecuencia_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[3\] Divisor_Frecuencia.vhd(18) " "Inferred latch for \"counter\[3\]\" at Divisor_Frecuencia.vhd(18)" {  } { { "../Div_Frecuencia/Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715201944616 "|Peaje_electronico|Divisor_Frecuencia:Divisor_Frecuencia_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[4\] Divisor_Frecuencia.vhd(18) " "Inferred latch for \"counter\[4\]\" at Divisor_Frecuencia.vhd(18)" {  } { { "../Div_Frecuencia/Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715201944616 "|Peaje_electronico|Divisor_Frecuencia:Divisor_Frecuencia_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[5\] Divisor_Frecuencia.vhd(18) " "Inferred latch for \"counter\[5\]\" at Divisor_Frecuencia.vhd(18)" {  } { { "../Div_Frecuencia/Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715201944616 "|Peaje_electronico|Divisor_Frecuencia:Divisor_Frecuencia_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[6\] Divisor_Frecuencia.vhd(18) " "Inferred latch for \"counter\[6\]\" at Divisor_Frecuencia.vhd(18)" {  } { { "../Div_Frecuencia/Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715201944624 "|Peaje_electronico|Divisor_Frecuencia:Divisor_Frecuencia_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[7\] Divisor_Frecuencia.vhd(18) " "Inferred latch for \"counter\[7\]\" at Divisor_Frecuencia.vhd(18)" {  } { { "../Div_Frecuencia/Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715201944624 "|Peaje_electronico|Divisor_Frecuencia:Divisor_Frecuencia_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[8\] Divisor_Frecuencia.vhd(18) " "Inferred latch for \"counter\[8\]\" at Divisor_Frecuencia.vhd(18)" {  } { { "../Div_Frecuencia/Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715201944624 "|Peaje_electronico|Divisor_Frecuencia:Divisor_Frecuencia_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[9\] Divisor_Frecuencia.vhd(18) " "Inferred latch for \"counter\[9\]\" at Divisor_Frecuencia.vhd(18)" {  } { { "../Div_Frecuencia/Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715201944624 "|Peaje_electronico|Divisor_Frecuencia:Divisor_Frecuencia_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[10\] Divisor_Frecuencia.vhd(18) " "Inferred latch for \"counter\[10\]\" at Divisor_Frecuencia.vhd(18)" {  } { { "../Div_Frecuencia/Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715201944624 "|Peaje_electronico|Divisor_Frecuencia:Divisor_Frecuencia_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[11\] Divisor_Frecuencia.vhd(18) " "Inferred latch for \"counter\[11\]\" at Divisor_Frecuencia.vhd(18)" {  } { { "../Div_Frecuencia/Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715201944624 "|Peaje_electronico|Divisor_Frecuencia:Divisor_Frecuencia_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[12\] Divisor_Frecuencia.vhd(18) " "Inferred latch for \"counter\[12\]\" at Divisor_Frecuencia.vhd(18)" {  } { { "../Div_Frecuencia/Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715201944625 "|Peaje_electronico|Divisor_Frecuencia:Divisor_Frecuencia_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[13\] Divisor_Frecuencia.vhd(18) " "Inferred latch for \"counter\[13\]\" at Divisor_Frecuencia.vhd(18)" {  } { { "../Div_Frecuencia/Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715201944625 "|Peaje_electronico|Divisor_Frecuencia:Divisor_Frecuencia_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Maq_estados Maq_estados:Maq_estados_inst " "Elaborating entity \"Maq_estados\" for hierarchy \"Maq_estados:Maq_estados_inst\"" {  } { { "Peaje_electronico.vhd" "Maq_estados_inst" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715201944626 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x Maq_estados.vhd(18) " "Verilog HDL or VHDL warning at Maq_estados.vhd(18): object \"x\" assigned a value but never read" {  } { { "../13.1Maq_estados/Maq_estados.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/13.1Maq_estados/Maq_estados.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715201944626 "|Peaje_electronico|Maq_estados:Maq_estados_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "front_sensor Maq_estados.vhd(38) " "VHDL Process Statement warning at Maq_estados.vhd(38): signal \"front_sensor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../13.1Maq_estados/Maq_estados.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/13.1Maq_estados/Maq_estados.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1715201944626 "|Peaje_electronico|Maq_estados:Maq_estados_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cat Maq_estados.vhd(46) " "VHDL Process Statement warning at Maq_estados.vhd(46): signal \"cat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../13.1Maq_estados/Maq_estados.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/13.1Maq_estados/Maq_estados.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1715201944626 "|Peaje_electronico|Maq_estados:Maq_estados_inst"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE Maq_estados.vhd(46) " "VHDL warning at Maq_estados.vhd(46): comparison between unequal length operands always returns FALSE" {  } { { "../13.1Maq_estados/Maq_estados.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/13.1Maq_estados/Maq_estados.vhd" 46 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1715201944626 "|Peaje_electronico|Maq_estados:Maq_estados_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cat Maq_estados.vhd(54) " "VHDL Process Statement warning at Maq_estados.vhd(54): signal \"cat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../13.1Maq_estados/Maq_estados.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/13.1Maq_estados/Maq_estados.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1715201944626 "|Peaje_electronico|Maq_estados:Maq_estados_inst"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE Maq_estados.vhd(54) " "VHDL warning at Maq_estados.vhd(54): comparison between unequal length operands always returns FALSE" {  } { { "../13.1Maq_estados/Maq_estados.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/13.1Maq_estados/Maq_estados.vhd" 54 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1715201944626 "|Peaje_electronico|Maq_estados:Maq_estados_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cat Maq_estados.vhd(61) " "VHDL Process Statement warning at Maq_estados.vhd(61): signal \"cat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../13.1Maq_estados/Maq_estados.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/13.1Maq_estados/Maq_estados.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1715201944626 "|Peaje_electronico|Maq_estados:Maq_estados_inst"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE Maq_estados.vhd(61) " "VHDL warning at Maq_estados.vhd(61): comparison between unequal length operands always returns FALSE" {  } { { "../13.1Maq_estados/Maq_estados.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/13.1Maq_estados/Maq_estados.vhd" 61 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1715201944626 "|Peaje_electronico|Maq_estados:Maq_estados_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cat Maq_estados.vhd(63) " "VHDL Process Statement warning at Maq_estados.vhd(63): signal \"cat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../13.1Maq_estados/Maq_estados.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/13.1Maq_estados/Maq_estados.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1715201944626 "|Peaje_electronico|Maq_estados:Maq_estados_inst"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "TRUE Maq_estados.vhd(63) " "VHDL warning at Maq_estados.vhd(63): comparison between unequal length operands always returns TRUE" {  } { { "../13.1Maq_estados/Maq_estados.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/13.1Maq_estados/Maq_estados.vhd" 63 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1715201944626 "|Peaje_electronico|Maq_estados:Maq_estados_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cobrar Maq_estados.vhd(69) " "VHDL Process Statement warning at Maq_estados.vhd(69): signal \"cobrar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../13.1Maq_estados/Maq_estados.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/13.1Maq_estados/Maq_estados.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1715201944626 "|Peaje_electronico|Maq_estados:Maq_estados_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "back_sensor Maq_estados.vhd(77) " "VHDL Process Statement warning at Maq_estados.vhd(77): signal \"back_sensor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../13.1Maq_estados/Maq_estados.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/13.1Maq_estados/Maq_estados.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1715201944626 "|Peaje_electronico|Maq_estados:Maq_estados_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state Maq_estados.vhd(100) " "VHDL Process Statement warning at Maq_estados.vhd(100): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../13.1Maq_estados/Maq_estados.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/13.1Maq_estados/Maq_estados.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1715201944626 "|Peaje_electronico|Maq_estados:Maq_estados_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "contador Maq_estados.vhd(10) " "Output port \"contador\" at Maq_estados.vhd(10) has no driver" {  } { { "../13.1Maq_estados/Maq_estados.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/13.1Maq_estados/Maq_estados.vhd" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1715201944626 "|Peaje_electronico|Maq_estados:Maq_estados_inst"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "salidaSemaforoVerde GND " "Pin \"salidaSemaforoVerde\" is stuck at GND" {  } { { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715201945203 "|Peaje_electronico|salidaSemaforoVerde"} { "Warning" "WMLS_MLS_STUCK_PIN" "salidaSemaforoRojo VCC " "Pin \"salidaSemaforoRojo\" is stuck at VCC" {  } { { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715201945203 "|Peaje_electronico|salidaSemaforoRojo"} { "Warning" "WMLS_MLS_STUCK_PIN" "SemaforoRojoPeaje GND " "Pin \"SemaforoRojoPeaje\" is stuck at GND" {  } { { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715201945203 "|Peaje_electronico|SemaforoRojoPeaje"} { "Warning" "WMLS_MLS_STUCK_PIN" "SemaforoVerdePeaje VCC " "Pin \"SemaforoVerdePeaje\" is stuck at VCC" {  } { { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715201945203 "|Peaje_electronico|SemaforoVerdePeaje"} { "Warning" "WMLS_MLS_STUCK_PIN" "manualBarrier GND " "Pin \"manualBarrier\" is stuck at GND" {  } { { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715201945203 "|Peaje_electronico|manualBarrier"} { "Warning" "WMLS_MLS_STUCK_PIN" "clk_out_divisor GND " "Pin \"clk_out_divisor\" is stuck at GND" {  } { { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715201945203 "|Peaje_electronico|clk_out_divisor"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1715201945203 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1715201945314 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1715201945442 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1715201945629 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715201945629 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FRONT_SENSOR_PEAJE " "No output dependent on input pin \"FRONT_SENSOR_PEAJE\"" {  } { { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715201945692 "|Peaje_electronico|FRONT_SENSOR_PEAJE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BACK_SENSOR_PEAJE " "No output dependent on input pin \"BACK_SENSOR_PEAJE\"" {  } { { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715201945692 "|Peaje_electronico|BACK_SENSOR_PEAJE"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1715201945692 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "132 " "Implemented 132 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1715201945692 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1715201945692 ""} { "Info" "ICUT_CUT_TM_LCELLS" "78 " "Implemented 78 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1715201945692 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1715201945692 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4663 " "Peak virtual memory: 4663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715201945724 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 08 15:59:05 2024 " "Processing ended: Wed May 08 15:59:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715201945724 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715201945724 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715201945724 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715201945724 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715201947110 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715201947110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 15:59:06 2024 " "Processing started: Wed May 08 15:59:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715201947110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1715201947110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Peaje_electronico -c Peaje_electronico " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Peaje_electronico -c Peaje_electronico" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1715201947125 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1715201947188 ""}
{ "Info" "0" "" "Project  = Peaje_electronico" {  } {  } 0 0 "Project  = Peaje_electronico" 0 0 "Fitter" 0 0 1715201947188 ""}
{ "Info" "0" "" "Revision = Peaje_electronico" {  } {  } 0 0 "Revision = Peaje_electronico" 0 0 "Fitter" 0 0 1715201947188 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1715201947306 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Peaje_electronico EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"Peaje_electronico\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1715201947315 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715201947346 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715201947346 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1715201947425 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1715201947425 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715201947631 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715201947631 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715201947631 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1715201947631 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/" { { 0 { 0 ""} 0 320 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715201947631 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/" { { 0 { 0 ""} 0 322 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715201947631 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/" { { 0 { 0 ""} 0 324 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715201947631 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/" { { 0 { 0 ""} 0 326 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715201947631 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/" { { 0 { 0 ""} 0 328 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715201947631 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1715201947631 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1715201947631 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "20 54 " "No exact pin location assignment(s) for 20 pins of 54 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TALANQUERA_CERRADA_TIEMPO\[0\] " "Pin TALANQUERA_CERRADA_TIEMPO\[0\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { TALANQUERA_CERRADA_TIEMPO[0] } } } { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 28 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TALANQUERA_CERRADA_TIEMPO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715201948265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TALANQUERA_CERRADA_TIEMPO\[1\] " "Pin TALANQUERA_CERRADA_TIEMPO\[1\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { TALANQUERA_CERRADA_TIEMPO[1] } } } { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 28 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TALANQUERA_CERRADA_TIEMPO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715201948265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TALANQUERA_CERRADA_TIEMPO\[2\] " "Pin TALANQUERA_CERRADA_TIEMPO\[2\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { TALANQUERA_CERRADA_TIEMPO[2] } } } { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 28 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TALANQUERA_CERRADA_TIEMPO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715201948265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TALANQUERA_CERRADA_TIEMPO\[3\] " "Pin TALANQUERA_CERRADA_TIEMPO\[3\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { TALANQUERA_CERRADA_TIEMPO[3] } } } { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 28 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TALANQUERA_CERRADA_TIEMPO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715201948265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TALANQUERA_CERRADA_TIEMPO\[4\] " "Pin TALANQUERA_CERRADA_TIEMPO\[4\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { TALANQUERA_CERRADA_TIEMPO[4] } } } { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 28 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TALANQUERA_CERRADA_TIEMPO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715201948265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TALANQUERA_CERRADA_TIEMPO\[5\] " "Pin TALANQUERA_CERRADA_TIEMPO\[5\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { TALANQUERA_CERRADA_TIEMPO[5] } } } { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 28 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TALANQUERA_CERRADA_TIEMPO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715201948265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TALANQUERA_CERRADA_TIEMPO\[6\] " "Pin TALANQUERA_CERRADA_TIEMPO\[6\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { TALANQUERA_CERRADA_TIEMPO[6] } } } { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 28 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TALANQUERA_CERRADA_TIEMPO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715201948265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TALANQUERA_CERRADA_TIEMPO\[7\] " "Pin TALANQUERA_CERRADA_TIEMPO\[7\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { TALANQUERA_CERRADA_TIEMPO[7] } } } { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 28 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TALANQUERA_CERRADA_TIEMPO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715201948265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TALANQUERA_CERRADA_TIEMPO\[8\] " "Pin TALANQUERA_CERRADA_TIEMPO\[8\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { TALANQUERA_CERRADA_TIEMPO[8] } } } { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 28 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TALANQUERA_CERRADA_TIEMPO[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715201948265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TALANQUERA_CERRADA_TIEMPO\[9\] " "Pin TALANQUERA_CERRADA_TIEMPO\[9\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { TALANQUERA_CERRADA_TIEMPO[9] } } } { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 28 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TALANQUERA_CERRADA_TIEMPO[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715201948265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TALANQUERA_CERRADA_TIEMPO\[10\] " "Pin TALANQUERA_CERRADA_TIEMPO\[10\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { TALANQUERA_CERRADA_TIEMPO[10] } } } { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 28 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TALANQUERA_CERRADA_TIEMPO[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715201948265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TALANQUERA_CERRADA_TIEMPO\[11\] " "Pin TALANQUERA_CERRADA_TIEMPO\[11\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { TALANQUERA_CERRADA_TIEMPO[11] } } } { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 28 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TALANQUERA_CERRADA_TIEMPO[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715201948265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TALANQUERA_CERRADA_TIEMPO\[12\] " "Pin TALANQUERA_CERRADA_TIEMPO\[12\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { TALANQUERA_CERRADA_TIEMPO[12] } } } { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 28 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TALANQUERA_CERRADA_TIEMPO[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715201948265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TALANQUERA_CERRADA_TIEMPO\[13\] " "Pin TALANQUERA_CERRADA_TIEMPO\[13\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { TALANQUERA_CERRADA_TIEMPO[13] } } } { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 28 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TALANQUERA_CERRADA_TIEMPO[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715201948265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TALANQUERA_CERRADA_TIEMPO\[14\] " "Pin TALANQUERA_CERRADA_TIEMPO\[14\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { TALANQUERA_CERRADA_TIEMPO[14] } } } { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 28 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TALANQUERA_CERRADA_TIEMPO[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715201948265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TALANQUERA_CERRADA_TIEMPO\[15\] " "Pin TALANQUERA_CERRADA_TIEMPO\[15\] not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { TALANQUERA_CERRADA_TIEMPO[15] } } } { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 28 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TALANQUERA_CERRADA_TIEMPO[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715201948265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "manualBarrier " "Pin manualBarrier not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { manualBarrier } } } { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 31 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { manualBarrier } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715201948265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_out_divisor " "Pin clk_out_divisor not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { clk_out_divisor } } } { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 39 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_out_divisor } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715201948265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FRONT_SENSOR_PEAJE " "Pin FRONT_SENSOR_PEAJE not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { FRONT_SENSOR_PEAJE } } } { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 15 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FRONT_SENSOR_PEAJE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715201948265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BACK_SENSOR_PEAJE " "Pin BACK_SENSOR_PEAJE not assigned to an exact location on the device" {  } { { "c:/users/dell/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/dell/quartus/bin64/pin_planner.ppl" { BACK_SENSOR_PEAJE } } } { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 16 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BACK_SENSOR_PEAJE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715201948265 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1715201948265 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Peaje_electronico.sdc " "Synopsys Design Constraints File file not found: 'Peaje_electronico.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1715201948406 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1715201948406 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1715201948406 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1715201948406 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1715201948406 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node CLK~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1715201948422 ""}  } { { "Peaje_electronico.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.vhd" 8 0 0 } } { "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dell/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/" { { 0 { 0 ""} 0 311 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715201948422 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1715201948657 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715201948657 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715201948657 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715201948673 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715201948673 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1715201948673 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1715201948673 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1715201948673 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1715201948862 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1715201948862 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1715201948862 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "20 unused 2.5V 2 18 0 " "Number of I/O pins in group: 20 (unused VREF, 2.5V VCCIO, 2 input, 18 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1715201948877 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1715201948877 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1715201948877 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 22 11 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 22 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1715201948877 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1715201948877 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1715201948877 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1715201948877 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1715201948877 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 41 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1715201948877 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 15 32 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1715201948877 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1715201948877 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1715201948877 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1715201948877 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715201948908 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1715201949442 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715201949521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1715201949521 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1715201950410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715201950410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1715201950647 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X21_Y20 X30_Y29 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } { { "loc" "" { Generic "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} 21 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1715201951091 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1715201951091 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715201951585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1715201951585 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1715201951585 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.06 " "Total time spent on timing analysis during the Fitter is 0.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1715201951596 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715201951630 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715201951935 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715201951975 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715201952150 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715201952513 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.fit.smsg " "Generated suppressed messages file C:/Users/DELL/Documents/VHDL/PARCIAL2-GRUPAL/Peaje_electronico/Peaje_electronico.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1715201953260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5339 " "Peak virtual memory: 5339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715201953508 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 08 15:59:13 2024 " "Processing ended: Wed May 08 15:59:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715201953508 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715201953508 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715201953508 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1715201953508 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1715201954647 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715201954647 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 15:59:14 2024 " "Processing started: Wed May 08 15:59:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715201954647 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1715201954647 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Peaje_electronico -c Peaje_electronico " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Peaje_electronico -c Peaje_electronico" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1715201954647 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1715201955430 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1715201955466 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4596 " "Peak virtual memory: 4596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715201955740 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 08 15:59:15 2024 " "Processing ended: Wed May 08 15:59:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715201955740 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715201955740 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715201955740 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1715201955740 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1715201956332 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1715201957031 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715201957031 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 15:59:16 2024 " "Processing started: Wed May 08 15:59:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715201957031 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715201957031 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Peaje_electronico -c Peaje_electronico " "Command: quartus_sta Peaje_electronico -c Peaje_electronico" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715201957031 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1715201957096 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1715201957237 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1715201957285 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1715201957285 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Peaje_electronico.sdc " "Synopsys Design Constraints File file not found: 'Peaje_electronico.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1715201957443 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1715201957443 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1715201957443 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1715201957443 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1715201957567 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1715201957568 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1715201957568 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1715201957588 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1715201957604 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1715201957604 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.910 " "Worst-case setup slack is -1.910" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715201957607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715201957607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.910             -92.682 CLK  " "   -1.910             -92.682 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715201957607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715201957607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.345 " "Worst-case hold slack is 0.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715201957610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715201957610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 CLK  " "    0.345               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715201957610 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715201957610 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715201957614 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715201957618 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715201957619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715201957619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -65.000 CLK  " "   -3.000             -65.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715201957619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715201957619 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1715201957674 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1715201957689 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1715201958044 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1715201958087 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1715201958096 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1715201958096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.625 " "Worst-case setup slack is -1.625" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715201958102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715201958102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.625             -78.122 CLK  " "   -1.625             -78.122 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715201958102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715201958102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.301 " "Worst-case hold slack is 0.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715201958105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715201958105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 CLK  " "    0.301               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715201958105 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715201958105 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715201958105 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715201958118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715201958122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715201958122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -65.000 CLK  " "   -3.000             -65.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715201958122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715201958122 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1715201958170 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1715201958260 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1715201958260 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1715201958260 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.600 " "Worst-case setup slack is -0.600" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715201958270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715201958270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.600             -26.115 CLK  " "   -0.600             -26.115 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715201958270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715201958270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715201958276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715201958276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 CLK  " "    0.181               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715201958276 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715201958276 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715201958282 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1715201958289 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715201958293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715201958293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -69.217 CLK  " "   -3.000             -69.217 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715201958293 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715201958293 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1715201958517 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1715201958517 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4675 " "Peak virtual memory: 4675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715201958611 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 08 15:59:18 2024 " "Processing ended: Wed May 08 15:59:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715201958611 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715201958611 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715201958611 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715201958611 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 55 s " "Quartus II Full Compilation was successful. 0 errors, 55 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715201959263 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715201960905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715201960905 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 15:59:20 2024 " "Processing started: Wed May 08 15:59:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715201960905 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1715201960905 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Peaje_electronico -c Peaje_electronico --netlist_type=sgate " "Command: quartus_npp Peaje_electronico -c Peaje_electronico --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1715201960905 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4470 " "Peak virtual memory: 4470 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715201961001 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 08 15:59:21 2024 " "Processing ended: Wed May 08 15:59:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715201961001 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715201961001 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715201961001 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1715201961001 ""}
