Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a64713960fa6440ba807a4a112efdfd8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot VGA_project_wrapper_func_impl xil_defaultlib.VGA_project_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.VGA_project_Game_controller_0_0_...
Compiling module xil_defaultlib.VGA_project_Game_controller_0_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.VGA_project_VGA_output_0_0_VGA_o...
Compiling module xil_defaultlib.VGA_project_VGA_output_0_0
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=33,CLKIN...
Compiling module xil_defaultlib.VGA_project_clk_wiz_0_0_VGA_proj...
Compiling module xil_defaultlib.VGA_project_clk_wiz_0_0
Compiling module xil_defaultlib.VGA_project
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module xil_defaultlib.VGA_project_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot VGA_project_wrapper_func_impl
