{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1519504614826 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519504614835 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 24 14:36:54 2018 " "Processing started: Sat Feb 24 14:36:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519504614835 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519504614835 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2_bonus_Tempalli_M -c Lab2_bonus_Tempalli_M " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2_bonus_Tempalli_M -c Lab2_bonus_Tempalli_M" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519504614835 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1519504616025 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1519504616025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manasa/desktop/lab2_bonus_tempalli_m/src/seven_seg_num.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/manasa/desktop/lab2_bonus_tempalli_m/src/seven_seg_num.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_num " "Found entity 1: seven_seg_num" {  } { { "../src/seven_seg_num.v" "" { Text "C:/Users/MANASA/Desktop/Lab2_bonus_Tempalli_M/src/seven_seg_num.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519504643048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519504643048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manasa/desktop/lab2_bonus_tempalli_m/src/seven_seg_letters.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/manasa/desktop/lab2_bonus_tempalli_m/src/seven_seg_letters.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_letters " "Found entity 1: seven_seg_letters" {  } { { "../src/seven_seg_letters.v" "" { Text "C:/Users/MANASA/Desktop/Lab2_bonus_Tempalli_M/src/seven_seg_letters.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519504643055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519504643055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manasa/desktop/lab2_bonus_tempalli_m/src/lab2_bonus_tempalli_m.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/manasa/desktop/lab2_bonus_tempalli_m/src/lab2_bonus_tempalli_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2_bonus_Tempalli_M " "Found entity 1: Lab2_bonus_Tempalli_M" {  } { { "../src/Lab2_bonus_Tempalli_M.v" "" { Text "C:/Users/MANASA/Desktop/Lab2_bonus_Tempalli_M/src/Lab2_bonus_Tempalli_M.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519504643063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519504643063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manasa/desktop/lab2_bonus_tempalli_m/src/adder3to4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/manasa/desktop/lab2_bonus_tempalli_m/src/adder3to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder3to4 " "Found entity 1: adder3to4" {  } { { "../src/adder3to4.v" "" { Text "C:/Users/MANASA/Desktop/Lab2_bonus_Tempalli_M/src/adder3to4.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519504643070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519504643070 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2_bonus_Tempalli_M " "Elaborating entity \"Lab2_bonus_Tempalli_M\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1519504643144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_letters seven_seg_letters:letter1 " "Elaborating entity \"seven_seg_letters\" for hierarchy \"seven_seg_letters:letter1\"" {  } { { "../src/Lab2_bonus_Tempalli_M.v" "letter1" { Text "C:/Users/MANASA/Desktop/Lab2_bonus_Tempalli_M/src/Lab2_bonus_Tempalli_M.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519504643179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_num seven_seg_num:sevennum1 " "Elaborating entity \"seven_seg_num\" for hierarchy \"seven_seg_num:sevennum1\"" {  } { { "../src/Lab2_bonus_Tempalli_M.v" "sevennum1" { Text "C:/Users/MANASA/Desktop/Lab2_bonus_Tempalli_M/src/Lab2_bonus_Tempalli_M.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519504643190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder3to4 adder3to4:add1 " "Elaborating entity \"adder3to4\" for hierarchy \"adder3to4:add1\"" {  } { { "../src/Lab2_bonus_Tempalli_M.v" "add1" { Text "C:/Users/MANASA/Desktop/Lab2_bonus_Tempalli_M/src/Lab2_bonus_Tempalli_M.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519504643195 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1519504644040 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1519504644422 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1519504645567 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519504645567 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "119 " "Implemented 119 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1519504645743 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1519504645743 ""} { "Info" "ICUT_CUT_TM_LCELLS" "60 " "Implemented 60 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1519504645743 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1519504645743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "676 " "Peak virtual memory: 676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519504645801 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 24 14:37:25 2018 " "Processing ended: Sat Feb 24 14:37:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519504645801 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519504645801 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519504645801 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1519504645801 ""}
