<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="TP2_axi_gpio_0_1_synth_1" LaunchDir="C:/Users/28607510/Desktop/TP2_M1S2_FPGA/TP2_M1S2_FPGA.runs/TP2_axi_gpio_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TP2_rst_clk_wiz_1_100M_0_synth_1" LaunchDir="C:/Users/28607510/Desktop/TP2_M1S2_FPGA/TP2_M1S2_FPGA.runs/TP2_rst_clk_wiz_1_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TP2_axi_gpio_0_0_synth_1" LaunchDir="C:/Users/28607510/Desktop/TP2_M1S2_FPGA/TP2_M1S2_FPGA.runs/TP2_axi_gpio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TP2_ilmb_v10_0_synth_1" LaunchDir="C:/Users/28607510/Desktop/TP2_M1S2_FPGA/TP2_M1S2_FPGA.runs/TP2_ilmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TP2_microblaze_0_axi_intc_0_synth_1" LaunchDir="C:/Users/28607510/Desktop/TP2_M1S2_FPGA/TP2_M1S2_FPGA.runs/TP2_microblaze_0_axi_intc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TP2_lmb_bram_0_synth_1" LaunchDir="C:/Users/28607510/Desktop/TP2_M1S2_FPGA/TP2_M1S2_FPGA.runs/TP2_lmb_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TP2_microblaze_0_0_synth_1" LaunchDir="C:/Users/28607510/Desktop/TP2_M1S2_FPGA/TP2_M1S2_FPGA.runs/TP2_microblaze_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TP2_dlmb_v10_0_synth_1" LaunchDir="C:/Users/28607510/Desktop/TP2_M1S2_FPGA/TP2_M1S2_FPGA.runs/TP2_dlmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="TP2_ilmb_v10_0_synth_1"/>
	</Run>
	<Run Id="TP2_xbar_0_synth_1" LaunchDir="C:/Users/28607510/Desktop/TP2_M1S2_FPGA/TP2_M1S2_FPGA.runs/TP2_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TP2_ilmb_bram_if_cntlr_0_synth_1" LaunchDir="C:/Users/28607510/Desktop/TP2_M1S2_FPGA/TP2_M1S2_FPGA.runs/TP2_ilmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TP2_dlmb_bram_if_cntlr_0_synth_1" LaunchDir="C:/Users/28607510/Desktop/TP2_M1S2_FPGA/TP2_M1S2_FPGA.runs/TP2_dlmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TP2_clk_wiz_1_0_synth_1" LaunchDir="C:/Users/28607510/Desktop/TP2_M1S2_FPGA/TP2_M1S2_FPGA.runs/TP2_clk_wiz_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TP2_mdm_1_0_synth_1" LaunchDir="C:/Users/28607510/Desktop/TP2_M1S2_FPGA/TP2_M1S2_FPGA.runs/TP2_mdm_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/28607510/Desktop/TP2_M1S2_FPGA/TP2_M1S2_FPGA.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="TP2_axi_gpio_0_1_synth_1"/>
		<Parent Id="TP2_rst_clk_wiz_1_100M_0_synth_1"/>
		<Parent Id="TP2_axi_gpio_0_0_synth_1"/>
		<Parent Id="TP2_ilmb_v10_0_synth_1"/>
		<Parent Id="TP2_microblaze_0_axi_intc_0_synth_1"/>
		<Parent Id="TP2_lmb_bram_0_synth_1"/>
		<Parent Id="TP2_microblaze_0_0_synth_1"/>
		<Parent Id="TP2_dlmb_v10_0_synth_1"/>
		<Parent Id="TP2_xbar_0_synth_1"/>
		<Parent Id="TP2_ilmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="TP2_dlmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="TP2_clk_wiz_1_0_synth_1"/>
		<Parent Id="TP2_mdm_1_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/Users/28607510/Desktop/TP2_M1S2_FPGA/TP2_M1S2_FPGA.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="TP2_axi_gpio_0_1_synth_1"/>
		<Parent Id="TP2_rst_clk_wiz_1_100M_0_synth_1"/>
		<Parent Id="TP2_axi_gpio_0_0_synth_1"/>
		<Parent Id="TP2_ilmb_v10_0_synth_1"/>
		<Parent Id="TP2_microblaze_0_axi_intc_0_synth_1"/>
		<Parent Id="TP2_lmb_bram_0_synth_1"/>
		<Parent Id="TP2_microblaze_0_0_synth_1"/>
		<Parent Id="TP2_dlmb_v10_0_synth_1"/>
		<Parent Id="TP2_xbar_0_synth_1"/>
		<Parent Id="TP2_ilmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="TP2_dlmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="TP2_clk_wiz_1_0_synth_1"/>
		<Parent Id="TP2_mdm_1_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

