void F_1 ( struct V_1 * V_2 )\r\n{\r\nif ( V_2 == NULL )\r\nreturn;\r\nif ( V_2 -> V_3 == NULL )\r\nreturn;\r\nif ( F_2 ( & V_2 -> V_4 ) > 0 ) {\r\nF_3 ( & V_5 ) ;\r\nF_4 ( & V_2 -> V_6 ) ;\r\nF_5 ( & V_2 -> V_4 ) ;\r\nF_6 ( & V_5 ) ;\r\n}\r\n}\r\nvoid F_7 ( struct V_1 * V_2 )\r\n{\r\nF_3 ( & V_5 ) ;\r\nF_8 ( & V_2 -> V_6 , & V_7 ) ;\r\nF_9 ( & V_2 -> V_4 ) ;\r\nF_6 ( & V_5 ) ;\r\n}\r\nint F_10 ( struct V_8 * V_9 )\r\n{\r\nstruct V_1 * V_2 = NULL ;\r\nF_3 ( & V_5 ) ;\r\nF_8 ( & V_9 -> V_10 , & V_11 ) ;\r\nF_11 (dev, &cx231xx_devlist, devlist)\r\nV_9 -> V_12 ( V_2 ) ;\r\nF_12 (KERN_INFO DRIVER_NAME L_1 , ops->name) ;\r\nF_6 ( & V_5 ) ;\r\nreturn 0 ;\r\n}\r\nvoid F_13 ( struct V_8 * V_9 )\r\n{\r\nstruct V_1 * V_2 = NULL ;\r\nF_3 ( & V_5 ) ;\r\nF_11 (dev, &cx231xx_devlist, devlist)\r\nV_9 -> V_13 ( V_2 ) ;\r\nF_12 (KERN_INFO DRIVER_NAME L_2 , ops->name) ;\r\nF_4 ( & V_9 -> V_10 ) ;\r\nF_6 ( & V_5 ) ;\r\n}\r\nvoid F_14 ( struct V_1 * V_2 )\r\n{\r\nstruct V_8 * V_9 = NULL ;\r\nF_3 ( & V_5 ) ;\r\nif ( ! F_15 ( & V_11 ) ) {\r\nF_11 (ops, &cx231xx_extension_devlist, next) {\r\nif ( V_9 -> V_12 )\r\nV_9 -> V_12 ( V_2 ) ;\r\n}\r\n}\r\nF_6 ( & V_5 ) ;\r\n}\r\nvoid F_16 ( struct V_1 * V_2 )\r\n{\r\nstruct V_8 * V_9 = NULL ;\r\nF_3 ( & V_5 ) ;\r\nif ( ! F_15 ( & V_11 ) ) {\r\nF_11 (ops, &cx231xx_extension_devlist, next) {\r\nif ( V_9 -> V_13 )\r\nV_9 -> V_13 ( V_2 ) ;\r\n}\r\n}\r\nF_6 ( & V_5 ) ;\r\n}\r\nint F_17 ( struct V_14 * V_15 ,\r\nstruct V_16 * V_17 )\r\n{\r\nint V_18 = 0 ;\r\nstruct V_1 * V_2 = V_15 -> V_2 ;\r\nstruct V_19 V_20 ;\r\nT_1 V_21 = 0 ;\r\nT_1 V_22 = 0 ;\r\nT_1 V_23 = 0 ;\r\nT_1 V_24 = 0 ;\r\nif ( V_2 -> V_25 & V_26 )\r\nreturn - V_27 ;\r\nV_22 = V_15 -> V_28 ;\r\nV_23 = V_15 -> V_29 ;\r\nV_24 = V_15 -> V_30 ;\r\nV_21 = V_17 -> V_21 ;\r\nif ( V_21 == 1 )\r\nV_20 . V_31 =\r\nV_17 ->\r\nV_32 << 9 | V_22 << 4 | V_21 << 2 |\r\nV_23 << 1 | V_33 | V_24 << 6 ;\r\nelse\r\nV_20 . V_31 =\r\nV_17 ->\r\nV_32 << 9 | V_22 << 4 | V_21 << 2 |\r\nV_23 << 1 | V_33 | V_24 << 6 ;\r\nif ( V_17 -> V_34 & V_35 ) {\r\nV_20 . V_36 = V_15 -> V_37 + 4 ;\r\n} else\r\nV_20 . V_36 = V_15 -> V_37 ;\r\nswitch ( V_21 ) {\r\ncase 0 :\r\nV_20 . V_38 = 0 ;\r\nbreak;\r\ncase 1 :\r\nV_20 . V_38 = ( V_17 -> V_39 & 0xff ) ;\r\nbreak;\r\ncase 2 :\r\nV_20 . V_38 = V_17 -> V_39 ;\r\nbreak;\r\n}\r\nV_20 . V_40 = V_17 -> V_41 ;\r\nV_20 . V_42 = 0 ;\r\nif ( V_17 -> V_34 ) {\r\nV_20 . V_34 = V_43 ;\r\nmemset ( V_17 -> V_44 , 0x00 , V_20 . V_40 ) ;\r\n} else\r\nV_20 . V_34 = V_45 ;\r\nV_20 . V_46 = V_17 -> V_44 ;\r\nV_18 = F_18 ( V_2 , & V_20 ) ;\r\nif ( V_18 < 0 ) {\r\nF_19\r\n( L_3 ,\r\nV_18 ) ;\r\n}\r\nreturn V_18 ;\r\n}\r\nstatic int F_20 ( struct V_1 * V_2 , unsigned int V_47 ,\r\nT_2 V_48 , T_2 V_49 , T_3 V_50 , T_3 V_51 ,\r\nvoid * V_52 , T_3 V_53 , int V_54 )\r\n{\r\nint V_55 , V_56 ;\r\nif ( V_57 ) {\r\nF_12 ( V_58 L_4\r\nL_5 ,\r\nV_2 -> V_59 ,\r\nV_47 ,\r\n( V_49 & V_43 ) ? L_6 : L_7 ,\r\nV_49 ,\r\nV_48 ,\r\nV_50 & 0xff , V_50 >> 8 ,\r\nV_51 & 0xff , V_51 >> 8 ,\r\nV_53 & 0xff , V_53 >> 8 ) ;\r\nif ( ! ( V_49 & V_43 ) ) {\r\nF_12 ( V_60 L_8 ) ;\r\nfor ( V_56 = 0 ; V_56 < V_53 ; V_56 ++ )\r\nF_12 ( V_60 L_9 ,\r\n( ( unsigned char * ) V_52 ) [ V_56 ] ) ;\r\n}\r\n}\r\nF_3 ( & V_2 -> V_61 ) ;\r\nif ( ! ( V_49 & V_43 ) && V_53 )\r\nmemcpy ( V_2 -> V_62 , V_52 , V_53 ) ;\r\nV_55 = F_21 ( V_2 -> V_3 , V_47 , V_48 , V_49 , V_50 ,\r\nV_51 , V_2 -> V_62 , V_53 , V_54 ) ;\r\nif ( ( V_49 & V_43 ) && V_53 )\r\nmemcpy ( V_52 , V_2 -> V_62 , V_53 ) ;\r\nF_6 ( & V_2 -> V_61 ) ;\r\nif ( V_57 ) {\r\nif ( F_22 ( V_55 < 0 ) ) {\r\nF_12 ( V_60 L_10 ) ;\r\nreturn V_55 ;\r\n}\r\nif ( ( V_49 & V_43 ) ) {\r\nF_12 ( V_60 L_11 ) ;\r\nfor ( V_56 = 0 ; V_56 < V_53 ; V_56 ++ )\r\nF_12 ( V_60 L_9 ,\r\n( ( unsigned char * ) V_52 ) [ V_56 ] ) ;\r\n}\r\nF_12 ( V_60 L_12 ) ;\r\n}\r\nreturn V_55 ;\r\n}\r\nint F_23 ( struct V_1 * V_2 , T_1 V_63 , T_4 V_64 ,\r\nchar * V_65 , int V_66 )\r\n{\r\nT_1 V_67 = 0 ;\r\nint V_68 ;\r\nint V_47 = F_24 ( V_2 -> V_3 , 0 ) ;\r\nif ( V_2 -> V_25 & V_26 )\r\nreturn - V_27 ;\r\nif ( V_66 > V_69 )\r\nreturn - V_70 ;\r\nswitch ( V_66 ) {\r\ncase 1 :\r\nV_67 = V_71 ;\r\nbreak;\r\ncase 2 :\r\nV_67 = V_72 ;\r\nbreak;\r\ncase 3 :\r\nV_67 = V_73 ;\r\nbreak;\r\ncase 4 :\r\nV_67 = V_74 ;\r\nbreak;\r\ndefault:\r\nV_67 = 0xFF ;\r\n}\r\nif ( V_67 == 0xFF )\r\nreturn - V_70 ;\r\nV_68 = F_20 ( V_2 , V_47 , V_63 ,\r\nV_43 | V_75 | V_76 ,\r\nV_67 , V_64 , V_65 , V_66 , V_77 ) ;\r\nreturn V_68 ;\r\n}\r\nint F_18 ( struct V_1 * V_2 ,\r\nstruct V_19 * V_20 )\r\n{\r\nint V_68 ;\r\nint V_47 = 0 ;\r\nint V_78 = 0 ;\r\nT_1 * V_79 ;\r\nif ( V_2 -> V_25 & V_26 )\r\nreturn - V_27 ;\r\nif ( ( V_20 -> V_40 > V_69 ) )\r\nreturn - V_70 ;\r\nif ( V_20 -> V_34 )\r\nV_47 = F_24 ( V_2 -> V_3 , 0 ) ;\r\nelse\r\nV_47 = F_25 ( V_2 -> V_3 , 0 ) ;\r\nif ( ( V_20 -> V_40 > 4 ) && ( ( V_20 -> V_36 == 0x4 ) ||\r\n( V_20 -> V_36 == 0x5 ) ||\r\n( V_20 -> V_36 == 0x6 ) ) ) {\r\nV_78 = 0 ;\r\nV_79 = V_20 -> V_46 ;\r\nV_78 = V_20 -> V_40 ;\r\nV_20 -> V_31 = V_20 -> V_31 & 0xFFFB ;\r\nV_20 -> V_31 = ( V_20 -> V_31 & 0xFFBD ) | 0x2 ;\r\nV_68 = F_20 ( V_2 , V_47 , V_20 -> V_36 ,\r\nV_20 -> V_34 | V_75 | V_76 ,\r\nV_20 -> V_31 , V_20 -> V_38 , V_79 ,\r\n0x0004 , V_77 ) ;\r\nV_78 = V_78 - 4 ;\r\nV_20 -> V_31 = ( V_20 -> V_31 & 0xFFBD ) | 0x42 ;\r\nwhile ( V_78 - 4 > 0 ) {\r\nV_79 = V_79 + 4 ;\r\nV_68 = F_20 ( V_2 , V_47 ,\r\nV_20 -> V_36 ,\r\nV_20 -> V_34 | V_75 | V_76 ,\r\nV_20 -> V_31 , V_20 -> V_38 , V_79 ,\r\n0x0004 , V_77 ) ;\r\nV_78 = V_78 - 4 ;\r\n}\r\nV_20 -> V_31 = ( V_20 -> V_31 & 0xFFBD ) | 0x40 ;\r\nV_79 = V_79 + 4 ;\r\nV_68 = F_20 ( V_2 , V_47 , V_20 -> V_36 ,\r\nV_20 -> V_34 | V_75 | V_76 ,\r\nV_20 -> V_31 , V_20 -> V_38 , V_79 ,\r\nV_78 , V_77 ) ;\r\n} else {\r\nV_68 = F_20 ( V_2 , V_47 , V_20 -> V_36 ,\r\nV_20 -> V_34 | V_75 | V_76 ,\r\nV_20 -> V_31 , V_20 -> V_38 ,\r\nV_20 -> V_46 , V_20 -> V_40 , V_77 ) ;\r\n}\r\nreturn V_68 ;\r\n}\r\nint F_26 ( struct V_1 * V_2 , T_1 V_63 , T_4 V_64 , char * V_65 ,\r\nint V_66 )\r\n{\r\nT_1 V_67 = 0 ;\r\nint V_68 ;\r\nint V_47 = F_25 ( V_2 -> V_3 , 0 ) ;\r\nif ( V_2 -> V_25 & V_26 )\r\nreturn - V_27 ;\r\nif ( ( V_66 < 1 ) || ( V_66 > V_69 ) )\r\nreturn - V_70 ;\r\nswitch ( V_66 ) {\r\ncase 1 :\r\nV_67 = V_71 ;\r\nbreak;\r\ncase 2 :\r\nV_67 = V_72 ;\r\nbreak;\r\ncase 3 :\r\nV_67 = V_73 ;\r\nbreak;\r\ncase 4 :\r\nV_67 = V_74 ;\r\nbreak;\r\ndefault:\r\nV_67 = 0xFF ;\r\n}\r\nif ( V_67 == 0xFF )\r\nreturn - V_70 ;\r\nif ( V_57 ) {\r\nint V_80 ;\r\nF_27 ( L_13\r\nL_14 ,\r\nV_47 ,\r\nV_45 | V_75 | V_76 ,\r\nV_63 , 0 , V_67 , V_64 & 0xff ,\r\nV_64 >> 8 , V_66 & 0xff , V_66 >> 8 ) ;\r\nfor ( V_80 = 0 ; V_80 < V_66 ; V_80 ++ )\r\nF_27 ( L_9 , ( unsigned char ) V_65 [ V_80 ] ) ;\r\nF_27 ( L_12 ) ;\r\n}\r\nV_68 = F_20 ( V_2 , V_47 , V_63 ,\r\nV_45 | V_75 | V_76 ,\r\nV_67 , V_64 , V_65 , V_66 , V_77 ) ;\r\nreturn V_68 ;\r\n}\r\nint F_28 ( struct V_1 * V_2 )\r\n{\r\nint V_81 , V_82 = V_2 -> V_83 . V_84 ;\r\nunsigned int V_85 = V_2 -> V_86 * 2 + 4 ;\r\nT_5 V_87 = 0 ;\r\nif ( V_2 -> V_86 * 2 * V_2 -> V_88 > 720 * 240 * 2 )\r\nV_85 *= 2 ;\r\nif ( V_2 -> V_86 > 360 ) {\r\nV_2 -> V_83 . V_84 = 3 ;\r\n} else if ( V_2 -> V_86 > 180 ) {\r\nV_2 -> V_83 . V_84 = 2 ;\r\n} else if ( V_2 -> V_86 > 0 ) {\r\nV_2 -> V_83 . V_84 = 1 ;\r\n} else {\r\nV_2 -> V_83 . V_84 = 0 ;\r\n}\r\nif ( V_2 -> V_89 == 0 )\r\nV_2 -> V_83 . V_84 = 0 ;\r\nF_29 ( L_15 , V_2 -> V_83 . V_84 ) ;\r\nV_87 =\r\nV_2 -> V_90 . V_91 [ 0 ] . V_92 .\r\nV_93 + 1 ;\r\nif ( V_2 -> V_83 . V_84 != V_82 ) {\r\nF_29 ( L_16 ,\r\nV_85 , V_2 -> V_83 . V_84 ) ;\r\nif ( V_2 -> V_83 . V_94 != NULL )\r\nV_2 -> V_83 . V_95 =\r\nV_2 -> V_83 . V_94 [ V_2 -> V_83 . V_84 ] ;\r\nF_29 ( L_17 ,\r\nV_2 -> V_83 . V_84 ,\r\nV_2 -> V_83 . V_95 ) ;\r\nV_81 =\r\nF_30 ( V_2 -> V_3 , V_87 ,\r\nV_2 -> V_83 . V_84 ) ;\r\nif ( V_81 < 0 ) {\r\nF_31\r\n( L_18 ,\r\nV_2 -> V_83 . V_84 , V_81 ) ;\r\nreturn V_81 ;\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nint F_32 ( struct V_1 * V_2 , T_1 V_51 , T_1 V_84 )\r\n{\r\nint V_18 = 0 ;\r\nT_5 V_87 = 0 ;\r\nT_5 V_95 = 0 ;\r\nswitch ( V_51 ) {\r\ncase V_96 :\r\nV_87 =\r\nV_2 -> V_90 . V_91 [ 0 ] . V_92 .\r\nV_97 + 1 ;\r\nV_2 -> V_98 . V_84 = V_84 ;\r\nif ( V_2 -> V_98 . V_94 != NULL )\r\nV_95 = V_2 -> V_98 . V_95 =\r\nV_2 -> V_98 . V_94 [ V_2 -> V_98 . V_84 ] ;\r\nbreak;\r\ncase V_99 :\r\nV_87 =\r\nV_2 -> V_90 . V_91 [ 0 ] . V_92 .\r\nV_100 + 1 ;\r\nbreak;\r\ncase V_101 :\r\nV_87 =\r\nV_2 -> V_90 . V_91 [ 0 ] . V_92 .\r\nV_102 + 1 ;\r\nV_2 -> V_103 . V_84 = V_84 ;\r\nif ( V_2 -> V_103 . V_94 != NULL )\r\nV_95 = V_2 -> V_103 . V_95 =\r\nV_2 -> V_103 . V_94 [ V_2 -> V_103 . V_84 ] ;\r\nbreak;\r\ncase V_104 :\r\nV_87 =\r\nV_2 -> V_90 . V_91 [ 0 ] . V_92 .\r\nV_93 + 1 ;\r\nV_2 -> V_83 . V_84 = V_84 ;\r\nif ( V_2 -> V_83 . V_94 != NULL )\r\nV_95 = V_2 -> V_83 . V_95 =\r\nV_2 -> V_83 . V_94 [ V_2 -> V_83 .\r\nV_84 ] ;\r\nbreak;\r\ncase V_105 :\r\nif ( V_2 -> V_106 . V_107 )\r\nreturn 0 ;\r\nV_87 =\r\nV_2 -> V_90 . V_91 [ 0 ] . V_92 .\r\nV_108 + 1 ;\r\nV_2 -> V_109 . V_84 = V_84 ;\r\nif ( V_2 -> V_109 . V_94 != NULL )\r\nV_95 = V_2 -> V_109 . V_95 =\r\nV_2 -> V_109 . V_94 [ V_2 -> V_109 . V_84 ] ;\r\nbreak;\r\ncase V_110 :\r\nV_87 =\r\nV_2 -> V_90 . V_91 [ 0 ] . V_92 .\r\nV_111 + 1 ;\r\nV_2 -> V_112 . V_84 = V_84 ;\r\nif ( V_2 -> V_112 . V_94 != NULL )\r\nV_95 = V_2 -> V_112 . V_95 =\r\nV_2 -> V_112 . V_94 [ V_2 ->\r\nV_112 .\r\nV_84 ] ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nif ( V_84 > 0 && V_95 == 0 ) {\r\nF_31\r\n( L_19 ,\r\nV_87 , V_84 ) ;\r\nif ( V_2 -> V_106 . V_107 )\r\nreturn - 1 ;\r\n}\r\nF_29 ( L_20\r\nL_21 , V_84 , V_95 ,\r\nV_87 ) ;\r\nif ( V_87 > 0 ) {\r\nV_18 = F_30 ( V_2 -> V_3 , V_87 , V_84 ) ;\r\nif ( V_18 < 0 ) {\r\nF_31\r\n( L_22 ,\r\nV_87 , V_84 , V_18 ) ;\r\nreturn V_18 ;\r\n}\r\n}\r\nreturn V_18 ;\r\n}\r\nint F_33 ( struct V_1 * V_2 , struct V_113 * V_114 )\r\n{\r\nint V_55 = 0 ;\r\nif ( ! V_114 )\r\nreturn V_55 ;\r\nwhile ( V_114 -> V_115 >= 0 ) {\r\nV_55 = F_34 ( V_2 , V_114 -> V_116 , V_114 -> V_67 ) ;\r\nif ( V_55 < 0 )\r\nreturn V_55 ;\r\nif ( V_114 -> V_115 > 0 )\r\nF_35 ( V_114 -> V_115 ) ;\r\nV_114 ++ ;\r\n}\r\nreturn V_55 ;\r\n}\r\nint F_36 ( struct V_1 * V_2 )\r\n{\r\nT_1 V_18 = 0 ;\r\nT_1 V_50 [ 4 ] = { 0 , 0 , 0 , 0 } ;\r\nV_18 = F_23 ( V_2 , V_117 , V_118 ,\r\nV_50 , 4 ) ;\r\nF_29 ( L_23 , V_118 ,\r\nV_50 [ 0 ] , V_50 [ 1 ] , V_50 [ 2 ] , V_50 [ 3 ] ) ;\r\nF_29 ( L_24 ) ;\r\nV_50 [ 1 ] = ( T_1 ) 0x3 ;\r\nV_18 = F_26 ( V_2 , V_119 ,\r\nV_118 , V_50 , 4 ) ;\r\nF_35 ( 10 ) ;\r\nV_50 [ 1 ] = ( T_1 ) 0x0 ;\r\nV_18 = F_26 ( V_2 , V_119 ,\r\nV_118 , V_50 , 4 ) ;\r\nF_35 ( 10 ) ;\r\nV_50 [ 1 ] = ( T_1 ) 0x3 ;\r\nV_18 = F_26 ( V_2 , V_119 ,\r\nV_118 , V_50 , 4 ) ;\r\nF_35 ( 10 ) ;\r\nV_18 = F_23 ( V_2 , V_117 , V_118 ,\r\nV_50 , 4 ) ;\r\nF_29 ( L_23 , V_118 ,\r\nV_50 [ 0 ] , V_50 [ 1 ] , V_50 [ 2 ] , V_50 [ 3 ] ) ;\r\nreturn V_18 ;\r\n}\r\nint F_37 ( struct V_1 * V_2 )\r\n{\r\nreturn F_38 ( V_2 ) ;\r\n}\r\nint F_39 ( struct V_1 * V_2 , enum V_120 V_121 )\r\n{\r\nint V_81 = 0 ;\r\nif ( V_2 -> V_122 == V_121 )\r\nreturn 0 ;\r\nif ( V_121 == V_123 ) {\r\nV_2 -> V_122 = V_121 ;\r\n}\r\nif ( V_2 -> V_122 != V_123 )\r\nreturn - V_70 ;\r\nV_2 -> V_122 = V_121 ;\r\nif ( V_2 -> V_122 == V_124 ) {\r\nswitch ( V_2 -> V_125 ) {\r\ncase V_126 :\r\ncase V_127 :\r\ncase V_128 :\r\ncase V_129 :\r\nV_81 = F_40 ( V_2 , 0 ) ;\r\nbreak;\r\ncase V_130 :\r\ncase V_131 :\r\nV_81 = F_40 ( V_2 , 1 ) ;\r\nbreak;\r\ncase V_132 :\r\nV_81 = F_41 ( V_2 ,\r\nV_133 ) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\n} else {\r\nswitch ( V_2 -> V_125 ) {\r\ncase V_126 :\r\ncase V_127 :\r\ncase V_128 :\r\ncase V_129 :\r\nV_81 = F_40 ( V_2 , 1 ) ;\r\nbreak;\r\ncase V_130 :\r\ncase V_131 :\r\ncase V_132 :\r\ncase V_134 :\r\ncase V_135 :\r\ncase V_136 :\r\nV_81 = F_40 ( V_2 , 0 ) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\n}\r\nreturn V_81 ? - V_70 : 0 ;\r\n}\r\nint F_42 ( struct V_1 * V_2 , T_1 * V_137 , T_4 V_53 )\r\n{\r\nint V_81 = 0 ;\r\nint V_138 , V_68 = - V_139 ;\r\nT_5 * V_140 ;\r\nV_140 = F_43 ( 4096 , V_141 ) ;\r\nif ( V_140 == NULL ) {\r\nF_19 ( L_25 ) ;\r\nreturn - V_139 ;\r\n}\r\nmemcpy ( & V_140 [ 0 ] , V_137 , 4096 ) ;\r\nV_68 = F_44 ( V_2 -> V_3 , F_45 ( V_2 -> V_3 , 5 ) ,\r\nV_140 , 4096 , & V_138 , 2000 ) ;\r\nif ( V_68 )\r\nF_19 ( L_26 , V_68 ,\r\nV_53 , V_138 ) ;\r\nelse {\r\nV_81 = V_138 != V_53 ? - 1 : 0 ;\r\n}\r\nF_46 ( V_140 ) ;\r\nreturn V_81 ;\r\n}\r\nstatic void F_47 ( struct V_142 * V_142 )\r\n{\r\nstruct V_143 * V_144 = V_142 -> V_145 ;\r\nstruct V_146 * V_147 =\r\nF_48 ( V_144 , struct V_146 , V_148 ) ;\r\nstruct V_1 * V_2 = F_48 ( V_147 , struct V_1 , V_83 ) ;\r\nint V_56 ;\r\nswitch ( V_142 -> V_18 ) {\r\ncase 0 :\r\ncase - V_149 :\r\nbreak;\r\ncase - V_150 :\r\ncase - V_151 :\r\ncase - V_152 :\r\nreturn;\r\ndefault:\r\nF_27 ( L_27 , V_142 -> V_18 ) ;\r\nbreak;\r\n}\r\nF_49 ( & V_2 -> V_83 . V_153 ) ;\r\nV_2 -> V_83 . V_154 . V_155 ( V_2 , V_142 ) ;\r\nF_50 ( & V_2 -> V_83 . V_153 ) ;\r\nfor ( V_56 = 0 ; V_56 < V_142 -> V_156 ; V_56 ++ ) {\r\nV_142 -> V_157 [ V_56 ] . V_18 = 0 ;\r\nV_142 -> V_157 [ V_56 ] . V_158 = 0 ;\r\n}\r\nV_142 -> V_18 = F_51 ( V_142 , V_159 ) ;\r\nif ( V_142 -> V_18 ) {\r\nF_27 ( L_28 ,\r\nV_142 -> V_18 ) ;\r\n}\r\n}\r\nstatic void F_52 ( struct V_142 * V_142 )\r\n{\r\nstruct V_143 * V_144 = V_142 -> V_145 ;\r\nstruct V_146 * V_147 =\r\nF_48 ( V_144 , struct V_146 , V_148 ) ;\r\nstruct V_1 * V_2 = F_48 ( V_147 , struct V_1 , V_83 ) ;\r\nswitch ( V_142 -> V_18 ) {\r\ncase 0 :\r\ncase - V_149 :\r\nbreak;\r\ncase - V_150 :\r\ncase - V_151 :\r\ncase - V_152 :\r\nreturn;\r\ndefault:\r\nF_27 ( L_27 , V_142 -> V_18 ) ;\r\nbreak;\r\n}\r\nF_49 ( & V_2 -> V_83 . V_153 ) ;\r\nV_2 -> V_83 . V_160 . V_161 ( V_2 , V_142 ) ;\r\nF_50 ( & V_2 -> V_83 . V_153 ) ;\r\nV_142 -> V_18 = F_51 ( V_142 , V_159 ) ;\r\nif ( V_142 -> V_18 ) {\r\nF_27 ( L_28 ,\r\nV_142 -> V_18 ) ;\r\n}\r\n}\r\nvoid F_53 ( struct V_1 * V_2 )\r\n{\r\nstruct V_143 * V_144 = & V_2 -> V_83 . V_148 ;\r\nstruct V_142 * V_142 ;\r\nint V_56 ;\r\nF_27 ( L_29 ) ;\r\nV_2 -> V_83 . V_154 . V_162 = - 1 ;\r\nfor ( V_56 = 0 ; V_56 < V_2 -> V_83 . V_154 . V_163 ; V_56 ++ ) {\r\nV_142 = V_2 -> V_83 . V_154 . V_142 [ V_56 ] ;\r\nif ( V_142 ) {\r\nif ( ! F_54 () )\r\nF_55 ( V_142 ) ;\r\nelse\r\nF_56 ( V_142 ) ;\r\nif ( V_2 -> V_83 . V_154 . V_164 [ V_56 ] ) {\r\nF_57 ( V_2 -> V_3 ,\r\nV_142 -> V_165 ,\r\nV_2 -> V_83 . V_154 .\r\nV_164 [ V_56 ] ,\r\nV_142 -> V_166 ) ;\r\n}\r\nF_58 ( V_142 ) ;\r\nV_2 -> V_83 . V_154 . V_142 [ V_56 ] = NULL ;\r\n}\r\nV_2 -> V_83 . V_154 . V_164 [ V_56 ] = NULL ;\r\n}\r\nF_46 ( V_2 -> V_83 . V_154 . V_142 ) ;\r\nF_46 ( V_2 -> V_83 . V_154 . V_164 ) ;\r\nF_46 ( V_144 -> V_167 ) ;\r\nV_2 -> V_83 . V_154 . V_142 = NULL ;\r\nV_2 -> V_83 . V_154 . V_164 = NULL ;\r\nV_2 -> V_83 . V_154 . V_163 = 0 ;\r\nV_144 -> V_167 = NULL ;\r\nif ( V_2 -> V_168 == 0 )\r\nF_59 ( V_2 , 0 , V_169 ) ;\r\nelse\r\nF_59 ( V_2 , 0 , V_170 ) ;\r\n}\r\nvoid F_60 ( struct V_1 * V_2 )\r\n{\r\nstruct V_142 * V_142 ;\r\nint V_56 ;\r\nF_27 ( L_30 ) ;\r\nV_2 -> V_83 . V_160 . V_162 = - 1 ;\r\nfor ( V_56 = 0 ; V_56 < V_2 -> V_83 . V_160 . V_163 ; V_56 ++ ) {\r\nV_142 = V_2 -> V_83 . V_160 . V_142 [ V_56 ] ;\r\nif ( V_142 ) {\r\nif ( ! F_54 () )\r\nF_55 ( V_142 ) ;\r\nelse\r\nF_56 ( V_142 ) ;\r\nif ( V_2 -> V_83 . V_160 . V_164 [ V_56 ] ) {\r\nF_57 ( V_2 -> V_3 ,\r\nV_142 -> V_165 ,\r\nV_2 -> V_83 . V_154 .\r\nV_164 [ V_56 ] ,\r\nV_142 -> V_166 ) ;\r\n}\r\nF_58 ( V_142 ) ;\r\nV_2 -> V_83 . V_160 . V_142 [ V_56 ] = NULL ;\r\n}\r\nV_2 -> V_83 . V_160 . V_164 [ V_56 ] = NULL ;\r\n}\r\nF_46 ( V_2 -> V_83 . V_160 . V_142 ) ;\r\nF_46 ( V_2 -> V_83 . V_160 . V_164 ) ;\r\nV_2 -> V_83 . V_160 . V_142 = NULL ;\r\nV_2 -> V_83 . V_160 . V_164 = NULL ;\r\nV_2 -> V_83 . V_160 . V_163 = 0 ;\r\nif ( V_2 -> V_168 == 0 )\r\nF_59 ( V_2 , 0 , V_169 ) ;\r\nelse\r\nF_59 ( V_2 , 0 , V_170 ) ;\r\n}\r\nint F_61 ( struct V_1 * V_2 , int V_171 ,\r\nint V_163 , int V_95 ,\r\nint (* V_155) ( struct V_1 * V_2 , struct V_142 * V_142 ) )\r\n{\r\nstruct V_143 * V_144 = & V_2 -> V_83 . V_148 ;\r\nint V_56 ;\r\nint V_172 , V_47 ;\r\nstruct V_142 * V_142 ;\r\nint V_173 , V_174 ;\r\nint V_55 ;\r\nF_53 ( V_2 ) ;\r\nV_144 -> V_167 = F_43 ( 4096 , V_141 ) ;\r\nif ( V_144 -> V_167 == NULL ) {\r\nF_19 ( L_25 ) ;\r\nreturn - V_139 ;\r\n}\r\nV_2 -> V_83 . V_154 . V_155 = V_155 ;\r\nV_2 -> V_83 . V_154 . V_163 = V_163 ;\r\nV_144 -> V_175 = 0 ;\r\nV_144 -> V_176 = 0 ;\r\nV_144 -> V_177 = 0 ;\r\nV_144 -> V_178 = - 1 ;\r\nV_144 -> V_179 = 0 ;\r\nV_144 -> V_180 = V_2 -> V_88 / 2 ;\r\nV_144 -> V_181 = V_2 -> V_86 << 1 ;\r\nV_144 -> V_182 = 0 ;\r\nV_144 -> V_183 = 0 ;\r\nV_144 -> V_184 = 0 ;\r\nV_144 -> V_185 = 0 ;\r\nV_144 -> V_186 = V_187 ;\r\nV_144 -> V_188 [ 0 ] = 0x00 ;\r\nV_144 -> V_188 [ 1 ] = 0x00 ;\r\nV_144 -> V_188 [ 2 ] = 0x01 ;\r\nV_144 -> V_188 [ 3 ] = 0xBA ;\r\nfor ( V_56 = 0 ; V_56 < 8 ; V_56 ++ )\r\nV_144 -> V_189 [ V_56 ] = 0 ;\r\nV_2 -> V_83 . V_154 . V_142 =\r\nF_43 ( sizeof( void * ) * V_163 , V_141 ) ;\r\nif ( ! V_2 -> V_83 . V_154 . V_142 ) {\r\nF_31 ( L_31 ) ;\r\nreturn - V_139 ;\r\n}\r\nV_2 -> V_83 . V_154 . V_164 =\r\nF_43 ( sizeof( void * ) * V_163 , V_141 ) ;\r\nif ( ! V_2 -> V_83 . V_154 . V_164 ) {\r\nF_31 ( L_32 ) ;\r\nF_46 ( V_2 -> V_83 . V_154 . V_142 ) ;\r\nreturn - V_139 ;\r\n}\r\nV_2 -> V_83 . V_154 . V_95 = V_95 ;\r\nV_2 -> V_83 . V_154 . V_65 = NULL ;\r\nV_172 = V_171 * V_2 -> V_83 . V_154 . V_95 ;\r\nif ( V_2 -> V_168 == 1 )\r\nV_2 -> V_83 . V_190 = 0x81 ;\r\nelse\r\nV_2 -> V_83 . V_190 = 0x84 ;\r\nfor ( V_56 = 0 ; V_56 < V_2 -> V_83 . V_154 . V_163 ; V_56 ++ ) {\r\nV_142 = F_62 ( V_171 , V_141 ) ;\r\nif ( ! V_142 ) {\r\nF_63 ( L_33 , V_56 ) ;\r\nF_53 ( V_2 ) ;\r\nreturn - V_139 ;\r\n}\r\nV_2 -> V_83 . V_154 . V_142 [ V_56 ] = V_142 ;\r\nV_2 -> V_83 . V_154 . V_164 [ V_56 ] =\r\nF_64 ( V_2 -> V_3 , V_172 , V_141 ,\r\n& V_142 -> V_166 ) ;\r\nif ( ! V_2 -> V_83 . V_154 . V_164 [ V_56 ] ) {\r\nF_63 ( L_34\r\nL_35 ,\r\nV_172 , V_56 ,\r\nF_65 () ? L_36 : L_37 ) ;\r\nF_53 ( V_2 ) ;\r\nreturn - V_139 ;\r\n}\r\nmemset ( V_2 -> V_83 . V_154 . V_164 [ V_56 ] , 0 , V_172 ) ;\r\nV_47 =\r\nF_66 ( V_2 -> V_3 , V_2 -> V_83 . V_190 ) ;\r\nF_67 ( V_142 , V_2 -> V_3 , V_47 ,\r\nV_2 -> V_83 . V_154 . V_164 [ V_56 ] ,\r\nV_172 , F_47 , V_144 , 1 ) ;\r\nV_142 -> V_156 = V_171 ;\r\nV_142 -> V_191 = V_192 | V_193 ;\r\nV_174 = 0 ;\r\nfor ( V_173 = 0 ; V_173 < V_171 ; V_173 ++ ) {\r\nV_142 -> V_157 [ V_173 ] . V_194 = V_174 ;\r\nV_142 -> V_157 [ V_173 ] . V_195 =\r\nV_2 -> V_83 . V_154 . V_95 ;\r\nV_174 += V_2 -> V_83 . V_154 . V_95 ;\r\n}\r\n}\r\nF_68 ( & V_144 -> V_196 ) ;\r\nfor ( V_56 = 0 ; V_56 < V_2 -> V_83 . V_154 . V_163 ; V_56 ++ ) {\r\nV_55 = F_51 ( V_2 -> V_83 . V_154 . V_142 [ V_56 ] ,\r\nV_159 ) ;\r\nif ( V_55 ) {\r\nF_63 ( L_38 , V_56 ,\r\nV_55 ) ;\r\nF_53 ( V_2 ) ;\r\nreturn V_55 ;\r\n}\r\n}\r\nif ( V_2 -> V_168 == 0 )\r\nF_59 ( V_2 , 1 , V_169 ) ;\r\nelse\r\nF_59 ( V_2 , 1 , V_170 ) ;\r\nreturn 0 ;\r\n}\r\nint F_69 ( struct V_1 * V_2 , int V_171 ,\r\nint V_163 , int V_95 ,\r\nint (* V_161) ( struct V_1 * V_2 , struct V_142 * V_142 ) )\r\n{\r\nstruct V_143 * V_144 = & V_2 -> V_83 . V_148 ;\r\nint V_56 ;\r\nint V_172 , V_47 ;\r\nstruct V_142 * V_142 ;\r\nint V_55 ;\r\nV_2 -> V_197 = V_2 -> V_197 > 2 ? 2 : V_2 -> V_197 ;\r\nF_29 ( L_39 , V_2 -> V_197 ) ;\r\nF_70 ( V_2 , V_2 -> V_197 ) ;\r\nF_60 ( V_2 ) ;\r\nV_2 -> V_83 . V_160 . V_161 = V_161 ;\r\nV_2 -> V_83 . V_160 . V_163 = V_163 ;\r\nV_144 -> V_175 = 0 ;\r\nV_144 -> V_176 = 0 ;\r\nV_144 -> V_177 = 0 ;\r\nV_144 -> V_178 = - 1 ;\r\nV_144 -> V_179 = 0 ;\r\nV_144 -> V_180 = V_2 -> V_88 / 2 ;\r\nV_144 -> V_181 = V_2 -> V_86 << 1 ;\r\nV_144 -> V_182 = 0 ;\r\nV_144 -> V_183 = 0 ;\r\nV_144 -> V_184 = 0 ;\r\nV_144 -> V_185 = 0 ;\r\nV_144 -> V_188 [ 0 ] = 0x00 ;\r\nV_144 -> V_188 [ 1 ] = 0x00 ;\r\nV_144 -> V_188 [ 2 ] = 0x01 ;\r\nV_144 -> V_188 [ 3 ] = 0xBA ;\r\nfor ( V_56 = 0 ; V_56 < 8 ; V_56 ++ )\r\nV_144 -> V_189 [ V_56 ] = 0 ;\r\nV_2 -> V_83 . V_160 . V_142 =\r\nF_43 ( sizeof( void * ) * V_163 , V_141 ) ;\r\nif ( ! V_2 -> V_83 . V_160 . V_142 ) {\r\nF_31 ( L_31 ) ;\r\nreturn - V_139 ;\r\n}\r\nV_2 -> V_83 . V_160 . V_164 =\r\nF_43 ( sizeof( void * ) * V_163 , V_141 ) ;\r\nif ( ! V_2 -> V_83 . V_160 . V_164 ) {\r\nF_31 ( L_32 ) ;\r\nF_46 ( V_2 -> V_83 . V_160 . V_142 ) ;\r\nreturn - V_139 ;\r\n}\r\nV_2 -> V_83 . V_160 . V_95 = V_95 ;\r\nV_2 -> V_83 . V_160 . V_65 = NULL ;\r\nV_172 = V_171 * V_2 -> V_83 . V_160 . V_95 ;\r\nif ( V_2 -> V_168 == 1 )\r\nV_2 -> V_83 . V_190 = 0x81 ;\r\nelse\r\nV_2 -> V_83 . V_190 = 0x84 ;\r\nfor ( V_56 = 0 ; V_56 < V_2 -> V_83 . V_160 . V_163 ; V_56 ++ ) {\r\nV_142 = F_62 ( 0 , V_141 ) ;\r\nif ( ! V_142 ) {\r\nF_63 ( L_40 , V_56 ) ;\r\nF_60 ( V_2 ) ;\r\nreturn - V_139 ;\r\n}\r\nV_2 -> V_83 . V_160 . V_142 [ V_56 ] = V_142 ;\r\nV_142 -> V_191 = V_193 ;\r\nV_2 -> V_83 . V_160 . V_164 [ V_56 ] =\r\nF_64 ( V_2 -> V_3 , V_172 , V_141 ,\r\n& V_142 -> V_166 ) ;\r\nif ( ! V_2 -> V_83 . V_160 . V_164 [ V_56 ] ) {\r\nF_63 ( L_34\r\nL_35 ,\r\nV_172 , V_56 ,\r\nF_65 () ? L_36 : L_37 ) ;\r\nF_60 ( V_2 ) ;\r\nreturn - V_139 ;\r\n}\r\nmemset ( V_2 -> V_83 . V_160 . V_164 [ V_56 ] , 0 , V_172 ) ;\r\nV_47 = F_71 ( V_2 -> V_3 ,\r\nV_2 -> V_83 . V_190 ) ;\r\nF_72 ( V_142 , V_2 -> V_3 , V_47 ,\r\nV_2 -> V_83 . V_160 . V_164 [ V_56 ] ,\r\nV_172 , F_52 , V_144 ) ;\r\n}\r\nF_68 ( & V_144 -> V_196 ) ;\r\nfor ( V_56 = 0 ; V_56 < V_2 -> V_83 . V_160 . V_163 ; V_56 ++ ) {\r\nV_55 = F_51 ( V_2 -> V_83 . V_160 . V_142 [ V_56 ] ,\r\nV_159 ) ;\r\nif ( V_55 ) {\r\nF_63 ( L_38 , V_56 ,\r\nV_55 ) ;\r\nF_60 ( V_2 ) ;\r\nreturn V_55 ;\r\n}\r\n}\r\nif ( V_2 -> V_168 == 0 )\r\nF_59 ( V_2 , 1 , V_169 ) ;\r\nelse\r\nF_59 ( V_2 , 1 , V_170 ) ;\r\nreturn 0 ;\r\n}\r\nvoid F_73 ( struct V_1 * V_2 )\r\n{\r\nT_1 V_67 [ 4 ] = { 0 , 0 , 0 , 0 } ;\r\nV_67 [ 0 ] = 0x00 ;\r\nV_67 [ 1 ] = 0x03 ;\r\nV_67 [ 2 ] = 0x00 ;\r\nV_67 [ 3 ] = 0x00 ;\r\nF_26 ( V_2 , V_119 ,\r\nV_198 , V_67 , 4 ) ;\r\nV_67 [ 0 ] = 0x00 ;\r\nV_67 [ 1 ] = 0x70 ;\r\nV_67 [ 2 ] = 0x04 ;\r\nV_67 [ 3 ] = 0x00 ;\r\nF_26 ( V_2 , V_119 ,\r\nV_199 , V_67 , 4 ) ;\r\n}\r\nvoid F_74 ( struct V_1 * V_2 )\r\n{\r\nT_1 V_67 [ 4 ] = { 0 , 0 , 0 , 0 } ;\r\nV_67 [ 0 ] = 0x03 ;\r\nV_67 [ 1 ] = 0x03 ;\r\nV_67 [ 2 ] = 0x00 ;\r\nV_67 [ 3 ] = 0x00 ;\r\nF_26 ( V_2 , V_119 ,\r\nV_198 , V_67 , 4 ) ;\r\nV_67 [ 0 ] = 0x04 ;\r\nV_67 [ 1 ] = 0xA3 ;\r\nV_67 [ 2 ] = 0x3B ;\r\nV_67 [ 3 ] = 0x00 ;\r\nF_26 ( V_2 , V_119 ,\r\nV_199 , V_67 , 4 ) ;\r\n}\r\nint F_75 ( struct V_1 * V_2 )\r\n{\r\nint V_81 = 0 ;\r\nV_2 -> V_15 [ 0 ] . V_37 = 0 ;\r\nV_2 -> V_15 [ 0 ] . V_2 = V_2 ;\r\nV_2 -> V_15 [ 0 ] . V_28 = V_200 ;\r\nV_2 -> V_15 [ 0 ] . V_29 = 0 ;\r\nV_2 -> V_15 [ 0 ] . V_30 = 0 ;\r\nV_2 -> V_15 [ 1 ] . V_37 = 1 ;\r\nV_2 -> V_15 [ 1 ] . V_2 = V_2 ;\r\nV_2 -> V_15 [ 1 ] . V_28 = V_200 ;\r\nV_2 -> V_15 [ 1 ] . V_29 = 0 ;\r\nV_2 -> V_15 [ 1 ] . V_30 = 0 ;\r\nV_2 -> V_15 [ 2 ] . V_37 = 2 ;\r\nV_2 -> V_15 [ 2 ] . V_2 = V_2 ;\r\nV_2 -> V_15 [ 2 ] . V_28 = V_200 ;\r\nV_2 -> V_15 [ 2 ] . V_29 = 0 ;\r\nV_2 -> V_15 [ 2 ] . V_30 = 0 ;\r\nF_76 ( & V_2 -> V_15 [ 0 ] ) ;\r\nF_76 ( & V_2 -> V_15 [ 1 ] ) ;\r\nF_76 ( & V_2 -> V_15 [ 2 ] ) ;\r\nif ( V_2 -> V_106 . V_201 ) {\r\nV_81 = F_41 ( V_2 ,\r\nV_202 ) ;\r\nif ( V_81 < 0 ) {\r\nF_31\r\n( L_41 ,\r\nV_203 , V_81 ) ;\r\nreturn V_81 ;\r\n}\r\n} else {\r\nV_81 = F_41 ( V_2 ,\r\nV_204 ) ;\r\nif ( V_81 < 0 ) {\r\nF_31\r\n( L_41 ,\r\nV_203 , V_81 ) ;\r\nreturn V_81 ;\r\n}\r\n}\r\nif ( ( V_2 -> V_106 . V_205 == V_206 ) ||\r\n( V_2 -> V_106 . V_205 == V_207 ) )\r\nF_33 ( V_2 , V_2 -> V_106 . V_208 ) ;\r\nV_81 = F_77 ( V_2 , 0x23c ) ;\r\nif ( V_81 < 0 ) {\r\nF_31\r\n( L_42 ,\r\nV_203 , V_81 ) ;\r\nreturn V_81 ;\r\n}\r\nV_81 = F_78 ( V_2 ) ;\r\nif ( V_81 < 0 ) {\r\nF_31\r\n( L_43 ,\r\nV_203 , V_81 ) ;\r\nreturn V_81 ;\r\n}\r\nV_81 = F_79 ( V_2 , V_209 ) ;\r\nif ( V_81 < 0 ) {\r\nF_31\r\n( L_44 ,\r\nV_203 , V_81 ) ;\r\nreturn V_81 ;\r\n}\r\nV_81 = F_80 ( V_2 ) ;\r\nif ( V_81 < 0 ) {\r\nF_31\r\n( L_45 ,\r\nV_203 , V_81 ) ;\r\nreturn V_81 ;\r\n}\r\nV_81 = F_81 ( V_2 ) ;\r\nif ( V_81 < 0 ) {\r\nF_31 ( L_46 ,\r\nV_203 , V_81 ) ;\r\nreturn V_81 ;\r\n}\r\nswitch ( V_2 -> V_125 ) {\r\ncase V_126 :\r\ncase V_127 :\r\ncase V_128 :\r\ncase V_129 :\r\nV_81 = F_40 ( V_2 , 1 ) ;\r\nbreak;\r\ncase V_130 :\r\ncase V_131 :\r\ncase V_132 :\r\ncase V_134 :\r\ncase V_135 :\r\ncase V_136 :\r\nV_81 = F_40 ( V_2 , 0 ) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nif ( V_81 < 0 ) {\r\nF_31\r\n( L_47 ,\r\nV_203 , V_81 ) ;\r\nreturn V_81 ;\r\n}\r\nF_32 ( V_2 , V_104 , 0 ) ;\r\nF_32 ( V_2 , V_105 , 0 ) ;\r\nF_32 ( V_2 , V_110 , 0 ) ;\r\nif ( V_2 -> V_106 . V_210 )\r\nF_32 ( V_2 , V_96 , 0 ) ;\r\nV_81 = F_82 ( V_2 , true ) ;\r\nreturn V_81 ;\r\n}\r\nvoid F_83 ( struct V_1 * V_2 )\r\n{\r\nF_84 ( & V_2 -> V_15 [ 2 ] ) ;\r\nF_84 ( & V_2 -> V_15 [ 1 ] ) ;\r\nF_84 ( & V_2 -> V_15 [ 0 ] ) ;\r\n}\r\nint F_85 ( struct V_1 * V_2 , T_5 V_211 , T_1 * V_212 ,\r\nT_1 V_66 , T_1 V_48 , T_1 V_34 )\r\n{\r\nint V_18 = 0 ;\r\nstruct V_19 V_20 ;\r\nV_20 . V_31 = ( T_4 ) ( V_211 >> 16 & 0xffff ) ;\r\nif ( ! V_48 ) {\r\nif ( V_34 )\r\nV_20 . V_36 = V_213 ;\r\nelse\r\nV_20 . V_36 = V_214 ;\r\n} else {\r\nif ( V_34 )\r\nV_20 . V_36 = V_215 ;\r\nelse\r\nV_20 . V_36 = V_216 ;\r\n}\r\nV_20 . V_38 = ( T_4 ) ( V_211 & 0xffff ) ;\r\nV_20 . V_40 = V_66 ;\r\nV_20 . V_42 = 0 ;\r\nV_20 . V_46 = V_212 ;\r\nif ( V_34 ) {\r\nV_20 . V_34 = V_43 ;\r\nmemset ( V_20 . V_46 , 0x00 , V_20 . V_40 ) ;\r\n} else\r\nV_20 . V_34 = V_45 ;\r\nV_18 = F_18 ( V_2 , & V_20 ) ;\r\nif ( V_18 < 0 ) {\r\nF_19\r\n( L_3 ,\r\nV_18 ) ;\r\n}\r\nreturn V_18 ;\r\n}\r\nint F_86 ( struct V_1 * V_2 , T_4 V_217 , T_5 V_122 )\r\n{\r\nT_1 V_50 [ 4 ] = { 0x0 , 0x0 , 0x0 , 0x0 } ;\r\nT_5 V_218 = 0 ;\r\nint V_18 = 0 ;\r\nV_18 =\r\nF_23 ( V_2 , V_117 , V_217 , V_50 , 4 ) ;\r\nif ( V_18 < 0 )\r\nreturn V_18 ;\r\nV_218 = F_87 ( * ( ( T_5 * ) V_50 ) ) ;\r\nV_218 |= V_122 ;\r\nV_50 [ 0 ] = ( T_1 ) V_218 ;\r\nV_50 [ 1 ] = ( T_1 ) ( V_218 >> 8 ) ;\r\nV_50 [ 2 ] = ( T_1 ) ( V_218 >> 16 ) ;\r\nV_50 [ 3 ] = ( T_1 ) ( V_218 >> 24 ) ;\r\nV_18 =\r\nF_26 ( V_2 , V_119 , V_217 , V_50 , 4 ) ;\r\nreturn V_18 ;\r\n}\r\nint F_88 ( struct V_1 * V_2 , T_1 V_32 , T_4 V_219 ,\r\nT_1 V_21 , T_5 * V_52 , T_1 V_220 , int V_221 )\r\n{\r\nint V_18 = 0 ;\r\nstruct V_16 V_17 ;\r\nT_1 V_50 [ 64 ] = L_48 ;\r\nif ( V_21 == 0 )\r\nV_219 = 0 ;\r\nelse if ( V_21 == 1 )\r\nV_219 &= 0xff ;\r\nV_17 . V_32 = V_32 >> 1 ;\r\nV_17 . V_34 = V_35 ;\r\nV_17 . V_21 = V_21 ;\r\nV_17 . V_39 = V_219 ;\r\nV_17 . V_41 = V_220 ;\r\nV_17 . V_44 = ( T_1 * ) V_50 ;\r\nif ( V_221 == 0 )\r\nV_18 = V_2 -> F_17 ( & V_2 -> V_15 [ 0 ] ,\r\n& V_17 ) ;\r\nelse if ( V_221 == 1 )\r\nV_18 = V_2 -> F_17 ( & V_2 -> V_15 [ 1 ] ,\r\n& V_17 ) ;\r\nelse if ( V_221 == 2 )\r\nV_18 = V_2 -> F_17 ( & V_2 -> V_15 [ 2 ] ,\r\n& V_17 ) ;\r\nif ( V_18 >= 0 ) {\r\nif ( V_220 == 1 )\r\n* V_52 = V_50 [ 0 ] ;\r\nelse if ( V_220 == 4 )\r\n* V_52 =\r\nV_50 [ 0 ] | V_50 [ 1 ] << 8 | V_50 [ 2 ] << 16 | V_50 [ 3 ]\r\n<< 24 ;\r\nelse if ( V_220 > 4 )\r\n* V_52 = V_50 [ V_219 ] ;\r\n}\r\nreturn V_18 ;\r\n}\r\nint F_89 ( struct V_1 * V_2 , T_1 V_32 , T_4 V_219 ,\r\nT_1 V_21 , T_5 V_52 , T_1 V_220 , int V_221 )\r\n{\r\nint V_18 = 0 ;\r\nT_1 V_50 [ 4 ] = { 0 , 0 , 0 , 0 } ;\r\nstruct V_16 V_17 ;\r\nV_50 [ 0 ] = ( T_1 ) V_52 ;\r\nV_50 [ 1 ] = ( T_1 ) ( V_52 >> 8 ) ;\r\nV_50 [ 2 ] = ( T_1 ) ( V_52 >> 16 ) ;\r\nV_50 [ 3 ] = ( T_1 ) ( V_52 >> 24 ) ;\r\nif ( V_21 == 0 )\r\nV_219 = 0 ;\r\nelse if ( V_21 == 1 )\r\nV_219 &= 0xff ;\r\nV_17 . V_32 = V_32 >> 1 ;\r\nV_17 . V_34 = 0 ;\r\nV_17 . V_21 = V_21 ;\r\nV_17 . V_39 = V_219 ;\r\nV_17 . V_41 = V_220 ;\r\nV_17 . V_44 = V_50 ;\r\nif ( V_221 == 0 )\r\nV_18 = V_2 -> F_17 ( & V_2 -> V_15 [ 0 ] ,\r\n& V_17 ) ;\r\nelse if ( V_221 == 1 )\r\nV_18 = V_2 -> F_17 ( & V_2 -> V_15 [ 1 ] ,\r\n& V_17 ) ;\r\nelse if ( V_221 == 2 )\r\nV_18 = V_2 -> F_17 ( & V_2 -> V_15 [ 2 ] ,\r\n& V_17 ) ;\r\nreturn V_18 ;\r\n}\r\nint F_90 ( struct V_1 * V_2 , T_1 V_32 , T_4 V_219 ,\r\nT_1 V_21 , T_5 * V_52 , T_1 V_220 )\r\n{\r\nint V_18 = 0 ;\r\nstruct V_16 V_17 ;\r\nT_1 V_50 [ 4 ] = { 0 , 0 , 0 , 0 } ;\r\nif ( V_21 == 0 )\r\nV_219 = 0 ;\r\nelse if ( V_21 == 1 )\r\nV_219 &= 0xff ;\r\nV_17 . V_32 = V_32 >> 1 ;\r\nV_17 . V_34 = V_35 ;\r\nV_17 . V_21 = V_21 ;\r\nV_17 . V_39 = V_219 ;\r\nV_17 . V_41 = V_220 ;\r\nV_17 . V_44 = ( T_1 * ) V_50 ;\r\nV_18 = V_2 -> F_17 ( & V_2 -> V_15 [ 0 ] , & V_17 ) ;\r\nif ( V_18 >= 0 ) {\r\nif ( V_220 == 1 )\r\n* V_52 = V_50 [ 0 ] ;\r\nelse\r\n* V_52 =\r\nV_50 [ 0 ] | V_50 [ 1 ] << 8 | V_50 [ 2 ] << 16 | V_50 [ 3 ]\r\n<< 24 ;\r\n}\r\nreturn V_18 ;\r\n}\r\nint F_91 ( struct V_1 * V_2 , T_1 V_32 , T_4 V_219 ,\r\nT_1 V_21 , T_5 V_52 , T_1 V_220 )\r\n{\r\nint V_18 = 0 ;\r\nT_1 V_50 [ 4 ] = { 0 , 0 , 0 , 0 } ;\r\nstruct V_16 V_17 ;\r\nV_50 [ 0 ] = ( T_1 ) V_52 ;\r\nV_50 [ 1 ] = ( T_1 ) ( V_52 >> 8 ) ;\r\nV_50 [ 2 ] = ( T_1 ) ( V_52 >> 16 ) ;\r\nV_50 [ 3 ] = ( T_1 ) ( V_52 >> 24 ) ;\r\nif ( V_21 == 0 )\r\nV_219 = 0 ;\r\nelse if ( V_21 == 1 )\r\nV_219 &= 0xff ;\r\nV_17 . V_32 = V_32 >> 1 ;\r\nV_17 . V_34 = 0 ;\r\nV_17 . V_21 = V_21 ;\r\nV_17 . V_39 = V_219 ;\r\nV_17 . V_41 = V_220 ;\r\nV_17 . V_44 = V_50 ;\r\nV_18 = V_2 -> F_17 ( & V_2 -> V_15 [ 0 ] , & V_17 ) ;\r\nreturn V_18 ;\r\n}\r\nint F_92 ( struct V_1 * V_2 , T_1 V_32 , T_1 V_53 ,\r\nT_4 V_222 , T_1 V_223 , T_1 V_224 ,\r\nT_5 V_50 )\r\n{\r\nint V_18 = 0 ;\r\nT_5 V_218 ;\r\nT_5 V_225 = 0 ;\r\nint V_56 ;\r\nif ( V_223 > ( V_53 - 1 ) || V_224 > ( V_53 - 1 ) )\r\nreturn - 1 ;\r\nif ( V_53 == 8 ) {\r\nV_18 =\r\nF_90 ( V_2 , V_32 , V_222 , 2 ,\r\n& V_218 , 1 ) ;\r\n} else {\r\nV_18 =\r\nF_90 ( V_2 , V_32 , V_222 , 2 ,\r\n& V_218 , 4 ) ;\r\n}\r\nif ( V_18 < 0 )\r\nreturn V_18 ;\r\nV_225 = 1 << V_224 ;\r\nfor ( V_56 = V_224 ; V_56 > V_223 && V_56 > 0 ; V_56 -- )\r\nV_225 = V_225 + ( 1 << ( V_56 - 1 ) ) ;\r\nV_50 <<= V_223 ;\r\nif ( V_53 == 8 ) {\r\nV_218 &= ~ V_225 ;\r\nV_218 |= V_50 ;\r\nV_218 &= 0xff ;\r\nV_18 =\r\nF_91 ( V_2 , V_32 , V_222 , 2 ,\r\nV_218 , 1 ) ;\r\n} else {\r\nV_218 &= ~ V_225 ;\r\nV_218 |= V_50 ;\r\nV_18 =\r\nF_91 ( V_2 , V_32 , V_222 , 2 ,\r\nV_218 , 4 ) ;\r\n}\r\nreturn V_18 ;\r\n}\r\nint F_93 ( struct V_1 * V_2 , T_1 V_32 ,\r\nT_4 V_219 , T_5 V_225 , T_5 V_50 )\r\n{\r\nT_5 V_226 ;\r\nint V_18 = 0 ;\r\nV_18 = F_90 ( V_2 , V_32 , V_219 , 2 , & V_226 , 4 ) ;\r\nif ( V_18 < 0 )\r\nreturn V_18 ;\r\nV_226 &= ~ V_225 ;\r\nV_226 |= V_50 ;\r\nV_18 = F_91 ( V_2 , V_32 , V_219 , 2 , V_226 , 4 ) ;\r\nreturn V_18 ;\r\n}\r\nT_5 F_94 ( T_5 V_227 , T_5 V_52 )\r\n{\r\nT_5 V_226 ;\r\nfor ( V_226 = V_227 ; ( V_226 & 1 ) == 0 ; V_226 >>= 1 )\r\nV_52 <<= 1 ;\r\nreturn V_52 ;\r\n}
