Analysis & Synthesis report for freqcounter
Tue Jan 10 22:54:39 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |top|displaymultipl:disp2|binary_bcd:bcd1|state
  9. State Machine - |top|uart:uart1|next_state
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: Top-level Entity: |top
 16. Parameter Settings for User Entity Instance: clock_divider:clkdivider1
 17. Parameter Settings for User Entity Instance: clock_divider:clkdivider2
 18. Parameter Settings for User Entity Instance: clock_divider:clkdivider3
 19. Parameter Settings for User Entity Instance: clock_divider:clkdivider4
 20. Parameter Settings for User Entity Instance: clock_divider:clkdivider5
 21. Parameter Settings for User Entity Instance: clock_divider:clkdivider6
 22. Parameter Settings for User Entity Instance: microswitch:switch1
 23. Parameter Settings for User Entity Instance: microswitch:switch2
 24. Parameter Settings for User Entity Instance: licznikasynch:licznik1
 25. Parameter Settings for User Entity Instance: licznikasynch:licznik2
 26. Parameter Settings for User Entity Instance: muxvector:mux1
 27. Parameter Settings for User Entity Instance: uart:uart1
 28. Parameter Settings for User Entity Instance: displaymultipl:disp2
 29. Parameter Settings for User Entity Instance: displaymultipl:disp2|binary_bcd:bcd1
 30. Port Connectivity Checks: "displaymultipl:disp2|binary_bcd:bcd1"
 31. Elapsed Time Per Partition
 32. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jan 10 22:54:39 2017           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; freqcounter                                     ;
; Top-level Entity Name              ; top                                             ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 579                                             ;
;     Total combinational functions  ; 476                                             ;
;     Dedicated logic registers      ; 389                                             ;
; Total registers                    ; 389                                             ;
; Total pins                         ; 32                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10E22C8       ;                    ;
; Top-level entity name                                                      ; top                ; freqcounter        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                              ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                       ; Library ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------+---------+
; uart.vhd                         ; yes             ; User VHDL File  ; D:/Documents/Altera/freqcounter/uart.vhd           ;         ;
; gateled.vhd                      ; yes             ; User VHDL File  ; D:/Documents/Altera/freqcounter/gateled.vhd        ;         ;
; UARTxmt.vhd                      ; yes             ; User VHDL File  ; D:/Documents/Altera/freqcounter/UARTxmt.vhd        ;         ;
; UARTRx.vhd                       ; yes             ; User VHDL File  ; D:/Documents/Altera/freqcounter/UARTRx.vhd         ;         ;
; sevensegment.vhd                 ; yes             ; User VHDL File  ; D:/Documents/Altera/freqcounter/sevensegment.vhd   ;         ;
; licznikasynch.vhd                ; yes             ; User VHDL File  ; D:/Documents/Altera/freqcounter/licznikasynch.vhd  ;         ;
; displaymultipl.vhd               ; yes             ; User VHDL File  ; D:/Documents/Altera/freqcounter/displaymultipl.vhd ;         ;
; clock_divider.vhd                ; yes             ; User VHDL File  ; D:/Documents/Altera/freqcounter/clock_divider.vhd  ;         ;
; binary_bcd.vhd                   ; yes             ; User VHDL File  ; D:/Documents/Altera/freqcounter/binary_bcd.vhd     ;         ;
; top.vhd                          ; yes             ; User VHDL File  ; D:/Documents/Altera/freqcounter/top.vhd            ;         ;
; microswitch.vhd                  ; yes             ; User VHDL File  ; D:/Documents/Altera/freqcounter/microswitch.vhd    ;         ;
; mux.vhd                          ; yes             ; User VHDL File  ; D:/Documents/Altera/freqcounter/mux.vhd            ;         ;
; muxvector.vhd                    ; yes             ; User VHDL File  ; D:/Documents/Altera/freqcounter/muxvector.vhd      ;         ;
; weled.vhd                        ; yes             ; User VHDL File  ; D:/Documents/Altera/freqcounter/weled.vhd          ;         ;
; gatepik.vhd                      ; yes             ; User VHDL File  ; D:/Documents/Altera/freqcounter/gatepik.vhd        ;         ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------+---------+


+----------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                      ;
+---------------------------------------------+------------------------------------+
; Resource                                    ; Usage                              ;
+---------------------------------------------+------------------------------------+
; Estimated Total logic elements              ; 579                                ;
;                                             ;                                    ;
; Total combinational functions               ; 476                                ;
; Logic element usage by number of LUT inputs ;                                    ;
;     -- 4 input functions                    ; 214                                ;
;     -- 3 input functions                    ; 115                                ;
;     -- <=2 input functions                  ; 147                                ;
;                                             ;                                    ;
; Logic elements by mode                      ;                                    ;
;     -- normal mode                          ; 371                                ;
;     -- arithmetic mode                      ; 105                                ;
;                                             ;                                    ;
; Total registers                             ; 389                                ;
;     -- Dedicated logic registers            ; 389                                ;
;     -- I/O registers                        ; 0                                  ;
;                                             ;                                    ;
; I/O pins                                    ; 32                                 ;
; Embedded Multiplier 9-bit elements          ; 0                                  ;
; Maximum fan-out node                        ; clock_divider:clkdivider3|temporal ;
; Maximum fan-out                             ; 128                                ;
; Total fan-out                               ; 2628                               ;
; Average fan-out                             ; 2.83                               ;
+---------------------------------------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                         ;
+--------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------+--------------+
; Compilation Hierarchy Node     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                             ; Library Name ;
+--------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------+--------------+
; |top                           ; 476 (9)           ; 389 (66)     ; 0           ; 0            ; 0       ; 0         ; 32   ; 0            ; |top                                            ; work         ;
;    |clock_divider:clkdivider1| ; 13 (13)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clock_divider:clkdivider1                  ; work         ;
;    |clock_divider:clkdivider2| ; 20 (20)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clock_divider:clkdivider2                  ; work         ;
;    |clock_divider:clkdivider3| ; 9 (9)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clock_divider:clkdivider3                  ; work         ;
;    |clock_divider:clkdivider4| ; 37 (37)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clock_divider:clkdivider4                  ; work         ;
;    |clock_divider:clkdivider5| ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clock_divider:clkdivider5                  ; work         ;
;    |clock_divider:clkdivider6| ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clock_divider:clkdivider6                  ; work         ;
;    |displaymultipl:disp2|      ; 189 (66)          ; 127 (15)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|displaymultipl:disp2                       ; work         ;
;       |binary_bcd:bcd1|        ; 116 (116)         ; 105 (105)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|displaymultipl:disp2|binary_bcd:bcd1       ; work         ;
;       |sevensegment:segment0|  ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|displaymultipl:disp2|sevensegment:segment0 ; work         ;
;    |gateled:ledbar2|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|gateled:ledbar2                            ; work         ;
;    |gatepik:ledbar3|           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|gatepik:ledbar3                            ; work         ;
;    |licznikasynch:licznik1|    ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|licznikasynch:licznik1                     ; work         ;
;    |licznikasynch:licznik2|    ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|licznikasynch:licznik2                     ; work         ;
;    |microswitch:switch1|       ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|microswitch:switch1                        ; work         ;
;    |microswitch:switch2|       ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|microswitch:switch2                        ; work         ;
;    |mux:mux2|                  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mux:mux2                                   ; work         ;
;    |muxvector:mux1|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|muxvector:mux1                             ; work         ;
;    |uart:uart1|                ; 115 (80)          ; 68 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|uart:uart1                                 ; work         ;
;       |UARTRx:uartrx1|         ; 19 (19)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|uart:uart1|UARTRx:uartrx1                  ; work         ;
;       |UARTxmt:uarttx1|        ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|uart:uart1|UARTxmt:uarttx1                 ; work         ;
+--------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------+
; State Machine - |top|displaymultipl:disp2|binary_bcd:bcd1|state ;
+-------------+------------+-------------+------------------------+
; Name        ; state.done ; state.shift ; state.start            ;
+-------------+------------+-------------+------------------------+
; state.start ; 0          ; 0           ; 0                      ;
; state.shift ; 0          ; 1           ; 1                      ;
; state.done  ; 1          ; 0           ; 1                      ;
+-------------+------------+-------------+------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|uart:uart1|next_state                                                                                                                                                                                                            ;
+----------------+----------------+---------------+----------------+---------------+----------------+---------------+----------------+---------------+----------------+----------------+---------------+----------------+---------------+---------------+
; Name           ; next_state.s6p ; next_state.s6 ; next_state.s5p ; next_state.s5 ; next_state.s4p ; next_state.s4 ; next_state.s3p ; next_state.s3 ; next_state.s2g ; next_state.s2p ; next_state.s2 ; next_state.s1p ; next_state.s1 ; next_state.s0 ;
+----------------+----------------+---------------+----------------+---------------+----------------+---------------+----------------+---------------+----------------+----------------+---------------+----------------+---------------+---------------+
; next_state.s0  ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0              ; 0              ; 0             ; 0              ; 0             ; 0             ;
; next_state.s1  ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0              ; 0              ; 0             ; 0              ; 1             ; 1             ;
; next_state.s1p ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0              ; 0              ; 0             ; 1              ; 0             ; 1             ;
; next_state.s2  ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0              ; 0              ; 1             ; 0              ; 0             ; 1             ;
; next_state.s2p ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0              ; 1              ; 0             ; 0              ; 0             ; 1             ;
; next_state.s2g ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 1              ; 0              ; 0             ; 0              ; 0             ; 1             ;
; next_state.s3  ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0              ; 1             ; 0              ; 0              ; 0             ; 0              ; 0             ; 1             ;
; next_state.s3p ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 1              ; 0             ; 0              ; 0              ; 0             ; 0              ; 0             ; 1             ;
; next_state.s4  ; 0              ; 0             ; 0              ; 0             ; 0              ; 1             ; 0              ; 0             ; 0              ; 0              ; 0             ; 0              ; 0             ; 1             ;
; next_state.s4p ; 0              ; 0             ; 0              ; 0             ; 1              ; 0             ; 0              ; 0             ; 0              ; 0              ; 0             ; 0              ; 0             ; 1             ;
; next_state.s5  ; 0              ; 0             ; 0              ; 1             ; 0              ; 0             ; 0              ; 0             ; 0              ; 0              ; 0             ; 0              ; 0             ; 1             ;
; next_state.s5p ; 0              ; 0             ; 1              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0              ; 0              ; 0             ; 0              ; 0             ; 1             ;
; next_state.s6  ; 0              ; 1             ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0              ; 0              ; 0             ; 0              ; 0             ; 1             ;
; next_state.s6p ; 1              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0              ; 0             ; 0              ; 0              ; 0             ; 0              ; 0             ; 1             ;
+----------------+----------------+---------------+----------------+---------------+----------------+---------------+----------------+---------------+----------------+----------------+---------------+----------------+---------------+---------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; sw0a                                               ; sw0a                ; yes                    ;
; sw1a[1]                                            ; sw1a[1]             ; yes                    ;
; sw1a[0]                                            ; sw1a[1]             ; yes                    ;
; Number of user-specified and inferred latches = 3  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                       ;
+---------------------------------------+--------------------------------------------------+
; Register name                         ; Reason for Removal                               ;
+---------------------------------------+--------------------------------------------------+
; uart:uart1|UARTxmt:uarttx1|TrReg[9]   ; Stuck at VCC due to stuck port data_in           ;
; uart:uart1|next_state.s1p             ; Lost fanout                                      ;
; clock_divider:clkdivider4|counter[0]  ; Merged with clock_divider:clkdivider2|counter[0] ;
; Total Number of Removed Registers = 3 ;                                                  ;
+---------------------------------------+--------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 389   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 105   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 149   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; uart:uart1|UARTxmt:uarttx1|TrReg[0]     ; 1       ;
; gatepik:ledbar3|gatea                   ; 2       ;
; uart:uart1|txload                       ; 15      ;
; uart:uart1|UARTxmt:uarttx1|TrReg[1]     ; 1       ;
; uart:uart1|UARTxmt:uarttx1|count[0]     ; 5       ;
; uart:uart1|UARTxmt:uarttx1|count[3]     ; 3       ;
; uart:uart1|UARTxmt:uarttx1|TrReg[2]     ; 1       ;
; uart:uart1|rxdready1                    ; 2       ;
; uart:uart1|UARTxmt:uarttx1|TrReg[3]     ; 1       ;
; uart:uart1|UARTRx:uartrx1|RxReg[5]      ; 3       ;
; uart:uart1|UARTRx:uartrx1|RxReg[6]      ; 3       ;
; uart:uart1|UARTRx:uartrx1|RxReg[8]      ; 3       ;
; uart:uart1|UARTRx:uartrx1|RxReg[7]      ; 3       ;
; uart:uart1|UARTRx:uartrx1|RxReg[4]      ; 3       ;
; uart:uart1|UARTRx:uartrx1|RxReg[3]      ; 3       ;
; uart:uart1|UARTRx:uartrx1|RxReg[2]      ; 3       ;
; uart:uart1|UARTRx:uartrx1|RxReg[1]      ; 3       ;
; uart:uart1|UARTxmt:uarttx1|TrReg[4]     ; 1       ;
; uart:uart1|UARTRx:uartrx1|RxReg[0]      ; 2       ;
; uart:uart1|UARTRx:uartrx1|RxReg[9]      ; 3       ;
; uart:uart1|UARTxmt:uarttx1|TrReg[5]     ; 1       ;
; uart:uart1|UARTxmt:uarttx1|TrReg[6]     ; 1       ;
; uart:uart1|UARTxmt:uarttx1|TrReg[7]     ; 1       ;
; uart:uart1|UARTxmt:uarttx1|TrReg[8]     ; 1       ;
; Total number of inverted registers = 24 ;         ;
+-----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|uart:uart1|UARTxmt:uarttx1|count[2]             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|microswitch:switch1|counter[0]                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|microswitch:switch2|counter[0]                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|uart:uart1|gatesel[0]                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|uart:uart1|UARTRx:uartrx1|count16[3]            ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |top|displaymultipl:disp2|binary_bcd:bcd1|binary[10] ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |top|uart:uart1|datauarttx[7]                        ;
; 16:1               ; 4 bits    ; 40 LEs        ; 36 LEs               ; 4 LEs                  ; Yes        ; |top|displaymultipl:disp2|digito1[2]                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|uart:uart1|UARTRx:uartrx1|RxReg[1]              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|uart:uart1|UARTxmt:uarttx1|count[3]             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|uart:uart1|next_state                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|uart:uart1|next_state                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|displaymultipl:disp2|binary_bcd:bcd1|bcds_next  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|displaymultipl:disp2|binary_bcd:bcd1|bcds_next  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|displaymultipl:disp2|binary_bcd:bcd1|bcds_next  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|displaymultipl:disp2|binary_bcd:bcd1|bcds_next  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|displaymultipl:disp2|binary_bcd:bcd1|bcds_next  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|displaymultipl:disp2|binary_bcd:bcd1|bcds_next  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|displaymultipl:disp2|binary_bcd:bcd1|bcds_next  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|displaymultipl:disp2|binary_bcd:bcd1|bcds_next  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|sw1a[1]                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top ;
+-----------------+----------+----------------------------------------+
; Parameter Name  ; Value    ; Type                                   ;
+-----------------+----------+----------------------------------------+
; freqsystem      ; 50000000 ; Signed Integer                         ;
; freqdisp        ; 400      ; Signed Integer                         ;
; freqmicroswitch ; 3        ; Signed Integer                         ;
; uartspeed       ; 19200    ; Signed Integer                         ;
; N               ; 32       ; Signed Integer                         ;
+-----------------+----------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_divider:clkdivider1 ;
+----------------+----------+--------------------------------------------+
; Parameter Name ; Value    ; Type                                       ;
+----------------+----------+--------------------------------------------+
; freqsys        ; 50000000 ; Signed Integer                             ;
; freqsubsys     ; 307200   ; Signed Integer                             ;
+----------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_divider:clkdivider2 ;
+----------------+----------+--------------------------------------------+
; Parameter Name ; Value    ; Type                                       ;
+----------------+----------+--------------------------------------------+
; freqsys        ; 50000000 ; Signed Integer                             ;
; freqsubsys     ; 19200    ; Signed Integer                             ;
+----------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_divider:clkdivider3 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; freqsys        ; 19200 ; Signed Integer                                ;
; freqsubsys     ; 400   ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_divider:clkdivider4 ;
+----------------+----------+--------------------------------------------+
; Parameter Name ; Value    ; Type                                       ;
+----------------+----------+--------------------------------------------+
; freqsys        ; 50000000 ; Signed Integer                             ;
; freqsubsys     ; 10       ; Signed Integer                             ;
+----------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_divider:clkdivider5 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; freqsys        ; 10    ; Signed Integer                                ;
; freqsubsys     ; 1     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_divider:clkdivider6 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; freqsys        ; 10    ; Signed Integer                                ;
; freqsubsys     ; 1     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microswitch:switch1 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; freqsys        ; 10    ; Signed Integer                          ;
; freqsubsys     ; 3     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microswitch:switch2 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; freqsys        ; 10    ; Signed Integer                          ;
; freqsubsys     ; 3     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: licznikasynch:licznik1 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: licznikasynch:licznik2 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxvector:mux1 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; n              ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:uart1 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 32    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: displaymultipl:disp2 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: displaymultipl:disp2|binary_bcd:bcd1 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Port Connectivity Checks: "displaymultipl:disp2|binary_bcd:bcd1" ;
+-------+-------+----------+---------------------------------------+
; Port  ; Type  ; Severity ; Details                               ;
+-------+-------+----------+---------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                          ;
+-------+-------+----------+---------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Jan 10 22:54:34 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off freqcounter -c freqcounter
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file uart.vhd
    Info (12022): Found design unit 1: uart-arch
    Info (12023): Found entity 1: uart
Info (12021): Found 2 design units, including 1 entities, in source file gateled.vhd
    Info (12022): Found design unit 1: gateled-arch
    Info (12023): Found entity 1: gateled
Info (12021): Found 2 design units, including 1 entities, in source file uartxmt.vhd
    Info (12022): Found design unit 1: UARTxmt-UART
    Info (12023): Found entity 1: UARTxmt
Info (12021): Found 2 design units, including 1 entities, in source file uartrx.vhd
    Info (12022): Found design unit 1: UARTRx-UART
    Info (12023): Found entity 1: UARTRx
Info (12021): Found 2 design units, including 1 entities, in source file sevensegment.vhd
    Info (12022): Found design unit 1: sevensegment-Behavioral
    Info (12023): Found entity 1: sevensegment
Info (12021): Found 2 design units, including 1 entities, in source file licznikasynch.vhd
    Info (12022): Found design unit 1: licznikasynch-arch
    Info (12023): Found entity 1: licznikasynch
Info (12021): Found 2 design units, including 1 entities, in source file displaymultipl.vhd
    Info (12022): Found design unit 1: displaymultipl-arch
    Info (12023): Found entity 1: displaymultipl
Info (12021): Found 2 design units, including 1 entities, in source file clock_divider.vhd
    Info (12022): Found design unit 1: clock_divider-RTL
    Info (12023): Found entity 1: clock_divider
Info (12021): Found 2 design units, including 1 entities, in source file binary_bcd.vhd
    Info (12022): Found design unit 1: binary_bcd-behaviour
    Info (12023): Found entity 1: binary_bcd
Info (12021): Found 2 design units, including 1 entities, in source file top.vhd
    Info (12022): Found design unit 1: top-arch
    Info (12023): Found entity 1: top
Info (12021): Found 2 design units, including 1 entities, in source file microswitch.vhd
    Info (12022): Found design unit 1: microswitch-arch
    Info (12023): Found entity 1: microswitch
Warning (12090): Entity "mux" obtained from "mux.vhd" instead of from Quartus II megafunction library
Info (12021): Found 2 design units, including 1 entities, in source file mux.vhd
    Info (12022): Found design unit 1: mux-arch
    Info (12023): Found entity 1: mux
Info (12021): Found 2 design units, including 1 entities, in source file sterbramki.vhd
    Info (12022): Found design unit 1: sterbramki-arch
    Info (12023): Found entity 1: sterbramki
Info (12021): Found 2 design units, including 1 entities, in source file muxvector.vhd
    Info (12022): Found design unit 1: muxvector-arch
    Info (12023): Found entity 1: muxvector
Info (12021): Found 2 design units, including 1 entities, in source file weled.vhd
    Info (12022): Found design unit 1: weled-arch
    Info (12023): Found entity 1: weled
Info (12021): Found 2 design units, including 1 entities, in source file gatepik.vhd
    Info (12022): Found design unit 1: gatepik-arch
    Info (12023): Found entity 1: gatepik
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at top.vhd(16): used explicit default value for signal "buzz" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at top.vhd(19): used explicit default value for signal "unitled0" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at top.vhd(19): used explicit default value for signal "unitled1" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at top.vhd(19): used explicit default value for signal "unitled2" because signal was never assigned a value
Warning (10036): Verilog HDL or VHDL warning at top.vhd(94): object "reset" assigned a value but never read
Warning (10492): VHDL Process Statement warning at top.vhd(179): signal "resetfast" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at top.vhd(191): signal "wesel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at top.vhd(193): signal "wesel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at top.vhd(198): signal "sw0a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at top.vhd(201): signal "sw0a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at top.vhd(188): inferring latch(es) for signal or variable "sw0a", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at top.vhd(209): signal "gatesel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at top.vhd(211): signal "gatesel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at top.vhd(213): signal "gatesel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at top.vhd(218): signal "sw1a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at top.vhd(221): signal "sw1a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at top.vhd(206): inferring latch(es) for signal or variable "sw1a", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "sw1a[0]" at top.vhd(206)
Info (10041): Inferred latch for "sw1a[1]" at top.vhd(206)
Info (10041): Inferred latch for "sw0a" at top.vhd(188)
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:clkdivider1"
Warning (10492): VHDL Process Statement warning at clock_divider.vhd(31): signal "temporal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:clkdivider2"
Warning (10492): VHDL Process Statement warning at clock_divider.vhd(31): signal "temporal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:clkdivider3"
Warning (10492): VHDL Process Statement warning at clock_divider.vhd(31): signal "temporal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:clkdivider4"
Warning (10492): VHDL Process Statement warning at clock_divider.vhd(31): signal "temporal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:clkdivider5"
Warning (10492): VHDL Process Statement warning at clock_divider.vhd(31): signal "temporal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "microswitch" for hierarchy "microswitch:switch1"
Warning (10540): VHDL Signal Declaration warning at microswitch.vhd(15): used explicit default value for signal "reset" because signal was never assigned a value
Warning (10492): VHDL Process Statement warning at microswitch.vhd(21): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "licznikasynch" for hierarchy "licznikasynch:licznik1"
Warning (10492): VHDL Process Statement warning at licznikasynch.vhd(21): signal "count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "muxvector" for hierarchy "muxvector:mux1"
Info (12128): Elaborating entity "mux" for hierarchy "mux:mux2"
Info (12128): Elaborating entity "weled" for hierarchy "weled:ledbar1"
Info (12128): Elaborating entity "gateled" for hierarchy "gateled:ledbar2"
Info (12128): Elaborating entity "gatepik" for hierarchy "gatepik:ledbar3"
Warning (10492): VHDL Process Statement warning at gatepik.vhd(16): signal "gateb" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at gatepik.vhd(26): signal "gatea" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "uart" for hierarchy "uart:uart1"
Warning (10492): VHDL Process Statement warning at uart.vhd(172): signal "datauartrx" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "UARTxmt" for hierarchy "uart:uart1|UARTxmt:uarttx1"
Info (12128): Elaborating entity "UARTRx" for hierarchy "uart:uart1|UARTRx:uartrx1"
Info (12128): Elaborating entity "displaymultipl" for hierarchy "displaymultipl:disp2"
Warning (10492): VHDL Process Statement warning at displaymultipl.vhd(47): signal "digit0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at displaymultipl.vhd(48): signal "digit1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at displaymultipl.vhd(49): signal "digit2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at displaymultipl.vhd(50): signal "digit3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at displaymultipl.vhd(51): signal "digit4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at displaymultipl.vhd(52): signal "digit5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at displaymultipl.vhd(53): signal "digit6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at displaymultipl.vhd(54): signal "digit7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "binary_bcd" for hierarchy "displaymultipl:disp2|binary_bcd:bcd1"
Info (12128): Elaborating entity "sevensegment" for hierarchy "displaymultipl:disp2|sevensegment:segment0"
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer mux:mux2|wy
    Warning (19017): Found clock multiplexer mux:mux2|wy~synth
Warning (13012): Latch sw0a has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uart:uart1|conf
Warning (13012): Latch sw1a[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uart:uart1|gatesel[1]
Warning (13012): Latch sw1a[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uart:uart1|confgate
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "uart:uart1|datauartrx1[0]" is converted into an equivalent circuit using register "uart:uart1|datauartrx1[0]~_emulated" and latch "uart:uart1|datauartrx1[0]~1"
    Warning (13310): Register "uart:uart1|datauartrx1[7]" is converted into an equivalent circuit using register "uart:uart1|datauartrx1[7]~_emulated" and latch "uart:uart1|datauartrx1[7]~5"
    Warning (13310): Register "uart:uart1|datauartrx1[6]" is converted into an equivalent circuit using register "uart:uart1|datauartrx1[6]~_emulated" and latch "uart:uart1|datauartrx1[6]~9"
    Warning (13310): Register "uart:uart1|datauartrx1[5]" is converted into an equivalent circuit using register "uart:uart1|datauartrx1[5]~_emulated" and latch "uart:uart1|datauartrx1[5]~13"
    Warning (13310): Register "uart:uart1|datauartrx1[4]" is converted into an equivalent circuit using register "uart:uart1|datauartrx1[4]~_emulated" and latch "uart:uart1|datauartrx1[4]~17"
    Warning (13310): Register "uart:uart1|datauartrx1[3]" is converted into an equivalent circuit using register "uart:uart1|datauartrx1[3]~_emulated" and latch "uart:uart1|datauartrx1[3]~21"
    Warning (13310): Register "uart:uart1|datauartrx1[2]" is converted into an equivalent circuit using register "uart:uart1|datauartrx1[2]~_emulated" and latch "uart:uart1|datauartrx1[2]~25"
    Warning (13310): Register "uart:uart1|datauartrx1[1]" is converted into an equivalent circuit using register "uart:uart1|datauartrx1[1]~_emulated" and latch "uart:uart1|datauartrx1[1]~29"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "buzz" is stuck at VCC
    Warning (13410): Pin "unitled0" is stuck at GND
    Warning (13410): Pin "unitled1" is stuck at GND
    Warning (13410): Pin "unitled2" is stuck at GND
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register gatepik:ledbar3|gateb will power up to Low
    Critical Warning (18010): Register uart:uart1|UARTxmt:uarttx1|count[0] will power up to High
    Critical Warning (18010): Register uart:uart1|UARTxmt:uarttx1|count[3] will power up to High
    Critical Warning (18010): Register uart:uart1|rxdready1 will power up to High
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 657 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 26 output pins
    Info (21061): Implemented 625 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 65 warnings
    Info: Peak virtual memory: 483 megabytes
    Info: Processing ended: Tue Jan 10 22:54:39 2017
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


