

================================================================
== Vitis HLS Report for 'load_tile_mm_Pipeline_InputTileHread_InputTileWread'
================================================================
* Date:           Tue Oct 21 05:58:38 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      157|    71302|  1.570 us|  0.713 ms|  157|  71302|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- InputTileHread_InputTileWread  |      155|    71300|        13|          1|          1|  144 ~ 71289|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     514|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     1|     235|     155|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|     319|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|     554|     805|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+-----+-----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------+---------------------+---------+----+-----+-----+-----+
    |mul_9ns_11ns_19_1_1_U229  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    5|    0|
    |urem_9ns_3ns_2_13_1_U230  |urem_9ns_3ns_2_13_1  |        0|   0|  235|  150|    0|
    +--------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                     |                     |        0|   1|  235|  155|    0|
    +--------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln43_1_fu_337_p2       |         +|   0|  0|  24|          17|           1|
    |add_ln43_2_fu_346_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln48_1_fu_288_p2       |         +|   0|  0|  18|          11|          11|
    |add_ln48_2_fu_408_p2       |         +|   0|  0|  18|          11|          11|
    |add_ln49_1_fu_413_p2       |         +|   0|  0|  17|          10|          10|
    |add_ln49_fu_293_p2         |         +|   0|  0|  17|          10|          10|
    |add_ln53_fu_640_p2         |         +|   0|  0|  16|           9|           1|
    |add_ln57_1_fu_517_p2       |         +|   0|  0|  18|          11|          11|
    |add_ln57_fu_500_p2         |         +|   0|  0|  16|           9|           4|
    |add_ln58_fu_523_p2         |         +|   0|  0|  17|          10|          10|
    |add_ln60_1_fu_615_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln60_3_fu_377_p2       |         +|   0|  0|  17|          10|          10|
    |add_ln60_4_fu_394_p2       |         +|   0|  0|  18|          10|          10|
    |add_ln60_5_fu_488_p2       |         +|   0|  0|  18|          10|          10|
    |add_ln60_fu_605_p2         |         +|   0|  0|  19|          19|          19|
    |sub_ln60_fu_575_p2         |         -|   0|  0|  19|          19|          19|
    |icmp_ln43_fu_332_p2        |      icmp|   0|  0|  24|          17|          17|
    |icmp_ln50_1_fu_438_p2      |      icmp|   0|  0|  17|          10|           8|
    |icmp_ln50_fu_318_p2        |      icmp|   0|  0|  17|          10|           8|
    |icmp_ln53_fu_352_p2        |      icmp|   0|  0|  16|           9|           9|
    |icmp_ln59_fu_545_p2        |      icmp|   0|  0|  17|          10|           8|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ix_fu_537_p3               |    select|   0|  0|  10|           1|           1|
    |iy_1_fu_324_p3             |    select|   0|  0|   8|           1|           3|
    |iy_fu_306_p3               |    select|   0|  0|  10|           1|           1|
    |select_ln43_1_fu_365_p3    |    select|   0|  0|   9|           1|           9|
    |select_ln43_2_fu_452_p3    |    select|   0|  0|   8|           1|           8|
    |select_ln43_fu_357_p3      |    select|   0|  0|   9|           1|           1|
    |select_ln49_fu_426_p3      |    select|   0|  0|  10|           1|           1|
    |select_ln50_fu_444_p3      |    select|   0|  0|   8|           1|           3|
    |select_ln59_fu_585_p3      |    select|   0|  0|   8|           1|           3|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 514|         306|         285|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |gmem_in_blk_n_AR         |   9|          2|    1|          2|
    |gmem_in_blk_n_R          |   9|          2|    1|          2|
    |indvar_flatten_fu_140    |   9|          2|   17|         34|
    |px_fu_132                |   9|          2|    9|         18|
    |py_fu_136                |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|   40|         80|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln60_5_reg_744                 |  10|   0|   10|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |gmem_in_addr_read_reg_755          |  32|   0|   32|          0|
    |gmem_in_addr_reg_749               |  64|   0|   64|          0|
    |indvar_flatten_fu_140              |  17|   0|   17|          0|
    |px_fu_132                          |   9|   0|    9|          0|
    |py_fu_136                          |   9|   0|    9|          0|
    |select_ln60_cast_cast_reg_730      |   5|   0|   10|          5|
    |sext_ln48_cast_reg_724             |  11|   0|   11|          0|
    |w0_cast2_cast_reg_719              |   8|   0|    9|          1|
    |add_ln60_5_reg_744                 |  64|  32|   10|          0|
    |gmem_in_addr_read_reg_755          |  64|  32|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 319|  64|  239|          6|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|                             RTL Ports                            | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|ap_clk                                                            |   in|    1|  ap_ctrl_hs|      load_tile_mm_Pipeline_InputTileHread_InputTileWread|  return value|
|ap_rst                                                            |   in|    1|  ap_ctrl_hs|      load_tile_mm_Pipeline_InputTileHread_InputTileWread|  return value|
|ap_start                                                          |   in|    1|  ap_ctrl_hs|      load_tile_mm_Pipeline_InputTileHread_InputTileWread|  return value|
|ap_done                                                           |  out|    1|  ap_ctrl_hs|      load_tile_mm_Pipeline_InputTileHread_InputTileWread|  return value|
|ap_idle                                                           |  out|    1|  ap_ctrl_hs|      load_tile_mm_Pipeline_InputTileHread_InputTileWread|  return value|
|ap_ready                                                          |  out|    1|  ap_ctrl_hs|      load_tile_mm_Pipeline_InputTileHread_InputTileWread|  return value|
|m_axi_gmem_in_AWVALID                                             |  out|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_AWREADY                                             |   in|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_AWADDR                                              |  out|   64|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_AWID                                                |  out|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_AWLEN                                               |  out|   32|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_AWSIZE                                              |  out|    3|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_AWBURST                                             |  out|    2|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_AWLOCK                                              |  out|    2|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_AWCACHE                                             |  out|    4|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_AWPROT                                              |  out|    3|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_AWQOS                                               |  out|    4|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_AWREGION                                            |  out|    4|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_AWUSER                                              |  out|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_WVALID                                              |  out|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_WREADY                                              |   in|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_WDATA                                               |  out|   32|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_WSTRB                                               |  out|    4|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_WLAST                                               |  out|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_WID                                                 |  out|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_WUSER                                               |  out|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARVALID                                             |  out|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARREADY                                             |   in|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARADDR                                              |  out|   64|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARID                                                |  out|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARLEN                                               |  out|   32|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARSIZE                                              |  out|    3|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARBURST                                             |  out|    2|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARLOCK                                              |  out|    2|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARCACHE                                             |  out|    4|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARPROT                                              |  out|    3|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARQOS                                               |  out|    4|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARREGION                                            |  out|    4|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARUSER                                              |  out|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_RVALID                                              |   in|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_RREADY                                              |  out|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_RDATA                                               |   in|   32|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_RLAST                                               |   in|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_RID                                                 |   in|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_RFIFONUM                                            |   in|    9|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_RUSER                                               |   in|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_RRESP                                               |   in|    2|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_BVALID                                              |   in|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_BREADY                                              |  out|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_BRESP                                               |   in|    2|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_BID                                                 |   in|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_BUSER                                               |   in|    1|       m_axi|                                                  gmem_in|       pointer|
|add_ln60_2                                                        |   in|    9|     ap_none|                                               add_ln60_2|        scalar|
|sext_ln48                                                         |   in|   10|     ap_none|                                                sext_ln48|        scalar|
|add_ln48                                                          |   in|   10|     ap_none|                                                 add_ln48|        scalar|
|bound                                                             |   in|   17|     ap_none|                                                    bound|        scalar|
|add_ln43                                                          |   in|    9|     ap_none|                                                 add_ln43|        scalar|
|select_ln60                                                       |   in|    3|     ap_none|                                              select_ln60|        scalar|
|w0_cast2                                                          |   in|    8|     ap_none|                                                 w0_cast2|        scalar|
|input_ftmap                                                       |   in|   64|     ap_none|                                              input_ftmap|        scalar|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0  |  out|   10|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_we0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_d0        |  out|   32|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0  |  out|   10|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_we0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_d0        |  out|   32|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0  |  out|   10|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_we0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_d0        |  out|   32|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11|         array|
+------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%px = alloca i32 1"   --->   Operation 16 'alloca' 'px' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%py = alloca i32 1"   --->   Operation 17 'alloca' 'py' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap"   --->   Operation 19 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%w0_cast2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w0_cast2"   --->   Operation 20 'read' 'w0_cast2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%select_ln60_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %select_ln60"   --->   Operation 21 'read' 'select_ln60_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%add_ln43_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %add_ln43"   --->   Operation 22 'read' 'add_ln43_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%bound_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %bound"   --->   Operation 23 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%add_ln48_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %add_ln48"   --->   Operation 24 'read' 'add_ln48_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln48_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %sext_ln48"   --->   Operation 25 'read' 'sext_ln48_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%add_ln60_215 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %add_ln60_2"   --->   Operation 26 'read' 'add_ln60_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%w0_cast2_cast = zext i8 %w0_cast2_read"   --->   Operation 27 'zext' 'w0_cast2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln48_cast = sext i10 %sext_ln48_read"   --->   Operation 28 'sext' 'sext_ln48_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%select_ln60_cast = sext i3 %select_ln60_read"   --->   Operation 29 'sext' 'select_ln60_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%select_ln60_cast_cast = zext i5 %select_ln60_cast"   --->   Operation 30 'zext' 'select_ln60_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_in, void @empty_4, i32 0, i32 0, void @empty_8, i32 0, i32 65025, void @empty_27, void @empty_2, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %py"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %px"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body10.i"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.31>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%py_1 = load i9 %py" [src/srcnn.cpp:43->src/srcnn.cpp:542]   --->   Operation 39 'load' 'py_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i17 %indvar_flatten" [src/srcnn.cpp:43->src/srcnn.cpp:542]   --->   Operation 40 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i9 %py_1" [src/srcnn.cpp:43->src/srcnn.cpp:542]   --->   Operation 41 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i9 %py_1" [src/srcnn.cpp:48->src/srcnn.cpp:542]   --->   Operation 42 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.78ns)   --->   "%add_ln48_1 = add i11 %sext_ln48_cast, i11 %zext_ln43" [src/srcnn.cpp:48->src/srcnn.cpp:542]   --->   Operation 43 'add' 'add_ln48_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.78ns)   --->   "%add_ln49 = add i10 %add_ln48_read, i10 %zext_ln48" [src/srcnn.cpp:49->src/srcnn.cpp:542]   --->   Operation 44 'add' 'add_ln49' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln48_1, i32 10" [src/srcnn.cpp:49->src/srcnn.cpp:542]   --->   Operation 45 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.40ns)   --->   "%iy = select i1 %tmp, i10 0, i10 %add_ln49" [src/srcnn.cpp:49->src/srcnn.cpp:542]   --->   Operation 46 'select' 'iy' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i10 %iy" [src/srcnn.cpp:48->src/srcnn.cpp:542]   --->   Operation 47 'trunc' 'trunc_ln48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.78ns)   --->   "%icmp_ln50 = icmp_ugt  i10 %iy, i10 254" [src/srcnn.cpp:50->src/srcnn.cpp:542]   --->   Operation 48 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.39ns)   --->   "%iy_1 = select i1 %icmp_ln50, i8 254, i8 %trunc_ln48" [src/srcnn.cpp:50->src/srcnn.cpp:542]   --->   Operation 49 'select' 'iy_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.86ns)   --->   "%icmp_ln43 = icmp_eq  i17 %indvar_flatten_load, i17 %bound_read" [src/srcnn.cpp:43->src/srcnn.cpp:542]   --->   Operation 50 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 144, i64 71289, i64 0"   --->   Operation 51 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.86ns)   --->   "%add_ln43_1 = add i17 %indvar_flatten_load, i17 1" [src/srcnn.cpp:43->src/srcnn.cpp:542]   --->   Operation 52 'add' 'add_ln43_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %for.inc26.loopexit.i, void %load_tile_mm.exit.exitStub" [src/srcnn.cpp:43->src/srcnn.cpp:542]   --->   Operation 53 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%px_load = load i9 %px" [src/srcnn.cpp:53->src/srcnn.cpp:542]   --->   Operation 54 'load' 'px_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.77ns)   --->   "%add_ln43_2 = add i9 %py_1, i9 1" [src/srcnn.cpp:43->src/srcnn.cpp:542]   --->   Operation 55 'add' 'add_ln43_2' <Predicate = (!icmp_ln43)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.77ns)   --->   "%icmp_ln53 = icmp_eq  i9 %px_load, i9 %add_ln43_read" [src/srcnn.cpp:53->src/srcnn.cpp:542]   --->   Operation 56 'icmp' 'icmp_ln53' <Predicate = (!icmp_ln43)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.39ns)   --->   "%select_ln43 = select i1 %icmp_ln53, i9 0, i9 %px_load" [src/srcnn.cpp:43->src/srcnn.cpp:542]   --->   Operation 57 'select' 'select_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.39ns)   --->   "%select_ln43_1 = select i1 %icmp_ln53, i9 %add_ln43_2, i9 %py_1" [src/srcnn.cpp:43->src/srcnn.cpp:542]   --->   Operation 58 'select' 'select_ln43_1' <Predicate = (!icmp_ln43)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln60_3 = zext i9 %select_ln43_1" [src/srcnn.cpp:60->src/srcnn.cpp:542]   --->   Operation 59 'zext' 'zext_ln60_3' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.77ns)   --->   "%add_ln60_3 = add i10 %select_ln60_cast_cast, i10 %zext_ln60_3" [src/srcnn.cpp:60->src/srcnn.cpp:542]   --->   Operation 60 'add' 'add_ln60_3' <Predicate = (!icmp_ln43)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln60 = shl i10 %add_ln60_3, i10 3" [src/srcnn.cpp:60->src/srcnn.cpp:542]   --->   Operation 61 'shl' 'shl_ln60' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln60_3 = shl i10 %add_ln60_3, i10 1" [src/srcnn.cpp:60->src/srcnn.cpp:542]   --->   Operation 62 'shl' 'shl_ln60_3' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_4 = add i10 %shl_ln60, i10 %shl_ln60_3" [src/srcnn.cpp:60->src/srcnn.cpp:542]   --->   Operation 63 'add' 'add_ln60_4' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i9 %add_ln43_2" [src/srcnn.cpp:43->src/srcnn.cpp:542]   --->   Operation 64 'zext' 'zext_ln43_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i9 %add_ln43_2" [src/srcnn.cpp:48->src/srcnn.cpp:542]   --->   Operation 65 'zext' 'zext_ln48_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.78ns)   --->   "%add_ln48_2 = add i11 %sext_ln48_cast, i11 %zext_ln43_1" [src/srcnn.cpp:48->src/srcnn.cpp:542]   --->   Operation 66 'add' 'add_ln48_2' <Predicate = (!icmp_ln43)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.78ns)   --->   "%add_ln49_1 = add i10 %add_ln48_read, i10 %zext_ln48_1" [src/srcnn.cpp:49->src/srcnn.cpp:542]   --->   Operation 67 'add' 'add_ln49_1' <Predicate = (!icmp_ln43)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln48_2, i32 10" [src/srcnn.cpp:49->src/srcnn.cpp:542]   --->   Operation 68 'bitselect' 'tmp_4' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.40ns)   --->   "%select_ln49 = select i1 %tmp_4, i10 0, i10 %add_ln49_1" [src/srcnn.cpp:49->src/srcnn.cpp:542]   --->   Operation 69 'select' 'select_ln49' <Predicate = (!icmp_ln43)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln43_2)   --->   "%trunc_ln48_1 = trunc i10 %select_ln49" [src/srcnn.cpp:48->src/srcnn.cpp:542]   --->   Operation 70 'trunc' 'trunc_ln48_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.78ns)   --->   "%icmp_ln50_1 = icmp_ugt  i10 %select_ln49, i10 254" [src/srcnn.cpp:50->src/srcnn.cpp:542]   --->   Operation 71 'icmp' 'icmp_ln50_1' <Predicate = (!icmp_ln43)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln43_2)   --->   "%select_ln50 = select i1 %icmp_ln50_1, i8 254, i8 %trunc_ln48_1" [src/srcnn.cpp:50->src/srcnn.cpp:542]   --->   Operation 72 'select' 'select_ln50' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln43_2 = select i1 %icmp_ln53, i8 %select_ln50, i8 %iy_1" [src/srcnn.cpp:43->src/srcnn.cpp:542]   --->   Operation 73 'select' 'select_ln43_2' <Predicate = (!icmp_ln43)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i9 %select_ln43" [src/srcnn.cpp:53->src/srcnn.cpp:542]   --->   Operation 74 'zext' 'zext_ln53' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i9 %select_ln43" [src/srcnn.cpp:53->src/srcnn.cpp:542]   --->   Operation 75 'zext' 'zext_ln53_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (2.14ns)   --->   "%mul_ln53 = mul i19 %zext_ln53_1, i19 683" [src/srcnn.cpp:53->src/srcnn.cpp:542]   --->   Operation 76 'mul' 'mul_ln53' <Predicate = (!icmp_ln43)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln53, i32 11, i32 18" [src/srcnn.cpp:53->src/srcnn.cpp:542]   --->   Operation 77 'partselect' 'tmp_5' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln60_4 = zext i8 %tmp_5" [src/srcnn.cpp:60->src/srcnn.cpp:542]   --->   Operation 78 'zext' 'zext_ln60_4' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln60_5 = add i10 %add_ln60_4, i10 %zext_ln60_4" [src/srcnn.cpp:60->src/srcnn.cpp:542]   --->   Operation 79 'add' 'add_ln60_5' <Predicate = (!icmp_ln43)> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 80 [13/13] (1.53ns)   --->   "%urem_ln53 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:53->src/srcnn.cpp:542]   --->   Operation 80 'urem' 'urem_ln53' <Predicate = (!icmp_ln43)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.76ns)   --->   "%add_ln57 = add i9 %w0_cast2_cast, i9 506" [src/srcnn.cpp:57->src/srcnn.cpp:542]   --->   Operation 81 'add' 'add_ln57' <Predicate = (!icmp_ln43)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln57 = sext i9 %add_ln57" [src/srcnn.cpp:57->src/srcnn.cpp:542]   --->   Operation 82 'sext' 'sext_ln57' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i9 %select_ln43" [src/srcnn.cpp:57->src/srcnn.cpp:542]   --->   Operation 83 'zext' 'zext_ln57' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln57_1 = sext i9 %add_ln57" [src/srcnn.cpp:57->src/srcnn.cpp:542]   --->   Operation 84 'sext' 'sext_ln57_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.77ns)   --->   "%add_ln57_1 = add i11 %sext_ln57, i11 %zext_ln53" [src/srcnn.cpp:57->src/srcnn.cpp:542]   --->   Operation 85 'add' 'add_ln57_1' <Predicate = (!icmp_ln43)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.77ns)   --->   "%add_ln58 = add i10 %sext_ln57_1, i10 %zext_ln57" [src/srcnn.cpp:58->src/srcnn.cpp:542]   --->   Operation 86 'add' 'add_ln58' <Predicate = (!icmp_ln43)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln57_1, i32 10" [src/srcnn.cpp:58->src/srcnn.cpp:542]   --->   Operation 87 'bitselect' 'tmp_6' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.40ns)   --->   "%ix = select i1 %tmp_6, i10 0, i10 %add_ln58" [src/srcnn.cpp:58->src/srcnn.cpp:542]   --->   Operation 88 'select' 'ix' <Predicate = (!icmp_ln43)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.78ns)   --->   "%icmp_ln59 = icmp_ugt  i10 %ix, i10 254" [src/srcnn.cpp:59->src/srcnn.cpp:542]   --->   Operation 89 'icmp' 'icmp_ln59' <Predicate = (!icmp_ln43)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %select_ln43_2, i10 0" [src/srcnn.cpp:60->src/srcnn.cpp:542]   --->   Operation 90 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i18 %shl_ln" [src/srcnn.cpp:60->src/srcnn.cpp:542]   --->   Operation 91 'zext' 'zext_ln60' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln60_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %select_ln43_2, i2 0" [src/srcnn.cpp:60->src/srcnn.cpp:542]   --->   Operation 92 'bitconcatenate' 'shl_ln60_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i10 %shl_ln60_1" [src/srcnn.cpp:60->src/srcnn.cpp:542]   --->   Operation 93 'zext' 'zext_ln60_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln60 = sub i19 %zext_ln60, i19 %zext_ln60_1" [src/srcnn.cpp:60->src/srcnn.cpp:542]   --->   Operation 94 'sub' 'sub_ln60' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i10 %ix" [src/srcnn.cpp:60->src/srcnn.cpp:542]   --->   Operation 95 'trunc' 'trunc_ln60' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.39ns)   --->   "%select_ln59 = select i1 %icmp_ln59, i8 254, i8 %trunc_ln60" [src/srcnn.cpp:59->src/srcnn.cpp:542]   --->   Operation 96 'select' 'select_ln59' <Predicate = (!icmp_ln43)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%shl_ln60_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %select_ln59, i2 0" [src/srcnn.cpp:60->src/srcnn.cpp:542]   --->   Operation 97 'bitconcatenate' 'shl_ln60_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i10 %shl_ln60_2" [src/srcnn.cpp:60->src/srcnn.cpp:542]   --->   Operation 98 'zext' 'zext_ln60_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln60 = add i19 %sub_ln60, i19 %zext_ln60_2" [src/srcnn.cpp:60->src/srcnn.cpp:542]   --->   Operation 99 'add' 'add_ln60' <Predicate = (!icmp_ln43)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i19 %add_ln60" [src/srcnn.cpp:60->src/srcnn.cpp:542]   --->   Operation 100 'sext' 'sext_ln60' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (1.08ns)   --->   "%add_ln60_1 = add i64 %sext_ln60, i64 %input_ftmap_read" [src/srcnn.cpp:60->src/srcnn.cpp:542]   --->   Operation 101 'add' 'add_ln60_1' <Predicate = (!icmp_ln43)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_1, i32 2, i32 63" [src/srcnn.cpp:60->src/srcnn.cpp:542]   --->   Operation 102 'partselect' 'trunc_ln9' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln60_1 = sext i62 %trunc_ln9" [src/srcnn.cpp:60->src/srcnn.cpp:542]   --->   Operation 103 'sext' 'sext_ln60_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%gmem_in_addr = getelementptr i32 %gmem_in, i64 %sext_ln60_1" [src/srcnn.cpp:60->src/srcnn.cpp:542]   --->   Operation 104 'getelementptr' 'gmem_in_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.77ns)   --->   "%add_ln53 = add i9 %select_ln43, i9 1" [src/srcnn.cpp:53->src/srcnn.cpp:542]   --->   Operation 105 'add' 'add_ln53' <Predicate = (!icmp_ln43)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.42ns)   --->   "%store_ln53 = store i17 %add_ln43_1, i17 %indvar_flatten" [src/srcnn.cpp:53->src/srcnn.cpp:542]   --->   Operation 106 'store' 'store_ln53' <Predicate = (!icmp_ln43)> <Delay = 0.42>
ST_2 : Operation 107 [1/1] (0.42ns)   --->   "%store_ln53 = store i9 %select_ln43_1, i9 %py" [src/srcnn.cpp:53->src/srcnn.cpp:542]   --->   Operation 107 'store' 'store_ln53' <Predicate = (!icmp_ln43)> <Delay = 0.42>
ST_2 : Operation 108 [1/1] (0.42ns)   --->   "%store_ln53 = store i9 %add_ln53, i9 %px" [src/srcnn.cpp:53->src/srcnn.cpp:542]   --->   Operation 108 'store' 'store_ln53' <Predicate = (!icmp_ln43)> <Delay = 0.42>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln53 = br void %for.body10.i" [src/srcnn.cpp:53->src/srcnn.cpp:542]   --->   Operation 109 'br' 'br_ln53' <Predicate = (!icmp_ln43)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 110 [12/13] (1.53ns)   --->   "%urem_ln53 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:53->src/srcnn.cpp:542]   --->   Operation 110 'urem' 'urem_ln53' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [8/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_in_addr, i32 1" [src/srcnn.cpp:60->src/srcnn.cpp:542]   --->   Operation 111 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 112 [11/13] (1.53ns)   --->   "%urem_ln53 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:53->src/srcnn.cpp:542]   --->   Operation 112 'urem' 'urem_ln53' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [7/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_in_addr, i32 1" [src/srcnn.cpp:60->src/srcnn.cpp:542]   --->   Operation 113 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 114 [10/13] (1.53ns)   --->   "%urem_ln53 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:53->src/srcnn.cpp:542]   --->   Operation 114 'urem' 'urem_ln53' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [6/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_in_addr, i32 1" [src/srcnn.cpp:60->src/srcnn.cpp:542]   --->   Operation 115 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 116 [9/13] (1.53ns)   --->   "%urem_ln53 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:53->src/srcnn.cpp:542]   --->   Operation 116 'urem' 'urem_ln53' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [5/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_in_addr, i32 1" [src/srcnn.cpp:60->src/srcnn.cpp:542]   --->   Operation 117 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 118 [8/13] (1.53ns)   --->   "%urem_ln53 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:53->src/srcnn.cpp:542]   --->   Operation 118 'urem' 'urem_ln53' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [4/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_in_addr, i32 1" [src/srcnn.cpp:60->src/srcnn.cpp:542]   --->   Operation 119 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 120 [7/13] (1.53ns)   --->   "%urem_ln53 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:53->src/srcnn.cpp:542]   --->   Operation 120 'urem' 'urem_ln53' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [3/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_in_addr, i32 1" [src/srcnn.cpp:60->src/srcnn.cpp:542]   --->   Operation 121 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 122 [6/13] (1.53ns)   --->   "%urem_ln53 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:53->src/srcnn.cpp:542]   --->   Operation 122 'urem' 'urem_ln53' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [2/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_in_addr, i32 1" [src/srcnn.cpp:60->src/srcnn.cpp:542]   --->   Operation 123 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 124 [5/13] (1.53ns)   --->   "%urem_ln53 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:53->src/srcnn.cpp:542]   --->   Operation 124 'urem' 'urem_ln53' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_in_addr, i32 1" [src/srcnn.cpp:60->src/srcnn.cpp:542]   --->   Operation 125 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 126 [4/13] (1.53ns)   --->   "%urem_ln53 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:53->src/srcnn.cpp:542]   --->   Operation 126 'urem' 'urem_ln53' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [1/1] (7.30ns)   --->   "%gmem_in_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_in_addr" [src/srcnn.cpp:60->src/srcnn.cpp:542]   --->   Operation 127 'read' 'gmem_in_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 1.53>
ST_12 : Operation 128 [3/13] (1.53ns)   --->   "%urem_ln53 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:53->src/srcnn.cpp:542]   --->   Operation 128 'urem' 'urem_ln53' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.53>
ST_13 : Operation 129 [2/13] (1.53ns)   --->   "%urem_ln53 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:53->src/srcnn.cpp:542]   --->   Operation 129 'urem' 'urem_ln53' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 147 'ret' 'ret_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 2.76>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @InputTileHread_InputTileWread_str"   --->   Operation 130 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%specpipeline_ln55 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8" [src/srcnn.cpp:55->src/srcnn.cpp:542]   --->   Operation 131 'specpipeline' 'specpipeline_ln55' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42" [src/srcnn.cpp:53->src/srcnn.cpp:542]   --->   Operation 132 'specloopname' 'specloopname_ln53' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln60_5 = zext i10 %add_ln60_5" [src/srcnn.cpp:60->src/srcnn.cpp:542]   --->   Operation 133 'zext' 'zext_ln60_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i64 0, i64 %zext_ln60_5" [src/srcnn.cpp:60->src/srcnn.cpp:542]   --->   Operation 134 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i64 0, i64 %zext_ln60_5" [src/srcnn.cpp:60->src/srcnn.cpp:542]   --->   Operation 135 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i64 0, i64 %zext_ln60_5" [src/srcnn.cpp:60->src/srcnn.cpp:542]   --->   Operation 136 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 137 [1/13] (1.53ns)   --->   "%urem_ln53 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:53->src/srcnn.cpp:542]   --->   Operation 137 'urem' 'urem_ln53' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i2 %urem_ln53" [src/srcnn.cpp:53->src/srcnn.cpp:542]   --->   Operation 138 'trunc' 'trunc_ln53' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "%bitcast_ln60 = bitcast i32 %gmem_in_addr_read" [src/srcnn.cpp:60->src/srcnn.cpp:542]   --->   Operation 139 'bitcast' 'bitcast_ln60' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 140 [1/1] (0.73ns)   --->   "%switch_ln60 = switch i2 %trunc_ln53, void %arrayidx2532.case.2.i, i2 0, void %arrayidx2532.case.0.i, i2 1, void %arrayidx2532.case.1.i" [src/srcnn.cpp:60->src/srcnn.cpp:542]   --->   Operation 140 'switch' 'switch_ln60' <Predicate = true> <Delay = 0.73>
ST_14 : Operation 141 [1/1] (1.23ns)   --->   "%store_ln60 = store i32 %bitcast_ln60, i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47" [src/srcnn.cpp:60->src/srcnn.cpp:542]   --->   Operation 141 'store' 'store_ln60' <Predicate = (trunc_ln53 == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx2532.exit.i" [src/srcnn.cpp:60->src/srcnn.cpp:542]   --->   Operation 142 'br' 'br_ln60' <Predicate = (trunc_ln53 == 1)> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (1.23ns)   --->   "%store_ln60 = store i32 %bitcast_ln60, i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46" [src/srcnn.cpp:60->src/srcnn.cpp:542]   --->   Operation 143 'store' 'store_ln60' <Predicate = (trunc_ln53 == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx2532.exit.i" [src/srcnn.cpp:60->src/srcnn.cpp:542]   --->   Operation 144 'br' 'br_ln60' <Predicate = (trunc_ln53 == 0)> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (1.23ns)   --->   "%store_ln60 = store i32 %bitcast_ln60, i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48" [src/srcnn.cpp:60->src/srcnn.cpp:542]   --->   Operation 145 'store' 'store_ln60' <Predicate = (trunc_ln53 != 0 & trunc_ln53 != 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx2532.exit.i" [src/srcnn.cpp:60->src/srcnn.cpp:542]   --->   Operation 146 'br' 'br_ln60' <Predicate = (trunc_ln53 != 0 & trunc_ln53 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ add_ln60_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln48]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln48]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln43]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln60]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w0_cast2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
px                                                      (alloca           ) [ 011000000000000]
py                                                      (alloca           ) [ 011000000000000]
indvar_flatten                                          (alloca           ) [ 011000000000000]
input_ftmap_read                                        (read             ) [ 011000000000000]
w0_cast2_read                                           (read             ) [ 000000000000000]
select_ln60_read                                        (read             ) [ 000000000000000]
add_ln43_read                                           (read             ) [ 011000000000000]
bound_read                                              (read             ) [ 011000000000000]
add_ln48_read                                           (read             ) [ 011000000000000]
sext_ln48_read                                          (read             ) [ 000000000000000]
add_ln60_215                                            (read             ) [ 000000000000000]
w0_cast2_cast                                           (zext             ) [ 011000000000000]
sext_ln48_cast                                          (sext             ) [ 011000000000000]
select_ln60_cast                                        (sext             ) [ 000000000000000]
select_ln60_cast_cast                                   (zext             ) [ 011000000000000]
specmemcore_ln0                                         (specmemcore      ) [ 000000000000000]
specmemcore_ln0                                         (specmemcore      ) [ 000000000000000]
specmemcore_ln0                                         (specmemcore      ) [ 000000000000000]
specinterface_ln0                                       (specinterface    ) [ 000000000000000]
store_ln0                                               (store            ) [ 000000000000000]
store_ln0                                               (store            ) [ 000000000000000]
store_ln0                                               (store            ) [ 000000000000000]
br_ln0                                                  (br               ) [ 000000000000000]
py_1                                                    (load             ) [ 000000000000000]
indvar_flatten_load                                     (load             ) [ 000000000000000]
zext_ln43                                               (zext             ) [ 000000000000000]
zext_ln48                                               (zext             ) [ 000000000000000]
add_ln48_1                                              (add              ) [ 000000000000000]
add_ln49                                                (add              ) [ 000000000000000]
tmp                                                     (bitselect        ) [ 000000000000000]
iy                                                      (select           ) [ 000000000000000]
trunc_ln48                                              (trunc            ) [ 000000000000000]
icmp_ln50                                               (icmp             ) [ 000000000000000]
iy_1                                                    (select           ) [ 000000000000000]
icmp_ln43                                               (icmp             ) [ 011111111111110]
speclooptripcount_ln0                                   (speclooptripcount) [ 000000000000000]
add_ln43_1                                              (add              ) [ 000000000000000]
br_ln43                                                 (br               ) [ 000000000000000]
px_load                                                 (load             ) [ 000000000000000]
add_ln43_2                                              (add              ) [ 000000000000000]
icmp_ln53                                               (icmp             ) [ 000000000000000]
select_ln43                                             (select           ) [ 010111111111111]
select_ln43_1                                           (select           ) [ 000000000000000]
zext_ln60_3                                             (zext             ) [ 000000000000000]
add_ln60_3                                              (add              ) [ 000000000000000]
shl_ln60                                                (shl              ) [ 000000000000000]
shl_ln60_3                                              (shl              ) [ 000000000000000]
add_ln60_4                                              (add              ) [ 000000000000000]
zext_ln43_1                                             (zext             ) [ 000000000000000]
zext_ln48_1                                             (zext             ) [ 000000000000000]
add_ln48_2                                              (add              ) [ 000000000000000]
add_ln49_1                                              (add              ) [ 000000000000000]
tmp_4                                                   (bitselect        ) [ 000000000000000]
select_ln49                                             (select           ) [ 000000000000000]
trunc_ln48_1                                            (trunc            ) [ 000000000000000]
icmp_ln50_1                                             (icmp             ) [ 000000000000000]
select_ln50                                             (select           ) [ 000000000000000]
select_ln43_2                                           (select           ) [ 000000000000000]
zext_ln53                                               (zext             ) [ 000000000000000]
zext_ln53_1                                             (zext             ) [ 000000000000000]
mul_ln53                                                (mul              ) [ 000000000000000]
tmp_5                                                   (partselect       ) [ 000000000000000]
zext_ln60_4                                             (zext             ) [ 000000000000000]
add_ln60_5                                              (add              ) [ 010111111111111]
add_ln57                                                (add              ) [ 000000000000000]
sext_ln57                                               (sext             ) [ 000000000000000]
zext_ln57                                               (zext             ) [ 000000000000000]
sext_ln57_1                                             (sext             ) [ 000000000000000]
add_ln57_1                                              (add              ) [ 000000000000000]
add_ln58                                                (add              ) [ 000000000000000]
tmp_6                                                   (bitselect        ) [ 000000000000000]
ix                                                      (select           ) [ 000000000000000]
icmp_ln59                                               (icmp             ) [ 000000000000000]
shl_ln                                                  (bitconcatenate   ) [ 000000000000000]
zext_ln60                                               (zext             ) [ 000000000000000]
shl_ln60_1                                              (bitconcatenate   ) [ 000000000000000]
zext_ln60_1                                             (zext             ) [ 000000000000000]
sub_ln60                                                (sub              ) [ 000000000000000]
trunc_ln60                                              (trunc            ) [ 000000000000000]
select_ln59                                             (select           ) [ 000000000000000]
shl_ln60_2                                              (bitconcatenate   ) [ 000000000000000]
zext_ln60_2                                             (zext             ) [ 000000000000000]
add_ln60                                                (add              ) [ 000000000000000]
sext_ln60                                               (sext             ) [ 000000000000000]
add_ln60_1                                              (add              ) [ 000000000000000]
trunc_ln9                                               (partselect       ) [ 000000000000000]
sext_ln60_1                                             (sext             ) [ 000000000000000]
gmem_in_addr                                            (getelementptr    ) [ 010111111111000]
add_ln53                                                (add              ) [ 000000000000000]
store_ln53                                              (store            ) [ 000000000000000]
store_ln53                                              (store            ) [ 000000000000000]
store_ln53                                              (store            ) [ 000000000000000]
br_ln53                                                 (br               ) [ 000000000000000]
gmem_in_load_req                                        (readreq          ) [ 000000000000000]
gmem_in_addr_read                                       (read             ) [ 010000000000111]
specloopname_ln0                                        (specloopname     ) [ 000000000000000]
specpipeline_ln55                                       (specpipeline     ) [ 000000000000000]
specloopname_ln53                                       (specloopname     ) [ 000000000000000]
zext_ln60_5                                             (zext             ) [ 000000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46 (getelementptr    ) [ 000000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47 (getelementptr    ) [ 000000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48 (getelementptr    ) [ 000000000000000]
urem_ln53                                               (urem             ) [ 000000000000000]
trunc_ln53                                              (trunc            ) [ 010000000000001]
bitcast_ln60                                            (bitcast          ) [ 000000000000000]
switch_ln60                                             (switch           ) [ 000000000000000]
store_ln60                                              (store            ) [ 000000000000000]
br_ln60                                                 (br               ) [ 000000000000000]
store_ln60                                              (store            ) [ 000000000000000]
br_ln60                                                 (br               ) [ 000000000000000]
store_ln60                                              (store            ) [ 000000000000000]
br_ln60                                                 (br               ) [ 000000000000000]
ret_ln0                                                 (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="add_ln60_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln60_2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln48">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln48"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="add_ln48">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln48"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bound">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="add_ln43">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln43"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="select_ln60">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln60"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="w0_cast2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w0_cast2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_ftmap">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="gmem_in">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_in"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i8.i10"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="InputTileHread_InputTileWread_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="px_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="px/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="py_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="py/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="indvar_flatten_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="input_ftmap_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="w0_cast2_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="0"/>
<pin id="153" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w0_cast2_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="select_ln60_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="3" slack="0"/>
<pin id="158" dir="0" index="1" bw="3" slack="0"/>
<pin id="159" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln60_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="add_ln43_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="9" slack="0"/>
<pin id="164" dir="0" index="1" bw="9" slack="0"/>
<pin id="165" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln43_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="bound_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="17" slack="0"/>
<pin id="170" dir="0" index="1" bw="17" slack="0"/>
<pin id="171" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="add_ln48_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="10" slack="0"/>
<pin id="176" dir="0" index="1" bw="10" slack="0"/>
<pin id="177" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln48_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="sext_ln48_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="10" slack="0"/>
<pin id="182" dir="0" index="1" bw="10" slack="0"/>
<pin id="183" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln48_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="add_ln60_215_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="9" slack="0"/>
<pin id="188" dir="0" index="1" bw="9" slack="0"/>
<pin id="189" dir="1" index="2" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln60_215/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_readreq_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="1"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_in_load_req/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="gmem_in_addr_read_read_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="9"/>
<pin id="202" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_in_addr_read/11 "/>
</bind>
</comp>

<comp id="204" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="10" slack="0"/>
<pin id="208" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46/14 "/>
</bind>
</comp>

<comp id="211" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="10" slack="0"/>
<pin id="215" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47/14 "/>
</bind>
</comp>

<comp id="218" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="10" slack="0"/>
<pin id="222" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48/14 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln60_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="10" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/14 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln60_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="10" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/14 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln60_access_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="10" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/14 "/>
</bind>
</comp>

<comp id="243" class="1004" name="w0_cast2_cast_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w0_cast2_cast/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="sext_ln48_cast_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="10" slack="0"/>
<pin id="249" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln48_cast/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="select_ln60_cast_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="3" slack="0"/>
<pin id="253" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="select_ln60_cast/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="select_ln60_cast_cast_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="3" slack="0"/>
<pin id="257" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln60_cast_cast/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln0_store_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="17" slack="0"/>
<pin id="262" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln0_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="9" slack="0"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln0_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="9" slack="0"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="py_1_load_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="9" slack="1"/>
<pin id="276" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="py_1/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="indvar_flatten_load_load_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="17" slack="1"/>
<pin id="279" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln43_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="9" slack="0"/>
<pin id="282" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln48_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="9" slack="0"/>
<pin id="286" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln48_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="10" slack="1"/>
<pin id="290" dir="0" index="1" bw="9" slack="0"/>
<pin id="291" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_1/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="add_ln49_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="10" slack="1"/>
<pin id="295" dir="0" index="1" bw="9" slack="0"/>
<pin id="296" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="11" slack="0"/>
<pin id="301" dir="0" index="2" bw="5" slack="0"/>
<pin id="302" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="iy_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="10" slack="0"/>
<pin id="309" dir="0" index="2" bw="10" slack="0"/>
<pin id="310" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="iy/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="trunc_ln48_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="10" slack="0"/>
<pin id="316" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="icmp_ln50_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="10" slack="0"/>
<pin id="320" dir="0" index="1" bw="10" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="iy_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="8" slack="0"/>
<pin id="327" dir="0" index="2" bw="8" slack="0"/>
<pin id="328" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="iy_1/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="icmp_ln43_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="17" slack="0"/>
<pin id="334" dir="0" index="1" bw="17" slack="1"/>
<pin id="335" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="add_ln43_1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="17" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_1/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="px_load_load_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="9" slack="1"/>
<pin id="345" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="px_load/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="add_ln43_2_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="9" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_2/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="icmp_ln53_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="9" slack="0"/>
<pin id="354" dir="0" index="1" bw="9" slack="1"/>
<pin id="355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="select_ln43_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="9" slack="0"/>
<pin id="360" dir="0" index="2" bw="9" slack="0"/>
<pin id="361" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="select_ln43_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="9" slack="0"/>
<pin id="368" dir="0" index="2" bw="9" slack="0"/>
<pin id="369" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43_1/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln60_3_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="9" slack="0"/>
<pin id="375" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_3/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="add_ln60_3_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="5" slack="1"/>
<pin id="379" dir="0" index="1" bw="9" slack="0"/>
<pin id="380" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_3/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="shl_ln60_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="10" slack="0"/>
<pin id="384" dir="0" index="1" bw="3" slack="0"/>
<pin id="385" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln60/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="shl_ln60_3_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="10" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln60_3/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="add_ln60_4_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="10" slack="0"/>
<pin id="396" dir="0" index="1" bw="10" slack="0"/>
<pin id="397" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_4/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln43_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="9" slack="0"/>
<pin id="402" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_1/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln48_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="9" slack="0"/>
<pin id="406" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_1/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="add_ln48_2_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="10" slack="1"/>
<pin id="410" dir="0" index="1" bw="9" slack="0"/>
<pin id="411" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_2/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="add_ln49_1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="10" slack="1"/>
<pin id="415" dir="0" index="1" bw="9" slack="0"/>
<pin id="416" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_1/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_4_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="11" slack="0"/>
<pin id="421" dir="0" index="2" bw="5" slack="0"/>
<pin id="422" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="select_ln49_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="10" slack="0"/>
<pin id="429" dir="0" index="2" bw="10" slack="0"/>
<pin id="430" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="trunc_ln48_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="10" slack="0"/>
<pin id="436" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48_1/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="icmp_ln50_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="10" slack="0"/>
<pin id="440" dir="0" index="1" bw="10" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50_1/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="select_ln50_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="8" slack="0"/>
<pin id="447" dir="0" index="2" bw="8" slack="0"/>
<pin id="448" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="select_ln43_2_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="8" slack="0"/>
<pin id="455" dir="0" index="2" bw="8" slack="0"/>
<pin id="456" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43_2/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="zext_ln53_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="9" slack="0"/>
<pin id="462" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="zext_ln53_1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="9" slack="0"/>
<pin id="466" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_1/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="mul_ln53_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="9" slack="0"/>
<pin id="470" dir="0" index="1" bw="11" slack="0"/>
<pin id="471" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln53/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_5_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="0"/>
<pin id="476" dir="0" index="1" bw="19" slack="0"/>
<pin id="477" dir="0" index="2" bw="5" slack="0"/>
<pin id="478" dir="0" index="3" bw="6" slack="0"/>
<pin id="479" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="zext_ln60_4_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="0"/>
<pin id="486" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_4/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="add_ln60_5_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="10" slack="0"/>
<pin id="490" dir="0" index="1" bw="8" slack="0"/>
<pin id="491" dir="1" index="2" bw="10" slack="12"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_5/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="grp_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="9" slack="0"/>
<pin id="496" dir="0" index="1" bw="3" slack="0"/>
<pin id="497" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln53/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="add_ln57_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="1"/>
<pin id="502" dir="0" index="1" bw="4" slack="0"/>
<pin id="503" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="sext_ln57_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="9" slack="0"/>
<pin id="507" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln57/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="zext_ln57_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="9" slack="0"/>
<pin id="511" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="sext_ln57_1_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="9" slack="0"/>
<pin id="515" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln57_1/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="add_ln57_1_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="9" slack="0"/>
<pin id="519" dir="0" index="1" bw="9" slack="0"/>
<pin id="520" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_1/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="add_ln58_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="9" slack="0"/>
<pin id="525" dir="0" index="1" bw="9" slack="0"/>
<pin id="526" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_6_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="11" slack="0"/>
<pin id="532" dir="0" index="2" bw="5" slack="0"/>
<pin id="533" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="ix_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="10" slack="0"/>
<pin id="540" dir="0" index="2" bw="10" slack="0"/>
<pin id="541" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ix/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="icmp_ln59_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="10" slack="0"/>
<pin id="547" dir="0" index="1" bw="10" slack="0"/>
<pin id="548" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="shl_ln_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="18" slack="0"/>
<pin id="553" dir="0" index="1" bw="8" slack="0"/>
<pin id="554" dir="0" index="2" bw="1" slack="0"/>
<pin id="555" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="zext_ln60_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="18" slack="0"/>
<pin id="561" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/2 "/>
</bind>
</comp>

<comp id="563" class="1004" name="shl_ln60_1_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="10" slack="0"/>
<pin id="565" dir="0" index="1" bw="8" slack="0"/>
<pin id="566" dir="0" index="2" bw="1" slack="0"/>
<pin id="567" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln60_1/2 "/>
</bind>
</comp>

<comp id="571" class="1004" name="zext_ln60_1_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="10" slack="0"/>
<pin id="573" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_1/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="sub_ln60_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="18" slack="0"/>
<pin id="577" dir="0" index="1" bw="10" slack="0"/>
<pin id="578" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln60/2 "/>
</bind>
</comp>

<comp id="581" class="1004" name="trunc_ln60_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="10" slack="0"/>
<pin id="583" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60/2 "/>
</bind>
</comp>

<comp id="585" class="1004" name="select_ln59_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="8" slack="0"/>
<pin id="588" dir="0" index="2" bw="8" slack="0"/>
<pin id="589" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59/2 "/>
</bind>
</comp>

<comp id="593" class="1004" name="shl_ln60_2_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="10" slack="0"/>
<pin id="595" dir="0" index="1" bw="8" slack="0"/>
<pin id="596" dir="0" index="2" bw="1" slack="0"/>
<pin id="597" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln60_2/2 "/>
</bind>
</comp>

<comp id="601" class="1004" name="zext_ln60_2_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="10" slack="0"/>
<pin id="603" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_2/2 "/>
</bind>
</comp>

<comp id="605" class="1004" name="add_ln60_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="19" slack="0"/>
<pin id="607" dir="0" index="1" bw="10" slack="0"/>
<pin id="608" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/2 "/>
</bind>
</comp>

<comp id="611" class="1004" name="sext_ln60_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="19" slack="0"/>
<pin id="613" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="add_ln60_1_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="19" slack="0"/>
<pin id="617" dir="0" index="1" bw="64" slack="1"/>
<pin id="618" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_1/2 "/>
</bind>
</comp>

<comp id="620" class="1004" name="trunc_ln9_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="62" slack="0"/>
<pin id="622" dir="0" index="1" bw="64" slack="0"/>
<pin id="623" dir="0" index="2" bw="3" slack="0"/>
<pin id="624" dir="0" index="3" bw="7" slack="0"/>
<pin id="625" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/2 "/>
</bind>
</comp>

<comp id="630" class="1004" name="sext_ln60_1_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="62" slack="0"/>
<pin id="632" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_1/2 "/>
</bind>
</comp>

<comp id="634" class="1004" name="gmem_in_addr_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="64" slack="0"/>
<pin id="636" dir="0" index="1" bw="64" slack="0"/>
<pin id="637" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_in_addr/2 "/>
</bind>
</comp>

<comp id="640" class="1004" name="add_ln53_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="9" slack="0"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/2 "/>
</bind>
</comp>

<comp id="646" class="1004" name="store_ln53_store_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="17" slack="0"/>
<pin id="648" dir="0" index="1" bw="17" slack="1"/>
<pin id="649" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/2 "/>
</bind>
</comp>

<comp id="651" class="1004" name="store_ln53_store_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="9" slack="0"/>
<pin id="653" dir="0" index="1" bw="9" slack="1"/>
<pin id="654" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/2 "/>
</bind>
</comp>

<comp id="656" class="1004" name="store_ln53_store_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="9" slack="0"/>
<pin id="658" dir="0" index="1" bw="9" slack="1"/>
<pin id="659" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/2 "/>
</bind>
</comp>

<comp id="661" class="1004" name="zext_ln60_5_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="10" slack="12"/>
<pin id="663" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_5/14 "/>
</bind>
</comp>

<comp id="667" class="1004" name="trunc_ln53_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="2" slack="0"/>
<pin id="669" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln53/14 "/>
</bind>
</comp>

<comp id="671" class="1004" name="bitcast_ln60_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="3"/>
<pin id="673" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln60/14 "/>
</bind>
</comp>

<comp id="677" class="1005" name="px_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="9" slack="0"/>
<pin id="679" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="px "/>
</bind>
</comp>

<comp id="684" class="1005" name="py_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="9" slack="0"/>
<pin id="686" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="py "/>
</bind>
</comp>

<comp id="691" class="1005" name="indvar_flatten_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="17" slack="0"/>
<pin id="693" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="698" class="1005" name="input_ftmap_read_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="64" slack="1"/>
<pin id="700" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="703" class="1005" name="add_ln43_read_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="9" slack="1"/>
<pin id="705" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln43_read "/>
</bind>
</comp>

<comp id="708" class="1005" name="bound_read_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="17" slack="1"/>
<pin id="710" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="bound_read "/>
</bind>
</comp>

<comp id="713" class="1005" name="add_ln48_read_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="10" slack="1"/>
<pin id="715" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48_read "/>
</bind>
</comp>

<comp id="719" class="1005" name="w0_cast2_cast_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="9" slack="1"/>
<pin id="721" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="w0_cast2_cast "/>
</bind>
</comp>

<comp id="724" class="1005" name="sext_ln48_cast_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="11" slack="1"/>
<pin id="726" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln48_cast "/>
</bind>
</comp>

<comp id="730" class="1005" name="select_ln60_cast_cast_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="10" slack="1"/>
<pin id="732" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln60_cast_cast "/>
</bind>
</comp>

<comp id="735" class="1005" name="icmp_ln43_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="11"/>
<pin id="737" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln43 "/>
</bind>
</comp>

<comp id="739" class="1005" name="select_ln43_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="9" slack="1"/>
<pin id="741" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln43 "/>
</bind>
</comp>

<comp id="744" class="1005" name="add_ln60_5_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="10" slack="12"/>
<pin id="746" dir="1" index="1" bw="10" slack="12"/>
</pin_list>
<bind>
<opset="add_ln60_5 "/>
</bind>
</comp>

<comp id="749" class="1005" name="gmem_in_addr_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="1"/>
<pin id="751" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_in_addr "/>
</bind>
</comp>

<comp id="755" class="1005" name="gmem_in_addr_read_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="3"/>
<pin id="757" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_in_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="135"><net_src comp="24" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="24" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="24" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="26" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="28" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="30" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="10" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="32" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="8" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="34" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="6" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="36" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="4" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="36" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="2" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="32" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="0" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="118" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="24" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="203"><net_src comp="120" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="18" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="84" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="20" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="84" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="22" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="84" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="211" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="236"><net_src comp="204" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="242"><net_src comp="218" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="150" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="180" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="156" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="64" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="66" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="66" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="283"><net_src comp="274" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="274" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="280" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="297"><net_src comp="284" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="68" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="288" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="70" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="311"><net_src comp="298" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="72" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="293" pin="2"/><net_sink comp="306" pin=2"/></net>

<net id="317"><net_src comp="306" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="306" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="74" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="329"><net_src comp="318" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="76" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="314" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="336"><net_src comp="277" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="277" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="86" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="350"><net_src comp="274" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="88" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="343" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="362"><net_src comp="352" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="66" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="343" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="370"><net_src comp="352" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="346" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="274" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="376"><net_src comp="365" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="373" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="377" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="90" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="377" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="92" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="382" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="388" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="403"><net_src comp="346" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="346" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="400" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="417"><net_src comp="404" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="68" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="408" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="70" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="431"><net_src comp="418" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="72" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="413" pin="2"/><net_sink comp="426" pin=2"/></net>

<net id="437"><net_src comp="426" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="426" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="74" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="449"><net_src comp="438" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="76" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="434" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="457"><net_src comp="352" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="444" pin="3"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="324" pin="3"/><net_sink comp="452" pin=2"/></net>

<net id="463"><net_src comp="357" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="357" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="472"><net_src comp="464" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="94" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="480"><net_src comp="96" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="468" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="482"><net_src comp="98" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="483"><net_src comp="100" pin="0"/><net_sink comp="474" pin=3"/></net>

<net id="487"><net_src comp="474" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="492"><net_src comp="394" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="484" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="357" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="102" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="104" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="508"><net_src comp="500" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="512"><net_src comp="357" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="500" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="521"><net_src comp="505" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="460" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="513" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="509" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="534"><net_src comp="68" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="517" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="536"><net_src comp="70" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="542"><net_src comp="529" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="72" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="544"><net_src comp="523" pin="2"/><net_sink comp="537" pin=2"/></net>

<net id="549"><net_src comp="537" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="74" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="556"><net_src comp="106" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="452" pin="3"/><net_sink comp="551" pin=1"/></net>

<net id="558"><net_src comp="72" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="562"><net_src comp="551" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="568"><net_src comp="108" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="452" pin="3"/><net_sink comp="563" pin=1"/></net>

<net id="570"><net_src comp="110" pin="0"/><net_sink comp="563" pin=2"/></net>

<net id="574"><net_src comp="563" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="579"><net_src comp="559" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="571" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="584"><net_src comp="537" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="590"><net_src comp="545" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="591"><net_src comp="76" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="592"><net_src comp="581" pin="1"/><net_sink comp="585" pin=2"/></net>

<net id="598"><net_src comp="108" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="599"><net_src comp="585" pin="3"/><net_sink comp="593" pin=1"/></net>

<net id="600"><net_src comp="110" pin="0"/><net_sink comp="593" pin=2"/></net>

<net id="604"><net_src comp="593" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="609"><net_src comp="575" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="601" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="614"><net_src comp="605" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="619"><net_src comp="611" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="626"><net_src comp="112" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="615" pin="2"/><net_sink comp="620" pin=1"/></net>

<net id="628"><net_src comp="114" pin="0"/><net_sink comp="620" pin=2"/></net>

<net id="629"><net_src comp="116" pin="0"/><net_sink comp="620" pin=3"/></net>

<net id="633"><net_src comp="620" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="638"><net_src comp="16" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="630" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="644"><net_src comp="357" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="88" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="650"><net_src comp="337" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="655"><net_src comp="365" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="660"><net_src comp="640" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="664"><net_src comp="661" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="666"><net_src comp="661" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="670"><net_src comp="494" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="674"><net_src comp="671" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="676"><net_src comp="671" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="680"><net_src comp="132" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="682"><net_src comp="677" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="683"><net_src comp="677" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="687"><net_src comp="136" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="689"><net_src comp="684" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="690"><net_src comp="684" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="694"><net_src comp="140" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="696"><net_src comp="691" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="697"><net_src comp="691" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="701"><net_src comp="144" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="706"><net_src comp="162" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="711"><net_src comp="168" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="716"><net_src comp="174" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="718"><net_src comp="713" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="722"><net_src comp="243" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="727"><net_src comp="247" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="733"><net_src comp="255" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="738"><net_src comp="332" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="742"><net_src comp="357" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="747"><net_src comp="488" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="752"><net_src comp="634" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="754"><net_src comp="749" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="758"><net_src comp="199" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="671" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_in | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13 | {14 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12 | {14 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11 | {14 }
 - Input state : 
	Port: load_tile_mm_Pipeline_InputTileHread_InputTileWread : add_ln60_2 | {1 }
	Port: load_tile_mm_Pipeline_InputTileHread_InputTileWread : sext_ln48 | {1 }
	Port: load_tile_mm_Pipeline_InputTileHread_InputTileWread : add_ln48 | {1 }
	Port: load_tile_mm_Pipeline_InputTileHread_InputTileWread : bound | {1 }
	Port: load_tile_mm_Pipeline_InputTileHread_InputTileWread : add_ln43 | {1 }
	Port: load_tile_mm_Pipeline_InputTileHread_InputTileWread : select_ln60 | {1 }
	Port: load_tile_mm_Pipeline_InputTileHread_InputTileWread : w0_cast2 | {1 }
	Port: load_tile_mm_Pipeline_InputTileHread_InputTileWread : input_ftmap | {1 }
	Port: load_tile_mm_Pipeline_InputTileHread_InputTileWread : gmem_in | {3 4 5 6 7 8 9 10 11 }
	Port: load_tile_mm_Pipeline_InputTileHread_InputTileWread : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13 | {}
	Port: load_tile_mm_Pipeline_InputTileHread_InputTileWread : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12 | {}
	Port: load_tile_mm_Pipeline_InputTileHread_InputTileWread : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11 | {}
  - Chain level:
	State 1
		select_ln60_cast_cast : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		zext_ln43 : 1
		zext_ln48 : 1
		add_ln48_1 : 2
		add_ln49 : 2
		tmp : 3
		iy : 4
		trunc_ln48 : 5
		icmp_ln50 : 5
		iy_1 : 6
		icmp_ln43 : 1
		add_ln43_1 : 1
		br_ln43 : 2
		add_ln43_2 : 1
		icmp_ln53 : 1
		select_ln43 : 2
		select_ln43_1 : 2
		zext_ln60_3 : 3
		add_ln60_3 : 4
		shl_ln60 : 5
		shl_ln60_3 : 5
		add_ln60_4 : 5
		zext_ln43_1 : 2
		zext_ln48_1 : 2
		add_ln48_2 : 3
		add_ln49_1 : 3
		tmp_4 : 4
		select_ln49 : 5
		trunc_ln48_1 : 6
		icmp_ln50_1 : 6
		select_ln50 : 7
		select_ln43_2 : 8
		zext_ln53 : 3
		zext_ln53_1 : 3
		mul_ln53 : 4
		tmp_5 : 5
		zext_ln60_4 : 6
		add_ln60_5 : 6
		urem_ln53 : 3
		sext_ln57 : 1
		zext_ln57 : 3
		sext_ln57_1 : 1
		add_ln57_1 : 4
		add_ln58 : 4
		tmp_6 : 5
		ix : 6
		icmp_ln59 : 7
		shl_ln : 9
		zext_ln60 : 10
		shl_ln60_1 : 9
		zext_ln60_1 : 10
		sub_ln60 : 11
		trunc_ln60 : 7
		select_ln59 : 8
		shl_ln60_2 : 9
		zext_ln60_2 : 10
		add_ln60 : 12
		sext_ln60 : 13
		add_ln60_1 : 14
		trunc_ln9 : 15
		sext_ln60_1 : 16
		gmem_in_addr : 17
		add_ln53 : 3
		store_ln53 : 2
		store_ln53 : 3
		store_ln53 : 4
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46 : 1
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47 : 1
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48 : 1
		trunc_ln53 : 1
		switch_ln60 : 2
		store_ln60 : 2
		store_ln60 : 2
		store_ln60 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|   urem   |           grp_fu_494          |    0    |   235   |   150   |
|----------|-------------------------------|---------|---------|---------|
|          |       add_ln48_1_fu_288       |    0    |    0    |    17   |
|          |        add_ln49_fu_293        |    0    |    0    |    17   |
|          |       add_ln43_1_fu_337       |    0    |    0    |    24   |
|          |       add_ln43_2_fu_346       |    0    |    0    |    16   |
|          |       add_ln60_3_fu_377       |    0    |    0    |    16   |
|          |       add_ln60_4_fu_394       |    0    |    0    |    18   |
|          |       add_ln48_2_fu_408       |    0    |    0    |    17   |
|    add   |       add_ln49_1_fu_413       |    0    |    0    |    17   |
|          |       add_ln60_5_fu_488       |    0    |    0    |    18   |
|          |        add_ln57_fu_500        |    0    |    0    |    15   |
|          |       add_ln57_1_fu_517       |    0    |    0    |    16   |
|          |        add_ln58_fu_523        |    0    |    0    |    16   |
|          |        add_ln60_fu_605        |    0    |    0    |    19   |
|          |       add_ln60_1_fu_615       |    0    |    0    |    71   |
|          |        add_ln53_fu_640        |    0    |    0    |    16   |
|----------|-------------------------------|---------|---------|---------|
|          |        icmp_ln50_fu_318       |    0    |    0    |    17   |
|          |        icmp_ln43_fu_332       |    0    |    0    |    24   |
|   icmp   |        icmp_ln53_fu_352       |    0    |    0    |    16   |
|          |       icmp_ln50_1_fu_438      |    0    |    0    |    17   |
|          |        icmp_ln59_fu_545       |    0    |    0    |    17   |
|----------|-------------------------------|---------|---------|---------|
|          |           iy_fu_306           |    0    |    0    |    10   |
|          |          iy_1_fu_324          |    0    |    0    |    8    |
|          |       select_ln43_fu_357      |    0    |    0    |    9    |
|          |      select_ln43_1_fu_365     |    0    |    0    |    9    |
|  select  |       select_ln49_fu_426      |    0    |    0    |    10   |
|          |       select_ln50_fu_444      |    0    |    0    |    8    |
|          |      select_ln43_2_fu_452     |    0    |    0    |    8    |
|          |           ix_fu_537           |    0    |    0    |    10   |
|          |       select_ln59_fu_585      |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|    sub   |        sub_ln60_fu_575        |    0    |    0    |    18   |
|----------|-------------------------------|---------|---------|---------|
|    mul   |        mul_ln53_fu_468        |    1    |    0    |    5    |
|----------|-------------------------------|---------|---------|---------|
|          |  input_ftmap_read_read_fu_144 |    0    |    0    |    0    |
|          |   w0_cast2_read_read_fu_150   |    0    |    0    |    0    |
|          |  select_ln60_read_read_fu_156 |    0    |    0    |    0    |
|          |   add_ln43_read_read_fu_162   |    0    |    0    |    0    |
|   read   |     bound_read_read_fu_168    |    0    |    0    |    0    |
|          |   add_ln48_read_read_fu_174   |    0    |    0    |    0    |
|          |   sext_ln48_read_read_fu_180  |    0    |    0    |    0    |
|          |    add_ln60_215_read_fu_186   |    0    |    0    |    0    |
|          | gmem_in_addr_read_read_fu_199 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|  readreq |       grp_readreq_fu_192      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |      w0_cast2_cast_fu_243     |    0    |    0    |    0    |
|          |  select_ln60_cast_cast_fu_255 |    0    |    0    |    0    |
|          |        zext_ln43_fu_280       |    0    |    0    |    0    |
|          |        zext_ln48_fu_284       |    0    |    0    |    0    |
|          |       zext_ln60_3_fu_373      |    0    |    0    |    0    |
|          |       zext_ln43_1_fu_400      |    0    |    0    |    0    |
|          |       zext_ln48_1_fu_404      |    0    |    0    |    0    |
|   zext   |        zext_ln53_fu_460       |    0    |    0    |    0    |
|          |       zext_ln53_1_fu_464      |    0    |    0    |    0    |
|          |       zext_ln60_4_fu_484      |    0    |    0    |    0    |
|          |        zext_ln57_fu_509       |    0    |    0    |    0    |
|          |        zext_ln60_fu_559       |    0    |    0    |    0    |
|          |       zext_ln60_1_fu_571      |    0    |    0    |    0    |
|          |       zext_ln60_2_fu_601      |    0    |    0    |    0    |
|          |       zext_ln60_5_fu_661      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |     sext_ln48_cast_fu_247     |    0    |    0    |    0    |
|          |    select_ln60_cast_fu_251    |    0    |    0    |    0    |
|   sext   |        sext_ln57_fu_505       |    0    |    0    |    0    |
|          |       sext_ln57_1_fu_513      |    0    |    0    |    0    |
|          |        sext_ln60_fu_611       |    0    |    0    |    0    |
|          |       sext_ln60_1_fu_630      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |           tmp_fu_298          |    0    |    0    |    0    |
| bitselect|          tmp_4_fu_418         |    0    |    0    |    0    |
|          |          tmp_6_fu_529         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       trunc_ln48_fu_314       |    0    |    0    |    0    |
|   trunc  |      trunc_ln48_1_fu_434      |    0    |    0    |    0    |
|          |       trunc_ln60_fu_581       |    0    |    0    |    0    |
|          |       trunc_ln53_fu_667       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|    shl   |        shl_ln60_fu_382        |    0    |    0    |    0    |
|          |       shl_ln60_3_fu_388       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|          tmp_5_fu_474         |    0    |    0    |    0    |
|          |        trunc_ln9_fu_620       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         shl_ln_fu_551         |    0    |    0    |    0    |
|bitconcatenate|       shl_ln60_1_fu_563       |    0    |    0    |    0    |
|          |       shl_ln60_2_fu_593       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    1    |   235   |   657   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    add_ln43_read_reg_703    |    9   |
|    add_ln48_read_reg_713    |   10   |
|      add_ln60_5_reg_744     |   10   |
|      bound_read_reg_708     |   17   |
|  gmem_in_addr_read_reg_755  |   32   |
|     gmem_in_addr_reg_749    |   32   |
|      icmp_ln43_reg_735      |    1   |
|    indvar_flatten_reg_691   |   17   |
|   input_ftmap_read_reg_698  |   64   |
|          px_reg_677         |    9   |
|          py_reg_684         |    9   |
|     select_ln43_reg_739     |    9   |
|select_ln60_cast_cast_reg_730|   10   |
|    sext_ln48_cast_reg_724   |   11   |
|    w0_cast2_cast_reg_719    |    9   |
+-----------------------------+--------+
|            Total            |   249  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_494 |  p0  |   2  |   9  |   18   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   18   ||  0.427  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   235  |   657  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   249  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   484  |   666  |
+-----------+--------+--------+--------+--------+
