1. module register_right(clk, din, dout);  
 
2.     input clk;  
 
3.     input [15:0] din;  
 
4.     output [15:0] dout;  
 
5.     reg [15:0] dout;  
 
6.   
 
7.     always @(posedge clk)  
 
8.         begin  
 
9.             dout <= {din[0], din[15:1]};  
 
10.         end  
 
11. endmodule  
