INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:08:31 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 lsq3/handshake_lsq_lsq3_core/stq_addr_5_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.115ns period=4.230ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/ldq_data_4_q_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.115ns period=4.230ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.230ns  (clk rise@4.230ns - clk rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.961ns (24.326%)  route 2.990ns (75.674%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.713 - 4.230 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1801, unset)         0.508     0.508    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X28Y57         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_addr_5_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  lsq3/handshake_lsq_lsq3_core/stq_addr_5_q_reg[1]/Q
                         net (fo=6, routed)           0.558     1.282    lsq3/handshake_lsq_lsq3_core/stq_addr_5_q[1]
    SLICE_X27Y59         LUT6 (Prop_lut6_I0_O)        0.043     1.325 f  lsq3/handshake_lsq_lsq3_core/s_storeEn_INST_0_i_40/O
                         net (fo=1, routed)           0.256     1.581    lsq3/handshake_lsq_lsq3_core/s_storeEn_INST_0_i_40_n_0
    SLICE_X25Y60         LUT5 (Prop_lut5_I2_O)        0.043     1.624 r  lsq3/handshake_lsq_lsq3_core/s_storeEn_INST_0_i_22/O
                         net (fo=4, routed)           0.347     1.972    lsq3/handshake_lsq_lsq3_core/s_storeEn_INST_0_i_22_n_0
    SLICE_X25Y61         LUT4 (Prop_lut4_I1_O)        0.043     2.015 r  lsq3/handshake_lsq_lsq3_core/s_loadEn_INST_0_i_30/O
                         net (fo=5, routed)           0.294     2.309    lsq3/handshake_lsq_lsq3_core/ld_st_conflict_4_5
    SLICE_X23Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     2.571 r  lsq3/handshake_lsq_lsq3_core/ldq_data_4_q_reg[31]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     2.571    lsq3/handshake_lsq_lsq3_core/ldq_data_4_q_reg[31]_i_8__0_n_0
    SLICE_X23Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     2.678 f  lsq3/handshake_lsq_lsq3_core/ldq_data_4_q_reg[30]_i_5__0/O[2]
                         net (fo=1, routed)           0.291     2.969    lsq3/handshake_lsq_lsq3_core/TEMP_42_double_out10_out[6]
    SLICE_X25Y62         LUT3 (Prop_lut3_I0_O)        0.118     3.087 f  lsq3/handshake_lsq_lsq3_core/ldq_data_4_q[29]_i_4__0/O
                         net (fo=33, routed)          0.306     3.393    lsq3/handshake_lsq_lsq3_core/ldq_data_4_q[29]_i_4__0_n_0
    SLICE_X24Y63         LUT6 (Prop_lut6_I2_O)        0.043     3.436 f  lsq3/handshake_lsq_lsq3_core/ldq_issue_4_q_i_5__0/O
                         net (fo=1, routed)           0.267     3.703    lsq3/handshake_lsq_lsq3_core/ldq_issue_4_q_i_5__0_n_0
    SLICE_X24Y64         LUT6 (Prop_lut6_I5_O)        0.043     3.746 r  lsq3/handshake_lsq_lsq3_core/ldq_issue_4_q_i_2__0/O
                         net (fo=2, routed)           0.172     3.918    lsq3/handshake_lsq_lsq3_core/ldq_issue_4_q_i_2__0_n_0
    SLICE_X26Y64         LUT5 (Prop_lut5_I4_O)        0.043     3.961 r  lsq3/handshake_lsq_lsq3_core/ldq_data_4_q[31]_i_1__0/O
                         net (fo=33, routed)          0.497     4.459    lsq3/handshake_lsq_lsq3_core/p_13_in
    SLICE_X37Y68         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_data_4_q_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.230     4.230 r  
                                                      0.000     4.230 r  clk (IN)
                         net (fo=1801, unset)         0.483     4.713    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X37Y68         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_data_4_q_reg[19]/C
                         clock pessimism              0.000     4.713    
                         clock uncertainty           -0.035     4.677    
    SLICE_X37Y68         FDRE (Setup_fdre_C_CE)      -0.194     4.483    lsq3/handshake_lsq_lsq3_core/ldq_data_4_q_reg[19]
  -------------------------------------------------------------------
                         required time                          4.483    
                         arrival time                          -4.459    
  -------------------------------------------------------------------
                         slack                                  0.025    




