Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: vga_driver.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vga_driver.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vga_driver"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : vga_driver
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/student1/dsadig/Desktop/project 2_Toni/PINGPONG/vga.vhd" in Library work.
Entity <vga_driver> compiled.
Entity <vga_driver> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <vga_driver> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <vga_driver> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/home/student1/dsadig/Desktop/project 2_Toni/PINGPONG/vga.vhd" line 79: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <CLK>
WARNING:Xst:819 - "/home/student1/dsadig/Desktop/project 2_Toni/PINGPONG/vga.vhd" line 108: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <CLK>
WARNING:Xst:819 - "/home/student1/dsadig/Desktop/project 2_Toni/PINGPONG/vga.vhd" line 121: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <CLK>
WARNING:Xst:819 - "/home/student1/dsadig/Desktop/project 2_Toni/PINGPONG/vga.vhd" line 136: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <CLK>
Entity <vga_driver> analyzed. Unit <vga_driver> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <vga_driver>.
    Related source file is "/home/student1/dsadig/Desktop/project 2_Toni/PINGPONG/vga.vhd".
WARNING:Xst:647 - Input <BS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <score_x> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <score> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <playermovespeed> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000011.
WARNING:Xst:653 - Signal <paddlewidth> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000110010.
WARNING:Xst:1780 - Signal <buttoncounter> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ballmovespeed> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000100.
    Found 1-bit register for signal <HSYNC>.
    Found 1-bit register for signal <VSYNC>.
    Found 1-bit register for signal <DAC_CLK>.
    Found 8-bit register for signal <Rout>.
    Found 8-bit register for signal <Gout>.
    Found 8-bit register for signal <Bout>.
    Found 32-bit subtractor for signal <$sub0000> created at line 165.
    Found 32-bit register for signal <ball_x>.
    Found 32-bit adder for signal <ball_x$addsub0000> created at line 271.
    Found 32-bit comparator greatequal for signal <ball_x$cmp_ge0000> created at line 270.
    Found 32-bit comparator greatequal for signal <ball_x$cmp_le0000> created at line 190.
    Found 32-bit comparator lessequal for signal <ball_x$cmp_le0001> created at line 270.
    Found 32-bit 4-to-1 multiplexer for signal <ball_x$mux0000>.
    Found 32-bit register for signal <ball_xmove>.
    Found 32-bit comparator greatequal for signal <ball_xmove$cmp_ge0000> created at line 242.
    Found 32-bit comparator greatequal for signal <ball_xmove$cmp_ge0001> created at line 247.
    Found 32-bit comparator greatequal for signal <ball_xmove$cmp_ge0002> created at line 247.
    Found 32-bit comparator greatequal for signal <ball_xmove$cmp_ge0003> created at line 242.
    Found 32-bit comparator less for signal <ball_xmove$cmp_gt0000> created at line 190.
    Found 32-bit comparator less for signal <ball_xmove$cmp_gt0001> created at line 190.
    Found 32-bit comparator greater for signal <ball_xmove$cmp_gt0002> created at line 221.
    Found 32-bit comparator greater for signal <ball_xmove$cmp_gt0003> created at line 220.
    Found 32-bit comparator greater for signal <ball_xmove$cmp_gt0004> created at line 242.
    Found 32-bit comparator greater for signal <ball_xmove$cmp_gt0005> created at line 247.
    Found 32-bit comparator greater for signal <ball_xmove$cmp_gt0006> created at line 194.
    Found 32-bit comparator greater for signal <ball_xmove$cmp_gt0007> created at line 190.
    Found 32-bit comparator greater for signal <ball_xmove$cmp_gt0008> created at line 190.
    Found 32-bit comparator greater for signal <ball_xmove$cmp_gt0009> created at line 247.
    Found 32-bit comparator greater for signal <ball_xmove$cmp_gt0010> created at line 242.
    Found 32-bit comparator greatequal for signal <ball_xmove$cmp_le0000> created at line 190.
    Found 32-bit comparator lessequal for signal <ball_xmove$cmp_le0001> created at line 242.
    Found 32-bit comparator lessequal for signal <ball_xmove$cmp_le0002> created at line 247.
    Found 32-bit comparator lessequal for signal <ball_xmove$cmp_le0003> created at line 190.
    Found 32-bit comparator lessequal for signal <ball_xmove$cmp_le0004> created at line 190.
    Found 32-bit comparator lessequal for signal <ball_xmove$cmp_le0005> created at line 247.
    Found 32-bit comparator lessequal for signal <ball_xmove$cmp_le0006> created at line 242.
    Found 32-bit comparator lessequal for signal <ball_xmove$cmp_le0007> created at line 224.
    Found 32-bit comparator less for signal <ball_xmove$cmp_lt0000> created at line 221.
    Found 32-bit comparator less for signal <ball_xmove$cmp_lt0001> created at line 220.
    Found 32-bit comparator less for signal <ball_xmove$cmp_lt0002> created at line 242.
    Found 32-bit comparator less for signal <ball_xmove$cmp_lt0003> created at line 247.
    Found 32-bit comparator less for signal <ball_xmove$cmp_lt0004> created at line 194.
    Found 32-bit comparator less for signal <ball_xmove$cmp_lt0005> created at line 247.
    Found 32-bit comparator less for signal <ball_xmove$cmp_lt0006> created at line 242.
    Found 32-bit adder for signal <ball_xmove$share0000>.
    Found 32-bit adder for signal <ball_xmove$sub0000> created at line 248.
    Found 32-bit up accumulator for signal <ball_y>.
    Found 32-bit register for signal <ball_ymove>.
    Found 32-bit comparator greatequal for signal <ball_ymove$cmp_ge0000> created at line 237.
    Found 32-bit comparator greater for signal <ball_ymove$cmp_gt0000> created at line 233.
    Found 32-bit comparator lessequal for signal <ball_ymove$cmp_le0000> created at line 233.
    Found 32-bit comparator less for signal <ball_ymove$cmp_lt0000> created at line 237.
    Found 32-bit adder for signal <ball_ymove$share0000>.
    Found 1-bit register for signal <clk25>.
    Found 32-bit up counter for signal <delay>.
    Found 32-bit comparator greatequal for signal <Gout$cmp_ge0000> created at line 194.
    Found 32-bit comparator greatequal for signal <Gout$cmp_ge0001> created at line 170.
    Found 32-bit comparator greatequal for signal <Gout$cmp_ge0002> created at line 170.
    Found 32-bit comparator lessequal for signal <Gout$cmp_le0000> created at line 194.
    Found 32-bit comparator lessequal for signal <Gout$cmp_le0001> created at line 170.
    Found 32-bit comparator lessequal for signal <Gout$cmp_le0002> created at line 170.
    Found 32-bit up counter for signal <hPos>.
    Found 32-bit comparator greater for signal <HSYNC$cmp_gt0000> created at line 81.
    Found 32-bit comparator lessequal for signal <HSYNC$cmp_le0000> created at line 81.
    Found 32-bit updown accumulator for signal <p1>.
    Found 32-bit comparator greatequal for signal <p1$cmp_ge0000> created at line 253.
    Found 32-bit comparator greater for signal <p1$cmp_gt0000> created at line 254.
    Found 32-bit comparator less for signal <p1$cmp_lt0000> created at line 253.
    Found 32-bit updown accumulator for signal <p2>.
    Found 32-bit comparator greatequal for signal <p2$cmp_ge0000> created at line 262.
    Found 32-bit comparator greater for signal <p2$cmp_gt0000> created at line 263.
    Found 32-bit comparator less for signal <p2$cmp_lt0000> created at line 262.
    Found 32-bit adder for signal <Rout$add0000> created at line 181.
    Found 32-bit adder for signal <Rout$add0001> created at line 184.
    Found 32-bit adder for signal <Rout$add0002> created at line 190.
    Found 32-bit adder for signal <Rout$add0003> created at line 190.
    Found 32-bit comparator greatequal for signal <Rout$cmp_ge0000> created at line 141.
    Found 32-bit comparator greatequal for signal <Rout$cmp_ge0001> created at line 141.
    Found 32-bit comparator greatequal for signal <Rout$cmp_ge0002> created at line 141.
    Found 32-bit comparator greatequal for signal <Rout$cmp_ge0003> created at line 144.
    Found 32-bit comparator greatequal for signal <Rout$cmp_ge0004> created at line 144.
    Found 32-bit comparator greatequal for signal <Rout$cmp_ge0005> created at line 154.
    Found 32-bit comparator greatequal for signal <Rout$cmp_ge0006> created at line 165.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0000> created at line 181.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0001> created at line 181.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0002> created at line 184.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0003> created at line 184.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0004> created at line 190.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0005> created at line 190.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0006> created at line 165.
    Found 6-bit comparator greater for signal <Rout$cmp_gt0007> created at line 165.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0000> created at line 181.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0001> created at line 181.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0002> created at line 184.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0003> created at line 184.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0004> created at line 190.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0005> created at line 190.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0006> created at line 141.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0007> created at line 141.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0008> created at line 141.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0009> created at line 144.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0010> created at line 149.
    Found 32-bit comparator less for signal <Rout$cmp_lt0000> created at line 165.
    Found 32-bit comparator less for signal <Rout$cmp_lt0001> created at line 165.
    Found 1-bit register for signal <videoON>.
    Found 32-bit comparator lessequal for signal <videoON$cmp_le0000> created at line 123.
    Found 32-bit comparator lessequal for signal <videoON$cmp_le0001> created at line 123.
    Found 32-bit up counter for signal <vPos>.
    Found 32-bit comparator greater for signal <VSYNC$cmp_gt0000> created at line 110.
    Found 32-bit comparator lessequal for signal <VSYNC$cmp_le0000> created at line 110.
    Summary:
	inferred   3 Counter(s).
	inferred   3 Accumulator(s).
	inferred 125 D-type flip-flop(s).
	inferred   9 Adder/Subtractor(s).
	inferred  83 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <vga_driver> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 32-bit adder                                          : 8
 32-bit subtractor                                     : 1
# Counters                                             : 3
 32-bit up counter                                     : 3
# Accumulators                                         : 3
 32-bit up accumulator                                 : 1
 32-bit updown accumulator                             : 2
# Registers                                            : 11
 1-bit register                                        : 5
 32-bit register                                       : 3
 8-bit register                                        : 3
# Comparators                                          : 83
 32-bit comparator greatequal                          : 20
 32-bit comparator greater                             : 21
 32-bit comparator less                                : 14
 32-bit comparator lessequal                           : 27
 6-bit comparator greater                              : 1
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 32-bit adder                                          : 8
 6-bit subtractor                                      : 1
# Counters                                             : 3
 32-bit up counter                                     : 3
# Accumulators                                         : 3
 32-bit up accumulator                                 : 1
 32-bit updown accumulator                             : 2
# Registers                                            : 125
 Flip-Flops                                            : 125
# Comparators                                          : 83
 32-bit comparator greatequal                          : 20
 32-bit comparator greater                             : 21
 32-bit comparator less                                : 14
 32-bit comparator lessequal                           : 27
 6-bit comparator greater                              : 1
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <Bout_0> in Unit <vga_driver> is equivalent to the following 2 FFs/Latches, which will be removed : <Bout_2> <Bout_7> 
INFO:Xst:2261 - The FF/Latch <Rout_4> in Unit <vga_driver> is equivalent to the following 3 FFs/Latches, which will be removed : <Rout_6> <Bout_4> <Bout_6> 
INFO:Xst:2261 - The FF/Latch <Bout_3> in Unit <vga_driver> is equivalent to the following FF/Latch, which will be removed : <Bout_5> 
INFO:Xst:2261 - The FF/Latch <Gout_4> in Unit <vga_driver> is equivalent to the following FF/Latch, which will be removed : <Gout_6> 
INFO:Xst:2261 - The FF/Latch <Rout_0> in Unit <vga_driver> is equivalent to the following 2 FFs/Latches, which will be removed : <Rout_2> <Rout_7> 
INFO:Xst:2261 - The FF/Latch <Gout_0> in Unit <vga_driver> is equivalent to the following FF/Latch, which will be removed : <Gout_2> 
INFO:Xst:2261 - The FF/Latch <Gout_3> in Unit <vga_driver> is equivalent to the following FF/Latch, which will be removed : <Gout_7> 
INFO:Xst:2261 - The FF/Latch <Rout_3> in Unit <vga_driver> is equivalent to the following FF/Latch, which will be removed : <Rout_5> 

Optimizing unit <vga_driver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vga_driver, actual ratio is 18.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 305
 Flip-Flops                                            : 305

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : vga_driver.ngr
Top Level Output File Name         : vga_driver
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 35

Cell Usage :
# BELS                             : 3445
#      GND                         : 1
#      INV                         : 201
#      LUT1                        : 279
#      LUT2                        : 592
#      LUT2_L                      : 1
#      LUT3                        : 129
#      LUT3_D                      : 1
#      LUT3_L                      : 2
#      LUT4                        : 445
#      LUT4_D                      : 7
#      LUT4_L                      : 6
#      MUXCY                       : 1370
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 406
# FlipFlops/Latches                : 305
#      FD                          : 1
#      FDC                         : 42
#      FDCE                        : 32
#      FDE                         : 224
#      FDP                         : 5
#      FDR                         : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 32
#      IBUF                        : 5
#      OBUF                        : 27
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      878  out of   4656    18%  
 Number of Slice Flip Flops:            303  out of   9312     3%  
 Number of 4 input LUTs:               1663  out of   9312    17%  
 Number of IOs:                          35
 Number of bonded IOBs:                  33  out of    232    14%  
    IOB Flip Flops:                       2
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 241   |
clk251                             | BUFG                   | 64    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RST                                | IBUF                   | 79    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.266ns (Maximum Frequency: 88.766MHz)
   Minimum input arrival time before clock: 6.562ns
   Maximum output required time after clock: 4.182ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 11.266ns (frequency: 88.766MHz)
  Total number of paths / destination ports: 1071642 / 462
-------------------------------------------------------------------------
Delay:               11.266ns (Levels of Logic = 33)
  Source:            ball_x_5 (FF)
  Destination:       ball_x_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: ball_x_5 to ball_x_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              9   0.514   0.849  ball_x_5 (ball_x_5)
     LUT1:I0->O            1   0.612   0.000  Madd_Rout_add0002_cy<5>_rt (Madd_Rout_add0002_cy<5>_rt)
     MUXCY:S->O            1   0.404   0.000  Madd_Rout_add0002_cy<5> (Madd_Rout_add0002_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Rout_add0002_cy<6> (Madd_Rout_add0002_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Rout_add0002_cy<7> (Madd_Rout_add0002_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Rout_add0002_cy<8> (Madd_Rout_add0002_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Rout_add0002_cy<9> (Madd_Rout_add0002_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Rout_add0002_cy<10> (Madd_Rout_add0002_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Rout_add0002_cy<11> (Madd_Rout_add0002_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Rout_add0002_cy<12> (Madd_Rout_add0002_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Rout_add0002_cy<13> (Madd_Rout_add0002_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Rout_add0002_cy<14> (Madd_Rout_add0002_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Rout_add0002_cy<15> (Madd_Rout_add0002_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Rout_add0002_cy<16> (Madd_Rout_add0002_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Rout_add0002_cy<17> (Madd_Rout_add0002_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Rout_add0002_cy<18> (Madd_Rout_add0002_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Rout_add0002_cy<19> (Madd_Rout_add0002_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Rout_add0002_cy<20> (Madd_Rout_add0002_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Rout_add0002_cy<21> (Madd_Rout_add0002_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Rout_add0002_cy<22> (Madd_Rout_add0002_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Madd_Rout_add0002_cy<23> (Madd_Rout_add0002_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Madd_Rout_add0002_cy<24> (Madd_Rout_add0002_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Madd_Rout_add0002_cy<25> (Madd_Rout_add0002_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Madd_Rout_add0002_cy<26> (Madd_Rout_add0002_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Madd_Rout_add0002_cy<27> (Madd_Rout_add0002_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Madd_Rout_add0002_cy<28> (Madd_Rout_add0002_cy<28>)
     XORCY:CI->O           7   0.699   0.605  Madd_Rout_add0002_xor<29> (Rout_add0002<29>)
     LUT4:I3->O            1   0.612   0.000  Mcompar_ball_xmove_cmp_gt0000_lut<9>5 (Mcompar_ball_xmove_cmp_gt0000_lut<9>5)
     MUXCY:S->O            1   0.404   0.000  Mcompar_ball_xmove_cmp_gt0000_cy<9>_4 (Mcompar_ball_xmove_cmp_gt0000_cy<9>5)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_ball_xmove_cmp_gt0000_cy<10>_4 (Mcompar_ball_xmove_cmp_gt0000_cy<10>5)
     MUXCY:CI->O          34   0.399   1.076  Mcompar_ball_xmove_cmp_gt0000_cy<11>_2 (ball_x_cmp_ge0000)
     LUT4:I3->O            1   0.612   0.360  ball_x_and0001_SW0_SW0 (N51)
     LUT4_L:I3->LO         1   0.612   0.103  ball_x_and0001257_SW2 (N49)
     LUT4:I3->O           32   0.612   1.073  ball_x_and0001 (ball_x_and0001)
     FDE:CE                    0.483          ball_x_0
    ----------------------------------------
    Total                     11.266ns (7.200ns logic, 4.066ns route)
                                       (63.9% logic, 36.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk251'
  Clock period: 6.299ns (frequency: 158.750MHz)
  Total number of paths / destination ports: 4128 / 96
-------------------------------------------------------------------------
Delay:               6.299ns (Levels of Logic = 10)
  Source:            hPos_23 (FF)
  Destination:       hPos_0 (FF)
  Source Clock:      clk251 rising
  Destination Clock: clk251 rising

  Data Path: hPos_23 to hPos_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             18   0.514   1.060  hPos_23 (hPos_23)
     LUT4:I0->O            1   0.612   0.000  ball_xmove_cmp_eq00001_wg_lut<1> (ball_xmove_cmp_eq00001_wg_lut<1>)
     MUXCY:S->O            1   0.404   0.000  ball_xmove_cmp_eq00001_wg_cy<1> (ball_xmove_cmp_eq00001_wg_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  ball_xmove_cmp_eq00001_wg_cy<2> (ball_xmove_cmp_eq00001_wg_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  ball_xmove_cmp_eq00001_wg_cy<3> (ball_xmove_cmp_eq00001_wg_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  ball_xmove_cmp_eq00001_wg_cy<4> (ball_xmove_cmp_eq00001_wg_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  ball_xmove_cmp_eq00001_wg_cy<5> (ball_xmove_cmp_eq00001_wg_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  ball_xmove_cmp_eq00001_wg_cy<6> (ball_xmove_cmp_eq00001_wg_cy<6>)
     MUXCY:CI->O           2   0.399   0.410  ball_xmove_cmp_eq00001_wg_cy<7> (N18)
     LUT4:I2->O           64   0.612   1.150  hPos_cmp_eq00001 (hPos_cmp_eq0000)
     LUT2:I1->O            1   0.612   0.000  Mcount_hPos_eqn_91 (Mcount_hPos_eqn_9)
     FDC:D                     0.268          hPos_9
    ----------------------------------------
    Total                      6.299ns (3.679ns logic, 2.620ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 1568 / 288
-------------------------------------------------------------------------
Offset:              6.562ns (Levels of Logic = 4)
  Source:            RST (PAD)
  Destination:       ball_ymove_0 (FF)
  Destination Clock: CLK rising

  Data Path: RST to ball_ymove_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            86   1.106   1.156  RST_IBUF (RST_IBUF)
     LUT2:I1->O            3   0.612   0.520  ball_x_and0001253 (ball_x_and0001253)
     LUT4:I1->O            1   0.612   0.387  ball_x_and0001257_SW1 (N47)
     LUT4:I2->O           32   0.612   1.073  ball_ymove_and00001 (ball_ymove_and0000)
     FDE:CE                    0.483          ball_ymove_0
    ----------------------------------------
    Total                      6.562ns (3.425ns logic, 3.137ns route)
                                       (52.2% logic, 47.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 27 / 27
-------------------------------------------------------------------------
Offset:              4.182ns (Levels of Logic = 1)
  Source:            Rout_4 (FF)
  Destination:       Bout<6> (PAD)
  Source Clock:      CLK rising

  Data Path: Rout_4 to Bout<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.514   0.499  Rout_4 (Rout_4)
     OBUF:I->O                 3.169          Bout_6_OBUF (Bout<6>)
    ----------------------------------------
    Total                      4.182ns (3.683ns logic, 0.499ns route)
                                       (88.1% logic, 11.9% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.21 secs
 
--> 


Total memory usage is 668984 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    9 (   0 filtered)

