{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1545213705767 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1545213705767 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 19 18:01:45 2018 " "Processing started: Wed Dec 19 18:01:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1545213705767 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1545213705767 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1545213705767 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1545213707007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key.v 1 1 " "Found 1 design units, including 1 entities, in source file key.v" { { "Info" "ISGN_ENTITY_NAME" "1 key " "Found entity 1: key" {  } { { "key.v" "" { Text "F:/czcjj/key.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545213707217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545213707217 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seg.v(113) " "Verilog HDL information at seg.v(113): always construct contains both blocking and non-blocking assignments" {  } { { "seg.v" "" { Text "F:/czcjj/seg.v" 113 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1545213707225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg.v 1 1 " "Found 1 design units, including 1 entities, in source file seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg " "Found entity 1: seg" {  } { { "seg.v" "" { Text "F:/czcjj/seg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545213707225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545213707225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_1s.v 1 1 " "Found 1 design units, including 1 entities, in source file count_1s.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_1s " "Found entity 1: count_1s" {  } { { "count_1s.v" "" { Text "F:/czcjj/count_1s.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545213707233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545213707233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_czcjj.v 1 1 " "Found 1 design units, including 1 entities, in source file top_czcjj.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_czcjj " "Found entity 1: top_czcjj" {  } { { "top_czcjj.v" "" { Text "F:/czcjj/top_czcjj.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545213707233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545213707233 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus II megafunction library" {  } { { "mux.v" "" { Text "F:/czcjj/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1545213707249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "F:/czcjj/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545213707249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545213707249 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_czcjj " "Elaborating entity \"top_czcjj\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1545213707467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key key:u_key " "Elaborating entity \"key\" for hierarchy \"key:u_key\"" {  } { { "top_czcjj.v" "u_key" { Text "F:/czcjj/top_czcjj.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545213707473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_1s count_1s:u_count_1 " "Elaborating entity \"count_1s\" for hierarchy \"count_1s:u_count_1\"" {  } { { "top_czcjj.v" "u_count_1" { Text "F:/czcjj/top_czcjj.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545213707473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg seg:u_seg " "Elaborating entity \"seg\" for hierarchy \"seg:u_seg\"" {  } { { "top_czcjj.v" "u_seg" { Text "F:/czcjj/top_czcjj.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545213707489 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 seg.v(30) " "Verilog HDL assignment warning at seg.v(30): truncated value with size 16 to match size of target (4)" {  } { { "seg.v" "" { Text "F:/czcjj/seg.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545213707489 "|top_czcjj|seg:u_seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 seg.v(31) " "Verilog HDL assignment warning at seg.v(31): truncated value with size 16 to match size of target (4)" {  } { { "seg.v" "" { Text "F:/czcjj/seg.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545213707489 "|top_czcjj|seg:u_seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 seg.v(32) " "Verilog HDL assignment warning at seg.v(32): truncated value with size 16 to match size of target (4)" {  } { { "seg.v" "" { Text "F:/czcjj/seg.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545213707489 "|top_czcjj|seg:u_seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 seg.v(33) " "Verilog HDL assignment warning at seg.v(33): truncated value with size 16 to match size of target (4)" {  } { { "seg.v" "" { Text "F:/czcjj/seg.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545213707489 "|top_czcjj|seg:u_seg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:u_mux " "Elaborating entity \"mux\" for hierarchy \"mux:u_mux\"" {  } { { "top_czcjj.v" "u_mux" { Text "F:/czcjj/top_czcjj.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545213707489 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux.v(36) " "Verilog HDL Case Statement warning at mux.v(36): incomplete case statement has no default case item" {  } { { "mux.v" "" { Text "F:/czcjj/mux.v" 36 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1545213707505 "|top_czcjj|mux:u_mux"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dis_data mux.v(34) " "Verilog HDL Always Construct warning at mux.v(34): inferring latch(es) for variable \"dis_data\", which holds its previous value in one or more paths through the always construct" {  } { { "mux.v" "" { Text "F:/czcjj/mux.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1545213707505 "|top_czcjj|mux:u_mux"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dis_point mux.v(34) " "Verilog HDL Always Construct warning at mux.v(34): inferring latch(es) for variable \"dis_point\", which holds its previous value in one or more paths through the always construct" {  } { { "mux.v" "" { Text "F:/czcjj/mux.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1545213707505 "|top_czcjj|mux:u_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dis_point\[0\] mux.v(34) " "Inferred latch for \"dis_point\[0\]\" at mux.v(34)" {  } { { "mux.v" "" { Text "F:/czcjj/mux.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545213707505 "|top_czcjj|mux:u_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dis_point\[1\] mux.v(34) " "Inferred latch for \"dis_point\[1\]\" at mux.v(34)" {  } { { "mux.v" "" { Text "F:/czcjj/mux.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545213707505 "|top_czcjj|mux:u_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dis_point\[2\] mux.v(34) " "Inferred latch for \"dis_point\[2\]\" at mux.v(34)" {  } { { "mux.v" "" { Text "F:/czcjj/mux.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545213707505 "|top_czcjj|mux:u_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dis_point\[3\] mux.v(34) " "Inferred latch for \"dis_point\[3\]\" at mux.v(34)" {  } { { "mux.v" "" { Text "F:/czcjj/mux.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545213707505 "|top_czcjj|mux:u_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dis_data\[0\] mux.v(34) " "Inferred latch for \"dis_data\[0\]\" at mux.v(34)" {  } { { "mux.v" "" { Text "F:/czcjj/mux.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545213707505 "|top_czcjj|mux:u_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dis_data\[1\] mux.v(34) " "Inferred latch for \"dis_data\[1\]\" at mux.v(34)" {  } { { "mux.v" "" { Text "F:/czcjj/mux.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545213707505 "|top_czcjj|mux:u_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dis_data\[2\] mux.v(34) " "Inferred latch for \"dis_data\[2\]\" at mux.v(34)" {  } { { "mux.v" "" { Text "F:/czcjj/mux.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545213707505 "|top_czcjj|mux:u_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dis_data\[3\] mux.v(34) " "Inferred latch for \"dis_data\[3\]\" at mux.v(34)" {  } { { "mux.v" "" { Text "F:/czcjj/mux.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545213707509 "|top_czcjj|mux:u_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dis_data\[4\] mux.v(34) " "Inferred latch for \"dis_data\[4\]\" at mux.v(34)" {  } { { "mux.v" "" { Text "F:/czcjj/mux.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545213707509 "|top_czcjj|mux:u_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dis_data\[5\] mux.v(34) " "Inferred latch for \"dis_data\[5\]\" at mux.v(34)" {  } { { "mux.v" "" { Text "F:/czcjj/mux.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545213707509 "|top_czcjj|mux:u_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dis_data\[6\] mux.v(34) " "Inferred latch for \"dis_data\[6\]\" at mux.v(34)" {  } { { "mux.v" "" { Text "F:/czcjj/mux.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545213707509 "|top_czcjj|mux:u_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dis_data\[7\] mux.v(34) " "Inferred latch for \"dis_data\[7\]\" at mux.v(34)" {  } { { "mux.v" "" { Text "F:/czcjj/mux.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545213707509 "|top_czcjj|mux:u_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dis_data\[8\] mux.v(34) " "Inferred latch for \"dis_data\[8\]\" at mux.v(34)" {  } { { "mux.v" "" { Text "F:/czcjj/mux.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545213707509 "|top_czcjj|mux:u_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dis_data\[9\] mux.v(34) " "Inferred latch for \"dis_data\[9\]\" at mux.v(34)" {  } { { "mux.v" "" { Text "F:/czcjj/mux.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545213707509 "|top_czcjj|mux:u_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dis_data\[10\] mux.v(34) " "Inferred latch for \"dis_data\[10\]\" at mux.v(34)" {  } { { "mux.v" "" { Text "F:/czcjj/mux.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545213707509 "|top_czcjj|mux:u_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dis_data\[11\] mux.v(34) " "Inferred latch for \"dis_data\[11\]\" at mux.v(34)" {  } { { "mux.v" "" { Text "F:/czcjj/mux.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545213707509 "|top_czcjj|mux:u_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dis_data\[12\] mux.v(34) " "Inferred latch for \"dis_data\[12\]\" at mux.v(34)" {  } { { "mux.v" "" { Text "F:/czcjj/mux.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545213707509 "|top_czcjj|mux:u_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dis_data\[13\] mux.v(34) " "Inferred latch for \"dis_data\[13\]\" at mux.v(34)" {  } { { "mux.v" "" { Text "F:/czcjj/mux.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545213707509 "|top_czcjj|mux:u_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dis_data\[14\] mux.v(34) " "Inferred latch for \"dis_data\[14\]\" at mux.v(34)" {  } { { "mux.v" "" { Text "F:/czcjj/mux.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545213707509 "|top_czcjj|mux:u_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dis_data\[15\] mux.v(34) " "Inferred latch for \"dis_data\[15\]\" at mux.v(34)" {  } { { "mux.v" "" { Text "F:/czcjj/mux.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545213707509 "|top_czcjj|mux:u_mux"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dis_point\[4\] " "Net \"dis_point\[4\]\" is missing source, defaulting to GND" {  } { { "top_czcjj.v" "dis_point\[4\]" { Text "F:/czcjj/top_czcjj.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545213707556 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545213707556 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "second_point\[4\] " "Net \"second_point\[4\]\" is missing source, defaulting to GND" {  } { { "top_czcjj.v" "second_point\[4\]" { Text "F:/czcjj/top_czcjj.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545213707573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dis_point\[4\] " "Net \"dis_point\[4\]\" is missing source, defaulting to GND" {  } { { "top_czcjj.v" "dis_point\[4\]" { Text "F:/czcjj/top_czcjj.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545213707573 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545213707573 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "second_point\[4\] " "Net \"second_point\[4\]\" is missing source, defaulting to GND" {  } { { "top_czcjj.v" "second_point\[4\]" { Text "F:/czcjj/top_czcjj.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545213707573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dis_point\[4\] " "Net \"dis_point\[4\]\" is missing source, defaulting to GND" {  } { { "top_czcjj.v" "dis_point\[4\]" { Text "F:/czcjj/top_czcjj.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545213707573 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545213707573 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg:u_seg\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg:u_seg\|Div1\"" {  } { { "seg.v" "Div1" { Text "F:/czcjj/seg.v" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545213708676 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg:u_seg\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg:u_seg\|Mod2\"" {  } { { "seg.v" "Mod2" { Text "F:/czcjj/seg.v" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545213708676 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg:u_seg\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg:u_seg\|Mod0\"" {  } { { "seg.v" "Mod0" { Text "F:/czcjj/seg.v" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545213708676 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg:u_seg\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg:u_seg\|Div0\"" {  } { { "seg.v" "Div0" { Text "F:/czcjj/seg.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545213708676 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg:u_seg\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg:u_seg\|Mod1\"" {  } { { "seg.v" "Mod1" { Text "F:/czcjj/seg.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545213708676 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "top_czcjj.v" "Mult0" { Text "F:/czcjj/top_czcjj.v" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545213708676 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1545213708676 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg:u_seg\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"seg:u_seg\|lpm_divide:Div1\"" {  } { { "seg.v" "" { Text "F:/czcjj/seg.v" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545213708832 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg:u_seg\|lpm_divide:Div1 " "Instantiated megafunction \"seg:u_seg\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545213708832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545213708832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545213708832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545213708832 ""}  } { { "seg.v" "" { Text "F:/czcjj/seg.v" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1545213708832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5jm " "Found entity 1: lpm_divide_5jm" {  } { { "db/lpm_divide_5jm.tdf" "" { Text "F:/czcjj/db/lpm_divide_5jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545213709074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545213709074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "F:/czcjj/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545213709128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545213709128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e7f " "Found entity 1: alt_u_div_e7f" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "F:/czcjj/db/alt_u_div_e7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545213709245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545213709245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "F:/czcjj/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545213709513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545213709513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "F:/czcjj/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545213709779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545213709779 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg:u_seg\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"seg:u_seg\|lpm_divide:Mod2\"" {  } { { "seg.v" "" { Text "F:/czcjj/seg.v" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545213709807 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg:u_seg\|lpm_divide:Mod2 " "Instantiated megafunction \"seg:u_seg\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545213709807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545213709807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545213709807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545213709807 ""}  } { { "seg.v" "" { Text "F:/czcjj/seg.v" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1545213709807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5bm " "Found entity 1: lpm_divide_5bm" {  } { { "db/lpm_divide_5bm.tdf" "" { Text "F:/czcjj/db/lpm_divide_5bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545213710052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545213710052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "F:/czcjj/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545213710115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545213710115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "F:/czcjj/db/alt_u_div_87f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545213710215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545213710215 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg:u_seg\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"seg:u_seg\|lpm_divide:Mod0\"" {  } { { "seg.v" "" { Text "F:/czcjj/seg.v" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545213710258 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg:u_seg\|lpm_divide:Mod0 " "Instantiated megafunction \"seg:u_seg\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545213710258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545213710258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545213710258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545213710258 ""}  } { { "seg.v" "" { Text "F:/czcjj/seg.v" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1545213710258 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg:u_seg\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"seg:u_seg\|lpm_divide:Div0\"" {  } { { "seg.v" "" { Text "F:/czcjj/seg.v" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545213710296 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg:u_seg\|lpm_divide:Div0 " "Instantiated megafunction \"seg:u_seg\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545213710296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545213710296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545213710296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545213710296 ""}  } { { "seg.v" "" { Text "F:/czcjj/seg.v" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1545213710296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jm " "Found entity 1: lpm_divide_2jm" {  } { { "db/lpm_divide_2jm.tdf" "" { Text "F:/czcjj/db/lpm_divide_2jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545213710535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545213710535 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "top_czcjj.v" "" { Text "F:/czcjj/top_czcjj.v" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545213710707 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545213710707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545213710707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545213710707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545213710707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545213710707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545213710707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545213710707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545213710707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545213710707 ""}  } { { "top_czcjj.v" "" { Text "F:/czcjj/top_czcjj.v" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1545213710707 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "top_czcjj.v" "" { Text "F:/czcjj/top_czcjj.v" 52 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545213710843 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "top_czcjj.v" "" { Text "F:/czcjj/top_czcjj.v" 52 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545213710914 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "top_czcjj.v" "" { Text "F:/czcjj/top_czcjj.v" 52 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545213711026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "F:/czcjj/db/add_sub_kgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545213711298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545213711298 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "top_czcjj.v" "" { Text "F:/czcjj/top_czcjj.v" 52 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545213711361 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1545213712379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:u_mux\|dis_point\[1\] " "Latch mux:u_mux\|dis_point\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mux:u_mux\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal mux:u_mux\|cnt\[0\]" {  } { { "mux.v" "" { Text "F:/czcjj/mux.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1545213712447 ""}  } { { "mux.v" "" { Text "F:/czcjj/mux.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1545213712447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:u_mux\|dis_point\[2\] " "Latch mux:u_mux\|dis_point\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mux:u_mux\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal mux:u_mux\|cnt\[0\]" {  } { { "mux.v" "" { Text "F:/czcjj/mux.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1545213712447 ""}  } { { "mux.v" "" { Text "F:/czcjj/mux.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1545213712447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:u_mux\|dis_data\[2\] " "Latch mux:u_mux\|dis_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mux:u_mux\|cnt\[1\] " "Ports D and ENA on the latch are fed by the same signal mux:u_mux\|cnt\[1\]" {  } { { "mux.v" "" { Text "F:/czcjj/mux.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1545213712447 ""}  } { { "mux.v" "" { Text "F:/czcjj/mux.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1545213712447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:u_mux\|dis_data\[0\] " "Latch mux:u_mux\|dis_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mux:u_mux\|cnt\[1\] " "Ports D and ENA on the latch are fed by the same signal mux:u_mux\|cnt\[1\]" {  } { { "mux.v" "" { Text "F:/czcjj/mux.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1545213712447 ""}  } { { "mux.v" "" { Text "F:/czcjj/mux.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1545213712447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:u_mux\|dis_data\[3\] " "Latch mux:u_mux\|dis_data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mux:u_mux\|cnt\[1\] " "Ports D and ENA on the latch are fed by the same signal mux:u_mux\|cnt\[1\]" {  } { { "mux.v" "" { Text "F:/czcjj/mux.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1545213712447 ""}  } { { "mux.v" "" { Text "F:/czcjj/mux.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1545213712447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:u_mux\|dis_data\[1\] " "Latch mux:u_mux\|dis_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mux:u_mux\|cnt\[1\] " "Ports D and ENA on the latch are fed by the same signal mux:u_mux\|cnt\[1\]" {  } { { "mux.v" "" { Text "F:/czcjj/mux.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1545213712447 ""}  } { { "mux.v" "" { Text "F:/czcjj/mux.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1545213712447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:u_mux\|dis_data\[5\] " "Latch mux:u_mux\|dis_data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mux:u_mux\|cnt\[1\] " "Ports D and ENA on the latch are fed by the same signal mux:u_mux\|cnt\[1\]" {  } { { "mux.v" "" { Text "F:/czcjj/mux.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1545213712447 ""}  } { { "mux.v" "" { Text "F:/czcjj/mux.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1545213712447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:u_mux\|dis_data\[4\] " "Latch mux:u_mux\|dis_data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mux:u_mux\|cnt\[1\] " "Ports D and ENA on the latch are fed by the same signal mux:u_mux\|cnt\[1\]" {  } { { "mux.v" "" { Text "F:/czcjj/mux.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1545213712447 ""}  } { { "mux.v" "" { Text "F:/czcjj/mux.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1545213712447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:u_mux\|dis_data\[6\] " "Latch mux:u_mux\|dis_data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mux:u_mux\|cnt\[1\] " "Ports D and ENA on the latch are fed by the same signal mux:u_mux\|cnt\[1\]" {  } { { "mux.v" "" { Text "F:/czcjj/mux.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1545213712447 ""}  } { { "mux.v" "" { Text "F:/czcjj/mux.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1545213712447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:u_mux\|dis_data\[7\] " "Latch mux:u_mux\|dis_data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mux:u_mux\|cnt\[1\] " "Ports D and ENA on the latch are fed by the same signal mux:u_mux\|cnt\[1\]" {  } { { "mux.v" "" { Text "F:/czcjj/mux.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1545213712447 ""}  } { { "mux.v" "" { Text "F:/czcjj/mux.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1545213712447 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "seg.v" "" { Text "F:/czcjj/seg.v" 123 -1 0 } } { "seg.v" "" { Text "F:/czcjj/seg.v" 160 -1 0 } } { "seg.v" "" { Text "F:/czcjj/seg.v" 17 -1 0 } } { "seg.v" "" { Text "F:/czcjj/seg.v" 22 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1545213712447 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1545213712447 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1545213713212 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "seg:u_seg\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"seg:u_seg\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "F:/czcjj/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545213713855 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg:u_seg\|lpm_divide:Div1\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[1\]~14 " "Logic cell \"seg:u_seg\|lpm_divide:Div1\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[1\]~14\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_14_result_int\[1\]~14" { Text "F:/czcjj/db/alt_u_div_e7f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545213713855 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1545213713855 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/czcjj/output_files/top.map.smsg " "Generated suppressed messages file F:/czcjj/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1545213714039 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1545213714580 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545213714580 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "345 " "Implemented 345 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1545213714834 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1545213714834 ""} { "Info" "ICUT_CUT_TM_LCELLS" "326 " "Implemented 326 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1545213714834 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1545213714834 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4695 " "Peak virtual memory: 4695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1545213714918 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 19 18:01:54 2018 " "Processing ended: Wed Dec 19 18:01:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1545213714918 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1545213714918 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1545213714918 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1545213714918 ""}
