FabricBegin,,,,,,,,,,,
NULL,N_term_single,N_term_single,N_term_single,N_term_single,N_term_single2,N_term_single,N_term_DSP,N_term_single,N_term_IHP_SRAM
W_IO,LUT4AB,LUT4AB,LUT4AB,LUT4AB,RegFile,LUT4AB,DSP_top,LUT4AB,IHP_SRAM_top
W_IO,LUT4AB,LUT4AB,LUT4AB,LUT4AB,RegFile,LUT4AB,DSP_bot,LUT4AB,IHP_SRAM_bot
W_IO,LUT4AB,LUT4AB,LUT4AB,LUT4AB,RegFile,LUT4AB,DSP_top,LUT4AB,IHP_SRAM_top
W_IO,LUT4AB,LUT4AB,LUT4AB,LUT4AB,RegFile,LUT4AB,DSP_bot,LUT4AB,IHP_SRAM_bot
W_IO,LUT4AB,LUT4AB,LUT4AB,LUT4AB,RegFile,LUT4AB,DSP_top,LUT4AB,IHP_SRAM_top
W_IO,LUT4AB,LUT4AB,LUT4AB,LUT4AB,RegFile,LUT4AB,DSP_bot,LUT4AB,IHP_SRAM_bot
W_IO,LUT4AB,LUT4AB,LUT4AB,LUT4AB,RegFile,LUT4AB,DSP_top,LUT4AB,IHP_SRAM_top
W_IO,LUT4AB,LUT4AB,LUT4AB,LUT4AB,RegFile,LUT4AB,DSP_bot,LUT4AB,IHP_SRAM_bot
W_IO,LUT4AB,LUT4AB,LUT4AB,LUT4AB,RegFile,LUT4AB,DSP_top,LUT4AB,IHP_SRAM_top
W_IO,LUT4AB,LUT4AB,LUT4AB,LUT4AB,RegFile,LUT4AB,DSP_bot,LUT4AB,IHP_SRAM_bot
W_IO,LUT4AB,LUT4AB,LUT4AB,LUT4AB,RegFile,LUT4AB,DSP_top,LUT4AB,IHP_SRAM_top
W_IO,LUT4AB,LUT4AB,LUT4AB,LUT4AB,RegFile,LUT4AB,DSP_bot,LUT4AB,IHP_SRAM_bot
NULL,S_WARMBOOT,S_term_single,S_term_single,S_term_single,S_term_single,S_term_single2,S_term_single,S_term_DSP,S_term_single,S_term_IHP_SRAM
FabricEnd,,,,,,,,,,,
,,,,,,,,,,,
ParametersBegin,,,,,,,,,,,
ConfigBitMode,frame_based,# default is FlipFlopChain,,frame_based,,,,,,,
#FrameBitsPerRow,32,"# we configure an entire configuration frame over the full height of the device (like Virtex-II) and we write FrameBitsPerRow bits per, well, tile=CLB height",,,,,,,,,
#MaxFramesPerCol,20,,,,,,,,,,
#Package,use work.my_package.all,,,,,,,,,,
GenerateDelayInSwitchMatrix,80,,,,,,,,,,
MultiplexerStyle,custom,#,custom,generic,,,,,,,
SuperTileEnable,TRUE,#,TRUE,FALSE,,,,,,,
,,,,,,,,,,,
Tile,../tile_library/tiles/LUT4AB/LUT4AB.csv,,,,,,,,,,
Tile,../tile_library/tiles/N_term_single/N_term_single.csv,,,,,,,,,,
Tile,../tile_library/tiles/S_term_single/S_term_single.csv,,,,,,,,,,
Tile,../tile_library/tiles/RegFile/RegFile.csv,,,,,,,,,,
Tile,../tile_library/tiles/N_term_single2/N_term_single2.csv,,,,,,,,,,
Tile,../tile_library/tiles/S_term_single2/S_term_single2.csv,,,,,,,,,,
Tile,../tile_library/tiles/W_IO/W_IO.csv,,,,,,,,,,
Tile,../tile_library/tiles/DSP/DSP_top/DSP_top.csv,,,,,,,,,,
Tile,../tile_library/tiles/DSP/DSP_bot/DSP_bot.csv,,,,,,,,,,
Tile,../tile_library/tiles/N_term_DSP/N_term_DSP.csv,,,,,,,,,,
Tile,../tile_library/tiles/S_term_DSP/S_term_DSP.csv,,,,,,,,,,
Tile,../tile_library/tiles/IHP_SRAM/IHP_SRAM_bot/IHP_SRAM_bot.csv,,,,,,,,,,
Tile,../tile_library/tiles/IHP_SRAM/IHP_SRAM_top/IHP_SRAM_top.csv,,,,,,,,,,
Tile,../tile_library/tiles/N_term_IHP_SRAM/N_term_IHP_SRAM.csv,,,,,,,,,,
Tile,../tile_library/tiles/S_term_IHP_SRAM/S_term_IHP_SRAM.csv,,,,,,,,,,
Tile,../tile_library/tiles/S_WARMBOOT/S_WARMBOOT.csv,,,,,,,,,,
,,,,,,,,,,,
Supertile,../tile_library/tiles/DSP/DSP.csv,,,,,,,,,,
Supertile,../tile_library/tiles/IHP_SRAM/IHP_SRAM.csv,,,,,,,,,,
,,,,,,,,,,,
ParametersEnd,,,,,,,,,,,
