

================================================================
== Vivado HLS Report for 'lstm_n5_16s_16b'
================================================================
* Date:           Mon Dec 18 16:04:35 2017

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        lstm
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e-es1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.43|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  185|  185|  186|  186|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- memset_i_state  |    4|    4|         1|          -|          -|     5|    no    |
        |- memset_f_state  |    4|    4|         1|          -|          -|     5|    no    |
        |- memset_o_state  |    4|    4|         1|          -|          -|     5|    no    |
        |- memset_g_state  |    4|    4|         1|          -|          -|     5|    no    |
        |- Loop 5          |   20|   20|         5|          4|          1|     5|    yes   |
        |- Loop 6          |  100|  100|         5|          4|          1|    25|    yes   |
        |- Loop 7          |   22|   22|         7|          4|          1|     5|    yes   |
        |- Loop 8          |    6|    6|         3|          1|          1|     5|    yes   |
        |- Loop 9          |    6|    6|         2|          1|          1|     5|    yes   |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+---------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+-----------------+---------+-------+---------+---------+-----+
|DSP              |        -|     12|        -|        -|    -|
|Expression       |        -|      -|        0|     1335|    -|
|FIFO             |        -|      -|        -|        -|    -|
|Instance         |        -|      -|        -|        -|    -|
|Memory           |        4|      -|      213|      116|    -|
|Multiplexer      |        -|      -|        -|      750|    -|
|Register         |        -|      -|      351|        -|    -|
+-----------------+---------+-------+---------+---------+-----+
|Total            |        4|     12|      564|     2201|    0|
+-----------------+---------+-------+---------+---------+-----+
|Available        |     4320|   6840|  2364480|  1182240|  960|
+-----------------+---------+-------+---------+---------+-----+
|Utilization (%)  |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+-----------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |lstm_n5_16s_16b_mjbC_U1   |lstm_n5_16s_16b_mjbC  |  i0 * i1  |
    |lstm_n5_16s_16b_mjbC_U2   |lstm_n5_16s_16b_mjbC  |  i0 * i1  |
    |lstm_n5_16s_16b_mjbC_U3   |lstm_n5_16s_16b_mjbC  |  i0 * i1  |
    |lstm_n5_16s_16b_mjbC_U4   |lstm_n5_16s_16b_mjbC  |  i0 * i1  |
    |lstm_n5_16s_16b_mkbM_U5   |lstm_n5_16s_16b_mkbM  |  i0 * i1  |
    |lstm_n5_16s_16b_mkbM_U6   |lstm_n5_16s_16b_mkbM  |  i0 * i1  |
    |lstm_n5_16s_16b_mkbM_U7   |lstm_n5_16s_16b_mkbM  |  i0 * i1  |
    |lstm_n5_16s_16b_mkbM_U8   |lstm_n5_16s_16b_mkbM  |  i0 * i1  |
    |lstm_n5_16s_16b_mkbM_U9   |lstm_n5_16s_16b_mkbM  |  i0 * i1  |
    |lstm_n5_16s_16b_mlbW_U10  |lstm_n5_16s_16b_mlbW  |  i0 * i1  |
    |lstm_n5_16s_16b_mlbW_U12  |lstm_n5_16s_16b_mlbW  |  i0 * i1  |
    |lstm_n5_16s_16b_mmb6_U11  |lstm_n5_16s_16b_mmb6  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    +---------------+----------------------+---------+----+-----+------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF | LUT | Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+----+-----+------+-----+------+-------------+
    |c_state_U      |lstm_n5_16s_16b_ceOg  |        1|  80|  104|    80|   16|     1|         1280|
    |h_state_U      |lstm_n5_16s_16b_hbkb  |        1|   0|    0|    80|   16|     1|         1280|
    |i_state_U      |lstm_n5_16s_16b_ifYi  |        0|  37|    6|     5|   16|     1|           80|
    |f_state_U      |lstm_n5_16s_16b_ifYi  |        0|  32|    2|     5|   16|     1|           80|
    |o_state_U      |lstm_n5_16s_16b_ifYi  |        0|  32|    2|     5|   16|     1|           80|
    |g_state_U      |lstm_n5_16s_16b_ifYi  |        0|  32|    2|     5|   16|     1|           80|
    |lut_sigmoid_U  |lstm_n5_16s_16b_lcud  |        1|   0|    0|  1024|   12|     1|        12288|
    |lut_tanh_U     |lstm_n5_16s_16b_ldEe  |        1|   0|    0|  1024|   13|     1|        13312|
    +---------------+----------------------+---------+----+-----+------+-----+------+-------------+
    |Total          |                      |        4| 213|  116|  2228|  121|     8|        28480|
    +---------------+----------------------+---------+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_1202_p2                  |     +    |      0|  0|  11|           1|           3|
    |indvar_flatten_next_fu_1036_p2  |     +    |      0|  0|  15|           5|           1|
    |indvarinc1_fu_790_p2            |     +    |      0|  0|  11|           3|           1|
    |indvarinc2_fu_807_p2            |     +    |      0|  0|  11|           3|           1|
    |indvarinc3_fu_824_p2            |     +    |      0|  0|  11|           3|           1|
    |indvarinc_fu_773_p2             |     +    |      0|  0|  11|           3|           1|
    |j_5_fu_870_p2                   |     +    |      0|  0|  11|           3|           1|
    |j_6_fu_1042_p2                  |     +    |      0|  0|  11|           1|           3|
    |j_7_fu_1963_p2                  |     +    |      0|  0|  11|           1|           3|
    |j_8_fu_1740_p2                  |     +    |      0|  0|  11|           3|           1|
    |j_9_fu_1314_p2                  |     +    |      0|  0|  11|           3|           1|
    |tmp1_fu_1126_p2                 |     +    |      0|  0|  15|           5|           5|
    |tmp2_fu_1181_p2                 |     +    |      0|  0|  15|           6|           6|
    |tmp3_fu_1231_p2                 |     +    |      0|  0|  16|           7|           7|
    |tmp4_fu_1246_p2                 |     +    |      0|  0|  16|           7|           7|
    |tmp_105_fu_1509_p2              |     +    |      0|  0|  15|           8|           8|
    |tmp_108_fu_1555_p2              |     +    |      0|  0|  23|          16|          16|
    |tmp_118_fu_1758_p2              |     +    |      0|  0|  15|           7|           7|
    |tmp_122_fu_1987_p2              |     +    |      0|  0|  15|           8|           8|
    |tmp_129_fu_2031_p2              |     +    |      0|  0|  28|          21|          21|
    |tmp_135_fu_1977_p2              |     +    |      0|  0|  15|           7|           7|
    |tmp_14_fu_1006_p2               |     +    |      0|  0|  15|           7|           7|
    |tmp_15_fu_907_p2                |     +    |      0|  0|  12|           3|           4|
    |tmp_21_fu_942_p2                |     +    |      0|  0|  12|           4|           4|
    |tmp_26_fu_918_p2                |     +    |      0|  0|  15|           4|           5|
    |tmp_31_fu_1024_p2               |     +    |      0|  0|  15|           5|           5|
    |tmp_33_fu_1116_p2               |     +    |      0|  0|  15|           7|           7|
    |tmp_34_fu_1136_p2               |     +    |      0|  0|  15|           6|           6|
    |tmp_34_mid1_fu_1074_p2          |     +    |      0|  0|  15|           5|           5|
    |tmp_41_fu_1592_p2               |     +    |      0|  0|  23|          16|          16|
    |tmp_50_fu_1174_p2               |     +    |      0|  0|  23|          16|          16|
    |tmp_52_fu_1340_p2               |     +    |      0|  0|  15|           7|           8|
    |tmp_53_fu_1191_p2               |     +    |      0|  0|  15|           7|           7|
    |tmp_59_fu_1224_p2               |     +    |      0|  0|  23|          16|          16|
    |tmp_60_fu_1236_p2               |     +    |      0|  0|  16|           7|           7|
    |tmp_65_fu_1355_p2               |     +    |      0|  0|  23|          16|          16|
    |tmp_66_fu_1273_p2               |     +    |      0|  0|  23|          16|          16|
    |tmp_67_fu_1251_p2               |     +    |      0|  0|  16|           7|           7|
    |tmp_72_fu_1301_p2               |     +    |      0|  0|  23|          16|          16|
    |tmp_84_fu_1413_p2               |     +    |      0|  0|  15|           8|           8|
    |tmp_87_fu_1451_p2               |     +    |      0|  0|  23|          16|          16|
    |tmp_98_fu_1802_p2               |     +    |      0|  0|  27|          20|          20|
    |tmp_9_fu_844_p2                 |     +    |      0|  0|  26|          17|          19|
    |grp_fu_767_p2                   |     -    |      0|  0|  19|           1|          12|
    |tmp_114_fu_1658_p2              |     -    |      0|  0|  19|           1|          12|
    |tmp_116_fu_1700_p2              |     -    |      0|  0|  20|           1|          13|
    |tmp_128_fu_1868_p2              |     -    |      0|  0|  23|           1|          16|
    |tmp_131_fu_1887_p2              |     -    |      0|  0|  20|           1|          13|
    |tmp_48_fu_1635_p2               |     -    |      0|  0|  19|           1|          12|
    |tmp_81_fu_1398_p2               |     -    |      0|  0|  19|           1|          12|
    |tmp_99_fu_1494_p2               |     -    |      0|  0|  19|           1|          12|
    |sel_tmp1_fu_1717_p2             |    and   |      0|  0|   9|           1|           1|
    |sel_tmp2_fu_1680_p2             |    and   |      0|  0|   9|           1|           1|
    |sel_tmp3_fu_1534_p2             |    and   |      0|  0|   9|           1|           1|
    |sel_tmp6_fu_1430_p2             |    and   |      0|  0|   9|           1|           1|
    |sel_tmp9_fu_1907_p2             |    and   |      0|  0|   9|           1|           1|
    |exitcond1_fu_1734_p2            |   icmp   |      0|  0|   9|           3|           3|
    |exitcond2_fu_1308_p2            |   icmp   |      0|  0|   9|           3|           3|
    |exitcond3_fu_1048_p2            |   icmp   |      0|  0|   9|           3|           3|
    |exitcond5_fu_864_p2             |   icmp   |      0|  0|   9|           3|           3|
    |exitcond_flatten_fu_1030_p2     |   icmp   |      0|  0|  11|           5|           4|
    |exitcond_fu_1957_p2             |   icmp   |      0|  0|   9|           3|           3|
    |icmp_fu_1843_p2                 |   icmp   |      0|  0|  11|           5|           1|
    |tmp_113_fu_1650_p2              |   icmp   |      0|  0|  13|          11|          12|
    |tmp_127_fu_1862_p2              |   icmp   |      0|  0|  13|          15|          12|
    |tmp_1_fu_784_p2                 |   icmp   |      0|  0|   9|           3|           4|
    |tmp_3_fu_801_p2                 |   icmp   |      0|  0|   9|           3|           4|
    |tmp_47_fu_1625_p2               |   icmp   |      0|  0|  13|          11|          12|
    |tmp_5_fu_818_p2                 |   icmp   |      0|  0|   9|           3|           4|
    |tmp_7_fu_835_p2                 |   icmp   |      0|  0|   9|           3|           4|
    |tmp_80_fu_1388_p2               |   icmp   |      0|  0|  13|          11|          12|
    |tmp_97_fu_1484_p2               |   icmp   |      0|  0|  13|          11|          12|
    |or_cond_fu_1919_p2              |    or    |      0|  0|   9|           1|           1|
    |sel_tmp13_demorgan_fu_1897_p2   |    or    |      0|  0|   9|           1|           1|
    |i_mid2_fu_1054_p3               |  select  |      0|  0|   3|           1|           1|
    |newSel1_fu_1925_p3              |  select  |      0|  0|  14|           1|          13|
    |newSel2_fu_1932_p3              |  select  |      0|  0|  14|           1|          14|
    |newSel_fu_1911_p3               |  select  |      0|  0|  14|           1|          14|
    |sel_tmp4_fu_1423_p3             |  select  |      0|  0|  12|           1|          12|
    |sel_tmp7_fu_1710_p3             |  select  |      0|  0|  14|           1|          14|
    |sel_tmp8_fu_1527_p3             |  select  |      0|  0|  12|           1|          12|
    |sel_tmp_fu_1673_p3              |  select  |      0|  0|  12|           1|          12|
    |storemerge2_fu_1434_p3          |  select  |      0|  0|  12|           1|           1|
    |storemerge3_fu_1538_p3          |  select  |      0|  0|  12|           1|           1|
    |storemerge4_fu_1721_p3          |  select  |      0|  0|  14|           1|          14|
    |storemerge_fu_1684_p3           |  select  |      0|  0|  12|           1|           1|
    |tmp_35_mid2_v_fu_1092_p3        |  select  |      0|  0|   3|           1|           3|
    |tmp_39_cast1_mid2_v_fu_1080_p3  |  select  |      0|  0|   5|           1|           5|
    |ap_enable_pp0                   |    xor   |      0|  0|   9|           1|           2|
    |ap_enable_pp1                   |    xor   |      0|  0|   9|           1|           2|
    |ap_enable_pp2                   |    xor   |      0|  0|   9|           1|           2|
    |ap_enable_pp3                   |    xor   |      0|  0|   9|           1|           2|
    |ap_enable_pp4                   |    xor   |      0|  0|   9|           1|           2|
    |ap_enable_reg_pp0_iter1         |    xor   |      0|  0|   9|           1|           2|
    |ap_enable_reg_pp1_iter1         |    xor   |      0|  0|   9|           1|           2|
    |ap_enable_reg_pp2_iter1         |    xor   |      0|  0|   9|           1|           2|
    |ap_enable_reg_pp3_iter1         |    xor   |      0|  0|   9|           1|           2|
    |sel_tmp5_fu_1901_p2             |    xor   |      0|  0|   9|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0|1335|         482|         682|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+-----+-----------+-----+-----------+
    |                   Name                  | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                |  121|         26|    1|         26|
    |ap_enable_reg_pp0_iter1                  |   15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1                  |   15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1                  |   15|          3|    1|          3|
    |ap_enable_reg_pp3_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2                  |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1                  |    9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_717_p4               |    9|          2|    3|          6|
    |ap_phi_mux_indvar_flatten_phi_fu_695_p4  |    9|          2|    5|         10|
    |ap_phi_mux_j_1_phi_fu_706_p4             |    9|          2|    3|          6|
    |ap_phi_mux_j_2_phi_fu_728_p4             |    9|          2|    3|          6|
    |ap_phi_mux_j_phi_fu_683_p4               |    9|          2|    3|          6|
    |f_state_address0                         |   38|          7|    3|         21|
    |f_state_d0                               |   27|          5|   16|         80|
    |g_state_address0                         |   38|          7|    3|         21|
    |g_state_d0                               |   27|          5|   16|         80|
    |h_state_address0                         |   21|          4|    7|         28|
    |i_reg_713                                |    9|          2|    3|          6|
    |i_state_address0                         |   41|          8|    3|         24|
    |i_state_d0                               |   27|          5|   16|         80|
    |indvar_flatten_reg_691                   |    9|          2|    5|         10|
    |invdar1_reg_646                          |    9|          2|    3|          6|
    |invdar2_reg_657                          |    9|          2|    3|          6|
    |invdar3_reg_668                          |    9|          2|    3|          6|
    |invdar_reg_635                           |    9|          2|    3|          6|
    |j_1_reg_702                              |    9|          2|    3|          6|
    |j_2_reg_724                              |    9|          2|    3|          6|
    |j_3_reg_736                              |    9|          2|    3|          6|
    |j_4_reg_747                              |    9|          2|    3|          6|
    |j_reg_679                                |    9|          2|    3|          6|
    |lstm_output_0_in_reg_758                 |    9|          2|   32|         64|
    |lut_sigmoid_address0                     |   21|          4|   10|         40|
    |lut_sigmoid_address1                     |   21|          4|   10|         40|
    |lut_tanh_address0                        |   21|          4|   10|         40|
    |o_state_address0                         |   33|          6|    3|         18|
    |o_state_d0                               |   27|          5|   16|         80|
    |weight_Addr_A_orig                       |   62|         15|   32|        480|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Total                                    |  750|        154|  236|       1241|
    +-----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |  25|   0|   25|          0|
    |ap_enable_reg_pp0_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                   |   1|   0|    1|          0|
    |ap_reg_pp2_iter1_exitcond2_reg_2323       |   1|   0|    1|          0|
    |ap_reg_pp2_iter1_g_state_addr_4_reg_2363  |   3|   0|    3|          0|
    |ap_reg_pp2_iter1_i_state_addr_3_reg_2343  |   3|   0|    3|          0|
    |ap_reg_pp3_iter1_exitcond1_reg_2478       |   1|   0|    1|          0|
    |ap_reg_pp3_iter1_tmp_128_cast1_reg_2487   |   7|   0|   64|         57|
    |c_state_addr_reg_2492                     |   7|   0|    7|          0|
    |exitcond1_reg_2478                        |   1|   0|    1|          0|
    |exitcond2_reg_2323                        |   1|   0|    1|          0|
    |exitcond5_reg_2170                        |   1|   0|    1|          0|
    |exitcond_flatten_reg_2224                 |   1|   0|    1|          0|
    |exitcond_reg_2560                         |   1|   0|    1|          0|
    |f_state_addr_2_reg_2270                   |   3|   0|    3|          0|
    |f_state_addr_4_reg_2353                   |   3|   0|    3|          0|
    |g_state_addr_2_reg_2280                   |   3|   0|    3|          0|
    |g_state_addr_4_reg_2363                   |   3|   0|    3|          0|
    |i_1_reg_2303                              |   3|   0|    3|          0|
    |i_cast_reg_2249                           |   3|   0|    7|          4|
    |i_mid2_reg_2233                           |   3|   0|    3|          0|
    |i_reg_713                                 |   3|   0|    3|          0|
    |i_state_addr_2_reg_2265                   |   3|   0|    3|          0|
    |i_state_addr_3_reg_2343                   |   3|   0|    3|          0|
    |icmp_reg_2518                             |   1|   0|    1|          0|
    |indvar_flatten_next_reg_2228              |   5|   0|    5|          0|
    |indvar_flatten_reg_691                    |   5|   0|    5|          0|
    |invdar1_reg_646                           |   3|   0|    3|          0|
    |invdar2_reg_657                           |   3|   0|    3|          0|
    |invdar3_reg_668                           |   3|   0|    3|          0|
    |invdar_reg_635                            |   3|   0|    3|          0|
    |j_1_reg_702                               |   3|   0|    3|          0|
    |j_2_cast_reg_2332                         |   3|   0|    8|          5|
    |j_2_reg_724                               |   3|   0|    3|          0|
    |j_3_reg_736                               |   3|   0|    3|          0|
    |j_4_reg_747                               |   3|   0|    3|          0|
    |j_5_reg_2174                              |   3|   0|    3|          0|
    |j_9_reg_2327                              |   3|   0|    3|          0|
    |j_cast_reg_2192                           |   3|   0|    4|          1|
    |j_reg_679                                 |   3|   0|    3|          0|
    |lstm_output_0_in_reg_758                  |  32|   0|   32|          0|
    |lstm_output_reg_2579                      |  16|   0|   16|          0|
    |lut_tanh_load_2_reg_2463                  |  13|   0|   13|          0|
    |o_state_addr_2_reg_2275                   |   3|   0|    3|          0|
    |o_state_addr_4_reg_2358                   |   3|   0|    3|          0|
    |o_state_load_1_reg_2545                   |  16|   0|   16|          0|
    |tmp_109_reg_2425                          |  11|   0|   11|          0|
    |tmp_10_cast_reg_2162                      |  31|   0|   31|          0|
    |tmp_10_reg_2179                           |   3|   0|   64|         61|
    |tmp_111_reg_2431                          |   1|   0|    1|          0|
    |tmp_113_reg_2468                          |   1|   0|    1|          0|
    |tmp_120_reg_2524                          |   1|   0|    1|          0|
    |tmp_127_reg_2535                          |   1|   0|    1|          0|
    |tmp_128_cast1_reg_2487                    |   7|   0|   64|         57|
    |tmp_14_reg_2217                           |   7|   0|    7|          0|
    |tmp_26_reg_2202                           |   5|   0|    5|          0|
    |tmp_35_mid2_v_reg_2244                    |   3|   0|    3|          0|
    |tmp_37_reg_2338                           |   3|   0|    4|          1|
    |tmp_39_cast1_mid2_reg_2285                |   5|   0|    7|          2|
    |tmp_39_cast1_mid2_v_reg_2239              |   5|   0|    5|          0|
    |tmp_47_reg_2453                           |   1|   0|    1|          0|
    |tmp_51_cast_reg_2291                      |  28|   0|   28|          0|
    |tmp_67_reg_2313                           |   7|   0|    7|          0|
    |tmp_75_reg_2442                           |   1|   0|    1|          0|
    |tmp_78_reg_2368                           |   1|   0|    1|          0|
    |tmp_80_reg_2379                           |   1|   0|    1|          0|
    |tmp_91_reg_2394                           |   1|   0|    1|          0|
    |tmp_97_reg_2405                           |   1|   0|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 351|   0|  539|        188|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------+-----+-----+------------+-----------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | lstm_n5_16s_16b | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | lstm_n5_16s_16b | return value |
|ap_start         |  in |    1| ap_ctrl_hs | lstm_n5_16s_16b | return value |
|ap_done          | out |    1| ap_ctrl_hs | lstm_n5_16s_16b | return value |
|ap_idle          | out |    1| ap_ctrl_hs | lstm_n5_16s_16b | return value |
|ap_ready         | out |    1| ap_ctrl_hs | lstm_n5_16s_16b | return value |
|ch_ena           |  in |    4|   ap_none  |      ch_ena     |    scalar    |
|sampleinput      |  in |   24|   ap_none  |   sampleinput   |    scalar    |
|weight_Addr_A    | out |   32|    bram    |      weight     |     array    |
|weight_EN_A      | out |    1|    bram    |      weight     |     array    |
|weight_WEN_A     | out |    4|    bram    |      weight     |     array    |
|weight_Din_A     | out |   32|    bram    |      weight     |     array    |
|weight_Dout_A    |  in |   32|    bram    |      weight     |     array    |
|weight_Clk_A     | out |    1|    bram    |      weight     |     array    |
|weight_Rst_A     | out |    1|    bram    |      weight     |     array    |
|lstm_out         | out |   16|   ap_vld   |     lstm_out    |    pointer   |
|lstm_out_ap_vld  | out |    1|   ap_vld   |     lstm_out    |    pointer   |
+-----------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5
  * Pipeline-1: initiation interval (II) = 4, depth = 5
  * Pipeline-2: initiation interval (II) = 4, depth = 7
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 5
  Pipeline-0 : II = 4, D = 5, States = { 6 7 8 9 10 }
  Pipeline-1 : II = 4, D = 5, States = { 12 13 14 15 16 }
  Pipeline-2 : II = 4, D = 7, States = { 18 19 20 21 22 23 24 }
  Pipeline-3 : II = 1, D = 3, States = { 26 27 28 }
  Pipeline-4 : II = 1, D = 2, States = { 31 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp_1)
	3  / (tmp_1)
3 --> 
	3  / (!tmp_3)
	4  / (tmp_3)
4 --> 
	4  / (!tmp_5)
	5  / (tmp_5)
5 --> 
	5  / (!tmp_7)
	6  / (tmp_7)
6 --> 
	11  / (exitcond5)
	7  / (!exitcond5)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	6  / true
11 --> 
	12  / true
12 --> 
	17  / (exitcond_flatten)
	13  / (!exitcond_flatten)
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	12  / true
17 --> 
	18  / true
18 --> 
	25  / (exitcond2)
	19  / (!exitcond2)
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	18  / true
25 --> 
	26  / true
26 --> 
	29  / (exitcond1)
	27  / (!exitcond1)
27 --> 
	28  / true
28 --> 
	26  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / (exitcond)
	31  / (!exitcond)
33 --> 

* FSM state operations: 

 <State 1> : 0.60ns
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4 %ch_ena) nounwind, !map !7"
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24 %sampleinput) nounwind, !map !13"
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %weight) nounwind, !map !17"
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %lstm_out) nounwind, !map !23"
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @lstm_n5_16s_16b_str) nounwind"
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sampleinput_read = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %sampleinput) nounwind"
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%ch_ena_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %ch_ena) nounwind"
ST_1 : Operation 41 [1/1] (0.59ns)   --->   "%i_state = alloca [5 x i16], align 2" [lstm_n5_16s_16b.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_1 : Operation 42 [1/1] (0.59ns)   --->   "%f_state = alloca [5 x i16], align 2" [lstm_n5_16s_16b.c:280]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_1 : Operation 43 [1/1] (0.59ns)   --->   "%o_state = alloca [5 x i16], align 2" [lstm_n5_16s_16b.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_1 : Operation 44 [1/1] (0.59ns)   --->   "%g_state = alloca [5 x i16], align 2" [lstm_n5_16s_16b.c:282]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([256 x i32]* %weight, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([256 x i32]* %weight, [1 x i8]* @p_str1, [12 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"
ST_1 : Operation 47 [1/1] (0.60ns)   --->   "br label %meminst"

 <State 2> : 0.60ns
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%invdar = phi i3 [ 0, %0 ], [ %indvarinc, %meminst ]" [lstm_n5_16s_16b.c:279]
ST_2 : Operation 49 [1/1] (0.57ns)   --->   "%indvarinc = add i3 %invdar, 1" [lstm_n5_16s_16b.c:279]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp = zext i3 %invdar to i64" [lstm_n5_16s_16b.c:279]
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%i_state_addr = getelementptr [5 x i16]* %i_state, i64 0, i64 %tmp" [lstm_n5_16s_16b.c:279]
ST_2 : Operation 52 [1/1] (0.59ns)   --->   "store i16 0, i16* %i_state_addr, align 2" [lstm_n5_16s_16b.c:279]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_2 : Operation 53 [1/1] (0.49ns)   --->   "%tmp_1 = icmp eq i3 %invdar, -4" [lstm_n5_16s_16b.c:279]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopName([15 x i8]* @memset_i_state_str) nounwind"
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %meminst23.preheader, label %meminst" [lstm_n5_16s_16b.c:279]
ST_2 : Operation 57 [1/1] (0.60ns)   --->   "br label %meminst23" [lstm_n5_16s_16b.c:280]

 <State 3> : 0.60ns
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%invdar1 = phi i3 [ %indvarinc1, %meminst23 ], [ 0, %meminst23.preheader ]" [lstm_n5_16s_16b.c:280]
ST_3 : Operation 59 [1/1] (0.57ns)   --->   "%indvarinc1 = add i3 %invdar1, 1" [lstm_n5_16s_16b.c:280]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_2 = zext i3 %invdar1 to i64" [lstm_n5_16s_16b.c:280]
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%f_state_addr = getelementptr [5 x i16]* %f_state, i64 0, i64 %tmp_2" [lstm_n5_16s_16b.c:280]
ST_3 : Operation 62 [1/1] (0.59ns)   --->   "store i16 0, i16* %f_state_addr, align 2" [lstm_n5_16s_16b.c:280]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_3 : Operation 63 [1/1] (0.49ns)   --->   "%tmp_3 = icmp eq i3 %invdar1, -4" [lstm_n5_16s_16b.c:280]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopName([15 x i8]* @memset_f_state_str) nounwind"
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %meminst26.preheader, label %meminst23" [lstm_n5_16s_16b.c:280]
ST_3 : Operation 67 [1/1] (0.60ns)   --->   "br label %meminst26" [lstm_n5_16s_16b.c:281]

 <State 4> : 0.60ns
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%invdar2 = phi i3 [ %indvarinc2, %meminst26 ], [ 0, %meminst26.preheader ]" [lstm_n5_16s_16b.c:281]
ST_4 : Operation 69 [1/1] (0.57ns)   --->   "%indvarinc2 = add i3 %invdar2, 1" [lstm_n5_16s_16b.c:281]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_4 = zext i3 %invdar2 to i64" [lstm_n5_16s_16b.c:281]
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%o_state_addr = getelementptr [5 x i16]* %o_state, i64 0, i64 %tmp_4" [lstm_n5_16s_16b.c:281]
ST_4 : Operation 72 [1/1] (0.59ns)   --->   "store i16 0, i16* %o_state_addr, align 2" [lstm_n5_16s_16b.c:281]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_4 : Operation 73 [1/1] (0.49ns)   --->   "%tmp_5 = icmp eq i3 %invdar2, -4" [lstm_n5_16s_16b.c:281]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopName([15 x i8]* @memset_o_state_str) nounwind"
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %meminst29.preheader, label %meminst26" [lstm_n5_16s_16b.c:281]
ST_4 : Operation 77 [1/1] (0.60ns)   --->   "br label %meminst29" [lstm_n5_16s_16b.c:282]

 <State 5> : 0.80ns
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%invdar3 = phi i3 [ %indvarinc3, %meminst29 ], [ 0, %meminst29.preheader ]" [lstm_n5_16s_16b.c:282]
ST_5 : Operation 79 [1/1] (0.57ns)   --->   "%indvarinc3 = add i3 %invdar3, 1" [lstm_n5_16s_16b.c:282]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_6 = zext i3 %invdar3 to i64" [lstm_n5_16s_16b.c:282]
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%g_state_addr = getelementptr [5 x i16]* %g_state, i64 0, i64 %tmp_6" [lstm_n5_16s_16b.c:282]
ST_5 : Operation 82 [1/1] (0.59ns)   --->   "store i16 0, i16* %g_state_addr, align 2" [lstm_n5_16s_16b.c:282]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_5 : Operation 83 [1/1] (0.49ns)   --->   "%tmp_7 = icmp eq i3 %invdar3, -4" [lstm_n5_16s_16b.c:282]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopName([15 x i8]* @memset_g_state_str) nounwind"
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %1, label %meminst29" [lstm_n5_16s_16b.c:282]
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset([80 x i16]* @h_state, i32 1, [1 x i8]* @p_str1)" [lstm_n5_16s_16b.c:283]
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset([80 x i16]* @c_state, i32 1, [1 x i8]* @p_str1)" [lstm_n5_16s_16b.c:284]
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i24 %sampleinput_read to i19" [lstm_n5_16s_16b.c:291]
ST_5 : Operation 90 [1/1] (0.80ns)   --->   "%tmp_9 = add i19 120000, %tmp_8" [lstm_n5_16s_16b.c:291]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%sampleinput_16b = call i16 @_ssdm_op_PartSelect.i16.i19.i32.i32(i19 %tmp_9, i32 3, i32 18)" [lstm_n5_16s_16b.c:291]
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_10_cast = sext i16 %sampleinput_16b to i31" [lstm_n5_16s_16b.c:293]
ST_5 : Operation 93 [1/1] (0.60ns)   --->   "br label %2" [lstm_n5_16s_16b.c:293]

 <State 6> : 1.16ns
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%j = phi i3 [ 0, %1 ], [ %j_5, %3 ]"
ST_6 : Operation 95 [1/1] (0.49ns)   --->   "%exitcond5 = icmp eq i3 %j, -3" [lstm_n5_16s_16b.c:293]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.57ns)   --->   "%j_5 = add i3 %j, 1" [lstm_n5_16s_16b.c:293]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.preheader8.preheader, label %3" [lstm_n5_16s_16b.c:293]
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_10 = zext i3 %j to i64" [lstm_n5_16s_16b.c:295]
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%weight_addr = getelementptr [256 x i32]* %weight, i64 0, i64 %tmp_10" [lstm_n5_16s_16b.c:295]
ST_6 : Operation 100 [2/2] (1.15ns)   --->   "%weight_load = load i32* %weight_addr, align 4" [lstm_n5_16s_16b.c:295]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>

 <State 7> : 4.29ns
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%j_cast1 = zext i3 %j to i5" [lstm_n5_16s_16b.c:293]
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%j_cast = zext i3 %j to i4" [lstm_n5_16s_16b.c:293]
ST_7 : Operation 103 [1/2] (1.15ns)   --->   "%weight_load = load i32* %weight_addr, align 4" [lstm_n5_16s_16b.c:295]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i32 %weight_load to i16" [lstm_n5_16s_16b.c:295]
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_14_cast = sext i16 %tmp_17 to i31" [lstm_n5_16s_16b.c:295]
ST_7 : Operation 106 [1/1] (2.53ns)   --->   "%tmp_12 = mul i31 %tmp_14_cast, %tmp_10_cast" [lstm_n5_16s_16b.c:295]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_13 = call i16 @_ssdm_op_PartSelect.i16.i31.i32.i32(i31 %tmp_12, i32 15, i32 30)" [lstm_n5_16s_16b.c:295]
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%i_state_addr_1 = getelementptr inbounds [5 x i16]* %i_state, i64 0, i64 %tmp_10" [lstm_n5_16s_16b.c:295]
ST_7 : Operation 109 [1/1] (0.59ns)   --->   "store i16 %tmp_13, i16* %i_state_addr_1, align 2" [lstm_n5_16s_16b.c:295]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_7 : Operation 110 [1/1] (0.70ns)   --->   "%tmp_15 = add i4 5, %j_cast" [lstm_n5_16s_16b.c:296]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_16 = zext i4 %tmp_15 to i64" [lstm_n5_16s_16b.c:296]
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%weight_addr_1 = getelementptr [256 x i32]* %weight, i64 0, i64 %tmp_16" [lstm_n5_16s_16b.c:296]
ST_7 : Operation 113 [2/2] (1.15ns)   --->   "%weight_load_1 = load i32* %weight_addr_1, align 4" [lstm_n5_16s_16b.c:296]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 114 [1/1] (0.70ns)   --->   "%tmp_26 = add i5 15, %j_cast1" [lstm_n5_16s_16b.c:298]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 4.29ns
ST_8 : Operation 115 [1/2] (1.15ns)   --->   "%weight_load_1 = load i32* %weight_addr_1, align 4" [lstm_n5_16s_16b.c:296]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_20 = trunc i32 %weight_load_1 to i16" [lstm_n5_16s_16b.c:296]
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_21_cast = sext i16 %tmp_20 to i31" [lstm_n5_16s_16b.c:296]
ST_8 : Operation 118 [1/1] (2.53ns)   --->   "%tmp_18 = mul i31 %tmp_21_cast, %tmp_10_cast" [lstm_n5_16s_16b.c:296]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_19 = call i16 @_ssdm_op_PartSelect.i16.i31.i32.i32(i31 %tmp_18, i32 15, i32 30)" [lstm_n5_16s_16b.c:296]
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%f_state_addr_1 = getelementptr inbounds [5 x i16]* %f_state, i64 0, i64 %tmp_10" [lstm_n5_16s_16b.c:296]
ST_8 : Operation 121 [1/1] (0.59ns)   --->   "store i16 %tmp_19, i16* %f_state_addr_1, align 2" [lstm_n5_16s_16b.c:296]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_8 : Operation 122 [1/1] (0.70ns)   --->   "%tmp_21 = add i4 -6, %j_cast" [lstm_n5_16s_16b.c:297]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_22 = zext i4 %tmp_21 to i64" [lstm_n5_16s_16b.c:297]
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%weight_addr_2 = getelementptr [256 x i32]* %weight, i64 0, i64 %tmp_22" [lstm_n5_16s_16b.c:297]
ST_8 : Operation 125 [2/2] (1.15ns)   --->   "%weight_load_2 = load i32* %weight_addr_2, align 4" [lstm_n5_16s_16b.c:297]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>

 <State 9> : 4.29ns
ST_9 : Operation 126 [1/2] (1.15ns)   --->   "%weight_load_2 = load i32* %weight_addr_2, align 4" [lstm_n5_16s_16b.c:297]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_23 = trunc i32 %weight_load_2 to i16" [lstm_n5_16s_16b.c:297]
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_28_cast = sext i16 %tmp_23 to i31" [lstm_n5_16s_16b.c:297]
ST_9 : Operation 129 [1/1] (2.53ns)   --->   "%tmp_24 = mul i31 %tmp_28_cast, %tmp_10_cast" [lstm_n5_16s_16b.c:297]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_25 = call i16 @_ssdm_op_PartSelect.i16.i31.i32.i32(i31 %tmp_24, i32 15, i32 30)" [lstm_n5_16s_16b.c:297]
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%o_state_addr_1 = getelementptr inbounds [5 x i16]* %o_state, i64 0, i64 %tmp_10" [lstm_n5_16s_16b.c:297]
ST_9 : Operation 132 [1/1] (0.59ns)   --->   "store i16 %tmp_25, i16* %o_state_addr_1, align 2" [lstm_n5_16s_16b.c:297]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_27 = zext i5 %tmp_26 to i64" [lstm_n5_16s_16b.c:298]
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%weight_addr_3 = getelementptr [256 x i32]* %weight, i64 0, i64 %tmp_27" [lstm_n5_16s_16b.c:298]
ST_9 : Operation 135 [2/2] (1.15ns)   --->   "%weight_load_3 = load i32* %weight_addr_3, align 4" [lstm_n5_16s_16b.c:298]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>

 <State 10> : 4.29ns
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind" [lstm_n5_16s_16b.c:293]
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [lstm_n5_16s_16b.c:294]
ST_10 : Operation 139 [1/2] (1.15ns)   --->   "%weight_load_3 = load i32* %weight_addr_3, align 4" [lstm_n5_16s_16b.c:298]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_28 = trunc i32 %weight_load_3 to i16" [lstm_n5_16s_16b.c:298]
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_35_cast = sext i16 %tmp_28 to i31" [lstm_n5_16s_16b.c:298]
ST_10 : Operation 142 [1/1] (2.53ns)   --->   "%tmp_29 = mul i31 %tmp_35_cast, %tmp_10_cast" [lstm_n5_16s_16b.c:298]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_30 = call i16 @_ssdm_op_PartSelect.i16.i31.i32.i32(i31 %tmp_29, i32 15, i32 30)" [lstm_n5_16s_16b.c:298]
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%g_state_addr_1 = getelementptr inbounds [5 x i16]* %g_state, i64 0, i64 %tmp_10" [lstm_n5_16s_16b.c:298]
ST_10 : Operation 145 [1/1] (0.59ns)   --->   "store i16 %tmp_30, i16* %g_state_addr_1, align 2" [lstm_n5_16s_16b.c:298]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_s) nounwind" [lstm_n5_16s_16b.c:299]
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "br label %2" [lstm_n5_16s_16b.c:293]

 <State 11> : 0.71ns
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i4 %ch_ena_read to i7"
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_11 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %ch_ena_read, i2 0)"
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i6 %tmp_11 to i7" [lstm_n5_16s_16b.c:360]
ST_11 : Operation 151 [1/1] (0.70ns)   --->   "%tmp_14 = add i7 %tmp_8_cast, %p_shl1_cast" [lstm_n5_16s_16b.c:360]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 152 [1/1] (0.60ns)   --->   "br label %.preheader7" [lstm_n5_16s_16b.c:301]

 <State 12> : 3.56ns
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i5 [ 0, %.preheader8.preheader ], [ %indvar_flatten_next, %.preheader8 ]"
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%j_1 = phi i3 [ 0, %.preheader8.preheader ], [ %tmp_35_mid2_v, %.preheader8 ]" [lstm_n5_16s_16b.c:304]
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "%i = phi i3 [ 0, %.preheader8.preheader ], [ %i_1, %.preheader8 ]"
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%j_1_cast = zext i3 %j_1 to i5" [lstm_n5_16s_16b.c:301]
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%p_shl = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %j_1, i2 0)" [lstm_n5_16s_16b.c:304]
ST_12 : Operation 158 [1/1] (0.70ns)   --->   "%tmp_31 = add i5 %j_1_cast, %p_shl" [lstm_n5_16s_16b.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 159 [1/1] (0.63ns)   --->   "%exitcond_flatten = icmp eq i5 %indvar_flatten, -7"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 160 [1/1] (0.70ns)   --->   "%indvar_flatten_next = add i5 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.preheader6.preheader, label %.preheader8"
ST_12 : Operation 162 [1/1] (0.57ns)   --->   "%j_6 = add i3 1, %j_1" [lstm_n5_16s_16b.c:301]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 163 [1/1] (0.49ns)   --->   "%exitcond3 = icmp eq i3 %i, -3" [lstm_n5_16s_16b.c:302]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 164 [1/1] (0.42ns)   --->   "%i_mid2 = select i1 %exitcond3, i3 0, i3 %i" [lstm_n5_16s_16b.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%j_1_cast_mid1 = zext i3 %j_6 to i5" [lstm_n5_16s_16b.c:301]
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%p_shl_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %j_6, i2 0)" [lstm_n5_16s_16b.c:304]
ST_12 : Operation 167 [1/1] (0.70ns)   --->   "%tmp_34_mid1 = add i5 %j_1_cast_mid1, %p_shl_mid1" [lstm_n5_16s_16b.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 168 [1/1] (0.42ns)   --->   "%tmp_39_cast1_mid2_v = select i1 %exitcond3, i5 %tmp_34_mid1, i5 %tmp_31" [lstm_n5_16s_16b.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_39_cast_mid2 = zext i5 %tmp_39_cast1_mid2_v to i6" [lstm_n5_16s_16b.c:304]
ST_12 : Operation 170 [1/1] (0.42ns)   --->   "%tmp_35_mid2_v = select i1 %exitcond3, i3 %j_6, i3 %j_1" [lstm_n5_16s_16b.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_35_mid2 = zext i3 %tmp_35_mid2_v to i64" [lstm_n5_16s_16b.c:304]
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %i_mid2 to i7" [lstm_n5_16s_16b.c:302]
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "%i_cast2 = zext i3 %i_mid2 to i5" [lstm_n5_16s_16b.c:302]
ST_12 : Operation 174 [1/1] (0.70ns)   --->   "%tmp_33 = add i7 %tmp_14, %i_cast" [lstm_n5_16s_16b.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_34_cast = zext i7 %tmp_33 to i64" [lstm_n5_16s_16b.c:304]
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%h_state_addr = getelementptr [80 x i16]* @h_state, i64 0, i64 %tmp_34_cast" [lstm_n5_16s_16b.c:304]
ST_12 : Operation 177 [2/2] (1.15ns)   --->   "%h_state_load = load i16* %h_state_addr, align 2" [lstm_n5_16s_16b.c:304]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_12 : Operation 178 [1/1] (0.70ns)   --->   "%tmp1 = add i5 -12, %i_cast2" [lstm_n5_16s_16b.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%tmp26_cast = zext i5 %tmp1 to i6" [lstm_n5_16s_16b.c:304]
ST_12 : Operation 180 [1/1] (0.70ns)   --->   "%tmp_34 = add i6 %tmp_39_cast_mid2, %tmp26_cast" [lstm_n5_16s_16b.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_35 = zext i6 %tmp_34 to i64" [lstm_n5_16s_16b.c:304]
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "%weight_addr_6 = getelementptr [256 x i32]* %weight, i64 0, i64 %tmp_35" [lstm_n5_16s_16b.c:304]
ST_12 : Operation 183 [2/2] (1.15ns)   --->   "%weight_load_5 = load i32* %weight_addr_6, align 4" [lstm_n5_16s_16b.c:304]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%i_state_addr_2 = getelementptr inbounds [5 x i16]* %i_state, i64 0, i64 %tmp_35_mid2" [lstm_n5_16s_16b.c:304]
ST_12 : Operation 185 [2/2] (0.59ns)   --->   "%i_state_load_1 = load i16* %i_state_addr_2, align 2" [lstm_n5_16s_16b.c:304]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_12 : Operation 186 [1/1] (0.00ns)   --->   "%f_state_addr_2 = getelementptr inbounds [5 x i16]* %f_state, i64 0, i64 %tmp_35_mid2" [lstm_n5_16s_16b.c:305]
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%o_state_addr_2 = getelementptr inbounds [5 x i16]* %o_state, i64 0, i64 %tmp_35_mid2" [lstm_n5_16s_16b.c:306]
ST_12 : Operation 188 [1/1] (0.00ns)   --->   "%g_state_addr_2 = getelementptr inbounds [5 x i16]* %g_state, i64 0, i64 %tmp_35_mid2" [lstm_n5_16s_16b.c:307]

 <State 13> : 5.07ns
ST_13 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_39_cast1_mid2 = zext i5 %tmp_39_cast1_mid2_v to i7" [lstm_n5_16s_16b.c:304]
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%i_cast1 = zext i3 %i_mid2 to i6" [lstm_n5_16s_16b.c:302]
ST_13 : Operation 191 [1/2] (1.15ns)   --->   "%h_state_load = load i16* %h_state_addr, align 2" [lstm_n5_16s_16b.c:304]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_51_cast = sext i16 %h_state_load to i28" [lstm_n5_16s_16b.c:304]
ST_13 : Operation 193 [1/2] (1.15ns)   --->   "%weight_load_5 = load i32* %weight_addr_6, align 4" [lstm_n5_16s_16b.c:304]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_39 = trunc i32 %weight_load_5 to i16" [lstm_n5_16s_16b.c:304]
ST_13 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_56_cast = sext i16 %tmp_39 to i28" [lstm_n5_16s_16b.c:304]
ST_13 : Operation 196 [1/1] (2.53ns)   --->   "%tmp_42 = mul i28 %tmp_56_cast, %tmp_51_cast" [lstm_n5_16s_16b.c:304]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 197 [1/2] (0.59ns)   --->   "%i_state_load_1 = load i16* %i_state_addr_2, align 2" [lstm_n5_16s_16b.c:304]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_13 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_45 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %tmp_42, i32 12, i32 27)" [lstm_n5_16s_16b.c:304]
ST_13 : Operation 199 [1/1] (0.78ns)   --->   "%tmp_50 = add i16 %tmp_45, %i_state_load_1" [lstm_n5_16s_16b.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 200 [1/1] (0.59ns)   --->   "store i16 %tmp_50, i16* %i_state_addr_2, align 2" [lstm_n5_16s_16b.c:304]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_13 : Operation 201 [1/1] (0.70ns)   --->   "%tmp2 = add i6 -19, %i_cast1" [lstm_n5_16s_16b.c:305]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "%tmp27_cast = zext i6 %tmp2 to i7" [lstm_n5_16s_16b.c:305]
ST_13 : Operation 203 [1/1] (0.70ns)   --->   "%tmp_53 = add i7 %tmp_39_cast1_mid2, %tmp27_cast" [lstm_n5_16s_16b.c:305]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_54 = zext i7 %tmp_53 to i64" [lstm_n5_16s_16b.c:305]
ST_13 : Operation 205 [1/1] (0.00ns)   --->   "%weight_addr_7 = getelementptr [256 x i32]* %weight, i64 0, i64 %tmp_54" [lstm_n5_16s_16b.c:305]
ST_13 : Operation 206 [2/2] (1.15ns)   --->   "%weight_load_6 = load i32* %weight_addr_7, align 4" [lstm_n5_16s_16b.c:305]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 207 [2/2] (0.59ns)   --->   "%f_state_load = load i16* %f_state_addr_2, align 2" [lstm_n5_16s_16b.c:305]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_13 : Operation 208 [1/1] (0.57ns)   --->   "%i_1 = add i3 1, %i_mid2" [lstm_n5_16s_16b.c:302]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 14> : 5.07ns
ST_14 : Operation 209 [1/2] (1.15ns)   --->   "%weight_load_6 = load i32* %weight_addr_7, align 4" [lstm_n5_16s_16b.c:305]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_55 = trunc i32 %weight_load_6 to i16" [lstm_n5_16s_16b.c:305]
ST_14 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_65_cast = sext i16 %tmp_55 to i28" [lstm_n5_16s_16b.c:305]
ST_14 : Operation 212 [1/1] (2.53ns)   --->   "%tmp_57 = mul i28 %tmp_65_cast, %tmp_51_cast" [lstm_n5_16s_16b.c:305]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 213 [1/2] (0.59ns)   --->   "%f_state_load = load i16* %f_state_addr_2, align 2" [lstm_n5_16s_16b.c:305]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_14 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_58 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %tmp_57, i32 12, i32 27)" [lstm_n5_16s_16b.c:305]
ST_14 : Operation 215 [1/1] (0.78ns)   --->   "%tmp_59 = add i16 %tmp_58, %f_state_load" [lstm_n5_16s_16b.c:305]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 216 [1/1] (0.59ns)   --->   "store i16 %tmp_59, i16* %f_state_addr_2, align 2" [lstm_n5_16s_16b.c:305]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_14 : Operation 217 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i7 -58, %i_cast" [lstm_n5_16s_16b.c:306]   --->   Core 79 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 218 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%tmp_60 = add i7 %tmp_39_cast1_mid2, %tmp3" [lstm_n5_16s_16b.c:306]   --->   Core 79 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_61 = zext i7 %tmp_60 to i64" [lstm_n5_16s_16b.c:306]
ST_14 : Operation 220 [1/1] (0.00ns)   --->   "%weight_addr_8 = getelementptr [256 x i32]* %weight, i64 0, i64 %tmp_61" [lstm_n5_16s_16b.c:306]
ST_14 : Operation 221 [2/2] (1.15ns)   --->   "%weight_load_7 = load i32* %weight_addr_8, align 4" [lstm_n5_16s_16b.c:306]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 222 [2/2] (0.59ns)   --->   "%o_state_load = load i16* %o_state_addr_2, align 2" [lstm_n5_16s_16b.c:306]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_14 : Operation 223 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i7 -33, %i_cast" [lstm_n5_16s_16b.c:307]   --->   Core 79 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 224 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%tmp_67 = add i7 %tmp_39_cast1_mid2, %tmp4" [lstm_n5_16s_16b.c:307]   --->   Core 79 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

 <State 15> : 5.07ns
ST_15 : Operation 225 [1/2] (1.15ns)   --->   "%weight_load_7 = load i32* %weight_addr_8, align 4" [lstm_n5_16s_16b.c:306]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_62 = trunc i32 %weight_load_7 to i16" [lstm_n5_16s_16b.c:306]
ST_15 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_74_cast = sext i16 %tmp_62 to i28" [lstm_n5_16s_16b.c:306]
ST_15 : Operation 228 [1/1] (2.53ns)   --->   "%tmp_63 = mul i28 %tmp_74_cast, %tmp_51_cast" [lstm_n5_16s_16b.c:306]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 229 [1/2] (0.59ns)   --->   "%o_state_load = load i16* %o_state_addr_2, align 2" [lstm_n5_16s_16b.c:306]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_15 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_64 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %tmp_63, i32 12, i32 27)" [lstm_n5_16s_16b.c:306]
ST_15 : Operation 231 [1/1] (0.78ns)   --->   "%tmp_66 = add i16 %tmp_64, %o_state_load" [lstm_n5_16s_16b.c:306]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 232 [1/1] (0.59ns)   --->   "store i16 %tmp_66, i16* %o_state_addr_2, align 2" [lstm_n5_16s_16b.c:306]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_15 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_68 = zext i7 %tmp_67 to i64" [lstm_n5_16s_16b.c:307]
ST_15 : Operation 234 [1/1] (0.00ns)   --->   "%weight_addr_9 = getelementptr [256 x i32]* %weight, i64 0, i64 %tmp_68" [lstm_n5_16s_16b.c:307]
ST_15 : Operation 235 [2/2] (1.15ns)   --->   "%weight_load_8 = load i32* %weight_addr_9, align 4" [lstm_n5_16s_16b.c:307]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 236 [2/2] (0.59ns)   --->   "%g_state_load = load i16* %g_state_addr_2, align 2" [lstm_n5_16s_16b.c:307]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>

 <State 16> : 5.07ns
ST_16 : Operation 237 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25) nounwind"
ST_16 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind" [lstm_n5_16s_16b.c:302]
ST_16 : Operation 239 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [lstm_n5_16s_16b.c:303]
ST_16 : Operation 240 [1/2] (1.15ns)   --->   "%weight_load_8 = load i32* %weight_addr_9, align 4" [lstm_n5_16s_16b.c:307]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_69 = trunc i32 %weight_load_8 to i16" [lstm_n5_16s_16b.c:307]
ST_16 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_83_cast = sext i16 %tmp_69 to i28" [lstm_n5_16s_16b.c:307]
ST_16 : Operation 243 [1/1] (2.53ns)   --->   "%tmp_70 = mul i28 %tmp_83_cast, %tmp_51_cast" [lstm_n5_16s_16b.c:307]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 244 [1/2] (0.59ns)   --->   "%g_state_load = load i16* %g_state_addr_2, align 2" [lstm_n5_16s_16b.c:307]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_16 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_71 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %tmp_70, i32 12, i32 27)" [lstm_n5_16s_16b.c:307]
ST_16 : Operation 246 [1/1] (0.78ns)   --->   "%tmp_72 = add i16 %tmp_71, %g_state_load" [lstm_n5_16s_16b.c:307]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 247 [1/1] (0.59ns)   --->   "store i16 %tmp_72, i16* %g_state_addr_2, align 2" [lstm_n5_16s_16b.c:307]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_16 : Operation 248 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_32) nounwind" [lstm_n5_16s_16b.c:308]
ST_16 : Operation 249 [1/1] (0.00ns)   --->   "br label %.preheader7" [lstm_n5_16s_16b.c:302]

 <State 17> : 0.60ns
ST_17 : Operation 250 [1/1] (0.60ns)   --->   "br label %.preheader6" [lstm_n5_16s_16b.c:311]

 <State 18> : 0.57ns
ST_18 : Operation 251 [1/1] (0.00ns)   --->   "%j_2 = phi i3 [ %j_9, %_ifconv ], [ 0, %.preheader6.preheader ]"
ST_18 : Operation 252 [1/1] (0.49ns)   --->   "%exitcond2 = icmp eq i3 %j_2, -3" [lstm_n5_16s_16b.c:311]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 253 [1/1] (0.57ns)   --->   "%j_9 = add i3 %j_2, 1" [lstm_n5_16s_16b.c:311]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 254 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader.preheader, label %_ifconv" [lstm_n5_16s_16b.c:311]

 <State 19> : 1.86ns
ST_19 : Operation 255 [1/1] (0.00ns)   --->   "%j_2_cast = zext i3 %j_2 to i8" [lstm_n5_16s_16b.c:311]
ST_19 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_37 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 true, i3 %j_2)" [lstm_n5_16s_16b.c:313]
ST_19 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_40 = zext i3 %j_2 to i64" [lstm_n5_16s_16b.c:313]
ST_19 : Operation 258 [1/1] (0.00ns)   --->   "%i_state_addr_3 = getelementptr inbounds [5 x i16]* %i_state, i64 0, i64 %tmp_40" [lstm_n5_16s_16b.c:313]
ST_19 : Operation 259 [1/1] (0.70ns)   --->   "%tmp_52 = add i8 125, %j_2_cast" [lstm_n5_16s_16b.c:324]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_56 = zext i8 %tmp_52 to i64" [lstm_n5_16s_16b.c:324]
ST_19 : Operation 261 [1/1] (0.00ns)   --->   "%weight_addr_11 = getelementptr [256 x i32]* %weight, i64 0, i64 %tmp_56" [lstm_n5_16s_16b.c:324]
ST_19 : Operation 262 [2/2] (1.15ns)   --->   "%weight_load_10 = load i32* %weight_addr_11, align 4" [lstm_n5_16s_16b.c:324]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 263 [1/1] (0.00ns)   --->   "%f_state_addr_4 = getelementptr inbounds [5 x i16]* %f_state, i64 0, i64 %tmp_40" [lstm_n5_16s_16b.c:324]
ST_19 : Operation 264 [2/2] (0.59ns)   --->   "%f_state_load_2 = load i16* %f_state_addr_4, align 2" [lstm_n5_16s_16b.c:324]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_19 : Operation 265 [1/1] (0.00ns)   --->   "%o_state_addr_4 = getelementptr inbounds [5 x i16]* %o_state, i64 0, i64 %tmp_40" [lstm_n5_16s_16b.c:335]
ST_19 : Operation 266 [1/1] (0.00ns)   --->   "%g_state_addr_4 = getelementptr inbounds [5 x i16]* %g_state, i64 0, i64 %tmp_40" [lstm_n5_16s_16b.c:346]

 <State 20> : 3.84ns
ST_20 : Operation 267 [1/2] (1.15ns)   --->   "%weight_load_10 = load i32* %weight_addr_11, align 4" [lstm_n5_16s_16b.c:324]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_76 = trunc i32 %weight_load_10 to i16" [lstm_n5_16s_16b.c:324]
ST_20 : Operation 269 [1/2] (0.59ns)   --->   "%f_state_load_2 = load i16* %f_state_addr_4, align 2" [lstm_n5_16s_16b.c:324]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_20 : Operation 270 [1/1] (0.78ns)   --->   "%tmp_65 = add i16 %tmp_76, %f_state_load_2" [lstm_n5_16s_16b.c:324]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_74 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %tmp_65, i32 5, i32 15)" [lstm_n5_16s_16b.c:325]
ST_20 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_77 = sext i11 %tmp_74 to i16" [lstm_n5_16s_16b.c:325]
ST_20 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_65, i32 15)" [lstm_n5_16s_16b.c:328]
ST_20 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_79 = zext i16 %tmp_77 to i64" [lstm_n5_16s_16b.c:329]
ST_20 : Operation 275 [1/1] (0.00ns)   --->   "%lut_sigmoid_addr_2 = getelementptr [1024 x i12]* @lut_sigmoid, i64 0, i64 %tmp_79" [lstm_n5_16s_16b.c:329]
ST_20 : Operation 276 [2/2] (1.15ns)   --->   "%lut_sigmoid_load_2 = load i12* %lut_sigmoid_addr_2, align 2" [lstm_n5_16s_16b.c:329]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 1024> <ROM>
ST_20 : Operation 277 [1/1] (0.61ns)   --->   "%tmp_80 = icmp eq i11 %tmp_74, -1024" [lstm_n5_16s_16b.c:330]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_144_cast = sext i11 %tmp_74 to i12" [lstm_n5_16s_16b.c:331]
ST_20 : Operation 279 [1/1] (0.73ns)   --->   "%tmp_81 = sub i12 0, %tmp_144_cast" [lstm_n5_16s_16b.c:331]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_145_cast = sext i12 %tmp_81 to i32" [lstm_n5_16s_16b.c:331]
ST_20 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_82 = zext i32 %tmp_145_cast to i64" [lstm_n5_16s_16b.c:331]
ST_20 : Operation 282 [1/1] (0.00ns)   --->   "%lut_sigmoid_addr_3 = getelementptr [1024 x i12]* @lut_sigmoid, i64 0, i64 %tmp_82" [lstm_n5_16s_16b.c:331]
ST_20 : Operation 283 [2/2] (1.15ns)   --->   "%lut_sigmoid_load_3 = load i12* %lut_sigmoid_addr_3, align 2" [lstm_n5_16s_16b.c:331]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 1024> <ROM>
ST_20 : Operation 284 [1/1] (0.70ns)   --->   "%tmp_84 = add i8 -126, %j_2_cast" [lstm_n5_16s_16b.c:335]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_85 = zext i8 %tmp_84 to i64" [lstm_n5_16s_16b.c:335]
ST_20 : Operation 286 [1/1] (0.00ns)   --->   "%weight_addr_12 = getelementptr [256 x i32]* %weight, i64 0, i64 %tmp_85" [lstm_n5_16s_16b.c:335]
ST_20 : Operation 287 [2/2] (1.15ns)   --->   "%weight_load_12 = load i32* %weight_addr_12, align 4" [lstm_n5_16s_16b.c:335]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 288 [2/2] (0.59ns)   --->   "%o_state_load_2 = load i16* %o_state_addr_4, align 2" [lstm_n5_16s_16b.c:335]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>

 <State 21> : 3.84ns
ST_21 : Operation 289 [1/2] (1.15ns)   --->   "%lut_sigmoid_load_2 = load i12* %lut_sigmoid_addr_2, align 2" [lstm_n5_16s_16b.c:329]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 1024> <ROM>
ST_21 : Operation 290 [1/2] (1.15ns)   --->   "%lut_sigmoid_load_3 = load i12* %lut_sigmoid_addr_3, align 2" [lstm_n5_16s_16b.c:331]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 1024> <ROM>
ST_21 : Operation 291 [1/1] (0.74ns)   --->   "%tmp_83 = sub i12 0, %lut_sigmoid_load_3" [lstm_n5_16s_16b.c:331]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node storemerge2)   --->   "%sel_tmp4 = select i1 %tmp_78, i12 %tmp_83, i12 %lut_sigmoid_load_2" [lstm_n5_16s_16b.c:328]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node storemerge2)   --->   "%sel_tmp6 = and i1 %tmp_80, %tmp_78" [lstm_n5_16s_16b.c:330]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 294 [1/1] (0.42ns) (out node of the LUT)   --->   "%storemerge2 = select i1 %sel_tmp6, i12 1, i12 %sel_tmp4" [lstm_n5_16s_16b.c:330]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 295 [1/1] (0.00ns)   --->   "%storemerge2_cast = zext i12 %storemerge2 to i16" [lstm_n5_16s_16b.c:330]
ST_21 : Operation 296 [1/1] (0.59ns)   --->   "store i16 %storemerge2_cast, i16* %f_state_addr_4, align 2" [lstm_n5_16s_16b.c:327]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_21 : Operation 297 [1/2] (1.15ns)   --->   "%weight_load_12 = load i32* %weight_addr_12, align 4" [lstm_n5_16s_16b.c:335]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_21 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_86 = trunc i32 %weight_load_12 to i16" [lstm_n5_16s_16b.c:335]
ST_21 : Operation 299 [1/2] (0.59ns)   --->   "%o_state_load_2 = load i16* %o_state_addr_4, align 2" [lstm_n5_16s_16b.c:335]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_21 : Operation 300 [1/1] (0.78ns)   --->   "%tmp_87 = add i16 %tmp_86, %o_state_load_2" [lstm_n5_16s_16b.c:335]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_88 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %tmp_87, i32 5, i32 15)" [lstm_n5_16s_16b.c:336]
ST_21 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_90 = sext i11 %tmp_88 to i16" [lstm_n5_16s_16b.c:336]
ST_21 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_91 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_87, i32 15)" [lstm_n5_16s_16b.c:339]
ST_21 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_93 = zext i16 %tmp_90 to i64" [lstm_n5_16s_16b.c:340]
ST_21 : Operation 305 [1/1] (0.00ns)   --->   "%lut_sigmoid_addr_4 = getelementptr [1024 x i12]* @lut_sigmoid, i64 0, i64 %tmp_93" [lstm_n5_16s_16b.c:340]
ST_21 : Operation 306 [2/2] (1.15ns)   --->   "%lut_sigmoid_load_4 = load i12* %lut_sigmoid_addr_4, align 2" [lstm_n5_16s_16b.c:340]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 1024> <ROM>
ST_21 : Operation 307 [1/1] (0.61ns)   --->   "%tmp_97 = icmp eq i11 %tmp_88, -1024" [lstm_n5_16s_16b.c:341]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_159_cast = sext i11 %tmp_88 to i12" [lstm_n5_16s_16b.c:342]
ST_21 : Operation 309 [1/1] (0.73ns)   --->   "%tmp_99 = sub i12 0, %tmp_159_cast" [lstm_n5_16s_16b.c:342]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_160_cast = sext i12 %tmp_99 to i32" [lstm_n5_16s_16b.c:342]
ST_21 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_101 = zext i32 %tmp_160_cast to i64" [lstm_n5_16s_16b.c:342]
ST_21 : Operation 312 [1/1] (0.00ns)   --->   "%lut_sigmoid_addr_5 = getelementptr [1024 x i12]* @lut_sigmoid, i64 0, i64 %tmp_101" [lstm_n5_16s_16b.c:342]
ST_21 : Operation 313 [2/2] (1.15ns)   --->   "%lut_sigmoid_load_5 = load i12* %lut_sigmoid_addr_5, align 2" [lstm_n5_16s_16b.c:342]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 1024> <ROM>
ST_21 : Operation 314 [1/1] (0.70ns)   --->   "%tmp_105 = add i8 -121, %j_2_cast" [lstm_n5_16s_16b.c:346]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_106 = zext i8 %tmp_105 to i64" [lstm_n5_16s_16b.c:346]
ST_21 : Operation 316 [1/1] (0.00ns)   --->   "%weight_addr_13 = getelementptr [256 x i32]* %weight, i64 0, i64 %tmp_106" [lstm_n5_16s_16b.c:346]
ST_21 : Operation 317 [2/2] (1.15ns)   --->   "%weight_load_13 = load i32* %weight_addr_13, align 4" [lstm_n5_16s_16b.c:346]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_21 : Operation 318 [2/2] (0.59ns)   --->   "%g_state_load_2 = load i16* %g_state_addr_4, align 2" [lstm_n5_16s_16b.c:346]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>

 <State 22> : 3.10ns
ST_22 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_41_cast = sext i4 %tmp_37 to i7" [lstm_n5_16s_16b.c:313]
ST_22 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_38 = zext i7 %tmp_41_cast to i64" [lstm_n5_16s_16b.c:313]
ST_22 : Operation 321 [1/1] (0.00ns)   --->   "%weight_addr_4 = getelementptr [256 x i32]* %weight, i64 0, i64 %tmp_38" [lstm_n5_16s_16b.c:313]
ST_22 : Operation 322 [2/2] (1.15ns)   --->   "%weight_load_4 = load i32* %weight_addr_4, align 4" [lstm_n5_16s_16b.c:313]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_22 : Operation 323 [2/2] (0.59ns)   --->   "%i_state_load = load i16* %i_state_addr_3, align 2" [lstm_n5_16s_16b.c:313]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_22 : Operation 324 [1/2] (1.15ns)   --->   "%lut_sigmoid_load_4 = load i12* %lut_sigmoid_addr_4, align 2" [lstm_n5_16s_16b.c:340]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 1024> <ROM>
ST_22 : Operation 325 [1/2] (1.15ns)   --->   "%lut_sigmoid_load_5 = load i12* %lut_sigmoid_addr_5, align 2" [lstm_n5_16s_16b.c:342]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 1024> <ROM>
ST_22 : Operation 326 [1/1] (0.74ns)   --->   "%tmp_104 = sub i12 0, %lut_sigmoid_load_5" [lstm_n5_16s_16b.c:342]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node storemerge3)   --->   "%sel_tmp8 = select i1 %tmp_91, i12 %tmp_104, i12 %lut_sigmoid_load_4" [lstm_n5_16s_16b.c:339]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node storemerge3)   --->   "%sel_tmp3 = and i1 %tmp_97, %tmp_91" [lstm_n5_16s_16b.c:341]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 329 [1/1] (0.42ns) (out node of the LUT)   --->   "%storemerge3 = select i1 %sel_tmp3, i12 1, i12 %sel_tmp8" [lstm_n5_16s_16b.c:341]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 330 [1/1] (0.00ns)   --->   "%storemerge3_cast = zext i12 %storemerge3 to i16" [lstm_n5_16s_16b.c:341]
ST_22 : Operation 331 [1/1] (0.59ns)   --->   "store i16 %storemerge3_cast, i16* %o_state_addr_4, align 2" [lstm_n5_16s_16b.c:338]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_22 : Operation 332 [1/2] (1.15ns)   --->   "%weight_load_13 = load i32* %weight_addr_13, align 4" [lstm_n5_16s_16b.c:346]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_22 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_107 = trunc i32 %weight_load_13 to i16" [lstm_n5_16s_16b.c:346]
ST_22 : Operation 334 [1/2] (0.59ns)   --->   "%g_state_load_2 = load i16* %g_state_addr_4, align 2" [lstm_n5_16s_16b.c:346]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_22 : Operation 335 [1/1] (0.78ns)   --->   "%tmp_108 = add i16 %tmp_107, %g_state_load_2" [lstm_n5_16s_16b.c:346]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_109 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %tmp_108, i32 5, i32 15)" [lstm_n5_16s_16b.c:347]
ST_22 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_110 = sext i11 %tmp_109 to i16" [lstm_n5_16s_16b.c:347]
ST_22 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_111 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_108, i32 15)" [lstm_n5_16s_16b.c:350]
ST_22 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_112 = zext i16 %tmp_110 to i64" [lstm_n5_16s_16b.c:351]
ST_22 : Operation 340 [1/1] (0.00ns)   --->   "%lut_tanh_addr_2 = getelementptr [1024 x i13]* @lut_tanh, i64 0, i64 %tmp_112" [lstm_n5_16s_16b.c:351]
ST_22 : Operation 341 [2/2] (1.15ns)   --->   "%lut_tanh_load_2 = load i13* %lut_tanh_addr_2, align 2" [lstm_n5_16s_16b.c:351]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 1024> <ROM>

 <State 23> : 3.84ns
ST_23 : Operation 342 [1/2] (1.15ns)   --->   "%weight_load_4 = load i32* %weight_addr_4, align 4" [lstm_n5_16s_16b.c:313]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_23 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_73 = trunc i32 %weight_load_4 to i16" [lstm_n5_16s_16b.c:313]
ST_23 : Operation 344 [1/2] (0.59ns)   --->   "%i_state_load = load i16* %i_state_addr_3, align 2" [lstm_n5_16s_16b.c:313]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_23 : Operation 345 [1/1] (0.78ns)   --->   "%tmp_41 = add i16 %tmp_73, %i_state_load" [lstm_n5_16s_16b.c:313]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_43 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %tmp_41, i32 5, i32 15)" [lstm_n5_16s_16b.c:314]
ST_23 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_44 = sext i11 %tmp_43 to i16" [lstm_n5_16s_16b.c:314]
ST_23 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_41, i32 15)" [lstm_n5_16s_16b.c:317]
ST_23 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_46 = zext i16 %tmp_44 to i64" [lstm_n5_16s_16b.c:318]
ST_23 : Operation 350 [1/1] (0.00ns)   --->   "%lut_sigmoid_addr = getelementptr [1024 x i12]* @lut_sigmoid, i64 0, i64 %tmp_46" [lstm_n5_16s_16b.c:318]
ST_23 : Operation 351 [2/2] (1.15ns)   --->   "%lut_sigmoid_load = load i12* %lut_sigmoid_addr, align 2" [lstm_n5_16s_16b.c:318]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 1024> <ROM>
ST_23 : Operation 352 [1/1] (0.61ns)   --->   "%tmp_47 = icmp eq i11 %tmp_43, -1024" [lstm_n5_16s_16b.c:319]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_108_cast = sext i11 %tmp_43 to i12" [lstm_n5_16s_16b.c:320]
ST_23 : Operation 354 [1/1] (0.73ns)   --->   "%tmp_48 = sub i12 0, %tmp_108_cast" [lstm_n5_16s_16b.c:320]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_109_cast = sext i12 %tmp_48 to i32" [lstm_n5_16s_16b.c:320]
ST_23 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_49 = zext i32 %tmp_109_cast to i64" [lstm_n5_16s_16b.c:320]
ST_23 : Operation 357 [1/1] (0.00ns)   --->   "%lut_sigmoid_addr_1 = getelementptr [1024 x i12]* @lut_sigmoid, i64 0, i64 %tmp_49" [lstm_n5_16s_16b.c:320]
ST_23 : Operation 358 [2/2] (1.15ns)   --->   "%lut_sigmoid_load_1 = load i12* %lut_sigmoid_addr_1, align 2" [lstm_n5_16s_16b.c:320]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 1024> <ROM>
ST_23 : Operation 359 [1/2] (1.15ns)   --->   "%lut_tanh_load_2 = load i13* %lut_tanh_addr_2, align 2" [lstm_n5_16s_16b.c:351]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 1024> <ROM>
ST_23 : Operation 360 [1/1] (0.61ns)   --->   "%tmp_113 = icmp eq i11 %tmp_109, -1024" [lstm_n5_16s_16b.c:352]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_174_cast = sext i11 %tmp_109 to i12" [lstm_n5_16s_16b.c:353]
ST_23 : Operation 362 [1/1] (0.73ns)   --->   "%tmp_114 = sub i12 0, %tmp_174_cast" [lstm_n5_16s_16b.c:353]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_175_cast = sext i12 %tmp_114 to i32" [lstm_n5_16s_16b.c:353]
ST_23 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_115 = zext i32 %tmp_175_cast to i64" [lstm_n5_16s_16b.c:353]
ST_23 : Operation 365 [1/1] (0.00ns)   --->   "%lut_tanh_addr_3 = getelementptr [1024 x i13]* @lut_tanh, i64 0, i64 %tmp_115" [lstm_n5_16s_16b.c:353]
ST_23 : Operation 366 [2/2] (1.15ns)   --->   "%lut_tanh_load_3 = load i13* %lut_tanh_addr_3, align 2" [lstm_n5_16s_16b.c:353]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 1024> <ROM>

 <State 24> : 2.93ns
ST_24 : Operation 367 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"
ST_24 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind" [lstm_n5_16s_16b.c:311]
ST_24 : Operation 369 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [lstm_n5_16s_16b.c:312]
ST_24 : Operation 370 [1/2] (1.15ns)   --->   "%lut_sigmoid_load = load i12* %lut_sigmoid_addr, align 2" [lstm_n5_16s_16b.c:318]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 1024> <ROM>
ST_24 : Operation 371 [1/2] (1.15ns)   --->   "%lut_sigmoid_load_1 = load i12* %lut_sigmoid_addr_1, align 2" [lstm_n5_16s_16b.c:320]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 1024> <ROM>
ST_24 : Operation 372 [1/1] (0.74ns)   --->   "%tmp_51 = sub i12 0, %lut_sigmoid_load_1" [lstm_n5_16s_16b.c:320]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node storemerge)   --->   "%sel_tmp = select i1 %tmp_75, i12 %tmp_51, i12 %lut_sigmoid_load" [lstm_n5_16s_16b.c:317]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node storemerge)   --->   "%sel_tmp2 = and i1 %tmp_47, %tmp_75" [lstm_n5_16s_16b.c:319]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 375 [1/1] (0.42ns) (out node of the LUT)   --->   "%storemerge = select i1 %sel_tmp2, i12 1, i12 %sel_tmp" [lstm_n5_16s_16b.c:319]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 376 [1/1] (0.00ns)   --->   "%storemerge_cast = zext i12 %storemerge to i16" [lstm_n5_16s_16b.c:319]
ST_24 : Operation 377 [1/1] (0.59ns)   --->   "store i16 %storemerge_cast, i16* %i_state_addr_3, align 2" [lstm_n5_16s_16b.c:316]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_24 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node storemerge4)   --->   "%lut_tanh_load_2_cast = zext i13 %lut_tanh_load_2 to i14" [lstm_n5_16s_16b.c:351]
ST_24 : Operation 379 [1/2] (1.15ns)   --->   "%lut_tanh_load_3 = load i13* %lut_tanh_addr_3, align 2" [lstm_n5_16s_16b.c:353]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 1024> <ROM>
ST_24 : Operation 380 [1/1] (0.75ns)   --->   "%tmp_116 = sub i13 0, %lut_tanh_load_3" [lstm_n5_16s_16b.c:353]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node storemerge4)   --->   "%tmp_177_cast = sext i13 %tmp_116 to i14" [lstm_n5_16s_16b.c:353]
ST_24 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node storemerge4)   --->   "%sel_tmp7 = select i1 %tmp_111, i14 %tmp_177_cast, i14 %lut_tanh_load_2_cast" [lstm_n5_16s_16b.c:350]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node storemerge4)   --->   "%sel_tmp1 = and i1 %tmp_113, %tmp_111" [lstm_n5_16s_16b.c:352]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 384 [1/1] (0.42ns) (out node of the LUT)   --->   "%storemerge4 = select i1 %sel_tmp1, i14 -4096, i14 %sel_tmp7" [lstm_n5_16s_16b.c:352]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 385 [1/1] (0.00ns)   --->   "%storemerge4_cast = sext i14 %storemerge4 to i16" [lstm_n5_16s_16b.c:352]
ST_24 : Operation 386 [1/1] (0.59ns)   --->   "store i16 %storemerge4_cast, i16* %g_state_addr_4, align 2" [lstm_n5_16s_16b.c:349]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_24 : Operation 387 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_36) nounwind" [lstm_n5_16s_16b.c:356]
ST_24 : Operation 388 [1/1] (0.00ns)   --->   "br label %.preheader6" [lstm_n5_16s_16b.c:311]

 <State 25> : 0.60ns
ST_25 : Operation 389 [1/1] (0.60ns)   --->   "br label %.preheader" [lstm_n5_16s_16b.c:358]

 <State 26> : 1.86ns
ST_26 : Operation 390 [1/1] (0.00ns)   --->   "%j_3 = phi i3 [ %j_8, %_ifconv16 ], [ 0, %.preheader.preheader ]"
ST_26 : Operation 391 [1/1] (0.49ns)   --->   "%exitcond1 = icmp eq i3 %j_3, -3" [lstm_n5_16s_16b.c:358]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 392 [1/1] (0.57ns)   --->   "%j_8 = add i3 %j_3, 1" [lstm_n5_16s_16b.c:358]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 393 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %4, label %_ifconv16" [lstm_n5_16s_16b.c:358]
ST_26 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_89 = zext i3 %j_3 to i64" [lstm_n5_16s_16b.c:360]
ST_26 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_89_cast = zext i3 %j_3 to i7" [lstm_n5_16s_16b.c:360]
ST_26 : Operation 396 [1/1] (0.70ns)   --->   "%tmp_118 = add i7 %tmp_89_cast, %tmp_14" [lstm_n5_16s_16b.c:360]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_128_cast1 = zext i7 %tmp_118 to i64" [lstm_n5_16s_16b.c:360]
ST_26 : Operation 398 [1/1] (0.00ns)   --->   "%c_state_addr = getelementptr [80 x i16]* @c_state, i64 0, i64 %tmp_128_cast1" [lstm_n5_16s_16b.c:360]
ST_26 : Operation 399 [2/2] (1.15ns)   --->   "%c_state_load = load i16* %c_state_addr, align 2" [lstm_n5_16s_16b.c:360]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_26 : Operation 400 [1/1] (0.00ns)   --->   "%f_state_addr_3 = getelementptr inbounds [5 x i16]* %f_state, i64 0, i64 %tmp_89" [lstm_n5_16s_16b.c:360]
ST_26 : Operation 401 [2/2] (0.59ns)   --->   "%f_state_load_1 = load i16* %f_state_addr_3, align 2" [lstm_n5_16s_16b.c:360]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_26 : Operation 402 [1/1] (0.00ns)   --->   "%g_state_addr_3 = getelementptr inbounds [5 x i16]* %g_state, i64 0, i64 %tmp_89" [lstm_n5_16s_16b.c:360]
ST_26 : Operation 403 [2/2] (0.59ns)   --->   "%g_state_load_1 = load i16* %g_state_addr_3, align 2" [lstm_n5_16s_16b.c:360]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_26 : Operation 404 [1/1] (0.00ns)   --->   "%i_state_addr_4 = getelementptr inbounds [5 x i16]* %i_state, i64 0, i64 %tmp_89" [lstm_n5_16s_16b.c:360]
ST_26 : Operation 405 [2/2] (0.59ns)   --->   "%i_state_load_2 = load i16* %i_state_addr_4, align 2" [lstm_n5_16s_16b.c:360]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_26 : Operation 406 [1/1] (0.00ns)   --->   "%o_state_addr_3 = getelementptr inbounds [5 x i16]* %o_state, i64 0, i64 %tmp_89" [lstm_n5_16s_16b.c:370]
ST_26 : Operation 407 [2/2] (0.59ns)   --->   "%o_state_load_1 = load i16* %o_state_addr_3, align 2" [lstm_n5_16s_16b.c:370]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>

 <State 27> : 6.43ns
ST_27 : Operation 408 [1/2] (1.15ns)   --->   "%c_state_load = load i16* %c_state_addr, align 2" [lstm_n5_16s_16b.c:360]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_27 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_90_cast = sext i16 %c_state_load to i28" [lstm_n5_16s_16b.c:360]
ST_27 : Operation 410 [1/2] (0.59ns)   --->   "%f_state_load_1 = load i16* %f_state_addr_3, align 2" [lstm_n5_16s_16b.c:360]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_27 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_91_cast = sext i16 %f_state_load_1 to i28" [lstm_n5_16s_16b.c:360]
ST_27 : Operation 412 [1/1] (2.53ns)   --->   "%tmp_92 = mul i28 %tmp_90_cast, %tmp_91_cast" [lstm_n5_16s_16b.c:360]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_93_cast = call i20 @_ssdm_op_PartSelect.i20.i28.i32.i32(i28 %tmp_92, i32 8, i32 27)" [lstm_n5_16s_16b.c:360]
ST_27 : Operation 414 [1/2] (0.59ns)   --->   "%g_state_load_1 = load i16* %g_state_addr_3, align 2" [lstm_n5_16s_16b.c:360]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_27 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_94 = sext i16 %g_state_load_1 to i32" [lstm_n5_16s_16b.c:360]
ST_27 : Operation 416 [1/2] (0.59ns)   --->   "%i_state_load_2 = load i16* %i_state_addr_4, align 2" [lstm_n5_16s_16b.c:360]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_27 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_95 = sext i16 %i_state_load_2 to i32" [lstm_n5_16s_16b.c:360]
ST_27 : Operation 418 [1/1] (2.53ns)   --->   "%tmp_96 = mul nsw i32 %tmp_94, %tmp_95" [lstm_n5_16s_16b.c:360]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_97_cast = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %tmp_96, i32 12, i32 31)" [lstm_n5_16s_16b.c:360]
ST_27 : Operation 420 [1/1] (0.80ns)   --->   "%tmp_98 = add i20 %tmp_93_cast, %tmp_97_cast" [lstm_n5_16s_16b.c:360]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_100 = call i16 @_ssdm_op_PartSelect.i16.i20.i32.i32(i20 %tmp_98, i32 4, i32 19)" [lstm_n5_16s_16b.c:360]
ST_27 : Operation 422 [1/1] (1.15ns)   --->   "store i16 %tmp_100, i16* %c_state_addr, align 2" [lstm_n5_16s_16b.c:360]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_27 : Operation 423 [1/1] (0.00ns)   --->   "%tmp_117 = call i15 @_ssdm_op_PartSelect.i15.i20.i32.i32(i20 %tmp_98, i32 5, i32 19)" [lstm_n5_16s_16b.c:361]
ST_27 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_103 = sext i15 %tmp_117 to i16" [lstm_n5_16s_16b.c:361]
ST_27 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_119 = call i5 @_ssdm_op_PartSelect.i5.i20.i32.i32(i20 %tmp_98, i32 15, i32 19)" [lstm_n5_16s_16b.c:362]
ST_27 : Operation 426 [1/1] (0.63ns)   --->   "%icmp = icmp sgt i5 %tmp_119, 0" [lstm_n5_16s_16b.c:362]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_120 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %tmp_98, i32 19)" [lstm_n5_16s_16b.c:364]
ST_27 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_124 = zext i16 %tmp_103 to i64" [lstm_n5_16s_16b.c:365]
ST_27 : Operation 429 [1/1] (0.00ns)   --->   "%lut_tanh_addr = getelementptr [1024 x i13]* @lut_tanh, i64 0, i64 %tmp_124" [lstm_n5_16s_16b.c:365]
ST_27 : Operation 430 [2/2] (1.15ns)   --->   "%lut_tanh_load = load i13* %lut_tanh_addr, align 2" [lstm_n5_16s_16b.c:365]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 1024> <ROM>
ST_27 : Operation 431 [1/1] (0.66ns)   --->   "%tmp_127 = icmp sgt i15 %tmp_117, -1024" [lstm_n5_16s_16b.c:366]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 432 [1/1] (0.77ns)   --->   "%tmp_128 = sub i16 0, %tmp_103" [lstm_n5_16s_16b.c:367]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_134_cast = sext i16 %tmp_128 to i32" [lstm_n5_16s_16b.c:367]
ST_27 : Operation 434 [1/1] (0.00ns)   --->   "%tmp_130 = zext i32 %tmp_134_cast to i64" [lstm_n5_16s_16b.c:367]
ST_27 : Operation 435 [1/1] (0.00ns)   --->   "%lut_tanh_addr_1 = getelementptr [1024 x i13]* @lut_tanh, i64 0, i64 %tmp_130" [lstm_n5_16s_16b.c:367]
ST_27 : Operation 436 [2/2] (1.15ns)   --->   "%lut_tanh_load_1 = load i13* %lut_tanh_addr_1, align 2" [lstm_n5_16s_16b.c:367]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 1024> <ROM>
ST_27 : Operation 437 [1/2] (0.59ns)   --->   "%o_state_load_1 = load i16* %o_state_addr_3, align 2" [lstm_n5_16s_16b.c:370]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>

 <State 28> : 6.02ns
ST_28 : Operation 438 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"
ST_28 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_102 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind" [lstm_n5_16s_16b.c:358]
ST_28 : Operation 440 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [lstm_n5_16s_16b.c:359]
ST_28 : Operation 441 [1/1] (0.00ns)   --->   "%h_state_addr_1 = getelementptr [80 x i16]* @h_state, i64 0, i64 %tmp_128_cast1" [lstm_n5_16s_16b.c:361]
ST_28 : Operation 442 [1/2] (1.15ns)   --->   "%lut_tanh_load = load i13* %lut_tanh_addr, align 2" [lstm_n5_16s_16b.c:365]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 1024> <ROM>
ST_28 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node newSel2)   --->   "%lut_tanh_load_cast = zext i13 %lut_tanh_load to i14" [lstm_n5_16s_16b.c:365]
ST_28 : Operation 444 [1/2] (1.15ns)   --->   "%lut_tanh_load_1 = load i13* %lut_tanh_addr_1, align 2" [lstm_n5_16s_16b.c:367]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 1024> <ROM>
ST_28 : Operation 445 [1/1] (0.75ns)   --->   "%tmp_131 = sub i13 0, %lut_tanh_load_1" [lstm_n5_16s_16b.c:367]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node newSel2)   --->   "%tmp_136_cast = sext i13 %tmp_131 to i14" [lstm_n5_16s_16b.c:367]
ST_28 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp13_demorgan = or i1 %tmp_120, %icmp" [lstm_n5_16s_16b.c:364]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp5 = xor i1 %sel_tmp13_demorgan, true" [lstm_n5_16s_16b.c:364]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 449 [1/1] (0.33ns)   --->   "%sel_tmp9 = and i1 %tmp_127, %tmp_120" [lstm_n5_16s_16b.c:366]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node newSel2)   --->   "%newSel = select i1 %sel_tmp9, i14 %tmp_136_cast, i14 %lut_tanh_load_cast" [lstm_n5_16s_16b.c:366]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 451 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_cond = or i1 %sel_tmp9, %sel_tmp5" [lstm_n5_16s_16b.c:366]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node newSel2)   --->   "%newSel1 = select i1 %icmp, i14 4096, i14 -4096" [lstm_n5_16s_16b.c:362]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 453 [1/1] (0.42ns) (out node of the LUT)   --->   "%newSel2 = select i1 %or_cond, i14 %newSel, i14 %newSel1" [lstm_n5_16s_16b.c:366]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_137_cast = sext i14 %newSel2 to i28" [lstm_n5_16s_16b.c:370]
ST_28 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_138_cast = sext i16 %o_state_load_1 to i28" [lstm_n5_16s_16b.c:370]
ST_28 : Operation 456 [1/1] (2.53ns)   --->   "%tmp_132 = mul i28 %tmp_138_cast, %tmp_137_cast" [lstm_n5_16s_16b.c:370]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_133 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %tmp_132, i32 12, i32 27)" [lstm_n5_16s_16b.c:370]
ST_28 : Operation 458 [1/1] (1.15ns)   --->   "store i16 %tmp_133, i16* %h_state_addr_1, align 2" [lstm_n5_16s_16b.c:370]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_28 : Operation 459 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_102) nounwind" [lstm_n5_16s_16b.c:371]
ST_28 : Operation 460 [1/1] (0.00ns)   --->   "br label %.preheader" [lstm_n5_16s_16b.c:358]

 <State 29> : 1.16ns
ST_29 : Operation 461 [1/1] (0.00ns)   --->   "%weight_addr_5 = getelementptr [256 x i32]* %weight, i64 0, i64 145" [lstm_n5_16s_16b.c:373]
ST_29 : Operation 462 [2/2] (1.15ns)   --->   "%weight_load_9 = load i32* %weight_addr_5, align 4" [lstm_n5_16s_16b.c:373]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>

 <State 30> : 1.76ns
ST_30 : Operation 463 [1/2] (1.15ns)   --->   "%weight_load_9 = load i32* %weight_addr_5, align 4" [lstm_n5_16s_16b.c:373]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_30 : Operation 464 [1/1] (0.60ns)   --->   "br label %5" [lstm_n5_16s_16b.c:374]

 <State 31> : 1.86ns
ST_31 : Operation 465 [1/1] (0.00ns)   --->   "%j_4 = phi i3 [ 0, %4 ], [ %j_7, %6 ]"
ST_31 : Operation 466 [1/1] (0.49ns)   --->   "%exitcond = icmp eq i3 %j_4, -3" [lstm_n5_16s_16b.c:374]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 467 [1/1] (0.57ns)   --->   "%j_7 = add i3 1, %j_4" [lstm_n5_16s_16b.c:374]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 468 [1/1] (0.00ns)   --->   "%j_4_cast = zext i3 %j_4 to i8" [lstm_n5_16s_16b.c:373]
ST_31 : Operation 469 [1/1] (0.00ns)   --->   "%tmp_120_cast = zext i3 %j_4 to i7" [lstm_n5_16s_16b.c:376]
ST_31 : Operation 470 [1/1] (0.70ns)   --->   "%tmp_135 = add i7 %tmp_120_cast, %tmp_14" [lstm_n5_16s_16b.c:376]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 471 [1/1] (0.00ns)   --->   "%tmp_138_cast1 = zext i7 %tmp_135 to i64" [lstm_n5_16s_16b.c:376]
ST_31 : Operation 472 [1/1] (0.00ns)   --->   "%h_state_addr_2 = getelementptr [80 x i16]* @h_state, i64 0, i64 %tmp_138_cast1" [lstm_n5_16s_16b.c:376]
ST_31 : Operation 473 [2/2] (1.15ns)   --->   "%h_state_load_1 = load i16* %h_state_addr_2, align 2" [lstm_n5_16s_16b.c:376]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_31 : Operation 474 [1/1] (0.70ns)   --->   "%tmp_122 = add i8 -116, %j_4_cast" [lstm_n5_16s_16b.c:376]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 475 [1/1] (0.00ns)   --->   "%tmp_123 = zext i8 %tmp_122 to i64" [lstm_n5_16s_16b.c:376]
ST_31 : Operation 476 [1/1] (0.00ns)   --->   "%weight_addr_10 = getelementptr [256 x i32]* %weight, i64 0, i64 %tmp_123" [lstm_n5_16s_16b.c:376]
ST_31 : Operation 477 [2/2] (1.15ns)   --->   "%weight_load_11 = load i32* %weight_addr_10, align 4" [lstm_n5_16s_16b.c:376]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>

 <State 32> : 4.50ns
ST_32 : Operation 478 [1/1] (0.00ns)   --->   "%lstm_output_0_in = phi i32 [ %weight_load_9, %4 ], [ %tmp_129_cast, %6 ]" [lstm_n5_16s_16b.c:373]
ST_32 : Operation 479 [1/1] (0.00ns)   --->   "%lstm_output = trunc i32 %lstm_output_0_in to i16" [lstm_n5_16s_16b.c:373]
ST_32 : Operation 480 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %7, label %6" [lstm_n5_16s_16b.c:374]
ST_32 : Operation 481 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"
ST_32 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_134 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7) nounwind" [lstm_n5_16s_16b.c:376]
ST_32 : Operation 483 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [lstm_n5_16s_16b.c:375]
ST_32 : Operation 484 [1/2] (1.15ns)   --->   "%h_state_load_1 = load i16* %h_state_addr_2, align 2" [lstm_n5_16s_16b.c:376]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_32 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_121 = sext i16 %h_state_load_1 to i32" [lstm_n5_16s_16b.c:376]
ST_32 : Operation 486 [1/2] (1.15ns)   --->   "%weight_load_11 = load i32* %weight_addr_10, align 4" [lstm_n5_16s_16b.c:376]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_32 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_136 = trunc i32 %weight_load_11 to i16" [lstm_n5_16s_16b.c:376]
ST_32 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_125 = sext i16 %tmp_136 to i32" [lstm_n5_16s_16b.c:376]
ST_32 : Operation 489 [1/1] (2.53ns)   --->   "%tmp_126 = mul nsw i32 %tmp_121, %tmp_125" [lstm_n5_16s_16b.c:376]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 490 [1/1] (0.00ns)   --->   "%tmp_137 = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %tmp_126, i32 12, i32 31)" [lstm_n5_16s_16b.c:376]
ST_32 : Operation 491 [1/1] (0.00ns)   --->   "%tmp_127_cast = sext i20 %tmp_137 to i21" [lstm_n5_16s_16b.c:376]
ST_32 : Operation 492 [1/1] (0.00ns)   --->   "%tmp_128_cast = sext i16 %lstm_output to i21" [lstm_n5_16s_16b.c:376]
ST_32 : Operation 493 [1/1] (0.80ns)   --->   "%tmp_129 = add i21 %tmp_127_cast, %tmp_128_cast" [lstm_n5_16s_16b.c:376]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_129_cast = sext i21 %tmp_129 to i32" [lstm_n5_16s_16b.c:376]
ST_32 : Operation 495 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_134) nounwind" [lstm_n5_16s_16b.c:376]
ST_32 : Operation 496 [1/1] (0.00ns)   --->   "br label %5" [lstm_n5_16s_16b.c:374]

 <State 33> : 0.00ns
ST_33 : Operation 497 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i16P(i16* %lstm_out, i16 %lstm_output) nounwind" [lstm_n5_16s_16b.c:378]
ST_33 : Operation 498 [1/1] (0.00ns)   --->   "ret void" [lstm_n5_16s_16b.c:379]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ch_ena]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sampleinput]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ lstm_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ h_state]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ lut_sigmoid]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ lut_tanh]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ c_state]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_34          (specbitsmap      ) [ 0000000000000000000000000000000000]
StgValue_35          (specbitsmap      ) [ 0000000000000000000000000000000000]
StgValue_36          (specbitsmap      ) [ 0000000000000000000000000000000000]
StgValue_37          (specbitsmap      ) [ 0000000000000000000000000000000000]
StgValue_38          (spectopmodule    ) [ 0000000000000000000000000000000000]
sampleinput_read     (read             ) [ 0011110000000000000000000000000000]
ch_ena_read          (read             ) [ 0011111111110000000000000000000000]
i_state              (alloca           ) [ 0011111111111111111111111111100000]
f_state              (alloca           ) [ 0011111111111111111111111111100000]
o_state              (alloca           ) [ 0011111111111111111111111111100000]
g_state              (alloca           ) [ 0011111111111111111111111111100000]
StgValue_45          (specinterface    ) [ 0000000000000000000000000000000000]
StgValue_46          (specmemcore      ) [ 0000000000000000000000000000000000]
StgValue_47          (br               ) [ 0110000000000000000000000000000000]
invdar               (phi              ) [ 0010000000000000000000000000000000]
indvarinc            (add              ) [ 0110000000000000000000000000000000]
tmp                  (zext             ) [ 0000000000000000000000000000000000]
i_state_addr         (getelementptr    ) [ 0000000000000000000000000000000000]
StgValue_52          (store            ) [ 0000000000000000000000000000000000]
tmp_1                (icmp             ) [ 0010000000000000000000000000000000]
empty                (specloopname     ) [ 0000000000000000000000000000000000]
empty_17             (speclooptripcount) [ 0000000000000000000000000000000000]
StgValue_56          (br               ) [ 0110000000000000000000000000000000]
StgValue_57          (br               ) [ 0011000000000000000000000000000000]
invdar1              (phi              ) [ 0001000000000000000000000000000000]
indvarinc1           (add              ) [ 0011000000000000000000000000000000]
tmp_2                (zext             ) [ 0000000000000000000000000000000000]
f_state_addr         (getelementptr    ) [ 0000000000000000000000000000000000]
StgValue_62          (store            ) [ 0000000000000000000000000000000000]
tmp_3                (icmp             ) [ 0001000000000000000000000000000000]
empty_18             (specloopname     ) [ 0000000000000000000000000000000000]
empty_19             (speclooptripcount) [ 0000000000000000000000000000000000]
StgValue_66          (br               ) [ 0011000000000000000000000000000000]
StgValue_67          (br               ) [ 0001100000000000000000000000000000]
invdar2              (phi              ) [ 0000100000000000000000000000000000]
indvarinc2           (add              ) [ 0001100000000000000000000000000000]
tmp_4                (zext             ) [ 0000000000000000000000000000000000]
o_state_addr         (getelementptr    ) [ 0000000000000000000000000000000000]
StgValue_72          (store            ) [ 0000000000000000000000000000000000]
tmp_5                (icmp             ) [ 0000100000000000000000000000000000]
empty_20             (specloopname     ) [ 0000000000000000000000000000000000]
empty_21             (speclooptripcount) [ 0000000000000000000000000000000000]
StgValue_76          (br               ) [ 0001100000000000000000000000000000]
StgValue_77          (br               ) [ 0000110000000000000000000000000000]
invdar3              (phi              ) [ 0000010000000000000000000000000000]
indvarinc3           (add              ) [ 0000110000000000000000000000000000]
tmp_6                (zext             ) [ 0000000000000000000000000000000000]
g_state_addr         (getelementptr    ) [ 0000000000000000000000000000000000]
StgValue_82          (store            ) [ 0000000000000000000000000000000000]
tmp_7                (icmp             ) [ 0000011111100000000000000000000000]
empty_22             (specloopname     ) [ 0000000000000000000000000000000000]
empty_23             (speclooptripcount) [ 0000000000000000000000000000000000]
StgValue_86          (br               ) [ 0000110000000000000000000000000000]
StgValue_87          (specreset        ) [ 0000000000000000000000000000000000]
StgValue_88          (specreset        ) [ 0000000000000000000000000000000000]
tmp_8                (trunc            ) [ 0000000000000000000000000000000000]
tmp_9                (add              ) [ 0000000000000000000000000000000000]
sampleinput_16b      (partselect       ) [ 0000000000000000000000000000000000]
tmp_10_cast          (sext             ) [ 0000001111100000000000000000000000]
StgValue_93          (br               ) [ 0000011111100000000000000000000000]
j                    (phi              ) [ 0000001100000000000000000000000000]
exitcond5            (icmp             ) [ 0000001111100000000000000000000000]
j_5                  (add              ) [ 0000011111100000000000000000000000]
StgValue_97          (br               ) [ 0000000000000000000000000000000000]
tmp_10               (zext             ) [ 0000001111100000000000000000000000]
weight_addr          (getelementptr    ) [ 0000000100000000000000000000000000]
j_cast1              (zext             ) [ 0000000000000000000000000000000000]
j_cast               (zext             ) [ 0000000010000000000000000000000000]
weight_load          (load             ) [ 0000000000000000000000000000000000]
tmp_17               (trunc            ) [ 0000000000000000000000000000000000]
tmp_14_cast          (sext             ) [ 0000000000000000000000000000000000]
tmp_12               (mul              ) [ 0000000000000000000000000000000000]
tmp_13               (partselect       ) [ 0000000000000000000000000000000000]
i_state_addr_1       (getelementptr    ) [ 0000000000000000000000000000000000]
StgValue_109         (store            ) [ 0000000000000000000000000000000000]
tmp_15               (add              ) [ 0000000000000000000000000000000000]
tmp_16               (zext             ) [ 0000000000000000000000000000000000]
weight_addr_1        (getelementptr    ) [ 0000000010000000000000000000000000]
tmp_26               (add              ) [ 0000000011000000000000000000000000]
weight_load_1        (load             ) [ 0000000000000000000000000000000000]
tmp_20               (trunc            ) [ 0000000000000000000000000000000000]
tmp_21_cast          (sext             ) [ 0000000000000000000000000000000000]
tmp_18               (mul              ) [ 0000000000000000000000000000000000]
tmp_19               (partselect       ) [ 0000000000000000000000000000000000]
f_state_addr_1       (getelementptr    ) [ 0000000000000000000000000000000000]
StgValue_121         (store            ) [ 0000000000000000000000000000000000]
tmp_21               (add              ) [ 0000000000000000000000000000000000]
tmp_22               (zext             ) [ 0000000000000000000000000000000000]
weight_addr_2        (getelementptr    ) [ 0000000001000000000000000000000000]
weight_load_2        (load             ) [ 0000000000000000000000000000000000]
tmp_23               (trunc            ) [ 0000000000000000000000000000000000]
tmp_28_cast          (sext             ) [ 0000000000000000000000000000000000]
tmp_24               (mul              ) [ 0000000000000000000000000000000000]
tmp_25               (partselect       ) [ 0000000000000000000000000000000000]
o_state_addr_1       (getelementptr    ) [ 0000000000000000000000000000000000]
StgValue_132         (store            ) [ 0000000000000000000000000000000000]
tmp_27               (zext             ) [ 0000000000000000000000000000000000]
weight_addr_3        (getelementptr    ) [ 0000001000100000000000000000000000]
empty_24             (speclooptripcount) [ 0000000000000000000000000000000000]
tmp_s                (specregionbegin  ) [ 0000000000000000000000000000000000]
StgValue_138         (specpipeline     ) [ 0000000000000000000000000000000000]
weight_load_3        (load             ) [ 0000000000000000000000000000000000]
tmp_28               (trunc            ) [ 0000000000000000000000000000000000]
tmp_35_cast          (sext             ) [ 0000000000000000000000000000000000]
tmp_29               (mul              ) [ 0000000000000000000000000000000000]
tmp_30               (partselect       ) [ 0000000000000000000000000000000000]
g_state_addr_1       (getelementptr    ) [ 0000000000000000000000000000000000]
StgValue_145         (store            ) [ 0000000000000000000000000000000000]
empty_25             (specregionend    ) [ 0000000000000000000000000000000000]
StgValue_147         (br               ) [ 0000011111100000000000000000000000]
tmp_8_cast           (zext             ) [ 0000000000000000000000000000000000]
tmp_11               (bitconcatenate   ) [ 0000000000000000000000000000000000]
p_shl1_cast          (zext             ) [ 0000000000000000000000000000000000]
tmp_14               (add              ) [ 0000000000001111111111111111111110]
StgValue_152         (br               ) [ 0000000000011111100000000000000000]
indvar_flatten       (phi              ) [ 0000000000001000000000000000000000]
j_1                  (phi              ) [ 0000000000001000000000000000000000]
i                    (phi              ) [ 0000000000001000000000000000000000]
j_1_cast             (zext             ) [ 0000000000000000000000000000000000]
p_shl                (bitconcatenate   ) [ 0000000000000000000000000000000000]
tmp_31               (add              ) [ 0000000000000000000000000000000000]
exitcond_flatten     (icmp             ) [ 0000000000001111100000000000000000]
indvar_flatten_next  (add              ) [ 0000000000011111100000000000000000]
StgValue_161         (br               ) [ 0000000000000000000000000000000000]
j_6                  (add              ) [ 0000000000000000000000000000000000]
exitcond3            (icmp             ) [ 0000000000000000000000000000000000]
i_mid2               (select           ) [ 0000000000000100000000000000000000]
j_1_cast_mid1        (zext             ) [ 0000000000000000000000000000000000]
p_shl_mid1           (bitconcatenate   ) [ 0000000000000000000000000000000000]
tmp_34_mid1          (add              ) [ 0000000000000000000000000000000000]
tmp_39_cast1_mid2_v  (select           ) [ 0000000000000100000000000000000000]
tmp_39_cast_mid2     (zext             ) [ 0000000000000000000000000000000000]
tmp_35_mid2_v        (select           ) [ 0000000000011111100000000000000000]
tmp_35_mid2          (zext             ) [ 0000000000000000000000000000000000]
i_cast               (zext             ) [ 0000000000000110000000000000000000]
i_cast2              (zext             ) [ 0000000000000000000000000000000000]
tmp_33               (add              ) [ 0000000000000000000000000000000000]
tmp_34_cast          (zext             ) [ 0000000000000000000000000000000000]
h_state_addr         (getelementptr    ) [ 0000000000000100000000000000000000]
tmp1                 (add              ) [ 0000000000000000000000000000000000]
tmp26_cast           (zext             ) [ 0000000000000000000000000000000000]
tmp_34               (add              ) [ 0000000000000000000000000000000000]
tmp_35               (zext             ) [ 0000000000000000000000000000000000]
weight_addr_6        (getelementptr    ) [ 0000000000000100000000000000000000]
i_state_addr_2       (getelementptr    ) [ 0000000000000100000000000000000000]
f_state_addr_2       (getelementptr    ) [ 0000000000000110000000000000000000]
o_state_addr_2       (getelementptr    ) [ 0000000000000111000000000000000000]
g_state_addr_2       (getelementptr    ) [ 0000000000001111100000000000000000]
tmp_39_cast1_mid2    (zext             ) [ 0000000000000010000000000000000000]
i_cast1              (zext             ) [ 0000000000000000000000000000000000]
h_state_load         (load             ) [ 0000000000000000000000000000000000]
tmp_51_cast          (sext             ) [ 0000000000001011100000000000000000]
weight_load_5        (load             ) [ 0000000000000000000000000000000000]
tmp_39               (trunc            ) [ 0000000000000000000000000000000000]
tmp_56_cast          (sext             ) [ 0000000000000000000000000000000000]
tmp_42               (mul              ) [ 0000000000000000000000000000000000]
i_state_load_1       (load             ) [ 0000000000000000000000000000000000]
tmp_45               (partselect       ) [ 0000000000000000000000000000000000]
tmp_50               (add              ) [ 0000000000000000000000000000000000]
StgValue_200         (store            ) [ 0000000000000000000000000000000000]
tmp2                 (add              ) [ 0000000000000000000000000000000000]
tmp27_cast           (zext             ) [ 0000000000000000000000000000000000]
tmp_53               (add              ) [ 0000000000000000000000000000000000]
tmp_54               (zext             ) [ 0000000000000000000000000000000000]
weight_addr_7        (getelementptr    ) [ 0000000000000010000000000000000000]
i_1                  (add              ) [ 0000000000011011100000000000000000]
weight_load_6        (load             ) [ 0000000000000000000000000000000000]
tmp_55               (trunc            ) [ 0000000000000000000000000000000000]
tmp_65_cast          (sext             ) [ 0000000000000000000000000000000000]
tmp_57               (mul              ) [ 0000000000000000000000000000000000]
f_state_load         (load             ) [ 0000000000000000000000000000000000]
tmp_58               (partselect       ) [ 0000000000000000000000000000000000]
tmp_59               (add              ) [ 0000000000000000000000000000000000]
StgValue_216         (store            ) [ 0000000000000000000000000000000000]
tmp3                 (add              ) [ 0000000000000000000000000000000000]
tmp_60               (add              ) [ 0000000000000000000000000000000000]
tmp_61               (zext             ) [ 0000000000000000000000000000000000]
weight_addr_8        (getelementptr    ) [ 0000000000000001000000000000000000]
tmp4                 (add              ) [ 0000000000000000000000000000000000]
tmp_67               (add              ) [ 0000000000000001000000000000000000]
weight_load_7        (load             ) [ 0000000000000000000000000000000000]
tmp_62               (trunc            ) [ 0000000000000000000000000000000000]
tmp_74_cast          (sext             ) [ 0000000000000000000000000000000000]
tmp_63               (mul              ) [ 0000000000000000000000000000000000]
o_state_load         (load             ) [ 0000000000000000000000000000000000]
tmp_64               (partselect       ) [ 0000000000000000000000000000000000]
tmp_66               (add              ) [ 0000000000000000000000000000000000]
StgValue_232         (store            ) [ 0000000000000000000000000000000000]
tmp_68               (zext             ) [ 0000000000000000000000000000000000]
weight_addr_9        (getelementptr    ) [ 0000000000001000100000000000000000]
empty_26             (speclooptripcount) [ 0000000000000000000000000000000000]
tmp_32               (specregionbegin  ) [ 0000000000000000000000000000000000]
StgValue_239         (specpipeline     ) [ 0000000000000000000000000000000000]
weight_load_8        (load             ) [ 0000000000000000000000000000000000]
tmp_69               (trunc            ) [ 0000000000000000000000000000000000]
tmp_83_cast          (sext             ) [ 0000000000000000000000000000000000]
tmp_70               (mul              ) [ 0000000000000000000000000000000000]
g_state_load         (load             ) [ 0000000000000000000000000000000000]
tmp_71               (partselect       ) [ 0000000000000000000000000000000000]
tmp_72               (add              ) [ 0000000000000000000000000000000000]
StgValue_247         (store            ) [ 0000000000000000000000000000000000]
empty_27             (specregionend    ) [ 0000000000000000000000000000000000]
StgValue_249         (br               ) [ 0000000000011111100000000000000000]
StgValue_250         (br               ) [ 0000000000000000011111111000000000]
j_2                  (phi              ) [ 0000000000000000001100000000000000]
exitcond2            (icmp             ) [ 0000000000000000001111111000000000]
j_9                  (add              ) [ 0000000000000000011111111000000000]
StgValue_254         (br               ) [ 0000000000000000000000000000000000]
j_2_cast             (zext             ) [ 0000000000000000000011000000000000]
tmp_37               (bitconcatenate   ) [ 0000000000000000001011100000000000]
tmp_40               (zext             ) [ 0000000000000000000000000000000000]
i_state_addr_3       (getelementptr    ) [ 0000000000000000001111111000000000]
tmp_52               (add              ) [ 0000000000000000000000000000000000]
tmp_56               (zext             ) [ 0000000000000000000000000000000000]
weight_addr_11       (getelementptr    ) [ 0000000000000000000010000000000000]
f_state_addr_4       (getelementptr    ) [ 0000000000000000000011000000000000]
o_state_addr_4       (getelementptr    ) [ 0000000000000000001011100000000000]
g_state_addr_4       (getelementptr    ) [ 0000000000000000001111111000000000]
weight_load_10       (load             ) [ 0000000000000000000000000000000000]
tmp_76               (trunc            ) [ 0000000000000000000000000000000000]
f_state_load_2       (load             ) [ 0000000000000000000000000000000000]
tmp_65               (add              ) [ 0000000000000000000000000000000000]
tmp_74               (partselect       ) [ 0000000000000000000000000000000000]
tmp_77               (sext             ) [ 0000000000000000000000000000000000]
tmp_78               (bitselect        ) [ 0000000000000000000001000000000000]
tmp_79               (zext             ) [ 0000000000000000000000000000000000]
lut_sigmoid_addr_2   (getelementptr    ) [ 0000000000000000000001000000000000]
tmp_80               (icmp             ) [ 0000000000000000000001000000000000]
tmp_144_cast         (sext             ) [ 0000000000000000000000000000000000]
tmp_81               (sub              ) [ 0000000000000000000000000000000000]
tmp_145_cast         (sext             ) [ 0000000000000000000000000000000000]
tmp_82               (zext             ) [ 0000000000000000000000000000000000]
lut_sigmoid_addr_3   (getelementptr    ) [ 0000000000000000000001000000000000]
tmp_84               (add              ) [ 0000000000000000000000000000000000]
tmp_85               (zext             ) [ 0000000000000000000000000000000000]
weight_addr_12       (getelementptr    ) [ 0000000000000000000001000000000000]
lut_sigmoid_load_2   (load             ) [ 0000000000000000000000000000000000]
lut_sigmoid_load_3   (load             ) [ 0000000000000000000000000000000000]
tmp_83               (sub              ) [ 0000000000000000000000000000000000]
sel_tmp4             (select           ) [ 0000000000000000000000000000000000]
sel_tmp6             (and              ) [ 0000000000000000000000000000000000]
storemerge2          (select           ) [ 0000000000000000000000000000000000]
storemerge2_cast     (zext             ) [ 0000000000000000000000000000000000]
StgValue_296         (store            ) [ 0000000000000000000000000000000000]
weight_load_12       (load             ) [ 0000000000000000000000000000000000]
tmp_86               (trunc            ) [ 0000000000000000000000000000000000]
o_state_load_2       (load             ) [ 0000000000000000000000000000000000]
tmp_87               (add              ) [ 0000000000000000000000000000000000]
tmp_88               (partselect       ) [ 0000000000000000000000000000000000]
tmp_90               (sext             ) [ 0000000000000000000000000000000000]
tmp_91               (bitselect        ) [ 0000000000000000001000100000000000]
tmp_93               (zext             ) [ 0000000000000000000000000000000000]
lut_sigmoid_addr_4   (getelementptr    ) [ 0000000000000000001000100000000000]
tmp_97               (icmp             ) [ 0000000000000000001000100000000000]
tmp_159_cast         (sext             ) [ 0000000000000000000000000000000000]
tmp_99               (sub              ) [ 0000000000000000000000000000000000]
tmp_160_cast         (sext             ) [ 0000000000000000000000000000000000]
tmp_101              (zext             ) [ 0000000000000000000000000000000000]
lut_sigmoid_addr_5   (getelementptr    ) [ 0000000000000000001000100000000000]
tmp_105              (add              ) [ 0000000000000000000000000000000000]
tmp_106              (zext             ) [ 0000000000000000000000000000000000]
weight_addr_13       (getelementptr    ) [ 0000000000000000001000100000000000]
tmp_41_cast          (sext             ) [ 0000000000000000000000000000000000]
tmp_38               (zext             ) [ 0000000000000000000000000000000000]
weight_addr_4        (getelementptr    ) [ 0000000000000000000100010000000000]
lut_sigmoid_load_4   (load             ) [ 0000000000000000000000000000000000]
lut_sigmoid_load_5   (load             ) [ 0000000000000000000000000000000000]
tmp_104              (sub              ) [ 0000000000000000000000000000000000]
sel_tmp8             (select           ) [ 0000000000000000000000000000000000]
sel_tmp3             (and              ) [ 0000000000000000000000000000000000]
storemerge3          (select           ) [ 0000000000000000000000000000000000]
storemerge3_cast     (zext             ) [ 0000000000000000000000000000000000]
StgValue_331         (store            ) [ 0000000000000000000000000000000000]
weight_load_13       (load             ) [ 0000000000000000000000000000000000]
tmp_107              (trunc            ) [ 0000000000000000000000000000000000]
g_state_load_2       (load             ) [ 0000000000000000000000000000000000]
tmp_108              (add              ) [ 0000000000000000000000000000000000]
tmp_109              (partselect       ) [ 0000000000000000000100010000000000]
tmp_110              (sext             ) [ 0000000000000000000000000000000000]
tmp_111              (bitselect        ) [ 0000000000000000000110011000000000]
tmp_112              (zext             ) [ 0000000000000000000000000000000000]
lut_tanh_addr_2      (getelementptr    ) [ 0000000000000000000100010000000000]
weight_load_4        (load             ) [ 0000000000000000000000000000000000]
tmp_73               (trunc            ) [ 0000000000000000000000000000000000]
i_state_load         (load             ) [ 0000000000000000000000000000000000]
tmp_41               (add              ) [ 0000000000000000000000000000000000]
tmp_43               (partselect       ) [ 0000000000000000000000000000000000]
tmp_44               (sext             ) [ 0000000000000000000000000000000000]
tmp_75               (bitselect        ) [ 0000000000000000000010001000000000]
tmp_46               (zext             ) [ 0000000000000000000000000000000000]
lut_sigmoid_addr     (getelementptr    ) [ 0000000000000000000010001000000000]
tmp_47               (icmp             ) [ 0000000000000000000010001000000000]
tmp_108_cast         (sext             ) [ 0000000000000000000000000000000000]
tmp_48               (sub              ) [ 0000000000000000000000000000000000]
tmp_109_cast         (sext             ) [ 0000000000000000000000000000000000]
tmp_49               (zext             ) [ 0000000000000000000000000000000000]
lut_sigmoid_addr_1   (getelementptr    ) [ 0000000000000000000010001000000000]
lut_tanh_load_2      (load             ) [ 0000000000000000000010001000000000]
tmp_113              (icmp             ) [ 0000000000000000000010001000000000]
tmp_174_cast         (sext             ) [ 0000000000000000000000000000000000]
tmp_114              (sub              ) [ 0000000000000000000000000000000000]
tmp_175_cast         (sext             ) [ 0000000000000000000000000000000000]
tmp_115              (zext             ) [ 0000000000000000000000000000000000]
lut_tanh_addr_3      (getelementptr    ) [ 0000000000000000000010001000000000]
empty_28             (speclooptripcount) [ 0000000000000000000000000000000000]
tmp_36               (specregionbegin  ) [ 0000000000000000000000000000000000]
StgValue_369         (specpipeline     ) [ 0000000000000000000000000000000000]
lut_sigmoid_load     (load             ) [ 0000000000000000000000000000000000]
lut_sigmoid_load_1   (load             ) [ 0000000000000000000000000000000000]
tmp_51               (sub              ) [ 0000000000000000000000000000000000]
sel_tmp              (select           ) [ 0000000000000000000000000000000000]
sel_tmp2             (and              ) [ 0000000000000000000000000000000000]
storemerge           (select           ) [ 0000000000000000000000000000000000]
storemerge_cast      (zext             ) [ 0000000000000000000000000000000000]
StgValue_377         (store            ) [ 0000000000000000000000000000000000]
lut_tanh_load_2_cast (zext             ) [ 0000000000000000000000000000000000]
lut_tanh_load_3      (load             ) [ 0000000000000000000000000000000000]
tmp_116              (sub              ) [ 0000000000000000000000000000000000]
tmp_177_cast         (sext             ) [ 0000000000000000000000000000000000]
sel_tmp7             (select           ) [ 0000000000000000000000000000000000]
sel_tmp1             (and              ) [ 0000000000000000000000000000000000]
storemerge4          (select           ) [ 0000000000000000000000000000000000]
storemerge4_cast     (sext             ) [ 0000000000000000000000000000000000]
StgValue_386         (store            ) [ 0000000000000000000000000000000000]
empty_29             (specregionend    ) [ 0000000000000000000000000000000000]
StgValue_388         (br               ) [ 0000000000000000011111111000000000]
StgValue_389         (br               ) [ 0000000000000000000000000111100000]
j_3                  (phi              ) [ 0000000000000000000000000010000000]
exitcond1            (icmp             ) [ 0000000000000000000000000011100000]
j_8                  (add              ) [ 0000000000000000000000000111100000]
StgValue_393         (br               ) [ 0000000000000000000000000000000000]
tmp_89               (zext             ) [ 0000000000000000000000000000000000]
tmp_89_cast          (zext             ) [ 0000000000000000000000000000000000]
tmp_118              (add              ) [ 0000000000000000000000000000000000]
tmp_128_cast1        (zext             ) [ 0000000000000000000000000011100000]
c_state_addr         (getelementptr    ) [ 0000000000000000000000000011000000]
f_state_addr_3       (getelementptr    ) [ 0000000000000000000000000011000000]
g_state_addr_3       (getelementptr    ) [ 0000000000000000000000000011000000]
i_state_addr_4       (getelementptr    ) [ 0000000000000000000000000011000000]
o_state_addr_3       (getelementptr    ) [ 0000000000000000000000000011000000]
c_state_load         (load             ) [ 0000000000000000000000000000000000]
tmp_90_cast          (sext             ) [ 0000000000000000000000000000000000]
f_state_load_1       (load             ) [ 0000000000000000000000000000000000]
tmp_91_cast          (sext             ) [ 0000000000000000000000000000000000]
tmp_92               (mul              ) [ 0000000000000000000000000000000000]
tmp_93_cast          (partselect       ) [ 0000000000000000000000000000000000]
g_state_load_1       (load             ) [ 0000000000000000000000000000000000]
tmp_94               (sext             ) [ 0000000000000000000000000000000000]
i_state_load_2       (load             ) [ 0000000000000000000000000000000000]
tmp_95               (sext             ) [ 0000000000000000000000000000000000]
tmp_96               (mul              ) [ 0000000000000000000000000000000000]
tmp_97_cast          (partselect       ) [ 0000000000000000000000000000000000]
tmp_98               (add              ) [ 0000000000000000000000000000000000]
tmp_100              (partselect       ) [ 0000000000000000000000000000000000]
StgValue_422         (store            ) [ 0000000000000000000000000000000000]
tmp_117              (partselect       ) [ 0000000000000000000000000000000000]
tmp_103              (sext             ) [ 0000000000000000000000000000000000]
tmp_119              (partselect       ) [ 0000000000000000000000000000000000]
icmp                 (icmp             ) [ 0000000000000000000000000010100000]
tmp_120              (bitselect        ) [ 0000000000000000000000000010100000]
tmp_124              (zext             ) [ 0000000000000000000000000000000000]
lut_tanh_addr        (getelementptr    ) [ 0000000000000000000000000010100000]
tmp_127              (icmp             ) [ 0000000000000000000000000010100000]
tmp_128              (sub              ) [ 0000000000000000000000000000000000]
tmp_134_cast         (sext             ) [ 0000000000000000000000000000000000]
tmp_130              (zext             ) [ 0000000000000000000000000000000000]
lut_tanh_addr_1      (getelementptr    ) [ 0000000000000000000000000010100000]
o_state_load_1       (load             ) [ 0000000000000000000000000010100000]
empty_30             (speclooptripcount) [ 0000000000000000000000000000000000]
tmp_102              (specregionbegin  ) [ 0000000000000000000000000000000000]
StgValue_440         (specpipeline     ) [ 0000000000000000000000000000000000]
h_state_addr_1       (getelementptr    ) [ 0000000000000000000000000000000000]
lut_tanh_load        (load             ) [ 0000000000000000000000000000000000]
lut_tanh_load_cast   (zext             ) [ 0000000000000000000000000000000000]
lut_tanh_load_1      (load             ) [ 0000000000000000000000000000000000]
tmp_131              (sub              ) [ 0000000000000000000000000000000000]
tmp_136_cast         (sext             ) [ 0000000000000000000000000000000000]
sel_tmp13_demorgan   (or               ) [ 0000000000000000000000000000000000]
sel_tmp5             (xor              ) [ 0000000000000000000000000000000000]
sel_tmp9             (and              ) [ 0000000000000000000000000000000000]
newSel               (select           ) [ 0000000000000000000000000000000000]
or_cond              (or               ) [ 0000000000000000000000000000000000]
newSel1              (select           ) [ 0000000000000000000000000000000000]
newSel2              (select           ) [ 0000000000000000000000000000000000]
tmp_137_cast         (sext             ) [ 0000000000000000000000000000000000]
tmp_138_cast         (sext             ) [ 0000000000000000000000000000000000]
tmp_132              (mul              ) [ 0000000000000000000000000000000000]
tmp_133              (partselect       ) [ 0000000000000000000000000000000000]
StgValue_458         (store            ) [ 0000000000000000000000000000000000]
empty_31             (specregionend    ) [ 0000000000000000000000000000000000]
StgValue_460         (br               ) [ 0000000000000000000000000111100000]
weight_addr_5        (getelementptr    ) [ 0000000000000000000000000000001000]
weight_load_9        (load             ) [ 0000000000000000000000000000001110]
StgValue_464         (br               ) [ 0000000000000000000000000000001110]
j_4                  (phi              ) [ 0000000000000000000000000000000100]
exitcond             (icmp             ) [ 0000000000000000000000000000000110]
j_7                  (add              ) [ 0000000000000000000000000000001110]
j_4_cast             (zext             ) [ 0000000000000000000000000000000000]
tmp_120_cast         (zext             ) [ 0000000000000000000000000000000000]
tmp_135              (add              ) [ 0000000000000000000000000000000000]
tmp_138_cast1        (zext             ) [ 0000000000000000000000000000000000]
h_state_addr_2       (getelementptr    ) [ 0000000000000000000000000000000110]
tmp_122              (add              ) [ 0000000000000000000000000000000000]
tmp_123              (zext             ) [ 0000000000000000000000000000000000]
weight_addr_10       (getelementptr    ) [ 0000000000000000000000000000000110]
lstm_output_0_in     (phi              ) [ 0000000000000000000000000000000110]
lstm_output          (trunc            ) [ 0000000000000000000000000000000001]
StgValue_480         (br               ) [ 0000000000000000000000000000000000]
empty_32             (speclooptripcount) [ 0000000000000000000000000000000000]
tmp_134              (specregionbegin  ) [ 0000000000000000000000000000000000]
StgValue_483         (specpipeline     ) [ 0000000000000000000000000000000000]
h_state_load_1       (load             ) [ 0000000000000000000000000000000000]
tmp_121              (sext             ) [ 0000000000000000000000000000000000]
weight_load_11       (load             ) [ 0000000000000000000000000000000000]
tmp_136              (trunc            ) [ 0000000000000000000000000000000000]
tmp_125              (sext             ) [ 0000000000000000000000000000000000]
tmp_126              (mul              ) [ 0000000000000000000000000000000000]
tmp_137              (partselect       ) [ 0000000000000000000000000000000000]
tmp_127_cast         (sext             ) [ 0000000000000000000000000000000000]
tmp_128_cast         (sext             ) [ 0000000000000000000000000000000000]
tmp_129              (add              ) [ 0000000000000000000000000000000000]
tmp_129_cast         (sext             ) [ 0000000000000000000000000000001110]
empty_33             (specregionend    ) [ 0000000000000000000000000000000000]
StgValue_496         (br               ) [ 0000000000000000000000000000001110]
StgValue_497         (write            ) [ 0000000000000000000000000000000000]
StgValue_498         (ret              ) [ 0000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ch_ena">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_ena"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sampleinput">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sampleinput"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weight">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="lstm_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lstm_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="h_state">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_state"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="lut_sigmoid">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_sigmoid"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="lut_tanh">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_tanh"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="c_state">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_state"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="lstm_n5_16s_16b_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_i_state_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_f_state_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_o_state_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_g_state_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i20.i32"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="192" class="1004" name="i_state_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_state/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="f_state_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="f_state/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="o_state_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o_state/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="g_state_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="g_state/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="sampleinput_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="24" slack="0"/>
<pin id="210" dir="0" index="1" bw="24" slack="0"/>
<pin id="211" dir="1" index="2" bw="24" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sampleinput_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="ch_ena_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="0"/>
<pin id="216" dir="0" index="1" bw="4" slack="0"/>
<pin id="217" dir="1" index="2" bw="4" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ch_ena_read/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="StgValue_497_write_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="0" slack="0"/>
<pin id="222" dir="0" index="1" bw="16" slack="0"/>
<pin id="223" dir="0" index="2" bw="16" slack="1"/>
<pin id="224" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_497/33 "/>
</bind>
</comp>

<comp id="227" class="1004" name="i_state_addr_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="3" slack="0"/>
<pin id="231" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i_state_addr/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_access_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="3" slack="0"/>
<pin id="235" dir="0" index="1" bw="16" slack="0"/>
<pin id="236" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_52/2 StgValue_109/7 i_state_load_1/12 StgValue_200/13 i_state_load/22 StgValue_377/24 i_state_load_2/26 "/>
</bind>
</comp>

<comp id="239" class="1004" name="f_state_addr_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="3" slack="0"/>
<pin id="243" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_state_addr/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="3" slack="0"/>
<pin id="247" dir="0" index="1" bw="16" slack="0"/>
<pin id="248" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_62/3 StgValue_121/8 f_state_load/13 StgValue_216/14 f_state_load_2/19 StgValue_296/21 f_state_load_1/26 "/>
</bind>
</comp>

<comp id="251" class="1004" name="o_state_addr_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="3" slack="0"/>
<pin id="255" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o_state_addr/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_access_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="3" slack="0"/>
<pin id="259" dir="0" index="1" bw="16" slack="0"/>
<pin id="260" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_72/4 StgValue_132/9 o_state_load/14 StgValue_232/15 o_state_load_2/20 StgValue_331/22 o_state_load_1/26 "/>
</bind>
</comp>

<comp id="263" class="1004" name="g_state_addr_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="3" slack="0"/>
<pin id="267" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="g_state_addr/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_access_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="3" slack="0"/>
<pin id="271" dir="0" index="1" bw="16" slack="0"/>
<pin id="272" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_82/5 StgValue_145/10 g_state_load/15 StgValue_247/16 g_state_load_2/21 StgValue_386/24 g_state_load_1/26 "/>
</bind>
</comp>

<comp id="275" class="1004" name="weight_addr_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="3" slack="0"/>
<pin id="279" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr/6 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_access_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="285" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_load/6 weight_load_1/7 weight_load_2/8 weight_load_3/9 weight_load_5/12 weight_load_6/13 weight_load_7/14 weight_load_8/15 weight_load_10/19 weight_load_12/20 weight_load_13/21 weight_load_4/22 weight_load_9/29 weight_load_11/31 "/>
</bind>
</comp>

<comp id="287" class="1004" name="i_state_addr_1_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="3" slack="1"/>
<pin id="291" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i_state_addr_1/7 "/>
</bind>
</comp>

<comp id="294" class="1004" name="weight_addr_1_gep_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="4" slack="0"/>
<pin id="298" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr_1/7 "/>
</bind>
</comp>

<comp id="302" class="1004" name="f_state_addr_1_gep_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="3" slack="2"/>
<pin id="306" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_state_addr_1/8 "/>
</bind>
</comp>

<comp id="309" class="1004" name="weight_addr_2_gep_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="4" slack="0"/>
<pin id="313" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr_2/8 "/>
</bind>
</comp>

<comp id="317" class="1004" name="o_state_addr_1_gep_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="0" index="2" bw="3" slack="3"/>
<pin id="321" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o_state_addr_1/9 "/>
</bind>
</comp>

<comp id="324" class="1004" name="weight_addr_3_gep_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="5" slack="0"/>
<pin id="328" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr_3/9 "/>
</bind>
</comp>

<comp id="332" class="1004" name="g_state_addr_1_gep_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="3" slack="4"/>
<pin id="336" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="g_state_addr_1/10 "/>
</bind>
</comp>

<comp id="339" class="1004" name="h_state_addr_gep_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="16" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="0" index="2" bw="7" slack="0"/>
<pin id="343" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h_state_addr/12 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_access_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="7" slack="0"/>
<pin id="348" dir="0" index="1" bw="16" slack="0"/>
<pin id="349" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="h_state_load/12 StgValue_458/28 h_state_load_1/31 "/>
</bind>
</comp>

<comp id="351" class="1004" name="weight_addr_6_gep_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="0" index="2" bw="6" slack="0"/>
<pin id="355" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr_6/12 "/>
</bind>
</comp>

<comp id="359" class="1004" name="i_state_addr_2_gep_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="3" slack="0"/>
<pin id="363" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i_state_addr_2/12 "/>
</bind>
</comp>

<comp id="366" class="1004" name="f_state_addr_2_gep_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="0" index="2" bw="3" slack="0"/>
<pin id="370" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_state_addr_2/12 "/>
</bind>
</comp>

<comp id="372" class="1004" name="o_state_addr_2_gep_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="0" index="2" bw="3" slack="0"/>
<pin id="376" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o_state_addr_2/12 "/>
</bind>
</comp>

<comp id="378" class="1004" name="g_state_addr_2_gep_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="0" index="2" bw="3" slack="0"/>
<pin id="382" dir="1" index="3" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="g_state_addr_2/12 "/>
</bind>
</comp>

<comp id="384" class="1004" name="weight_addr_7_gep_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="0" index="2" bw="7" slack="0"/>
<pin id="388" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr_7/13 "/>
</bind>
</comp>

<comp id="392" class="1004" name="weight_addr_8_gep_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="0" index="2" bw="7" slack="0"/>
<pin id="396" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr_8/14 "/>
</bind>
</comp>

<comp id="400" class="1004" name="weight_addr_9_gep_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="0" index="2" bw="7" slack="0"/>
<pin id="404" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr_9/15 "/>
</bind>
</comp>

<comp id="408" class="1004" name="i_state_addr_3_gep_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="0" index="2" bw="3" slack="0"/>
<pin id="412" dir="1" index="3" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i_state_addr_3/19 "/>
</bind>
</comp>

<comp id="414" class="1004" name="weight_addr_11_gep_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="0" index="2" bw="8" slack="0"/>
<pin id="418" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr_11/19 "/>
</bind>
</comp>

<comp id="422" class="1004" name="f_state_addr_4_gep_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="0" index="2" bw="3" slack="0"/>
<pin id="426" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_state_addr_4/19 "/>
</bind>
</comp>

<comp id="429" class="1004" name="o_state_addr_4_gep_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="0" index="2" bw="3" slack="0"/>
<pin id="433" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o_state_addr_4/19 "/>
</bind>
</comp>

<comp id="435" class="1004" name="g_state_addr_4_gep_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="0" index="2" bw="3" slack="0"/>
<pin id="439" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="g_state_addr_4/19 "/>
</bind>
</comp>

<comp id="441" class="1004" name="lut_sigmoid_addr_2_gep_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="12" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="0" index="2" bw="16" slack="0"/>
<pin id="445" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_sigmoid_addr_2/20 "/>
</bind>
</comp>

<comp id="448" class="1004" name="grp_access_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="10" slack="0"/>
<pin id="450" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="460" dir="0" index="3" bw="10" slack="0"/>
<pin id="461" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="451" dir="1" index="2" bw="12" slack="0"/>
<pin id="462" dir="1" index="5" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lut_sigmoid_load_2/20 lut_sigmoid_load_3/20 lut_sigmoid_load_4/21 lut_sigmoid_load_5/21 lut_sigmoid_load/23 lut_sigmoid_load_1/23 "/>
</bind>
</comp>

<comp id="453" class="1004" name="lut_sigmoid_addr_3_gep_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="12" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="0" index="2" bw="32" slack="0"/>
<pin id="457" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_sigmoid_addr_3/20 "/>
</bind>
</comp>

<comp id="464" class="1004" name="weight_addr_12_gep_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="0" index="2" bw="8" slack="0"/>
<pin id="468" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr_12/20 "/>
</bind>
</comp>

<comp id="472" class="1004" name="lut_sigmoid_addr_4_gep_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="12" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="0" index="2" bw="16" slack="0"/>
<pin id="476" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_sigmoid_addr_4/21 "/>
</bind>
</comp>

<comp id="480" class="1004" name="lut_sigmoid_addr_5_gep_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="12" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="0" index="2" bw="32" slack="0"/>
<pin id="484" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_sigmoid_addr_5/21 "/>
</bind>
</comp>

<comp id="488" class="1004" name="weight_addr_13_gep_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="0" index="2" bw="8" slack="0"/>
<pin id="492" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr_13/21 "/>
</bind>
</comp>

<comp id="496" class="1004" name="weight_addr_4_gep_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="0" index="2" bw="7" slack="0"/>
<pin id="500" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr_4/22 "/>
</bind>
</comp>

<comp id="504" class="1004" name="lut_tanh_addr_2_gep_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="13" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="0" index="2" bw="16" slack="0"/>
<pin id="508" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_tanh_addr_2/22 "/>
</bind>
</comp>

<comp id="511" class="1004" name="grp_access_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="10" slack="0"/>
<pin id="513" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="598" dir="0" index="3" bw="10" slack="0"/>
<pin id="599" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="514" dir="1" index="2" bw="13" slack="0"/>
<pin id="600" dir="1" index="5" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lut_tanh_load_2/22 lut_tanh_load_3/23 lut_tanh_load/27 lut_tanh_load_1/27 "/>
</bind>
</comp>

<comp id="516" class="1004" name="lut_sigmoid_addr_gep_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="12" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="0" index="2" bw="16" slack="0"/>
<pin id="520" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_sigmoid_addr/23 "/>
</bind>
</comp>

<comp id="524" class="1004" name="lut_sigmoid_addr_1_gep_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="12" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="0" index="2" bw="32" slack="0"/>
<pin id="528" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_sigmoid_addr_1/23 "/>
</bind>
</comp>

<comp id="532" class="1004" name="lut_tanh_addr_3_gep_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="13" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="0" index="2" bw="32" slack="0"/>
<pin id="536" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_tanh_addr_3/23 "/>
</bind>
</comp>

<comp id="540" class="1004" name="c_state_addr_gep_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="16" slack="0"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="0" index="2" bw="7" slack="0"/>
<pin id="544" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_state_addr/26 "/>
</bind>
</comp>

<comp id="547" class="1004" name="grp_access_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="7" slack="0"/>
<pin id="549" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="580" dir="0" index="3" bw="7" slack="1"/>
<pin id="581" dir="0" index="4" bw="16" slack="0"/>
<pin id="550" dir="1" index="2" bw="16" slack="0"/>
<pin id="582" dir="1" index="5" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="c_state_load/26 StgValue_422/27 "/>
</bind>
</comp>

<comp id="552" class="1004" name="f_state_addr_3_gep_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="0" index="2" bw="3" slack="0"/>
<pin id="556" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_state_addr_3/26 "/>
</bind>
</comp>

<comp id="559" class="1004" name="g_state_addr_3_gep_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="0" index="2" bw="3" slack="0"/>
<pin id="563" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="g_state_addr_3/26 "/>
</bind>
</comp>

<comp id="566" class="1004" name="i_state_addr_4_gep_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="0" index="2" bw="3" slack="0"/>
<pin id="570" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i_state_addr_4/26 "/>
</bind>
</comp>

<comp id="573" class="1004" name="o_state_addr_3_gep_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="0" index="2" bw="3" slack="0"/>
<pin id="577" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o_state_addr_3/26 "/>
</bind>
</comp>

<comp id="583" class="1004" name="lut_tanh_addr_gep_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="13" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="0" index="2" bw="16" slack="0"/>
<pin id="587" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_tanh_addr/27 "/>
</bind>
</comp>

<comp id="591" class="1004" name="lut_tanh_addr_1_gep_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="13" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="0" index="2" bw="32" slack="0"/>
<pin id="595" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_tanh_addr_1/27 "/>
</bind>
</comp>

<comp id="602" class="1004" name="h_state_addr_1_gep_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="16" slack="0"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="0" index="2" bw="7" slack="2"/>
<pin id="606" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h_state_addr_1/28 "/>
</bind>
</comp>

<comp id="610" class="1004" name="weight_addr_5_gep_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="0"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="0" index="2" bw="9" slack="0"/>
<pin id="614" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr_5/29 "/>
</bind>
</comp>

<comp id="619" class="1004" name="h_state_addr_2_gep_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="16" slack="0"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="0" index="2" bw="7" slack="0"/>
<pin id="623" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h_state_addr_2/31 "/>
</bind>
</comp>

<comp id="627" class="1004" name="weight_addr_10_gep_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="0"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="0" index="2" bw="8" slack="0"/>
<pin id="631" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr_10/31 "/>
</bind>
</comp>

<comp id="635" class="1005" name="invdar_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="3" slack="1"/>
<pin id="637" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="invdar (phireg) "/>
</bind>
</comp>

<comp id="639" class="1004" name="invdar_phi_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="1"/>
<pin id="641" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="642" dir="0" index="2" bw="3" slack="0"/>
<pin id="643" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="644" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar/2 "/>
</bind>
</comp>

<comp id="646" class="1005" name="invdar1_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="3" slack="1"/>
<pin id="648" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="invdar1 (phireg) "/>
</bind>
</comp>

<comp id="650" class="1004" name="invdar1_phi_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="3" slack="0"/>
<pin id="652" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="653" dir="0" index="2" bw="1" slack="1"/>
<pin id="654" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="655" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar1/3 "/>
</bind>
</comp>

<comp id="657" class="1005" name="invdar2_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="3" slack="1"/>
<pin id="659" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="invdar2 (phireg) "/>
</bind>
</comp>

<comp id="661" class="1004" name="invdar2_phi_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="3" slack="0"/>
<pin id="663" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="664" dir="0" index="2" bw="1" slack="1"/>
<pin id="665" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="666" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar2/4 "/>
</bind>
</comp>

<comp id="668" class="1005" name="invdar3_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="3" slack="1"/>
<pin id="670" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="invdar3 (phireg) "/>
</bind>
</comp>

<comp id="672" class="1004" name="invdar3_phi_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="3" slack="0"/>
<pin id="674" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="675" dir="0" index="2" bw="1" slack="1"/>
<pin id="676" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="677" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar3/5 "/>
</bind>
</comp>

<comp id="679" class="1005" name="j_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="3" slack="1"/>
<pin id="681" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="683" class="1004" name="j_phi_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="1"/>
<pin id="685" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="686" dir="0" index="2" bw="3" slack="0"/>
<pin id="687" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="688" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/6 "/>
</bind>
</comp>

<comp id="691" class="1005" name="indvar_flatten_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="5" slack="1"/>
<pin id="693" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="695" class="1004" name="indvar_flatten_phi_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="1"/>
<pin id="697" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="698" dir="0" index="2" bw="5" slack="0"/>
<pin id="699" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="700" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/12 "/>
</bind>
</comp>

<comp id="702" class="1005" name="j_1_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="3" slack="1"/>
<pin id="704" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="706" class="1004" name="j_1_phi_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="1"/>
<pin id="708" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="709" dir="0" index="2" bw="3" slack="0"/>
<pin id="710" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="711" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/12 "/>
</bind>
</comp>

<comp id="713" class="1005" name="i_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="3" slack="1"/>
<pin id="715" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="717" class="1004" name="i_phi_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="1"/>
<pin id="719" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="720" dir="0" index="2" bw="3" slack="1"/>
<pin id="721" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="722" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/12 "/>
</bind>
</comp>

<comp id="724" class="1005" name="j_2_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="3" slack="1"/>
<pin id="726" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_2 (phireg) "/>
</bind>
</comp>

<comp id="728" class="1004" name="j_2_phi_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="3" slack="0"/>
<pin id="730" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="731" dir="0" index="2" bw="1" slack="1"/>
<pin id="732" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="733" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_2/18 "/>
</bind>
</comp>

<comp id="736" class="1005" name="j_3_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="3" slack="1"/>
<pin id="738" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_3 (phireg) "/>
</bind>
</comp>

<comp id="740" class="1004" name="j_3_phi_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="3" slack="0"/>
<pin id="742" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="743" dir="0" index="2" bw="1" slack="1"/>
<pin id="744" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="745" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_3/26 "/>
</bind>
</comp>

<comp id="747" class="1005" name="j_4_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="3" slack="1"/>
<pin id="749" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_4 (phireg) "/>
</bind>
</comp>

<comp id="751" class="1004" name="j_4_phi_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="1"/>
<pin id="753" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="754" dir="0" index="2" bw="3" slack="0"/>
<pin id="755" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="756" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_4/31 "/>
</bind>
</comp>

<comp id="758" class="1005" name="lstm_output_0_in_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="760" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="lstm_output_0_in (phireg) "/>
</bind>
</comp>

<comp id="761" class="1004" name="lstm_output_0_in_phi_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="2"/>
<pin id="763" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="764" dir="0" index="2" bw="21" slack="0"/>
<pin id="765" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="766" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lstm_output_0_in/32 "/>
</bind>
</comp>

<comp id="767" class="1004" name="grp_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="0"/>
<pin id="769" dir="0" index="1" bw="12" slack="0"/>
<pin id="770" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_83/21 tmp_104/22 tmp_51/24 "/>
</bind>
</comp>

<comp id="773" class="1004" name="indvarinc_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="3" slack="0"/>
<pin id="775" dir="0" index="1" bw="1" slack="0"/>
<pin id="776" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc/2 "/>
</bind>
</comp>

<comp id="779" class="1004" name="tmp_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="3" slack="0"/>
<pin id="781" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="784" class="1004" name="tmp_1_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="3" slack="0"/>
<pin id="786" dir="0" index="1" bw="3" slack="0"/>
<pin id="787" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="790" class="1004" name="indvarinc1_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="3" slack="0"/>
<pin id="792" dir="0" index="1" bw="1" slack="0"/>
<pin id="793" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc1/3 "/>
</bind>
</comp>

<comp id="796" class="1004" name="tmp_2_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="3" slack="0"/>
<pin id="798" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="801" class="1004" name="tmp_3_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="3" slack="0"/>
<pin id="803" dir="0" index="1" bw="3" slack="0"/>
<pin id="804" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="807" class="1004" name="indvarinc2_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="3" slack="0"/>
<pin id="809" dir="0" index="1" bw="1" slack="0"/>
<pin id="810" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc2/4 "/>
</bind>
</comp>

<comp id="813" class="1004" name="tmp_4_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="3" slack="0"/>
<pin id="815" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="818" class="1004" name="tmp_5_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="3" slack="0"/>
<pin id="820" dir="0" index="1" bw="3" slack="0"/>
<pin id="821" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="824" class="1004" name="indvarinc3_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="3" slack="0"/>
<pin id="826" dir="0" index="1" bw="1" slack="0"/>
<pin id="827" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc3/5 "/>
</bind>
</comp>

<comp id="830" class="1004" name="tmp_6_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="3" slack="0"/>
<pin id="832" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="835" class="1004" name="tmp_7_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="3" slack="0"/>
<pin id="837" dir="0" index="1" bw="3" slack="0"/>
<pin id="838" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="841" class="1004" name="tmp_8_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="24" slack="4"/>
<pin id="843" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="844" class="1004" name="tmp_9_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="18" slack="0"/>
<pin id="846" dir="0" index="1" bw="19" slack="0"/>
<pin id="847" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="850" class="1004" name="sampleinput_16b_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="16" slack="0"/>
<pin id="852" dir="0" index="1" bw="19" slack="0"/>
<pin id="853" dir="0" index="2" bw="3" slack="0"/>
<pin id="854" dir="0" index="3" bw="6" slack="0"/>
<pin id="855" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sampleinput_16b/5 "/>
</bind>
</comp>

<comp id="860" class="1004" name="tmp_10_cast_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="16" slack="0"/>
<pin id="862" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10_cast/5 "/>
</bind>
</comp>

<comp id="864" class="1004" name="exitcond5_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="3" slack="0"/>
<pin id="866" dir="0" index="1" bw="3" slack="0"/>
<pin id="867" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/6 "/>
</bind>
</comp>

<comp id="870" class="1004" name="j_5_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="3" slack="0"/>
<pin id="872" dir="0" index="1" bw="1" slack="0"/>
<pin id="873" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_5/6 "/>
</bind>
</comp>

<comp id="876" class="1004" name="tmp_10_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="3" slack="0"/>
<pin id="878" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="881" class="1004" name="j_cast1_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="3" slack="1"/>
<pin id="883" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast1/7 "/>
</bind>
</comp>

<comp id="885" class="1004" name="j_cast_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="3" slack="1"/>
<pin id="887" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/7 "/>
</bind>
</comp>

<comp id="889" class="1004" name="tmp_17_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="0"/>
<pin id="891" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_17/7 "/>
</bind>
</comp>

<comp id="893" class="1004" name="tmp_14_cast_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="16" slack="0"/>
<pin id="895" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_14_cast/7 "/>
</bind>
</comp>

<comp id="897" class="1004" name="tmp_13_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="16" slack="0"/>
<pin id="899" dir="0" index="1" bw="31" slack="0"/>
<pin id="900" dir="0" index="2" bw="5" slack="0"/>
<pin id="901" dir="0" index="3" bw="6" slack="0"/>
<pin id="902" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/7 "/>
</bind>
</comp>

<comp id="907" class="1004" name="tmp_15_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="4" slack="0"/>
<pin id="909" dir="0" index="1" bw="3" slack="0"/>
<pin id="910" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/7 "/>
</bind>
</comp>

<comp id="913" class="1004" name="tmp_16_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="4" slack="0"/>
<pin id="915" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16/7 "/>
</bind>
</comp>

<comp id="918" class="1004" name="tmp_26_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="5" slack="0"/>
<pin id="920" dir="0" index="1" bw="3" slack="0"/>
<pin id="921" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_26/7 "/>
</bind>
</comp>

<comp id="924" class="1004" name="tmp_20_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="32" slack="0"/>
<pin id="926" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_20/8 "/>
</bind>
</comp>

<comp id="928" class="1004" name="tmp_21_cast_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="16" slack="0"/>
<pin id="930" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_21_cast/8 "/>
</bind>
</comp>

<comp id="932" class="1004" name="tmp_19_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="16" slack="0"/>
<pin id="934" dir="0" index="1" bw="31" slack="0"/>
<pin id="935" dir="0" index="2" bw="5" slack="0"/>
<pin id="936" dir="0" index="3" bw="6" slack="0"/>
<pin id="937" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/8 "/>
</bind>
</comp>

<comp id="942" class="1004" name="tmp_21_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="4" slack="0"/>
<pin id="944" dir="0" index="1" bw="3" slack="1"/>
<pin id="945" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_21/8 "/>
</bind>
</comp>

<comp id="947" class="1004" name="tmp_22_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="4" slack="0"/>
<pin id="949" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22/8 "/>
</bind>
</comp>

<comp id="952" class="1004" name="tmp_23_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="32" slack="0"/>
<pin id="954" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_23/9 "/>
</bind>
</comp>

<comp id="956" class="1004" name="tmp_28_cast_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="16" slack="0"/>
<pin id="958" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_28_cast/9 "/>
</bind>
</comp>

<comp id="960" class="1004" name="tmp_25_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="16" slack="0"/>
<pin id="962" dir="0" index="1" bw="31" slack="0"/>
<pin id="963" dir="0" index="2" bw="5" slack="0"/>
<pin id="964" dir="0" index="3" bw="6" slack="0"/>
<pin id="965" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_25/9 "/>
</bind>
</comp>

<comp id="970" class="1004" name="tmp_27_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="5" slack="2"/>
<pin id="972" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27/9 "/>
</bind>
</comp>

<comp id="974" class="1004" name="tmp_28_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="32" slack="0"/>
<pin id="976" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_28/10 "/>
</bind>
</comp>

<comp id="978" class="1004" name="tmp_35_cast_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="16" slack="0"/>
<pin id="980" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_35_cast/10 "/>
</bind>
</comp>

<comp id="982" class="1004" name="tmp_30_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="16" slack="0"/>
<pin id="984" dir="0" index="1" bw="31" slack="0"/>
<pin id="985" dir="0" index="2" bw="5" slack="0"/>
<pin id="986" dir="0" index="3" bw="6" slack="0"/>
<pin id="987" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_30/10 "/>
</bind>
</comp>

<comp id="992" class="1004" name="tmp_8_cast_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="4" slack="6"/>
<pin id="994" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/11 "/>
</bind>
</comp>

<comp id="995" class="1004" name="tmp_11_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="6" slack="0"/>
<pin id="997" dir="0" index="1" bw="4" slack="6"/>
<pin id="998" dir="0" index="2" bw="1" slack="0"/>
<pin id="999" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/11 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="p_shl1_cast_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="6" slack="0"/>
<pin id="1004" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/11 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="tmp_14_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="4" slack="0"/>
<pin id="1008" dir="0" index="1" bw="6" slack="0"/>
<pin id="1009" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/11 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="j_1_cast_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="3" slack="0"/>
<pin id="1014" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast/12 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="p_shl_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="5" slack="0"/>
<pin id="1018" dir="0" index="1" bw="3" slack="0"/>
<pin id="1019" dir="0" index="2" bw="1" slack="0"/>
<pin id="1020" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/12 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="tmp_31_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="3" slack="0"/>
<pin id="1026" dir="0" index="1" bw="5" slack="0"/>
<pin id="1027" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_31/12 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="exitcond_flatten_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="5" slack="0"/>
<pin id="1032" dir="0" index="1" bw="5" slack="0"/>
<pin id="1033" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/12 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="indvar_flatten_next_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="5" slack="0"/>
<pin id="1038" dir="0" index="1" bw="1" slack="0"/>
<pin id="1039" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/12 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="j_6_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="1" slack="0"/>
<pin id="1044" dir="0" index="1" bw="3" slack="0"/>
<pin id="1045" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_6/12 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="exitcond3_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="3" slack="0"/>
<pin id="1050" dir="0" index="1" bw="3" slack="0"/>
<pin id="1051" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/12 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="i_mid2_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="1" slack="0"/>
<pin id="1056" dir="0" index="1" bw="3" slack="0"/>
<pin id="1057" dir="0" index="2" bw="3" slack="0"/>
<pin id="1058" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_mid2/12 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="j_1_cast_mid1_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="3" slack="0"/>
<pin id="1064" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast_mid1/12 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="p_shl_mid1_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="5" slack="0"/>
<pin id="1068" dir="0" index="1" bw="3" slack="0"/>
<pin id="1069" dir="0" index="2" bw="1" slack="0"/>
<pin id="1070" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_mid1/12 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="tmp_34_mid1_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="3" slack="0"/>
<pin id="1076" dir="0" index="1" bw="5" slack="0"/>
<pin id="1077" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_34_mid1/12 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="tmp_39_cast1_mid2_v_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="1" slack="0"/>
<pin id="1082" dir="0" index="1" bw="5" slack="0"/>
<pin id="1083" dir="0" index="2" bw="5" slack="0"/>
<pin id="1084" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_39_cast1_mid2_v/12 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="tmp_39_cast_mid2_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="5" slack="0"/>
<pin id="1090" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_39_cast_mid2/12 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="tmp_35_mid2_v_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="1" slack="0"/>
<pin id="1094" dir="0" index="1" bw="3" slack="0"/>
<pin id="1095" dir="0" index="2" bw="3" slack="0"/>
<pin id="1096" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_35_mid2_v/12 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="tmp_35_mid2_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="3" slack="0"/>
<pin id="1102" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_35_mid2/12 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="i_cast_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="3" slack="0"/>
<pin id="1110" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/12 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="i_cast2_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="3" slack="0"/>
<pin id="1114" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast2/12 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="tmp_33_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="7" slack="1"/>
<pin id="1118" dir="0" index="1" bw="3" slack="0"/>
<pin id="1119" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_33/12 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="tmp_34_cast_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="7" slack="0"/>
<pin id="1123" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_34_cast/12 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="tmp1_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="5" slack="0"/>
<pin id="1128" dir="0" index="1" bw="3" slack="0"/>
<pin id="1129" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/12 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="tmp26_cast_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="5" slack="0"/>
<pin id="1134" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp26_cast/12 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="tmp_34_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="5" slack="0"/>
<pin id="1138" dir="0" index="1" bw="5" slack="0"/>
<pin id="1139" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_34/12 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="tmp_35_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="6" slack="0"/>
<pin id="1144" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_35/12 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="tmp_39_cast1_mid2_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="5" slack="1"/>
<pin id="1149" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_39_cast1_mid2/13 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="i_cast1_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="3" slack="1"/>
<pin id="1152" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1/13 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="tmp_51_cast_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="16" slack="0"/>
<pin id="1155" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_51_cast/13 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="tmp_39_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="32" slack="0"/>
<pin id="1159" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_39/13 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="tmp_56_cast_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="16" slack="0"/>
<pin id="1163" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_56_cast/13 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="tmp_45_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="16" slack="0"/>
<pin id="1167" dir="0" index="1" bw="28" slack="0"/>
<pin id="1168" dir="0" index="2" bw="5" slack="0"/>
<pin id="1169" dir="0" index="3" bw="6" slack="0"/>
<pin id="1170" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_45/13 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="tmp_50_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="16" slack="0"/>
<pin id="1176" dir="0" index="1" bw="16" slack="0"/>
<pin id="1177" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_50/13 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="tmp2_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="6" slack="0"/>
<pin id="1183" dir="0" index="1" bw="3" slack="0"/>
<pin id="1184" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/13 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="tmp27_cast_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="6" slack="0"/>
<pin id="1189" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp27_cast/13 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="tmp_53_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="5" slack="0"/>
<pin id="1193" dir="0" index="1" bw="6" slack="0"/>
<pin id="1194" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_53/13 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="tmp_54_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="7" slack="0"/>
<pin id="1199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_54/13 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="i_1_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="1" slack="0"/>
<pin id="1204" dir="0" index="1" bw="3" slack="1"/>
<pin id="1205" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/13 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="tmp_55_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="32" slack="0"/>
<pin id="1209" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_55/14 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="tmp_65_cast_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="16" slack="0"/>
<pin id="1213" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_65_cast/14 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="tmp_58_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="16" slack="0"/>
<pin id="1217" dir="0" index="1" bw="28" slack="0"/>
<pin id="1218" dir="0" index="2" bw="5" slack="0"/>
<pin id="1219" dir="0" index="3" bw="6" slack="0"/>
<pin id="1220" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_58/14 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="tmp_59_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="16" slack="0"/>
<pin id="1226" dir="0" index="1" bw="16" slack="0"/>
<pin id="1227" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_59/14 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="tmp3_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="7" slack="0"/>
<pin id="1233" dir="0" index="1" bw="3" slack="2"/>
<pin id="1234" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/14 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="tmp_60_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="5" slack="1"/>
<pin id="1238" dir="0" index="1" bw="7" slack="0"/>
<pin id="1239" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_60/14 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="tmp_61_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="7" slack="0"/>
<pin id="1243" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_61/14 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="tmp4_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="7" slack="0"/>
<pin id="1248" dir="0" index="1" bw="3" slack="2"/>
<pin id="1249" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/14 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="tmp_67_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="5" slack="1"/>
<pin id="1253" dir="0" index="1" bw="7" slack="0"/>
<pin id="1254" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_67/14 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="tmp_62_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="32" slack="0"/>
<pin id="1258" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_62/15 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="tmp_74_cast_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="16" slack="0"/>
<pin id="1262" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_74_cast/15 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="tmp_64_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="16" slack="0"/>
<pin id="1266" dir="0" index="1" bw="28" slack="0"/>
<pin id="1267" dir="0" index="2" bw="5" slack="0"/>
<pin id="1268" dir="0" index="3" bw="6" slack="0"/>
<pin id="1269" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_64/15 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="tmp_66_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="16" slack="0"/>
<pin id="1275" dir="0" index="1" bw="16" slack="0"/>
<pin id="1276" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_66/15 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="tmp_68_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="7" slack="1"/>
<pin id="1282" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_68/15 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="tmp_69_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="32" slack="0"/>
<pin id="1286" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_69/16 "/>
</bind>
</comp>

<comp id="1288" class="1004" name="tmp_83_cast_fu_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="16" slack="0"/>
<pin id="1290" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_83_cast/16 "/>
</bind>
</comp>

<comp id="1292" class="1004" name="tmp_71_fu_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="16" slack="0"/>
<pin id="1294" dir="0" index="1" bw="28" slack="0"/>
<pin id="1295" dir="0" index="2" bw="5" slack="0"/>
<pin id="1296" dir="0" index="3" bw="6" slack="0"/>
<pin id="1297" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_71/16 "/>
</bind>
</comp>

<comp id="1301" class="1004" name="tmp_72_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="16" slack="0"/>
<pin id="1303" dir="0" index="1" bw="16" slack="0"/>
<pin id="1304" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_72/16 "/>
</bind>
</comp>

<comp id="1308" class="1004" name="exitcond2_fu_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="3" slack="0"/>
<pin id="1310" dir="0" index="1" bw="3" slack="0"/>
<pin id="1311" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/18 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="j_9_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="3" slack="0"/>
<pin id="1316" dir="0" index="1" bw="1" slack="0"/>
<pin id="1317" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_9/18 "/>
</bind>
</comp>

<comp id="1320" class="1004" name="j_2_cast_fu_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="3" slack="1"/>
<pin id="1322" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_2_cast/19 "/>
</bind>
</comp>

<comp id="1324" class="1004" name="tmp_37_fu_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="4" slack="0"/>
<pin id="1326" dir="0" index="1" bw="1" slack="0"/>
<pin id="1327" dir="0" index="2" bw="3" slack="1"/>
<pin id="1328" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_37/19 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="tmp_40_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="3" slack="1"/>
<pin id="1334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40/19 "/>
</bind>
</comp>

<comp id="1340" class="1004" name="tmp_52_fu_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="8" slack="0"/>
<pin id="1342" dir="0" index="1" bw="3" slack="0"/>
<pin id="1343" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_52/19 "/>
</bind>
</comp>

<comp id="1346" class="1004" name="tmp_56_fu_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="8" slack="0"/>
<pin id="1348" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_56/19 "/>
</bind>
</comp>

<comp id="1351" class="1004" name="tmp_76_fu_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="32" slack="0"/>
<pin id="1353" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_76/20 "/>
</bind>
</comp>

<comp id="1355" class="1004" name="tmp_65_fu_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="16" slack="0"/>
<pin id="1357" dir="0" index="1" bw="16" slack="0"/>
<pin id="1358" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_65/20 "/>
</bind>
</comp>

<comp id="1361" class="1004" name="tmp_74_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="11" slack="0"/>
<pin id="1363" dir="0" index="1" bw="16" slack="0"/>
<pin id="1364" dir="0" index="2" bw="4" slack="0"/>
<pin id="1365" dir="0" index="3" bw="5" slack="0"/>
<pin id="1366" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_74/20 "/>
</bind>
</comp>

<comp id="1371" class="1004" name="tmp_77_fu_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="11" slack="0"/>
<pin id="1373" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_77/20 "/>
</bind>
</comp>

<comp id="1375" class="1004" name="tmp_78_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="1" slack="0"/>
<pin id="1377" dir="0" index="1" bw="16" slack="0"/>
<pin id="1378" dir="0" index="2" bw="5" slack="0"/>
<pin id="1379" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_78/20 "/>
</bind>
</comp>

<comp id="1383" class="1004" name="tmp_79_fu_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="11" slack="0"/>
<pin id="1385" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_79/20 "/>
</bind>
</comp>

<comp id="1388" class="1004" name="tmp_80_fu_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="11" slack="0"/>
<pin id="1390" dir="0" index="1" bw="11" slack="0"/>
<pin id="1391" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_80/20 "/>
</bind>
</comp>

<comp id="1394" class="1004" name="tmp_144_cast_fu_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="11" slack="0"/>
<pin id="1396" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_144_cast/20 "/>
</bind>
</comp>

<comp id="1398" class="1004" name="tmp_81_fu_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="1" slack="0"/>
<pin id="1400" dir="0" index="1" bw="11" slack="0"/>
<pin id="1401" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_81/20 "/>
</bind>
</comp>

<comp id="1404" class="1004" name="tmp_145_cast_fu_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="12" slack="0"/>
<pin id="1406" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_145_cast/20 "/>
</bind>
</comp>

<comp id="1408" class="1004" name="tmp_82_fu_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="12" slack="0"/>
<pin id="1410" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_82/20 "/>
</bind>
</comp>

<comp id="1413" class="1004" name="tmp_84_fu_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="8" slack="0"/>
<pin id="1415" dir="0" index="1" bw="3" slack="1"/>
<pin id="1416" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_84/20 "/>
</bind>
</comp>

<comp id="1418" class="1004" name="tmp_85_fu_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="8" slack="0"/>
<pin id="1420" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_85/20 "/>
</bind>
</comp>

<comp id="1423" class="1004" name="sel_tmp4_fu_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="1" slack="1"/>
<pin id="1425" dir="0" index="1" bw="12" slack="0"/>
<pin id="1426" dir="0" index="2" bw="12" slack="0"/>
<pin id="1427" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp4/21 "/>
</bind>
</comp>

<comp id="1430" class="1004" name="sel_tmp6_fu_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="1" slack="1"/>
<pin id="1432" dir="0" index="1" bw="1" slack="1"/>
<pin id="1433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp6/21 "/>
</bind>
</comp>

<comp id="1434" class="1004" name="storemerge2_fu_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="1" slack="0"/>
<pin id="1436" dir="0" index="1" bw="12" slack="0"/>
<pin id="1437" dir="0" index="2" bw="12" slack="0"/>
<pin id="1438" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge2/21 "/>
</bind>
</comp>

<comp id="1442" class="1004" name="storemerge2_cast_fu_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="12" slack="0"/>
<pin id="1444" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="storemerge2_cast/21 "/>
</bind>
</comp>

<comp id="1447" class="1004" name="tmp_86_fu_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="32" slack="0"/>
<pin id="1449" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_86/21 "/>
</bind>
</comp>

<comp id="1451" class="1004" name="tmp_87_fu_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="16" slack="0"/>
<pin id="1453" dir="0" index="1" bw="16" slack="0"/>
<pin id="1454" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_87/21 "/>
</bind>
</comp>

<comp id="1457" class="1004" name="tmp_88_fu_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="11" slack="0"/>
<pin id="1459" dir="0" index="1" bw="16" slack="0"/>
<pin id="1460" dir="0" index="2" bw="4" slack="0"/>
<pin id="1461" dir="0" index="3" bw="5" slack="0"/>
<pin id="1462" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_88/21 "/>
</bind>
</comp>

<comp id="1467" class="1004" name="tmp_90_fu_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="11" slack="0"/>
<pin id="1469" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_90/21 "/>
</bind>
</comp>

<comp id="1471" class="1004" name="tmp_91_fu_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="1" slack="0"/>
<pin id="1473" dir="0" index="1" bw="16" slack="0"/>
<pin id="1474" dir="0" index="2" bw="5" slack="0"/>
<pin id="1475" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_91/21 "/>
</bind>
</comp>

<comp id="1479" class="1004" name="tmp_93_fu_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="11" slack="0"/>
<pin id="1481" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_93/21 "/>
</bind>
</comp>

<comp id="1484" class="1004" name="tmp_97_fu_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="11" slack="0"/>
<pin id="1486" dir="0" index="1" bw="11" slack="0"/>
<pin id="1487" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_97/21 "/>
</bind>
</comp>

<comp id="1490" class="1004" name="tmp_159_cast_fu_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="11" slack="0"/>
<pin id="1492" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_159_cast/21 "/>
</bind>
</comp>

<comp id="1494" class="1004" name="tmp_99_fu_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="1" slack="0"/>
<pin id="1496" dir="0" index="1" bw="11" slack="0"/>
<pin id="1497" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_99/21 "/>
</bind>
</comp>

<comp id="1500" class="1004" name="tmp_160_cast_fu_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="12" slack="0"/>
<pin id="1502" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_160_cast/21 "/>
</bind>
</comp>

<comp id="1504" class="1004" name="tmp_101_fu_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="12" slack="0"/>
<pin id="1506" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_101/21 "/>
</bind>
</comp>

<comp id="1509" class="1004" name="tmp_105_fu_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="8" slack="0"/>
<pin id="1511" dir="0" index="1" bw="3" slack="2"/>
<pin id="1512" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_105/21 "/>
</bind>
</comp>

<comp id="1514" class="1004" name="tmp_106_fu_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="8" slack="0"/>
<pin id="1516" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_106/21 "/>
</bind>
</comp>

<comp id="1519" class="1004" name="tmp_41_cast_fu_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="4" slack="3"/>
<pin id="1521" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_41_cast/22 "/>
</bind>
</comp>

<comp id="1522" class="1004" name="tmp_38_fu_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="4" slack="0"/>
<pin id="1524" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_38/22 "/>
</bind>
</comp>

<comp id="1527" class="1004" name="sel_tmp8_fu_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="1" slack="1"/>
<pin id="1529" dir="0" index="1" bw="12" slack="0"/>
<pin id="1530" dir="0" index="2" bw="12" slack="0"/>
<pin id="1531" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp8/22 "/>
</bind>
</comp>

<comp id="1534" class="1004" name="sel_tmp3_fu_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="1" slack="1"/>
<pin id="1536" dir="0" index="1" bw="1" slack="1"/>
<pin id="1537" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3/22 "/>
</bind>
</comp>

<comp id="1538" class="1004" name="storemerge3_fu_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="1" slack="0"/>
<pin id="1540" dir="0" index="1" bw="12" slack="0"/>
<pin id="1541" dir="0" index="2" bw="12" slack="0"/>
<pin id="1542" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge3/22 "/>
</bind>
</comp>

<comp id="1546" class="1004" name="storemerge3_cast_fu_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="12" slack="0"/>
<pin id="1548" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="storemerge3_cast/22 "/>
</bind>
</comp>

<comp id="1551" class="1004" name="tmp_107_fu_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="32" slack="0"/>
<pin id="1553" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_107/22 "/>
</bind>
</comp>

<comp id="1555" class="1004" name="tmp_108_fu_1555">
<pin_list>
<pin id="1556" dir="0" index="0" bw="16" slack="0"/>
<pin id="1557" dir="0" index="1" bw="16" slack="0"/>
<pin id="1558" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_108/22 "/>
</bind>
</comp>

<comp id="1561" class="1004" name="tmp_109_fu_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="11" slack="0"/>
<pin id="1563" dir="0" index="1" bw="16" slack="0"/>
<pin id="1564" dir="0" index="2" bw="4" slack="0"/>
<pin id="1565" dir="0" index="3" bw="5" slack="0"/>
<pin id="1566" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_109/22 "/>
</bind>
</comp>

<comp id="1571" class="1004" name="tmp_110_fu_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="11" slack="0"/>
<pin id="1573" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_110/22 "/>
</bind>
</comp>

<comp id="1575" class="1004" name="tmp_111_fu_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="1" slack="0"/>
<pin id="1577" dir="0" index="1" bw="16" slack="0"/>
<pin id="1578" dir="0" index="2" bw="5" slack="0"/>
<pin id="1579" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_111/22 "/>
</bind>
</comp>

<comp id="1583" class="1004" name="tmp_112_fu_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="11" slack="0"/>
<pin id="1585" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_112/22 "/>
</bind>
</comp>

<comp id="1588" class="1004" name="tmp_73_fu_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="32" slack="0"/>
<pin id="1590" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_73/23 "/>
</bind>
</comp>

<comp id="1592" class="1004" name="tmp_41_fu_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="16" slack="0"/>
<pin id="1594" dir="0" index="1" bw="16" slack="0"/>
<pin id="1595" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_41/23 "/>
</bind>
</comp>

<comp id="1598" class="1004" name="tmp_43_fu_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="11" slack="0"/>
<pin id="1600" dir="0" index="1" bw="16" slack="0"/>
<pin id="1601" dir="0" index="2" bw="4" slack="0"/>
<pin id="1602" dir="0" index="3" bw="5" slack="0"/>
<pin id="1603" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_43/23 "/>
</bind>
</comp>

<comp id="1608" class="1004" name="tmp_44_fu_1608">
<pin_list>
<pin id="1609" dir="0" index="0" bw="11" slack="0"/>
<pin id="1610" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_44/23 "/>
</bind>
</comp>

<comp id="1612" class="1004" name="tmp_75_fu_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="1" slack="0"/>
<pin id="1614" dir="0" index="1" bw="16" slack="0"/>
<pin id="1615" dir="0" index="2" bw="5" slack="0"/>
<pin id="1616" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_75/23 "/>
</bind>
</comp>

<comp id="1620" class="1004" name="tmp_46_fu_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="11" slack="0"/>
<pin id="1622" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_46/23 "/>
</bind>
</comp>

<comp id="1625" class="1004" name="tmp_47_fu_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="11" slack="0"/>
<pin id="1627" dir="0" index="1" bw="11" slack="0"/>
<pin id="1628" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_47/23 "/>
</bind>
</comp>

<comp id="1631" class="1004" name="tmp_108_cast_fu_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="11" slack="0"/>
<pin id="1633" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_108_cast/23 "/>
</bind>
</comp>

<comp id="1635" class="1004" name="tmp_48_fu_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="1" slack="0"/>
<pin id="1637" dir="0" index="1" bw="11" slack="0"/>
<pin id="1638" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_48/23 "/>
</bind>
</comp>

<comp id="1641" class="1004" name="tmp_109_cast_fu_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="12" slack="0"/>
<pin id="1643" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_109_cast/23 "/>
</bind>
</comp>

<comp id="1645" class="1004" name="tmp_49_fu_1645">
<pin_list>
<pin id="1646" dir="0" index="0" bw="12" slack="0"/>
<pin id="1647" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_49/23 "/>
</bind>
</comp>

<comp id="1650" class="1004" name="tmp_113_fu_1650">
<pin_list>
<pin id="1651" dir="0" index="0" bw="11" slack="1"/>
<pin id="1652" dir="0" index="1" bw="11" slack="0"/>
<pin id="1653" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_113/23 "/>
</bind>
</comp>

<comp id="1655" class="1004" name="tmp_174_cast_fu_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="11" slack="1"/>
<pin id="1657" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_174_cast/23 "/>
</bind>
</comp>

<comp id="1658" class="1004" name="tmp_114_fu_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="1" slack="0"/>
<pin id="1660" dir="0" index="1" bw="11" slack="0"/>
<pin id="1661" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_114/23 "/>
</bind>
</comp>

<comp id="1664" class="1004" name="tmp_175_cast_fu_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="12" slack="0"/>
<pin id="1666" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_175_cast/23 "/>
</bind>
</comp>

<comp id="1668" class="1004" name="tmp_115_fu_1668">
<pin_list>
<pin id="1669" dir="0" index="0" bw="12" slack="0"/>
<pin id="1670" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_115/23 "/>
</bind>
</comp>

<comp id="1673" class="1004" name="sel_tmp_fu_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="1" slack="1"/>
<pin id="1675" dir="0" index="1" bw="12" slack="0"/>
<pin id="1676" dir="0" index="2" bw="12" slack="0"/>
<pin id="1677" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp/24 "/>
</bind>
</comp>

<comp id="1680" class="1004" name="sel_tmp2_fu_1680">
<pin_list>
<pin id="1681" dir="0" index="0" bw="1" slack="1"/>
<pin id="1682" dir="0" index="1" bw="1" slack="1"/>
<pin id="1683" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/24 "/>
</bind>
</comp>

<comp id="1684" class="1004" name="storemerge_fu_1684">
<pin_list>
<pin id="1685" dir="0" index="0" bw="1" slack="0"/>
<pin id="1686" dir="0" index="1" bw="12" slack="0"/>
<pin id="1687" dir="0" index="2" bw="12" slack="0"/>
<pin id="1688" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge/24 "/>
</bind>
</comp>

<comp id="1692" class="1004" name="storemerge_cast_fu_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="12" slack="0"/>
<pin id="1694" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="storemerge_cast/24 "/>
</bind>
</comp>

<comp id="1697" class="1004" name="lut_tanh_load_2_cast_fu_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="13" slack="1"/>
<pin id="1699" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lut_tanh_load_2_cast/24 "/>
</bind>
</comp>

<comp id="1700" class="1004" name="tmp_116_fu_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="1" slack="0"/>
<pin id="1702" dir="0" index="1" bw="13" slack="0"/>
<pin id="1703" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_116/24 "/>
</bind>
</comp>

<comp id="1706" class="1004" name="tmp_177_cast_fu_1706">
<pin_list>
<pin id="1707" dir="0" index="0" bw="13" slack="0"/>
<pin id="1708" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_177_cast/24 "/>
</bind>
</comp>

<comp id="1710" class="1004" name="sel_tmp7_fu_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="1" slack="2"/>
<pin id="1712" dir="0" index="1" bw="14" slack="0"/>
<pin id="1713" dir="0" index="2" bw="14" slack="0"/>
<pin id="1714" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp7/24 "/>
</bind>
</comp>

<comp id="1717" class="1004" name="sel_tmp1_fu_1717">
<pin_list>
<pin id="1718" dir="0" index="0" bw="1" slack="1"/>
<pin id="1719" dir="0" index="1" bw="1" slack="2"/>
<pin id="1720" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp1/24 "/>
</bind>
</comp>

<comp id="1721" class="1004" name="storemerge4_fu_1721">
<pin_list>
<pin id="1722" dir="0" index="0" bw="1" slack="0"/>
<pin id="1723" dir="0" index="1" bw="14" slack="0"/>
<pin id="1724" dir="0" index="2" bw="14" slack="0"/>
<pin id="1725" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge4/24 "/>
</bind>
</comp>

<comp id="1729" class="1004" name="storemerge4_cast_fu_1729">
<pin_list>
<pin id="1730" dir="0" index="0" bw="14" slack="0"/>
<pin id="1731" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="storemerge4_cast/24 "/>
</bind>
</comp>

<comp id="1734" class="1004" name="exitcond1_fu_1734">
<pin_list>
<pin id="1735" dir="0" index="0" bw="3" slack="0"/>
<pin id="1736" dir="0" index="1" bw="3" slack="0"/>
<pin id="1737" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/26 "/>
</bind>
</comp>

<comp id="1740" class="1004" name="j_8_fu_1740">
<pin_list>
<pin id="1741" dir="0" index="0" bw="3" slack="0"/>
<pin id="1742" dir="0" index="1" bw="1" slack="0"/>
<pin id="1743" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_8/26 "/>
</bind>
</comp>

<comp id="1746" class="1004" name="tmp_89_fu_1746">
<pin_list>
<pin id="1747" dir="0" index="0" bw="3" slack="0"/>
<pin id="1748" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_89/26 "/>
</bind>
</comp>

<comp id="1754" class="1004" name="tmp_89_cast_fu_1754">
<pin_list>
<pin id="1755" dir="0" index="0" bw="3" slack="0"/>
<pin id="1756" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_89_cast/26 "/>
</bind>
</comp>

<comp id="1758" class="1004" name="tmp_118_fu_1758">
<pin_list>
<pin id="1759" dir="0" index="0" bw="3" slack="0"/>
<pin id="1760" dir="0" index="1" bw="7" slack="5"/>
<pin id="1761" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_118/26 "/>
</bind>
</comp>

<comp id="1763" class="1004" name="tmp_128_cast1_fu_1763">
<pin_list>
<pin id="1764" dir="0" index="0" bw="7" slack="0"/>
<pin id="1765" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_128_cast1/26 "/>
</bind>
</comp>

<comp id="1768" class="1004" name="tmp_90_cast_fu_1768">
<pin_list>
<pin id="1769" dir="0" index="0" bw="16" slack="0"/>
<pin id="1770" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_90_cast/27 "/>
</bind>
</comp>

<comp id="1772" class="1004" name="tmp_91_cast_fu_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="16" slack="0"/>
<pin id="1774" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_91_cast/27 "/>
</bind>
</comp>

<comp id="1776" class="1004" name="tmp_93_cast_fu_1776">
<pin_list>
<pin id="1777" dir="0" index="0" bw="20" slack="0"/>
<pin id="1778" dir="0" index="1" bw="28" slack="0"/>
<pin id="1779" dir="0" index="2" bw="5" slack="0"/>
<pin id="1780" dir="0" index="3" bw="6" slack="0"/>
<pin id="1781" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_93_cast/27 "/>
</bind>
</comp>

<comp id="1785" class="1004" name="tmp_94_fu_1785">
<pin_list>
<pin id="1786" dir="0" index="0" bw="16" slack="0"/>
<pin id="1787" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_94/27 "/>
</bind>
</comp>

<comp id="1789" class="1004" name="tmp_95_fu_1789">
<pin_list>
<pin id="1790" dir="0" index="0" bw="16" slack="0"/>
<pin id="1791" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_95/27 "/>
</bind>
</comp>

<comp id="1793" class="1004" name="tmp_97_cast_fu_1793">
<pin_list>
<pin id="1794" dir="0" index="0" bw="20" slack="0"/>
<pin id="1795" dir="0" index="1" bw="32" slack="0"/>
<pin id="1796" dir="0" index="2" bw="5" slack="0"/>
<pin id="1797" dir="0" index="3" bw="6" slack="0"/>
<pin id="1798" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_97_cast/27 "/>
</bind>
</comp>

<comp id="1802" class="1004" name="tmp_98_fu_1802">
<pin_list>
<pin id="1803" dir="0" index="0" bw="20" slack="0"/>
<pin id="1804" dir="0" index="1" bw="20" slack="0"/>
<pin id="1805" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_98/27 "/>
</bind>
</comp>

<comp id="1808" class="1004" name="tmp_100_fu_1808">
<pin_list>
<pin id="1809" dir="0" index="0" bw="16" slack="0"/>
<pin id="1810" dir="0" index="1" bw="20" slack="0"/>
<pin id="1811" dir="0" index="2" bw="4" slack="0"/>
<pin id="1812" dir="0" index="3" bw="6" slack="0"/>
<pin id="1813" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_100/27 "/>
</bind>
</comp>

<comp id="1819" class="1004" name="tmp_117_fu_1819">
<pin_list>
<pin id="1820" dir="0" index="0" bw="15" slack="0"/>
<pin id="1821" dir="0" index="1" bw="20" slack="0"/>
<pin id="1822" dir="0" index="2" bw="4" slack="0"/>
<pin id="1823" dir="0" index="3" bw="6" slack="0"/>
<pin id="1824" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_117/27 "/>
</bind>
</comp>

<comp id="1829" class="1004" name="tmp_103_fu_1829">
<pin_list>
<pin id="1830" dir="0" index="0" bw="15" slack="0"/>
<pin id="1831" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_103/27 "/>
</bind>
</comp>

<comp id="1833" class="1004" name="tmp_119_fu_1833">
<pin_list>
<pin id="1834" dir="0" index="0" bw="5" slack="0"/>
<pin id="1835" dir="0" index="1" bw="20" slack="0"/>
<pin id="1836" dir="0" index="2" bw="5" slack="0"/>
<pin id="1837" dir="0" index="3" bw="6" slack="0"/>
<pin id="1838" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_119/27 "/>
</bind>
</comp>

<comp id="1843" class="1004" name="icmp_fu_1843">
<pin_list>
<pin id="1844" dir="0" index="0" bw="5" slack="0"/>
<pin id="1845" dir="0" index="1" bw="5" slack="0"/>
<pin id="1846" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/27 "/>
</bind>
</comp>

<comp id="1849" class="1004" name="tmp_120_fu_1849">
<pin_list>
<pin id="1850" dir="0" index="0" bw="1" slack="0"/>
<pin id="1851" dir="0" index="1" bw="20" slack="0"/>
<pin id="1852" dir="0" index="2" bw="6" slack="0"/>
<pin id="1853" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_120/27 "/>
</bind>
</comp>

<comp id="1857" class="1004" name="tmp_124_fu_1857">
<pin_list>
<pin id="1858" dir="0" index="0" bw="15" slack="0"/>
<pin id="1859" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_124/27 "/>
</bind>
</comp>

<comp id="1862" class="1004" name="tmp_127_fu_1862">
<pin_list>
<pin id="1863" dir="0" index="0" bw="15" slack="0"/>
<pin id="1864" dir="0" index="1" bw="15" slack="0"/>
<pin id="1865" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_127/27 "/>
</bind>
</comp>

<comp id="1868" class="1004" name="tmp_128_fu_1868">
<pin_list>
<pin id="1869" dir="0" index="0" bw="1" slack="0"/>
<pin id="1870" dir="0" index="1" bw="15" slack="0"/>
<pin id="1871" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_128/27 "/>
</bind>
</comp>

<comp id="1874" class="1004" name="tmp_134_cast_fu_1874">
<pin_list>
<pin id="1875" dir="0" index="0" bw="16" slack="0"/>
<pin id="1876" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_134_cast/27 "/>
</bind>
</comp>

<comp id="1878" class="1004" name="tmp_130_fu_1878">
<pin_list>
<pin id="1879" dir="0" index="0" bw="16" slack="0"/>
<pin id="1880" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_130/27 "/>
</bind>
</comp>

<comp id="1883" class="1004" name="lut_tanh_load_cast_fu_1883">
<pin_list>
<pin id="1884" dir="0" index="0" bw="13" slack="0"/>
<pin id="1885" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lut_tanh_load_cast/28 "/>
</bind>
</comp>

<comp id="1887" class="1004" name="tmp_131_fu_1887">
<pin_list>
<pin id="1888" dir="0" index="0" bw="1" slack="0"/>
<pin id="1889" dir="0" index="1" bw="13" slack="0"/>
<pin id="1890" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_131/28 "/>
</bind>
</comp>

<comp id="1893" class="1004" name="tmp_136_cast_fu_1893">
<pin_list>
<pin id="1894" dir="0" index="0" bw="13" slack="0"/>
<pin id="1895" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_136_cast/28 "/>
</bind>
</comp>

<comp id="1897" class="1004" name="sel_tmp13_demorgan_fu_1897">
<pin_list>
<pin id="1898" dir="0" index="0" bw="1" slack="1"/>
<pin id="1899" dir="0" index="1" bw="1" slack="1"/>
<pin id="1900" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp13_demorgan/28 "/>
</bind>
</comp>

<comp id="1901" class="1004" name="sel_tmp5_fu_1901">
<pin_list>
<pin id="1902" dir="0" index="0" bw="1" slack="0"/>
<pin id="1903" dir="0" index="1" bw="1" slack="0"/>
<pin id="1904" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp5/28 "/>
</bind>
</comp>

<comp id="1907" class="1004" name="sel_tmp9_fu_1907">
<pin_list>
<pin id="1908" dir="0" index="0" bw="1" slack="1"/>
<pin id="1909" dir="0" index="1" bw="1" slack="1"/>
<pin id="1910" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp9/28 "/>
</bind>
</comp>

<comp id="1911" class="1004" name="newSel_fu_1911">
<pin_list>
<pin id="1912" dir="0" index="0" bw="1" slack="0"/>
<pin id="1913" dir="0" index="1" bw="14" slack="0"/>
<pin id="1914" dir="0" index="2" bw="14" slack="0"/>
<pin id="1915" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel/28 "/>
</bind>
</comp>

<comp id="1919" class="1004" name="or_cond_fu_1919">
<pin_list>
<pin id="1920" dir="0" index="0" bw="1" slack="0"/>
<pin id="1921" dir="0" index="1" bw="1" slack="0"/>
<pin id="1922" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/28 "/>
</bind>
</comp>

<comp id="1925" class="1004" name="newSel1_fu_1925">
<pin_list>
<pin id="1926" dir="0" index="0" bw="1" slack="1"/>
<pin id="1927" dir="0" index="1" bw="14" slack="0"/>
<pin id="1928" dir="0" index="2" bw="14" slack="0"/>
<pin id="1929" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel1/28 "/>
</bind>
</comp>

<comp id="1932" class="1004" name="newSel2_fu_1932">
<pin_list>
<pin id="1933" dir="0" index="0" bw="1" slack="0"/>
<pin id="1934" dir="0" index="1" bw="14" slack="0"/>
<pin id="1935" dir="0" index="2" bw="14" slack="0"/>
<pin id="1936" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel2/28 "/>
</bind>
</comp>

<comp id="1940" class="1004" name="tmp_137_cast_fu_1940">
<pin_list>
<pin id="1941" dir="0" index="0" bw="14" slack="0"/>
<pin id="1942" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_137_cast/28 "/>
</bind>
</comp>

<comp id="1944" class="1004" name="tmp_138_cast_fu_1944">
<pin_list>
<pin id="1945" dir="0" index="0" bw="16" slack="1"/>
<pin id="1946" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_138_cast/28 "/>
</bind>
</comp>

<comp id="1947" class="1004" name="tmp_133_fu_1947">
<pin_list>
<pin id="1948" dir="0" index="0" bw="16" slack="0"/>
<pin id="1949" dir="0" index="1" bw="28" slack="0"/>
<pin id="1950" dir="0" index="2" bw="5" slack="0"/>
<pin id="1951" dir="0" index="3" bw="6" slack="0"/>
<pin id="1952" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_133/28 "/>
</bind>
</comp>

<comp id="1957" class="1004" name="exitcond_fu_1957">
<pin_list>
<pin id="1958" dir="0" index="0" bw="3" slack="0"/>
<pin id="1959" dir="0" index="1" bw="3" slack="0"/>
<pin id="1960" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/31 "/>
</bind>
</comp>

<comp id="1963" class="1004" name="j_7_fu_1963">
<pin_list>
<pin id="1964" dir="0" index="0" bw="1" slack="0"/>
<pin id="1965" dir="0" index="1" bw="3" slack="0"/>
<pin id="1966" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_7/31 "/>
</bind>
</comp>

<comp id="1969" class="1004" name="j_4_cast_fu_1969">
<pin_list>
<pin id="1970" dir="0" index="0" bw="3" slack="0"/>
<pin id="1971" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_4_cast/31 "/>
</bind>
</comp>

<comp id="1973" class="1004" name="tmp_120_cast_fu_1973">
<pin_list>
<pin id="1974" dir="0" index="0" bw="3" slack="0"/>
<pin id="1975" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_120_cast/31 "/>
</bind>
</comp>

<comp id="1977" class="1004" name="tmp_135_fu_1977">
<pin_list>
<pin id="1978" dir="0" index="0" bw="3" slack="0"/>
<pin id="1979" dir="0" index="1" bw="7" slack="8"/>
<pin id="1980" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_135/31 "/>
</bind>
</comp>

<comp id="1982" class="1004" name="tmp_138_cast1_fu_1982">
<pin_list>
<pin id="1983" dir="0" index="0" bw="7" slack="0"/>
<pin id="1984" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_138_cast1/31 "/>
</bind>
</comp>

<comp id="1987" class="1004" name="tmp_122_fu_1987">
<pin_list>
<pin id="1988" dir="0" index="0" bw="8" slack="0"/>
<pin id="1989" dir="0" index="1" bw="3" slack="0"/>
<pin id="1990" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_122/31 "/>
</bind>
</comp>

<comp id="1993" class="1004" name="tmp_123_fu_1993">
<pin_list>
<pin id="1994" dir="0" index="0" bw="8" slack="0"/>
<pin id="1995" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_123/31 "/>
</bind>
</comp>

<comp id="1998" class="1004" name="lstm_output_fu_1998">
<pin_list>
<pin id="1999" dir="0" index="0" bw="32" slack="0"/>
<pin id="2000" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="lstm_output/32 "/>
</bind>
</comp>

<comp id="2002" class="1004" name="tmp_121_fu_2002">
<pin_list>
<pin id="2003" dir="0" index="0" bw="16" slack="0"/>
<pin id="2004" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_121/32 "/>
</bind>
</comp>

<comp id="2006" class="1004" name="tmp_136_fu_2006">
<pin_list>
<pin id="2007" dir="0" index="0" bw="32" slack="0"/>
<pin id="2008" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_136/32 "/>
</bind>
</comp>

<comp id="2010" class="1004" name="tmp_125_fu_2010">
<pin_list>
<pin id="2011" dir="0" index="0" bw="16" slack="0"/>
<pin id="2012" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_125/32 "/>
</bind>
</comp>

<comp id="2014" class="1004" name="tmp_137_fu_2014">
<pin_list>
<pin id="2015" dir="0" index="0" bw="20" slack="0"/>
<pin id="2016" dir="0" index="1" bw="32" slack="0"/>
<pin id="2017" dir="0" index="2" bw="5" slack="0"/>
<pin id="2018" dir="0" index="3" bw="6" slack="0"/>
<pin id="2019" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_137/32 "/>
</bind>
</comp>

<comp id="2023" class="1004" name="tmp_127_cast_fu_2023">
<pin_list>
<pin id="2024" dir="0" index="0" bw="20" slack="0"/>
<pin id="2025" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_127_cast/32 "/>
</bind>
</comp>

<comp id="2027" class="1004" name="tmp_128_cast_fu_2027">
<pin_list>
<pin id="2028" dir="0" index="0" bw="16" slack="0"/>
<pin id="2029" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_128_cast/32 "/>
</bind>
</comp>

<comp id="2031" class="1004" name="tmp_129_fu_2031">
<pin_list>
<pin id="2032" dir="0" index="0" bw="20" slack="0"/>
<pin id="2033" dir="0" index="1" bw="16" slack="0"/>
<pin id="2034" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_129/32 "/>
</bind>
</comp>

<comp id="2037" class="1004" name="tmp_129_cast_fu_2037">
<pin_list>
<pin id="2038" dir="0" index="0" bw="21" slack="0"/>
<pin id="2039" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_129_cast/32 "/>
</bind>
</comp>

<comp id="2041" class="1007" name="tmp_12_fu_2041">
<pin_list>
<pin id="2042" dir="0" index="0" bw="16" slack="0"/>
<pin id="2043" dir="0" index="1" bw="16" slack="2"/>
<pin id="2044" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="2047" class="1007" name="tmp_18_fu_2047">
<pin_list>
<pin id="2048" dir="0" index="0" bw="16" slack="0"/>
<pin id="2049" dir="0" index="1" bw="16" slack="3"/>
<pin id="2050" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_18/8 "/>
</bind>
</comp>

<comp id="2053" class="1007" name="tmp_24_fu_2053">
<pin_list>
<pin id="2054" dir="0" index="0" bw="16" slack="0"/>
<pin id="2055" dir="0" index="1" bw="16" slack="4"/>
<pin id="2056" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_24/9 "/>
</bind>
</comp>

<comp id="2059" class="1007" name="tmp_29_fu_2059">
<pin_list>
<pin id="2060" dir="0" index="0" bw="16" slack="0"/>
<pin id="2061" dir="0" index="1" bw="16" slack="5"/>
<pin id="2062" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_29/10 "/>
</bind>
</comp>

<comp id="2065" class="1007" name="tmp_42_fu_2065">
<pin_list>
<pin id="2066" dir="0" index="0" bw="16" slack="0"/>
<pin id="2067" dir="0" index="1" bw="16" slack="0"/>
<pin id="2068" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_42/13 "/>
</bind>
</comp>

<comp id="2072" class="1007" name="tmp_57_fu_2072">
<pin_list>
<pin id="2073" dir="0" index="0" bw="16" slack="0"/>
<pin id="2074" dir="0" index="1" bw="16" slack="1"/>
<pin id="2075" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_57/14 "/>
</bind>
</comp>

<comp id="2078" class="1007" name="tmp_63_fu_2078">
<pin_list>
<pin id="2079" dir="0" index="0" bw="16" slack="0"/>
<pin id="2080" dir="0" index="1" bw="16" slack="2"/>
<pin id="2081" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_63/15 "/>
</bind>
</comp>

<comp id="2084" class="1007" name="tmp_70_fu_2084">
<pin_list>
<pin id="2085" dir="0" index="0" bw="16" slack="0"/>
<pin id="2086" dir="0" index="1" bw="16" slack="3"/>
<pin id="2087" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_70/16 "/>
</bind>
</comp>

<comp id="2090" class="1007" name="tmp_92_fu_2090">
<pin_list>
<pin id="2091" dir="0" index="0" bw="16" slack="0"/>
<pin id="2092" dir="0" index="1" bw="16" slack="0"/>
<pin id="2093" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_92/27 "/>
</bind>
</comp>

<comp id="2097" class="1007" name="tmp_96_fu_2097">
<pin_list>
<pin id="2098" dir="0" index="0" bw="16" slack="0"/>
<pin id="2099" dir="0" index="1" bw="16" slack="0"/>
<pin id="2100" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_96/27 "/>
</bind>
</comp>

<comp id="2104" class="1007" name="tmp_132_fu_2104">
<pin_list>
<pin id="2105" dir="0" index="0" bw="16" slack="0"/>
<pin id="2106" dir="0" index="1" bw="14" slack="0"/>
<pin id="2107" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_132/28 "/>
</bind>
</comp>

<comp id="2111" class="1007" name="tmp_126_fu_2111">
<pin_list>
<pin id="2112" dir="0" index="0" bw="16" slack="0"/>
<pin id="2113" dir="0" index="1" bw="16" slack="0"/>
<pin id="2114" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_126/32 "/>
</bind>
</comp>

<comp id="2118" class="1005" name="sampleinput_read_reg_2118">
<pin_list>
<pin id="2119" dir="0" index="0" bw="24" slack="4"/>
<pin id="2120" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opset="sampleinput_read "/>
</bind>
</comp>

<comp id="2123" class="1005" name="ch_ena_read_reg_2123">
<pin_list>
<pin id="2124" dir="0" index="0" bw="4" slack="6"/>
<pin id="2125" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opset="ch_ena_read "/>
</bind>
</comp>

<comp id="2129" class="1005" name="indvarinc_reg_2129">
<pin_list>
<pin id="2130" dir="0" index="0" bw="3" slack="0"/>
<pin id="2131" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc "/>
</bind>
</comp>

<comp id="2137" class="1005" name="indvarinc1_reg_2137">
<pin_list>
<pin id="2138" dir="0" index="0" bw="3" slack="0"/>
<pin id="2139" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc1 "/>
</bind>
</comp>

<comp id="2145" class="1005" name="indvarinc2_reg_2145">
<pin_list>
<pin id="2146" dir="0" index="0" bw="3" slack="0"/>
<pin id="2147" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc2 "/>
</bind>
</comp>

<comp id="2153" class="1005" name="indvarinc3_reg_2153">
<pin_list>
<pin id="2154" dir="0" index="0" bw="3" slack="0"/>
<pin id="2155" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc3 "/>
</bind>
</comp>

<comp id="2158" class="1005" name="tmp_7_reg_2158">
<pin_list>
<pin id="2159" dir="0" index="0" bw="1" slack="1"/>
<pin id="2160" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="2162" class="1005" name="tmp_10_cast_reg_2162">
<pin_list>
<pin id="2163" dir="0" index="0" bw="31" slack="2"/>
<pin id="2164" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="tmp_10_cast "/>
</bind>
</comp>

<comp id="2170" class="1005" name="exitcond5_reg_2170">
<pin_list>
<pin id="2171" dir="0" index="0" bw="1" slack="1"/>
<pin id="2172" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond5 "/>
</bind>
</comp>

<comp id="2174" class="1005" name="j_5_reg_2174">
<pin_list>
<pin id="2175" dir="0" index="0" bw="3" slack="0"/>
<pin id="2176" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_5 "/>
</bind>
</comp>

<comp id="2179" class="1005" name="tmp_10_reg_2179">
<pin_list>
<pin id="2180" dir="0" index="0" bw="64" slack="1"/>
<pin id="2181" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="2187" class="1005" name="weight_addr_reg_2187">
<pin_list>
<pin id="2188" dir="0" index="0" bw="8" slack="1"/>
<pin id="2189" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr "/>
</bind>
</comp>

<comp id="2192" class="1005" name="j_cast_reg_2192">
<pin_list>
<pin id="2193" dir="0" index="0" bw="4" slack="1"/>
<pin id="2194" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_cast "/>
</bind>
</comp>

<comp id="2197" class="1005" name="weight_addr_1_reg_2197">
<pin_list>
<pin id="2198" dir="0" index="0" bw="8" slack="1"/>
<pin id="2199" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr_1 "/>
</bind>
</comp>

<comp id="2202" class="1005" name="tmp_26_reg_2202">
<pin_list>
<pin id="2203" dir="0" index="0" bw="5" slack="2"/>
<pin id="2204" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="2207" class="1005" name="weight_addr_2_reg_2207">
<pin_list>
<pin id="2208" dir="0" index="0" bw="8" slack="1"/>
<pin id="2209" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr_2 "/>
</bind>
</comp>

<comp id="2212" class="1005" name="weight_addr_3_reg_2212">
<pin_list>
<pin id="2213" dir="0" index="0" bw="8" slack="1"/>
<pin id="2214" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr_3 "/>
</bind>
</comp>

<comp id="2217" class="1005" name="tmp_14_reg_2217">
<pin_list>
<pin id="2218" dir="0" index="0" bw="7" slack="1"/>
<pin id="2219" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="2224" class="1005" name="exitcond_flatten_reg_2224">
<pin_list>
<pin id="2225" dir="0" index="0" bw="1" slack="1"/>
<pin id="2226" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="2228" class="1005" name="indvar_flatten_next_reg_2228">
<pin_list>
<pin id="2229" dir="0" index="0" bw="5" slack="0"/>
<pin id="2230" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="2233" class="1005" name="i_mid2_reg_2233">
<pin_list>
<pin id="2234" dir="0" index="0" bw="3" slack="1"/>
<pin id="2235" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_mid2 "/>
</bind>
</comp>

<comp id="2239" class="1005" name="tmp_39_cast1_mid2_v_reg_2239">
<pin_list>
<pin id="2240" dir="0" index="0" bw="5" slack="1"/>
<pin id="2241" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39_cast1_mid2_v "/>
</bind>
</comp>

<comp id="2244" class="1005" name="tmp_35_mid2_v_reg_2244">
<pin_list>
<pin id="2245" dir="0" index="0" bw="3" slack="0"/>
<pin id="2246" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="tmp_35_mid2_v "/>
</bind>
</comp>

<comp id="2249" class="1005" name="i_cast_reg_2249">
<pin_list>
<pin id="2250" dir="0" index="0" bw="7" slack="2"/>
<pin id="2251" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="2255" class="1005" name="h_state_addr_reg_2255">
<pin_list>
<pin id="2256" dir="0" index="0" bw="7" slack="1"/>
<pin id="2257" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="h_state_addr "/>
</bind>
</comp>

<comp id="2260" class="1005" name="weight_addr_6_reg_2260">
<pin_list>
<pin id="2261" dir="0" index="0" bw="8" slack="1"/>
<pin id="2262" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr_6 "/>
</bind>
</comp>

<comp id="2265" class="1005" name="i_state_addr_2_reg_2265">
<pin_list>
<pin id="2266" dir="0" index="0" bw="3" slack="1"/>
<pin id="2267" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_state_addr_2 "/>
</bind>
</comp>

<comp id="2270" class="1005" name="f_state_addr_2_reg_2270">
<pin_list>
<pin id="2271" dir="0" index="0" bw="3" slack="1"/>
<pin id="2272" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f_state_addr_2 "/>
</bind>
</comp>

<comp id="2275" class="1005" name="o_state_addr_2_reg_2275">
<pin_list>
<pin id="2276" dir="0" index="0" bw="3" slack="2"/>
<pin id="2277" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="o_state_addr_2 "/>
</bind>
</comp>

<comp id="2280" class="1005" name="g_state_addr_2_reg_2280">
<pin_list>
<pin id="2281" dir="0" index="0" bw="3" slack="3"/>
<pin id="2282" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="g_state_addr_2 "/>
</bind>
</comp>

<comp id="2285" class="1005" name="tmp_39_cast1_mid2_reg_2285">
<pin_list>
<pin id="2286" dir="0" index="0" bw="7" slack="1"/>
<pin id="2287" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39_cast1_mid2 "/>
</bind>
</comp>

<comp id="2291" class="1005" name="tmp_51_cast_reg_2291">
<pin_list>
<pin id="2292" dir="0" index="0" bw="28" slack="1"/>
<pin id="2293" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="tmp_51_cast "/>
</bind>
</comp>

<comp id="2298" class="1005" name="weight_addr_7_reg_2298">
<pin_list>
<pin id="2299" dir="0" index="0" bw="8" slack="1"/>
<pin id="2300" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr_7 "/>
</bind>
</comp>

<comp id="2303" class="1005" name="i_1_reg_2303">
<pin_list>
<pin id="2304" dir="0" index="0" bw="3" slack="1"/>
<pin id="2305" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="2308" class="1005" name="weight_addr_8_reg_2308">
<pin_list>
<pin id="2309" dir="0" index="0" bw="8" slack="1"/>
<pin id="2310" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr_8 "/>
</bind>
</comp>

<comp id="2313" class="1005" name="tmp_67_reg_2313">
<pin_list>
<pin id="2314" dir="0" index="0" bw="7" slack="1"/>
<pin id="2315" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_67 "/>
</bind>
</comp>

<comp id="2318" class="1005" name="weight_addr_9_reg_2318">
<pin_list>
<pin id="2319" dir="0" index="0" bw="8" slack="1"/>
<pin id="2320" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr_9 "/>
</bind>
</comp>

<comp id="2323" class="1005" name="exitcond2_reg_2323">
<pin_list>
<pin id="2324" dir="0" index="0" bw="1" slack="1"/>
<pin id="2325" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="2327" class="1005" name="j_9_reg_2327">
<pin_list>
<pin id="2328" dir="0" index="0" bw="3" slack="0"/>
<pin id="2329" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_9 "/>
</bind>
</comp>

<comp id="2332" class="1005" name="j_2_cast_reg_2332">
<pin_list>
<pin id="2333" dir="0" index="0" bw="8" slack="1"/>
<pin id="2334" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="j_2_cast "/>
</bind>
</comp>

<comp id="2338" class="1005" name="tmp_37_reg_2338">
<pin_list>
<pin id="2339" dir="0" index="0" bw="4" slack="3"/>
<pin id="2340" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="2343" class="1005" name="i_state_addr_3_reg_2343">
<pin_list>
<pin id="2344" dir="0" index="0" bw="3" slack="3"/>
<pin id="2345" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="i_state_addr_3 "/>
</bind>
</comp>

<comp id="2348" class="1005" name="weight_addr_11_reg_2348">
<pin_list>
<pin id="2349" dir="0" index="0" bw="8" slack="1"/>
<pin id="2350" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr_11 "/>
</bind>
</comp>

<comp id="2353" class="1005" name="f_state_addr_4_reg_2353">
<pin_list>
<pin id="2354" dir="0" index="0" bw="3" slack="1"/>
<pin id="2355" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f_state_addr_4 "/>
</bind>
</comp>

<comp id="2358" class="1005" name="o_state_addr_4_reg_2358">
<pin_list>
<pin id="2359" dir="0" index="0" bw="3" slack="1"/>
<pin id="2360" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="o_state_addr_4 "/>
</bind>
</comp>

<comp id="2363" class="1005" name="g_state_addr_4_reg_2363">
<pin_list>
<pin id="2364" dir="0" index="0" bw="3" slack="2"/>
<pin id="2365" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="g_state_addr_4 "/>
</bind>
</comp>

<comp id="2368" class="1005" name="tmp_78_reg_2368">
<pin_list>
<pin id="2369" dir="0" index="0" bw="1" slack="1"/>
<pin id="2370" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_78 "/>
</bind>
</comp>

<comp id="2374" class="1005" name="lut_sigmoid_addr_2_reg_2374">
<pin_list>
<pin id="2375" dir="0" index="0" bw="10" slack="1"/>
<pin id="2376" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="lut_sigmoid_addr_2 "/>
</bind>
</comp>

<comp id="2379" class="1005" name="tmp_80_reg_2379">
<pin_list>
<pin id="2380" dir="0" index="0" bw="1" slack="1"/>
<pin id="2381" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_80 "/>
</bind>
</comp>

<comp id="2384" class="1005" name="lut_sigmoid_addr_3_reg_2384">
<pin_list>
<pin id="2385" dir="0" index="0" bw="10" slack="1"/>
<pin id="2386" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="lut_sigmoid_addr_3 "/>
</bind>
</comp>

<comp id="2389" class="1005" name="weight_addr_12_reg_2389">
<pin_list>
<pin id="2390" dir="0" index="0" bw="8" slack="1"/>
<pin id="2391" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr_12 "/>
</bind>
</comp>

<comp id="2394" class="1005" name="tmp_91_reg_2394">
<pin_list>
<pin id="2395" dir="0" index="0" bw="1" slack="1"/>
<pin id="2396" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_91 "/>
</bind>
</comp>

<comp id="2400" class="1005" name="lut_sigmoid_addr_4_reg_2400">
<pin_list>
<pin id="2401" dir="0" index="0" bw="10" slack="1"/>
<pin id="2402" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="lut_sigmoid_addr_4 "/>
</bind>
</comp>

<comp id="2405" class="1005" name="tmp_97_reg_2405">
<pin_list>
<pin id="2406" dir="0" index="0" bw="1" slack="1"/>
<pin id="2407" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_97 "/>
</bind>
</comp>

<comp id="2410" class="1005" name="lut_sigmoid_addr_5_reg_2410">
<pin_list>
<pin id="2411" dir="0" index="0" bw="10" slack="1"/>
<pin id="2412" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="lut_sigmoid_addr_5 "/>
</bind>
</comp>

<comp id="2415" class="1005" name="weight_addr_13_reg_2415">
<pin_list>
<pin id="2416" dir="0" index="0" bw="8" slack="1"/>
<pin id="2417" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr_13 "/>
</bind>
</comp>

<comp id="2420" class="1005" name="weight_addr_4_reg_2420">
<pin_list>
<pin id="2421" dir="0" index="0" bw="8" slack="1"/>
<pin id="2422" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr_4 "/>
</bind>
</comp>

<comp id="2425" class="1005" name="tmp_109_reg_2425">
<pin_list>
<pin id="2426" dir="0" index="0" bw="11" slack="1"/>
<pin id="2427" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_109 "/>
</bind>
</comp>

<comp id="2431" class="1005" name="tmp_111_reg_2431">
<pin_list>
<pin id="2432" dir="0" index="0" bw="1" slack="1"/>
<pin id="2433" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_111 "/>
</bind>
</comp>

<comp id="2437" class="1005" name="lut_tanh_addr_2_reg_2437">
<pin_list>
<pin id="2438" dir="0" index="0" bw="10" slack="1"/>
<pin id="2439" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="lut_tanh_addr_2 "/>
</bind>
</comp>

<comp id="2442" class="1005" name="tmp_75_reg_2442">
<pin_list>
<pin id="2443" dir="0" index="0" bw="1" slack="1"/>
<pin id="2444" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_75 "/>
</bind>
</comp>

<comp id="2448" class="1005" name="lut_sigmoid_addr_reg_2448">
<pin_list>
<pin id="2449" dir="0" index="0" bw="10" slack="1"/>
<pin id="2450" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="lut_sigmoid_addr "/>
</bind>
</comp>

<comp id="2453" class="1005" name="tmp_47_reg_2453">
<pin_list>
<pin id="2454" dir="0" index="0" bw="1" slack="1"/>
<pin id="2455" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_47 "/>
</bind>
</comp>

<comp id="2458" class="1005" name="lut_sigmoid_addr_1_reg_2458">
<pin_list>
<pin id="2459" dir="0" index="0" bw="10" slack="1"/>
<pin id="2460" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="lut_sigmoid_addr_1 "/>
</bind>
</comp>

<comp id="2463" class="1005" name="lut_tanh_load_2_reg_2463">
<pin_list>
<pin id="2464" dir="0" index="0" bw="13" slack="1"/>
<pin id="2465" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="lut_tanh_load_2 "/>
</bind>
</comp>

<comp id="2468" class="1005" name="tmp_113_reg_2468">
<pin_list>
<pin id="2469" dir="0" index="0" bw="1" slack="1"/>
<pin id="2470" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_113 "/>
</bind>
</comp>

<comp id="2473" class="1005" name="lut_tanh_addr_3_reg_2473">
<pin_list>
<pin id="2474" dir="0" index="0" bw="10" slack="1"/>
<pin id="2475" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="lut_tanh_addr_3 "/>
</bind>
</comp>

<comp id="2478" class="1005" name="exitcond1_reg_2478">
<pin_list>
<pin id="2479" dir="0" index="0" bw="1" slack="1"/>
<pin id="2480" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="2482" class="1005" name="j_8_reg_2482">
<pin_list>
<pin id="2483" dir="0" index="0" bw="3" slack="0"/>
<pin id="2484" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_8 "/>
</bind>
</comp>

<comp id="2487" class="1005" name="tmp_128_cast1_reg_2487">
<pin_list>
<pin id="2488" dir="0" index="0" bw="64" slack="2"/>
<pin id="2489" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_128_cast1 "/>
</bind>
</comp>

<comp id="2492" class="1005" name="c_state_addr_reg_2492">
<pin_list>
<pin id="2493" dir="0" index="0" bw="7" slack="1"/>
<pin id="2494" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c_state_addr "/>
</bind>
</comp>

<comp id="2498" class="1005" name="f_state_addr_3_reg_2498">
<pin_list>
<pin id="2499" dir="0" index="0" bw="3" slack="1"/>
<pin id="2500" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f_state_addr_3 "/>
</bind>
</comp>

<comp id="2503" class="1005" name="g_state_addr_3_reg_2503">
<pin_list>
<pin id="2504" dir="0" index="0" bw="3" slack="1"/>
<pin id="2505" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="g_state_addr_3 "/>
</bind>
</comp>

<comp id="2508" class="1005" name="i_state_addr_4_reg_2508">
<pin_list>
<pin id="2509" dir="0" index="0" bw="3" slack="1"/>
<pin id="2510" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_state_addr_4 "/>
</bind>
</comp>

<comp id="2513" class="1005" name="o_state_addr_3_reg_2513">
<pin_list>
<pin id="2514" dir="0" index="0" bw="3" slack="1"/>
<pin id="2515" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="o_state_addr_3 "/>
</bind>
</comp>

<comp id="2518" class="1005" name="icmp_reg_2518">
<pin_list>
<pin id="2519" dir="0" index="0" bw="1" slack="1"/>
<pin id="2520" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="2524" class="1005" name="tmp_120_reg_2524">
<pin_list>
<pin id="2525" dir="0" index="0" bw="1" slack="1"/>
<pin id="2526" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_120 "/>
</bind>
</comp>

<comp id="2530" class="1005" name="lut_tanh_addr_reg_2530">
<pin_list>
<pin id="2531" dir="0" index="0" bw="10" slack="1"/>
<pin id="2532" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="lut_tanh_addr "/>
</bind>
</comp>

<comp id="2535" class="1005" name="tmp_127_reg_2535">
<pin_list>
<pin id="2536" dir="0" index="0" bw="1" slack="1"/>
<pin id="2537" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_127 "/>
</bind>
</comp>

<comp id="2540" class="1005" name="lut_tanh_addr_1_reg_2540">
<pin_list>
<pin id="2541" dir="0" index="0" bw="10" slack="1"/>
<pin id="2542" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="lut_tanh_addr_1 "/>
</bind>
</comp>

<comp id="2545" class="1005" name="o_state_load_1_reg_2545">
<pin_list>
<pin id="2546" dir="0" index="0" bw="16" slack="1"/>
<pin id="2547" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="o_state_load_1 "/>
</bind>
</comp>

<comp id="2550" class="1005" name="weight_addr_5_reg_2550">
<pin_list>
<pin id="2551" dir="0" index="0" bw="8" slack="1"/>
<pin id="2552" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr_5 "/>
</bind>
</comp>

<comp id="2555" class="1005" name="weight_load_9_reg_2555">
<pin_list>
<pin id="2556" dir="0" index="0" bw="32" slack="2"/>
<pin id="2557" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="weight_load_9 "/>
</bind>
</comp>

<comp id="2560" class="1005" name="exitcond_reg_2560">
<pin_list>
<pin id="2561" dir="0" index="0" bw="1" slack="1"/>
<pin id="2562" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="2564" class="1005" name="j_7_reg_2564">
<pin_list>
<pin id="2565" dir="0" index="0" bw="3" slack="0"/>
<pin id="2566" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_7 "/>
</bind>
</comp>

<comp id="2569" class="1005" name="h_state_addr_2_reg_2569">
<pin_list>
<pin id="2570" dir="0" index="0" bw="7" slack="1"/>
<pin id="2571" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="h_state_addr_2 "/>
</bind>
</comp>

<comp id="2574" class="1005" name="weight_addr_10_reg_2574">
<pin_list>
<pin id="2575" dir="0" index="0" bw="8" slack="1"/>
<pin id="2576" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr_10 "/>
</bind>
</comp>

<comp id="2579" class="1005" name="lstm_output_reg_2579">
<pin_list>
<pin id="2580" dir="0" index="0" bw="16" slack="1"/>
<pin id="2581" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="lstm_output "/>
</bind>
</comp>

<comp id="2584" class="1005" name="tmp_129_cast_reg_2584">
<pin_list>
<pin id="2585" dir="0" index="0" bw="32" slack="0"/>
<pin id="2586" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_129_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="195"><net_src comp="26" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="26" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="26" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="26" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="22" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="2" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="24" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="0" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="225"><net_src comp="190" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="6" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="46" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="48" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="238"><net_src comp="227" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="244"><net_src comp="46" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="48" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="250"><net_src comp="239" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="256"><net_src comp="46" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="48" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="262"><net_src comp="251" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="268"><net_src comp="46" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="48" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="274"><net_src comp="263" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="280"><net_src comp="4" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="46" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="286"><net_src comp="275" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="46" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="293"><net_src comp="287" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="299"><net_src comp="4" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="46" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="294" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="307"><net_src comp="46" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="308"><net_src comp="302" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="314"><net_src comp="4" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="46" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="309" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="322"><net_src comp="46" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="323"><net_src comp="317" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="329"><net_src comp="4" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="46" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="324" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="337"><net_src comp="46" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="338"><net_src comp="332" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="344"><net_src comp="8" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="46" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="350"><net_src comp="339" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="356"><net_src comp="4" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="46" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="351" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="364"><net_src comp="46" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="365"><net_src comp="359" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="371"><net_src comp="46" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="377"><net_src comp="46" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="383"><net_src comp="46" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="389"><net_src comp="4" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="46" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="384" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="397"><net_src comp="4" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="46" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="392" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="405"><net_src comp="4" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="46" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="400" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="413"><net_src comp="46" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="419"><net_src comp="4" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="46" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="414" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="427"><net_src comp="46" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="428"><net_src comp="422" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="434"><net_src comp="46" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="440"><net_src comp="46" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="446"><net_src comp="10" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="46" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="452"><net_src comp="441" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="458"><net_src comp="10" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="46" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="453" pin="3"/><net_sink comp="448" pin=3"/></net>

<net id="469"><net_src comp="4" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="46" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="464" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="477"><net_src comp="10" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="46" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="472" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="485"><net_src comp="10" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="46" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="480" pin="3"/><net_sink comp="448" pin=3"/></net>

<net id="493"><net_src comp="4" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="46" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="488" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="501"><net_src comp="4" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="46" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="496" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="509"><net_src comp="12" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="46" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="515"><net_src comp="504" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="521"><net_src comp="10" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="46" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="516" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="529"><net_src comp="10" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="46" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="524" pin="3"/><net_sink comp="448" pin=3"/></net>

<net id="537"><net_src comp="12" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="46" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="539"><net_src comp="532" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="545"><net_src comp="14" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="46" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="551"><net_src comp="540" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="557"><net_src comp="46" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="558"><net_src comp="552" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="564"><net_src comp="46" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="565"><net_src comp="559" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="571"><net_src comp="46" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="572"><net_src comp="566" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="578"><net_src comp="46" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="579"><net_src comp="573" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="588"><net_src comp="12" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="46" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="590"><net_src comp="583" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="596"><net_src comp="12" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="46" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="591" pin="3"/><net_sink comp="511" pin=3"/></net>

<net id="607"><net_src comp="8" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="46" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="609"><net_src comp="602" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="615"><net_src comp="4" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="616"><net_src comp="46" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="617"><net_src comp="184" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="618"><net_src comp="610" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="624"><net_src comp="8" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="625"><net_src comp="46" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="626"><net_src comp="619" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="632"><net_src comp="4" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="633"><net_src comp="46" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="634"><net_src comp="627" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="638"><net_src comp="42" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="645"><net_src comp="635" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="649"><net_src comp="42" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="656"><net_src comp="646" pin="1"/><net_sink comp="650" pin=2"/></net>

<net id="660"><net_src comp="42" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="667"><net_src comp="657" pin="1"/><net_sink comp="661" pin=2"/></net>

<net id="671"><net_src comp="42" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="678"><net_src comp="668" pin="1"/><net_sink comp="672" pin=2"/></net>

<net id="682"><net_src comp="42" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="689"><net_src comp="679" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="690"><net_src comp="683" pin="4"/><net_sink comp="679" pin=0"/></net>

<net id="694"><net_src comp="104" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="701"><net_src comp="691" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="705"><net_src comp="42" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="712"><net_src comp="702" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="716"><net_src comp="42" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="723"><net_src comp="713" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="727"><net_src comp="42" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="734"><net_src comp="724" pin="1"/><net_sink comp="728" pin=2"/></net>

<net id="735"><net_src comp="728" pin="4"/><net_sink comp="724" pin=0"/></net>

<net id="739"><net_src comp="42" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="746"><net_src comp="736" pin="1"/><net_sink comp="740" pin=2"/></net>

<net id="750"><net_src comp="42" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="757"><net_src comp="747" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="771"><net_src comp="144" pin="0"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="448" pin="5"/><net_sink comp="767" pin=1"/></net>

<net id="777"><net_src comp="639" pin="4"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="44" pin="0"/><net_sink comp="773" pin=1"/></net>

<net id="782"><net_src comp="639" pin="4"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="788"><net_src comp="639" pin="4"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="50" pin="0"/><net_sink comp="784" pin=1"/></net>

<net id="794"><net_src comp="650" pin="4"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="44" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="799"><net_src comp="650" pin="4"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="805"><net_src comp="650" pin="4"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="50" pin="0"/><net_sink comp="801" pin=1"/></net>

<net id="811"><net_src comp="661" pin="4"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="44" pin="0"/><net_sink comp="807" pin=1"/></net>

<net id="816"><net_src comp="661" pin="4"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="822"><net_src comp="661" pin="4"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="50" pin="0"/><net_sink comp="818" pin=1"/></net>

<net id="828"><net_src comp="672" pin="4"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="44" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="833"><net_src comp="672" pin="4"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="839"><net_src comp="672" pin="4"/><net_sink comp="835" pin=0"/></net>

<net id="840"><net_src comp="50" pin="0"/><net_sink comp="835" pin=1"/></net>

<net id="848"><net_src comp="70" pin="0"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="841" pin="1"/><net_sink comp="844" pin=1"/></net>

<net id="856"><net_src comp="72" pin="0"/><net_sink comp="850" pin=0"/></net>

<net id="857"><net_src comp="844" pin="2"/><net_sink comp="850" pin=1"/></net>

<net id="858"><net_src comp="74" pin="0"/><net_sink comp="850" pin=2"/></net>

<net id="859"><net_src comp="76" pin="0"/><net_sink comp="850" pin=3"/></net>

<net id="863"><net_src comp="850" pin="4"/><net_sink comp="860" pin=0"/></net>

<net id="868"><net_src comp="683" pin="4"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="78" pin="0"/><net_sink comp="864" pin=1"/></net>

<net id="874"><net_src comp="683" pin="4"/><net_sink comp="870" pin=0"/></net>

<net id="875"><net_src comp="44" pin="0"/><net_sink comp="870" pin=1"/></net>

<net id="879"><net_src comp="683" pin="4"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="884"><net_src comp="679" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="888"><net_src comp="679" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="892"><net_src comp="282" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="896"><net_src comp="889" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="903"><net_src comp="80" pin="0"/><net_sink comp="897" pin=0"/></net>

<net id="904"><net_src comp="82" pin="0"/><net_sink comp="897" pin=2"/></net>

<net id="905"><net_src comp="84" pin="0"/><net_sink comp="897" pin=3"/></net>

<net id="906"><net_src comp="897" pin="4"/><net_sink comp="233" pin=1"/></net>

<net id="911"><net_src comp="86" pin="0"/><net_sink comp="907" pin=0"/></net>

<net id="912"><net_src comp="885" pin="1"/><net_sink comp="907" pin=1"/></net>

<net id="916"><net_src comp="907" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="922"><net_src comp="88" pin="0"/><net_sink comp="918" pin=0"/></net>

<net id="923"><net_src comp="881" pin="1"/><net_sink comp="918" pin=1"/></net>

<net id="927"><net_src comp="282" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="931"><net_src comp="924" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="938"><net_src comp="80" pin="0"/><net_sink comp="932" pin=0"/></net>

<net id="939"><net_src comp="82" pin="0"/><net_sink comp="932" pin=2"/></net>

<net id="940"><net_src comp="84" pin="0"/><net_sink comp="932" pin=3"/></net>

<net id="941"><net_src comp="932" pin="4"/><net_sink comp="245" pin=1"/></net>

<net id="946"><net_src comp="90" pin="0"/><net_sink comp="942" pin=0"/></net>

<net id="950"><net_src comp="942" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="955"><net_src comp="282" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="959"><net_src comp="952" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="966"><net_src comp="80" pin="0"/><net_sink comp="960" pin=0"/></net>

<net id="967"><net_src comp="82" pin="0"/><net_sink comp="960" pin=2"/></net>

<net id="968"><net_src comp="84" pin="0"/><net_sink comp="960" pin=3"/></net>

<net id="969"><net_src comp="960" pin="4"/><net_sink comp="257" pin=1"/></net>

<net id="973"><net_src comp="970" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="977"><net_src comp="282" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="981"><net_src comp="974" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="988"><net_src comp="80" pin="0"/><net_sink comp="982" pin=0"/></net>

<net id="989"><net_src comp="82" pin="0"/><net_sink comp="982" pin=2"/></net>

<net id="990"><net_src comp="84" pin="0"/><net_sink comp="982" pin=3"/></net>

<net id="991"><net_src comp="982" pin="4"/><net_sink comp="269" pin=1"/></net>

<net id="1000"><net_src comp="100" pin="0"/><net_sink comp="995" pin=0"/></net>

<net id="1001"><net_src comp="102" pin="0"/><net_sink comp="995" pin=2"/></net>

<net id="1005"><net_src comp="995" pin="3"/><net_sink comp="1002" pin=0"/></net>

<net id="1010"><net_src comp="992" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1011"><net_src comp="1002" pin="1"/><net_sink comp="1006" pin=1"/></net>

<net id="1015"><net_src comp="706" pin="4"/><net_sink comp="1012" pin=0"/></net>

<net id="1021"><net_src comp="106" pin="0"/><net_sink comp="1016" pin=0"/></net>

<net id="1022"><net_src comp="706" pin="4"/><net_sink comp="1016" pin=1"/></net>

<net id="1023"><net_src comp="102" pin="0"/><net_sink comp="1016" pin=2"/></net>

<net id="1028"><net_src comp="1012" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1029"><net_src comp="1016" pin="3"/><net_sink comp="1024" pin=1"/></net>

<net id="1034"><net_src comp="695" pin="4"/><net_sink comp="1030" pin=0"/></net>

<net id="1035"><net_src comp="108" pin="0"/><net_sink comp="1030" pin=1"/></net>

<net id="1040"><net_src comp="695" pin="4"/><net_sink comp="1036" pin=0"/></net>

<net id="1041"><net_src comp="110" pin="0"/><net_sink comp="1036" pin=1"/></net>

<net id="1046"><net_src comp="44" pin="0"/><net_sink comp="1042" pin=0"/></net>

<net id="1047"><net_src comp="706" pin="4"/><net_sink comp="1042" pin=1"/></net>

<net id="1052"><net_src comp="717" pin="4"/><net_sink comp="1048" pin=0"/></net>

<net id="1053"><net_src comp="78" pin="0"/><net_sink comp="1048" pin=1"/></net>

<net id="1059"><net_src comp="1048" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1060"><net_src comp="42" pin="0"/><net_sink comp="1054" pin=1"/></net>

<net id="1061"><net_src comp="717" pin="4"/><net_sink comp="1054" pin=2"/></net>

<net id="1065"><net_src comp="1042" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1071"><net_src comp="106" pin="0"/><net_sink comp="1066" pin=0"/></net>

<net id="1072"><net_src comp="1042" pin="2"/><net_sink comp="1066" pin=1"/></net>

<net id="1073"><net_src comp="102" pin="0"/><net_sink comp="1066" pin=2"/></net>

<net id="1078"><net_src comp="1062" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1079"><net_src comp="1066" pin="3"/><net_sink comp="1074" pin=1"/></net>

<net id="1085"><net_src comp="1048" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1086"><net_src comp="1074" pin="2"/><net_sink comp="1080" pin=1"/></net>

<net id="1087"><net_src comp="1024" pin="2"/><net_sink comp="1080" pin=2"/></net>

<net id="1091"><net_src comp="1080" pin="3"/><net_sink comp="1088" pin=0"/></net>

<net id="1097"><net_src comp="1048" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1098"><net_src comp="1042" pin="2"/><net_sink comp="1092" pin=1"/></net>

<net id="1099"><net_src comp="706" pin="4"/><net_sink comp="1092" pin=2"/></net>

<net id="1103"><net_src comp="1092" pin="3"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="1105"><net_src comp="1100" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="1106"><net_src comp="1100" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="1107"><net_src comp="1100" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="1111"><net_src comp="1054" pin="3"/><net_sink comp="1108" pin=0"/></net>

<net id="1115"><net_src comp="1054" pin="3"/><net_sink comp="1112" pin=0"/></net>

<net id="1120"><net_src comp="1108" pin="1"/><net_sink comp="1116" pin=1"/></net>

<net id="1124"><net_src comp="1116" pin="2"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="1130"><net_src comp="112" pin="0"/><net_sink comp="1126" pin=0"/></net>

<net id="1131"><net_src comp="1112" pin="1"/><net_sink comp="1126" pin=1"/></net>

<net id="1135"><net_src comp="1126" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1140"><net_src comp="1088" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1141"><net_src comp="1132" pin="1"/><net_sink comp="1136" pin=1"/></net>

<net id="1145"><net_src comp="1136" pin="2"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="1156"><net_src comp="346" pin="2"/><net_sink comp="1153" pin=0"/></net>

<net id="1160"><net_src comp="282" pin="2"/><net_sink comp="1157" pin=0"/></net>

<net id="1164"><net_src comp="1157" pin="1"/><net_sink comp="1161" pin=0"/></net>

<net id="1171"><net_src comp="114" pin="0"/><net_sink comp="1165" pin=0"/></net>

<net id="1172"><net_src comp="116" pin="0"/><net_sink comp="1165" pin=2"/></net>

<net id="1173"><net_src comp="118" pin="0"/><net_sink comp="1165" pin=3"/></net>

<net id="1178"><net_src comp="1165" pin="4"/><net_sink comp="1174" pin=0"/></net>

<net id="1179"><net_src comp="233" pin="2"/><net_sink comp="1174" pin=1"/></net>

<net id="1180"><net_src comp="1174" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="1185"><net_src comp="120" pin="0"/><net_sink comp="1181" pin=0"/></net>

<net id="1186"><net_src comp="1150" pin="1"/><net_sink comp="1181" pin=1"/></net>

<net id="1190"><net_src comp="1181" pin="2"/><net_sink comp="1187" pin=0"/></net>

<net id="1195"><net_src comp="1147" pin="1"/><net_sink comp="1191" pin=0"/></net>

<net id="1196"><net_src comp="1187" pin="1"/><net_sink comp="1191" pin=1"/></net>

<net id="1200"><net_src comp="1191" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="1206"><net_src comp="44" pin="0"/><net_sink comp="1202" pin=0"/></net>

<net id="1210"><net_src comp="282" pin="2"/><net_sink comp="1207" pin=0"/></net>

<net id="1214"><net_src comp="1207" pin="1"/><net_sink comp="1211" pin=0"/></net>

<net id="1221"><net_src comp="114" pin="0"/><net_sink comp="1215" pin=0"/></net>

<net id="1222"><net_src comp="116" pin="0"/><net_sink comp="1215" pin=2"/></net>

<net id="1223"><net_src comp="118" pin="0"/><net_sink comp="1215" pin=3"/></net>

<net id="1228"><net_src comp="1215" pin="4"/><net_sink comp="1224" pin=0"/></net>

<net id="1229"><net_src comp="245" pin="2"/><net_sink comp="1224" pin=1"/></net>

<net id="1230"><net_src comp="1224" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="1235"><net_src comp="122" pin="0"/><net_sink comp="1231" pin=0"/></net>

<net id="1240"><net_src comp="1231" pin="2"/><net_sink comp="1236" pin=1"/></net>

<net id="1244"><net_src comp="1236" pin="2"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="1250"><net_src comp="124" pin="0"/><net_sink comp="1246" pin=0"/></net>

<net id="1255"><net_src comp="1246" pin="2"/><net_sink comp="1251" pin=1"/></net>

<net id="1259"><net_src comp="282" pin="2"/><net_sink comp="1256" pin=0"/></net>

<net id="1263"><net_src comp="1256" pin="1"/><net_sink comp="1260" pin=0"/></net>

<net id="1270"><net_src comp="114" pin="0"/><net_sink comp="1264" pin=0"/></net>

<net id="1271"><net_src comp="116" pin="0"/><net_sink comp="1264" pin=2"/></net>

<net id="1272"><net_src comp="118" pin="0"/><net_sink comp="1264" pin=3"/></net>

<net id="1277"><net_src comp="1264" pin="4"/><net_sink comp="1273" pin=0"/></net>

<net id="1278"><net_src comp="257" pin="2"/><net_sink comp="1273" pin=1"/></net>

<net id="1279"><net_src comp="1273" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="1283"><net_src comp="1280" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="1287"><net_src comp="282" pin="2"/><net_sink comp="1284" pin=0"/></net>

<net id="1291"><net_src comp="1284" pin="1"/><net_sink comp="1288" pin=0"/></net>

<net id="1298"><net_src comp="114" pin="0"/><net_sink comp="1292" pin=0"/></net>

<net id="1299"><net_src comp="116" pin="0"/><net_sink comp="1292" pin=2"/></net>

<net id="1300"><net_src comp="118" pin="0"/><net_sink comp="1292" pin=3"/></net>

<net id="1305"><net_src comp="1292" pin="4"/><net_sink comp="1301" pin=0"/></net>

<net id="1306"><net_src comp="269" pin="2"/><net_sink comp="1301" pin=1"/></net>

<net id="1307"><net_src comp="1301" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="1312"><net_src comp="728" pin="4"/><net_sink comp="1308" pin=0"/></net>

<net id="1313"><net_src comp="78" pin="0"/><net_sink comp="1308" pin=1"/></net>

<net id="1318"><net_src comp="728" pin="4"/><net_sink comp="1314" pin=0"/></net>

<net id="1319"><net_src comp="44" pin="0"/><net_sink comp="1314" pin=1"/></net>

<net id="1323"><net_src comp="724" pin="1"/><net_sink comp="1320" pin=0"/></net>

<net id="1329"><net_src comp="130" pin="0"/><net_sink comp="1324" pin=0"/></net>

<net id="1330"><net_src comp="132" pin="0"/><net_sink comp="1324" pin=1"/></net>

<net id="1331"><net_src comp="724" pin="1"/><net_sink comp="1324" pin=2"/></net>

<net id="1335"><net_src comp="724" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="1337"><net_src comp="1332" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="1338"><net_src comp="1332" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="1339"><net_src comp="1332" pin="1"/><net_sink comp="435" pin=2"/></net>

<net id="1344"><net_src comp="134" pin="0"/><net_sink comp="1340" pin=0"/></net>

<net id="1345"><net_src comp="1320" pin="1"/><net_sink comp="1340" pin=1"/></net>

<net id="1349"><net_src comp="1340" pin="2"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="1354"><net_src comp="282" pin="2"/><net_sink comp="1351" pin=0"/></net>

<net id="1359"><net_src comp="1351" pin="1"/><net_sink comp="1355" pin=0"/></net>

<net id="1360"><net_src comp="245" pin="2"/><net_sink comp="1355" pin=1"/></net>

<net id="1367"><net_src comp="136" pin="0"/><net_sink comp="1361" pin=0"/></net>

<net id="1368"><net_src comp="1355" pin="2"/><net_sink comp="1361" pin=1"/></net>

<net id="1369"><net_src comp="138" pin="0"/><net_sink comp="1361" pin=2"/></net>

<net id="1370"><net_src comp="82" pin="0"/><net_sink comp="1361" pin=3"/></net>

<net id="1374"><net_src comp="1361" pin="4"/><net_sink comp="1371" pin=0"/></net>

<net id="1380"><net_src comp="140" pin="0"/><net_sink comp="1375" pin=0"/></net>

<net id="1381"><net_src comp="1355" pin="2"/><net_sink comp="1375" pin=1"/></net>

<net id="1382"><net_src comp="82" pin="0"/><net_sink comp="1375" pin=2"/></net>

<net id="1386"><net_src comp="1371" pin="1"/><net_sink comp="1383" pin=0"/></net>

<net id="1387"><net_src comp="1383" pin="1"/><net_sink comp="441" pin=2"/></net>

<net id="1392"><net_src comp="1361" pin="4"/><net_sink comp="1388" pin=0"/></net>

<net id="1393"><net_src comp="142" pin="0"/><net_sink comp="1388" pin=1"/></net>

<net id="1397"><net_src comp="1361" pin="4"/><net_sink comp="1394" pin=0"/></net>

<net id="1402"><net_src comp="144" pin="0"/><net_sink comp="1398" pin=0"/></net>

<net id="1403"><net_src comp="1394" pin="1"/><net_sink comp="1398" pin=1"/></net>

<net id="1407"><net_src comp="1398" pin="2"/><net_sink comp="1404" pin=0"/></net>

<net id="1411"><net_src comp="1404" pin="1"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="1417"><net_src comp="146" pin="0"/><net_sink comp="1413" pin=0"/></net>

<net id="1421"><net_src comp="1413" pin="2"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="464" pin=2"/></net>

<net id="1428"><net_src comp="767" pin="2"/><net_sink comp="1423" pin=1"/></net>

<net id="1429"><net_src comp="448" pin="2"/><net_sink comp="1423" pin=2"/></net>

<net id="1439"><net_src comp="1430" pin="2"/><net_sink comp="1434" pin=0"/></net>

<net id="1440"><net_src comp="148" pin="0"/><net_sink comp="1434" pin=1"/></net>

<net id="1441"><net_src comp="1423" pin="3"/><net_sink comp="1434" pin=2"/></net>

<net id="1445"><net_src comp="1434" pin="3"/><net_sink comp="1442" pin=0"/></net>

<net id="1446"><net_src comp="1442" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="1450"><net_src comp="282" pin="2"/><net_sink comp="1447" pin=0"/></net>

<net id="1455"><net_src comp="1447" pin="1"/><net_sink comp="1451" pin=0"/></net>

<net id="1456"><net_src comp="257" pin="2"/><net_sink comp="1451" pin=1"/></net>

<net id="1463"><net_src comp="136" pin="0"/><net_sink comp="1457" pin=0"/></net>

<net id="1464"><net_src comp="1451" pin="2"/><net_sink comp="1457" pin=1"/></net>

<net id="1465"><net_src comp="138" pin="0"/><net_sink comp="1457" pin=2"/></net>

<net id="1466"><net_src comp="82" pin="0"/><net_sink comp="1457" pin=3"/></net>

<net id="1470"><net_src comp="1457" pin="4"/><net_sink comp="1467" pin=0"/></net>

<net id="1476"><net_src comp="140" pin="0"/><net_sink comp="1471" pin=0"/></net>

<net id="1477"><net_src comp="1451" pin="2"/><net_sink comp="1471" pin=1"/></net>

<net id="1478"><net_src comp="82" pin="0"/><net_sink comp="1471" pin=2"/></net>

<net id="1482"><net_src comp="1467" pin="1"/><net_sink comp="1479" pin=0"/></net>

<net id="1483"><net_src comp="1479" pin="1"/><net_sink comp="472" pin=2"/></net>

<net id="1488"><net_src comp="1457" pin="4"/><net_sink comp="1484" pin=0"/></net>

<net id="1489"><net_src comp="142" pin="0"/><net_sink comp="1484" pin=1"/></net>

<net id="1493"><net_src comp="1457" pin="4"/><net_sink comp="1490" pin=0"/></net>

<net id="1498"><net_src comp="144" pin="0"/><net_sink comp="1494" pin=0"/></net>

<net id="1499"><net_src comp="1490" pin="1"/><net_sink comp="1494" pin=1"/></net>

<net id="1503"><net_src comp="1494" pin="2"/><net_sink comp="1500" pin=0"/></net>

<net id="1507"><net_src comp="1500" pin="1"/><net_sink comp="1504" pin=0"/></net>

<net id="1508"><net_src comp="1504" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="1513"><net_src comp="150" pin="0"/><net_sink comp="1509" pin=0"/></net>

<net id="1517"><net_src comp="1509" pin="2"/><net_sink comp="1514" pin=0"/></net>

<net id="1518"><net_src comp="1514" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="1525"><net_src comp="1519" pin="1"/><net_sink comp="1522" pin=0"/></net>

<net id="1526"><net_src comp="1522" pin="1"/><net_sink comp="496" pin=2"/></net>

<net id="1532"><net_src comp="767" pin="2"/><net_sink comp="1527" pin=1"/></net>

<net id="1533"><net_src comp="448" pin="2"/><net_sink comp="1527" pin=2"/></net>

<net id="1543"><net_src comp="1534" pin="2"/><net_sink comp="1538" pin=0"/></net>

<net id="1544"><net_src comp="148" pin="0"/><net_sink comp="1538" pin=1"/></net>

<net id="1545"><net_src comp="1527" pin="3"/><net_sink comp="1538" pin=2"/></net>

<net id="1549"><net_src comp="1538" pin="3"/><net_sink comp="1546" pin=0"/></net>

<net id="1550"><net_src comp="1546" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="1554"><net_src comp="282" pin="2"/><net_sink comp="1551" pin=0"/></net>

<net id="1559"><net_src comp="1551" pin="1"/><net_sink comp="1555" pin=0"/></net>

<net id="1560"><net_src comp="269" pin="2"/><net_sink comp="1555" pin=1"/></net>

<net id="1567"><net_src comp="136" pin="0"/><net_sink comp="1561" pin=0"/></net>

<net id="1568"><net_src comp="1555" pin="2"/><net_sink comp="1561" pin=1"/></net>

<net id="1569"><net_src comp="138" pin="0"/><net_sink comp="1561" pin=2"/></net>

<net id="1570"><net_src comp="82" pin="0"/><net_sink comp="1561" pin=3"/></net>

<net id="1574"><net_src comp="1561" pin="4"/><net_sink comp="1571" pin=0"/></net>

<net id="1580"><net_src comp="140" pin="0"/><net_sink comp="1575" pin=0"/></net>

<net id="1581"><net_src comp="1555" pin="2"/><net_sink comp="1575" pin=1"/></net>

<net id="1582"><net_src comp="82" pin="0"/><net_sink comp="1575" pin=2"/></net>

<net id="1586"><net_src comp="1571" pin="1"/><net_sink comp="1583" pin=0"/></net>

<net id="1587"><net_src comp="1583" pin="1"/><net_sink comp="504" pin=2"/></net>

<net id="1591"><net_src comp="282" pin="2"/><net_sink comp="1588" pin=0"/></net>

<net id="1596"><net_src comp="1588" pin="1"/><net_sink comp="1592" pin=0"/></net>

<net id="1597"><net_src comp="233" pin="2"/><net_sink comp="1592" pin=1"/></net>

<net id="1604"><net_src comp="136" pin="0"/><net_sink comp="1598" pin=0"/></net>

<net id="1605"><net_src comp="1592" pin="2"/><net_sink comp="1598" pin=1"/></net>

<net id="1606"><net_src comp="138" pin="0"/><net_sink comp="1598" pin=2"/></net>

<net id="1607"><net_src comp="82" pin="0"/><net_sink comp="1598" pin=3"/></net>

<net id="1611"><net_src comp="1598" pin="4"/><net_sink comp="1608" pin=0"/></net>

<net id="1617"><net_src comp="140" pin="0"/><net_sink comp="1612" pin=0"/></net>

<net id="1618"><net_src comp="1592" pin="2"/><net_sink comp="1612" pin=1"/></net>

<net id="1619"><net_src comp="82" pin="0"/><net_sink comp="1612" pin=2"/></net>

<net id="1623"><net_src comp="1608" pin="1"/><net_sink comp="1620" pin=0"/></net>

<net id="1624"><net_src comp="1620" pin="1"/><net_sink comp="516" pin=2"/></net>

<net id="1629"><net_src comp="1598" pin="4"/><net_sink comp="1625" pin=0"/></net>

<net id="1630"><net_src comp="142" pin="0"/><net_sink comp="1625" pin=1"/></net>

<net id="1634"><net_src comp="1598" pin="4"/><net_sink comp="1631" pin=0"/></net>

<net id="1639"><net_src comp="144" pin="0"/><net_sink comp="1635" pin=0"/></net>

<net id="1640"><net_src comp="1631" pin="1"/><net_sink comp="1635" pin=1"/></net>

<net id="1644"><net_src comp="1635" pin="2"/><net_sink comp="1641" pin=0"/></net>

<net id="1648"><net_src comp="1641" pin="1"/><net_sink comp="1645" pin=0"/></net>

<net id="1649"><net_src comp="1645" pin="1"/><net_sink comp="524" pin=2"/></net>

<net id="1654"><net_src comp="142" pin="0"/><net_sink comp="1650" pin=1"/></net>

<net id="1662"><net_src comp="144" pin="0"/><net_sink comp="1658" pin=0"/></net>

<net id="1663"><net_src comp="1655" pin="1"/><net_sink comp="1658" pin=1"/></net>

<net id="1667"><net_src comp="1658" pin="2"/><net_sink comp="1664" pin=0"/></net>

<net id="1671"><net_src comp="1664" pin="1"/><net_sink comp="1668" pin=0"/></net>

<net id="1672"><net_src comp="1668" pin="1"/><net_sink comp="532" pin=2"/></net>

<net id="1678"><net_src comp="767" pin="2"/><net_sink comp="1673" pin=1"/></net>

<net id="1679"><net_src comp="448" pin="2"/><net_sink comp="1673" pin=2"/></net>

<net id="1689"><net_src comp="1680" pin="2"/><net_sink comp="1684" pin=0"/></net>

<net id="1690"><net_src comp="148" pin="0"/><net_sink comp="1684" pin=1"/></net>

<net id="1691"><net_src comp="1673" pin="3"/><net_sink comp="1684" pin=2"/></net>

<net id="1695"><net_src comp="1684" pin="3"/><net_sink comp="1692" pin=0"/></net>

<net id="1696"><net_src comp="1692" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="1704"><net_src comp="154" pin="0"/><net_sink comp="1700" pin=0"/></net>

<net id="1705"><net_src comp="511" pin="2"/><net_sink comp="1700" pin=1"/></net>

<net id="1709"><net_src comp="1700" pin="2"/><net_sink comp="1706" pin=0"/></net>

<net id="1715"><net_src comp="1706" pin="1"/><net_sink comp="1710" pin=1"/></net>

<net id="1716"><net_src comp="1697" pin="1"/><net_sink comp="1710" pin=2"/></net>

<net id="1726"><net_src comp="1717" pin="2"/><net_sink comp="1721" pin=0"/></net>

<net id="1727"><net_src comp="156" pin="0"/><net_sink comp="1721" pin=1"/></net>

<net id="1728"><net_src comp="1710" pin="3"/><net_sink comp="1721" pin=2"/></net>

<net id="1732"><net_src comp="1721" pin="3"/><net_sink comp="1729" pin=0"/></net>

<net id="1733"><net_src comp="1729" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="1738"><net_src comp="740" pin="4"/><net_sink comp="1734" pin=0"/></net>

<net id="1739"><net_src comp="78" pin="0"/><net_sink comp="1734" pin=1"/></net>

<net id="1744"><net_src comp="740" pin="4"/><net_sink comp="1740" pin=0"/></net>

<net id="1745"><net_src comp="44" pin="0"/><net_sink comp="1740" pin=1"/></net>

<net id="1749"><net_src comp="740" pin="4"/><net_sink comp="1746" pin=0"/></net>

<net id="1750"><net_src comp="1746" pin="1"/><net_sink comp="552" pin=2"/></net>

<net id="1751"><net_src comp="1746" pin="1"/><net_sink comp="559" pin=2"/></net>

<net id="1752"><net_src comp="1746" pin="1"/><net_sink comp="566" pin=2"/></net>

<net id="1753"><net_src comp="1746" pin="1"/><net_sink comp="573" pin=2"/></net>

<net id="1757"><net_src comp="740" pin="4"/><net_sink comp="1754" pin=0"/></net>

<net id="1762"><net_src comp="1754" pin="1"/><net_sink comp="1758" pin=0"/></net>

<net id="1766"><net_src comp="1758" pin="2"/><net_sink comp="1763" pin=0"/></net>

<net id="1767"><net_src comp="1763" pin="1"/><net_sink comp="540" pin=2"/></net>

<net id="1771"><net_src comp="547" pin="2"/><net_sink comp="1768" pin=0"/></net>

<net id="1775"><net_src comp="245" pin="2"/><net_sink comp="1772" pin=0"/></net>

<net id="1782"><net_src comp="158" pin="0"/><net_sink comp="1776" pin=0"/></net>

<net id="1783"><net_src comp="160" pin="0"/><net_sink comp="1776" pin=2"/></net>

<net id="1784"><net_src comp="118" pin="0"/><net_sink comp="1776" pin=3"/></net>

<net id="1788"><net_src comp="269" pin="2"/><net_sink comp="1785" pin=0"/></net>

<net id="1792"><net_src comp="233" pin="2"/><net_sink comp="1789" pin=0"/></net>

<net id="1799"><net_src comp="162" pin="0"/><net_sink comp="1793" pin=0"/></net>

<net id="1800"><net_src comp="116" pin="0"/><net_sink comp="1793" pin=2"/></net>

<net id="1801"><net_src comp="164" pin="0"/><net_sink comp="1793" pin=3"/></net>

<net id="1806"><net_src comp="1776" pin="4"/><net_sink comp="1802" pin=0"/></net>

<net id="1807"><net_src comp="1793" pin="4"/><net_sink comp="1802" pin=1"/></net>

<net id="1814"><net_src comp="166" pin="0"/><net_sink comp="1808" pin=0"/></net>

<net id="1815"><net_src comp="1802" pin="2"/><net_sink comp="1808" pin=1"/></net>

<net id="1816"><net_src comp="168" pin="0"/><net_sink comp="1808" pin=2"/></net>

<net id="1817"><net_src comp="170" pin="0"/><net_sink comp="1808" pin=3"/></net>

<net id="1818"><net_src comp="1808" pin="4"/><net_sink comp="547" pin=4"/></net>

<net id="1825"><net_src comp="172" pin="0"/><net_sink comp="1819" pin=0"/></net>

<net id="1826"><net_src comp="1802" pin="2"/><net_sink comp="1819" pin=1"/></net>

<net id="1827"><net_src comp="138" pin="0"/><net_sink comp="1819" pin=2"/></net>

<net id="1828"><net_src comp="170" pin="0"/><net_sink comp="1819" pin=3"/></net>

<net id="1832"><net_src comp="1819" pin="4"/><net_sink comp="1829" pin=0"/></net>

<net id="1839"><net_src comp="174" pin="0"/><net_sink comp="1833" pin=0"/></net>

<net id="1840"><net_src comp="1802" pin="2"/><net_sink comp="1833" pin=1"/></net>

<net id="1841"><net_src comp="82" pin="0"/><net_sink comp="1833" pin=2"/></net>

<net id="1842"><net_src comp="170" pin="0"/><net_sink comp="1833" pin=3"/></net>

<net id="1847"><net_src comp="1833" pin="4"/><net_sink comp="1843" pin=0"/></net>

<net id="1848"><net_src comp="104" pin="0"/><net_sink comp="1843" pin=1"/></net>

<net id="1854"><net_src comp="176" pin="0"/><net_sink comp="1849" pin=0"/></net>

<net id="1855"><net_src comp="1802" pin="2"/><net_sink comp="1849" pin=1"/></net>

<net id="1856"><net_src comp="170" pin="0"/><net_sink comp="1849" pin=2"/></net>

<net id="1860"><net_src comp="1829" pin="1"/><net_sink comp="1857" pin=0"/></net>

<net id="1861"><net_src comp="1857" pin="1"/><net_sink comp="583" pin=2"/></net>

<net id="1866"><net_src comp="1819" pin="4"/><net_sink comp="1862" pin=0"/></net>

<net id="1867"><net_src comp="178" pin="0"/><net_sink comp="1862" pin=1"/></net>

<net id="1872"><net_src comp="48" pin="0"/><net_sink comp="1868" pin=0"/></net>

<net id="1873"><net_src comp="1829" pin="1"/><net_sink comp="1868" pin=1"/></net>

<net id="1877"><net_src comp="1868" pin="2"/><net_sink comp="1874" pin=0"/></net>

<net id="1881"><net_src comp="1874" pin="1"/><net_sink comp="1878" pin=0"/></net>

<net id="1882"><net_src comp="1878" pin="1"/><net_sink comp="591" pin=2"/></net>

<net id="1886"><net_src comp="511" pin="2"/><net_sink comp="1883" pin=0"/></net>

<net id="1891"><net_src comp="154" pin="0"/><net_sink comp="1887" pin=0"/></net>

<net id="1892"><net_src comp="511" pin="5"/><net_sink comp="1887" pin=1"/></net>

<net id="1896"><net_src comp="1887" pin="2"/><net_sink comp="1893" pin=0"/></net>

<net id="1905"><net_src comp="1897" pin="2"/><net_sink comp="1901" pin=0"/></net>

<net id="1906"><net_src comp="132" pin="0"/><net_sink comp="1901" pin=1"/></net>

<net id="1916"><net_src comp="1907" pin="2"/><net_sink comp="1911" pin=0"/></net>

<net id="1917"><net_src comp="1893" pin="1"/><net_sink comp="1911" pin=1"/></net>

<net id="1918"><net_src comp="1883" pin="1"/><net_sink comp="1911" pin=2"/></net>

<net id="1923"><net_src comp="1907" pin="2"/><net_sink comp="1919" pin=0"/></net>

<net id="1924"><net_src comp="1901" pin="2"/><net_sink comp="1919" pin=1"/></net>

<net id="1930"><net_src comp="182" pin="0"/><net_sink comp="1925" pin=1"/></net>

<net id="1931"><net_src comp="156" pin="0"/><net_sink comp="1925" pin=2"/></net>

<net id="1937"><net_src comp="1919" pin="2"/><net_sink comp="1932" pin=0"/></net>

<net id="1938"><net_src comp="1911" pin="3"/><net_sink comp="1932" pin=1"/></net>

<net id="1939"><net_src comp="1925" pin="3"/><net_sink comp="1932" pin=2"/></net>

<net id="1943"><net_src comp="1932" pin="3"/><net_sink comp="1940" pin=0"/></net>

<net id="1953"><net_src comp="114" pin="0"/><net_sink comp="1947" pin=0"/></net>

<net id="1954"><net_src comp="116" pin="0"/><net_sink comp="1947" pin=2"/></net>

<net id="1955"><net_src comp="118" pin="0"/><net_sink comp="1947" pin=3"/></net>

<net id="1956"><net_src comp="1947" pin="4"/><net_sink comp="346" pin=1"/></net>

<net id="1961"><net_src comp="751" pin="4"/><net_sink comp="1957" pin=0"/></net>

<net id="1962"><net_src comp="78" pin="0"/><net_sink comp="1957" pin=1"/></net>

<net id="1967"><net_src comp="44" pin="0"/><net_sink comp="1963" pin=0"/></net>

<net id="1968"><net_src comp="751" pin="4"/><net_sink comp="1963" pin=1"/></net>

<net id="1972"><net_src comp="751" pin="4"/><net_sink comp="1969" pin=0"/></net>

<net id="1976"><net_src comp="751" pin="4"/><net_sink comp="1973" pin=0"/></net>

<net id="1981"><net_src comp="1973" pin="1"/><net_sink comp="1977" pin=0"/></net>

<net id="1985"><net_src comp="1977" pin="2"/><net_sink comp="1982" pin=0"/></net>

<net id="1986"><net_src comp="1982" pin="1"/><net_sink comp="619" pin=2"/></net>

<net id="1991"><net_src comp="186" pin="0"/><net_sink comp="1987" pin=0"/></net>

<net id="1992"><net_src comp="1969" pin="1"/><net_sink comp="1987" pin=1"/></net>

<net id="1996"><net_src comp="1987" pin="2"/><net_sink comp="1993" pin=0"/></net>

<net id="1997"><net_src comp="1993" pin="1"/><net_sink comp="627" pin=2"/></net>

<net id="2001"><net_src comp="761" pin="4"/><net_sink comp="1998" pin=0"/></net>

<net id="2005"><net_src comp="346" pin="2"/><net_sink comp="2002" pin=0"/></net>

<net id="2009"><net_src comp="282" pin="2"/><net_sink comp="2006" pin=0"/></net>

<net id="2013"><net_src comp="2006" pin="1"/><net_sink comp="2010" pin=0"/></net>

<net id="2020"><net_src comp="162" pin="0"/><net_sink comp="2014" pin=0"/></net>

<net id="2021"><net_src comp="116" pin="0"/><net_sink comp="2014" pin=2"/></net>

<net id="2022"><net_src comp="164" pin="0"/><net_sink comp="2014" pin=3"/></net>

<net id="2026"><net_src comp="2014" pin="4"/><net_sink comp="2023" pin=0"/></net>

<net id="2030"><net_src comp="1998" pin="1"/><net_sink comp="2027" pin=0"/></net>

<net id="2035"><net_src comp="2023" pin="1"/><net_sink comp="2031" pin=0"/></net>

<net id="2036"><net_src comp="2027" pin="1"/><net_sink comp="2031" pin=1"/></net>

<net id="2040"><net_src comp="2031" pin="2"/><net_sink comp="2037" pin=0"/></net>

<net id="2045"><net_src comp="893" pin="1"/><net_sink comp="2041" pin=0"/></net>

<net id="2046"><net_src comp="2041" pin="2"/><net_sink comp="897" pin=1"/></net>

<net id="2051"><net_src comp="928" pin="1"/><net_sink comp="2047" pin=0"/></net>

<net id="2052"><net_src comp="2047" pin="2"/><net_sink comp="932" pin=1"/></net>

<net id="2057"><net_src comp="956" pin="1"/><net_sink comp="2053" pin=0"/></net>

<net id="2058"><net_src comp="2053" pin="2"/><net_sink comp="960" pin=1"/></net>

<net id="2063"><net_src comp="978" pin="1"/><net_sink comp="2059" pin=0"/></net>

<net id="2064"><net_src comp="2059" pin="2"/><net_sink comp="982" pin=1"/></net>

<net id="2069"><net_src comp="1161" pin="1"/><net_sink comp="2065" pin=0"/></net>

<net id="2070"><net_src comp="1153" pin="1"/><net_sink comp="2065" pin=1"/></net>

<net id="2071"><net_src comp="2065" pin="2"/><net_sink comp="1165" pin=1"/></net>

<net id="2076"><net_src comp="1211" pin="1"/><net_sink comp="2072" pin=0"/></net>

<net id="2077"><net_src comp="2072" pin="2"/><net_sink comp="1215" pin=1"/></net>

<net id="2082"><net_src comp="1260" pin="1"/><net_sink comp="2078" pin=0"/></net>

<net id="2083"><net_src comp="2078" pin="2"/><net_sink comp="1264" pin=1"/></net>

<net id="2088"><net_src comp="1288" pin="1"/><net_sink comp="2084" pin=0"/></net>

<net id="2089"><net_src comp="2084" pin="2"/><net_sink comp="1292" pin=1"/></net>

<net id="2094"><net_src comp="1768" pin="1"/><net_sink comp="2090" pin=0"/></net>

<net id="2095"><net_src comp="1772" pin="1"/><net_sink comp="2090" pin=1"/></net>

<net id="2096"><net_src comp="2090" pin="2"/><net_sink comp="1776" pin=1"/></net>

<net id="2101"><net_src comp="1785" pin="1"/><net_sink comp="2097" pin=0"/></net>

<net id="2102"><net_src comp="1789" pin="1"/><net_sink comp="2097" pin=1"/></net>

<net id="2103"><net_src comp="2097" pin="2"/><net_sink comp="1793" pin=1"/></net>

<net id="2108"><net_src comp="1944" pin="1"/><net_sink comp="2104" pin=0"/></net>

<net id="2109"><net_src comp="1940" pin="1"/><net_sink comp="2104" pin=1"/></net>

<net id="2110"><net_src comp="2104" pin="2"/><net_sink comp="1947" pin=1"/></net>

<net id="2115"><net_src comp="2002" pin="1"/><net_sink comp="2111" pin=0"/></net>

<net id="2116"><net_src comp="2010" pin="1"/><net_sink comp="2111" pin=1"/></net>

<net id="2117"><net_src comp="2111" pin="2"/><net_sink comp="2014" pin=1"/></net>

<net id="2121"><net_src comp="208" pin="2"/><net_sink comp="2118" pin=0"/></net>

<net id="2122"><net_src comp="2118" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="2126"><net_src comp="214" pin="2"/><net_sink comp="2123" pin=0"/></net>

<net id="2127"><net_src comp="2123" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="2128"><net_src comp="2123" pin="1"/><net_sink comp="995" pin=1"/></net>

<net id="2132"><net_src comp="773" pin="2"/><net_sink comp="2129" pin=0"/></net>

<net id="2133"><net_src comp="2129" pin="1"/><net_sink comp="639" pin=2"/></net>

<net id="2140"><net_src comp="790" pin="2"/><net_sink comp="2137" pin=0"/></net>

<net id="2141"><net_src comp="2137" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="2148"><net_src comp="807" pin="2"/><net_sink comp="2145" pin=0"/></net>

<net id="2149"><net_src comp="2145" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="2156"><net_src comp="824" pin="2"/><net_sink comp="2153" pin=0"/></net>

<net id="2157"><net_src comp="2153" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="2161"><net_src comp="835" pin="2"/><net_sink comp="2158" pin=0"/></net>

<net id="2165"><net_src comp="860" pin="1"/><net_sink comp="2162" pin=0"/></net>

<net id="2166"><net_src comp="2162" pin="1"/><net_sink comp="2041" pin=1"/></net>

<net id="2167"><net_src comp="2162" pin="1"/><net_sink comp="2047" pin=1"/></net>

<net id="2168"><net_src comp="2162" pin="1"/><net_sink comp="2053" pin=1"/></net>

<net id="2169"><net_src comp="2162" pin="1"/><net_sink comp="2059" pin=1"/></net>

<net id="2173"><net_src comp="864" pin="2"/><net_sink comp="2170" pin=0"/></net>

<net id="2177"><net_src comp="870" pin="2"/><net_sink comp="2174" pin=0"/></net>

<net id="2178"><net_src comp="2174" pin="1"/><net_sink comp="683" pin=2"/></net>

<net id="2182"><net_src comp="876" pin="1"/><net_sink comp="2179" pin=0"/></net>

<net id="2183"><net_src comp="2179" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="2184"><net_src comp="2179" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="2185"><net_src comp="2179" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="2186"><net_src comp="2179" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="2190"><net_src comp="275" pin="3"/><net_sink comp="2187" pin=0"/></net>

<net id="2191"><net_src comp="2187" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="2195"><net_src comp="885" pin="1"/><net_sink comp="2192" pin=0"/></net>

<net id="2196"><net_src comp="2192" pin="1"/><net_sink comp="942" pin=1"/></net>

<net id="2200"><net_src comp="294" pin="3"/><net_sink comp="2197" pin=0"/></net>

<net id="2201"><net_src comp="2197" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="2205"><net_src comp="918" pin="2"/><net_sink comp="2202" pin=0"/></net>

<net id="2206"><net_src comp="2202" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="2210"><net_src comp="309" pin="3"/><net_sink comp="2207" pin=0"/></net>

<net id="2211"><net_src comp="2207" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="2215"><net_src comp="324" pin="3"/><net_sink comp="2212" pin=0"/></net>

<net id="2216"><net_src comp="2212" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="2220"><net_src comp="1006" pin="2"/><net_sink comp="2217" pin=0"/></net>

<net id="2221"><net_src comp="2217" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="2222"><net_src comp="2217" pin="1"/><net_sink comp="1758" pin=1"/></net>

<net id="2223"><net_src comp="2217" pin="1"/><net_sink comp="1977" pin=1"/></net>

<net id="2227"><net_src comp="1030" pin="2"/><net_sink comp="2224" pin=0"/></net>

<net id="2231"><net_src comp="1036" pin="2"/><net_sink comp="2228" pin=0"/></net>

<net id="2232"><net_src comp="2228" pin="1"/><net_sink comp="695" pin=2"/></net>

<net id="2236"><net_src comp="1054" pin="3"/><net_sink comp="2233" pin=0"/></net>

<net id="2237"><net_src comp="2233" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="2238"><net_src comp="2233" pin="1"/><net_sink comp="1202" pin=1"/></net>

<net id="2242"><net_src comp="1080" pin="3"/><net_sink comp="2239" pin=0"/></net>

<net id="2243"><net_src comp="2239" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="2247"><net_src comp="1092" pin="3"/><net_sink comp="2244" pin=0"/></net>

<net id="2248"><net_src comp="2244" pin="1"/><net_sink comp="706" pin=2"/></net>

<net id="2252"><net_src comp="1108" pin="1"/><net_sink comp="2249" pin=0"/></net>

<net id="2253"><net_src comp="2249" pin="1"/><net_sink comp="1231" pin=1"/></net>

<net id="2254"><net_src comp="2249" pin="1"/><net_sink comp="1246" pin=1"/></net>

<net id="2258"><net_src comp="339" pin="3"/><net_sink comp="2255" pin=0"/></net>

<net id="2259"><net_src comp="2255" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="2263"><net_src comp="351" pin="3"/><net_sink comp="2260" pin=0"/></net>

<net id="2264"><net_src comp="2260" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="2268"><net_src comp="359" pin="3"/><net_sink comp="2265" pin=0"/></net>

<net id="2269"><net_src comp="2265" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="2273"><net_src comp="366" pin="3"/><net_sink comp="2270" pin=0"/></net>

<net id="2274"><net_src comp="2270" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="2278"><net_src comp="372" pin="3"/><net_sink comp="2275" pin=0"/></net>

<net id="2279"><net_src comp="2275" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="2283"><net_src comp="378" pin="3"/><net_sink comp="2280" pin=0"/></net>

<net id="2284"><net_src comp="2280" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="2288"><net_src comp="1147" pin="1"/><net_sink comp="2285" pin=0"/></net>

<net id="2289"><net_src comp="2285" pin="1"/><net_sink comp="1236" pin=0"/></net>

<net id="2290"><net_src comp="2285" pin="1"/><net_sink comp="1251" pin=0"/></net>

<net id="2294"><net_src comp="1153" pin="1"/><net_sink comp="2291" pin=0"/></net>

<net id="2295"><net_src comp="2291" pin="1"/><net_sink comp="2072" pin=1"/></net>

<net id="2296"><net_src comp="2291" pin="1"/><net_sink comp="2078" pin=1"/></net>

<net id="2297"><net_src comp="2291" pin="1"/><net_sink comp="2084" pin=1"/></net>

<net id="2301"><net_src comp="384" pin="3"/><net_sink comp="2298" pin=0"/></net>

<net id="2302"><net_src comp="2298" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="2306"><net_src comp="1202" pin="2"/><net_sink comp="2303" pin=0"/></net>

<net id="2307"><net_src comp="2303" pin="1"/><net_sink comp="717" pin=2"/></net>

<net id="2311"><net_src comp="392" pin="3"/><net_sink comp="2308" pin=0"/></net>

<net id="2312"><net_src comp="2308" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="2316"><net_src comp="1251" pin="2"/><net_sink comp="2313" pin=0"/></net>

<net id="2317"><net_src comp="2313" pin="1"/><net_sink comp="1280" pin=0"/></net>

<net id="2321"><net_src comp="400" pin="3"/><net_sink comp="2318" pin=0"/></net>

<net id="2322"><net_src comp="2318" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="2326"><net_src comp="1308" pin="2"/><net_sink comp="2323" pin=0"/></net>

<net id="2330"><net_src comp="1314" pin="2"/><net_sink comp="2327" pin=0"/></net>

<net id="2331"><net_src comp="2327" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="2335"><net_src comp="1320" pin="1"/><net_sink comp="2332" pin=0"/></net>

<net id="2336"><net_src comp="2332" pin="1"/><net_sink comp="1413" pin=1"/></net>

<net id="2337"><net_src comp="2332" pin="1"/><net_sink comp="1509" pin=1"/></net>

<net id="2341"><net_src comp="1324" pin="3"/><net_sink comp="2338" pin=0"/></net>

<net id="2342"><net_src comp="2338" pin="1"/><net_sink comp="1519" pin=0"/></net>

<net id="2346"><net_src comp="408" pin="3"/><net_sink comp="2343" pin=0"/></net>

<net id="2347"><net_src comp="2343" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="2351"><net_src comp="414" pin="3"/><net_sink comp="2348" pin=0"/></net>

<net id="2352"><net_src comp="2348" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="2356"><net_src comp="422" pin="3"/><net_sink comp="2353" pin=0"/></net>

<net id="2357"><net_src comp="2353" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="2361"><net_src comp="429" pin="3"/><net_sink comp="2358" pin=0"/></net>

<net id="2362"><net_src comp="2358" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="2366"><net_src comp="435" pin="3"/><net_sink comp="2363" pin=0"/></net>

<net id="2367"><net_src comp="2363" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="2371"><net_src comp="1375" pin="3"/><net_sink comp="2368" pin=0"/></net>

<net id="2372"><net_src comp="2368" pin="1"/><net_sink comp="1423" pin=0"/></net>

<net id="2373"><net_src comp="2368" pin="1"/><net_sink comp="1430" pin=1"/></net>

<net id="2377"><net_src comp="441" pin="3"/><net_sink comp="2374" pin=0"/></net>

<net id="2378"><net_src comp="2374" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="2382"><net_src comp="1388" pin="2"/><net_sink comp="2379" pin=0"/></net>

<net id="2383"><net_src comp="2379" pin="1"/><net_sink comp="1430" pin=0"/></net>

<net id="2387"><net_src comp="453" pin="3"/><net_sink comp="2384" pin=0"/></net>

<net id="2388"><net_src comp="2384" pin="1"/><net_sink comp="448" pin=3"/></net>

<net id="2392"><net_src comp="464" pin="3"/><net_sink comp="2389" pin=0"/></net>

<net id="2393"><net_src comp="2389" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="2397"><net_src comp="1471" pin="3"/><net_sink comp="2394" pin=0"/></net>

<net id="2398"><net_src comp="2394" pin="1"/><net_sink comp="1527" pin=0"/></net>

<net id="2399"><net_src comp="2394" pin="1"/><net_sink comp="1534" pin=1"/></net>

<net id="2403"><net_src comp="472" pin="3"/><net_sink comp="2400" pin=0"/></net>

<net id="2404"><net_src comp="2400" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="2408"><net_src comp="1484" pin="2"/><net_sink comp="2405" pin=0"/></net>

<net id="2409"><net_src comp="2405" pin="1"/><net_sink comp="1534" pin=0"/></net>

<net id="2413"><net_src comp="480" pin="3"/><net_sink comp="2410" pin=0"/></net>

<net id="2414"><net_src comp="2410" pin="1"/><net_sink comp="448" pin=3"/></net>

<net id="2418"><net_src comp="488" pin="3"/><net_sink comp="2415" pin=0"/></net>

<net id="2419"><net_src comp="2415" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="2423"><net_src comp="496" pin="3"/><net_sink comp="2420" pin=0"/></net>

<net id="2424"><net_src comp="2420" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="2428"><net_src comp="1561" pin="4"/><net_sink comp="2425" pin=0"/></net>

<net id="2429"><net_src comp="2425" pin="1"/><net_sink comp="1650" pin=0"/></net>

<net id="2430"><net_src comp="2425" pin="1"/><net_sink comp="1655" pin=0"/></net>

<net id="2434"><net_src comp="1575" pin="3"/><net_sink comp="2431" pin=0"/></net>

<net id="2435"><net_src comp="2431" pin="1"/><net_sink comp="1710" pin=0"/></net>

<net id="2436"><net_src comp="2431" pin="1"/><net_sink comp="1717" pin=1"/></net>

<net id="2440"><net_src comp="504" pin="3"/><net_sink comp="2437" pin=0"/></net>

<net id="2441"><net_src comp="2437" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="2445"><net_src comp="1612" pin="3"/><net_sink comp="2442" pin=0"/></net>

<net id="2446"><net_src comp="2442" pin="1"/><net_sink comp="1673" pin=0"/></net>

<net id="2447"><net_src comp="2442" pin="1"/><net_sink comp="1680" pin=1"/></net>

<net id="2451"><net_src comp="516" pin="3"/><net_sink comp="2448" pin=0"/></net>

<net id="2452"><net_src comp="2448" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="2456"><net_src comp="1625" pin="2"/><net_sink comp="2453" pin=0"/></net>

<net id="2457"><net_src comp="2453" pin="1"/><net_sink comp="1680" pin=0"/></net>

<net id="2461"><net_src comp="524" pin="3"/><net_sink comp="2458" pin=0"/></net>

<net id="2462"><net_src comp="2458" pin="1"/><net_sink comp="448" pin=3"/></net>

<net id="2466"><net_src comp="511" pin="2"/><net_sink comp="2463" pin=0"/></net>

<net id="2467"><net_src comp="2463" pin="1"/><net_sink comp="1697" pin=0"/></net>

<net id="2471"><net_src comp="1650" pin="2"/><net_sink comp="2468" pin=0"/></net>

<net id="2472"><net_src comp="2468" pin="1"/><net_sink comp="1717" pin=0"/></net>

<net id="2476"><net_src comp="532" pin="3"/><net_sink comp="2473" pin=0"/></net>

<net id="2477"><net_src comp="2473" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="2481"><net_src comp="1734" pin="2"/><net_sink comp="2478" pin=0"/></net>

<net id="2485"><net_src comp="1740" pin="2"/><net_sink comp="2482" pin=0"/></net>

<net id="2486"><net_src comp="2482" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="2490"><net_src comp="1763" pin="1"/><net_sink comp="2487" pin=0"/></net>

<net id="2491"><net_src comp="2487" pin="1"/><net_sink comp="602" pin=2"/></net>

<net id="2495"><net_src comp="540" pin="3"/><net_sink comp="2492" pin=0"/></net>

<net id="2496"><net_src comp="2492" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="2497"><net_src comp="2492" pin="1"/><net_sink comp="547" pin=3"/></net>

<net id="2501"><net_src comp="552" pin="3"/><net_sink comp="2498" pin=0"/></net>

<net id="2502"><net_src comp="2498" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="2506"><net_src comp="559" pin="3"/><net_sink comp="2503" pin=0"/></net>

<net id="2507"><net_src comp="2503" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="2511"><net_src comp="566" pin="3"/><net_sink comp="2508" pin=0"/></net>

<net id="2512"><net_src comp="2508" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="2516"><net_src comp="573" pin="3"/><net_sink comp="2513" pin=0"/></net>

<net id="2517"><net_src comp="2513" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="2521"><net_src comp="1843" pin="2"/><net_sink comp="2518" pin=0"/></net>

<net id="2522"><net_src comp="2518" pin="1"/><net_sink comp="1897" pin=1"/></net>

<net id="2523"><net_src comp="2518" pin="1"/><net_sink comp="1925" pin=0"/></net>

<net id="2527"><net_src comp="1849" pin="3"/><net_sink comp="2524" pin=0"/></net>

<net id="2528"><net_src comp="2524" pin="1"/><net_sink comp="1897" pin=0"/></net>

<net id="2529"><net_src comp="2524" pin="1"/><net_sink comp="1907" pin=1"/></net>

<net id="2533"><net_src comp="583" pin="3"/><net_sink comp="2530" pin=0"/></net>

<net id="2534"><net_src comp="2530" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="2538"><net_src comp="1862" pin="2"/><net_sink comp="2535" pin=0"/></net>

<net id="2539"><net_src comp="2535" pin="1"/><net_sink comp="1907" pin=0"/></net>

<net id="2543"><net_src comp="591" pin="3"/><net_sink comp="2540" pin=0"/></net>

<net id="2544"><net_src comp="2540" pin="1"/><net_sink comp="511" pin=3"/></net>

<net id="2548"><net_src comp="257" pin="2"/><net_sink comp="2545" pin=0"/></net>

<net id="2549"><net_src comp="2545" pin="1"/><net_sink comp="1944" pin=0"/></net>

<net id="2553"><net_src comp="610" pin="3"/><net_sink comp="2550" pin=0"/></net>

<net id="2554"><net_src comp="2550" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="2558"><net_src comp="282" pin="2"/><net_sink comp="2555" pin=0"/></net>

<net id="2559"><net_src comp="2555" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="2563"><net_src comp="1957" pin="2"/><net_sink comp="2560" pin=0"/></net>

<net id="2567"><net_src comp="1963" pin="2"/><net_sink comp="2564" pin=0"/></net>

<net id="2568"><net_src comp="2564" pin="1"/><net_sink comp="751" pin=2"/></net>

<net id="2572"><net_src comp="619" pin="3"/><net_sink comp="2569" pin=0"/></net>

<net id="2573"><net_src comp="2569" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="2577"><net_src comp="627" pin="3"/><net_sink comp="2574" pin=0"/></net>

<net id="2578"><net_src comp="2574" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="2582"><net_src comp="1998" pin="1"/><net_sink comp="2579" pin=0"/></net>

<net id="2583"><net_src comp="2579" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="2587"><net_src comp="2037" pin="1"/><net_sink comp="2584" pin=0"/></net>

<net id="2588"><net_src comp="2584" pin="1"/><net_sink comp="761" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: lstm_out | {33 }
	Port: h_state | {28 }
	Port: c_state | {27 }
 - Input state : 
	Port: lstm_n5_16s_16b : ch_ena | {1 }
	Port: lstm_n5_16s_16b : sampleinput | {1 }
	Port: lstm_n5_16s_16b : weight | {6 7 8 9 10 12 13 14 15 16 19 20 21 22 23 29 30 31 32 }
	Port: lstm_n5_16s_16b : h_state | {12 13 31 32 }
	Port: lstm_n5_16s_16b : lut_sigmoid | {20 21 22 23 24 }
	Port: lstm_n5_16s_16b : lut_tanh | {22 23 24 27 28 }
	Port: lstm_n5_16s_16b : c_state | {26 27 }
  - Chain level:
	State 1
	State 2
		indvarinc : 1
		tmp : 1
		i_state_addr : 2
		StgValue_52 : 3
		tmp_1 : 1
		StgValue_56 : 2
	State 3
		indvarinc1 : 1
		tmp_2 : 1
		f_state_addr : 2
		StgValue_62 : 3
		tmp_3 : 1
		StgValue_66 : 2
	State 4
		indvarinc2 : 1
		tmp_4 : 1
		o_state_addr : 2
		StgValue_72 : 3
		tmp_5 : 1
		StgValue_76 : 2
	State 5
		indvarinc3 : 1
		tmp_6 : 1
		g_state_addr : 2
		StgValue_82 : 3
		tmp_7 : 1
		StgValue_86 : 2
		tmp_9 : 1
		sampleinput_16b : 2
		tmp_10_cast : 3
	State 6
		exitcond5 : 1
		j_5 : 1
		StgValue_97 : 2
		tmp_10 : 1
		weight_addr : 2
		weight_load : 3
	State 7
		tmp_17 : 1
		tmp_14_cast : 2
		tmp_12 : 3
		tmp_13 : 4
		StgValue_109 : 5
		tmp_15 : 1
		tmp_16 : 2
		weight_addr_1 : 3
		weight_load_1 : 4
		tmp_26 : 1
	State 8
		tmp_20 : 1
		tmp_21_cast : 2
		tmp_18 : 3
		tmp_19 : 4
		StgValue_121 : 5
		tmp_22 : 1
		weight_addr_2 : 2
		weight_load_2 : 3
	State 9
		tmp_23 : 1
		tmp_28_cast : 2
		tmp_24 : 3
		tmp_25 : 4
		StgValue_132 : 5
		weight_addr_3 : 1
		weight_load_3 : 2
	State 10
		tmp_28 : 1
		tmp_35_cast : 2
		tmp_29 : 3
		tmp_30 : 4
		StgValue_145 : 5
		empty_25 : 1
	State 11
		p_shl1_cast : 1
		tmp_14 : 2
	State 12
		j_1_cast : 1
		p_shl : 1
		tmp_31 : 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_161 : 2
		j_6 : 1
		exitcond3 : 1
		i_mid2 : 2
		j_1_cast_mid1 : 2
		p_shl_mid1 : 2
		tmp_34_mid1 : 3
		tmp_39_cast1_mid2_v : 4
		tmp_39_cast_mid2 : 5
		tmp_35_mid2_v : 2
		tmp_35_mid2 : 3
		i_cast : 3
		i_cast2 : 3
		tmp_33 : 4
		tmp_34_cast : 5
		h_state_addr : 6
		h_state_load : 7
		tmp1 : 4
		tmp26_cast : 5
		tmp_34 : 6
		tmp_35 : 7
		weight_addr_6 : 8
		weight_load_5 : 9
		i_state_addr_2 : 4
		i_state_load_1 : 5
		f_state_addr_2 : 4
		o_state_addr_2 : 4
		g_state_addr_2 : 4
	State 13
		tmp_51_cast : 1
		tmp_39 : 1
		tmp_56_cast : 2
		tmp_42 : 3
		tmp_45 : 4
		tmp_50 : 5
		StgValue_200 : 6
		tmp2 : 1
		tmp27_cast : 2
		tmp_53 : 3
		tmp_54 : 4
		weight_addr_7 : 5
		weight_load_6 : 6
	State 14
		tmp_55 : 1
		tmp_65_cast : 2
		tmp_57 : 3
		tmp_58 : 4
		tmp_59 : 5
		StgValue_216 : 6
		tmp_60 : 1
		tmp_61 : 2
		weight_addr_8 : 3
		weight_load_7 : 4
		tmp_67 : 1
	State 15
		tmp_62 : 1
		tmp_74_cast : 2
		tmp_63 : 3
		tmp_64 : 4
		tmp_66 : 5
		StgValue_232 : 6
		weight_addr_9 : 1
		weight_load_8 : 2
	State 16
		tmp_69 : 1
		tmp_83_cast : 2
		tmp_70 : 3
		tmp_71 : 4
		tmp_72 : 5
		StgValue_247 : 6
		empty_27 : 1
	State 17
	State 18
		exitcond2 : 1
		j_9 : 1
		StgValue_254 : 2
	State 19
		i_state_addr_3 : 1
		tmp_52 : 1
		tmp_56 : 2
		weight_addr_11 : 3
		weight_load_10 : 4
		f_state_addr_4 : 1
		f_state_load_2 : 2
		o_state_addr_4 : 1
		g_state_addr_4 : 1
	State 20
		tmp_76 : 1
		tmp_65 : 2
		tmp_74 : 3
		tmp_77 : 4
		tmp_78 : 3
		tmp_79 : 5
		lut_sigmoid_addr_2 : 6
		lut_sigmoid_load_2 : 7
		tmp_80 : 4
		tmp_144_cast : 4
		tmp_81 : 5
		tmp_145_cast : 6
		tmp_82 : 7
		lut_sigmoid_addr_3 : 8
		lut_sigmoid_load_3 : 9
		tmp_85 : 1
		weight_addr_12 : 2
		weight_load_12 : 3
	State 21
		tmp_83 : 1
		sel_tmp4 : 2
		storemerge2 : 3
		storemerge2_cast : 4
		StgValue_296 : 5
		tmp_86 : 1
		tmp_87 : 2
		tmp_88 : 3
		tmp_90 : 4
		tmp_91 : 3
		tmp_93 : 5
		lut_sigmoid_addr_4 : 6
		lut_sigmoid_load_4 : 7
		tmp_97 : 4
		tmp_159_cast : 4
		tmp_99 : 5
		tmp_160_cast : 6
		tmp_101 : 7
		lut_sigmoid_addr_5 : 8
		lut_sigmoid_load_5 : 9
		tmp_106 : 1
		weight_addr_13 : 2
		weight_load_13 : 3
	State 22
		tmp_38 : 1
		weight_addr_4 : 2
		weight_load_4 : 3
		tmp_104 : 1
		sel_tmp8 : 2
		storemerge3 : 3
		storemerge3_cast : 4
		StgValue_331 : 5
		tmp_107 : 1
		tmp_108 : 2
		tmp_109 : 3
		tmp_110 : 4
		tmp_111 : 3
		tmp_112 : 5
		lut_tanh_addr_2 : 6
		lut_tanh_load_2 : 7
	State 23
		tmp_73 : 1
		tmp_41 : 2
		tmp_43 : 3
		tmp_44 : 4
		tmp_75 : 3
		tmp_46 : 5
		lut_sigmoid_addr : 6
		lut_sigmoid_load : 7
		tmp_47 : 4
		tmp_108_cast : 4
		tmp_48 : 5
		tmp_109_cast : 6
		tmp_49 : 7
		lut_sigmoid_addr_1 : 8
		lut_sigmoid_load_1 : 9
		tmp_114 : 1
		tmp_175_cast : 2
		tmp_115 : 3
		lut_tanh_addr_3 : 4
		lut_tanh_load_3 : 5
	State 24
		tmp_51 : 1
		sel_tmp : 2
		storemerge : 3
		storemerge_cast : 4
		StgValue_377 : 5
		tmp_116 : 1
		tmp_177_cast : 2
		sel_tmp7 : 3
		storemerge4 : 4
		storemerge4_cast : 5
		StgValue_386 : 6
		empty_29 : 1
	State 25
	State 26
		exitcond1 : 1
		j_8 : 1
		StgValue_393 : 2
		tmp_89 : 1
		tmp_89_cast : 1
		tmp_118 : 2
		tmp_128_cast1 : 3
		c_state_addr : 4
		c_state_load : 5
		f_state_addr_3 : 2
		f_state_load_1 : 3
		g_state_addr_3 : 2
		g_state_load_1 : 3
		i_state_addr_4 : 2
		i_state_load_2 : 3
		o_state_addr_3 : 2
		o_state_load_1 : 3
	State 27
		tmp_90_cast : 1
		tmp_91_cast : 1
		tmp_92 : 2
		tmp_93_cast : 3
		tmp_94 : 1
		tmp_95 : 1
		tmp_96 : 2
		tmp_97_cast : 3
		tmp_98 : 4
		tmp_100 : 5
		StgValue_422 : 6
		tmp_117 : 5
		tmp_103 : 6
		tmp_119 : 5
		icmp : 6
		tmp_120 : 5
		tmp_124 : 7
		lut_tanh_addr : 8
		lut_tanh_load : 9
		tmp_127 : 6
		tmp_128 : 7
		tmp_134_cast : 8
		tmp_130 : 9
		lut_tanh_addr_1 : 10
		lut_tanh_load_1 : 11
	State 28
		lut_tanh_load_cast : 1
		tmp_131 : 1
		tmp_136_cast : 2
		newSel : 3
		newSel2 : 4
		tmp_137_cast : 5
		tmp_132 : 6
		tmp_133 : 7
		StgValue_458 : 8
		empty_31 : 1
	State 29
		weight_load_9 : 1
	State 30
	State 31
		exitcond : 1
		j_7 : 1
		j_4_cast : 1
		tmp_120_cast : 1
		tmp_135 : 2
		tmp_138_cast1 : 3
		h_state_addr_2 : 4
		h_state_load_1 : 5
		tmp_122 : 2
		tmp_123 : 3
		weight_addr_10 : 4
		weight_load_11 : 5
	State 32
		lstm_output : 1
		tmp_121 : 1
		tmp_136 : 1
		tmp_125 : 2
		tmp_126 : 3
		tmp_137 : 4
		tmp_127_cast : 5
		tmp_128_cast : 2
		tmp_129 : 6
		tmp_129_cast : 7
		empty_33 : 1
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |       indvarinc_fu_773       |    0    |    0    |    11   |
|          |       indvarinc1_fu_790      |    0    |    0    |    11   |
|          |       indvarinc2_fu_807      |    0    |    0    |    11   |
|          |       indvarinc3_fu_824      |    0    |    0    |    11   |
|          |         tmp_9_fu_844         |    0    |    0    |    26   |
|          |          j_5_fu_870          |    0    |    0    |    11   |
|          |         tmp_15_fu_907        |    0    |    0    |    12   |
|          |         tmp_26_fu_918        |    0    |    0    |    15   |
|          |         tmp_21_fu_942        |    0    |    0    |    12   |
|          |        tmp_14_fu_1006        |    0    |    0    |    15   |
|          |        tmp_31_fu_1024        |    0    |    0    |    15   |
|          |  indvar_flatten_next_fu_1036 |    0    |    0    |    15   |
|          |          j_6_fu_1042         |    0    |    0    |    11   |
|          |      tmp_34_mid1_fu_1074     |    0    |    0    |    15   |
|          |        tmp_33_fu_1116        |    0    |    0    |    15   |
|          |         tmp1_fu_1126         |    0    |    0    |    15   |
|          |        tmp_34_fu_1136        |    0    |    0    |    15   |
|          |        tmp_50_fu_1174        |    0    |    0    |    23   |
|          |         tmp2_fu_1181         |    0    |    0    |    15   |
|          |        tmp_53_fu_1191        |    0    |    0    |    15   |
|          |          i_1_fu_1202         |    0    |    0    |    11   |
|    add   |        tmp_59_fu_1224        |    0    |    0    |    23   |
|          |         tmp3_fu_1231         |    0    |    0    |    16   |
|          |        tmp_60_fu_1236        |    0    |    0    |    16   |
|          |         tmp4_fu_1246         |    0    |    0    |    16   |
|          |        tmp_67_fu_1251        |    0    |    0    |    16   |
|          |        tmp_66_fu_1273        |    0    |    0    |    23   |
|          |        tmp_72_fu_1301        |    0    |    0    |    23   |
|          |          j_9_fu_1314         |    0    |    0    |    11   |
|          |        tmp_52_fu_1340        |    0    |    0    |    15   |
|          |        tmp_65_fu_1355        |    0    |    0    |    23   |
|          |        tmp_84_fu_1413        |    0    |    0    |    15   |
|          |        tmp_87_fu_1451        |    0    |    0    |    23   |
|          |        tmp_105_fu_1509       |    0    |    0    |    15   |
|          |        tmp_108_fu_1555       |    0    |    0    |    23   |
|          |        tmp_41_fu_1592        |    0    |    0    |    23   |
|          |          j_8_fu_1740         |    0    |    0    |    11   |
|          |        tmp_118_fu_1758       |    0    |    0    |    15   |
|          |        tmp_98_fu_1802        |    0    |    0    |    27   |
|          |          j_7_fu_1963         |    0    |    0    |    11   |
|          |        tmp_135_fu_1977       |    0    |    0    |    15   |
|          |        tmp_122_fu_1987       |    0    |    0    |    15   |
|          |        tmp_129_fu_2031       |    0    |    0    |    27   |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_1_fu_784         |    0    |    0    |    9    |
|          |         tmp_3_fu_801         |    0    |    0    |    9    |
|          |         tmp_5_fu_818         |    0    |    0    |    9    |
|          |         tmp_7_fu_835         |    0    |    0    |    9    |
|          |       exitcond5_fu_864       |    0    |    0    |    9    |
|          |   exitcond_flatten_fu_1030   |    0    |    0    |    11   |
|          |       exitcond3_fu_1048      |    0    |    0    |    9    |
|   icmp   |       exitcond2_fu_1308      |    0    |    0    |    9    |
|          |        tmp_80_fu_1388        |    0    |    0    |    13   |
|          |        tmp_97_fu_1484        |    0    |    0    |    13   |
|          |        tmp_47_fu_1625        |    0    |    0    |    13   |
|          |        tmp_113_fu_1650       |    0    |    0    |    13   |
|          |       exitcond1_fu_1734      |    0    |    0    |    9    |
|          |         icmp_fu_1843         |    0    |    0    |    11   |
|          |        tmp_127_fu_1862       |    0    |    0    |    13   |
|          |       exitcond_fu_1957       |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_767          |    0    |    0    |    19   |
|          |        tmp_81_fu_1398        |    0    |    0    |    18   |
|          |        tmp_99_fu_1494        |    0    |    0    |    18   |
|    sub   |        tmp_48_fu_1635        |    0    |    0    |    18   |
|          |        tmp_114_fu_1658       |    0    |    0    |    18   |
|          |        tmp_116_fu_1700       |    0    |    0    |    20   |
|          |        tmp_128_fu_1868       |    0    |    0    |    22   |
|          |        tmp_131_fu_1887       |    0    |    0    |    20   |
|----------|------------------------------|---------|---------|---------|
|          |        i_mid2_fu_1054        |    0    |    0    |    3    |
|          |  tmp_39_cast1_mid2_v_fu_1080 |    0    |    0    |    5    |
|          |     tmp_35_mid2_v_fu_1092    |    0    |    0    |    3    |
|          |       sel_tmp4_fu_1423       |    0    |    0    |    12   |
|          |      storemerge2_fu_1434     |    0    |    0    |    12   |
|          |       sel_tmp8_fu_1527       |    0    |    0    |    12   |
|  select  |      storemerge3_fu_1538     |    0    |    0    |    12   |
|          |        sel_tmp_fu_1673       |    0    |    0    |    12   |
|          |      storemerge_fu_1684      |    0    |    0    |    12   |
|          |       sel_tmp7_fu_1710       |    0    |    0    |    14   |
|          |      storemerge4_fu_1721     |    0    |    0    |    14   |
|          |        newSel_fu_1911        |    0    |    0    |    14   |
|          |        newSel1_fu_1925       |    0    |    0    |    14   |
|          |        newSel2_fu_1932       |    0    |    0    |    14   |
|----------|------------------------------|---------|---------|---------|
|          |       sel_tmp6_fu_1430       |    0    |    0    |    9    |
|          |       sel_tmp3_fu_1534       |    0    |    0    |    9    |
|    and   |       sel_tmp2_fu_1680       |    0    |    0    |    9    |
|          |       sel_tmp1_fu_1717       |    0    |    0    |    9    |
|          |       sel_tmp9_fu_1907       |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|    or    |  sel_tmp13_demorgan_fu_1897  |    0    |    0    |    9    |
|          |        or_cond_fu_1919       |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_12_fu_2041        |    1    |    0    |    0    |
|          |        tmp_18_fu_2047        |    1    |    0    |    0    |
|          |        tmp_24_fu_2053        |    1    |    0    |    0    |
|          |        tmp_29_fu_2059        |    1    |    0    |    0    |
|          |        tmp_42_fu_2065        |    1    |    0    |    0    |
|    mul   |        tmp_57_fu_2072        |    1    |    0    |    0    |
|          |        tmp_63_fu_2078        |    1    |    0    |    0    |
|          |        tmp_70_fu_2084        |    1    |    0    |    0    |
|          |        tmp_92_fu_2090        |    1    |    0    |    0    |
|          |        tmp_96_fu_2097        |    1    |    0    |    0    |
|          |        tmp_132_fu_2104       |    1    |    0    |    0    |
|          |        tmp_126_fu_2111       |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|    xor   |       sel_tmp5_fu_1901       |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|   read   | sampleinput_read_read_fu_208 |    0    |    0    |    0    |
|          |    ch_ena_read_read_fu_214   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |   StgValue_497_write_fu_220  |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_779          |    0    |    0    |    0    |
|          |         tmp_2_fu_796         |    0    |    0    |    0    |
|          |         tmp_4_fu_813         |    0    |    0    |    0    |
|          |         tmp_6_fu_830         |    0    |    0    |    0    |
|          |         tmp_10_fu_876        |    0    |    0    |    0    |
|          |        j_cast1_fu_881        |    0    |    0    |    0    |
|          |         j_cast_fu_885        |    0    |    0    |    0    |
|          |         tmp_16_fu_913        |    0    |    0    |    0    |
|          |         tmp_22_fu_947        |    0    |    0    |    0    |
|          |         tmp_27_fu_970        |    0    |    0    |    0    |
|          |       tmp_8_cast_fu_992      |    0    |    0    |    0    |
|          |      p_shl1_cast_fu_1002     |    0    |    0    |    0    |
|          |       j_1_cast_fu_1012       |    0    |    0    |    0    |
|          |     j_1_cast_mid1_fu_1062    |    0    |    0    |    0    |
|          |   tmp_39_cast_mid2_fu_1088   |    0    |    0    |    0    |
|          |      tmp_35_mid2_fu_1100     |    0    |    0    |    0    |
|          |        i_cast_fu_1108        |    0    |    0    |    0    |
|          |        i_cast2_fu_1112       |    0    |    0    |    0    |
|          |      tmp_34_cast_fu_1121     |    0    |    0    |    0    |
|          |      tmp26_cast_fu_1132      |    0    |    0    |    0    |
|          |        tmp_35_fu_1142        |    0    |    0    |    0    |
|          |   tmp_39_cast1_mid2_fu_1147  |    0    |    0    |    0    |
|          |        i_cast1_fu_1150       |    0    |    0    |    0    |
|          |      tmp27_cast_fu_1187      |    0    |    0    |    0    |
|          |        tmp_54_fu_1197        |    0    |    0    |    0    |
|          |        tmp_61_fu_1241        |    0    |    0    |    0    |
|          |        tmp_68_fu_1280        |    0    |    0    |    0    |
|   zext   |       j_2_cast_fu_1320       |    0    |    0    |    0    |
|          |        tmp_40_fu_1332        |    0    |    0    |    0    |
|          |        tmp_56_fu_1346        |    0    |    0    |    0    |
|          |        tmp_79_fu_1383        |    0    |    0    |    0    |
|          |        tmp_82_fu_1408        |    0    |    0    |    0    |
|          |        tmp_85_fu_1418        |    0    |    0    |    0    |
|          |   storemerge2_cast_fu_1442   |    0    |    0    |    0    |
|          |        tmp_93_fu_1479        |    0    |    0    |    0    |
|          |        tmp_101_fu_1504       |    0    |    0    |    0    |
|          |        tmp_106_fu_1514       |    0    |    0    |    0    |
|          |        tmp_38_fu_1522        |    0    |    0    |    0    |
|          |   storemerge3_cast_fu_1546   |    0    |    0    |    0    |
|          |        tmp_112_fu_1583       |    0    |    0    |    0    |
|          |        tmp_46_fu_1620        |    0    |    0    |    0    |
|          |        tmp_49_fu_1645        |    0    |    0    |    0    |
|          |        tmp_115_fu_1668       |    0    |    0    |    0    |
|          |    storemerge_cast_fu_1692   |    0    |    0    |    0    |
|          | lut_tanh_load_2_cast_fu_1697 |    0    |    0    |    0    |
|          |        tmp_89_fu_1746        |    0    |    0    |    0    |
|          |      tmp_89_cast_fu_1754     |    0    |    0    |    0    |
|          |     tmp_128_cast1_fu_1763    |    0    |    0    |    0    |
|          |        tmp_124_fu_1857       |    0    |    0    |    0    |
|          |        tmp_130_fu_1878       |    0    |    0    |    0    |
|          |  lut_tanh_load_cast_fu_1883  |    0    |    0    |    0    |
|          |       j_4_cast_fu_1969       |    0    |    0    |    0    |
|          |     tmp_120_cast_fu_1973     |    0    |    0    |    0    |
|          |     tmp_138_cast1_fu_1982    |    0    |    0    |    0    |
|          |        tmp_123_fu_1993       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_8_fu_841         |    0    |    0    |    0    |
|          |         tmp_17_fu_889        |    0    |    0    |    0    |
|          |         tmp_20_fu_924        |    0    |    0    |    0    |
|          |         tmp_23_fu_952        |    0    |    0    |    0    |
|          |         tmp_28_fu_974        |    0    |    0    |    0    |
|          |        tmp_39_fu_1157        |    0    |    0    |    0    |
|          |        tmp_55_fu_1207        |    0    |    0    |    0    |
|   trunc  |        tmp_62_fu_1256        |    0    |    0    |    0    |
|          |        tmp_69_fu_1284        |    0    |    0    |    0    |
|          |        tmp_76_fu_1351        |    0    |    0    |    0    |
|          |        tmp_86_fu_1447        |    0    |    0    |    0    |
|          |        tmp_107_fu_1551       |    0    |    0    |    0    |
|          |        tmp_73_fu_1588        |    0    |    0    |    0    |
|          |      lstm_output_fu_1998     |    0    |    0    |    0    |
|          |        tmp_136_fu_2006       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |    sampleinput_16b_fu_850    |    0    |    0    |    0    |
|          |         tmp_13_fu_897        |    0    |    0    |    0    |
|          |         tmp_19_fu_932        |    0    |    0    |    0    |
|          |         tmp_25_fu_960        |    0    |    0    |    0    |
|          |         tmp_30_fu_982        |    0    |    0    |    0    |
|          |        tmp_45_fu_1165        |    0    |    0    |    0    |
|          |        tmp_58_fu_1215        |    0    |    0    |    0    |
|          |        tmp_64_fu_1264        |    0    |    0    |    0    |
|          |        tmp_71_fu_1292        |    0    |    0    |    0    |
|partselect|        tmp_74_fu_1361        |    0    |    0    |    0    |
|          |        tmp_88_fu_1457        |    0    |    0    |    0    |
|          |        tmp_109_fu_1561       |    0    |    0    |    0    |
|          |        tmp_43_fu_1598        |    0    |    0    |    0    |
|          |      tmp_93_cast_fu_1776     |    0    |    0    |    0    |
|          |      tmp_97_cast_fu_1793     |    0    |    0    |    0    |
|          |        tmp_100_fu_1808       |    0    |    0    |    0    |
|          |        tmp_117_fu_1819       |    0    |    0    |    0    |
|          |        tmp_119_fu_1833       |    0    |    0    |    0    |
|          |        tmp_133_fu_1947       |    0    |    0    |    0    |
|          |        tmp_137_fu_2014       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      tmp_10_cast_fu_860      |    0    |    0    |    0    |
|          |      tmp_14_cast_fu_893      |    0    |    0    |    0    |
|          |      tmp_21_cast_fu_928      |    0    |    0    |    0    |
|          |      tmp_28_cast_fu_956      |    0    |    0    |    0    |
|          |      tmp_35_cast_fu_978      |    0    |    0    |    0    |
|          |      tmp_51_cast_fu_1153     |    0    |    0    |    0    |
|          |      tmp_56_cast_fu_1161     |    0    |    0    |    0    |
|          |      tmp_65_cast_fu_1211     |    0    |    0    |    0    |
|          |      tmp_74_cast_fu_1260     |    0    |    0    |    0    |
|          |      tmp_83_cast_fu_1288     |    0    |    0    |    0    |
|          |        tmp_77_fu_1371        |    0    |    0    |    0    |
|          |     tmp_144_cast_fu_1394     |    0    |    0    |    0    |
|          |     tmp_145_cast_fu_1404     |    0    |    0    |    0    |
|          |        tmp_90_fu_1467        |    0    |    0    |    0    |
|          |     tmp_159_cast_fu_1490     |    0    |    0    |    0    |
|          |     tmp_160_cast_fu_1500     |    0    |    0    |    0    |
|          |      tmp_41_cast_fu_1519     |    0    |    0    |    0    |
|          |        tmp_110_fu_1571       |    0    |    0    |    0    |
|          |        tmp_44_fu_1608        |    0    |    0    |    0    |
|   sext   |     tmp_108_cast_fu_1631     |    0    |    0    |    0    |
|          |     tmp_109_cast_fu_1641     |    0    |    0    |    0    |
|          |     tmp_174_cast_fu_1655     |    0    |    0    |    0    |
|          |     tmp_175_cast_fu_1664     |    0    |    0    |    0    |
|          |     tmp_177_cast_fu_1706     |    0    |    0    |    0    |
|          |   storemerge4_cast_fu_1729   |    0    |    0    |    0    |
|          |      tmp_90_cast_fu_1768     |    0    |    0    |    0    |
|          |      tmp_91_cast_fu_1772     |    0    |    0    |    0    |
|          |        tmp_94_fu_1785        |    0    |    0    |    0    |
|          |        tmp_95_fu_1789        |    0    |    0    |    0    |
|          |        tmp_103_fu_1829       |    0    |    0    |    0    |
|          |     tmp_134_cast_fu_1874     |    0    |    0    |    0    |
|          |     tmp_136_cast_fu_1893     |    0    |    0    |    0    |
|          |     tmp_137_cast_fu_1940     |    0    |    0    |    0    |
|          |     tmp_138_cast_fu_1944     |    0    |    0    |    0    |
|          |        tmp_121_fu_2002       |    0    |    0    |    0    |
|          |        tmp_125_fu_2010       |    0    |    0    |    0    |
|          |     tmp_127_cast_fu_2023     |    0    |    0    |    0    |
|          |     tmp_128_cast_fu_2027     |    0    |    0    |    0    |
|          |     tmp_129_cast_fu_2037     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_11_fu_995        |    0    |    0    |    0    |
|bitconcatenate|         p_shl_fu_1016        |    0    |    0    |    0    |
|          |      p_shl_mid1_fu_1066      |    0    |    0    |    0    |
|          |        tmp_37_fu_1324        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_78_fu_1375        |    0    |    0    |    0    |
|          |        tmp_91_fu_1471        |    0    |    0    |    0    |
| bitselect|        tmp_111_fu_1575       |    0    |    0    |    0    |
|          |        tmp_75_fu_1612        |    0    |    0    |    0    |
|          |        tmp_120_fu_1849       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    12   |    0    |   1248  |
|----------|------------------------------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  c_state  |    1   |    0   |    0   |
|  f_state  |    0   |   32   |    2   |
|  g_state  |    0   |   32   |    2   |
|  h_state  |    1   |    0   |    0   |
|  i_state  |    0   |   32   |    2   |
|lut_sigmoid|    1   |    0   |    0   |
|  lut_tanh |    1   |    0   |    0   |
|  o_state  |    0   |   32   |    2   |
+-----------+--------+--------+--------+
|   Total   |    4   |   128  |    8   |
+-----------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|    c_state_addr_reg_2492   |    7   |
|    ch_ena_read_reg_2123    |    4   |
|     exitcond1_reg_2478     |    1   |
|     exitcond2_reg_2323     |    1   |
|     exitcond5_reg_2170     |    1   |
|  exitcond_flatten_reg_2224 |    1   |
|      exitcond_reg_2560     |    1   |
|   f_state_addr_2_reg_2270  |    3   |
|   f_state_addr_3_reg_2498  |    3   |
|   f_state_addr_4_reg_2353  |    3   |
|   g_state_addr_2_reg_2280  |    3   |
|   g_state_addr_3_reg_2503  |    3   |
|   g_state_addr_4_reg_2363  |    3   |
|   h_state_addr_2_reg_2569  |    7   |
|    h_state_addr_reg_2255   |    7   |
|        i_1_reg_2303        |    3   |
|       i_cast_reg_2249      |    7   |
|       i_mid2_reg_2233      |    3   |
|          i_reg_713         |    3   |
|   i_state_addr_2_reg_2265  |    3   |
|   i_state_addr_3_reg_2343  |    3   |
|   i_state_addr_4_reg_2508  |    3   |
|        icmp_reg_2518       |    1   |
|indvar_flatten_next_reg_2228|    5   |
|   indvar_flatten_reg_691   |    5   |
|     indvarinc1_reg_2137    |    3   |
|     indvarinc2_reg_2145    |    3   |
|     indvarinc3_reg_2153    |    3   |
|     indvarinc_reg_2129     |    3   |
|       invdar1_reg_646      |    3   |
|       invdar2_reg_657      |    3   |
|       invdar3_reg_668      |    3   |
|       invdar_reg_635       |    3   |
|         j_1_reg_702        |    3   |
|      j_2_cast_reg_2332     |    8   |
|         j_2_reg_724        |    3   |
|         j_3_reg_736        |    3   |
|         j_4_reg_747        |    3   |
|        j_5_reg_2174        |    3   |
|        j_7_reg_2564        |    3   |
|        j_8_reg_2482        |    3   |
|        j_9_reg_2327        |    3   |
|       j_cast_reg_2192      |    4   |
|          j_reg_679         |    3   |
|  lstm_output_0_in_reg_758  |   32   |
|    lstm_output_reg_2579    |   16   |
| lut_sigmoid_addr_1_reg_2458|   10   |
| lut_sigmoid_addr_2_reg_2374|   10   |
| lut_sigmoid_addr_3_reg_2384|   10   |
| lut_sigmoid_addr_4_reg_2400|   10   |
| lut_sigmoid_addr_5_reg_2410|   10   |
|  lut_sigmoid_addr_reg_2448 |   10   |
|  lut_tanh_addr_1_reg_2540  |   10   |
|  lut_tanh_addr_2_reg_2437  |   10   |
|  lut_tanh_addr_3_reg_2473  |   10   |
|   lut_tanh_addr_reg_2530   |   10   |
|  lut_tanh_load_2_reg_2463  |   13   |
|   o_state_addr_2_reg_2275  |    3   |
|   o_state_addr_3_reg_2513  |    3   |
|   o_state_addr_4_reg_2358  |    3   |
|   o_state_load_1_reg_2545  |   16   |
|  sampleinput_read_reg_2118 |   24   |
|      tmp_109_reg_2425      |   11   |
|    tmp_10_cast_reg_2162    |   31   |
|       tmp_10_reg_2179      |   64   |
|      tmp_111_reg_2431      |    1   |
|      tmp_113_reg_2468      |    1   |
|      tmp_120_reg_2524      |    1   |
|      tmp_127_reg_2535      |    1   |
|   tmp_128_cast1_reg_2487   |   64   |
|    tmp_129_cast_reg_2584   |   32   |
|       tmp_14_reg_2217      |    7   |
|       tmp_26_reg_2202      |    5   |
|   tmp_35_mid2_v_reg_2244   |    3   |
|       tmp_37_reg_2338      |    4   |
| tmp_39_cast1_mid2_reg_2285 |    7   |
|tmp_39_cast1_mid2_v_reg_2239|    5   |
|       tmp_47_reg_2453      |    1   |
|    tmp_51_cast_reg_2291    |   28   |
|       tmp_67_reg_2313      |    7   |
|       tmp_75_reg_2442      |    1   |
|       tmp_78_reg_2368      |    1   |
|       tmp_7_reg_2158       |    1   |
|       tmp_80_reg_2379      |    1   |
|       tmp_91_reg_2394      |    1   |
|       tmp_97_reg_2405      |    1   |
|   weight_addr_10_reg_2574  |    8   |
|   weight_addr_11_reg_2348  |    8   |
|   weight_addr_12_reg_2389  |    8   |
|   weight_addr_13_reg_2415  |    8   |
|   weight_addr_1_reg_2197   |    8   |
|   weight_addr_2_reg_2207   |    8   |
|   weight_addr_3_reg_2212   |    8   |
|   weight_addr_4_reg_2420   |    8   |
|   weight_addr_5_reg_2550   |    8   |
|   weight_addr_6_reg_2260   |    8   |
|   weight_addr_7_reg_2298   |    8   |
|   weight_addr_8_reg_2308   |    8   |
|   weight_addr_9_reg_2318   |    8   |
|    weight_addr_reg_2187    |    8   |
|   weight_load_9_reg_2555   |   32   |
+----------------------------+--------+
|            Total           |   780  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_233 |  p0  |   7  |   3  |   21   ||    38   |
| grp_access_fu_233 |  p1  |   4  |  16  |   64   ||    21   |
| grp_access_fu_245 |  p0  |   7  |   3  |   21   ||    38   |
| grp_access_fu_245 |  p1  |   4  |  16  |   64   ||    21   |
| grp_access_fu_257 |  p0  |   6  |   3  |   18   ||    33   |
| grp_access_fu_257 |  p1  |   4  |  16  |   64   ||    21   |
| grp_access_fu_269 |  p0  |   6  |   3  |   18   ||    33   |
| grp_access_fu_269 |  p1  |   4  |  16  |   64   ||    21   |
| grp_access_fu_282 |  p0  |  28  |   8  |   224  ||   129   |
| grp_access_fu_346 |  p0  |   5  |   7  |   35   ||    27   |
| grp_access_fu_448 |  p0  |   6  |  10  |   60   ||    33   |
| grp_access_fu_448 |  p3  |   6  |  10  |   60   ||    33   |
| grp_access_fu_511 |  p0  |   6  |  10  |   60   ||    33   |
| grp_access_fu_511 |  p3  |   2  |  10  |   20   ||    9    |
| grp_access_fu_547 |  p0  |   2  |   7  |   14   ||    9    |
|     j_reg_679     |  p0  |   2  |   3  |    6   ||    9    |
|    j_2_reg_724    |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   819  || 11.4638 ||   517   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   12   |    -   |    0   |  1248  |
|   Memory  |    4   |    -   |    -   |   128  |    8   |
|Multiplexer|    -   |    -   |   11   |    -   |   517  |
|  Register |    -   |    -   |    -   |   780  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |   12   |   11   |   908  |  1773  |
+-----------+--------+--------+--------+--------+--------+
