0.7
2020.2
May  7 2023
15:10:42
/home/lucas/Desktop/fpga/adder4bit/lab_1.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
/home/lucas/Desktop/fpga/adder4bit/lab_1.srcs/sources_1/new/adder4.sv,1694559693,systemVerilog,,/home/lucas/Desktop/fpga/adder4bit/lab_1.srcs/sources_1/new/adder4_tb.v,,adder4,,uvm,,,,,,
/home/lucas/Desktop/fpga/adder4bit/lab_1.srcs/sources_1/new/adder4_tb.v,1694560339,systemVerilog,,,,adder4_tb,,uvm,,,,,,
