CONTENTS OF DAY 3 AND THEIR SCREENSHOTS

https://github.com/Vigneshr2106/ADVANCED-PHYSICAL-DESIGN-USING-OPENLANE-BY-VIGNESH/issues/3#issue-2216598162

SCREENSHOTS OF DAY3 THEORY AND LAB ARE IN THE ABOVE LINK

CONTENTS ARE AS FOLLOWS

DAY 3: Design Library Cell Using Magic Layout and NGSPICE characterisation

Labs for CMOS Inverter NGSPICE Simulations

IO Placer Revision

SPICE Deck Creation For CMOS Inverter

SPICE Simulation Lab for CMOS Inverter

Switching Threshhold Vm

Static and Dynamic Simulation of CMOS Inverter

Lab Steps to GitClone VSDSTD Cell Design

Inception of Layout Â CMOS Fabrication Process

Create Active Regions

Formation of N and P well

Formation of Gate Terminal

Lightly Doped Drain [LDD] Formation

Source Â Drain Formation

Local Interconnect Formation

Higher Level Metal Formation

Lab Introduction to SKY130 Basic Layers Layout and LEF using Inverter

Lab Steps to Create STD Cell Layout and Extract SPICE Netlist

SKY130 Tech File Labs

Lab Steps To Create Final SPICE deck using SKY130 tech

Lab Steps to Characterise Inverter using SKY130 Model Files

Lab Introduction to SKY130 PDKs And Steps to Download Labs

Lab Introduction to Magic Tool Options and DRC Rules

Lab Introduction to Magic and Steps to Load SKY130 Tech Rules

Lab Excercise to Fix poly.9 error in SKY130 Tech-File

Lab Excercise to Implement Poly-Resistor Spacing to Diff and Tap
