begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/* Print instructions for the Motorola 88000, for GDB and GNU Binutils.    Copyright 1986, 1987, 1988, 1989, 1990, 1991, 1993, 1998, 2000, 2001    Free Software Foundation, Inc.    Contributed by Data General Corporation, November 1989.    Partially derived from an earlier printcmd.c.  This file is part of GDB and the GNU Binutils.  This program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2 of the License, or (at your option) any later version.  This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for more details.  You should have received a copy of the GNU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.  */
end_comment

begin_include
include|#
directive|include
file|"sysdep.h"
end_include

begin_include
include|#
directive|include
file|"dis-asm.h"
end_include

begin_include
include|#
directive|include
file|"opcode/m88k.h"
end_include

begin_include
include|#
directive|include
file|"opintl.h"
end_include

begin_include
include|#
directive|include
file|"libiberty.h"
end_include

begin_typedef
typedef|typedef
struct|struct
name|HASHTAB
block|{
specifier|const
name|INSTAB
modifier|*
name|instr
decl_stmt|;
name|struct
name|HASHTAB
modifier|*
name|next
decl_stmt|;
block|}
name|HASHTAB
typedef|;
end_typedef

begin_comment
comment|/* Opcode     Mnemonic       Op 1 Spec     Op 2 Spec    Op 3 Spec         Simflags             Next  */
end_comment

begin_decl_stmt
specifier|const
name|INSTAB
name|instructions
index|[]
init|=
block|{
block|{
literal|0xf400c800
block|,
literal|"jsr         "
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
name|NO_OPERAND
block|,
name|NO_OPERAND
block|,
block|{
literal|2
block|,
literal|2
block|,
name|NA
block|,
name|JSR
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf400cc00
block|,
literal|"jsr.n       "
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
name|NO_OPERAND
block|,
name|NO_OPERAND
block|,
block|{
literal|1
block|,
literal|1
block|,
name|NA
block|,
name|JSR
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf400c000
block|,
literal|"jmp         "
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
name|NO_OPERAND
block|,
name|NO_OPERAND
block|,
block|{
literal|2
block|,
literal|2
block|,
name|NA
block|,
name|JMP
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf400c400
block|,
literal|"jmp.n       "
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
name|NO_OPERAND
block|,
name|NO_OPERAND
block|,
block|{
literal|1
block|,
literal|1
block|,
name|NA
block|,
name|JMP
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xc8000000
block|,
literal|"bsr         "
block|,
block|{
literal|0
block|,
literal|26
block|,
name|PCREL
block|}
block|,
name|NO_OPERAND
block|,
name|NO_OPERAND
block|,
block|{
literal|2
block|,
literal|2
block|,
name|NA
block|,
name|BSR
block|,
name|i26bit
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xcc000000
block|,
literal|"bsr.n       "
block|,
block|{
literal|0
block|,
literal|26
block|,
name|PCREL
block|}
block|,
name|NO_OPERAND
block|,
name|NO_OPERAND
block|,
block|{
literal|1
block|,
literal|1
block|,
name|NA
block|,
name|BSR
block|,
name|i26bit
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xc0000000
block|,
literal|"br          "
block|,
block|{
literal|0
block|,
literal|26
block|,
name|PCREL
block|}
block|,
name|NO_OPERAND
block|,
name|NO_OPERAND
block|,
block|{
literal|2
block|,
literal|2
block|,
name|NA
block|,
name|BR
block|,
name|i26bit
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xc4000000
block|,
literal|"br.n        "
block|,
block|{
literal|0
block|,
literal|26
block|,
name|PCREL
block|}
block|,
name|NO_OPERAND
block|,
name|NO_OPERAND
block|,
block|{
literal|1
block|,
literal|1
block|,
name|NA
block|,
name|BR
block|,
name|i26bit
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xd0000000
block|,
literal|"bb0         "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|HEX
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|16
block|,
name|PCREL
block|}
block|,
block|{
literal|2
block|,
literal|2
block|,
name|NA
block|,
name|BB0
block|,
name|i16bit
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xd4000000
block|,
literal|"bb0.n       "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|HEX
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|16
block|,
name|PCREL
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|NA
block|,
name|BB0
block|,
name|i16bit
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xd8000000
block|,
literal|"bb1         "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|HEX
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|16
block|,
name|PCREL
block|}
block|,
block|{
literal|2
block|,
literal|2
block|,
name|NA
block|,
name|BB1
block|,
name|i16bit
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xdc000000
block|,
literal|"bb1.n       "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|HEX
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|16
block|,
name|PCREL
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|NA
block|,
name|BB1
block|,
name|i16bit
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf000d000
block|,
literal|"tb0         "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|HEX
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|10
block|,
name|HEX
block|}
block|,
block|{
literal|2
block|,
literal|2
block|,
name|NA
block|,
name|TB0
block|,
name|i10bit
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf000d800
block|,
literal|"tb1         "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|HEX
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|10
block|,
name|HEX
block|}
block|,
block|{
literal|2
block|,
literal|2
block|,
name|NA
block|,
name|TB1
block|,
name|i10bit
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xe8000000
block|,
literal|"bcnd        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|CONDMASK
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|16
block|,
name|PCREL
block|}
block|,
block|{
literal|2
block|,
literal|2
block|,
name|NA
block|,
name|BCND
block|,
name|i16bit
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xec000000
block|,
literal|"bcnd.n      "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|CONDMASK
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|16
block|,
name|PCREL
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|NA
block|,
name|BCND
block|,
name|i16bit
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf000e800
block|,
literal|"tcnd        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|CONDMASK
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|10
block|,
name|HEX
block|}
block|,
block|{
literal|2
block|,
literal|2
block|,
name|NA
block|,
name|TCND
block|,
name|i10bit
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf8000000
block|,
literal|"tbnd        "
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|16
block|,
name|HEX
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|2
block|,
literal|2
block|,
name|NA
block|,
name|TBND
block|,
name|i10bit
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf400f800
block|,
literal|"tbnd        "
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|2
block|,
literal|2
block|,
name|NA
block|,
name|TBND
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf400fc00
block|,
literal|"rte         "
block|,
name|NO_OPERAND
block|,
name|NO_OPERAND
block|,
name|NO_OPERAND
block|,
block|{
literal|2
block|,
literal|2
block|,
name|NA
block|,
name|RTE
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x1c000000
block|,
literal|"ld.b        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|16
block|,
name|HEX
block|}
block|,
block|{
literal|3
block|,
literal|1
block|,
name|PMEM
block|,
name|LDB
block|,
name|i16bit
block|,
literal|1
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4001c00
block|,
literal|"ld.b        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|3
block|,
literal|1
block|,
name|PMEM
block|,
name|LDB
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x0c000000
block|,
literal|"ld.bu       "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|16
block|,
name|HEX
block|}
block|,
block|{
literal|3
block|,
literal|1
block|,
name|PMEM
block|,
name|LDBU
block|,
name|i16bit
block|,
literal|1
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4000c00
block|,
literal|"ld.bu       "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|3
block|,
literal|1
block|,
name|PMEM
block|,
name|LDBU
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x18000000
block|,
literal|"ld.h        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|16
block|,
name|HEX
block|}
block|,
block|{
literal|3
block|,
literal|1
block|,
name|PMEM
block|,
name|LDH
block|,
name|i16bit
block|,
literal|1
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4001800
block|,
literal|"ld.h        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|3
block|,
literal|1
block|,
name|PMEM
block|,
name|LDH
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4001a00
block|,
literal|"ld.h        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REGSC
block|}
block|,
block|{
literal|3
block|,
literal|1
block|,
name|PMEM
block|,
name|LDH
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|}
block|}
block|,
block|{
literal|0x08000000
block|,
literal|"ld.hu       "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|16
block|,
name|HEX
block|}
block|,
block|{
literal|3
block|,
literal|1
block|,
name|PMEM
block|,
name|LDHU
block|,
name|i16bit
block|,
literal|1
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4000800
block|,
literal|"ld.hu       "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|3
block|,
literal|1
block|,
name|PMEM
block|,
name|LDHU
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4000a00
block|,
literal|"ld.hu       "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REGSC
block|}
block|,
block|{
literal|3
block|,
literal|1
block|,
name|PMEM
block|,
name|LDHU
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|}
block|}
block|,
block|{
literal|0x14000000
block|,
literal|"ld          "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|16
block|,
name|HEX
block|}
block|,
block|{
literal|3
block|,
literal|1
block|,
name|PMEM
block|,
name|LD
block|,
name|i16bit
block|,
literal|1
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4001400
block|,
literal|"ld          "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|3
block|,
literal|1
block|,
name|PMEM
block|,
name|LD
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4001600
block|,
literal|"ld          "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REGSC
block|}
block|,
block|{
literal|3
block|,
literal|1
block|,
name|PMEM
block|,
name|LD
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|}
block|}
block|,
block|{
literal|0x10000000
block|,
literal|"ld.d        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|16
block|,
name|HEX
block|}
block|,
block|{
literal|3
block|,
literal|1
block|,
name|PMEM
block|,
name|LDD
block|,
name|i16bit
block|,
literal|1
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4001000
block|,
literal|"ld.d        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|3
block|,
literal|1
block|,
name|PMEM
block|,
name|LDD
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4001200
block|,
literal|"ld.d        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REGSC
block|}
block|,
block|{
literal|3
block|,
literal|1
block|,
name|PMEM
block|,
name|LDD
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|}
block|}
block|,
block|{
literal|0xf4001500
block|,
literal|"ld.usr      "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|3
block|,
literal|1
block|,
name|PMEM
block|,
name|LD
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4001700
block|,
literal|"ld.usr      "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REGSC
block|}
block|,
block|{
literal|3
block|,
literal|1
block|,
name|PMEM
block|,
name|LD
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|}
block|}
block|,
block|{
literal|0x2c000000
block|,
literal|"st.b        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|16
block|,
name|HEX
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|NA
block|,
name|STB
block|,
name|i16bit
block|,
literal|1
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4002c00
block|,
literal|"st.b        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|NA
block|,
name|STB
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x28000000
block|,
literal|"st.h        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|16
block|,
name|HEX
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|NA
block|,
name|STH
block|,
name|i16bit
block|,
literal|1
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4002800
block|,
literal|"st.h        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|NA
block|,
name|STH
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4002a00
block|,
literal|"st.h        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REGSC
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|NA
block|,
name|STH
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|}
block|}
block|,
block|{
literal|0x24000000
block|,
literal|"st          "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|16
block|,
name|HEX
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|NA
block|,
name|ST
block|,
name|i16bit
block|,
literal|1
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4002400
block|,
literal|"st          "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|NA
block|,
name|ST
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4002600
block|,
literal|"st          "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REGSC
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|NA
block|,
name|ST
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|}
block|}
block|,
block|{
literal|0x20000000
block|,
literal|"st.d        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|16
block|,
name|HEX
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|NA
block|,
name|STD
block|,
name|i16bit
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4002000
block|,
literal|"st.d        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|NA
block|,
name|STD
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4002200
block|,
literal|"st.d        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REGSC
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|NA
block|,
name|STD
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|}
block|}
block|,
block|{
literal|0xf4002500
block|,
literal|"st.usr      "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|NA
block|,
name|ST
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4002700
block|,
literal|"st.usr      "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REGSC
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|NA
block|,
name|ST
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|}
block|}
block|,
comment|/*  m88100 only:   {0x00000000,"xmem.bu     ",{21,5,REG}  ,{16,5,REG}   ,{0,16,HEX}, {3,1,PMEM,XMEMBU ,i16bit,1,1,1,0,0,0,1,0,0,0,0} },  */
block|{
literal|0xf4000000
block|,
literal|"xmem.bu     "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|3
block|,
literal|1
block|,
name|PMEM
block|,
name|XMEM
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
comment|/*  m88100 only:   {0x04000000,"xmem        ",{21,5,REG}  ,{16,5,REG}   ,{0,16,HEX}, {3,1,PMEM,XMEM   ,i16bit,1,1,1,0,0,0,1,0,0,0,0} },  */
block|{
literal|0xf4000400
block|,
literal|"xmem        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|3
block|,
literal|1
block|,
name|PMEM
block|,
name|XMEM
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4000600
block|,
literal|"xmem        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REGSC
block|}
block|,
block|{
literal|3
block|,
literal|1
block|,
name|PMEM
block|,
name|XMEM
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|}
block|}
block|,
block|{
literal|0xf4000500
block|,
literal|"xmem.usr    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|3
block|,
literal|1
block|,
name|PMEM
block|,
name|XMEM
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4000700
block|,
literal|"xmem.usr    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REGSC
block|}
block|,
block|{
literal|3
block|,
literal|1
block|,
name|PMEM
block|,
name|XMEM
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|}
block|}
block|,
comment|/* m88100 only:   {0xf4003e00,"lda.b       ",{21,5,REG}  ,{16,5,REG}   ,{0,5,REGSC},{1,1,PINT,LDAH,        0,1,1,1,0,0,0,0,0,0,0,1} },  */
block|{
literal|0xf4003e00
block|,
literal|"lda.x       "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REGSC
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|LDAH
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|}
block|}
block|,
block|{
literal|0xf4003a00
block|,
literal|"lda.h       "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REGSC
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|LDAH
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|}
block|}
block|,
block|{
literal|0xf4003600
block|,
literal|"lda         "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REGSC
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|LDA
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|}
block|}
block|,
block|{
literal|0xf4003200
block|,
literal|"lda.d       "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REGSC
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|LDAD
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|}
block|}
block|,
block|{
literal|0x80004000
block|,
literal|"ldcr        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|5
block|,
literal|6
block|,
name|CRREG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|LDCR
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x80008000
block|,
literal|"stcr        "
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|5
block|,
literal|6
block|,
name|CRREG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|STCR
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8000c000
block|,
literal|"xcr         "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|5
block|,
literal|6
block|,
name|CRREG
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|XCR
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4006000
block|,
literal|"addu        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|ADDU
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4006200
block|,
literal|"addu.ci     "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|ADDU
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4006100
block|,
literal|"addu.co     "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|ADDU
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4006300
block|,
literal|"addu.cio    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|ADDU
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4006400
block|,
literal|"subu        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|SUBU
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4006600
block|,
literal|"subu.ci     "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|SUBU
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4006500
block|,
literal|"subu.co     "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|SUBU
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4006700
block|,
literal|"subu.cio    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|SUBU
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4006800
block|,
literal|"divu        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|32
block|,
literal|32
block|,
name|PINT
block|,
name|DIVU
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4006900
block|,
literal|"divu.d      "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|}
block|,
block|{
literal|0xf4006e00
block|,
literal|"muls        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,}
block|}
block|,
block|{
literal|0xf4006c00
block|,
literal|"mulu        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|1
block|,
literal|4
block|,
name|PINT
block|,
name|MUL
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4007000
block|,
literal|"add         "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|ADD
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4007200
block|,
literal|"add.ci      "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|ADD
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4007100
block|,
literal|"add.co      "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|ADD
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4007300
block|,
literal|"add.cio     "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|ADD
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4007400
block|,
literal|"sub         "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|SUB
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4007600
block|,
literal|"sub.ci      "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|SUB
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4007500
block|,
literal|"sub.co      "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|SUB
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4007700
block|,
literal|"sub.cio     "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|SUB
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4007800
block|,
literal|"divs        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|32
block|,
literal|32
block|,
name|PINT
block|,
name|DIV
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4007c00
block|,
literal|"cmp         "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|CMP
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x60000000
block|,
literal|"addu        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|16
block|,
name|HEX
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|ADDU
block|,
name|i16bit
block|,
literal|1
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x64000000
block|,
literal|"subu        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|16
block|,
name|HEX
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|SUBU
block|,
name|i16bit
block|,
literal|1
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x68000000
block|,
literal|"divu        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|16
block|,
name|HEX
block|}
block|,
block|{
literal|32
block|,
literal|32
block|,
name|PINT
block|,
name|DIVU
block|,
name|i16bit
block|,
literal|1
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x6c000000
block|,
literal|"mulu        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|16
block|,
name|HEX
block|}
block|,
block|{
literal|4
block|,
literal|1
block|,
name|PINT
block|,
name|MUL
block|,
name|i16bit
block|,
literal|1
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x70000000
block|,
literal|"add         "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|16
block|,
name|HEX
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|ADD
block|,
name|i16bit
block|,
literal|1
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x74000000
block|,
literal|"sub         "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|16
block|,
name|HEX
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|SUB
block|,
name|i16bit
block|,
literal|1
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x78000000
block|,
literal|"divs        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|16
block|,
name|HEX
block|}
block|,
block|{
literal|32
block|,
literal|32
block|,
name|PINT
block|,
name|DIV
block|,
name|i16bit
block|,
literal|1
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x7c000000
block|,
literal|"cmp         "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|16
block|,
name|HEX
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|CMP
block|,
name|i16bit
block|,
literal|1
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4004000
block|,
literal|"and         "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|AND_
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4004400
block|,
literal|"and.c       "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|AND_
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4005800
block|,
literal|"or          "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|OR
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4005c00
block|,
literal|"or.c        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|OR
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4005000
block|,
literal|"xor         "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|XOR
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4005400
block|,
literal|"xor.c       "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|XOR
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x40000000
block|,
literal|"and         "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|16
block|,
name|HEX
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|AND_
block|,
name|i16bit
block|,
literal|1
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x44000000
block|,
literal|"and.u       "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|16
block|,
name|HEX
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|AND_
block|,
name|i16bit
block|,
literal|1
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x58000000
block|,
literal|"or          "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|16
block|,
name|HEX
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|OR
block|,
name|i16bit
block|,
literal|1
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x5c000000
block|,
literal|"or.u        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|16
block|,
name|HEX
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|OR
block|,
name|i16bit
block|,
literal|1
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x50000000
block|,
literal|"xor         "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|16
block|,
name|HEX
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|XOR
block|,
name|i16bit
block|,
literal|1
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x54000000
block|,
literal|"xor.u       "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|16
block|,
name|HEX
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|XOR
block|,
name|i16bit
block|,
literal|1
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x48000000
block|,
literal|"mask        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|16
block|,
name|HEX
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|MASK
block|,
name|i16bit
block|,
literal|1
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x4c000000
block|,
literal|"mask.u      "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|16
block|,
name|HEX
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|MASK
block|,
name|i16bit
block|,
literal|1
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf400ec00
block|,
literal|"ff0         "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|FF0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf400e800
block|,
literal|"ff1         "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|FF1
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf0008000
block|,
literal|"clr         "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|10
block|,
name|BF
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|CLR
block|,
name|i10bit
block|,
literal|1
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf0008800
block|,
literal|"set         "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|10
block|,
name|BF
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|SET
block|,
name|i10bit
block|,
literal|1
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf0009000
block|,
literal|"ext         "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|10
block|,
name|BF
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|EXT
block|,
name|i10bit
block|,
literal|1
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf0009800
block|,
literal|"extu        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|10
block|,
name|BF
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|EXTU
block|,
name|i10bit
block|,
literal|1
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf000a000
block|,
literal|"mak         "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|10
block|,
name|BF
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|MAK
block|,
name|i10bit
block|,
literal|1
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf000a800
block|,
literal|"rot         "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|10
block|,
name|BF
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|ROT
block|,
name|i10bit
block|,
literal|1
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4008000
block|,
literal|"clr         "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|CLR
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4008800
block|,
literal|"set         "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|SET
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4009000
block|,
literal|"ext         "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|EXT
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4009800
block|,
literal|"extu        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|EXTU
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf400a000
block|,
literal|"mak         "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|MAK
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf400a800
block|,
literal|"rot         "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PINT
block|,
name|ROT
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84002800
block|,
literal|"fadd.sss    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|5
block|,
literal|1
block|,
name|PFLT
block|,
name|FADD
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84002880
block|,
literal|"fadd.ssd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|6
block|,
literal|2
block|,
name|PFLT
block|,
name|FADD
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84002a00
block|,
literal|"fadd.sds    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|6
block|,
literal|2
block|,
name|PFLT
block|,
name|FADD
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84002a80
block|,
literal|"fadd.sdd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|6
block|,
literal|2
block|,
name|PFLT
block|,
name|FADD
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84002820
block|,
literal|"fadd.dss    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|6
block|,
literal|2
block|,
name|PFLT
block|,
name|FADD
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x840028a0
block|,
literal|"fadd.dsd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|6
block|,
literal|2
block|,
name|PFLT
block|,
name|FADD
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84002a20
block|,
literal|"fadd.dds    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|6
block|,
literal|2
block|,
name|PFLT
block|,
name|FADD
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84002aa0
block|,
literal|"fadd.ddd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|6
block|,
literal|2
block|,
name|PFLT
block|,
name|FADD
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84003000
block|,
literal|"fsub.sss    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|5
block|,
literal|1
block|,
name|PFLT
block|,
name|FSUB
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84003080
block|,
literal|"fsub.ssd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|6
block|,
literal|2
block|,
name|PFLT
block|,
name|FSUB
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84003200
block|,
literal|"fsub.sds    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|6
block|,
literal|2
block|,
name|PFLT
block|,
name|FSUB
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84003280
block|,
literal|"fsub.sdd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|6
block|,
literal|2
block|,
name|PFLT
block|,
name|FSUB
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84003020
block|,
literal|"fsub.dss    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|6
block|,
literal|2
block|,
name|PFLT
block|,
name|FSUB
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x840030a0
block|,
literal|"fsub.dsd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|6
block|,
literal|2
block|,
name|PFLT
block|,
name|FSUB
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84003220
block|,
literal|"fsub.dds    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|6
block|,
literal|2
block|,
name|PFLT
block|,
name|FSUB
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x840032a0
block|,
literal|"fsub.ddd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|6
block|,
literal|2
block|,
name|PFLT
block|,
name|FSUB
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84000000
block|,
literal|"fmul.sss    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|6
block|,
literal|1
block|,
name|PFLT
block|,
name|FMUL
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84000080
block|,
literal|"fmul.ssd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|9
block|,
literal|2
block|,
name|PFLT
block|,
name|FMUL
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84000200
block|,
literal|"fmul.sds    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|9
block|,
literal|2
block|,
name|PFLT
block|,
name|FMUL
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84000280
block|,
literal|"fmul.sdd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|9
block|,
literal|2
block|,
name|PFLT
block|,
name|FMUL
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84000020
block|,
literal|"fmul.dss    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|9
block|,
literal|2
block|,
name|PFLT
block|,
name|FMUL
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x840000a0
block|,
literal|"fmul.dsd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|9
block|,
literal|2
block|,
name|PFLT
block|,
name|FMUL
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84000220
block|,
literal|"fmul.dds    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|9
block|,
literal|2
block|,
name|PFLT
block|,
name|FMUL
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x840002a0
block|,
literal|"fmul.ddd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|9
block|,
literal|2
block|,
name|PFLT
block|,
name|FMUL
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84007000
block|,
literal|"fdiv.sss    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|30
block|,
literal|30
block|,
name|PFLT
block|,
name|FDIV
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84007080
block|,
literal|"fdiv.ssd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|60
block|,
literal|60
block|,
name|PFLT
block|,
name|FDIV
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84007200
block|,
literal|"fdiv.sds    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|60
block|,
literal|60
block|,
name|PFLT
block|,
name|FDIV
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84007280
block|,
literal|"fdiv.sdd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|60
block|,
literal|60
block|,
name|PFLT
block|,
name|FDIV
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84007020
block|,
literal|"fdiv.dss    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|60
block|,
literal|60
block|,
name|PFLT
block|,
name|FDIV
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x840070a0
block|,
literal|"fdiv.dsd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|60
block|,
literal|60
block|,
name|PFLT
block|,
name|FDIV
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84007220
block|,
literal|"fdiv.dds    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|60
block|,
literal|60
block|,
name|PFLT
block|,
name|FDIV
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x840072a0
block|,
literal|"fdiv.ddd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|60
block|,
literal|60
block|,
name|PFLT
block|,
name|FDIV
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84007800
block|,
literal|"fsqrt.ss    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|5
block|,
literal|1
block|,
name|PFLT
block|,
name|FLT
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84007820
block|,
literal|"fsqrt.sd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|5
block|,
literal|1
block|,
name|PFLT
block|,
name|FLT
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84007880
block|,
literal|"fsqrt.ds    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|5
block|,
literal|1
block|,
name|PFLT
block|,
name|FLT
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x840078a0
block|,
literal|"fsqrt.dd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|6
block|,
literal|1
block|,
name|PFLT
block|,
name|FLT
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84003800
block|,
literal|"fcmp.ss     "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|5
block|,
literal|1
block|,
name|PFLT
block|,
name|FCMP
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84003880
block|,
literal|"fcmp.sd     "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|6
block|,
literal|1
block|,
name|PFLT
block|,
name|FCMP
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84003a00
block|,
literal|"fcmp.ds     "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|6
block|,
literal|1
block|,
name|PFLT
block|,
name|FCMP
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84003a80
block|,
literal|"fcmp.dd     "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|6
block|,
literal|1
block|,
name|PFLT
block|,
name|FCMP
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84002000
block|,
literal|"flt.s       "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|5
block|,
literal|1
block|,
name|PFLT
block|,
name|FLT
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84002020
block|,
literal|"flt.d       "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|6
block|,
literal|1
block|,
name|PFLT
block|,
name|FLT
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84004800
block|,
literal|"int.s       "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|5
block|,
literal|1
block|,
name|PFLT
block|,
name|INT
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84004880
block|,
literal|"int.d       "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|6
block|,
literal|1
block|,
name|PFLT
block|,
name|INT
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84005000
block|,
literal|"nint.s      "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|5
block|,
literal|1
block|,
name|PFLT
block|,
name|INT
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84005080
block|,
literal|"nint.d      "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|6
block|,
literal|1
block|,
name|PFLT
block|,
name|INT
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84005800
block|,
literal|"trnc.s      "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|5
block|,
literal|1
block|,
name|PFLT
block|,
name|TRNC
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84005880
block|,
literal|"trnc.d      "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|6
block|,
literal|1
block|,
name|PFLT
block|,
name|TRNC
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x80004800
block|,
literal|"fldcr       "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|5
block|,
literal|6
block|,
name|FCRREG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PFLT
block|,
name|FLDC
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x80008800
block|,
literal|"fstcr       "
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|5
block|,
literal|6
block|,
name|FCRREG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PFLT
block|,
name|FSTC
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8000c800
block|,
literal|"fxcr        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|5
block|,
literal|6
block|,
name|FCRREG
block|}
block|,
block|{
literal|1
block|,
literal|1
block|,
name|PFLT
block|,
name|FXC
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
comment|/* The following are new for the 88110.  */
block|{
literal|0x8400aaa0
block|,
literal|"fadd.ddd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400aa80
block|,
literal|"fadd.dds    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400aac0
block|,
literal|"fadd.ddx    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400aa20
block|,
literal|"fadd.dsd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400aa00
block|,
literal|"fadd.dss    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400aa40
block|,
literal|"fadd.dsx    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400ab20
block|,
literal|"fadd.dxd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400ab00
block|,
literal|"fadd.dxs    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400ab40
block|,
literal|"fadd.dxx    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400a8a0
block|,
literal|"fadd.sdd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400a880
block|,
literal|"fadd.sds    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400a8c0
block|,
literal|"fadd.sdx    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400a820
block|,
literal|"fadd.ssd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400a800
block|,
literal|"fadd.sss    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400a840
block|,
literal|"fadd.ssx    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400a920
block|,
literal|"fadd.sxd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400a900
block|,
literal|"fadd.sxs    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400a940
block|,
literal|"fadd.sxx    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400aca0
block|,
literal|"fadd.xdd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400ac80
block|,
literal|"fadd.xds    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400acc0
block|,
literal|"fadd.xdx    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400ac20
block|,
literal|"fadd.xsd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400ac00
block|,
literal|"fadd.xss    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400ac40
block|,
literal|"fadd.xsx    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400ad20
block|,
literal|"fadd.xxd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400ad00
block|,
literal|"fadd.xxs    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400ad40
block|,
literal|"fadd.xxx    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400ba80
block|,
literal|"fcmp.sdd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400ba00
block|,
literal|"fcmp.sds    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400bb00
block|,
literal|"fcmp.sdx    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400b880
block|,
literal|"fcmp.ssd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400b800
block|,
literal|"fcmp.sss    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400b900
block|,
literal|"fcmp.ssx    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400bc80
block|,
literal|"fcmp.sxd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400bc00
block|,
literal|"fcmp.sxs    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400bd00
block|,
literal|"fcmp.sxx    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400baa0
block|,
literal|"fcmpu.sdd   "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400ba20
block|,
literal|"fcmpu.sds   "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400bb20
block|,
literal|"fcmpu.sdx   "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400b8a0
block|,
literal|"fcmpu.ssd   "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400b820
block|,
literal|"fcmpu.sss   "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400b920
block|,
literal|"fcmpu.ssx   "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400bca0
block|,
literal|"fcmpu.sxd   "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400bc20
block|,
literal|"fcmpu.sxs   "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400bd20
block|,
literal|"fcmpu.sxx   "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84000820
block|,
literal|"fcvt.sd     "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84000880
block|,
literal|"fcvt.ds     "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84008880
block|,
literal|"fcvt.ds     "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x840088c0
block|,
literal|"fcvt.dx     "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84008820
block|,
literal|"fcvt.sd     "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84008840
block|,
literal|"fcvt.sx     "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84008920
block|,
literal|"fcvt.xd     "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84008900
block|,
literal|"fcvt.xs     "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400f2a0
block|,
literal|"fdiv.ddd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400f280
block|,
literal|"fdiv.dds    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400f2c0
block|,
literal|"fdiv.ddx    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400f220
block|,
literal|"fdiv.dsd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400f200
block|,
literal|"fdiv.dss    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400f240
block|,
literal|"fdiv.dsx    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400f320
block|,
literal|"fdiv.dxd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400f300
block|,
literal|"fdiv.dxs    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400f340
block|,
literal|"fdiv.dxx    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400f0a0
block|,
literal|"fdiv.sdd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400f080
block|,
literal|"fdiv.sds    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400f0c0
block|,
literal|"fdiv.sdx    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400f020
block|,
literal|"fdiv.ssd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400f000
block|,
literal|"fdiv.sss    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400f040
block|,
literal|"fdiv.ssx    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400f120
block|,
literal|"fdiv.sxd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400f100
block|,
literal|"fdiv.sxs    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400f140
block|,
literal|"fdiv.sxx    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400f4a0
block|,
literal|"fdiv.xdd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400f480
block|,
literal|"fdiv.xds    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400f4c0
block|,
literal|"fdiv.xdx    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400f420
block|,
literal|"fdiv.xsd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400f400
block|,
literal|"fdiv.xss    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400f440
block|,
literal|"fdiv.xsx    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400f520
block|,
literal|"fdiv.xxd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400f500
block|,
literal|"fdiv.xxs    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400f540
block|,
literal|"fdiv.xxx    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84002220
block|,
literal|"flt.ds      "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84002200
block|,
literal|"flt.ss      "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84002240
block|,
literal|"flt.xs      "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x840082a0
block|,
literal|"fmul.ddd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84008280
block|,
literal|"fmul.dds    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x840082c0
block|,
literal|"fmul.ddx    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84008220
block|,
literal|"fmul.dsd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84008200
block|,
literal|"fmul.dss    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84008240
block|,
literal|"fmul.dsx    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84008320
block|,
literal|"fmul.dxd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84008300
block|,
literal|"fmul.dxs    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84008340
block|,
literal|"fmul.dxx    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x840080a0
block|,
literal|"fmul.sdd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84008080
block|,
literal|"fmul.sds    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x840080c0
block|,
literal|"fmul.sdx    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84008020
block|,
literal|"fmul.ssd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84008000
block|,
literal|"fmul.sss    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84008040
block|,
literal|"fmul.ssx    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84008120
block|,
literal|"fmul.sxd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84008100
block|,
literal|"fmul.sxs    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84008140
block|,
literal|"fmul.sxx    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x840084a0
block|,
literal|"fmul.xdd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84008480
block|,
literal|"fmul.xds    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x840084c0
block|,
literal|"fmul.xdx    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84008420
block|,
literal|"fmul.xsd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84008400
block|,
literal|"fmul.xss    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84008440
block|,
literal|"fmul.xsx    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84008520
block|,
literal|"fmul.xxd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84008500
block|,
literal|"fmul.xxs    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84008540
block|,
literal|"fmul.xxx    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400f8a0
block|,
literal|"fsqrt.dd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400f880
block|,
literal|"fsqrt.ds    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400f8c0
block|,
literal|"fsqrt.dx    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400f820
block|,
literal|"fsqrt.sd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400f800
block|,
literal|"fsqrt.ss    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400f840
block|,
literal|"fsqrt.sx    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400f920
block|,
literal|"fsqrt.xd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400f900
block|,
literal|"fsqrt.xs    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400f940
block|,
literal|"fsqrt.xx    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400b2a0
block|,
literal|"fsub.ddd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400b280
block|,
literal|"fsub.dds    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400b2c0
block|,
literal|"fsub.ddx    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400b220
block|,
literal|"fsub.dsd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400b200
block|,
literal|"fsub.dss    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400b240
block|,
literal|"fsub.dsx    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400b320
block|,
literal|"fsub.dxd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400b300
block|,
literal|"fsub.dxs    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400b340
block|,
literal|"fsub.dxx    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400b0a0
block|,
literal|"fsub.sdd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400b080
block|,
literal|"fsub.sds    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400b0c0
block|,
literal|"fsub.sdx    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400b020
block|,
literal|"fsub.ssd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400b000
block|,
literal|"fsub.sss    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400b040
block|,
literal|"fsub.ssx    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400b120
block|,
literal|"fsub.sxd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400b100
block|,
literal|"fsub.sxs    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400b140
block|,
literal|"fsub.sxx    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400b4a0
block|,
literal|"fsub.xdd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400b480
block|,
literal|"fsub.xds    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400b4c0
block|,
literal|"fsub.xdx    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400b420
block|,
literal|"fsub.xsd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400b400
block|,
literal|"fsub.xss    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400b440
block|,
literal|"fsub.xsx    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400b520
block|,
literal|"fsub.xxd    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400b500
block|,
literal|"fsub.xxs    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400b540
block|,
literal|"fsub.xxx    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400fc00
block|,
literal|"illop"
block|,
block|{
literal|0
block|,
literal|2
block|,
name|DEC
block|}
block|,
name|NO_OPERAND
block|,
name|NO_OPERAND
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400c800
block|,
literal|"int.ss      "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400c880
block|,
literal|"int.sd      "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400c900
block|,
literal|"int.sx      "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x04000000
block|,
literal|"ld          "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|16
block|,
name|HEX
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x00000000
block|,
literal|"ld.d        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|16
block|,
name|HEX
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x3c000000
block|,
literal|"ld.x        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|16
block|,
name|HEX
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf0001400
block|,
literal|"ld          "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf0001000
block|,
literal|"ld.d        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf0001800
block|,
literal|"ld.x        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf0001500
block|,
literal|"ld.usr      "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf0001100
block|,
literal|"ld.d.usr    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf0001900
block|,
literal|"ld.x.usr    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf0001600
block|,
literal|"ld          "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REGSC
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf0001200
block|,
literal|"ld.d        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REGSC
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf0001a00
block|,
literal|"ld.x        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REGSC
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf0001700
block|,
literal|"ld.usr      "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REGSC
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf0001300
block|,
literal|"ld.d.usr    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REGSC
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf0001b00
block|,
literal|"ld.x.usr    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REGSC
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400c000
block|,
literal|"mov.s       "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400c080
block|,
literal|"mov.d       "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84004200
block|,
literal|"mov.s       "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x84004280
block|,
literal|"mov.d       "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400c300
block|,
literal|"mov         "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4006d00
block|,
literal|"mulu.d      "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400d080
block|,
literal|"nint.sd     "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400d000
block|,
literal|"nint.ss     "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400d100
block|,
literal|"nint.sx     "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x88002020
block|,
literal|"padd.b      "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x88002040
block|,
literal|"padd.h      "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x88002060
block|,
literal|"padd        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x880021e0
block|,
literal|"padds.s     "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x880021a0
block|,
literal|"padds.s.b   "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x880021c0
block|,
literal|"padds.s.h   "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x880020e0
block|,
literal|"padds.u     "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x880020a0
block|,
literal|"padds.u.b   "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x880020c0
block|,
literal|"padds.u.h   "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x88002160
block|,
literal|"padds.us    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x88002120
block|,
literal|"padds.us.b  "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x88002140
block|,
literal|"padds.us.h  "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x88003860
block|,
literal|"pcmp        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x88000000
block|,
literal|"pmul        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x88006260
block|,
literal|"ppack.16    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x88006240
block|,
literal|"ppack.16.h  "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x88006460
block|,
literal|"ppack.32    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x88006420
block|,
literal|"ppack.32.b  "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x88006440
block|,
literal|"ppack.32.h  "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x88006160
block|,
literal|"ppack.8     "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x88007200
block|,
literal|"prot        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|5
block|,
literal|6
block|,
name|HEX
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x88007800
block|,
literal|"prot        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x88003020
block|,
literal|"psub.b      "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x88003040
block|,
literal|"psub.h      "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x88003060
block|,
literal|"psub        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x880031e0
block|,
literal|"psubs.s     "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x880031a0
block|,
literal|"psubs.s.b   "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x880031c0
block|,
literal|"psubs.s.h   "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x880030e0
block|,
literal|"psubs.u     "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x880030a0
block|,
literal|"psubs.u.b   "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x880030c0
block|,
literal|"psubs.u.h   "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x88003160
block|,
literal|"psubs.us    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x88003120
block|,
literal|"psubs.us.b  "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x88003140
block|,
literal|"psubs.us.h  "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x88006800
block|,
literal|"punpk.n     "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x88006820
block|,
literal|"punpk.b     "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x34000000
block|,
literal|"st          "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|16
block|,
name|HEX
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x30000000
block|,
literal|"st.d        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|16
block|,
name|HEX
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x38000000
block|,
literal|"st.x        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|16
block|,
name|HEX
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4002c80
block|,
literal|"st.b.wt     "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4002880
block|,
literal|"st.h.wt     "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4002480
block|,
literal|"st.wt       "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4002080
block|,
literal|"st.d.wt     "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4002d80
block|,
literal|"st.b.usr.wt "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4002980
block|,
literal|"st.h.usr.wt "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4002580
block|,
literal|"st.usr.wt   "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4002180
block|,
literal|"st.d.usr.wt "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf0002400
block|,
literal|"st          "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf0002000
block|,
literal|"st.d        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf0002100
block|,
literal|"st.d.usr    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf0002180
block|,
literal|"st.d.usr.wt "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf0002080
block|,
literal|"st.d.wt     "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf0002500
block|,
literal|"st.usr      "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf0002580
block|,
literal|"st.usr.wt   "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf0002480
block|,
literal|"st.wt       "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf0002800
block|,
literal|"st.x        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf0002900
block|,
literal|"st.x.usr    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf0002980
block|,
literal|"st.x.usr.wt "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf0002880
block|,
literal|"st.x.wt     "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4002f80
block|,
literal|"st.b.usr.wt "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REGSC
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4002e80
block|,
literal|"st.b.wt     "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REGSC
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4002380
block|,
literal|"st.d.usr.wt "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REGSC
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4002280
block|,
literal|"st.d.wt     "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REGSC
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4002b80
block|,
literal|"st.h.usr.wt "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REGSC
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4002a80
block|,
literal|"st.h.wt     "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REGSC
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4002780
block|,
literal|"st.usr.wt   "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REGSC
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf4002680
block|,
literal|"st.wt       "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REGSC
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf0002600
block|,
literal|"st          "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REGSC
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf0002200
block|,
literal|"st.d        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REGSC
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf0002300
block|,
literal|"st.d.usr    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REGSC
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf0002380
block|,
literal|"st.d.usr.wt "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REGSC
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf0002280
block|,
literal|"st.d.wt     "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REGSC
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf0002700
block|,
literal|"st.usr      "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REGSC
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf0002780
block|,
literal|"st.usr.wt   "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REGSC
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf0002680
block|,
literal|"st.wt       "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REGSC
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf0002a00
block|,
literal|"st.x        "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REGSC
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf0002b00
block|,
literal|"st.x.usr    "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REGSC
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf0002b80
block|,
literal|"st.x.usr.wt "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REGSC
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0xf0002a80
block|,
literal|"st.x.wt     "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|XREG
block|}
block|,
block|{
literal|16
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|REGSC
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400d880
block|,
literal|"trnc.sd     "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400d800
block|,
literal|"trnc.ss     "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,
block|{
literal|0x8400d900
block|,
literal|"trnc.sx     "
block|,
block|{
literal|21
block|,
literal|5
block|,
name|REG
block|}
block|,
block|{
literal|0
block|,
literal|5
block|,
name|XREG
block|}
block|,
name|NO_OPERAND
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
block|,  }
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|HASHTAB
modifier|*
name|hashtable
index|[
name|HASHVAL
index|]
init|=
block|{
literal|0
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|int
name|m88kdis
name|PARAMS
argument_list|(
operator|(
name|bfd_vma
operator|,
name|unsigned
name|long
operator|,
expr|struct
name|disassemble_info
operator|*
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|void
name|printop
name|PARAMS
argument_list|(
operator|(
expr|struct
name|disassemble_info
operator|*
operator|,
specifier|const
name|OPSPEC
operator|*
operator|,
name|unsigned
name|long
operator|,
name|bfd_vma
operator|,
name|int
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|void
name|init_disasm
name|PARAMS
argument_list|(
operator|(
name|void
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_escape
end_escape

begin_comment
comment|/* Disassemble an M88000 instruction at `memaddr'.  */
end_comment

begin_function
name|int
name|print_insn_m88k
parameter_list|(
name|memaddr
parameter_list|,
name|info
parameter_list|)
name|bfd_vma
name|memaddr
decl_stmt|;
name|struct
name|disassemble_info
modifier|*
name|info
decl_stmt|;
block|{
name|bfd_byte
name|buffer
index|[
literal|4
index|]
decl_stmt|;
name|int
name|status
decl_stmt|;
comment|/* Instruction addresses may have low two bits set. Clear them.  */
name|memaddr
operator|&=
operator|~
operator|(
name|bfd_vma
operator|)
literal|3
expr_stmt|;
name|status
operator|=
call|(
modifier|*
name|info
operator|->
name|read_memory_func
call|)
argument_list|(
name|memaddr
argument_list|,
name|buffer
argument_list|,
literal|4
argument_list|,
name|info
argument_list|)
expr_stmt|;
if|if
condition|(
name|status
operator|!=
literal|0
condition|)
block|{
call|(
modifier|*
name|info
operator|->
name|memory_error_func
call|)
argument_list|(
name|status
argument_list|,
name|memaddr
argument_list|,
name|info
argument_list|)
expr_stmt|;
return|return
operator|-
literal|1
return|;
block|}
return|return
name|m88kdis
argument_list|(
name|memaddr
argument_list|,
name|bfd_getb32
argument_list|(
name|buffer
argument_list|)
argument_list|,
name|info
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/*  * Disassemble the instruction in `instruction'.  * `pc' should be the address of this instruction, it will be used to  * print the target address if this is a relative jump or call the  * disassembled instruction is written to `info'.  *  * The function returns the length of this instruction in bytes.  */
end_comment

begin_function
specifier|static
name|int
name|m88kdis
parameter_list|(
name|pc
parameter_list|,
name|instruction
parameter_list|,
name|info
parameter_list|)
name|bfd_vma
name|pc
decl_stmt|;
name|unsigned
name|long
name|instruction
decl_stmt|;
name|struct
name|disassemble_info
modifier|*
name|info
decl_stmt|;
block|{
specifier|static
name|int
name|ihashtab_initialized
init|=
literal|0
decl_stmt|;
name|unsigned
name|int
name|opcode
decl_stmt|;
specifier|const
name|HASHTAB
modifier|*
name|entry_ptr
decl_stmt|;
name|int
name|opmask
decl_stmt|;
name|unsigned
name|int
name|class
decl_stmt|;
if|if
condition|(
operator|!
name|ihashtab_initialized
condition|)
block|{
name|init_disasm
argument_list|()
expr_stmt|;
name|ihashtab_initialized
operator|=
literal|1
expr_stmt|;
block|}
comment|/* Create the appropriate mask to isolate the opcode.  */
name|opmask
operator|=
name|DEFMASK
expr_stmt|;
name|class
operator|=
name|instruction
operator|&
name|DEFMASK
expr_stmt|;
if|if
condition|(
operator|(
name|class
operator|>=
name|SFU0
operator|)
operator|&&
operator|(
name|class
operator|<=
name|SFU7
operator|)
condition|)
block|{
if|if
condition|(
name|instruction
operator|<
name|SFU1
condition|)
name|opmask
operator|=
name|CTRLMASK
expr_stmt|;
else|else
name|opmask
operator|=
name|SFUMASK
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|class
operator|==
name|RRR
condition|)
name|opmask
operator|=
name|RRRMASK
expr_stmt|;
elseif|else
if|if
condition|(
name|class
operator|==
name|RRI10
condition|)
name|opmask
operator|=
name|RRI10MASK
expr_stmt|;
comment|/* Isolate the opcode.  */
name|opcode
operator|=
name|instruction
operator|&
name|opmask
expr_stmt|;
comment|/* Search the hash table with the isolated opcode.  */
for|for
control|(
name|entry_ptr
operator|=
name|hashtable
index|[
name|opcode
operator|%
name|HASHVAL
index|]
init|;
operator|(
name|entry_ptr
operator|!=
name|NULL
operator|)
operator|&&
operator|(
name|entry_ptr
operator|->
name|instr
operator|->
name|opcode
operator|!=
name|opcode
operator|)
condition|;
name|entry_ptr
operator|=
name|entry_ptr
operator|->
name|next
control|)
empty_stmt|;
if|if
condition|(
name|entry_ptr
operator|==
name|NULL
condition|)
call|(
modifier|*
name|info
operator|->
name|fprintf_func
call|)
argument_list|(
name|info
operator|->
name|stream
argument_list|,
literal|"word\t%08x"
argument_list|,
name|instruction
argument_list|)
expr_stmt|;
else|else
block|{
call|(
modifier|*
name|info
operator|->
name|fprintf_func
call|)
argument_list|(
name|info
operator|->
name|stream
argument_list|,
literal|"%s"
argument_list|,
name|entry_ptr
operator|->
name|instr
operator|->
name|mnemonic
argument_list|)
expr_stmt|;
name|printop
argument_list|(
name|info
argument_list|,
operator|&
operator|(
name|entry_ptr
operator|->
name|instr
operator|->
name|op1
operator|)
argument_list|,
name|instruction
argument_list|,
name|pc
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|printop
argument_list|(
name|info
argument_list|,
operator|&
operator|(
name|entry_ptr
operator|->
name|instr
operator|->
name|op2
operator|)
argument_list|,
name|instruction
argument_list|,
name|pc
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|printop
argument_list|(
name|info
argument_list|,
operator|&
operator|(
name|entry_ptr
operator|->
name|instr
operator|->
name|op3
operator|)
argument_list|,
name|instruction
argument_list|,
name|pc
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
return|return
literal|4
return|;
block|}
end_function

begin_escape
end_escape

begin_comment
comment|/*  * Decode an Operand of an instruction.  *  * This function formats and writes an operand of an instruction to  * info based on the operand specification.  When the `first' flag is  * set this is the first operand of an instruction.  Undefined operand  * types cause a<dis error> message.  *  * Parameters:  *  disassemble_info	where the operand may be printed  *  OPSPEC  *opptr      pointer to an operand specification  *  UINT    inst        instruction from which operand is extracted  *  UINT    pc		pc of instruction; used for pc-relative disp.  *  int     first       flag which if nonzero indicates the first  *                      operand of an instruction  *  * The operand specified is extracted from the instruction and is  * written to buf in the format specified. The operand is preceded by  * a comma if it is not the first operand of an instruction and it is  * not a register indirect form.  Registers are preceded by 'r' and  * hex values by '0x'.  */
end_comment

begin_function
specifier|static
name|void
name|printop
parameter_list|(
name|info
parameter_list|,
name|opptr
parameter_list|,
name|inst
parameter_list|,
name|pc
parameter_list|,
name|first
parameter_list|)
name|struct
name|disassemble_info
modifier|*
name|info
decl_stmt|;
specifier|const
name|OPSPEC
modifier|*
name|opptr
decl_stmt|;
name|unsigned
name|long
name|inst
decl_stmt|;
name|bfd_vma
name|pc
decl_stmt|;
name|int
name|first
decl_stmt|;
block|{
name|int
name|extracted_field
decl_stmt|;
name|char
modifier|*
name|cond_mask_sym
decl_stmt|;
if|if
condition|(
name|opptr
operator|->
name|width
operator|==
literal|0
condition|)
return|return;
if|if
condition|(
operator|!
name|first
condition|)
block|{
switch|switch
condition|(
name|opptr
operator|->
name|type
condition|)
block|{
case|case
name|REGSC
case|:
case|case
name|CONT
case|:
break|break;
default|default:
call|(
modifier|*
name|info
operator|->
name|fprintf_func
call|)
argument_list|(
name|info
operator|->
name|stream
argument_list|,
literal|","
argument_list|)
expr_stmt|;
break|break;
block|}
block|}
switch|switch
condition|(
name|opptr
operator|->
name|type
condition|)
block|{
case|case
name|CRREG
case|:
call|(
modifier|*
name|info
operator|->
name|fprintf_func
call|)
argument_list|(
name|info
operator|->
name|stream
argument_list|,
literal|"cr%d"
argument_list|,
name|UEXT
argument_list|(
name|inst
argument_list|,
name|opptr
operator|->
name|offset
argument_list|,
name|opptr
operator|->
name|width
argument_list|)
argument_list|)
expr_stmt|;
break|break;
case|case
name|FCRREG
case|:
call|(
modifier|*
name|info
operator|->
name|fprintf_func
call|)
argument_list|(
name|info
operator|->
name|stream
argument_list|,
literal|"fcr%d"
argument_list|,
name|UEXT
argument_list|(
name|inst
argument_list|,
name|opptr
operator|->
name|offset
argument_list|,
name|opptr
operator|->
name|width
argument_list|)
argument_list|)
expr_stmt|;
break|break;
case|case
name|REGSC
case|:
call|(
modifier|*
name|info
operator|->
name|fprintf_func
call|)
argument_list|(
name|info
operator|->
name|stream
argument_list|,
literal|"[r%d]"
argument_list|,
name|UEXT
argument_list|(
name|inst
argument_list|,
name|opptr
operator|->
name|offset
argument_list|,
name|opptr
operator|->
name|width
argument_list|)
argument_list|)
expr_stmt|;
break|break;
case|case
name|REG
case|:
call|(
modifier|*
name|info
operator|->
name|fprintf_func
call|)
argument_list|(
name|info
operator|->
name|stream
argument_list|,
literal|"r%d"
argument_list|,
name|UEXT
argument_list|(
name|inst
argument_list|,
name|opptr
operator|->
name|offset
argument_list|,
name|opptr
operator|->
name|width
argument_list|)
argument_list|)
expr_stmt|;
break|break;
case|case
name|XREG
case|:
call|(
modifier|*
name|info
operator|->
name|fprintf_func
call|)
argument_list|(
name|info
operator|->
name|stream
argument_list|,
literal|"x%d"
argument_list|,
name|UEXT
argument_list|(
name|inst
argument_list|,
name|opptr
operator|->
name|offset
argument_list|,
name|opptr
operator|->
name|width
argument_list|)
argument_list|)
expr_stmt|;
break|break;
case|case
name|HEX
case|:
name|extracted_field
operator|=
name|UEXT
argument_list|(
name|inst
argument_list|,
name|opptr
operator|->
name|offset
argument_list|,
name|opptr
operator|->
name|width
argument_list|)
expr_stmt|;
if|if
condition|(
name|extracted_field
operator|==
literal|0
condition|)
call|(
modifier|*
name|info
operator|->
name|fprintf_func
call|)
argument_list|(
name|info
operator|->
name|stream
argument_list|,
literal|"0"
argument_list|)
expr_stmt|;
else|else
call|(
modifier|*
name|info
operator|->
name|fprintf_func
call|)
argument_list|(
name|info
operator|->
name|stream
argument_list|,
literal|"0x%02x"
argument_list|,
name|extracted_field
argument_list|)
expr_stmt|;
break|break;
case|case
name|DEC
case|:
name|extracted_field
operator|=
name|UEXT
argument_list|(
name|inst
argument_list|,
name|opptr
operator|->
name|offset
argument_list|,
name|opptr
operator|->
name|width
argument_list|)
expr_stmt|;
call|(
modifier|*
name|info
operator|->
name|fprintf_func
call|)
argument_list|(
name|info
operator|->
name|stream
argument_list|,
literal|"%d"
argument_list|,
name|extracted_field
argument_list|)
expr_stmt|;
break|break;
case|case
name|CONDMASK
case|:
name|extracted_field
operator|=
name|UEXT
argument_list|(
name|inst
argument_list|,
name|opptr
operator|->
name|offset
argument_list|,
name|opptr
operator|->
name|width
argument_list|)
expr_stmt|;
switch|switch
condition|(
name|extracted_field
operator|&
literal|0x0f
condition|)
block|{
case|case
literal|0x1
case|:
name|cond_mask_sym
operator|=
literal|"gt0"
expr_stmt|;
break|break;
case|case
literal|0x2
case|:
name|cond_mask_sym
operator|=
literal|"eq0"
expr_stmt|;
break|break;
case|case
literal|0x3
case|:
name|cond_mask_sym
operator|=
literal|"ge0"
expr_stmt|;
break|break;
case|case
literal|0xc
case|:
name|cond_mask_sym
operator|=
literal|"lt0"
expr_stmt|;
break|break;
case|case
literal|0xd
case|:
name|cond_mask_sym
operator|=
literal|"ne0"
expr_stmt|;
break|break;
case|case
literal|0xe
case|:
name|cond_mask_sym
operator|=
literal|"le0"
expr_stmt|;
break|break;
default|default:
name|cond_mask_sym
operator|=
name|NULL
expr_stmt|;
break|break;
block|}
if|if
condition|(
name|cond_mask_sym
operator|!=
name|NULL
condition|)
call|(
modifier|*
name|info
operator|->
name|fprintf_func
call|)
argument_list|(
name|info
operator|->
name|stream
argument_list|,
literal|"%s"
argument_list|,
name|cond_mask_sym
argument_list|)
expr_stmt|;
else|else
call|(
modifier|*
name|info
operator|->
name|fprintf_func
call|)
argument_list|(
name|info
operator|->
name|stream
argument_list|,
literal|"%x"
argument_list|,
name|extracted_field
argument_list|)
expr_stmt|;
break|break;
case|case
name|PCREL
case|:
call|(
modifier|*
name|info
operator|->
name|print_address_func
call|)
argument_list|(
name|pc
operator|+
operator|(
literal|4
operator|*
operator|(
name|SEXT
argument_list|(
name|inst
argument_list|,
name|opptr
operator|->
name|offset
argument_list|,
name|opptr
operator|->
name|width
argument_list|)
operator|)
operator|)
argument_list|,
name|info
argument_list|)
expr_stmt|;
break|break;
case|case
name|CONT
case|:
call|(
modifier|*
name|info
operator|->
name|fprintf_func
call|)
argument_list|(
name|info
operator|->
name|stream
argument_list|,
literal|"%d,r%d"
argument_list|,
name|UEXT
argument_list|(
name|inst
argument_list|,
name|opptr
operator|->
name|offset
argument_list|,
literal|5
argument_list|)
argument_list|,
name|UEXT
argument_list|(
name|inst
argument_list|,
operator|(
name|opptr
operator|->
name|offset
operator|)
operator|+
literal|5
argument_list|,
literal|5
argument_list|)
argument_list|)
expr_stmt|;
break|break;
case|case
name|BF
case|:
call|(
modifier|*
name|info
operator|->
name|fprintf_func
call|)
argument_list|(
name|info
operator|->
name|stream
argument_list|,
literal|"%d<%d>"
argument_list|,
name|UEXT
argument_list|(
name|inst
argument_list|,
operator|(
name|opptr
operator|->
name|offset
operator|)
operator|+
literal|5
argument_list|,
literal|5
argument_list|)
argument_list|,
name|UEXT
argument_list|(
name|inst
argument_list|,
name|opptr
operator|->
name|offset
argument_list|,
literal|5
argument_list|)
argument_list|)
expr_stmt|;
break|break;
default|default:
comment|/* xgettext:c-format */
call|(
modifier|*
name|info
operator|->
name|fprintf_func
call|)
argument_list|(
name|info
operator|->
name|stream
argument_list|,
name|_
argument_list|(
literal|"#<dis error: %08x>"
argument_list|)
argument_list|,
name|inst
argument_list|)
expr_stmt|;
block|}
block|}
end_function

begin_comment
comment|/*  * Initialize the disassembler instruction table.  *  * Initialize the hash table and instruction table for the  * disassembler.  This should be called once before the first call to  * disasm().  */
end_comment

begin_function
specifier|static
name|void
name|init_disasm
parameter_list|()
block|{
name|unsigned
name|int
name|hashvalue
decl_stmt|,
name|hashsize
decl_stmt|;
name|struct
name|HASHTAB
modifier|*
name|hashentries
decl_stmt|;
name|unsigned
name|int
name|i
decl_stmt|;
name|hashsize
operator|=
sizeof|sizeof
argument_list|(
name|instructions
argument_list|)
operator|/
sizeof|sizeof
argument_list|(
name|INSTAB
argument_list|)
expr_stmt|;
name|hashentries
operator|=
operator|(
expr|struct
name|HASHTAB
operator|*
operator|)
name|xmalloc
argument_list|(
name|hashsize
operator|*
sizeof|sizeof
argument_list|(
expr|struct
name|HASHTAB
argument_list|)
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|HASHVAL
condition|;
name|i
operator|++
control|)
name|hashtable
index|[
name|i
index|]
operator|=
name|NULL
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|hashsize
condition|;
name|i
operator|++
control|)
block|{
name|hashvalue
operator|=
operator|(
name|instructions
index|[
name|i
index|]
operator|.
name|opcode
operator|)
operator|%
name|HASHVAL
expr_stmt|;
name|hashentries
index|[
name|i
index|]
operator|.
name|instr
operator|=
operator|&
name|instructions
index|[
name|i
index|]
expr_stmt|;
name|hashentries
index|[
name|i
index|]
operator|.
name|next
operator|=
name|hashtable
index|[
name|hashvalue
index|]
expr_stmt|;
name|hashtable
index|[
name|hashvalue
index|]
operator|=
operator|&
name|hashentries
index|[
name|i
index|]
expr_stmt|;
block|}
block|}
end_function

end_unit

