
*** Running vivado
    with args -log fpga_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga_top.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fpga_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.srcs/utils_1/imports/synth_1/fpga_top_U.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.srcs/utils_1/imports/synth_1/fpga_top_U.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top fpga_top -part xc7a35ticsg324-1L -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5760
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1290.320 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'sclr' is neither a static name nor a globally static expression [C:/EGH400_1_Thesis/src/design/DSP_TD.vhd:243]
WARNING: [Synth 8-9112] actual for formal port 'sclr' is neither a static name nor a globally static expression [C:/EGH400_1_Thesis/src/design/DSP_TD.vhd:253]
INFO: [Synth 8-638] synthesizing module 'fpga_top' [C:/EGH400_1_Thesis/src/design/fpga_top.vhd:43]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/synth_1/.Xil/Vivado-5420-DESKTOP-BDA8VGJ/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'CLOCK' of component 'clk_wiz_0' [C:/EGH400_1_Thesis/src/design/fpga_top.vhd:192]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/synth_1/.Xil/Vivado-5420-DESKTOP-BDA8VGJ/realtime/clk_wiz_0_stub.vhdl:15]
	Parameter G_DATA_WIDTH bound to: 25 - type: integer 
	Parameter G_DECIMAL_WIDTH bound to: 19 - type: integer 
	Parameter G_RADIX bound to: 16 - type: integer 
	Parameter G_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter G_DFTBD_B bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'DFTBD_RAM' declared at 'C:/EGH400_1_Thesis/src/design/DFTBD_RAM.vhd:13' bound to instance 'DFTBD_RAMs' of component 'DFTBD_RAM' [C:/EGH400_1_Thesis/src/design/fpga_top.vhd:284]
INFO: [Synth 8-638] synthesizing module 'DFTBD_RAM' [C:/EGH400_1_Thesis/src/design/DFTBD_RAM.vhd:35]
	Parameter G_DATA_WIDTH bound to: 25 - type: integer 
	Parameter G_DECIMAL_WIDTH bound to: 19 - type: integer 
	Parameter G_RADIX bound to: 16 - type: integer 
	Parameter G_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter G_DFTBD_B bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'bd_ram_r1' declared at 'C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/synth_1/.Xil/Vivado-5420-DESKTOP-BDA8VGJ/realtime/bd_ram_r1_stub.vhdl:5' bound to instance 'DFTBD_RAM1' of component 'bd_ram_r1' [C:/EGH400_1_Thesis/src/design/DFTBD_RAM.vhd:236]
INFO: [Synth 8-638] synthesizing module 'bd_ram_r1' [C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/synth_1/.Xil/Vivado-5420-DESKTOP-BDA8VGJ/realtime/bd_ram_r1_stub.vhdl:14]
INFO: [Synth 8-3491] module 'bd_ram_r2' declared at 'C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/synth_1/.Xil/Vivado-5420-DESKTOP-BDA8VGJ/realtime/bd_ram_r2_stub.vhdl:5' bound to instance 'DFTBD_RAM2' of component 'bd_ram_r2' [C:/EGH400_1_Thesis/src/design/DFTBD_RAM.vhd:243]
INFO: [Synth 8-638] synthesizing module 'bd_ram_r2' [C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/synth_1/.Xil/Vivado-5420-DESKTOP-BDA8VGJ/realtime/bd_ram_r2_stub.vhdl:14]
INFO: [Synth 8-3491] module 'bd_ram_r3' declared at 'C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/synth_1/.Xil/Vivado-5420-DESKTOP-BDA8VGJ/realtime/bd_ram_r3_stub.vhdl:5' bound to instance 'DFTBD_RAM3' of component 'bd_ram_r3' [C:/EGH400_1_Thesis/src/design/DFTBD_RAM.vhd:250]
INFO: [Synth 8-638] synthesizing module 'bd_ram_r3' [C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/synth_1/.Xil/Vivado-5420-DESKTOP-BDA8VGJ/realtime/bd_ram_r3_stub.vhdl:14]
INFO: [Synth 8-3491] module 'bd_ram_r4' declared at 'C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/synth_1/.Xil/Vivado-5420-DESKTOP-BDA8VGJ/realtime/bd_ram_r4_stub.vhdl:5' bound to instance 'DFTBD_RAM4' of component 'bd_ram_r4' [C:/EGH400_1_Thesis/src/design/DFTBD_RAM.vhd:257]
INFO: [Synth 8-638] synthesizing module 'bd_ram_r4' [C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/synth_1/.Xil/Vivado-5420-DESKTOP-BDA8VGJ/realtime/bd_ram_r4_stub.vhdl:14]
INFO: [Synth 8-3491] module 'bd_ram_r5' declared at 'C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/synth_1/.Xil/Vivado-5420-DESKTOP-BDA8VGJ/realtime/bd_ram_r5_stub.vhdl:5' bound to instance 'DFTBD_RAM5' of component 'bd_ram_r5' [C:/EGH400_1_Thesis/src/design/DFTBD_RAM.vhd:264]
INFO: [Synth 8-638] synthesizing module 'bd_ram_r5' [C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/synth_1/.Xil/Vivado-5420-DESKTOP-BDA8VGJ/realtime/bd_ram_r5_stub.vhdl:14]
INFO: [Synth 8-3491] module 'bd_ram_r6' declared at 'C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/synth_1/.Xil/Vivado-5420-DESKTOP-BDA8VGJ/realtime/bd_ram_r6_stub.vhdl:5' bound to instance 'DFTBD_RAM6' of component 'bd_ram_r6' [C:/EGH400_1_Thesis/src/design/DFTBD_RAM.vhd:271]
INFO: [Synth 8-638] synthesizing module 'bd_ram_r6' [C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/synth_1/.Xil/Vivado-5420-DESKTOP-BDA8VGJ/realtime/bd_ram_r6_stub.vhdl:14]
INFO: [Synth 8-3491] module 'bd_ram_r7' declared at 'C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/synth_1/.Xil/Vivado-5420-DESKTOP-BDA8VGJ/realtime/bd_ram_r7_stub.vhdl:5' bound to instance 'DFTBD_RAM7' of component 'bd_ram_r7' [C:/EGH400_1_Thesis/src/design/DFTBD_RAM.vhd:278]
INFO: [Synth 8-638] synthesizing module 'bd_ram_r7' [C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/synth_1/.Xil/Vivado-5420-DESKTOP-BDA8VGJ/realtime/bd_ram_r7_stub.vhdl:14]
INFO: [Synth 8-3491] module 'bd_ram_r8' declared at 'C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/synth_1/.Xil/Vivado-5420-DESKTOP-BDA8VGJ/realtime/bd_ram_r8_stub.vhdl:5' bound to instance 'DFTBD_RAM8' of component 'bd_ram_r8' [C:/EGH400_1_Thesis/src/design/DFTBD_RAM.vhd:285]
INFO: [Synth 8-638] synthesizing module 'bd_ram_r8' [C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/synth_1/.Xil/Vivado-5420-DESKTOP-BDA8VGJ/realtime/bd_ram_r8_stub.vhdl:14]
INFO: [Synth 8-3491] module 'bd_ram_i1' declared at 'C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/synth_1/.Xil/Vivado-5420-DESKTOP-BDA8VGJ/realtime/bd_ram_i1_stub.vhdl:5' bound to instance 'DFTBD_RAMI1' of component 'bd_ram_i1' [C:/EGH400_1_Thesis/src/design/DFTBD_RAM.vhd:295]
INFO: [Synth 8-638] synthesizing module 'bd_ram_i1' [C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/synth_1/.Xil/Vivado-5420-DESKTOP-BDA8VGJ/realtime/bd_ram_i1_stub.vhdl:14]
INFO: [Synth 8-3491] module 'bd_ram_i2' declared at 'C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/synth_1/.Xil/Vivado-5420-DESKTOP-BDA8VGJ/realtime/bd_ram_i2_stub.vhdl:5' bound to instance 'DFTBD_RAMI2' of component 'bd_ram_i2' [C:/EGH400_1_Thesis/src/design/DFTBD_RAM.vhd:302]
INFO: [Synth 8-638] synthesizing module 'bd_ram_i2' [C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/synth_1/.Xil/Vivado-5420-DESKTOP-BDA8VGJ/realtime/bd_ram_i2_stub.vhdl:14]
INFO: [Synth 8-3491] module 'bd_ram_i3' declared at 'C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/synth_1/.Xil/Vivado-5420-DESKTOP-BDA8VGJ/realtime/bd_ram_i3_stub.vhdl:5' bound to instance 'DFTBD_RAMI3' of component 'bd_ram_i3' [C:/EGH400_1_Thesis/src/design/DFTBD_RAM.vhd:309]
INFO: [Synth 8-638] synthesizing module 'bd_ram_i3' [C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/synth_1/.Xil/Vivado-5420-DESKTOP-BDA8VGJ/realtime/bd_ram_i3_stub.vhdl:14]
INFO: [Synth 8-3491] module 'bd_ram_i4' declared at 'C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/synth_1/.Xil/Vivado-5420-DESKTOP-BDA8VGJ/realtime/bd_ram_i4_stub.vhdl:5' bound to instance 'DFTBD_RAMI4' of component 'bd_ram_i4' [C:/EGH400_1_Thesis/src/design/DFTBD_RAM.vhd:316]
INFO: [Synth 8-638] synthesizing module 'bd_ram_i4' [C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/synth_1/.Xil/Vivado-5420-DESKTOP-BDA8VGJ/realtime/bd_ram_i4_stub.vhdl:14]
INFO: [Synth 8-3491] module 'bd_ram_i5' declared at 'C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/synth_1/.Xil/Vivado-5420-DESKTOP-BDA8VGJ/realtime/bd_ram_i5_stub.vhdl:5' bound to instance 'DFTBD_RAMI5' of component 'bd_ram_i5' [C:/EGH400_1_Thesis/src/design/DFTBD_RAM.vhd:323]
INFO: [Synth 8-638] synthesizing module 'bd_ram_i5' [C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/synth_1/.Xil/Vivado-5420-DESKTOP-BDA8VGJ/realtime/bd_ram_i5_stub.vhdl:14]
INFO: [Synth 8-3491] module 'bd_ram_i6' declared at 'C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/synth_1/.Xil/Vivado-5420-DESKTOP-BDA8VGJ/realtime/bd_ram_i6_stub.vhdl:5' bound to instance 'DFTBD_RAMI6' of component 'bd_ram_i6' [C:/EGH400_1_Thesis/src/design/DFTBD_RAM.vhd:330]
INFO: [Synth 8-638] synthesizing module 'bd_ram_i6' [C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/synth_1/.Xil/Vivado-5420-DESKTOP-BDA8VGJ/realtime/bd_ram_i6_stub.vhdl:14]
INFO: [Synth 8-3491] module 'bd_ram_i7' declared at 'C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/synth_1/.Xil/Vivado-5420-DESKTOP-BDA8VGJ/realtime/bd_ram_i7_stub.vhdl:5' bound to instance 'DFTBD_RAMI7' of component 'bd_ram_i7' [C:/EGH400_1_Thesis/src/design/DFTBD_RAM.vhd:337]
INFO: [Synth 8-638] synthesizing module 'bd_ram_i7' [C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/synth_1/.Xil/Vivado-5420-DESKTOP-BDA8VGJ/realtime/bd_ram_i7_stub.vhdl:14]
INFO: [Synth 8-3491] module 'bd_ram_i8' declared at 'C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/synth_1/.Xil/Vivado-5420-DESKTOP-BDA8VGJ/realtime/bd_ram_i8_stub.vhdl:5' bound to instance 'DFTBD_RAMI8' of component 'bd_ram_i8' [C:/EGH400_1_Thesis/src/design/DFTBD_RAM.vhd:344]
INFO: [Synth 8-638] synthesizing module 'bd_ram_i8' [C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/synth_1/.Xil/Vivado-5420-DESKTOP-BDA8VGJ/realtime/bd_ram_i8_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'DFTBD_RAM' (0#1) [C:/EGH400_1_Thesis/src/design/DFTBD_RAM.vhd:35]
	Parameter G_DATA_WIDTH bound to: 25 - type: integer 
	Parameter G_DATA_WIDTH_TW bound to: 18 - type: integer 
	Parameter G_DECIMAL_WIDTH bound to: 19 - type: integer 
	Parameter G_PARALLEL_TD bound to: 16 - type: integer 
	Parameter G_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter G_RADIX bound to: 16 - type: integer 
	Parameter G_MIN_BANK bound to: 0 - type: integer 
	Parameter G_MAX_BANK bound to: 16 - type: integer 
	Parameter G_DECIMAL_WIDTH_TW bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'Control_TD' declared at 'C:/EGH400_1_Thesis/src/design/Control_TD.vhd:9' bound to instance 'Series_recombination_loop' of component 'Control_TD' [C:/EGH400_1_Thesis/src/design/fpga_top.vhd:305]
INFO: [Synth 8-638] synthesizing module 'Control_TD' [C:/EGH400_1_Thesis/src/design/Control_TD.vhd:58]
	Parameter G_DATA_WIDTH bound to: 25 - type: integer 
	Parameter G_DATA_WIDTH_TW bound to: 18 - type: integer 
	Parameter G_DECIMAL_WIDTH bound to: 19 - type: integer 
	Parameter G_PARALLEL_TD bound to: 16 - type: integer 
	Parameter G_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter G_RADIX bound to: 16 - type: integer 
	Parameter G_MIN_BANK bound to: 0 - type: integer 
	Parameter G_MAX_BANK bound to: 16 - type: integer 
	Parameter G_DECIMAL_WIDTH_TW bound to: 15 - type: integer 
	Parameter G_DATA_WIDTH bound to: 25 - type: integer 
	Parameter G_DATA_WIDTH_TW bound to: 18 - type: integer 
	Parameter G_DECIMAL_WIDTH bound to: 19 - type: integer 
	Parameter G_DECIMAL_WIDTH_TW bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'DSP_TD' declared at 'C:/EGH400_1_Thesis/src/design/DSP_TD.vhd:9' bound to instance 'DFT_TD_DSP' of component 'DSP_TD' [C:/EGH400_1_Thesis/src/design/Control_TD.vhd:270]
INFO: [Synth 8-638] synthesizing module 'DSP_TD' [C:/EGH400_1_Thesis/src/design/DSP_TD.vhd:54]
	Parameter G_DATA_WIDTH bound to: 25 - type: integer 
	Parameter G_DATA_WIDTH_TW bound to: 18 - type: integer 
	Parameter G_DECIMAL_WIDTH bound to: 19 - type: integer 
	Parameter G_DECIMAL_WIDTH_TW bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'dsp_macro_0' declared at 'C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/synth_1/.Xil/Vivado-5420-DESKTOP-BDA8VGJ/realtime/dsp_macro_0_stub.vhdl:5' bound to instance 'first' of component 'dsp_macro_0' [C:/EGH400_1_Thesis/src/design/DSP_TD.vhd:240]
INFO: [Synth 8-638] synthesizing module 'dsp_macro_0' [C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/synth_1/.Xil/Vivado-5420-DESKTOP-BDA8VGJ/realtime/dsp_macro_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'dsp_macro_0' declared at 'C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/synth_1/.Xil/Vivado-5420-DESKTOP-BDA8VGJ/realtime/dsp_macro_0_stub.vhdl:5' bound to instance 'firstI' of component 'dsp_macro_0' [C:/EGH400_1_Thesis/src/design/DSP_TD.vhd:250]
WARNING: [Synth 8-614] signal 'DFT_RESET' is read in the process but is not in the sensitivity list [C:/EGH400_1_Thesis/src/design/DSP_TD.vhd:515]
INFO: [Synth 8-256] done synthesizing module 'DSP_TD' (0#1) [C:/EGH400_1_Thesis/src/design/DSP_TD.vhd:54]
WARNING: [Synth 8-7043] port width mismatch for port 'order_out': port width = 32, actual width = 7 (integer) [C:/EGH400_1_Thesis/src/design/Control_TD.vhd:301]
	Parameter G_DATA_WIDTH bound to: 25 - type: integer 
	Parameter G_DATA_WIDTH_TW bound to: 18 - type: integer 
	Parameter G_DECIMAL_WIDTH bound to: 19 - type: integer 
	Parameter G_DECIMAL_WIDTH_TW bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'DSP_TD' declared at 'C:/EGH400_1_Thesis/src/design/DSP_TD.vhd:9' bound to instance 'DFT_TD_DSP' of component 'DSP_TD' [C:/EGH400_1_Thesis/src/design/Control_TD.vhd:270]
WARNING: [Synth 8-7043] port width mismatch for port 'order_out': port width = 32, actual width = 7 (integer) [C:/EGH400_1_Thesis/src/design/Control_TD.vhd:301]
	Parameter G_DATA_WIDTH bound to: 25 - type: integer 
	Parameter G_DATA_WIDTH_TW bound to: 18 - type: integer 
	Parameter G_DECIMAL_WIDTH bound to: 19 - type: integer 
	Parameter G_DECIMAL_WIDTH_TW bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'DSP_TD' declared at 'C:/EGH400_1_Thesis/src/design/DSP_TD.vhd:9' bound to instance 'DFT_TD_DSP' of component 'DSP_TD' [C:/EGH400_1_Thesis/src/design/Control_TD.vhd:270]
WARNING: [Synth 8-7043] port width mismatch for port 'order_out': port width = 32, actual width = 7 (integer) [C:/EGH400_1_Thesis/src/design/Control_TD.vhd:301]
	Parameter G_DATA_WIDTH bound to: 25 - type: integer 
	Parameter G_DATA_WIDTH_TW bound to: 18 - type: integer 
	Parameter G_DECIMAL_WIDTH bound to: 19 - type: integer 
	Parameter G_DECIMAL_WIDTH_TW bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'DSP_TD' declared at 'C:/EGH400_1_Thesis/src/design/DSP_TD.vhd:9' bound to instance 'DFT_TD_DSP' of component 'DSP_TD' [C:/EGH400_1_Thesis/src/design/Control_TD.vhd:270]
WARNING: [Synth 8-7043] port width mismatch for port 'order_out': port width = 32, actual width = 7 (integer) [C:/EGH400_1_Thesis/src/design/Control_TD.vhd:301]
	Parameter G_DATA_WIDTH bound to: 25 - type: integer 
	Parameter G_DATA_WIDTH_TW bound to: 18 - type: integer 
	Parameter G_DECIMAL_WIDTH bound to: 19 - type: integer 
	Parameter G_DECIMAL_WIDTH_TW bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'DSP_TD' declared at 'C:/EGH400_1_Thesis/src/design/DSP_TD.vhd:9' bound to instance 'DFT_TD_DSP' of component 'DSP_TD' [C:/EGH400_1_Thesis/src/design/Control_TD.vhd:270]
WARNING: [Synth 8-7043] port width mismatch for port 'order_out': port width = 32, actual width = 7 (integer) [C:/EGH400_1_Thesis/src/design/Control_TD.vhd:301]
	Parameter G_DATA_WIDTH bound to: 25 - type: integer 
	Parameter G_DATA_WIDTH_TW bound to: 18 - type: integer 
	Parameter G_DECIMAL_WIDTH bound to: 19 - type: integer 
	Parameter G_DECIMAL_WIDTH_TW bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'DSP_TD' declared at 'C:/EGH400_1_Thesis/src/design/DSP_TD.vhd:9' bound to instance 'DFT_TD_DSP' of component 'DSP_TD' [C:/EGH400_1_Thesis/src/design/Control_TD.vhd:270]
WARNING: [Synth 8-7043] port width mismatch for port 'order_out': port width = 32, actual width = 7 (integer) [C:/EGH400_1_Thesis/src/design/Control_TD.vhd:301]
	Parameter G_DATA_WIDTH bound to: 25 - type: integer 
	Parameter G_DATA_WIDTH_TW bound to: 18 - type: integer 
	Parameter G_DECIMAL_WIDTH bound to: 19 - type: integer 
	Parameter G_DECIMAL_WIDTH_TW bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'DSP_TD' declared at 'C:/EGH400_1_Thesis/src/design/DSP_TD.vhd:9' bound to instance 'DFT_TD_DSP' of component 'DSP_TD' [C:/EGH400_1_Thesis/src/design/Control_TD.vhd:270]
WARNING: [Synth 8-7043] port width mismatch for port 'order_out': port width = 32, actual width = 7 (integer) [C:/EGH400_1_Thesis/src/design/Control_TD.vhd:301]
	Parameter G_DATA_WIDTH bound to: 25 - type: integer 
	Parameter G_DATA_WIDTH_TW bound to: 18 - type: integer 
	Parameter G_DECIMAL_WIDTH bound to: 19 - type: integer 
	Parameter G_DECIMAL_WIDTH_TW bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'DSP_TD' declared at 'C:/EGH400_1_Thesis/src/design/DSP_TD.vhd:9' bound to instance 'DFT_TD_DSP' of component 'DSP_TD' [C:/EGH400_1_Thesis/src/design/Control_TD.vhd:270]
WARNING: [Synth 8-7043] port width mismatch for port 'order_out': port width = 32, actual width = 7 (integer) [C:/EGH400_1_Thesis/src/design/Control_TD.vhd:301]
	Parameter G_DATA_WIDTH bound to: 25 - type: integer 
	Parameter G_DATA_WIDTH_TW bound to: 18 - type: integer 
	Parameter G_DECIMAL_WIDTH bound to: 19 - type: integer 
	Parameter G_DECIMAL_WIDTH_TW bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'DSP_TD' declared at 'C:/EGH400_1_Thesis/src/design/DSP_TD.vhd:9' bound to instance 'DFT_TD_DSP' of component 'DSP_TD' [C:/EGH400_1_Thesis/src/design/Control_TD.vhd:270]
WARNING: [Synth 8-7043] port width mismatch for port 'order_out': port width = 32, actual width = 7 (integer) [C:/EGH400_1_Thesis/src/design/Control_TD.vhd:301]
	Parameter G_DATA_WIDTH bound to: 25 - type: integer 
	Parameter G_DATA_WIDTH_TW bound to: 18 - type: integer 
	Parameter G_DECIMAL_WIDTH bound to: 19 - type: integer 
	Parameter G_DECIMAL_WIDTH_TW bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'DSP_TD' declared at 'C:/EGH400_1_Thesis/src/design/DSP_TD.vhd:9' bound to instance 'DFT_TD_DSP' of component 'DSP_TD' [C:/EGH400_1_Thesis/src/design/Control_TD.vhd:270]
WARNING: [Synth 8-7043] port width mismatch for port 'order_out': port width = 32, actual width = 7 (integer) [C:/EGH400_1_Thesis/src/design/Control_TD.vhd:301]
	Parameter G_DATA_WIDTH bound to: 25 - type: integer 
	Parameter G_DATA_WIDTH_TW bound to: 18 - type: integer 
	Parameter G_DECIMAL_WIDTH bound to: 19 - type: integer 
	Parameter G_DECIMAL_WIDTH_TW bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'DSP_TD' declared at 'C:/EGH400_1_Thesis/src/design/DSP_TD.vhd:9' bound to instance 'DFT_TD_DSP' of component 'DSP_TD' [C:/EGH400_1_Thesis/src/design/Control_TD.vhd:270]
WARNING: [Synth 8-7043] port width mismatch for port 'order_out': port width = 32, actual width = 7 (integer) [C:/EGH400_1_Thesis/src/design/Control_TD.vhd:301]
	Parameter G_DATA_WIDTH bound to: 25 - type: integer 
	Parameter G_DATA_WIDTH_TW bound to: 18 - type: integer 
	Parameter G_DECIMAL_WIDTH bound to: 19 - type: integer 
	Parameter G_DECIMAL_WIDTH_TW bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'DSP_TD' declared at 'C:/EGH400_1_Thesis/src/design/DSP_TD.vhd:9' bound to instance 'DFT_TD_DSP' of component 'DSP_TD' [C:/EGH400_1_Thesis/src/design/Control_TD.vhd:270]
WARNING: [Synth 8-7043] port width mismatch for port 'order_out': port width = 32, actual width = 7 (integer) [C:/EGH400_1_Thesis/src/design/Control_TD.vhd:301]
	Parameter G_DATA_WIDTH bound to: 25 - type: integer 
	Parameter G_DATA_WIDTH_TW bound to: 18 - type: integer 
	Parameter G_DECIMAL_WIDTH bound to: 19 - type: integer 
	Parameter G_DECIMAL_WIDTH_TW bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'DSP_TD' declared at 'C:/EGH400_1_Thesis/src/design/DSP_TD.vhd:9' bound to instance 'DFT_TD_DSP' of component 'DSP_TD' [C:/EGH400_1_Thesis/src/design/Control_TD.vhd:270]
WARNING: [Synth 8-7043] port width mismatch for port 'order_out': port width = 32, actual width = 7 (integer) [C:/EGH400_1_Thesis/src/design/Control_TD.vhd:301]
	Parameter G_DATA_WIDTH bound to: 25 - type: integer 
	Parameter G_DATA_WIDTH_TW bound to: 18 - type: integer 
	Parameter G_DECIMAL_WIDTH bound to: 19 - type: integer 
	Parameter G_DECIMAL_WIDTH_TW bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'DSP_TD' declared at 'C:/EGH400_1_Thesis/src/design/DSP_TD.vhd:9' bound to instance 'DFT_TD_DSP' of component 'DSP_TD' [C:/EGH400_1_Thesis/src/design/Control_TD.vhd:270]
WARNING: [Synth 8-7043] port width mismatch for port 'order_out': port width = 32, actual width = 7 (integer) [C:/EGH400_1_Thesis/src/design/Control_TD.vhd:301]
	Parameter G_DATA_WIDTH bound to: 25 - type: integer 
	Parameter G_DATA_WIDTH_TW bound to: 18 - type: integer 
	Parameter G_DECIMAL_WIDTH bound to: 19 - type: integer 
	Parameter G_DECIMAL_WIDTH_TW bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'DSP_TD' declared at 'C:/EGH400_1_Thesis/src/design/DSP_TD.vhd:9' bound to instance 'DFT_TD_DSP' of component 'DSP_TD' [C:/EGH400_1_Thesis/src/design/Control_TD.vhd:270]
WARNING: [Synth 8-7043] port width mismatch for port 'order_out': port width = 32, actual width = 7 (integer) [C:/EGH400_1_Thesis/src/design/Control_TD.vhd:301]
	Parameter G_DATA_WIDTH bound to: 25 - type: integer 
	Parameter G_DATA_WIDTH_TW bound to: 18 - type: integer 
	Parameter G_DECIMAL_WIDTH bound to: 19 - type: integer 
	Parameter G_DECIMAL_WIDTH_TW bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'DSP_TD' declared at 'C:/EGH400_1_Thesis/src/design/DSP_TD.vhd:9' bound to instance 'DFT_TD_DSP' of component 'DSP_TD' [C:/EGH400_1_Thesis/src/design/Control_TD.vhd:270]
WARNING: [Synth 8-7043] port width mismatch for port 'order_out': port width = 32, actual width = 7 (integer) [C:/EGH400_1_Thesis/src/design/Control_TD.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'Control_TD' (0#1) [C:/EGH400_1_Thesis/src/design/Control_TD.vhd:58]
	Parameter G_DATA_WIDTH_TW bound to: 18 - type: integer 
	Parameter G_DECIMAL_WIDTH_TW bound to: 15 - type: integer 
	Parameter G_PARALLEL_TD bound to: 16 - type: integer 
	Parameter G_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter G_MIN_BANK bound to: 0 - type: integer 
	Parameter G_MAX_BANK bound to: 16 - type: integer 
	Parameter G_RADIX bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Twiddle_factors' declared at 'C:/EGH400_1_Thesis/src/design/Twiddle_factors.vhd:39' bound to instance 'TWiddle1' of component 'Twiddle_factors' [C:/EGH400_1_Thesis/src/design/fpga_top.vhd:335]
INFO: [Synth 8-638] synthesizing module 'Twiddle_factors' [C:/EGH400_1_Thesis/src/design/Twiddle_factors.vhd:61]
	Parameter G_DATA_WIDTH_TW bound to: 18 - type: integer 
	Parameter G_DECIMAL_WIDTH_TW bound to: 15 - type: integer 
	Parameter G_PARALLEL_TD bound to: 16 - type: integer 
	Parameter G_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter G_MIN_BANK bound to: 0 - type: integer 
	Parameter G_MAX_BANK bound to: 16 - type: integer 
	Parameter G_RADIX bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'tw_ram_cos' declared at 'C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/synth_1/.Xil/Vivado-5420-DESKTOP-BDA8VGJ/realtime/tw_ram_cos_stub.vhdl:5' bound to instance 'Twiddle_1' of component 'tw_ram_cos' [C:/EGH400_1_Thesis/src/design/Twiddle_factors.vhd:104]
INFO: [Synth 8-638] synthesizing module 'tw_ram_cos' [C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/synth_1/.Xil/Vivado-5420-DESKTOP-BDA8VGJ/realtime/tw_ram_cos_stub.vhdl:14]
INFO: [Synth 8-3491] module 'tw_ram_sin' declared at 'C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/synth_1/.Xil/Vivado-5420-DESKTOP-BDA8VGJ/realtime/tw_ram_sin_stub.vhdl:5' bound to instance 'Twiddle_2' of component 'tw_ram_sin' [C:/EGH400_1_Thesis/src/design/Twiddle_factors.vhd:111]
INFO: [Synth 8-638] synthesizing module 'tw_ram_sin' [C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/synth_1/.Xil/Vivado-5420-DESKTOP-BDA8VGJ/realtime/tw_ram_sin_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'Twiddle_factors' (0#1) [C:/EGH400_1_Thesis/src/design/Twiddle_factors.vhd:61]
	Parameter G_PARALLEL_TD bound to: 16 - type: integer 
	Parameter G_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter G_RADIX bound to: 16 - type: integer 
	Parameter G_DFTBD_B bound to: 2 - type: integer 
	Parameter G_MIN_BANK bound to: 0 - type: integer 
	Parameter G_MAX_BANK bound to: 16 - type: integer 
	Parameter G_MCLK_PRESCALER bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'shift_reg_input' declared at 'C:/EGH400_1_Thesis/src/design/shift_reg_input.vhd:10' bound to instance 'inputs' of component 'shift_reg_input' [C:/EGH400_1_Thesis/src/design/fpga_top.vhd:355]
INFO: [Synth 8-638] synthesizing module 'shift_reg_input' [C:/EGH400_1_Thesis/src/design/shift_reg_input.vhd:38]
	Parameter G_PARALLEL_TD bound to: 16 - type: integer 
	Parameter G_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter G_RADIX bound to: 16 - type: integer 
	Parameter G_DFTBD_B bound to: 2 - type: integer 
	Parameter G_MIN_BANK bound to: 0 - type: integer 
	Parameter G_MAX_BANK bound to: 16 - type: integer 
	Parameter G_MCLK_PRESCALER bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift_reg_input' (0#1) [C:/EGH400_1_Thesis/src/design/shift_reg_input.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'fpga_top' (0#1) [C:/EGH400_1_Thesis/src/design/fpga_top.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element rshift2_reg was removed.  [C:/EGH400_1_Thesis/src/design/DSP_TD.vhd:307]
WARNING: [Synth 8-6014] Unused sequential element rshift2i_reg was removed.  [C:/EGH400_1_Thesis/src/design/DSP_TD.vhd:315]
WARNING: [Synth 8-6014] Unused sequential element CE_reg was removed.  [C:/EGH400_1_Thesis/src/design/Control_TD.vhd:367]
WARNING: [Synth 8-6014] Unused sequential element count2_2_reg was removed.  [C:/EGH400_1_Thesis/src/design/shift_reg_input.vhd:194]
WARNING: [Synth 8-6014] Unused sequential element count2_3_reg was removed.  [C:/EGH400_1_Thesis/src/design/shift_reg_input.vhd:195]
WARNING: [Synth 8-7129] Port TWin2[0] in module DSP_TD is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1314.098 ; gain = 23.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1314.098 ; gain = 23.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1314.098 ; gain = 23.777
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.365 . Memory (MB): peak = 1314.098 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/tw_ram_sin/tw_ram_sin/tw_ram_sin_in_context.xdc] for cell 'TWiddle1/Twiddle_2'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/tw_ram_sin/tw_ram_sin/tw_ram_sin_in_context.xdc] for cell 'TWiddle1/Twiddle_2'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/tw_ram_cos/tw_ram_cos/tw_ram_cos_in_context.xdc] for cell 'TWiddle1/Twiddle_1'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/tw_ram_cos/tw_ram_cos/tw_ram_cos_in_context.xdc] for cell 'TWiddle1/Twiddle_1'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/first'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/first'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/first'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/first'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/firstI'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/firstI'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/first'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/first'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/firstI'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/firstI'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[4].DFT_TD_DSP/first'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[4].DFT_TD_DSP/first'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[4].DFT_TD_DSP/firstI'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[4].DFT_TD_DSP/firstI'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/first'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/first'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[6].DFT_TD_DSP/first'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[6].DFT_TD_DSP/first'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[6].DFT_TD_DSP/firstI'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[6].DFT_TD_DSP/firstI'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[7].DFT_TD_DSP/first'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[7].DFT_TD_DSP/first'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[7].DFT_TD_DSP/firstI'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[7].DFT_TD_DSP/firstI'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/first'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/first'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/firstI'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/firstI'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[9].DFT_TD_DSP/first'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[9].DFT_TD_DSP/first'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[9].DFT_TD_DSP/firstI'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[9].DFT_TD_DSP/firstI'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[10].DFT_TD_DSP/first'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[10].DFT_TD_DSP/first'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[10].DFT_TD_DSP/firstI'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[10].DFT_TD_DSP/firstI'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[11].DFT_TD_DSP/first'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[11].DFT_TD_DSP/first'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[11].DFT_TD_DSP/firstI'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[11].DFT_TD_DSP/firstI'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[12].DFT_TD_DSP/first'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[12].DFT_TD_DSP/first'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[12].DFT_TD_DSP/firstI'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[12].DFT_TD_DSP/firstI'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[13].DFT_TD_DSP/first'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[13].DFT_TD_DSP/first'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[13].DFT_TD_DSP/firstI'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[13].DFT_TD_DSP/firstI'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[14].DFT_TD_DSP/first'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[14].DFT_TD_DSP/first'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[14].DFT_TD_DSP/firstI'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[14].DFT_TD_DSP/firstI'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[15].DFT_TD_DSP/first'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[15].DFT_TD_DSP/first'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[15].DFT_TD_DSP/firstI'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[15].DFT_TD_DSP/firstI'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[16].DFT_TD_DSP/first'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[16].DFT_TD_DSP/first'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[16].DFT_TD_DSP/firstI'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/dsp_macro_0/dsp_macro_0/dsp_macro_0_in_context.xdc] for cell 'Series_recombination_loop/DFT_TD_DSPs[16].DFT_TD_DSP/firstI'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/bd_ram_i8/bd_ram_i8/bd_ram_i8_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAMI8'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/bd_ram_i8/bd_ram_i8/bd_ram_i8_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAMI8'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/bd_ram_i7/bd_ram_i7/bd_ram_i7_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAMI7'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/bd_ram_i7/bd_ram_i7/bd_ram_i7_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAMI7'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/bd_ram_i6/bd_ram_i6/bd_ram_i6_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAMI6'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/bd_ram_i6/bd_ram_i6/bd_ram_i6_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAMI6'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/bd_ram_i5/bd_ram_i5/bd_ram_i5_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAMI5'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/bd_ram_i5/bd_ram_i5/bd_ram_i5_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAMI5'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/bd_ram_i4/bd_ram_i4/bd_ram_i4_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAMI4'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/bd_ram_i4/bd_ram_i4/bd_ram_i4_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAMI4'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/bd_ram_i3/bd_ram_i3/bd_ram_i3_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAMI3'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/bd_ram_i3/bd_ram_i3/bd_ram_i3_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAMI3'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/bd_ram_i2/bd_ram_i2/bd_ram_i2_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAMI2'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/bd_ram_i2/bd_ram_i2/bd_ram_i2_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAMI2'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/bd_ram_i1/bd_ram_i1/bd_ram_i1_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAMI1'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/bd_ram_i1/bd_ram_i1/bd_ram_i1_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAMI1'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/bd_ram_r8/bd_ram_r8/bd_ram_r8_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAM8'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/bd_ram_r8/bd_ram_r8/bd_ram_r8_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAM8'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/bd_ram_r7/bd_ram_r7/bd_ram_r7_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAM7'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/bd_ram_r7/bd_ram_r7/bd_ram_r7_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAM7'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/bd_ram_r6/bd_ram_r6/bd_ram_r6_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAM6'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/bd_ram_r6/bd_ram_r6/bd_ram_r6_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAM6'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/bd_ram_r5/bd_ram_r5/bd_ram_r5_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAM5'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/bd_ram_r5/bd_ram_r5/bd_ram_r5_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAM5'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/bd_ram_r4/bd_ram_r4/bd_ram_r4_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAM4'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/bd_ram_r4/bd_ram_r4/bd_ram_r4_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAM4'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/bd_ram_r3/bd_ram_r3/bd_ram_r3_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAM3'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/bd_ram_r3/bd_ram_r3/bd_ram_r3_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAM3'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/bd_ram_r2/bd_ram_r2/bd_ram_r2_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAM2'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/bd_ram_r2/bd_ram_r2/bd_ram_r2_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAM2'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/bd_ram_r1/bd_ram_r1/bd_ram_r1_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAM1'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/bd_ram_r1/bd_ram_r1/bd_ram_r1_in_context.xdc] for cell 'DFTBD_RAMs/DFTBD_RAM1'
Parsing XDC File [c:/EGH400_1_Thesis/src/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'CLOCK'
Finished Parsing XDC File [c:/EGH400_1_Thesis/src/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'CLOCK'
Parsing XDC File [C:/EGH400_1_Thesis/src/constraints/arty.xdc]
Finished Parsing XDC File [C:/EGH400_1_Thesis/src/constraints/arty.xdc]
Parsing XDC File [C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1437.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.527 . Memory (MB): peak = 1449.203 ; gain = 11.590
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1449.203 ; gain = 158.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1449.203 ; gain = 158.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100M. (constraint file  c:/EGH400_1_Thesis/src/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100M. (constraint file  c:/EGH400_1_Thesis/src/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for TWiddle1/Twiddle_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TWiddle1/Twiddle_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Series_recombination_loop/\DFT_TD_DSPs[1].DFT_TD_DSP /first. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Series_recombination_loop/\DFT_TD_DSPs[2].DFT_TD_DSP /first. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Series_recombination_loop/\DFT_TD_DSPs[3].DFT_TD_DSP /first. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Series_recombination_loop/\DFT_TD_DSPs[4].DFT_TD_DSP /first. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Series_recombination_loop/\DFT_TD_DSPs[5].DFT_TD_DSP /first. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Series_recombination_loop/\DFT_TD_DSPs[6].DFT_TD_DSP /first. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Series_recombination_loop/\DFT_TD_DSPs[7].DFT_TD_DSP /first. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Series_recombination_loop/\DFT_TD_DSPs[8].DFT_TD_DSP /first. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Series_recombination_loop/\DFT_TD_DSPs[9].DFT_TD_DSP /first. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Series_recombination_loop/\DFT_TD_DSPs[10].DFT_TD_DSP /first. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Series_recombination_loop/\DFT_TD_DSPs[11].DFT_TD_DSP /first. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Series_recombination_loop/\DFT_TD_DSPs[12].DFT_TD_DSP /first. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Series_recombination_loop/\DFT_TD_DSPs[13].DFT_TD_DSP /first. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Series_recombination_loop/\DFT_TD_DSPs[14].DFT_TD_DSP /first. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Series_recombination_loop/\DFT_TD_DSPs[15].DFT_TD_DSP /first. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Series_recombination_loop/\DFT_TD_DSPs[16].DFT_TD_DSP /first. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Series_recombination_loop/\DFT_TD_DSPs[1].DFT_TD_DSP /firstI. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Series_recombination_loop/\DFT_TD_DSPs[2].DFT_TD_DSP /firstI. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Series_recombination_loop/\DFT_TD_DSPs[3].DFT_TD_DSP /firstI. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Series_recombination_loop/\DFT_TD_DSPs[4].DFT_TD_DSP /firstI. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Series_recombination_loop/\DFT_TD_DSPs[5].DFT_TD_DSP /firstI. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Series_recombination_loop/\DFT_TD_DSPs[6].DFT_TD_DSP /firstI. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Series_recombination_loop/\DFT_TD_DSPs[7].DFT_TD_DSP /firstI. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Series_recombination_loop/\DFT_TD_DSPs[8].DFT_TD_DSP /firstI. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Series_recombination_loop/\DFT_TD_DSPs[9].DFT_TD_DSP /firstI. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Series_recombination_loop/\DFT_TD_DSPs[10].DFT_TD_DSP /firstI. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Series_recombination_loop/\DFT_TD_DSPs[11].DFT_TD_DSP /firstI. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Series_recombination_loop/\DFT_TD_DSPs[12].DFT_TD_DSP /firstI. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Series_recombination_loop/\DFT_TD_DSPs[13].DFT_TD_DSP /firstI. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Series_recombination_loop/\DFT_TD_DSPs[14].DFT_TD_DSP /firstI. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Series_recombination_loop/\DFT_TD_DSPs[15].DFT_TD_DSP /firstI. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Series_recombination_loop/\DFT_TD_DSPs[16].DFT_TD_DSP /firstI. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DFTBD_RAMs/DFTBD_RAMI8. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DFTBD_RAMs/DFTBD_RAMI7. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DFTBD_RAMs/DFTBD_RAMI6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DFTBD_RAMs/DFTBD_RAMI5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DFTBD_RAMs/DFTBD_RAMI4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DFTBD_RAMs/DFTBD_RAMI3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DFTBD_RAMs/DFTBD_RAMI2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DFTBD_RAMs/DFTBD_RAMI1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DFTBD_RAMs/DFTBD_RAM8. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DFTBD_RAMs/DFTBD_RAM7. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DFTBD_RAMs/DFTBD_RAM6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DFTBD_RAMs/DFTBD_RAM5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DFTBD_RAMs/DFTBD_RAM4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DFTBD_RAMs/DFTBD_RAM3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DFTBD_RAMs/DFTBD_RAM2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DFTBD_RAMs/DFTBD_RAM1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CLOCK. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1449.203 ; gain = 158.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1449.203 ; gain = 158.883
---------------------------------------------------------------------------------
fpga_top__GC0Control_TD__GB5Control_TD__GB4Control_TD__GB3Control_TD__GB2Control_TD__GB0DSP_TD__xdcDup__11---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1449.203 ; gain = 158.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1449.203 ; gain = 158.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Mimic Skeleton from Reference
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Mimic Skeleton from Reference : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1449.203 ; gain = 158.883
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: yes

   Stitch points used : changed


2. Change Summary

Report Incremental Modules: 
+-+----------------+------------+----------+----------+
| |Changed Modules |Replication |Instances |Changed % |
+-+----------------+------------+----------+----------+
+-+----------------+------------+----------+----------+


   Full Design Size (number of cells) : 123455
   Resynthesis Design Size (number of cells) : 0
   Resynth % : 0.0000,  Reuse % : 100.0000

3. Reference Checkpoint Information

+--------------------------------------------------------------------------------------------------------------+
| DCP Location:  | C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.srcs/utils_1/imports/synth_1/fpga_top_U.dcp |
+--------------------------------------------------------------------------------------------------------------+


+--------------------------------+------------------------------+
|         DCP Information        |             Value            |
+--------------------------------+------------------------------+
| Vivado Version                 |                    v2022.1 |
| DCP State                      |                              |
+--------------------------------+------------------------------+



Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |DSP_TD__xdcDup__11_#REUSE# |           1|         0|
|2     |Control_TD__GB0_#REUSE#    |           1|         0|
|3     |Control_TD__GB2_#REUSE#    |           1|         0|
|4     |Control_TD__GB3_#REUSE#    |           1|         0|
|5     |Control_TD__GB4_#REUSE#    |           1|         0|
|6     |Control_TD__GB5_#REUSE#    |           1|         0|
|7     |fpga_top__GC0_#REUSE#      |           1|         0|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7077] IncrSyn: subsequent runs will still be incremental as the reference run was parallel and that data is reused
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1449.203 ; gain = 158.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Stitch Unchanged AreaOpt Partitions
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Stitch Unchanged AreaOpt Partitions : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1449.203 ; gain = 158.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1449.203 ; gain = 158.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 1449.203 ; gain = 158.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7077] IncrSyn: subsequent runs will still be incremental as the reference run was parallel and that data is reused
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 1449.203 ; gain = 158.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Stitch Unchanged Partitions
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Stitch Unchanged Partitions : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1449.203 ; gain = 158.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1497.652 ; gain = 207.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1497.652 ; gain = 207.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1497.652 ; gain = 207.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1497.652 ; gain = 207.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1497.652 ; gain = 207.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1497.652 ; gain = 207.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fpga_top    | inputs/shift_reg_buffer_reg[1023] | 4      | 1024  | YES          | NO                 | YES               | 1024   | 0       | 
+------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|DSP_TD      | (A'*B'')'   | 30     | 18     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |bd_ram_r1     |         1|
|3     |bd_ram_r2     |         1|
|4     |bd_ram_r3     |         1|
|5     |bd_ram_r4     |         1|
|6     |bd_ram_r5     |         1|
|7     |bd_ram_r6     |         1|
|8     |bd_ram_r7     |         1|
|9     |bd_ram_r8     |         1|
|10    |bd_ram_i1     |         1|
|11    |bd_ram_i2     |         1|
|12    |bd_ram_i3     |         1|
|13    |bd_ram_i4     |         1|
|14    |bd_ram_i5     |         1|
|15    |bd_ram_i6     |         1|
|16    |bd_ram_i7     |         1|
|17    |bd_ram_i8     |         1|
|18    |dsp_macro_0   |        32|
|19    |tw_ram_cos    |         1|
|20    |tw_ram_sin    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |bd_ram_i1_bbox      |     1|
|2     |bd_ram_i2_bbox      |     1|
|3     |bd_ram_i3_bbox      |     1|
|4     |bd_ram_i4_bbox      |     1|
|5     |bd_ram_i5_bbox      |     1|
|6     |bd_ram_i6_bbox      |     1|
|7     |bd_ram_i7_bbox      |     1|
|8     |bd_ram_i8_bbox      |     1|
|9     |bd_ram_r1_bbox      |     1|
|10    |bd_ram_r2_bbox      |     1|
|11    |bd_ram_r3_bbox      |     1|
|12    |bd_ram_r4_bbox      |     1|
|13    |bd_ram_r5_bbox      |     1|
|14    |bd_ram_r6_bbox      |     1|
|15    |bd_ram_r7_bbox      |     1|
|16    |bd_ram_r8_bbox      |     1|
|17    |clk_wiz_0_bbox      |     1|
|18    |dsp_macro_0_bbox    |     1|
|19    |dsp_macro_0_bbox_17 |    15|
|34    |dsp_macro_0_bbox    |     1|
|35    |dsp_macro_0_bbox_18 |    15|
|50    |tw_ram_cos_bbox     |     1|
|51    |tw_ram_sin_bbox     |     1|
|52    |CARRY4              |  2350|
|53    |DSP48E1             |    64|
|54    |LUT1                |   567|
|55    |LUT2                |  7791|
|56    |LUT3                |  5234|
|57    |LUT4                |  1995|
|58    |LUT5                |  7707|
|59    |LUT6                |  8413|
|60    |MUXF7               |   136|
|61    |MUXF8               |    68|
|62    |SRL16E              |  1024|
|63    |FDCE                | 15818|
|64    |FDPE                |    17|
|65    |FDRE                |  5331|
|66    |LDC                 |     1|
+------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1497.652 ; gain = 207.332
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 1497.652 ; gain = 72.227
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1497.652 ; gain = 207.332
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.457 . Memory (MB): peak = 1531.469 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2619 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1545.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDC => LDCE: 1 instance 

Synth Design complete, checksum: 9e2e98b6
INFO: [Common 17-83] Releasing license: Synthesis
89 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1545.656 ; gain = 255.336
INFO: [Common 17-1381] The checkpoint 'C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.runs/synth_1/fpga_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fpga_top_utilization_synth.rpt -pb fpga_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 28 22:36:13 2022...
