;buildInfoPackage: chisel3, version: 3.4.3, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit Top : 
  module pC : 
    input clock : Clock
    input reset : Reset
    output io : {flip in : SInt<32>, out : SInt<32>, pc4 : SInt<32>}
    
    reg pc : SInt<32>, clock with : (reset => (reset, asSInt(UInt<32>("h00")))) @[PC.scala 12:21]
    pc <= io.in @[PC.scala 13:8]
    io.out <= pc @[PC.scala 14:12]
    node _io_pc4_T = add(pc, asSInt(UInt<4>("h04"))) @[PC.scala 15:18]
    node _io_pc4_T_1 = tail(_io_pc4_T, 1) @[PC.scala 15:18]
    node _io_pc4_T_2 = asSInt(_io_pc4_T_1) @[PC.scala 15:18]
    io.pc4 <= _io_pc4_T_2 @[PC.scala 15:12]
    
  module instMemory : 
    input clock : Clock
    input reset : Reset
    output io : {flip Addr : UInt<32>, inst : UInt<32>, insmReq : {flip ready : UInt<1>, valid : UInt<1>, bits : {addrRequest : UInt<32>, dataRequest : UInt<32>, activeByteLane : UInt<4>, isWrite : UInt<1>}}, flip insmRsp : {flip ready : UInt<1>, valid : UInt<1>, bits : {dataResponse : UInt<32>, error : UInt<1>}}}
    
    io.insmReq.bits.dataRequest <= UInt<1>("h00") @[insMem.scala 30:33]
    io.insmReq.valid <= UInt<1>("h01") @[insMem.scala 31:22]
    io.insmReq.bits.isWrite <= UInt<1>("h00") @[insMem.scala 32:29]
    io.insmReq.bits.activeByteLane <= UInt<4>("h0f") @[insMem.scala 33:36]
    io.insmRsp.ready <= UInt<1>("h01") @[insMem.scala 34:22]
    io.insmReq.bits.addrRequest <= io.Addr @[insMem.scala 35:33]
    node _io_inst_T = mux(io.insmRsp.valid, io.insmRsp.bits.dataResponse, UInt<1>("h00")) @[insMem.scala 36:19]
    io.inst <= _io_inst_T @[insMem.scala 36:13]
    
  module frwdUnit : 
    input clock : Clock
    input reset : Reset
    output io : {flip exMem_reg_write : UInt<1>, flip memWb_reg_write : UInt<1>, flip mem_wb_rdAddr : UInt<5>, flip ex_mem_rdAddr : UInt<5>, flip id_ex_rs1Addr : UInt<5>, flip id_ex_rs2Addr : UInt<5>, frwdA : UInt<2>, frwdB : UInt<2>}
    
    io.frwdA <= UInt<1>("h00") @[ForwardingUnit.scala 17:14]
    io.frwdB <= UInt<1>("h00") @[ForwardingUnit.scala 18:14]
    node _T = eq(io.exMem_reg_write, UInt<1>("h01")) @[ForwardingUnit.scala 21:29]
    node _T_1 = neq(io.ex_mem_rdAddr, UInt<1>("h00")) @[ForwardingUnit.scala 21:60]
    node _T_2 = and(_T, _T_1) @[ForwardingUnit.scala 21:40]
    node _T_3 = eq(io.ex_mem_rdAddr, io.id_ex_rs1Addr) @[ForwardingUnit.scala 21:96]
    node _T_4 = and(_T_2, _T_3) @[ForwardingUnit.scala 21:75]
    node _T_5 = eq(io.ex_mem_rdAddr, io.id_ex_rs2Addr) @[ForwardingUnit.scala 21:139]
    node _T_6 = and(_T_4, _T_5) @[ForwardingUnit.scala 21:118]
    when _T_6 : @[ForwardingUnit.scala 21:161]
      io.frwdA <= UInt<1>("h01") @[ForwardingUnit.scala 22:18]
      io.frwdB <= UInt<1>("h01") @[ForwardingUnit.scala 23:26]
      skip @[ForwardingUnit.scala 21:161]
    else : @[ForwardingUnit.scala 24:124]
      node _T_7 = eq(io.exMem_reg_write, UInt<1>("h01")) @[ForwardingUnit.scala 24:35]
      node _T_8 = neq(io.ex_mem_rdAddr, UInt<1>("h00")) @[ForwardingUnit.scala 24:66]
      node _T_9 = and(_T_7, _T_8) @[ForwardingUnit.scala 24:46]
      node _T_10 = eq(io.ex_mem_rdAddr, io.id_ex_rs2Addr) @[ForwardingUnit.scala 24:102]
      node _T_11 = and(_T_9, _T_10) @[ForwardingUnit.scala 24:81]
      when _T_11 : @[ForwardingUnit.scala 24:124]
        io.frwdB <= UInt<1>("h01") @[ForwardingUnit.scala 25:26]
        skip @[ForwardingUnit.scala 24:124]
      else : @[ForwardingUnit.scala 26:124]
        node _T_12 = eq(io.exMem_reg_write, UInt<1>("h01")) @[ForwardingUnit.scala 26:35]
        node _T_13 = neq(io.ex_mem_rdAddr, UInt<1>("h00")) @[ForwardingUnit.scala 26:66]
        node _T_14 = and(_T_12, _T_13) @[ForwardingUnit.scala 26:46]
        node _T_15 = eq(io.ex_mem_rdAddr, io.id_ex_rs1Addr) @[ForwardingUnit.scala 26:102]
        node _T_16 = and(_T_14, _T_15) @[ForwardingUnit.scala 26:81]
        when _T_16 : @[ForwardingUnit.scala 26:124]
          io.frwdA <= UInt<1>("h01") @[ForwardingUnit.scala 27:26]
          skip @[ForwardingUnit.scala 26:124]
    node _T_17 = eq(io.memWb_reg_write, UInt<1>("h01")) @[ForwardingUnit.scala 31:29]
    node _T_18 = neq(io.mem_wb_rdAddr, UInt<1>("h00")) @[ForwardingUnit.scala 31:60]
    node _T_19 = and(_T_17, _T_18) @[ForwardingUnit.scala 31:40]
    node _T_20 = eq(io.exMem_reg_write, UInt<1>("h01")) @[ForwardingUnit.scala 31:100]
    node _T_21 = neq(io.ex_mem_rdAddr, UInt<1>("h00")) @[ForwardingUnit.scala 31:133]
    node _T_22 = and(_T_20, _T_21) @[ForwardingUnit.scala 31:112]
    node _T_23 = eq(io.ex_mem_rdAddr, io.id_ex_rs1Addr) @[ForwardingUnit.scala 31:170]
    node _T_24 = and(_T_22, _T_23) @[ForwardingUnit.scala 31:149]
    node _T_25 = eq(io.ex_mem_rdAddr, io.id_ex_rs2Addr) @[ForwardingUnit.scala 31:213]
    node _T_26 = and(_T_24, _T_25) @[ForwardingUnit.scala 31:192]
    node _T_27 = not(_T_26) @[ForwardingUnit.scala 31:78]
    node _T_28 = and(_T_19, _T_27) @[ForwardingUnit.scala 31:75]
    node _T_29 = eq(io.mem_wb_rdAddr, io.id_ex_rs1Addr) @[ForwardingUnit.scala 31:257]
    node _T_30 = and(_T_28, _T_29) @[ForwardingUnit.scala 31:236]
    node _T_31 = eq(io.mem_wb_rdAddr, io.id_ex_rs2Addr) @[ForwardingUnit.scala 31:300]
    node _T_32 = and(_T_30, _T_31) @[ForwardingUnit.scala 31:279]
    when _T_32 : @[ForwardingUnit.scala 31:322]
      io.frwdA <= UInt<2>("h02") @[ForwardingUnit.scala 32:18]
      io.frwdB <= UInt<2>("h02") @[ForwardingUnit.scala 33:18]
      skip @[ForwardingUnit.scala 31:322]
    else : @[ForwardingUnit.scala 34:242]
      node _T_33 = eq(io.memWb_reg_write, UInt<1>("h01")) @[ForwardingUnit.scala 34:35]
      node _T_34 = neq(io.mem_wb_rdAddr, UInt<1>("h00")) @[ForwardingUnit.scala 34:66]
      node _T_35 = and(_T_33, _T_34) @[ForwardingUnit.scala 34:46]
      node _T_36 = eq(io.exMem_reg_write, UInt<1>("h01")) @[ForwardingUnit.scala 34:106]
      node _T_37 = neq(io.ex_mem_rdAddr, UInt<1>("h00")) @[ForwardingUnit.scala 34:139]
      node _T_38 = and(_T_36, _T_37) @[ForwardingUnit.scala 34:118]
      node _T_39 = eq(io.ex_mem_rdAddr, io.id_ex_rs2Addr) @[ForwardingUnit.scala 34:176]
      node _T_40 = and(_T_38, _T_39) @[ForwardingUnit.scala 34:155]
      node _T_41 = not(_T_40) @[ForwardingUnit.scala 34:84]
      node _T_42 = and(_T_35, _T_41) @[ForwardingUnit.scala 34:81]
      node _T_43 = eq(io.mem_wb_rdAddr, io.id_ex_rs2Addr) @[ForwardingUnit.scala 34:220]
      node _T_44 = and(_T_42, _T_43) @[ForwardingUnit.scala 34:199]
      when _T_44 : @[ForwardingUnit.scala 34:242]
        io.frwdB <= UInt<2>("h02") @[ForwardingUnit.scala 35:22]
        skip @[ForwardingUnit.scala 34:242]
      else : @[ForwardingUnit.scala 36:243]
        node _T_45 = eq(io.memWb_reg_write, UInt<1>("h01")) @[ForwardingUnit.scala 36:35]
        node _T_46 = neq(io.mem_wb_rdAddr, UInt<1>("h00")) @[ForwardingUnit.scala 36:66]
        node _T_47 = and(_T_45, _T_46) @[ForwardingUnit.scala 36:46]
        node _T_48 = eq(io.exMem_reg_write, UInt<1>("h01")) @[ForwardingUnit.scala 36:106]
        node _T_49 = neq(io.ex_mem_rdAddr, UInt<1>("h00")) @[ForwardingUnit.scala 36:139]
        node _T_50 = and(_T_48, _T_49) @[ForwardingUnit.scala 36:118]
        node _T_51 = eq(io.ex_mem_rdAddr, io.id_ex_rs2Addr) @[ForwardingUnit.scala 36:176]
        node _T_52 = and(_T_50, _T_51) @[ForwardingUnit.scala 36:155]
        node _T_53 = not(_T_52) @[ForwardingUnit.scala 36:84]
        node _T_54 = and(_T_47, _T_53) @[ForwardingUnit.scala 36:81]
        node _T_55 = eq(io.mem_wb_rdAddr, io.id_ex_rs1Addr) @[ForwardingUnit.scala 36:221]
        node _T_56 = and(_T_54, _T_55) @[ForwardingUnit.scala 36:200]
        when _T_56 : @[ForwardingUnit.scala 36:243]
          io.frwdA <= UInt<2>("h02") @[ForwardingUnit.scala 37:18]
          skip @[ForwardingUnit.scala 36:243]
    
  module decode_frwd : 
    input clock : Clock
    input reset : Reset
    output io : {flip id_ex_rdAddr : UInt<5>, flip id_ex_memRead : UInt<1>, flip ex_mem_rdAddr : UInt<5>, flip ex_mem_memRead : UInt<1>, flip mem_wr_rdAddr : UInt<5>, flip mem_wr_memRead : UInt<1>, flip rs1Addr : UInt<5>, flip rs2Addr : UInt<5>, flip c_branch : UInt<1>, frwd_A : UInt<4>, frwd_B : UInt<4>}
    
    io.frwd_A <= UInt<1>("h00") @[BranchForward.scala 20:15]
    io.frwd_B <= UInt<1>("h00") @[BranchForward.scala 21:15]
    node _T = eq(io.c_branch, UInt<1>("h01")) @[BranchForward.scala 22:22]
    when _T : @[BranchForward.scala 22:30]
      node _T_1 = neq(io.id_ex_rdAddr, UInt<1>("h00")) @[BranchForward.scala 24:30]
      node _T_2 = neq(io.id_ex_memRead, UInt<1>("h01")) @[BranchForward.scala 24:65]
      node _T_3 = and(_T_1, _T_2) @[BranchForward.scala 24:45]
      node _T_4 = eq(io.id_ex_rdAddr, io.rs1Addr) @[BranchForward.scala 24:93]
      node _T_5 = and(_T_3, _T_4) @[BranchForward.scala 24:73]
      node _T_6 = eq(io.id_ex_rdAddr, io.rs2Addr) @[BranchForward.scala 24:129]
      node _T_7 = and(_T_5, _T_6) @[BranchForward.scala 24:109]
      when _T_7 : @[BranchForward.scala 24:146]
        io.frwd_A <= UInt<1>("h01") @[BranchForward.scala 25:23]
        io.frwd_B <= UInt<1>("h01") @[BranchForward.scala 26:23]
        skip @[BranchForward.scala 24:146]
      else : @[BranchForward.scala 27:116]
        node _T_8 = neq(io.id_ex_rdAddr, UInt<1>("h00")) @[BranchForward.scala 27:36]
        node _T_9 = neq(io.id_ex_memRead, UInt<1>("h01")) @[BranchForward.scala 27:71]
        node _T_10 = and(_T_8, _T_9) @[BranchForward.scala 27:51]
        node _T_11 = eq(io.id_ex_rdAddr, io.rs1Addr) @[BranchForward.scala 27:99]
        node _T_12 = and(_T_10, _T_11) @[BranchForward.scala 27:79]
        when _T_12 : @[BranchForward.scala 27:116]
          io.frwd_A <= UInt<1>("h01") @[BranchForward.scala 28:23]
          skip @[BranchForward.scala 27:116]
        else : @[BranchForward.scala 29:116]
          node _T_13 = neq(io.id_ex_rdAddr, UInt<1>("h00")) @[BranchForward.scala 29:36]
          node _T_14 = neq(io.id_ex_memRead, UInt<1>("h01")) @[BranchForward.scala 29:71]
          node _T_15 = and(_T_13, _T_14) @[BranchForward.scala 29:51]
          node _T_16 = eq(io.id_ex_rdAddr, io.rs2Addr) @[BranchForward.scala 29:99]
          node _T_17 = and(_T_15, _T_16) @[BranchForward.scala 29:79]
          when _T_17 : @[BranchForward.scala 29:116]
            io.frwd_B <= UInt<1>("h01") @[BranchForward.scala 30:23]
            skip @[BranchForward.scala 29:116]
      node _T_18 = neq(io.ex_mem_rdAddr, UInt<1>("h00")) @[BranchForward.scala 34:31]
      node _T_19 = neq(io.ex_mem_memRead, UInt<1>("h01")) @[BranchForward.scala 34:67]
      node _T_20 = and(_T_18, _T_19) @[BranchForward.scala 34:46]
      node _T_21 = neq(io.id_ex_rdAddr, UInt<1>("h00")) @[BranchForward.scala 35:28]
      node _T_22 = eq(io.id_ex_rdAddr, io.rs1Addr) @[BranchForward.scala 35:64]
      node _T_23 = and(_T_21, _T_22) @[BranchForward.scala 35:44]
      node _T_24 = eq(io.id_ex_rdAddr, io.rs2Addr) @[BranchForward.scala 35:100]
      node _T_25 = and(_T_23, _T_24) @[BranchForward.scala 35:80]
      node _T_26 = not(_T_25) @[BranchForward.scala 35:9]
      node _T_27 = and(_T_20, _T_26) @[BranchForward.scala 34:75]
      node _T_28 = eq(io.ex_mem_rdAddr, io.rs1Addr) @[BranchForward.scala 36:27]
      node _T_29 = and(_T_27, _T_28) @[BranchForward.scala 35:117]
      node _T_30 = eq(io.ex_mem_rdAddr, io.rs2Addr) @[BranchForward.scala 36:64]
      node _T_31 = and(_T_29, _T_30) @[BranchForward.scala 36:43]
      when _T_31 : @[BranchForward.scala 36:80]
        io.frwd_A <= UInt<2>("h02") @[BranchForward.scala 37:23]
        io.frwd_B <= UInt<2>("h02") @[BranchForward.scala 38:23]
        skip @[BranchForward.scala 36:80]
      else : @[BranchForward.scala 41:43]
        node _T_32 = neq(io.ex_mem_rdAddr, UInt<1>("h00")) @[BranchForward.scala 39:37]
        node _T_33 = neq(io.ex_mem_memRead, UInt<1>("h01")) @[BranchForward.scala 39:73]
        node _T_34 = and(_T_32, _T_33) @[BranchForward.scala 39:52]
        node _T_35 = neq(io.id_ex_rdAddr, UInt<1>("h00")) @[BranchForward.scala 40:28]
        node _T_36 = eq(io.id_ex_rdAddr, io.rs2Addr) @[BranchForward.scala 40:64]
        node _T_37 = and(_T_35, _T_36) @[BranchForward.scala 40:44]
        node _T_38 = not(_T_37) @[BranchForward.scala 40:9]
        node _T_39 = and(_T_34, _T_38) @[BranchForward.scala 39:81]
        node _T_40 = eq(io.ex_mem_rdAddr, io.rs2Addr) @[BranchForward.scala 41:27]
        node _T_41 = and(_T_39, _T_40) @[BranchForward.scala 40:81]
        when _T_41 : @[BranchForward.scala 41:43]
          io.frwd_B <= UInt<2>("h02") @[BranchForward.scala 42:23]
          skip @[BranchForward.scala 41:43]
        else : @[BranchForward.scala 45:43]
          node _T_42 = neq(io.ex_mem_rdAddr, UInt<1>("h00")) @[BranchForward.scala 43:37]
          node _T_43 = neq(io.ex_mem_memRead, UInt<1>("h01")) @[BranchForward.scala 43:73]
          node _T_44 = and(_T_42, _T_43) @[BranchForward.scala 43:52]
          node _T_45 = neq(io.id_ex_rdAddr, UInt<1>("h00")) @[BranchForward.scala 44:28]
          node _T_46 = eq(io.id_ex_rdAddr, io.rs1Addr) @[BranchForward.scala 44:64]
          node _T_47 = and(_T_45, _T_46) @[BranchForward.scala 44:44]
          node _T_48 = not(_T_47) @[BranchForward.scala 44:9]
          node _T_49 = and(_T_44, _T_48) @[BranchForward.scala 43:81]
          node _T_50 = eq(io.ex_mem_rdAddr, io.rs1Addr) @[BranchForward.scala 45:27]
          node _T_51 = and(_T_49, _T_50) @[BranchForward.scala 44:81]
          when _T_51 : @[BranchForward.scala 45:43]
            io.frwd_A <= UInt<2>("h02") @[BranchForward.scala 46:23]
            skip @[BranchForward.scala 45:43]
          else : @[BranchForward.scala 49:81]
            node _T_52 = neq(io.ex_mem_rdAddr, UInt<1>("h00")) @[BranchForward.scala 47:37]
            node _T_53 = eq(io.ex_mem_memRead, UInt<1>("h01")) @[BranchForward.scala 47:73]
            node _T_54 = and(_T_52, _T_53) @[BranchForward.scala 47:52]
            node _T_55 = neq(io.id_ex_rdAddr, UInt<1>("h00")) @[BranchForward.scala 48:28]
            node _T_56 = eq(io.id_ex_rdAddr, io.rs1Addr) @[BranchForward.scala 48:64]
            node _T_57 = and(_T_55, _T_56) @[BranchForward.scala 48:44]
            node _T_58 = eq(io.id_ex_rdAddr, io.rs2Addr) @[BranchForward.scala 48:100]
            node _T_59 = and(_T_57, _T_58) @[BranchForward.scala 48:80]
            node _T_60 = not(_T_59) @[BranchForward.scala 48:9]
            node _T_61 = and(_T_54, _T_60) @[BranchForward.scala 47:81]
            node _T_62 = eq(io.ex_mem_rdAddr, io.rs1Addr) @[BranchForward.scala 49:27]
            node _T_63 = and(_T_61, _T_62) @[BranchForward.scala 48:117]
            node _T_64 = eq(io.ex_mem_rdAddr, io.rs2Addr) @[BranchForward.scala 49:64]
            node _T_65 = and(_T_63, _T_64) @[BranchForward.scala 49:43]
            when _T_65 : @[BranchForward.scala 49:81]
              io.frwd_A <= UInt<3>("h04") @[BranchForward.scala 51:23]
              io.frwd_B <= UInt<3>("h04") @[BranchForward.scala 52:23]
              skip @[BranchForward.scala 49:81]
            else : @[BranchForward.scala 56:43]
              node _T_66 = neq(io.ex_mem_rdAddr, UInt<1>("h00")) @[BranchForward.scala 54:37]
              node _T_67 = eq(io.ex_mem_memRead, UInt<1>("h01")) @[BranchForward.scala 54:73]
              node _T_68 = and(_T_66, _T_67) @[BranchForward.scala 54:52]
              node _T_69 = neq(io.id_ex_rdAddr, UInt<1>("h00")) @[BranchForward.scala 55:28]
              node _T_70 = eq(io.id_ex_rdAddr, io.rs2Addr) @[BranchForward.scala 55:64]
              node _T_71 = and(_T_69, _T_70) @[BranchForward.scala 55:44]
              node _T_72 = not(_T_71) @[BranchForward.scala 55:9]
              node _T_73 = and(_T_68, _T_72) @[BranchForward.scala 54:81]
              node _T_74 = eq(io.ex_mem_rdAddr, io.rs2Addr) @[BranchForward.scala 56:27]
              node _T_75 = and(_T_73, _T_74) @[BranchForward.scala 55:81]
              when _T_75 : @[BranchForward.scala 56:43]
                io.frwd_B <= UInt<3>("h04") @[BranchForward.scala 57:23]
                skip @[BranchForward.scala 56:43]
              else : @[BranchForward.scala 60:43]
                node _T_76 = eq(io.c_branch, UInt<1>("h01")) @[BranchForward.scala 58:32]
                node _T_77 = neq(io.ex_mem_rdAddr, UInt<1>("h00")) @[BranchForward.scala 58:60]
                node _T_78 = and(_T_76, _T_77) @[BranchForward.scala 58:40]
                node _T_79 = eq(io.ex_mem_memRead, UInt<1>("h01")) @[BranchForward.scala 58:96]
                node _T_80 = and(_T_78, _T_79) @[BranchForward.scala 58:75]
                node _T_81 = neq(io.id_ex_rdAddr, UInt<1>("h00")) @[BranchForward.scala 59:28]
                node _T_82 = eq(io.id_ex_rdAddr, io.rs1Addr) @[BranchForward.scala 59:64]
                node _T_83 = and(_T_81, _T_82) @[BranchForward.scala 59:44]
                node _T_84 = not(_T_83) @[BranchForward.scala 59:9]
                node _T_85 = and(_T_80, _T_84) @[BranchForward.scala 58:104]
                node _T_86 = eq(io.ex_mem_rdAddr, io.rs1Addr) @[BranchForward.scala 60:27]
                node _T_87 = and(_T_85, _T_86) @[BranchForward.scala 59:81]
                when _T_87 : @[BranchForward.scala 60:43]
                  io.frwd_A <= UInt<3>("h04") @[BranchForward.scala 61:23]
                  skip @[BranchForward.scala 60:43]
      node _T_88 = neq(io.mem_wr_rdAddr, UInt<1>("h00")) @[BranchForward.scala 65:31]
      node _T_89 = neq(io.mem_wr_memRead, UInt<1>("h01")) @[BranchForward.scala 65:67]
      node _T_90 = and(_T_88, _T_89) @[BranchForward.scala 65:46]
      node _T_91 = neq(io.id_ex_rdAddr, UInt<1>("h00")) @[BranchForward.scala 67:28]
      node _T_92 = eq(io.id_ex_rdAddr, io.rs1Addr) @[BranchForward.scala 67:64]
      node _T_93 = and(_T_91, _T_92) @[BranchForward.scala 67:44]
      node _T_94 = eq(io.id_ex_rdAddr, io.rs2Addr) @[BranchForward.scala 67:100]
      node _T_95 = and(_T_93, _T_94) @[BranchForward.scala 67:80]
      node _T_96 = not(_T_95) @[BranchForward.scala 67:9]
      node _T_97 = and(_T_90, _T_96) @[BranchForward.scala 65:75]
      node _T_98 = neq(io.ex_mem_rdAddr, UInt<1>("h00")) @[BranchForward.scala 69:29]
      node _T_99 = eq(io.ex_mem_rdAddr, io.rs1Addr) @[BranchForward.scala 69:66]
      node _T_100 = and(_T_98, _T_99) @[BranchForward.scala 69:45]
      node _T_101 = eq(io.ex_mem_rdAddr, io.rs2Addr) @[BranchForward.scala 69:103]
      node _T_102 = and(_T_100, _T_101) @[BranchForward.scala 69:82]
      node _T_103 = not(_T_102) @[BranchForward.scala 69:9]
      node _T_104 = and(_T_97, _T_103) @[BranchForward.scala 67:117]
      node _T_105 = eq(io.mem_wr_rdAddr, io.rs1Addr) @[BranchForward.scala 70:27]
      node _T_106 = and(_T_104, _T_105) @[BranchForward.scala 69:120]
      node _T_107 = eq(io.mem_wr_rdAddr, io.rs2Addr) @[BranchForward.scala 70:64]
      node _T_108 = and(_T_106, _T_107) @[BranchForward.scala 70:43]
      when _T_108 : @[BranchForward.scala 70:81]
        io.frwd_A <= UInt<2>("h03") @[BranchForward.scala 71:23]
        io.frwd_B <= UInt<2>("h03") @[BranchForward.scala 72:23]
        skip @[BranchForward.scala 70:81]
      else : @[BranchForward.scala 78:44]
        node _T_109 = neq(io.mem_wr_rdAddr, UInt<1>("h00")) @[BranchForward.scala 73:37]
        node _T_110 = neq(io.mem_wr_memRead, UInt<1>("h01")) @[BranchForward.scala 73:73]
        node _T_111 = and(_T_109, _T_110) @[BranchForward.scala 73:52]
        node _T_112 = neq(io.id_ex_rdAddr, UInt<1>("h00")) @[BranchForward.scala 75:28]
        node _T_113 = eq(io.id_ex_rdAddr, io.rs2Addr) @[BranchForward.scala 75:64]
        node _T_114 = and(_T_112, _T_113) @[BranchForward.scala 75:44]
        node _T_115 = not(_T_114) @[BranchForward.scala 75:9]
        node _T_116 = and(_T_111, _T_115) @[BranchForward.scala 73:81]
        node _T_117 = neq(io.ex_mem_rdAddr, UInt<1>("h00")) @[BranchForward.scala 77:29]
        node _T_118 = eq(io.ex_mem_rdAddr, io.rs2Addr) @[BranchForward.scala 77:66]
        node _T_119 = and(_T_117, _T_118) @[BranchForward.scala 77:45]
        node _T_120 = not(_T_119) @[BranchForward.scala 77:9]
        node _T_121 = and(_T_116, _T_120) @[BranchForward.scala 75:81]
        node _T_122 = eq(io.mem_wr_rdAddr, io.rs2Addr) @[BranchForward.scala 78:27]
        node _T_123 = and(_T_121, _T_122) @[BranchForward.scala 77:83]
        when _T_123 : @[BranchForward.scala 78:44]
          io.frwd_B <= UInt<2>("h03") @[BranchForward.scala 79:23]
          skip @[BranchForward.scala 78:44]
        else : @[BranchForward.scala 85:44]
          node _T_124 = neq(io.mem_wr_rdAddr, UInt<1>("h00")) @[BranchForward.scala 80:37]
          node _T_125 = neq(io.mem_wr_memRead, UInt<1>("h01")) @[BranchForward.scala 80:73]
          node _T_126 = and(_T_124, _T_125) @[BranchForward.scala 80:52]
          node _T_127 = neq(io.id_ex_rdAddr, UInt<1>("h00")) @[BranchForward.scala 82:28]
          node _T_128 = eq(io.id_ex_rdAddr, io.rs1Addr) @[BranchForward.scala 82:64]
          node _T_129 = and(_T_127, _T_128) @[BranchForward.scala 82:44]
          node _T_130 = not(_T_129) @[BranchForward.scala 82:9]
          node _T_131 = and(_T_126, _T_130) @[BranchForward.scala 80:81]
          node _T_132 = neq(io.ex_mem_rdAddr, UInt<1>("h00")) @[BranchForward.scala 84:29]
          node _T_133 = eq(io.ex_mem_rdAddr, io.rs1Addr) @[BranchForward.scala 84:66]
          node _T_134 = and(_T_132, _T_133) @[BranchForward.scala 84:45]
          node _T_135 = not(_T_134) @[BranchForward.scala 84:9]
          node _T_136 = and(_T_131, _T_135) @[BranchForward.scala 82:81]
          node _T_137 = eq(io.mem_wr_rdAddr, io.rs1Addr) @[BranchForward.scala 85:27]
          node _T_138 = and(_T_136, _T_137) @[BranchForward.scala 84:83]
          when _T_138 : @[BranchForward.scala 85:44]
            io.frwd_A <= UInt<2>("h03") @[BranchForward.scala 86:23]
            skip @[BranchForward.scala 85:44]
          else : @[BranchForward.scala 92:80]
            node _T_139 = neq(io.mem_wr_rdAddr, UInt<1>("h00")) @[BranchForward.scala 87:37]
            node _T_140 = eq(io.mem_wr_memRead, UInt<1>("h01")) @[BranchForward.scala 87:73]
            node _T_141 = and(_T_139, _T_140) @[BranchForward.scala 87:52]
            node _T_142 = neq(io.id_ex_rdAddr, UInt<1>("h00")) @[BranchForward.scala 89:28]
            node _T_143 = eq(io.id_ex_rdAddr, io.rs1Addr) @[BranchForward.scala 89:64]
            node _T_144 = and(_T_142, _T_143) @[BranchForward.scala 89:44]
            node _T_145 = eq(io.id_ex_rdAddr, io.rs2Addr) @[BranchForward.scala 89:100]
            node _T_146 = and(_T_144, _T_145) @[BranchForward.scala 89:80]
            node _T_147 = not(_T_146) @[BranchForward.scala 89:9]
            node _T_148 = and(_T_141, _T_147) @[BranchForward.scala 87:81]
            node _T_149 = neq(io.ex_mem_rdAddr, UInt<1>("h00")) @[BranchForward.scala 91:29]
            node _T_150 = eq(io.ex_mem_rdAddr, io.rs1Addr) @[BranchForward.scala 91:66]
            node _T_151 = and(_T_149, _T_150) @[BranchForward.scala 91:45]
            node _T_152 = eq(io.ex_mem_rdAddr, io.rs2Addr) @[BranchForward.scala 91:103]
            node _T_153 = and(_T_151, _T_152) @[BranchForward.scala 91:82]
            node _T_154 = not(_T_153) @[BranchForward.scala 91:9]
            node _T_155 = and(_T_148, _T_154) @[BranchForward.scala 89:117]
            node _T_156 = eq(io.mem_wr_rdAddr, io.rs1Addr) @[BranchForward.scala 92:27]
            node _T_157 = and(_T_155, _T_156) @[BranchForward.scala 91:120]
            node _T_158 = eq(io.mem_wr_rdAddr, io.rs2Addr) @[BranchForward.scala 92:64]
            node _T_159 = and(_T_157, _T_158) @[BranchForward.scala 92:43]
            when _T_159 : @[BranchForward.scala 92:80]
              io.frwd_A <= UInt<3>("h05") @[BranchForward.scala 94:23]
              io.frwd_B <= UInt<3>("h05") @[BranchForward.scala 95:23]
              skip @[BranchForward.scala 92:80]
            else : @[BranchForward.scala 101:44]
              node _T_160 = neq(io.mem_wr_rdAddr, UInt<1>("h00")) @[BranchForward.scala 96:37]
              node _T_161 = eq(io.mem_wr_memRead, UInt<1>("h01")) @[BranchForward.scala 96:73]
              node _T_162 = and(_T_160, _T_161) @[BranchForward.scala 96:52]
              node _T_163 = neq(io.id_ex_rdAddr, UInt<1>("h00")) @[BranchForward.scala 98:28]
              node _T_164 = eq(io.id_ex_rdAddr, io.rs2Addr) @[BranchForward.scala 98:64]
              node _T_165 = and(_T_163, _T_164) @[BranchForward.scala 98:44]
              node _T_166 = not(_T_165) @[BranchForward.scala 98:9]
              node _T_167 = and(_T_162, _T_166) @[BranchForward.scala 96:81]
              node _T_168 = neq(io.ex_mem_rdAddr, UInt<1>("h00")) @[BranchForward.scala 100:29]
              node _T_169 = eq(io.ex_mem_rdAddr, io.rs2Addr) @[BranchForward.scala 100:66]
              node _T_170 = and(_T_168, _T_169) @[BranchForward.scala 100:45]
              node _T_171 = not(_T_170) @[BranchForward.scala 100:9]
              node _T_172 = and(_T_167, _T_171) @[BranchForward.scala 98:81]
              node _T_173 = eq(io.mem_wr_rdAddr, io.rs2Addr) @[BranchForward.scala 101:27]
              node _T_174 = and(_T_172, _T_173) @[BranchForward.scala 100:83]
              when _T_174 : @[BranchForward.scala 101:44]
                io.frwd_B <= UInt<3>("h05") @[BranchForward.scala 102:23]
                skip @[BranchForward.scala 101:44]
              else : @[BranchForward.scala 108:44]
                node _T_175 = neq(io.mem_wr_rdAddr, UInt<1>("h00")) @[BranchForward.scala 103:37]
                node _T_176 = eq(io.mem_wr_memRead, UInt<1>("h01")) @[BranchForward.scala 103:73]
                node _T_177 = and(_T_175, _T_176) @[BranchForward.scala 103:52]
                node _T_178 = neq(io.id_ex_rdAddr, UInt<1>("h00")) @[BranchForward.scala 105:28]
                node _T_179 = eq(io.id_ex_rdAddr, io.rs1Addr) @[BranchForward.scala 105:64]
                node _T_180 = and(_T_178, _T_179) @[BranchForward.scala 105:44]
                node _T_181 = not(_T_180) @[BranchForward.scala 105:9]
                node _T_182 = and(_T_177, _T_181) @[BranchForward.scala 103:81]
                node _T_183 = neq(io.ex_mem_rdAddr, UInt<1>("h00")) @[BranchForward.scala 107:29]
                node _T_184 = eq(io.ex_mem_rdAddr, io.rs1Addr) @[BranchForward.scala 107:66]
                node _T_185 = and(_T_183, _T_184) @[BranchForward.scala 107:45]
                node _T_186 = not(_T_185) @[BranchForward.scala 107:9]
                node _T_187 = and(_T_182, _T_186) @[BranchForward.scala 105:81]
                node _T_188 = eq(io.mem_wr_rdAddr, io.rs1Addr) @[BranchForward.scala 108:27]
                node _T_189 = and(_T_187, _T_188) @[BranchForward.scala 107:82]
                when _T_189 : @[BranchForward.scala 108:44]
                  io.frwd_A <= UInt<3>("h05") @[BranchForward.scala 109:23]
                  skip @[BranchForward.scala 108:44]
      skip @[BranchForward.scala 22:30]
    else : @[BranchForward.scala 111:36]
      node _T_190 = eq(io.c_branch, UInt<1>("h00")) @[BranchForward.scala 111:28]
      when _T_190 : @[BranchForward.scala 111:36]
        node _T_191 = neq(io.id_ex_rdAddr, UInt<1>("h00")) @[BranchForward.scala 113:30]
        node _T_192 = neq(io.id_ex_memRead, UInt<1>("h01")) @[BranchForward.scala 113:65]
        node _T_193 = and(_T_191, _T_192) @[BranchForward.scala 113:45]
        node _T_194 = eq(io.id_ex_rdAddr, io.rs1Addr) @[BranchForward.scala 113:93]
        node _T_195 = and(_T_193, _T_194) @[BranchForward.scala 113:73]
        when _T_195 : @[BranchForward.scala 113:109]
          io.frwd_A <= UInt<3>("h06") @[BranchForward.scala 114:23]
          skip @[BranchForward.scala 113:109]
        node _T_196 = neq(io.ex_mem_rdAddr, UInt<1>("h00")) @[BranchForward.scala 117:31]
        node _T_197 = neq(io.ex_mem_memRead, UInt<1>("h01")) @[BranchForward.scala 117:67]
        node _T_198 = and(_T_196, _T_197) @[BranchForward.scala 117:46]
        node _T_199 = neq(io.id_ex_rdAddr, UInt<1>("h00")) @[BranchForward.scala 118:28]
        node _T_200 = eq(io.id_ex_rdAddr, io.rs1Addr) @[BranchForward.scala 118:64]
        node _T_201 = and(_T_199, _T_200) @[BranchForward.scala 118:44]
        node _T_202 = not(_T_201) @[BranchForward.scala 118:9]
        node _T_203 = and(_T_198, _T_202) @[BranchForward.scala 117:75]
        node _T_204 = eq(io.ex_mem_rdAddr, io.rs1Addr) @[BranchForward.scala 119:27]
        node _T_205 = and(_T_203, _T_204) @[BranchForward.scala 118:81]
        when _T_205 : @[BranchForward.scala 119:43]
          io.frwd_A <= UInt<3>("h07") @[BranchForward.scala 120:23]
          skip @[BranchForward.scala 119:43]
        else : @[BranchForward.scala 123:43]
          node _T_206 = neq(io.ex_mem_rdAddr, UInt<1>("h00")) @[BranchForward.scala 121:37]
          node _T_207 = eq(io.ex_mem_memRead, UInt<1>("h01")) @[BranchForward.scala 121:73]
          node _T_208 = and(_T_206, _T_207) @[BranchForward.scala 121:52]
          node _T_209 = neq(io.id_ex_rdAddr, UInt<1>("h00")) @[BranchForward.scala 122:28]
          node _T_210 = eq(io.id_ex_rdAddr, io.rs1Addr) @[BranchForward.scala 122:64]
          node _T_211 = and(_T_209, _T_210) @[BranchForward.scala 122:44]
          node _T_212 = not(_T_211) @[BranchForward.scala 122:9]
          node _T_213 = and(_T_208, _T_212) @[BranchForward.scala 121:81]
          node _T_214 = eq(io.ex_mem_rdAddr, io.rs1Addr) @[BranchForward.scala 123:27]
          node _T_215 = and(_T_213, _T_214) @[BranchForward.scala 122:81]
          when _T_215 : @[BranchForward.scala 123:43]
            io.frwd_A <= UInt<4>("h09") @[BranchForward.scala 125:23]
            skip @[BranchForward.scala 123:43]
        node _T_216 = neq(io.mem_wr_rdAddr, UInt<1>("h00")) @[BranchForward.scala 128:31]
        node _T_217 = neq(io.mem_wr_memRead, UInt<1>("h01")) @[BranchForward.scala 128:67]
        node _T_218 = and(_T_216, _T_217) @[BranchForward.scala 128:46]
        node _T_219 = neq(io.id_ex_rdAddr, UInt<1>("h00")) @[BranchForward.scala 130:28]
        node _T_220 = eq(io.id_ex_rdAddr, io.rs1Addr) @[BranchForward.scala 130:64]
        node _T_221 = and(_T_219, _T_220) @[BranchForward.scala 130:44]
        node _T_222 = not(_T_221) @[BranchForward.scala 130:9]
        node _T_223 = and(_T_218, _T_222) @[BranchForward.scala 128:75]
        node _T_224 = neq(io.ex_mem_rdAddr, UInt<1>("h00")) @[BranchForward.scala 132:29]
        node _T_225 = eq(io.ex_mem_rdAddr, io.rs1Addr) @[BranchForward.scala 132:66]
        node _T_226 = and(_T_224, _T_225) @[BranchForward.scala 132:45]
        node _T_227 = not(_T_226) @[BranchForward.scala 132:9]
        node _T_228 = and(_T_223, _T_227) @[BranchForward.scala 130:81]
        node _T_229 = eq(io.mem_wr_rdAddr, io.rs1Addr) @[BranchForward.scala 133:27]
        node _T_230 = and(_T_228, _T_229) @[BranchForward.scala 132:83]
        when _T_230 : @[BranchForward.scala 133:43]
          io.frwd_A <= UInt<4>("h08") @[BranchForward.scala 134:23]
          skip @[BranchForward.scala 133:43]
        else : @[BranchForward.scala 140:44]
          node _T_231 = neq(io.mem_wr_rdAddr, UInt<1>("h00")) @[BranchForward.scala 135:37]
          node _T_232 = eq(io.mem_wr_memRead, UInt<1>("h01")) @[BranchForward.scala 135:73]
          node _T_233 = and(_T_231, _T_232) @[BranchForward.scala 135:52]
          node _T_234 = neq(io.id_ex_rdAddr, UInt<1>("h00")) @[BranchForward.scala 137:28]
          node _T_235 = eq(io.id_ex_rdAddr, io.rs1Addr) @[BranchForward.scala 137:64]
          node _T_236 = and(_T_234, _T_235) @[BranchForward.scala 137:44]
          node _T_237 = not(_T_236) @[BranchForward.scala 137:9]
          node _T_238 = and(_T_233, _T_237) @[BranchForward.scala 135:81]
          node _T_239 = neq(io.ex_mem_rdAddr, UInt<1>("h00")) @[BranchForward.scala 139:29]
          node _T_240 = eq(io.ex_mem_rdAddr, io.rs1Addr) @[BranchForward.scala 139:66]
          node _T_241 = and(_T_239, _T_240) @[BranchForward.scala 139:45]
          node _T_242 = not(_T_241) @[BranchForward.scala 139:9]
          node _T_243 = and(_T_238, _T_242) @[BranchForward.scala 137:81]
          node _T_244 = eq(io.mem_wr_rdAddr, io.rs1Addr) @[BranchForward.scala 140:27]
          node _T_245 = and(_T_243, _T_244) @[BranchForward.scala 139:83]
          when _T_245 : @[BranchForward.scala 140:44]
            io.frwd_A <= UInt<4>("h0a") @[BranchForward.scala 142:23]
            skip @[BranchForward.scala 140:44]
        skip @[BranchForward.scala 111:36]
    
  module structuralDetector : 
    input clock : Clock
    input reset : Reset
    output io : {flip rs1Addr : UInt<5>, flip rs2Addr : UInt<5>, flip mem_wb_regWr : UInt<1>, flip mem_wb_rdAddr : UInt<5>, frwd_A : UInt<1>, frwd_B : UInt<1>}
    
    io.frwd_A <= UInt<1>("h00") @[structural detector.scala 15:15]
    io.frwd_B <= UInt<1>("h00") @[structural detector.scala 16:15]
    node _T = eq(io.mem_wb_regWr, UInt<1>("h01")) @[structural detector.scala 17:26]
    node _T_1 = eq(io.mem_wb_rdAddr, io.rs1Addr) @[structural detector.scala 17:55]
    node _T_2 = and(_T, _T_1) @[structural detector.scala 17:34]
    when _T_2 : @[structural detector.scala 17:71]
      io.frwd_A <= UInt<1>("h01") @[structural detector.scala 18:19]
      skip @[structural detector.scala 17:71]
    else : @[structural detector.scala 19:17]
      io.frwd_A <= UInt<1>("h00") @[structural detector.scala 20:19]
      skip @[structural detector.scala 19:17]
    node _T_3 = eq(io.mem_wb_regWr, UInt<1>("h01")) @[structural detector.scala 22:26]
    node _T_4 = eq(io.mem_wb_rdAddr, io.rs2Addr) @[structural detector.scala 22:54]
    node _T_5 = and(_T_3, _T_4) @[structural detector.scala 22:34]
    when _T_5 : @[structural detector.scala 22:70]
      io.frwd_B <= UInt<1>("h01") @[structural detector.scala 23:19]
      skip @[structural detector.scala 22:70]
    else : @[structural detector.scala 24:17]
      io.frwd_B <= UInt<1>("h00") @[structural detector.scala 25:19]
      skip @[structural detector.scala 24:17]
    
  module hazardDetection : 
    input clock : Clock
    input reset : Reset
    output io : {flip id_ex_memRead : UInt<1>, flip id_ex_rdAddr : UInt<5>, flip if_id_in_inst : UInt<32>, flip in_pc : SInt<32>, flip in_pc4 : SInt<32>, inst_frwd : UInt<1>, pc_frwd : UInt<1>, ctrl_frwd : UInt<1>, if_id_inst_out : UInt<32>, pc4_out : SInt<32>, pc_out : SInt<32>}
    
    node rs1Addr = bits(io.if_id_in_inst, 19, 15) @[hazardDetection.scala 21:35]
    node rs2Addr = bits(io.if_id_in_inst, 24, 20) @[hazardDetection.scala 22:35]
    node _T = eq(io.id_ex_memRead, UInt<1>("h01")) @[hazardDetection.scala 23:27]
    node _T_1 = eq(io.id_ex_rdAddr, rs1Addr) @[hazardDetection.scala 23:59]
    node _T_2 = eq(io.id_ex_rdAddr, rs2Addr) @[hazardDetection.scala 23:91]
    node _T_3 = or(_T_1, _T_2) @[hazardDetection.scala 23:72]
    node _T_4 = and(_T, _T_3) @[hazardDetection.scala 23:38]
    when _T_4 : @[hazardDetection.scala 23:105]
      io.inst_frwd <= UInt<1>("h01") @[hazardDetection.scala 24:22]
      io.pc_frwd <= UInt<1>("h01") @[hazardDetection.scala 25:20]
      io.ctrl_frwd <= UInt<1>("h01") @[hazardDetection.scala 26:22]
      io.if_id_inst_out <= io.if_id_in_inst @[hazardDetection.scala 27:27]
      io.pc_out <= io.in_pc @[hazardDetection.scala 28:19]
      io.pc4_out <= io.in_pc4 @[hazardDetection.scala 29:20]
      skip @[hazardDetection.scala 23:105]
    else : @[hazardDetection.scala 30:16]
      io.inst_frwd <= UInt<1>("h00") @[hazardDetection.scala 31:22]
      io.pc_frwd <= UInt<1>("h00") @[hazardDetection.scala 32:20]
      io.ctrl_frwd <= UInt<1>("h00") @[hazardDetection.scala 33:22]
      io.if_id_inst_out <= io.if_id_in_inst @[hazardDetection.scala 34:27]
      io.pc4_out <= io.in_pc4 @[hazardDetection.scala 35:20]
      io.pc_out <= io.in_pc @[hazardDetection.scala 36:19]
      skip @[hazardDetection.scala 30:16]
    
  module if_id : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_pc : SInt<32>, flip in_pc4 : SInt<32>, flip in_inst : UInt<32>, pc_out : SInt<32>, pc4_out : SInt<32>, inst_out : UInt<32>}
    
    reg reg_opCode : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[IF-ID reg.scala 33:29]
    reg reg_pc : SInt<32>, clock with : (reset => (reset, asSInt(UInt<32>("h00")))) @[IF-ID reg.scala 34:25]
    reg reg_pc4 : SInt<32>, clock with : (reset => (reset, asSInt(UInt<32>("h00")))) @[IF-ID reg.scala 35:26]
    reg reg_imm : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[IF-ID reg.scala 36:26]
    reg reg_inst : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[IF-ID reg.scala 42:27]
    reg_inst <= io.in_inst @[IF-ID reg.scala 44:14]
    reg_pc <= io.in_pc @[IF-ID reg.scala 46:12]
    reg_pc4 <= io.in_pc4 @[IF-ID reg.scala 47:13]
    io.inst_out <= reg_inst @[IF-ID reg.scala 55:17]
    io.pc_out <= reg_pc @[IF-ID reg.scala 57:15]
    io.pc4_out <= reg_pc4 @[IF-ID reg.scala 58:16]
    
  module id_ex : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_c_memWrite : UInt<1>, flip in_c_branch : UInt<1>, flip in_c_memRead : UInt<1>, flip in_c_regWrite : UInt<1>, flip in_c_memToReg : UInt<1>, flip in_c_alu_Operation : UInt<3>, flip in_c_operand_A : UInt<2>, flip in_c_operand_B : UInt<1>, flip in_c_nextPc : UInt<2>, flip in_pc : SInt<32>, flip in_pc4 : SInt<32>, flip in_imm : SInt<32>, flip in_rs1 : SInt<32>, flip in_rs2 : SInt<32>, flip in_rs1Addr : UInt<5>, flip in_rs2Addr : UInt<5>, flip in_Rdaddr : UInt<5>, flip in_aluCout : UInt<11>, flip in_func3 : UInt<3>, flip in_func7 : UInt<7>, c_memWrite_out : UInt<1>, c_branch_out : UInt<1>, c_memRead_out : UInt<1>, c_regWrite_out : UInt<1>, c_memToReg_out : UInt<1>, c_alu_Operation_out : UInt<3>, c_operand_A_out : UInt<2>, c_operand_B_out : UInt<1>, c_nextPc_out : UInt<2>, pc_out : SInt<32>, pc4_out : SInt<32>, imm_out : SInt<32>, rs1_out : SInt<32>, rs2_out : SInt<32>, rs1Addr_out : UInt<5>, rs2Addr_out : UInt<5>, rdaddr_out : UInt<5>, aluCout_out : UInt<11>, func3_out : UInt<3>, func7_out : UInt<7>}
    
    reg regc_memWrite : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ID-EX.scala 50:32]
    reg regc_branch : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ID-EX.scala 51:30]
    reg regc_memRead : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ID-EX.scala 52:31]
    reg regc_regWrite : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ID-EX.scala 53:32]
    reg regc_memToReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ID-EX.scala 54:32]
    reg regc_alu_Operation : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[ID-EX.scala 55:37]
    reg regc_operand_A : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[ID-EX.scala 56:33]
    reg regc_operand_B : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ID-EX.scala 57:33]
    reg regc_nextPc : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[ID-EX.scala 58:30]
    reg regpc : SInt<32>, clock with : (reset => (reset, asSInt(UInt<32>("h00")))) @[ID-EX.scala 59:24]
    reg regpc4 : SInt<32>, clock with : (reset => (reset, asSInt(UInt<32>("h00")))) @[ID-EX.scala 60:25]
    reg regimm : SInt<32>, clock with : (reset => (reset, asSInt(UInt<32>("h00")))) @[ID-EX.scala 61:25]
    reg regrs1 : SInt<32>, clock with : (reset => (reset, asSInt(UInt<32>("h00")))) @[ID-EX.scala 62:25]
    reg regrs2 : SInt<32>, clock with : (reset => (reset, asSInt(UInt<32>("h00")))) @[ID-EX.scala 63:25]
    reg regrs1_Addr : UInt<5>, clock with : (reset => (reset, UInt<5>("h00"))) @[ID-EX.scala 64:30]
    reg regrs2_Addr : UInt<5>, clock with : (reset => (reset, UInt<5>("h00"))) @[ID-EX.scala 65:30]
    reg regrd_addr : UInt<5>, clock with : (reset => (reset, UInt<5>("h00"))) @[ID-EX.scala 66:29]
    reg regAluCout : UInt<11>, clock with : (reset => (reset, UInt<11>("h00"))) @[ID-EX.scala 67:29]
    reg regFunc3 : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[ID-EX.scala 68:27]
    reg regFunc7 : UInt<7>, clock with : (reset => (reset, UInt<7>("h00"))) @[ID-EX.scala 69:27]
    regc_memWrite <= io.in_c_memWrite @[ID-EX.scala 71:19]
    regc_branch <= io.in_c_branch @[ID-EX.scala 72:17]
    regc_memRead <= io.in_c_memRead @[ID-EX.scala 73:18]
    regc_regWrite <= io.in_c_regWrite @[ID-EX.scala 74:19]
    regc_memToReg <= io.in_c_memToReg @[ID-EX.scala 75:19]
    regc_alu_Operation <= io.in_c_alu_Operation @[ID-EX.scala 76:24]
    regc_operand_A <= io.in_c_operand_A @[ID-EX.scala 77:20]
    regc_operand_B <= io.in_c_operand_B @[ID-EX.scala 78:20]
    regpc <= io.in_pc @[ID-EX.scala 79:11]
    regpc4 <= io.in_pc4 @[ID-EX.scala 80:12]
    regimm <= io.in_imm @[ID-EX.scala 81:12]
    regrd_addr <= io.in_Rdaddr @[ID-EX.scala 82:16]
    regrs1 <= io.in_rs1 @[ID-EX.scala 83:12]
    regrs2 <= io.in_rs2 @[ID-EX.scala 84:12]
    regrs1_Addr <= io.in_rs1Addr @[ID-EX.scala 85:17]
    regrs2_Addr <= io.in_rs2Addr @[ID-EX.scala 86:17]
    regc_nextPc <= io.in_c_nextPc @[ID-EX.scala 87:17]
    regAluCout <= io.in_aluCout @[ID-EX.scala 88:16]
    regFunc3 <= io.in_func3 @[ID-EX.scala 89:14]
    regFunc7 <= io.in_func7 @[ID-EX.scala 90:14]
    io.c_memWrite_out <= regc_memWrite @[ID-EX.scala 92:23]
    io.c_branch_out <= regc_branch @[ID-EX.scala 93:21]
    io.c_memRead_out <= regc_memRead @[ID-EX.scala 94:22]
    io.c_regWrite_out <= regc_regWrite @[ID-EX.scala 95:23]
    io.c_memToReg_out <= regc_memToReg @[ID-EX.scala 96:23]
    io.c_alu_Operation_out <= regc_alu_Operation @[ID-EX.scala 97:28]
    io.c_operand_A_out <= regc_operand_A @[ID-EX.scala 98:24]
    io.c_operand_B_out <= regc_operand_B @[ID-EX.scala 99:24]
    io.pc_out <= regpc @[ID-EX.scala 100:15]
    io.pc4_out <= regpc4 @[ID-EX.scala 101:16]
    io.imm_out <= regimm @[ID-EX.scala 102:16]
    io.rdaddr_out <= regrd_addr @[ID-EX.scala 103:19]
    io.rs1_out <= regrs1 @[ID-EX.scala 104:16]
    io.rs2_out <= regrs2 @[ID-EX.scala 105:16]
    io.rs1Addr_out <= regrs1_Addr @[ID-EX.scala 106:20]
    io.rs2Addr_out <= regrs2_Addr @[ID-EX.scala 107:20]
    io.c_nextPc_out <= regc_nextPc @[ID-EX.scala 108:21]
    io.aluCout_out <= regAluCout @[ID-EX.scala 109:20]
    io.func3_out <= regFunc3 @[ID-EX.scala 110:18]
    io.func7_out <= regFunc7 @[ID-EX.scala 111:18]
    
  module ex_mem : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_c_memwr : UInt<1>, flip in_c_memrd : UInt<1>, flip in_c_memtoreg : UInt<1>, flip in_rs2 : SInt<32>, flip in_Rdaddr : UInt<5>, flip in_Rs2addr : UInt<5>, flip in_ALUout : SInt<32>, flip in_c_regWrite : UInt<1>, memwr_out : UInt<1>, memrd_out : UInt<1>, memtoreg_out : UInt<1>, rs2_out : SInt<32>, rdaddr_out : UInt<5>, rs2addr_out : UInt<5>, ALUout_out : SInt<32>, reg_write_out : UInt<1>}
    
    reg reg_memwr : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[EX-MEM.scala 26:28]
    reg reg_memrd : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[EX-MEM.scala 27:28]
    reg reg_memtoreg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[EX-MEM.scala 28:31]
    reg reg_rs2 : SInt<32>, clock with : (reset => (reset, asSInt(UInt<32>("h00")))) @[EX-MEM.scala 29:26]
    reg reg_Rdaddr : UInt<5>, clock with : (reset => (reset, UInt<5>("h00"))) @[EX-MEM.scala 30:29]
    reg reg_Rs2addr : UInt<5>, clock with : (reset => (reset, UInt<5>("h00"))) @[EX-MEM.scala 31:30]
    reg reg_Aluout : SInt<32>, clock with : (reset => (reset, asSInt(UInt<32>("h00")))) @[EX-MEM.scala 32:29]
    reg reg_regWrite : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[EX-MEM.scala 33:31]
    reg_memwr <= io.in_c_memwr @[EX-MEM.scala 35:15]
    reg_memrd <= io.in_c_memrd @[EX-MEM.scala 36:15]
    reg_memtoreg <= io.in_c_memtoreg @[EX-MEM.scala 37:18]
    reg_rs2 <= io.in_rs2 @[EX-MEM.scala 38:13]
    reg_Rdaddr <= io.in_Rdaddr @[EX-MEM.scala 39:16]
    reg_Rs2addr <= io.in_Rs2addr @[EX-MEM.scala 40:17]
    reg_Aluout <= io.in_ALUout @[EX-MEM.scala 41:16]
    reg_regWrite <= io.in_c_regWrite @[EX-MEM.scala 42:18]
    io.memwr_out <= reg_memwr @[EX-MEM.scala 44:18]
    io.memrd_out <= reg_memrd @[EX-MEM.scala 45:18]
    io.memtoreg_out <= reg_memtoreg @[EX-MEM.scala 46:21]
    io.rs2_out <= reg_rs2 @[EX-MEM.scala 47:16]
    io.rdaddr_out <= reg_Rdaddr @[EX-MEM.scala 48:19]
    io.rs2addr_out <= reg_Rs2addr @[EX-MEM.scala 49:20]
    io.ALUout_out <= reg_Aluout @[EX-MEM.scala 50:19]
    io.reg_write_out <= reg_regWrite @[EX-MEM.scala 51:22]
    
  module mem_wr : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_c_memtoreg : UInt<1>, flip in_dataOut : SInt<32>, flip in_aluOut : SInt<32>, flip in_Rdaddr : UInt<5>, flip in_c_regWrite : UInt<1>, flip in_c_memRead : UInt<1>, c_memtoreg_out : UInt<1>, dataOut_out : SInt<32>, aluOut_out : SInt<32>, Rdaddr_out : UInt<5>, c_regWrite_out : UInt<1>, c_memRead_out : UInt<1>}
    
    reg Reg_nextPc : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Mem-WR.scala 22:29]
    reg Reg_dataOut : SInt<32>, clock with : (reset => (reset, asSInt(UInt<32>("h00")))) @[Mem-WR.scala 23:30]
    reg Reg_aluOut : SInt<32>, clock with : (reset => (reset, asSInt(UInt<32>("h00")))) @[Mem-WR.scala 24:29]
    reg Reg_Rdaddr : UInt<5>, clock with : (reset => (reset, UInt<5>("h00"))) @[Mem-WR.scala 25:29]
    reg Reg_regWrite : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Mem-WR.scala 26:31]
    reg Reg_memRead : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Mem-WR.scala 27:30]
    Reg_nextPc <= io.in_c_memtoreg @[Mem-WR.scala 29:16]
    Reg_dataOut <= io.in_dataOut @[Mem-WR.scala 30:17]
    Reg_aluOut <= io.in_aluOut @[Mem-WR.scala 31:16]
    Reg_Rdaddr <= io.in_Rdaddr @[Mem-WR.scala 32:16]
    Reg_regWrite <= io.in_c_regWrite @[Mem-WR.scala 33:18]
    Reg_memRead <= io.in_c_memRead @[Mem-WR.scala 34:17]
    io.c_memtoreg_out <= Reg_nextPc @[Mem-WR.scala 36:23]
    io.dataOut_out <= Reg_dataOut @[Mem-WR.scala 37:20]
    io.aluOut_out <= Reg_aluOut @[Mem-WR.scala 38:19]
    io.Rdaddr_out <= Reg_Rdaddr @[Mem-WR.scala 39:19]
    io.c_regWrite_out <= Reg_regWrite @[Mem-WR.scala 40:23]
    io.c_memRead_out <= Reg_memRead @[Mem-WR.scala 41:22]
    
  module dataMemory : 
    input clock : Clock
    input reset : Reset
    output io : {flip writeData : UInt<1>, flip readData : UInt<1>, flip rdAddr : UInt<10>, flip dataIn : SInt<32>, dataOut : SInt<32>, dccmReq : {flip ready : UInt<1>, valid : UInt<1>, bits : {addrRequest : UInt<32>, dataRequest : UInt<32>, activeByteLane : UInt<4>, isWrite : UInt<1>}}, flip dccmRsp : {flip ready : UInt<1>, valid : UInt<1>, bits : {dataResponse : UInt<32>, error : UInt<1>}}}
    
    io.dccmRsp.ready <= UInt<1>("h01") @[DataMem.scala 31:22]
    io.dccmReq.bits.activeByteLane <= UInt<4>("h0f") @[DataMem.scala 32:36]
    node _io_dccmReq_bits_dataRequest_T = asUInt(io.dataIn) @[DataMem.scala 33:52]
    io.dccmReq.bits.dataRequest <= _io_dccmReq_bits_dataRequest_T @[DataMem.scala 33:33]
    io.dccmReq.bits.addrRequest <= io.rdAddr @[DataMem.scala 34:33]
    io.dccmReq.bits.isWrite <= io.writeData @[DataMem.scala 35:29]
    node _io_dccmReq_valid_T = bits(io.writeData, 0, 0) @[DataMem.scala 36:42]
    node _io_dccmReq_valid_T_1 = bits(io.readData, 0, 0) @[DataMem.scala 36:69]
    node _io_dccmReq_valid_T_2 = or(_io_dccmReq_valid_T, _io_dccmReq_valid_T_1) @[DataMem.scala 36:49]
    node _io_dccmReq_valid_T_3 = mux(_io_dccmReq_valid_T_2, UInt<1>("h01"), UInt<1>("h00")) @[DataMem.scala 36:28]
    io.dccmReq.valid <= _io_dccmReq_valid_T_3 @[DataMem.scala 36:22]
    node _io_dataOut_T = asSInt(io.dccmRsp.bits.dataResponse) @[DataMem.scala 37:76]
    node _io_dataOut_T_1 = mux(io.dccmRsp.valid, _io_dataOut_T, asSInt(UInt<1>("h00"))) @[DataMem.scala 37:22]
    io.dataOut <= _io_dataOut_T_1 @[DataMem.scala 37:16]
    
  module control : 
    input clock : Clock
    input reset : Reset
    output io : {flip op_code : UInt<7>, memWrite : UInt<1>, branch : UInt<1>, memRead : UInt<1>, regWrite : UInt<1>, memToReg : UInt<1>, alu_Operation : UInt<3>, operand_A : UInt<2>, operand_B : UInt<1>, extend_Sel : UInt<2>, nextPc_Sel : UInt<2>}
    
    node _T = eq(io.op_code, UInt<6>("h033")) @[ControlUnit.scala 20:21]
    when _T : @[ControlUnit.scala 20:38]
      io.memWrite <= UInt<1>("h00") @[ControlUnit.scala 21:21]
      io.branch <= UInt<1>("h00") @[ControlUnit.scala 22:19]
      io.memRead <= UInt<1>("h00") @[ControlUnit.scala 23:20]
      io.regWrite <= UInt<1>("h01") @[ControlUnit.scala 24:21]
      io.memToReg <= UInt<1>("h00") @[ControlUnit.scala 25:21]
      io.alu_Operation <= UInt<1>("h00") @[ControlUnit.scala 26:26]
      io.operand_A <= UInt<1>("h00") @[ControlUnit.scala 27:22]
      io.operand_B <= UInt<1>("h00") @[ControlUnit.scala 28:22]
      io.extend_Sel <= UInt<1>("h00") @[ControlUnit.scala 29:23]
      io.nextPc_Sel <= UInt<1>("h00") @[ControlUnit.scala 30:23]
      skip @[ControlUnit.scala 20:38]
    else : @[ControlUnit.scala 31:44]
      node _T_1 = eq(io.op_code, UInt<5>("h013")) @[ControlUnit.scala 31:27]
      when _T_1 : @[ControlUnit.scala 31:44]
        io.memWrite <= UInt<1>("h00") @[ControlUnit.scala 32:21]
        io.branch <= UInt<1>("h00") @[ControlUnit.scala 33:19]
        io.memRead <= UInt<1>("h00") @[ControlUnit.scala 34:20]
        io.regWrite <= UInt<1>("h01") @[ControlUnit.scala 35:21]
        io.memToReg <= UInt<1>("h00") @[ControlUnit.scala 36:21]
        io.alu_Operation <= UInt<1>("h01") @[ControlUnit.scala 37:26]
        io.operand_A <= UInt<1>("h00") @[ControlUnit.scala 38:22]
        io.operand_B <= UInt<1>("h01") @[ControlUnit.scala 39:22]
        io.extend_Sel <= UInt<1>("h00") @[ControlUnit.scala 40:23]
        io.nextPc_Sel <= UInt<1>("h00") @[ControlUnit.scala 41:23]
        skip @[ControlUnit.scala 31:44]
      else : @[ControlUnit.scala 42:44]
        node _T_2 = eq(io.op_code, UInt<2>("h03")) @[ControlUnit.scala 42:27]
        when _T_2 : @[ControlUnit.scala 42:44]
          io.memWrite <= UInt<1>("h00") @[ControlUnit.scala 43:21]
          io.branch <= UInt<1>("h00") @[ControlUnit.scala 44:19]
          io.memRead <= UInt<1>("h01") @[ControlUnit.scala 45:20]
          io.regWrite <= UInt<1>("h01") @[ControlUnit.scala 46:21]
          io.memToReg <= UInt<1>("h01") @[ControlUnit.scala 47:21]
          io.alu_Operation <= UInt<3>("h04") @[ControlUnit.scala 48:26]
          io.operand_A <= UInt<1>("h00") @[ControlUnit.scala 49:22]
          io.operand_B <= UInt<1>("h01") @[ControlUnit.scala 50:22]
          io.extend_Sel <= UInt<1>("h00") @[ControlUnit.scala 51:23]
          io.nextPc_Sel <= UInt<1>("h00") @[ControlUnit.scala 52:23]
          skip @[ControlUnit.scala 42:44]
        else : @[ControlUnit.scala 53:44]
          node _T_3 = eq(io.op_code, UInt<6>("h023")) @[ControlUnit.scala 53:27]
          when _T_3 : @[ControlUnit.scala 53:44]
            io.memWrite <= UInt<1>("h01") @[ControlUnit.scala 54:21]
            io.branch <= UInt<1>("h00") @[ControlUnit.scala 55:19]
            io.memRead <= UInt<1>("h00") @[ControlUnit.scala 56:20]
            io.regWrite <= UInt<1>("h00") @[ControlUnit.scala 57:21]
            io.memToReg <= UInt<1>("h00") @[ControlUnit.scala 58:21]
            io.alu_Operation <= UInt<3>("h05") @[ControlUnit.scala 59:26]
            io.operand_A <= UInt<1>("h00") @[ControlUnit.scala 60:22]
            io.operand_B <= UInt<1>("h01") @[ControlUnit.scala 61:22]
            io.extend_Sel <= UInt<1>("h01") @[ControlUnit.scala 62:23]
            io.nextPc_Sel <= UInt<1>("h00") @[ControlUnit.scala 63:23]
            skip @[ControlUnit.scala 53:44]
          else : @[ControlUnit.scala 64:44]
            node _T_4 = eq(io.op_code, UInt<7>("h063")) @[ControlUnit.scala 64:27]
            when _T_4 : @[ControlUnit.scala 64:44]
              io.memWrite <= UInt<1>("h00") @[ControlUnit.scala 65:21]
              io.branch <= UInt<1>("h01") @[ControlUnit.scala 66:19]
              io.memRead <= UInt<1>("h00") @[ControlUnit.scala 67:20]
              io.regWrite <= UInt<1>("h00") @[ControlUnit.scala 68:21]
              io.memToReg <= UInt<1>("h00") @[ControlUnit.scala 69:21]
              io.alu_Operation <= UInt<2>("h02") @[ControlUnit.scala 70:26]
              io.operand_A <= UInt<1>("h00") @[ControlUnit.scala 71:22]
              io.operand_B <= UInt<1>("h00") @[ControlUnit.scala 72:22]
              io.extend_Sel <= UInt<1>("h00") @[ControlUnit.scala 73:23]
              io.nextPc_Sel <= UInt<1>("h01") @[ControlUnit.scala 74:23]
              skip @[ControlUnit.scala 64:44]
            else : @[ControlUnit.scala 75:44]
              node _T_5 = eq(io.op_code, UInt<6>("h037")) @[ControlUnit.scala 75:27]
              when _T_5 : @[ControlUnit.scala 75:44]
                io.memWrite <= UInt<1>("h00") @[ControlUnit.scala 76:21]
                io.branch <= UInt<1>("h00") @[ControlUnit.scala 77:19]
                io.memRead <= UInt<1>("h00") @[ControlUnit.scala 78:20]
                io.regWrite <= UInt<1>("h01") @[ControlUnit.scala 79:21]
                io.memToReg <= UInt<1>("h00") @[ControlUnit.scala 80:21]
                io.alu_Operation <= UInt<3>("h06") @[ControlUnit.scala 81:26]
                io.operand_A <= UInt<2>("h03") @[ControlUnit.scala 82:22]
                io.operand_B <= UInt<1>("h01") @[ControlUnit.scala 83:22]
                io.extend_Sel <= UInt<2>("h02") @[ControlUnit.scala 84:23]
                io.nextPc_Sel <= UInt<1>("h00") @[ControlUnit.scala 85:23]
                skip @[ControlUnit.scala 75:44]
              else : @[ControlUnit.scala 86:44]
                node _T_6 = eq(io.op_code, UInt<7>("h06f")) @[ControlUnit.scala 86:27]
                when _T_6 : @[ControlUnit.scala 86:44]
                  io.memWrite <= UInt<1>("h00") @[ControlUnit.scala 87:21]
                  io.branch <= UInt<1>("h00") @[ControlUnit.scala 88:19]
                  io.memRead <= UInt<1>("h00") @[ControlUnit.scala 89:20]
                  io.regWrite <= UInt<1>("h01") @[ControlUnit.scala 90:21]
                  io.memToReg <= UInt<1>("h00") @[ControlUnit.scala 91:21]
                  io.alu_Operation <= UInt<2>("h03") @[ControlUnit.scala 92:26]
                  io.operand_A <= UInt<2>("h02") @[ControlUnit.scala 93:22]
                  io.operand_B <= UInt<1>("h00") @[ControlUnit.scala 94:22]
                  io.extend_Sel <= UInt<1>("h00") @[ControlUnit.scala 95:23]
                  io.nextPc_Sel <= UInt<2>("h02") @[ControlUnit.scala 96:23]
                  skip @[ControlUnit.scala 86:44]
                else : @[ControlUnit.scala 97:44]
                  node _T_7 = eq(io.op_code, UInt<5>("h017")) @[ControlUnit.scala 97:27]
                  when _T_7 : @[ControlUnit.scala 97:44]
                    io.memWrite <= UInt<1>("h00") @[ControlUnit.scala 98:21]
                    io.branch <= UInt<1>("h00") @[ControlUnit.scala 99:19]
                    io.memRead <= UInt<1>("h00") @[ControlUnit.scala 100:20]
                    io.regWrite <= UInt<1>("h01") @[ControlUnit.scala 101:21]
                    io.memToReg <= UInt<1>("h00") @[ControlUnit.scala 102:21]
                    io.alu_Operation <= UInt<3>("h07") @[ControlUnit.scala 103:26]
                    io.operand_A <= UInt<2>("h02") @[ControlUnit.scala 104:22]
                    io.operand_B <= UInt<1>("h01") @[ControlUnit.scala 105:22]
                    io.extend_Sel <= UInt<2>("h02") @[ControlUnit.scala 106:23]
                    io.nextPc_Sel <= UInt<1>("h00") @[ControlUnit.scala 107:23]
                    skip @[ControlUnit.scala 97:44]
                  else : @[ControlUnit.scala 108:44]
                    node _T_8 = eq(io.op_code, UInt<7>("h067")) @[ControlUnit.scala 108:27]
                    when _T_8 : @[ControlUnit.scala 108:44]
                      io.memWrite <= UInt<1>("h00") @[ControlUnit.scala 109:21]
                      io.branch <= UInt<1>("h00") @[ControlUnit.scala 110:19]
                      io.memRead <= UInt<1>("h00") @[ControlUnit.scala 111:20]
                      io.regWrite <= UInt<1>("h01") @[ControlUnit.scala 112:21]
                      io.memToReg <= UInt<1>("h00") @[ControlUnit.scala 113:21]
                      io.alu_Operation <= UInt<2>("h03") @[ControlUnit.scala 114:26]
                      io.operand_A <= UInt<2>("h02") @[ControlUnit.scala 115:22]
                      io.operand_B <= UInt<1>("h01") @[ControlUnit.scala 116:22]
                      io.extend_Sel <= UInt<1>("h00") @[ControlUnit.scala 117:23]
                      io.nextPc_Sel <= UInt<2>("h03") @[ControlUnit.scala 118:23]
                      skip @[ControlUnit.scala 108:44]
                    else : @[ControlUnit.scala 119:16]
                      io.memWrite is invalid @[ControlUnit.scala 120:21]
                      io.branch is invalid @[ControlUnit.scala 121:19]
                      io.memRead is invalid @[ControlUnit.scala 122:20]
                      io.regWrite is invalid @[ControlUnit.scala 123:21]
                      io.memToReg is invalid @[ControlUnit.scala 124:21]
                      io.alu_Operation is invalid @[ControlUnit.scala 125:26]
                      io.operand_A is invalid @[ControlUnit.scala 126:22]
                      io.operand_B is invalid @[ControlUnit.scala 127:22]
                      io.extend_Sel is invalid @[ControlUnit.scala 128:23]
                      io.nextPc_Sel is invalid @[ControlUnit.scala 129:23]
                      skip @[ControlUnit.scala 119:16]
    
  module immdValGen : 
    input clock : Clock
    input reset : Reset
    output io : {flip instr : UInt<32>, flip pc : SInt<32>, s_imm : SInt<32>, sb_imm : SInt<32>, u_imm : SInt<32>, uj_imm : SInt<32>, i_imm : SInt<32>}
    
    node s1 = bits(io.instr, 11, 7) @[ImmGen.scala 17:22]
    node s2 = bits(io.instr, 31, 25) @[ImmGen.scala 18:22]
    node s3 = cat(s2, s1) @[Cat.scala 30:58]
    node _s4_T = bits(s3, 11, 11) @[ImmGen.scala 20:29]
    node _s4_T_1 = bits(_s4_T, 0, 0) @[Bitwise.scala 72:15]
    node s4_hi = mux(_s4_T_1, UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12]
    node s4 = cat(s4_hi, s3) @[Cat.scala 30:58]
    node _io_s_imm_T = asSInt(s4) @[ImmGen.scala 21:26]
    io.s_imm <= _io_s_imm_T @[ImmGen.scala 21:14]
    node sb1 = bits(io.instr, 11, 8) @[ImmGen.scala 23:23]
    node sb2 = bits(io.instr, 30, 25) @[ImmGen.scala 24:23]
    node sb3 = bits(io.instr, 7, 7) @[ImmGen.scala 25:23]
    node sb4 = bits(io.instr, 31, 31) @[ImmGen.scala 26:23]
    node sb5_lo_lo = asUInt(asSInt(UInt<1>("h00"))) @[Cat.scala 30:58]
    node sb5_lo = cat(sb1, sb5_lo_lo) @[Cat.scala 30:58]
    node sb5_hi_hi = cat(sb4, sb3) @[Cat.scala 30:58]
    node sb5_hi = cat(sb5_hi_hi, sb2) @[Cat.scala 30:58]
    node sb5 = cat(sb5_hi, sb5_lo) @[Cat.scala 30:58]
    node _sb6_T = bits(sb5, 12, 12) @[ImmGen.scala 28:31]
    node _sb6_T_1 = bits(_sb6_T, 0, 0) @[Bitwise.scala 72:15]
    node sb6_hi = mux(_sb6_T_1, UInt<19>("h07ffff"), UInt<19>("h00")) @[Bitwise.scala 72:12]
    node _sb6_T_2 = cat(sb6_hi, sb5) @[Cat.scala 30:58]
    node sb6 = asSInt(_sb6_T_2) @[ImmGen.scala 28:49]
    node _io_sb_imm_T = add(sb6, io.pc) @[ImmGen.scala 29:22]
    node _io_sb_imm_T_1 = tail(_io_sb_imm_T, 1) @[ImmGen.scala 29:22]
    node _io_sb_imm_T_2 = asSInt(_io_sb_imm_T_1) @[ImmGen.scala 29:22]
    io.sb_imm <= _io_sb_imm_T_2 @[ImmGen.scala 29:15]
    node u1 = bits(io.instr, 31, 12) @[ImmGen.scala 31:22]
    node _u2_T = bits(u1, 19, 19) @[ImmGen.scala 32:29]
    node _u2_T_1 = bits(_u2_T, 0, 0) @[Bitwise.scala 72:15]
    node u2_hi = mux(_u2_T_1, UInt<12>("h0fff"), UInt<12>("h00")) @[Bitwise.scala 72:12]
    node u2 = cat(u2_hi, u1) @[Cat.scala 30:58]
    node u3 = dshl(u2, UInt<4>("h0c")) @[ImmGen.scala 33:17]
    node _io_u_imm_T = asSInt(u3) @[ImmGen.scala 34:26]
    io.u_imm <= _io_u_imm_T @[ImmGen.scala 34:14]
    node uj1 = bits(io.instr, 30, 21) @[ImmGen.scala 36:23]
    node uj2 = bits(io.instr, 20, 20) @[ImmGen.scala 37:23]
    node uj3 = bits(io.instr, 19, 12) @[ImmGen.scala 38:23]
    node uj4 = bits(io.instr, 31, 31) @[ImmGen.scala 39:23]
    node uj5_lo_lo = asUInt(asSInt(UInt<1>("h00"))) @[Cat.scala 30:58]
    node uj5_lo = cat(uj1, uj5_lo_lo) @[Cat.scala 30:58]
    node uj5_hi_hi = cat(uj4, uj3) @[Cat.scala 30:58]
    node uj5_hi = cat(uj5_hi_hi, uj2) @[Cat.scala 30:58]
    node uj5 = cat(uj5_hi, uj5_lo) @[Cat.scala 30:58]
    node _uj6_T = bits(uj5, 20, 20) @[ImmGen.scala 41:31]
    node _uj6_T_1 = bits(_uj6_T, 0, 0) @[Bitwise.scala 72:15]
    node uj6_hi = mux(_uj6_T_1, UInt<11>("h07ff"), UInt<11>("h00")) @[Bitwise.scala 72:12]
    node _uj6_T_2 = cat(uj6_hi, uj5) @[Cat.scala 30:58]
    node uj6 = asSInt(_uj6_T_2) @[ImmGen.scala 41:49]
    node _io_uj_imm_T = add(uj6, io.pc) @[ImmGen.scala 42:22]
    node _io_uj_imm_T_1 = tail(_io_uj_imm_T, 1) @[ImmGen.scala 42:22]
    node _io_uj_imm_T_2 = asSInt(_io_uj_imm_T_1) @[ImmGen.scala 42:22]
    io.uj_imm <= _io_uj_imm_T_2 @[ImmGen.scala 42:15]
    node i1 = bits(io.instr, 31, 20) @[ImmGen.scala 44:22]
    node _i2_T = bits(i1, 11, 11) @[ImmGen.scala 45:29]
    node _i2_T_1 = bits(_i2_T, 0, 0) @[Bitwise.scala 72:15]
    node i2_hi = mux(_i2_T_1, UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12]
    node i2 = cat(i2_hi, i1) @[Cat.scala 30:58]
    node _io_i_imm_T = asSInt(i2) @[ImmGen.scala 46:26]
    io.i_imm <= _io_i_imm_T @[ImmGen.scala 46:14]
    
  module aluControl : 
    input clock : Clock
    input reset : Reset
    output io : {flip alu_Operation : UInt<3>, flip func3 : UInt<3>, flip func7 : UInt<7>, out : UInt<11>}
    
    io.out <= UInt<1>("h00") @[ALU_Control.scala 13:12]
    node _T = eq(io.alu_Operation, UInt<1>("h00")) @[ALU_Control.scala 14:27]
    when _T : @[ALU_Control.scala 14:40]
      node io_out_hi = cat(UInt<1>("h00"), io.func7) @[Cat.scala 30:58]
      node _io_out_T = cat(io_out_hi, io.func3) @[Cat.scala 30:58]
      io.out <= _io_out_T @[ALU_Control.scala 15:16]
      skip @[ALU_Control.scala 14:40]
    else : @[ALU_Control.scala 16:46]
      node _T_1 = eq(io.alu_Operation, UInt<1>("h01")) @[ALU_Control.scala 16:33]
      when _T_1 : @[ALU_Control.scala 16:46]
        node io_out_hi_1 = cat(UInt<1>("h00"), UInt<1>("h00")) @[Cat.scala 30:58]
        node _io_out_T_1 = cat(io_out_hi_1, io.func3) @[Cat.scala 30:58]
        io.out <= _io_out_T_1 @[ALU_Control.scala 17:16]
        skip @[ALU_Control.scala 16:46]
      else : @[ALU_Control.scala 18:46]
        node _T_2 = eq(io.alu_Operation, UInt<3>("h05")) @[ALU_Control.scala 18:33]
        when _T_2 : @[ALU_Control.scala 18:46]
          io.out <= UInt<1>("h00") @[ALU_Control.scala 19:16]
          skip @[ALU_Control.scala 18:46]
        else : @[ALU_Control.scala 20:46]
          node _T_3 = eq(io.alu_Operation, UInt<2>("h02")) @[ALU_Control.scala 20:33]
          when _T_3 : @[ALU_Control.scala 20:46]
            node _io_out_T_2 = cat(UInt<8>("h080"), io.func3) @[Cat.scala 30:58]
            io.out <= _io_out_T_2 @[ALU_Control.scala 21:16]
            skip @[ALU_Control.scala 20:46]
          else : @[ALU_Control.scala 22:46]
            node _T_4 = eq(io.alu_Operation, UInt<3>("h06")) @[ALU_Control.scala 22:33]
            when _T_4 : @[ALU_Control.scala 22:46]
              io.out <= UInt<1>("h00") @[ALU_Control.scala 23:16]
              skip @[ALU_Control.scala 22:46]
            else : @[ALU_Control.scala 24:46]
              node _T_5 = eq(io.alu_Operation, UInt<2>("h03")) @[ALU_Control.scala 24:33]
              when _T_5 : @[ALU_Control.scala 24:46]
                io.out <= UInt<11>("h07ff") @[ALU_Control.scala 25:16]
                skip @[ALU_Control.scala 24:46]
              else : @[ALU_Control.scala 26:46]
                node _T_6 = eq(io.alu_Operation, UInt<3>("h04")) @[ALU_Control.scala 26:33]
                when _T_6 : @[ALU_Control.scala 26:46]
                  io.out <= UInt<1>("h00") @[ALU_Control.scala 27:16]
                  skip @[ALU_Control.scala 26:46]
                else : @[ALU_Control.scala 28:46]
                  node _T_7 = eq(io.alu_Operation, UInt<3>("h07")) @[ALU_Control.scala 28:33]
                  when _T_7 : @[ALU_Control.scala 28:46]
                    io.out <= UInt<1>("h00") @[ALU_Control.scala 29:16]
                    skip @[ALU_Control.scala 28:46]
                  else : @[ALU_Control.scala 30:16]
                    io.out is invalid @[ALU_Control.scala 31:16]
                    skip @[ALU_Control.scala 30:16]
    
  module ALU : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_A : SInt<32>, flip in_B : SInt<32>, flip alu_Op : UInt<11>, out : SInt<32>}
    
    io.out <= asSInt(UInt<1>("h00")) @[ALU.scala 33:12]
    node _T = eq(UInt<11>("h00"), io.alu_Op) @[Conditional.scala 37:30]
    when _T : @[Conditional.scala 40:58]
      node _io_out_T = add(io.in_A, io.in_B) @[ALU.scala 37:31]
      node _io_out_T_1 = tail(_io_out_T, 1) @[ALU.scala 37:31]
      node _io_out_T_2 = asSInt(_io_out_T_1) @[ALU.scala 37:31]
      io.out <= _io_out_T_2 @[ALU.scala 37:20]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_1 = eq(UInt<11>("h08"), io.alu_Op) @[Conditional.scala 37:30]
      when _T_1 : @[Conditional.scala 39:67]
        node _io_out_T_3 = sub(io.in_A, io.in_B) @[ALU.scala 40:31]
        node _io_out_T_4 = tail(_io_out_T_3, 1) @[ALU.scala 40:31]
        node _io_out_T_5 = asSInt(_io_out_T_4) @[ALU.scala 40:31]
        io.out <= _io_out_T_5 @[ALU.scala 40:20]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_2 = eq(UInt<11>("h02"), io.alu_Op) @[Conditional.scala 37:30]
        when _T_2 : @[Conditional.scala 39:67]
          node _T_3 = lt(io.in_A, io.in_B) @[ALU.scala 43:26]
          when _T_3 : @[ALU.scala 43:37]
            io.out <= asSInt(UInt<2>("h01")) @[ALU.scala 44:24]
            skip @[ALU.scala 43:37]
          else : @[ALU.scala 45:24]
            io.out <= asSInt(UInt<1>("h00")) @[ALU.scala 46:24]
            skip @[ALU.scala 45:24]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_4 = eq(UInt<11>("h03"), io.alu_Op) @[Conditional.scala 37:30]
          when _T_4 : @[Conditional.scala 39:67]
            node _T_5 = asUInt(io.in_A) @[ALU.scala 50:26]
            node _T_6 = asUInt(io.in_B) @[ALU.scala 50:43]
            node _T_7 = lt(_T_5, _T_6) @[ALU.scala 50:33]
            when _T_7 : @[ALU.scala 50:51]
              io.out <= asSInt(UInt<2>("h01")) @[ALU.scala 51:24]
              skip @[ALU.scala 50:51]
            else : @[ALU.scala 52:25]
              io.out <= asSInt(UInt<1>("h00")) @[ALU.scala 53:24]
              skip @[ALU.scala 52:25]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_8 = eq(UInt<11>("h01d"), io.alu_Op) @[Conditional.scala 37:30]
            when _T_8 : @[Conditional.scala 39:67]
              node _io_out_T_6 = bits(io.in_B, 4, 0) @[ALU.scala 57:41]
              node _io_out_T_7 = dshr(io.in_A, _io_out_T_6) @[ALU.scala 57:31]
              io.out <= _io_out_T_7 @[ALU.scala 57:20]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_9 = eq(UInt<11>("h05"), io.alu_Op) @[Conditional.scala 37:30]
              when _T_9 : @[Conditional.scala 39:67]
                node _io_out_T_8 = bits(io.in_B, 4, 0) @[ALU.scala 60:41]
                node _io_out_T_9 = dshr(io.in_A, _io_out_T_8) @[ALU.scala 60:31]
                io.out <= _io_out_T_9 @[ALU.scala 60:20]
                skip @[Conditional.scala 39:67]
              else : @[Conditional.scala 39:67]
                node _T_10 = eq(UInt<11>("h01"), io.alu_Op) @[Conditional.scala 37:30]
                when _T_10 : @[Conditional.scala 39:67]
                  node sr = bits(io.in_B, 4, 0) @[ALU.scala 63:29]
                  node _io_out_T_10 = dshl(io.in_A, sr) @[ALU.scala 64:31]
                  io.out <= _io_out_T_10 @[ALU.scala 64:20]
                  skip @[Conditional.scala 39:67]
                else : @[Conditional.scala 39:67]
                  node _T_11 = eq(UInt<11>("h07"), io.alu_Op) @[Conditional.scala 37:30]
                  when _T_11 : @[Conditional.scala 39:67]
                    node _io_out_T_11 = and(io.in_A, io.in_B) @[ALU.scala 67:31]
                    node _io_out_T_12 = asSInt(_io_out_T_11) @[ALU.scala 67:31]
                    io.out <= _io_out_T_12 @[ALU.scala 67:20]
                    skip @[Conditional.scala 39:67]
                  else : @[Conditional.scala 39:67]
                    node _T_12 = eq(UInt<11>("h06"), io.alu_Op) @[Conditional.scala 37:30]
                    when _T_12 : @[Conditional.scala 39:67]
                      node _io_out_T_13 = or(io.in_A, io.in_B) @[ALU.scala 70:29]
                      node _io_out_T_14 = asSInt(_io_out_T_13) @[ALU.scala 70:29]
                      io.out <= _io_out_T_14 @[ALU.scala 70:19]
                      skip @[Conditional.scala 39:67]
                    else : @[Conditional.scala 39:67]
                      node _T_13 = eq(UInt<11>("h04"), io.alu_Op) @[Conditional.scala 37:30]
                      when _T_13 : @[Conditional.scala 39:67]
                        node _io_out_T_15 = xor(io.in_A, io.in_B) @[ALU.scala 73:28]
                        node _io_out_T_16 = asSInt(_io_out_T_15) @[ALU.scala 73:28]
                        io.out <= _io_out_T_16 @[ALU.scala 73:16]
                        skip @[Conditional.scala 39:67]
                      else : @[Conditional.scala 39:67]
                        node _T_14 = eq(UInt<11>("h01f"), io.alu_Op) @[Conditional.scala 37:30]
                        when _T_14 : @[Conditional.scala 39:67]
                          io.out <= io.in_A @[ALU.scala 76:20]
                          skip @[Conditional.scala 39:67]
    
  module regFile : 
    input clock : Clock
    input reset : Reset
    output io : {flip writeData : SInt<32>, flip rs1_addr : UInt<5>, flip rs2_addr : UInt<5>, flip rd_addr : UInt<5>, rs1 : SInt<32>, rs2 : SInt<32>, flip regWrite : UInt<1>}
    
    wire _register_WIRE : SInt<32>[32] @[Reg_Unit.scala 16:35]
    _register_WIRE[0] <= asSInt(UInt<32>("h00")) @[Reg_Unit.scala 16:35]
    _register_WIRE[1] <= asSInt(UInt<32>("h00")) @[Reg_Unit.scala 16:35]
    _register_WIRE[2] <= asSInt(UInt<32>("h00")) @[Reg_Unit.scala 16:35]
    _register_WIRE[3] <= asSInt(UInt<32>("h00")) @[Reg_Unit.scala 16:35]
    _register_WIRE[4] <= asSInt(UInt<32>("h00")) @[Reg_Unit.scala 16:35]
    _register_WIRE[5] <= asSInt(UInt<32>("h00")) @[Reg_Unit.scala 16:35]
    _register_WIRE[6] <= asSInt(UInt<32>("h00")) @[Reg_Unit.scala 16:35]
    _register_WIRE[7] <= asSInt(UInt<32>("h00")) @[Reg_Unit.scala 16:35]
    _register_WIRE[8] <= asSInt(UInt<32>("h00")) @[Reg_Unit.scala 16:35]
    _register_WIRE[9] <= asSInt(UInt<32>("h00")) @[Reg_Unit.scala 16:35]
    _register_WIRE[10] <= asSInt(UInt<32>("h00")) @[Reg_Unit.scala 16:35]
    _register_WIRE[11] <= asSInt(UInt<32>("h00")) @[Reg_Unit.scala 16:35]
    _register_WIRE[12] <= asSInt(UInt<32>("h00")) @[Reg_Unit.scala 16:35]
    _register_WIRE[13] <= asSInt(UInt<32>("h00")) @[Reg_Unit.scala 16:35]
    _register_WIRE[14] <= asSInt(UInt<32>("h00")) @[Reg_Unit.scala 16:35]
    _register_WIRE[15] <= asSInt(UInt<32>("h00")) @[Reg_Unit.scala 16:35]
    _register_WIRE[16] <= asSInt(UInt<32>("h00")) @[Reg_Unit.scala 16:35]
    _register_WIRE[17] <= asSInt(UInt<32>("h00")) @[Reg_Unit.scala 16:35]
    _register_WIRE[18] <= asSInt(UInt<32>("h00")) @[Reg_Unit.scala 16:35]
    _register_WIRE[19] <= asSInt(UInt<32>("h00")) @[Reg_Unit.scala 16:35]
    _register_WIRE[20] <= asSInt(UInt<32>("h00")) @[Reg_Unit.scala 16:35]
    _register_WIRE[21] <= asSInt(UInt<32>("h00")) @[Reg_Unit.scala 16:35]
    _register_WIRE[22] <= asSInt(UInt<32>("h00")) @[Reg_Unit.scala 16:35]
    _register_WIRE[23] <= asSInt(UInt<32>("h00")) @[Reg_Unit.scala 16:35]
    _register_WIRE[24] <= asSInt(UInt<32>("h00")) @[Reg_Unit.scala 16:35]
    _register_WIRE[25] <= asSInt(UInt<32>("h00")) @[Reg_Unit.scala 16:35]
    _register_WIRE[26] <= asSInt(UInt<32>("h00")) @[Reg_Unit.scala 16:35]
    _register_WIRE[27] <= asSInt(UInt<32>("h00")) @[Reg_Unit.scala 16:35]
    _register_WIRE[28] <= asSInt(UInt<32>("h00")) @[Reg_Unit.scala 16:35]
    _register_WIRE[29] <= asSInt(UInt<32>("h00")) @[Reg_Unit.scala 16:35]
    _register_WIRE[30] <= asSInt(UInt<32>("h00")) @[Reg_Unit.scala 16:35]
    _register_WIRE[31] <= asSInt(UInt<32>("h00")) @[Reg_Unit.scala 16:35]
    reg register : SInt<32>[32], clock with : (reset => (reset, _register_WIRE)) @[Reg_Unit.scala 16:27]
    register[0] <= asSInt(UInt<1>("h00")) @[Reg_Unit.scala 17:17]
    io.rs1 <= register[io.rs1_addr] @[Reg_Unit.scala 18:12]
    io.rs2 <= register[io.rs2_addr] @[Reg_Unit.scala 19:12]
    node _T = eq(io.rd_addr, UInt<1>("h00")) @[Reg_Unit.scala 20:21]
    when _T : @[Reg_Unit.scala 20:36]
      register[io.rd_addr] <= asSInt(UInt<1>("h00")) @[Reg_Unit.scala 21:30]
      skip @[Reg_Unit.scala 20:36]
    else : @[Reg_Unit.scala 22:16]
      register[io.rd_addr] <= io.writeData @[Reg_Unit.scala 23:30]
      skip @[Reg_Unit.scala 22:16]
    
  module branchControl : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_A : SInt<32>, flip in_B : SInt<32>, flip br_func3 : UInt<3>, branch_out : UInt<1>}
    
    io.branch_out <= UInt<1>("h00") @[branchControl.scala 20:19]
    node _T = eq(UInt<3>("h00"), io.br_func3) @[Conditional.scala 37:30]
    when _T : @[Conditional.scala 40:58]
      node _T_1 = eq(io.in_A, io.in_B) @[branchControl.scala 23:27]
      when _T_1 : @[branchControl.scala 23:39]
        io.branch_out <= UInt<1>("h01") @[branchControl.scala 24:31]
        skip @[branchControl.scala 23:39]
      else : @[branchControl.scala 25:24]
        io.branch_out <= UInt<1>("h00") @[branchControl.scala 26:31]
        skip @[branchControl.scala 25:24]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_2 = eq(UInt<3>("h01"), io.br_func3) @[Conditional.scala 37:30]
      when _T_2 : @[Conditional.scala 39:67]
        node _T_3 = neq(io.in_A, io.in_B) @[branchControl.scala 30:27]
        when _T_3 : @[branchControl.scala 30:39]
          io.branch_out <= UInt<1>("h01") @[branchControl.scala 31:31]
          skip @[branchControl.scala 30:39]
        else : @[branchControl.scala 32:24]
          io.branch_out <= UInt<1>("h00") @[branchControl.scala 33:31]
          skip @[branchControl.scala 32:24]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_4 = eq(UInt<3>("h04"), io.br_func3) @[Conditional.scala 37:30]
        when _T_4 : @[Conditional.scala 39:67]
          node _T_5 = lt(io.in_A, io.in_B) @[branchControl.scala 37:27]
          when _T_5 : @[branchControl.scala 37:37]
            io.branch_out <= UInt<1>("h01") @[branchControl.scala 38:31]
            skip @[branchControl.scala 37:37]
          else : @[branchControl.scala 39:24]
            io.branch_out <= UInt<1>("h00") @[branchControl.scala 40:31]
            skip @[branchControl.scala 39:24]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_6 = eq(UInt<3>("h05"), io.br_func3) @[Conditional.scala 37:30]
          when _T_6 : @[Conditional.scala 39:67]
            node _T_7 = gt(io.in_A, io.in_B) @[branchControl.scala 44:26]
            when _T_7 : @[branchControl.scala 44:36]
              io.branch_out <= UInt<1>("h01") @[branchControl.scala 45:31]
              skip @[branchControl.scala 44:36]
            else : @[branchControl.scala 46:24]
              io.branch_out <= UInt<1>("h00") @[branchControl.scala 47:31]
              skip @[branchControl.scala 46:24]
            skip @[Conditional.scala 39:67]
    
  module jalr : 
    input clock : Clock
    input reset : Reset
    output io : {flip rs1 : UInt<32>, flip imm : UInt<32>, pcVal : UInt<32>}
    
    node _sum_T = add(io.rs1, io.imm) @[jalr.scala 12:31]
    node _sum_T_1 = tail(_sum_T, 1) @[jalr.scala 12:31]
    wire sum : UInt
    sum <= _sum_T_1
    node _io_pcVal_T = and(sum, UInt<32>("h0fffffffe")) @[jalr.scala 13:21]
    io.pcVal <= _io_pcVal_T @[jalr.scala 13:14]
    
  module Core : 
    input clock : Clock
    input reset : Reset
    output io : {out : UInt<32>, dmemReq : {flip ready : UInt<1>, valid : UInt<1>, bits : {addrRequest : UInt<32>, dataRequest : UInt<32>, activeByteLane : UInt<4>, isWrite : UInt<1>}}, flip dmemRsp : {flip ready : UInt<1>, valid : UInt<1>, bits : {dataResponse : UInt<32>, error : UInt<1>}}, imemReq : {flip ready : UInt<1>, valid : UInt<1>, bits : {addrRequest : UInt<32>, dataRequest : UInt<32>, activeByteLane : UInt<4>, isWrite : UInt<1>}}, flip imemRsp : {flip ready : UInt<1>, valid : UInt<1>, bits : {dataResponse : UInt<32>, error : UInt<1>}}}
    
    io.out <= UInt<1>("h00") @[core.scala 17:12]
    inst pC_mod of pC @[core.scala 20:24]
    pC_mod.clock <= clock
    pC_mod.reset <= reset
    inst instrMem_mod of instMemory @[core.scala 22:30]
    instrMem_mod.clock <= clock
    instrMem_mod.reset <= reset
    inst frwdunit_mod of frwdUnit @[core.scala 24:30]
    frwdunit_mod.clock <= clock
    frwdunit_mod.reset <= reset
    inst branch_frwd_mod of decode_frwd @[core.scala 26:33]
    branch_frwd_mod.clock <= clock
    branch_frwd_mod.reset <= reset
    inst strc_detect_mod of structuralDetector @[core.scala 28:33]
    strc_detect_mod.clock <= clock
    strc_detect_mod.reset <= reset
    inst hazardDetection_mod of hazardDetection @[core.scala 30:37]
    hazardDetection_mod.clock <= clock
    hazardDetection_mod.reset <= reset
    inst if_id_mod of if_id @[core.scala 32:27]
    if_id_mod.clock <= clock
    if_id_mod.reset <= reset
    inst id_ex_mod of id_ex @[core.scala 34:27]
    id_ex_mod.clock <= clock
    id_ex_mod.reset <= reset
    inst ex_mem_mod of ex_mem @[core.scala 36:28]
    ex_mem_mod.clock <= clock
    ex_mem_mod.reset <= reset
    inst mem_wr_mod of mem_wr @[core.scala 38:28]
    mem_wr_mod.clock <= clock
    mem_wr_mod.reset <= reset
    inst dataMem_mod of dataMemory @[core.scala 40:29]
    dataMem_mod.clock <= clock
    dataMem_mod.reset <= reset
    inst control_mod of control @[core.scala 42:29]
    control_mod.clock <= clock
    control_mod.reset <= reset
    inst immdGen_mod of immdValGen @[core.scala 44:29]
    immdGen_mod.clock <= clock
    immdGen_mod.reset <= reset
    inst aluControl_mod of aluControl @[core.scala 46:32]
    aluControl_mod.clock <= clock
    aluControl_mod.reset <= reset
    inst alu_mod of ALU @[core.scala 48:25]
    alu_mod.clock <= clock
    alu_mod.reset <= reset
    inst regFile_mod of regFile @[core.scala 50:29]
    regFile_mod.clock <= clock
    regFile_mod.reset <= reset
    inst brControl_mod of branchControl @[core.scala 52:31]
    brControl_mod.clock <= clock
    brControl_mod.reset <= reset
    inst jalr_mod of jalr @[core.scala 54:26]
    jalr_mod.clock <= clock
    jalr_mod.reset <= reset
    pC_mod.io.in <= pC_mod.io.pc4 @[core.scala 60:18]
    node _instrMem_mod_io_Addr_T = bits(pC_mod.io.out, 21, 2) @[core.scala 62:42]
    instrMem_mod.io.Addr <= _instrMem_mod_io_Addr_T @[core.scala 62:26]
    io.imemReq.bits.isWrite <= instrMem_mod.io.insmReq.bits.isWrite @[core.scala 63:16]
    io.imemReq.bits.activeByteLane <= instrMem_mod.io.insmReq.bits.activeByteLane @[core.scala 63:16]
    io.imemReq.bits.dataRequest <= instrMem_mod.io.insmReq.bits.dataRequest @[core.scala 63:16]
    io.imemReq.bits.addrRequest <= instrMem_mod.io.insmReq.bits.addrRequest @[core.scala 63:16]
    io.imemReq.valid <= instrMem_mod.io.insmReq.valid @[core.scala 63:16]
    instrMem_mod.io.insmReq.ready <= io.imemReq.ready @[core.scala 63:16]
    instrMem_mod.io.insmRsp.bits.error <= io.imemRsp.bits.error @[core.scala 64:29]
    instrMem_mod.io.insmRsp.bits.dataResponse <= io.imemRsp.bits.dataResponse @[core.scala 64:29]
    instrMem_mod.io.insmRsp.valid <= io.imemRsp.valid @[core.scala 64:29]
    io.imemRsp.ready <= instrMem_mod.io.insmRsp.ready @[core.scala 64:29]
    if_id_mod.io.in_pc <= pC_mod.io.out @[core.scala 67:24]
    if_id_mod.io.in_pc4 <= pC_mod.io.pc4 @[core.scala 68:25]
    if_id_mod.io.in_inst <= instrMem_mod.io.inst @[core.scala 69:26]
    node _control_mod_io_op_code_T = bits(if_id_mod.io.inst_out, 6, 0) @[core.scala 71:52]
    control_mod.io.op_code <= _control_mod_io_op_code_T @[core.scala 71:28]
    immdGen_mod.io.instr <= if_id_mod.io.inst_out @[core.scala 74:26]
    immdGen_mod.io.pc <= if_id_mod.io.pc_out @[core.scala 75:23]
    node _imm_mux_T = eq(UInt<1>("h01"), control_mod.io.extend_Sel) @[Mux.scala 80:60]
    node _imm_mux_T_1 = mux(_imm_mux_T, immdGen_mod.io.s_imm, immdGen_mod.io.i_imm) @[Mux.scala 80:57]
    node _imm_mux_T_2 = eq(UInt<2>("h02"), control_mod.io.extend_Sel) @[Mux.scala 80:60]
    node _imm_mux_T_3 = mux(_imm_mux_T_2, immdGen_mod.io.u_imm, _imm_mux_T_1) @[Mux.scala 80:57]
    node _imm_mux_T_4 = eq(UInt<2>("h03"), control_mod.io.extend_Sel) @[Mux.scala 80:60]
    node imm_mux = mux(_imm_mux_T_4, asSInt(UInt<1>("h00")), _imm_mux_T_3) @[Mux.scala 80:57]
    node _regFile_mod_io_rs1_addr_T = bits(if_id_mod.io.inst_out, 19, 15) @[core.scala 84:53]
    regFile_mod.io.rs1_addr <= _regFile_mod_io_rs1_addr_T @[core.scala 84:29]
    node _regFile_mod_io_rs2_addr_T = bits(if_id_mod.io.inst_out, 24, 20) @[core.scala 85:53]
    regFile_mod.io.rs2_addr <= _regFile_mod_io_rs2_addr_T @[core.scala 85:29]
    regFile_mod.io.rd_addr <= mem_wr_mod.io.Rdaddr_out @[core.scala 86:28]
    regFile_mod.io.regWrite <= control_mod.io.regWrite @[core.scala 87:29]
    node _readData1Mux_T = eq(UInt<1>("h01"), control_mod.io.operand_A) @[Mux.scala 80:60]
    node _readData1Mux_T_1 = mux(_readData1Mux_T, if_id_mod.io.pc4_out, regFile_mod.io.rs1) @[Mux.scala 80:57]
    node _readData1Mux_T_2 = eq(UInt<2>("h02"), control_mod.io.operand_A) @[Mux.scala 80:60]
    node _readData1Mux_T_3 = mux(_readData1Mux_T_2, if_id_mod.io.pc_out, _readData1Mux_T_1) @[Mux.scala 80:57]
    node _readData1Mux_T_4 = eq(UInt<2>("h03"), control_mod.io.operand_A) @[Mux.scala 80:60]
    node readData1Mux = mux(_readData1Mux_T_4, regFile_mod.io.rs1, _readData1Mux_T_3) @[Mux.scala 80:57]
    node _readData2Mux_T = bits(control_mod.io.operand_B, 0, 0) @[core.scala 95:59]
    node readData2Mux = mux(_readData2Mux_T, imm_mux, regFile_mod.io.rs2) @[core.scala 95:27]
    node _strc_detect_mod_io_rs1Addr_T = bits(if_id_mod.io.inst_out, 19, 15) @[core.scala 98:56]
    strc_detect_mod.io.rs1Addr <= _strc_detect_mod_io_rs1Addr_T @[core.scala 98:32]
    node _strc_detect_mod_io_rs2Addr_T = bits(if_id_mod.io.inst_out, 24, 20) @[core.scala 99:56]
    strc_detect_mod.io.rs2Addr <= _strc_detect_mod_io_rs2Addr_T @[core.scala 99:32]
    strc_detect_mod.io.mem_wb_rdAddr <= mem_wr_mod.io.Rdaddr_out @[core.scala 100:38]
    strc_detect_mod.io.mem_wb_regWr <= mem_wr_mod.io.c_regWrite_out @[core.scala 101:37]
    node _strc_fA_mux_T = bits(strc_detect_mod.io.frwd_A, 0, 0) @[core.scala 103:59]
    node strc_fA_mux = mux(_strc_fA_mux_T, mem_wr_mod.io.aluOut_out, readData1Mux) @[core.scala 103:26]
    id_ex_mod.io.in_rs1 <= strc_fA_mux @[core.scala 104:25]
    node _strc_fB_mux_T = bits(strc_detect_mod.io.frwd_B, 0, 0) @[core.scala 107:59]
    node strc_fB_mux = mux(_strc_fB_mux_T, mem_wr_mod.io.aluOut_out, readData2Mux) @[core.scala 107:26]
    id_ex_mod.io.in_rs2 <= strc_fB_mux @[core.scala 108:25]
    aluControl_mod.io.alu_Operation <= control_mod.io.alu_Operation @[core.scala 113:37]
    aluControl_mod.io.func3 <= id_ex_mod.io.func3_out @[core.scala 116:29]
    aluControl_mod.io.func7 <= id_ex_mod.io.func7_out @[core.scala 117:29]
    node _brControl_mod_io_br_func3_T = bits(if_id_mod.io.inst_out, 14, 12) @[core.scala 121:55]
    brControl_mod.io.br_func3 <= _brControl_mod_io_br_func3_T @[core.scala 121:31]
    id_ex_mod.io.in_pc <= if_id_mod.io.pc_out @[core.scala 124:24]
    id_ex_mod.io.in_pc4 <= if_id_mod.io.pc4_out @[core.scala 125:25]
    node _id_ex_mod_io_in_func3_T = bits(if_id_mod.io.inst_out, 14, 12) @[core.scala 129:51]
    id_ex_mod.io.in_func3 <= _id_ex_mod_io_in_func3_T @[core.scala 129:27]
    node _id_ex_mod_io_in_func7_T = bits(if_id_mod.io.inst_out, 31, 25) @[core.scala 130:51]
    id_ex_mod.io.in_func7 <= _id_ex_mod_io_in_func7_T @[core.scala 130:27]
    id_ex_mod.io.in_imm <= imm_mux @[core.scala 131:25]
    node _id_ex_mod_io_in_Rdaddr_T = bits(if_id_mod.io.inst_out, 11, 7) @[core.scala 132:52]
    id_ex_mod.io.in_Rdaddr <= _id_ex_mod_io_in_Rdaddr_T @[core.scala 132:28]
    id_ex_mod.io.in_rs1Addr <= regFile_mod.io.rs1_addr @[core.scala 133:29]
    id_ex_mod.io.in_rs2Addr <= regFile_mod.io.rs2_addr @[core.scala 134:29]
    id_ex_mod.io.in_aluCout <= aluControl_mod.io.out @[core.scala 135:29]
    alu_mod.io.alu_Op <= id_ex_mod.io.aluCout_out @[core.scala 149:23]
    ex_mem_mod.io.in_c_memwr <= id_ex_mod.io.c_memWrite_out @[core.scala 155:30]
    ex_mem_mod.io.in_c_memrd <= id_ex_mod.io.c_memRead_out @[core.scala 156:30]
    ex_mem_mod.io.in_c_memtoreg <= id_ex_mod.io.c_memToReg_out @[core.scala 157:33]
    ex_mem_mod.io.in_ALUout <= alu_mod.io.out @[core.scala 158:29]
    ex_mem_mod.io.in_Rdaddr <= id_ex_mod.io.rdaddr_out @[core.scala 159:29]
    ex_mem_mod.io.in_Rs2addr <= id_ex_mod.io.rs2Addr_out @[core.scala 160:30]
    ex_mem_mod.io.in_c_regWrite <= id_ex_mod.io.c_regWrite_out @[core.scala 161:33]
    ex_mem_mod.io.in_rs2 <= readData2Mux @[core.scala 162:26]
    node _dataMem_mod_io_rdAddr_T = bits(ex_mem_mod.io.ALUout_out, 11, 2) @[core.scala 165:54]
    dataMem_mod.io.rdAddr <= _dataMem_mod_io_rdAddr_T @[core.scala 165:27]
    dataMem_mod.io.dataIn <= ex_mem_mod.io.rs2_out @[core.scala 166:27]
    dataMem_mod.io.writeData <= ex_mem_mod.io.memwr_out @[core.scala 167:30]
    dataMem_mod.io.readData <= ex_mem_mod.io.memrd_out @[core.scala 168:29]
    io.dmemReq.bits.isWrite <= dataMem_mod.io.dccmReq.bits.isWrite @[core.scala 170:16]
    io.dmemReq.bits.activeByteLane <= dataMem_mod.io.dccmReq.bits.activeByteLane @[core.scala 170:16]
    io.dmemReq.bits.dataRequest <= dataMem_mod.io.dccmReq.bits.dataRequest @[core.scala 170:16]
    io.dmemReq.bits.addrRequest <= dataMem_mod.io.dccmReq.bits.addrRequest @[core.scala 170:16]
    io.dmemReq.valid <= dataMem_mod.io.dccmReq.valid @[core.scala 170:16]
    dataMem_mod.io.dccmReq.ready <= io.dmemReq.ready @[core.scala 170:16]
    dataMem_mod.io.dccmRsp.bits.error <= io.dmemRsp.bits.error @[core.scala 171:28]
    dataMem_mod.io.dccmRsp.bits.dataResponse <= io.dmemRsp.bits.dataResponse @[core.scala 171:28]
    dataMem_mod.io.dccmRsp.valid <= io.dmemRsp.valid @[core.scala 171:28]
    io.dmemRsp.ready <= dataMem_mod.io.dccmRsp.ready @[core.scala 171:28]
    mem_wr_mod.io.in_c_memtoreg <= ex_mem_mod.io.memtoreg_out @[core.scala 174:33]
    mem_wr_mod.io.in_dataOut <= dataMem_mod.io.dataOut @[core.scala 175:30]
    mem_wr_mod.io.in_aluOut <= ex_mem_mod.io.ALUout_out @[core.scala 176:29]
    mem_wr_mod.io.in_Rdaddr <= ex_mem_mod.io.rdaddr_out @[core.scala 177:29]
    mem_wr_mod.io.in_c_memRead <= ex_mem_mod.io.memrd_out @[core.scala 178:32]
    mem_wr_mod.io.in_c_regWrite <= ex_mem_mod.io.reg_write_out @[core.scala 179:33]
    node _dataMem_mux_T = bits(mem_wr_mod.io.c_memtoreg_out, 0, 0) @[core.scala 181:62]
    node dataMem_mux = mux(_dataMem_mux_T, mem_wr_mod.io.dataOut_out, mem_wr_mod.io.aluOut_out) @[core.scala 181:26]
    regFile_mod.io.writeData <= dataMem_mux @[core.scala 183:30]
    node _jalr_mod_io_rs1_T = asUInt(readData1Mux) @[core.scala 186:43]
    jalr_mod.io.rs1 <= _jalr_mod_io_rs1_T @[core.scala 186:21]
    node _jalr_mod_io_imm_T = asUInt(imm_mux) @[core.scala 187:38]
    jalr_mod.io.imm <= _jalr_mod_io_imm_T @[core.scala 187:21]
    frwdunit_mod.io.exMem_reg_write <= ex_mem_mod.io.reg_write_out @[core.scala 202:37]
    frwdunit_mod.io.memWb_reg_write <= mem_wr_mod.io.c_regWrite_out @[core.scala 203:37]
    frwdunit_mod.io.ex_mem_rdAddr <= ex_mem_mod.io.rdaddr_out @[core.scala 204:35]
    frwdunit_mod.io.mem_wb_rdAddr <= mem_wr_mod.io.Rdaddr_out @[core.scala 205:35]
    frwdunit_mod.io.id_ex_rs1Addr <= id_ex_mod.io.rs1Addr_out @[core.scala 206:35]
    frwdunit_mod.io.id_ex_rs2Addr <= id_ex_mod.io.rs2Addr_out @[core.scala 207:35]
    node _T = eq(id_ex_mod.io.c_operand_A_out, UInt<2>("h02")) @[core.scala 210:39]
    when _T : @[core.scala 210:51]
      alu_mod.io.in_A <= id_ex_mod.io.pc4_out @[core.scala 211:25]
      skip @[core.scala 210:51]
    else : @[core.scala 212:16]
      node _T_1 = eq(frwdunit_mod.io.frwdA, UInt<1>("h00")) @[core.scala 213:36]
      when _T_1 : @[core.scala 213:48]
        alu_mod.io.in_A <= id_ex_mod.io.rs1_out @[core.scala 214:29]
        skip @[core.scala 213:48]
      else : @[core.scala 215:54]
        node _T_2 = eq(frwdunit_mod.io.frwdA, UInt<1>("h01")) @[core.scala 215:42]
        when _T_2 : @[core.scala 215:54]
          alu_mod.io.in_A <= ex_mem_mod.io.ALUout_out @[core.scala 216:29]
          skip @[core.scala 215:54]
        else : @[core.scala 217:54]
          node _T_3 = eq(frwdunit_mod.io.frwdA, UInt<2>("h02")) @[core.scala 217:42]
          when _T_3 : @[core.scala 217:54]
            alu_mod.io.in_A <= regFile_mod.io.writeData @[core.scala 218:29]
            skip @[core.scala 217:54]
          else : @[core.scala 219:20]
            alu_mod.io.in_A <= id_ex_mod.io.rs1_out @[core.scala 220:29]
            skip @[core.scala 219:20]
      skip @[core.scala 212:16]
    node _T_4 = eq(id_ex_mod.io.c_operand_B_out, UInt<1>("h01")) @[core.scala 224:39]
    when _T_4 : @[core.scala 224:50]
      alu_mod.io.in_B <= id_ex_mod.io.imm_out @[core.scala 225:25]
      node _T_5 = eq(frwdunit_mod.io.frwdB, UInt<1>("h00")) @[core.scala 226:36]
      when _T_5 : @[core.scala 226:48]
        ex_mem_mod.io.in_rs2 <= id_ex_mod.io.rs2_out @[core.scala 227:34]
        skip @[core.scala 226:48]
      else : @[core.scala 228:55]
        node _T_6 = eq(frwdunit_mod.io.frwdB, UInt<1>("h01")) @[core.scala 228:42]
        when _T_6 : @[core.scala 228:55]
          ex_mem_mod.io.in_rs2 <= ex_mem_mod.io.ALUout_out @[core.scala 229:34]
          skip @[core.scala 228:55]
        else : @[core.scala 230:55]
          node _T_7 = eq(frwdunit_mod.io.frwdB, UInt<2>("h02")) @[core.scala 230:42]
          when _T_7 : @[core.scala 230:55]
            ex_mem_mod.io.in_rs2 <= regFile_mod.io.writeData @[core.scala 231:34]
            skip @[core.scala 230:55]
          else : @[core.scala 232:20]
            ex_mem_mod.io.in_rs2 <= id_ex_mod.io.rs2_out @[core.scala 233:34]
            skip @[core.scala 232:20]
      skip @[core.scala 224:50]
    else : @[core.scala 235:16]
      node _T_8 = eq(frwdunit_mod.io.frwdB, UInt<1>("h00")) @[core.scala 236:36]
      when _T_8 : @[core.scala 236:48]
        alu_mod.io.in_B <= id_ex_mod.io.rs2_out @[core.scala 237:25]
        ex_mem_mod.io.in_rs2 <= id_ex_mod.io.rs2_out @[core.scala 238:30]
        skip @[core.scala 236:48]
      else : @[core.scala 239:50]
        node _T_9 = eq(frwdunit_mod.io.frwdB, UInt<1>("h01")) @[core.scala 239:38]
        when _T_9 : @[core.scala 239:50]
          alu_mod.io.in_B <= ex_mem_mod.io.ALUout_out @[core.scala 240:25]
          ex_mem_mod.io.in_rs2 <= ex_mem_mod.io.ALUout_out @[core.scala 241:30]
          skip @[core.scala 239:50]
        else : @[core.scala 242:50]
          node _T_10 = eq(frwdunit_mod.io.frwdB, UInt<2>("h02")) @[core.scala 242:38]
          when _T_10 : @[core.scala 242:50]
            alu_mod.io.in_B <= regFile_mod.io.writeData @[core.scala 243:25]
            ex_mem_mod.io.in_rs2 <= regFile_mod.io.writeData @[core.scala 244:30]
            skip @[core.scala 242:50]
          else : @[core.scala 245:16]
            alu_mod.io.in_B <= id_ex_mod.io.rs2_out @[core.scala 246:25]
            ex_mem_mod.io.in_rs2 <= id_ex_mod.io.rs2_out @[core.scala 247:30]
            skip @[core.scala 245:16]
      skip @[core.scala 235:16]
    hazardDetection_mod.io.id_ex_memRead <= id_ex_mod.io.c_memRead_out @[core.scala 253:42]
    hazardDetection_mod.io.id_ex_rdAddr <= id_ex_mod.io.rdaddr_out @[core.scala 254:41]
    hazardDetection_mod.io.if_id_in_inst <= if_id_mod.io.inst_out @[core.scala 255:42]
    hazardDetection_mod.io.in_pc <= if_id_mod.io.pc_out @[core.scala 256:34]
    hazardDetection_mod.io.in_pc4 <= if_id_mod.io.pc4_out @[core.scala 257:35]
    node _T_11 = eq(hazardDetection_mod.io.inst_frwd, UInt<1>("h01")) @[core.scala 259:43]
    when _T_11 : @[core.scala 259:55]
      if_id_mod.io.in_inst <= hazardDetection_mod.io.if_id_inst_out @[core.scala 260:30]
      if_id_mod.io.in_pc <= hazardDetection_mod.io.pc_out @[core.scala 261:28]
      skip @[core.scala 259:55]
    else : @[core.scala 262:16]
      if_id_mod.io.in_inst <= instrMem_mod.io.inst @[core.scala 263:30]
      skip @[core.scala 262:16]
    node _T_12 = eq(hazardDetection_mod.io.pc_frwd, UInt<1>("h01")) @[core.scala 266:41]
    when _T_12 : @[core.scala 266:53]
      pC_mod.io.in <= hazardDetection_mod.io.pc_out @[core.scala 267:22]
      skip @[core.scala 266:53]
    else : @[core.scala 268:16]
      node _T_13 = eq(control_mod.io.nextPc_Sel, UInt<1>("h01")) @[core.scala 269:36]
      when _T_13 : @[core.scala 269:49]
        node _T_14 = eq(brControl_mod.io.branch_out, UInt<1>("h01")) @[core.scala 270:42]
        node _T_15 = eq(control_mod.io.branch, UInt<1>("h01")) @[core.scala 270:75]
        node _T_16 = and(_T_14, _T_15) @[core.scala 270:50]
        when _T_16 : @[core.scala 270:84]
          pC_mod.io.in <= immdGen_mod.io.sb_imm @[core.scala 271:26]
          if_id_mod.io.in_pc <= asSInt(UInt<1>("h00")) @[core.scala 272:32]
          if_id_mod.io.in_pc <= asSInt(UInt<1>("h00")) @[core.scala 273:32]
          if_id_mod.io.in_inst <= UInt<1>("h00") @[core.scala 274:34]
          skip @[core.scala 270:84]
        else : @[core.scala 275:20]
          pC_mod.io.in <= pC_mod.io.pc4 @[core.scala 276:26]
          skip @[core.scala 275:20]
        skip @[core.scala 269:49]
      else : @[core.scala 278:55]
        node _T_17 = eq(control_mod.io.nextPc_Sel, UInt<2>("h02")) @[core.scala 278:42]
        when _T_17 : @[core.scala 278:55]
          pC_mod.io.in <= immdGen_mod.io.uj_imm @[core.scala 279:20]
          if_id_mod.io.in_pc4 <= asSInt(UInt<1>("h00")) @[core.scala 280:27]
          if_id_mod.io.in_inst <= UInt<1>("h00") @[core.scala 281:28]
          skip @[core.scala 278:55]
        else : @[core.scala 282:16]
          pC_mod.io.in <= pC_mod.io.pc4 @[core.scala 283:20]
          skip @[core.scala 282:16]
      skip @[core.scala 268:16]
    node _T_18 = eq(hazardDetection_mod.io.ctrl_frwd, UInt<1>("h01")) @[core.scala 286:43]
    when _T_18 : @[core.scala 286:55]
      id_ex_mod.io.in_c_memWrite <= UInt<1>("h00") @[core.scala 287:36]
      id_ex_mod.io.in_c_memRead <= UInt<1>("h00") @[core.scala 288:35]
      id_ex_mod.io.in_c_branch <= UInt<1>("h00") @[core.scala 289:34]
      id_ex_mod.io.in_c_regWrite <= UInt<1>("h00") @[core.scala 290:36]
      id_ex_mod.io.in_c_memToReg <= UInt<1>("h00") @[core.scala 291:36]
      id_ex_mod.io.in_c_alu_Operation <= UInt<1>("h00") @[core.scala 292:41]
      id_ex_mod.io.in_c_operand_A <= UInt<1>("h00") @[core.scala 293:37]
      id_ex_mod.io.in_c_operand_B <= UInt<1>("h00") @[core.scala 294:37]
      id_ex_mod.io.in_c_nextPc <= UInt<1>("h00") @[core.scala 295:34]
      skip @[core.scala 286:55]
    else : @[core.scala 296:16]
      id_ex_mod.io.in_c_memWrite <= control_mod.io.memWrite @[core.scala 297:36]
      id_ex_mod.io.in_c_memRead <= control_mod.io.memRead @[core.scala 298:35]
      id_ex_mod.io.in_c_branch <= control_mod.io.branch @[core.scala 299:34]
      id_ex_mod.io.in_c_regWrite <= control_mod.io.regWrite @[core.scala 300:36]
      id_ex_mod.io.in_c_memToReg <= control_mod.io.memToReg @[core.scala 301:36]
      id_ex_mod.io.in_c_alu_Operation <= control_mod.io.alu_Operation @[core.scala 302:41]
      id_ex_mod.io.in_c_operand_A <= control_mod.io.operand_A @[core.scala 303:37]
      id_ex_mod.io.in_c_operand_B <= control_mod.io.operand_B @[core.scala 304:37]
      id_ex_mod.io.in_c_nextPc <= control_mod.io.nextPc_Sel @[core.scala 305:34]
      skip @[core.scala 296:16]
    branch_frwd_mod.io.id_ex_rdAddr <= id_ex_mod.io.rdaddr_out @[core.scala 309:37]
    branch_frwd_mod.io.id_ex_memRead <= id_ex_mod.io.c_memRead_out @[core.scala 310:38]
    branch_frwd_mod.io.ex_mem_rdAddr <= ex_mem_mod.io.rdaddr_out @[core.scala 311:38]
    branch_frwd_mod.io.mem_wr_rdAddr <= mem_wr_mod.io.Rdaddr_out @[core.scala 312:38]
    branch_frwd_mod.io.ex_mem_memRead <= ex_mem_mod.io.memrd_out @[core.scala 313:39]
    branch_frwd_mod.io.mem_wr_memRead <= mem_wr_mod.io.c_memRead_out @[core.scala 314:39]
    node _branch_frwd_mod_io_rs1Addr_T = bits(if_id_mod.io.inst_out, 19, 15) @[core.scala 315:56]
    branch_frwd_mod.io.rs1Addr <= _branch_frwd_mod_io_rs1Addr_T @[core.scala 315:32]
    node _branch_frwd_mod_io_rs2Addr_T = bits(if_id_mod.io.inst_out, 24, 20) @[core.scala 316:56]
    branch_frwd_mod.io.rs2Addr <= _branch_frwd_mod_io_rs2Addr_T @[core.scala 316:32]
    branch_frwd_mod.io.c_branch <= control_mod.io.branch @[core.scala 317:33]
    node _T_19 = eq(branch_frwd_mod.io.frwd_A, UInt<1>("h00")) @[core.scala 320:36]
    when _T_19 : @[core.scala 320:50]
      brControl_mod.io.in_A <= regFile_mod.io.rs1 @[core.scala 321:31]
      node _jalr_mod_io_rs1_T_1 = asUInt(regFile_mod.io.rs1) @[core.scala 322:53]
      jalr_mod.io.rs1 <= _jalr_mod_io_rs1_T_1 @[core.scala 322:25]
      skip @[core.scala 320:50]
    else : @[core.scala 323:56]
      node _T_20 = eq(branch_frwd_mod.io.frwd_A, UInt<1>("h01")) @[core.scala 323:42]
      when _T_20 : @[core.scala 323:56]
        brControl_mod.io.in_A <= alu_mod.io.out @[core.scala 324:31]
        node _jalr_mod_io_rs1_T_2 = asUInt(regFile_mod.io.rs1) @[core.scala 325:53]
        jalr_mod.io.rs1 <= _jalr_mod_io_rs1_T_2 @[core.scala 325:25]
        skip @[core.scala 323:56]
      else : @[core.scala 326:56]
        node _T_21 = eq(branch_frwd_mod.io.frwd_A, UInt<2>("h02")) @[core.scala 326:42]
        when _T_21 : @[core.scala 326:56]
          brControl_mod.io.in_A <= ex_mem_mod.io.ALUout_out @[core.scala 327:31]
          node _jalr_mod_io_rs1_T_3 = asUInt(regFile_mod.io.rs1) @[core.scala 328:53]
          jalr_mod.io.rs1 <= _jalr_mod_io_rs1_T_3 @[core.scala 328:25]
          skip @[core.scala 326:56]
        else : @[core.scala 329:56]
          node _T_22 = eq(branch_frwd_mod.io.frwd_A, UInt<2>("h03")) @[core.scala 329:42]
          when _T_22 : @[core.scala 329:56]
            brControl_mod.io.in_A <= regFile_mod.io.writeData @[core.scala 330:31]
            node _jalr_mod_io_rs1_T_4 = asUInt(regFile_mod.io.rs1) @[core.scala 331:53]
            jalr_mod.io.rs1 <= _jalr_mod_io_rs1_T_4 @[core.scala 331:25]
            skip @[core.scala 329:56]
          else : @[core.scala 332:56]
            node _T_23 = eq(branch_frwd_mod.io.frwd_A, UInt<3>("h04")) @[core.scala 332:42]
            when _T_23 : @[core.scala 332:56]
              brControl_mod.io.in_A <= dataMem_mod.io.dataOut @[core.scala 333:31]
              node _jalr_mod_io_rs1_T_5 = asUInt(regFile_mod.io.rs1) @[core.scala 334:53]
              jalr_mod.io.rs1 <= _jalr_mod_io_rs1_T_5 @[core.scala 334:25]
              skip @[core.scala 332:56]
            else : @[core.scala 335:56]
              node _T_24 = eq(branch_frwd_mod.io.frwd_A, UInt<3>("h05")) @[core.scala 335:42]
              when _T_24 : @[core.scala 335:56]
                brControl_mod.io.in_A <= regFile_mod.io.writeData @[core.scala 336:31]
                node _jalr_mod_io_rs1_T_6 = asUInt(regFile_mod.io.rs1) @[core.scala 337:53]
                jalr_mod.io.rs1 <= _jalr_mod_io_rs1_T_6 @[core.scala 337:25]
                skip @[core.scala 335:56]
              else : @[core.scala 338:56]
                node _T_25 = eq(branch_frwd_mod.io.frwd_A, UInt<3>("h06")) @[core.scala 338:42]
                when _T_25 : @[core.scala 338:56]
                  node _jalr_mod_io_rs1_T_7 = asUInt(alu_mod.io.out) @[core.scala 339:49]
                  jalr_mod.io.rs1 <= _jalr_mod_io_rs1_T_7 @[core.scala 339:25]
                  brControl_mod.io.in_A <= regFile_mod.io.rs1 @[core.scala 340:31]
                  skip @[core.scala 338:56]
                else : @[core.scala 341:56]
                  node _T_26 = eq(branch_frwd_mod.io.frwd_A, UInt<3>("h07")) @[core.scala 341:42]
                  when _T_26 : @[core.scala 341:56]
                    node _jalr_mod_io_rs1_T_8 = asUInt(ex_mem_mod.io.ALUout_out) @[core.scala 342:59]
                    jalr_mod.io.rs1 <= _jalr_mod_io_rs1_T_8 @[core.scala 342:25]
                    brControl_mod.io.in_A <= regFile_mod.io.rs1 @[core.scala 343:31]
                    skip @[core.scala 341:56]
                  else : @[core.scala 344:56]
                    node _T_27 = eq(branch_frwd_mod.io.frwd_A, UInt<4>("h08")) @[core.scala 344:42]
                    when _T_27 : @[core.scala 344:56]
                      node _jalr_mod_io_rs1_T_9 = asUInt(regFile_mod.io.writeData) @[core.scala 345:59]
                      jalr_mod.io.rs1 <= _jalr_mod_io_rs1_T_9 @[core.scala 345:25]
                      brControl_mod.io.in_A <= regFile_mod.io.rs1 @[core.scala 346:31]
                      skip @[core.scala 344:56]
                    else : @[core.scala 347:56]
                      node _T_28 = eq(branch_frwd_mod.io.frwd_A, UInt<4>("h09")) @[core.scala 347:42]
                      when _T_28 : @[core.scala 347:56]
                        node _jalr_mod_io_rs1_T_10 = asUInt(dataMem_mod.io.dataOut) @[core.scala 348:57]
                        jalr_mod.io.rs1 <= _jalr_mod_io_rs1_T_10 @[core.scala 348:25]
                        brControl_mod.io.in_A <= regFile_mod.io.rs1 @[core.scala 349:31]
                        skip @[core.scala 347:56]
                      else : @[core.scala 350:56]
                        node _T_29 = eq(branch_frwd_mod.io.frwd_A, UInt<4>("h0a")) @[core.scala 350:42]
                        when _T_29 : @[core.scala 350:56]
                          node _jalr_mod_io_rs1_T_11 = asUInt(regFile_mod.io.writeData) @[core.scala 351:59]
                          jalr_mod.io.rs1 <= _jalr_mod_io_rs1_T_11 @[core.scala 351:25]
                          brControl_mod.io.in_A <= regFile_mod.io.rs1 @[core.scala 352:31]
                          skip @[core.scala 350:56]
                        else : @[core.scala 353:16]
                          brControl_mod.io.in_A <= regFile_mod.io.rs1 @[core.scala 354:31]
                          node _jalr_mod_io_rs1_T_12 = asUInt(regFile_mod.io.rs1) @[core.scala 355:53]
                          jalr_mod.io.rs1 <= _jalr_mod_io_rs1_T_12 @[core.scala 355:25]
                          skip @[core.scala 353:16]
    node _branch_frwdB_mux_T = eq(UInt<1>("h00"), branch_frwd_mod.io.frwd_B) @[Mux.scala 80:60]
    node _branch_frwdB_mux_T_1 = mux(_branch_frwdB_mux_T, regFile_mod.io.rs2, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _branch_frwdB_mux_T_2 = eq(UInt<1>("h01"), branch_frwd_mod.io.frwd_B) @[Mux.scala 80:60]
    node _branch_frwdB_mux_T_3 = mux(_branch_frwdB_mux_T_2, alu_mod.io.out, _branch_frwdB_mux_T_1) @[Mux.scala 80:57]
    node _branch_frwdB_mux_T_4 = eq(UInt<2>("h02"), branch_frwd_mod.io.frwd_B) @[Mux.scala 80:60]
    node _branch_frwdB_mux_T_5 = mux(_branch_frwdB_mux_T_4, ex_mem_mod.io.ALUout_out, _branch_frwdB_mux_T_3) @[Mux.scala 80:57]
    node _branch_frwdB_mux_T_6 = eq(UInt<2>("h03"), branch_frwd_mod.io.frwd_B) @[Mux.scala 80:60]
    node _branch_frwdB_mux_T_7 = mux(_branch_frwdB_mux_T_6, dataMem_mux, _branch_frwdB_mux_T_5) @[Mux.scala 80:57]
    node _branch_frwdB_mux_T_8 = eq(UInt<3>("h04"), branch_frwd_mod.io.frwd_B) @[Mux.scala 80:60]
    node _branch_frwdB_mux_T_9 = mux(_branch_frwdB_mux_T_8, dataMem_mod.io.dataOut, _branch_frwdB_mux_T_7) @[Mux.scala 80:57]
    node _branch_frwdB_mux_T_10 = eq(UInt<3>("h05"), branch_frwd_mod.io.frwd_B) @[Mux.scala 80:60]
    node branch_frwdB_mux = mux(_branch_frwdB_mux_T_10, dataMem_mux, _branch_frwdB_mux_T_9) @[Mux.scala 80:57]
    brControl_mod.io.in_B <= branch_frwdB_mux @[core.scala 366:27]
    io.out <= instrMem_mod.io.inst @[core.scala 379:12]
    
  module dataMemoryOut : 
    input clock : Clock
    input reset : Reset
    output io : {flip dccmReq : {flip ready : UInt<1>, valid : UInt<1>, bits : {addrRequest : UInt<32>, dataRequest : UInt<32>, activeByteLane : UInt<4>, isWrite : UInt<1>}}, dccmRsp : {flip ready : UInt<1>, valid : UInt<1>, bits : {dataResponse : UInt<32>, error : UInt<1>}}}
    
    smem mem : SInt<32>[1024], undefined @[dataMemoryOut.scala 15:24]
    io.dccmRsp.valid <= UInt<1>("h00") @[dataMemoryOut.scala 16:22]
    io.dccmReq.ready <= UInt<1>("h01") @[dataMemoryOut.scala 17:22]
    node _T = eq(io.dccmReq.bits.isWrite, UInt<1>("h01")) @[dataMemoryOut.scala 18:35]
    node _T_1 = and(_T, io.dccmReq.valid) @[dataMemoryOut.scala 18:43]
    when _T_1 : @[dataMemoryOut.scala 18:63]
      node _T_2 = asSInt(io.dccmReq.bits.dataRequest) @[dataMemoryOut.scala 19:81]
      node _T_3 = bits(io.dccmReq.bits.addrRequest, 9, 0)
      write mport MPORT = mem[_T_3], clock
      MPORT <= _T_2
      io.dccmRsp.valid <= UInt<1>("h01") @[dataMemoryOut.scala 20:26]
      skip @[dataMemoryOut.scala 18:63]
    node _T_4 = eq(io.dccmReq.bits.isWrite, UInt<1>("h00")) @[dataMemoryOut.scala 22:34]
    node _T_5 = and(_T_4, io.dccmReq.valid) @[dataMemoryOut.scala 22:41]
    when _T_5 : @[dataMemoryOut.scala 22:61]
      node _io_dccmRsp_bits_dataResponse_T = bits(io.dccmReq.bits.addrRequest, 9, 0) @[dataMemoryOut.scala 23:49]
      read mport io_dccmRsp_bits_dataResponse_MPORT = mem[_io_dccmRsp_bits_dataResponse_T], clock @[dataMemoryOut.scala 23:49]
      node _io_dccmRsp_bits_dataResponse_T_1 = asUInt(io_dccmRsp_bits_dataResponse_MPORT) @[dataMemoryOut.scala 23:85]
      io.dccmRsp.bits.dataResponse <= _io_dccmRsp_bits_dataResponse_T_1 @[dataMemoryOut.scala 23:38]
      io.dccmRsp.valid <= UInt<1>("h01") @[dataMemoryOut.scala 24:26]
      skip @[dataMemoryOut.scala 22:61]
    else : @[dataMemoryOut.scala 25:16]
      io.dccmRsp.bits.dataResponse <= UInt<1>("h00") @[dataMemoryOut.scala 26:38]
      skip @[dataMemoryOut.scala 25:16]
    io.dccmRsp.bits.error <= UInt<1>("h00") @[dataMemoryOut.scala 28:27]
    
  module TilelinkHost : 
    input clock : Clock
    input reset : Reset
    output io : {tlMasterTransmitter : {flip ready : UInt<1>, valid : UInt<1>, bits : {a_opcode : UInt<3>, a_param : UInt<3>, a_size : UInt<2>, a_source : UInt<8>, a_address : UInt<32>, a_mask : UInt<4>, a_corrupt : UInt<1>, a_data : UInt<32>}}, flip tlSlaveReceiver : {flip ready : UInt<1>, valid : UInt<1>, bits : {d_opcode : UInt<3>, d_param : UInt<2>, d_size : UInt<2>, d_source : UInt<8>, d_sink : UInt<1>, d_denied : UInt<1>, d_corrupt : UInt<1>, d_data : UInt<32>}}, flip reqIn : {flip ready : UInt<1>, valid : UInt<1>, bits : {addrRequest : UInt<32>, dataRequest : UInt<32>, activeByteLane : UInt<4>, isWrite : UInt<1>}}, rspOut : {flip ready : UInt<1>, valid : UInt<1>, bits : {dataResponse : UInt<32>, error : UInt<1>}}}
    
    reg stateReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[TilelinkHost.scala 19:27]
    reg addrReg : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[TilelinkHost.scala 20:27]
    io.tlSlaveReceiver.ready <= UInt<1>("h00") @[TilelinkHost.scala 32:33]
    io.reqIn.ready <= UInt<1>("h01") @[TilelinkHost.scala 33:33]
    io.tlMasterTransmitter.bits.a_opcode <= UInt<1>("h00") @[TilelinkHost.scala 40:45]
    io.tlMasterTransmitter.bits.a_data <= UInt<1>("h00") @[TilelinkHost.scala 41:45]
    io.tlMasterTransmitter.bits.a_address <= addrReg @[TilelinkHost.scala 42:45]
    io.tlMasterTransmitter.bits.a_param <= UInt<1>("h00") @[TilelinkHost.scala 43:45]
    io.tlMasterTransmitter.bits.a_source <= UInt<1>("h00") @[TilelinkHost.scala 44:45]
    io.tlMasterTransmitter.bits.a_size <= UInt<1>("h00") @[TilelinkHost.scala 45:45]
    io.tlMasterTransmitter.bits.a_mask <= UInt<1>("h00") @[TilelinkHost.scala 46:45]
    io.tlMasterTransmitter.bits.a_corrupt <= UInt<1>("h00") @[TilelinkHost.scala 47:45]
    io.tlMasterTransmitter.valid <= UInt<1>("h00") @[TilelinkHost.scala 48:45]
    io.rspOut.bits.dataResponse <= UInt<1>("h00") @[TilelinkHost.scala 50:45]
    io.rspOut.bits.error <= UInt<1>("h00") @[TilelinkHost.scala 51:45]
    io.rspOut.valid <= UInt<1>("h00") @[TilelinkHost.scala 53:45]
    node _T = eq(stateReg, UInt<1>("h00")) @[TilelinkHost.scala 56:19]
    when _T : @[TilelinkHost.scala 56:28]
      when io.reqIn.valid : @[TilelinkHost.scala 60:29]
        node _io_tlMasterTransmitter_bits_a_opcode_T = eq(io.reqIn.bits.activeByteLane, UInt<4>("h0f")) @[TilelinkHost.scala 62:116]
        node _io_tlMasterTransmitter_bits_a_opcode_T_1 = mux(_io_tlMasterTransmitter_bits_a_opcode_T, UInt<1>("h00"), UInt<1>("h01")) @[TilelinkHost.scala 62:86]
        node _io_tlMasterTransmitter_bits_a_opcode_T_2 = mux(io.reqIn.bits.isWrite, _io_tlMasterTransmitter_bits_a_opcode_T_1, UInt<3>("h04")) @[TilelinkHost.scala 62:59]
        io.tlMasterTransmitter.bits.a_opcode <= _io_tlMasterTransmitter_bits_a_opcode_T_2 @[TilelinkHost.scala 62:53]
        io.tlMasterTransmitter.bits.a_data <= io.reqIn.bits.dataRequest @[TilelinkHost.scala 63:53]
        io.tlMasterTransmitter.bits.a_address <= io.reqIn.bits.addrRequest @[TilelinkHost.scala 64:53]
        io.tlMasterTransmitter.bits.a_param <= UInt<1>("h00") @[TilelinkHost.scala 65:53]
        io.tlMasterTransmitter.bits.a_source <= UInt<2>("h02") @[TilelinkHost.scala 66:53]
        node _io_tlMasterTransmitter_bits_a_size_T = eq(UInt<1>("h01"), UInt<3>("h04")) @[Mux.scala 80:60]
        node _io_tlMasterTransmitter_bits_a_size_T_1 = mux(_io_tlMasterTransmitter_bits_a_size_T, UInt<1>("h00"), UInt<2>("h02")) @[Mux.scala 80:57]
        node _io_tlMasterTransmitter_bits_a_size_T_2 = eq(UInt<2>("h02"), UInt<3>("h04")) @[Mux.scala 80:60]
        node _io_tlMasterTransmitter_bits_a_size_T_3 = mux(_io_tlMasterTransmitter_bits_a_size_T_2, UInt<1>("h01"), _io_tlMasterTransmitter_bits_a_size_T_1) @[Mux.scala 80:57]
        node _io_tlMasterTransmitter_bits_a_size_T_4 = eq(UInt<3>("h04"), UInt<3>("h04")) @[Mux.scala 80:60]
        node _io_tlMasterTransmitter_bits_a_size_T_5 = mux(_io_tlMasterTransmitter_bits_a_size_T_4, UInt<2>("h02"), _io_tlMasterTransmitter_bits_a_size_T_3) @[Mux.scala 80:57]
        node _io_tlMasterTransmitter_bits_a_size_T_6 = eq(UInt<4>("h08"), UInt<3>("h04")) @[Mux.scala 80:60]
        node _io_tlMasterTransmitter_bits_a_size_T_7 = mux(_io_tlMasterTransmitter_bits_a_size_T_6, UInt<2>("h03"), _io_tlMasterTransmitter_bits_a_size_T_5) @[Mux.scala 80:57]
        io.tlMasterTransmitter.bits.a_size <= _io_tlMasterTransmitter_bits_a_size_T_7 @[TilelinkHost.scala 67:53]
        io.tlMasterTransmitter.bits.a_mask <= io.reqIn.bits.activeByteLane @[TilelinkHost.scala 73:53]
        io.tlMasterTransmitter.bits.a_corrupt <= UInt<1>("h00") @[TilelinkHost.scala 74:53]
        io.tlMasterTransmitter.valid <= io.reqIn.valid @[TilelinkHost.scala 75:53]
        stateReg <= UInt<1>("h01") @[TilelinkHost.scala 77:22]
        io.tlSlaveReceiver.ready <= UInt<1>("h01") @[TilelinkHost.scala 78:38]
        addrReg <= io.reqIn.bits.addrRequest @[TilelinkHost.scala 79:21]
        skip @[TilelinkHost.scala 60:29]
      skip @[TilelinkHost.scala 56:28]
    else : @[TilelinkHost.scala 84:43]
      node _T_1 = eq(stateReg, UInt<1>("h01")) @[TilelinkHost.scala 84:25]
      when _T_1 : @[TilelinkHost.scala 84:43]
        io.tlSlaveReceiver.ready <= UInt<1>("h01") @[TilelinkHost.scala 86:34]
        io.reqIn.ready <= UInt<1>("h00") @[TilelinkHost.scala 87:34]
        when io.tlSlaveReceiver.valid : @[TilelinkHost.scala 89:39]
          io.rspOut.bits.dataResponse <= io.tlSlaveReceiver.bits.d_data @[TilelinkHost.scala 91:41]
          io.rspOut.bits.error <= io.tlSlaveReceiver.bits.d_denied @[TilelinkHost.scala 92:34]
          io.rspOut.valid <= io.tlSlaveReceiver.valid @[TilelinkHost.scala 94:29]
          stateReg <= UInt<1>("h00") @[TilelinkHost.scala 95:22]
          skip @[TilelinkHost.scala 89:39]
        skip @[TilelinkHost.scala 84:43]
    
  module TilelinkDevice : 
    input clock : Clock
    input reset : Reset
    output io : {tlSlaveTransmitter : {flip ready : UInt<1>, valid : UInt<1>, bits : {d_opcode : UInt<3>, d_param : UInt<2>, d_size : UInt<2>, d_source : UInt<8>, d_sink : UInt<1>, d_denied : UInt<1>, d_corrupt : UInt<1>, d_data : UInt<32>}}, flip tlMasterReceiver : {flip ready : UInt<1>, valid : UInt<1>, bits : {a_opcode : UInt<3>, a_param : UInt<3>, a_size : UInt<2>, a_source : UInt<8>, a_address : UInt<32>, a_mask : UInt<4>, a_corrupt : UInt<1>, a_data : UInt<32>}}, reqOut : {flip ready : UInt<1>, valid : UInt<1>, bits : {addrRequest : UInt<32>, dataRequest : UInt<32>, activeByteLane : UInt<4>, isWrite : UInt<1>}}, flip rspIn : {flip ready : UInt<1>, valid : UInt<1>, bits : {dataResponse : UInt<32>, error : UInt<1>}}}
    
    reg stateReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[TilelinkDevice.scala 17:27]
    io.tlMasterReceiver.ready <= UInt<1>("h01") @[TilelinkDevice.scala 19:31]
    io.rspIn.ready <= UInt<1>("h00") @[TilelinkDevice.scala 20:20]
    io.reqOut.bits.addrRequest <= UInt<1>("h00") @[TilelinkDevice.scala 23:37]
    io.reqOut.bits.dataRequest <= UInt<1>("h00") @[TilelinkDevice.scala 24:37]
    io.reqOut.bits.activeByteLane <= UInt<1>("h00") @[TilelinkDevice.scala 25:37]
    io.reqOut.bits.isWrite <= UInt<1>("h00") @[TilelinkDevice.scala 26:37]
    io.reqOut.valid <= UInt<1>("h00") @[TilelinkDevice.scala 27:37]
    io.tlSlaveTransmitter.bits.d_opcode <= UInt<1>("h00") @[TilelinkDevice.scala 29:45]
    io.tlSlaveTransmitter.bits.d_data <= UInt<1>("h00") @[TilelinkDevice.scala 30:45]
    io.tlSlaveTransmitter.bits.d_param <= UInt<1>("h00") @[TilelinkDevice.scala 31:45]
    io.tlSlaveTransmitter.bits.d_size <= UInt<1>("h00") @[TilelinkDevice.scala 32:45]
    io.tlSlaveTransmitter.bits.d_source <= UInt<1>("h00") @[TilelinkDevice.scala 33:45]
    io.tlSlaveTransmitter.bits.d_sink <= UInt<1>("h00") @[TilelinkDevice.scala 34:45]
    io.tlSlaveTransmitter.bits.d_denied <= UInt<1>("h00") @[TilelinkDevice.scala 35:45]
    io.tlSlaveTransmitter.bits.d_corrupt <= UInt<1>("h00") @[TilelinkDevice.scala 36:45]
    io.tlSlaveTransmitter.valid <= UInt<1>("h00") @[TilelinkDevice.scala 37:45]
    node _T = eq(stateReg, UInt<1>("h00")) @[TilelinkDevice.scala 41:19]
    when _T : @[TilelinkDevice.scala 41:28]
      when io.tlMasterReceiver.valid : @[TilelinkDevice.scala 43:40]
        io.reqOut.bits.addrRequest <= io.tlMasterReceiver.bits.a_address @[TilelinkDevice.scala 45:40]
        io.reqOut.bits.dataRequest <= io.tlMasterReceiver.bits.a_data @[TilelinkDevice.scala 46:40]
        io.reqOut.bits.activeByteLane <= io.tlMasterReceiver.bits.a_mask @[TilelinkDevice.scala 47:43]
        node _io_reqOut_bits_isWrite_T = eq(io.tlMasterReceiver.bits.a_opcode, UInt<1>("h00")) @[TilelinkDevice.scala 48:73]
        node _io_reqOut_bits_isWrite_T_1 = eq(io.tlMasterReceiver.bits.a_opcode, UInt<1>("h01")) @[TilelinkDevice.scala 48:128]
        node _io_reqOut_bits_isWrite_T_2 = or(_io_reqOut_bits_isWrite_T, _io_reqOut_bits_isWrite_T_1) @[TilelinkDevice.scala 48:91]
        io.reqOut.bits.isWrite <= _io_reqOut_bits_isWrite_T_2 @[TilelinkDevice.scala 48:36]
        io.reqOut.valid <= UInt<1>("h01") @[TilelinkDevice.scala 49:29]
        stateReg <= UInt<1>("h01") @[TilelinkDevice.scala 51:22]
        io.rspIn.ready <= UInt<1>("h01") @[TilelinkDevice.scala 52:28]
        skip @[TilelinkDevice.scala 43:40]
      skip @[TilelinkDevice.scala 41:28]
    else : @[TilelinkDevice.scala 56:43]
      node _T_1 = eq(stateReg, UInt<1>("h01")) @[TilelinkDevice.scala 56:25]
      when _T_1 : @[TilelinkDevice.scala 56:43]
        io.rspIn.ready <= UInt<1>("h01") @[TilelinkDevice.scala 58:24]
        when io.rspIn.valid : @[TilelinkDevice.scala 60:29]
          io.tlSlaveTransmitter.bits.d_opcode <= UInt<1>("h01") @[TilelinkDevice.scala 62:49]
          io.tlSlaveTransmitter.bits.d_data <= io.rspIn.bits.dataResponse @[TilelinkDevice.scala 63:47]
          io.tlSlaveTransmitter.bits.d_param <= UInt<1>("h00") @[TilelinkDevice.scala 64:48]
          io.tlSlaveTransmitter.bits.d_size <= io.tlMasterReceiver.bits.a_size @[TilelinkDevice.scala 65:47]
          io.tlSlaveTransmitter.bits.d_source <= io.tlMasterReceiver.bits.a_source @[TilelinkDevice.scala 66:49]
          io.tlSlaveTransmitter.bits.d_sink <= UInt<1>("h00") @[TilelinkDevice.scala 67:47]
          io.tlSlaveTransmitter.bits.d_denied <= io.rspIn.bits.error @[TilelinkDevice.scala 68:49]
          io.tlSlaveTransmitter.bits.d_corrupt <= UInt<1>("h00") @[TilelinkDevice.scala 69:50]
          io.tlSlaveTransmitter.valid <= io.rspIn.valid @[TilelinkDevice.scala 70:41]
          stateReg <= UInt<1>("h00") @[TilelinkDevice.scala 72:22]
          skip @[TilelinkDevice.scala 60:29]
        skip @[TilelinkDevice.scala 56:43]
    
  module TilelinkAdapter : 
    input clock : Clock
    input reset : Reset
    output io : {flip reqIn : {flip ready : UInt<1>, valid : UInt<1>, bits : {addrRequest : UInt<32>, dataRequest : UInt<32>, activeByteLane : UInt<4>, isWrite : UInt<1>}}, rspOut : {flip ready : UInt<1>, valid : UInt<1>, bits : {dataResponse : UInt<32>, error : UInt<1>}}, reqOut : {flip ready : UInt<1>, valid : UInt<1>, bits : {addrRequest : UInt<32>, dataRequest : UInt<32>, activeByteLane : UInt<4>, isWrite : UInt<1>}}, flip rspIn : {flip ready : UInt<1>, valid : UInt<1>, bits : {dataResponse : UInt<32>, error : UInt<1>}}}
    
    inst tlHost of TilelinkHost @[TilelinkAdapter.scala 18:24]
    tlHost.clock <= clock
    tlHost.reset <= reset
    inst tlSlave of TilelinkDevice @[TilelinkAdapter.scala 19:25]
    tlSlave.clock <= clock
    tlSlave.reset <= reset
    tlSlave.io.tlMasterReceiver.bits.a_data <= tlHost.io.tlMasterTransmitter.bits.a_data @[TilelinkAdapter.scala 22:35]
    tlSlave.io.tlMasterReceiver.bits.a_corrupt <= tlHost.io.tlMasterTransmitter.bits.a_corrupt @[TilelinkAdapter.scala 22:35]
    tlSlave.io.tlMasterReceiver.bits.a_mask <= tlHost.io.tlMasterTransmitter.bits.a_mask @[TilelinkAdapter.scala 22:35]
    tlSlave.io.tlMasterReceiver.bits.a_address <= tlHost.io.tlMasterTransmitter.bits.a_address @[TilelinkAdapter.scala 22:35]
    tlSlave.io.tlMasterReceiver.bits.a_source <= tlHost.io.tlMasterTransmitter.bits.a_source @[TilelinkAdapter.scala 22:35]
    tlSlave.io.tlMasterReceiver.bits.a_size <= tlHost.io.tlMasterTransmitter.bits.a_size @[TilelinkAdapter.scala 22:35]
    tlSlave.io.tlMasterReceiver.bits.a_param <= tlHost.io.tlMasterTransmitter.bits.a_param @[TilelinkAdapter.scala 22:35]
    tlSlave.io.tlMasterReceiver.bits.a_opcode <= tlHost.io.tlMasterTransmitter.bits.a_opcode @[TilelinkAdapter.scala 22:35]
    tlSlave.io.tlMasterReceiver.valid <= tlHost.io.tlMasterTransmitter.valid @[TilelinkAdapter.scala 22:35]
    tlHost.io.tlMasterTransmitter.ready <= tlSlave.io.tlMasterReceiver.ready @[TilelinkAdapter.scala 22:35]
    tlHost.io.tlSlaveReceiver.bits.d_data <= tlSlave.io.tlSlaveTransmitter.bits.d_data @[TilelinkAdapter.scala 25:35]
    tlHost.io.tlSlaveReceiver.bits.d_corrupt <= tlSlave.io.tlSlaveTransmitter.bits.d_corrupt @[TilelinkAdapter.scala 25:35]
    tlHost.io.tlSlaveReceiver.bits.d_denied <= tlSlave.io.tlSlaveTransmitter.bits.d_denied @[TilelinkAdapter.scala 25:35]
    tlHost.io.tlSlaveReceiver.bits.d_sink <= tlSlave.io.tlSlaveTransmitter.bits.d_sink @[TilelinkAdapter.scala 25:35]
    tlHost.io.tlSlaveReceiver.bits.d_source <= tlSlave.io.tlSlaveTransmitter.bits.d_source @[TilelinkAdapter.scala 25:35]
    tlHost.io.tlSlaveReceiver.bits.d_size <= tlSlave.io.tlSlaveTransmitter.bits.d_size @[TilelinkAdapter.scala 25:35]
    tlHost.io.tlSlaveReceiver.bits.d_param <= tlSlave.io.tlSlaveTransmitter.bits.d_param @[TilelinkAdapter.scala 25:35]
    tlHost.io.tlSlaveReceiver.bits.d_opcode <= tlSlave.io.tlSlaveTransmitter.bits.d_opcode @[TilelinkAdapter.scala 25:35]
    tlHost.io.tlSlaveReceiver.valid <= tlSlave.io.tlSlaveTransmitter.valid @[TilelinkAdapter.scala 25:35]
    tlSlave.io.tlSlaveTransmitter.ready <= tlHost.io.tlSlaveReceiver.ready @[TilelinkAdapter.scala 25:35]
    tlHost.io.reqIn.bits.isWrite <= io.reqIn.bits.isWrite @[TilelinkAdapter.scala 28:21]
    tlHost.io.reqIn.bits.activeByteLane <= io.reqIn.bits.activeByteLane @[TilelinkAdapter.scala 28:21]
    tlHost.io.reqIn.bits.dataRequest <= io.reqIn.bits.dataRequest @[TilelinkAdapter.scala 28:21]
    tlHost.io.reqIn.bits.addrRequest <= io.reqIn.bits.addrRequest @[TilelinkAdapter.scala 28:21]
    tlHost.io.reqIn.valid <= io.reqIn.valid @[TilelinkAdapter.scala 28:21]
    io.reqIn.ready <= tlHost.io.reqIn.ready @[TilelinkAdapter.scala 28:21]
    io.rspOut.bits.error <= tlHost.io.rspOut.bits.error @[TilelinkAdapter.scala 31:15]
    io.rspOut.bits.dataResponse <= tlHost.io.rspOut.bits.dataResponse @[TilelinkAdapter.scala 31:15]
    io.rspOut.valid <= tlHost.io.rspOut.valid @[TilelinkAdapter.scala 31:15]
    tlHost.io.rspOut.ready <= io.rspOut.ready @[TilelinkAdapter.scala 31:15]
    io.reqOut.bits.isWrite <= tlSlave.io.reqOut.bits.isWrite @[TilelinkAdapter.scala 34:15]
    io.reqOut.bits.activeByteLane <= tlSlave.io.reqOut.bits.activeByteLane @[TilelinkAdapter.scala 34:15]
    io.reqOut.bits.dataRequest <= tlSlave.io.reqOut.bits.dataRequest @[TilelinkAdapter.scala 34:15]
    io.reqOut.bits.addrRequest <= tlSlave.io.reqOut.bits.addrRequest @[TilelinkAdapter.scala 34:15]
    io.reqOut.valid <= tlSlave.io.reqOut.valid @[TilelinkAdapter.scala 34:15]
    tlSlave.io.reqOut.ready <= io.reqOut.ready @[TilelinkAdapter.scala 34:15]
    tlSlave.io.rspIn.bits.error <= io.rspIn.bits.error @[TilelinkAdapter.scala 37:22]
    tlSlave.io.rspIn.bits.dataResponse <= io.rspIn.bits.dataResponse @[TilelinkAdapter.scala 37:22]
    tlSlave.io.rspIn.valid <= io.rspIn.valid @[TilelinkAdapter.scala 37:22]
    io.rspIn.ready <= tlSlave.io.rspIn.ready @[TilelinkAdapter.scala 37:22]
    
  module instrMemOut : 
    input clock : Clock
    input reset : Reset
    output io : {flip insmReq : {flip ready : UInt<1>, valid : UInt<1>, bits : {addrRequest : UInt<32>, dataRequest : UInt<32>, activeByteLane : UInt<4>, isWrite : UInt<1>}}, insmRsp : {flip ready : UInt<1>, valid : UInt<1>, bits : {dataResponse : UInt<32>, error : UInt<1>}}}
    
    smem mem : UInt<32>[1024], undefined @[InstrMemOut.scala 13:26]
    io.insmRsp.valid <= UInt<1>("h00") @[InstrMemOut.scala 16:22]
    io.insmReq.ready <= UInt<1>("h01") @[InstrMemOut.scala 17:22]
    io.insmRsp.bits.error <= UInt<1>("h00") @[InstrMemOut.scala 18:27]
    when io.insmReq.valid : @[InstrMemOut.scala 19:65]
      node _io_insmRsp_bits_dataResponse_T = bits(io.insmReq.bits.addrRequest, 9, 0) @[InstrMemOut.scala 20:49]
      read mport io_insmRsp_bits_dataResponse_MPORT = mem[_io_insmRsp_bits_dataResponse_T], clock @[InstrMemOut.scala 20:49]
      io.insmRsp.bits.dataResponse <= io_insmRsp_bits_dataResponse_MPORT @[InstrMemOut.scala 20:38]
      io.insmRsp.valid <= UInt<1>("h01") @[InstrMemOut.scala 21:26]
      skip @[InstrMemOut.scala 19:65]
    else : @[InstrMemOut.scala 22:16]
      io.insmRsp.bits.dataResponse <= UInt<1>("h00") @[InstrMemOut.scala 23:38]
      skip @[InstrMemOut.scala 22:16]
    io.insmRsp.bits.error <= UInt<1>("h00") @[InstrMemOut.scala 25:27]
    
  module TilelinkHost_1 : 
    input clock : Clock
    input reset : Reset
    output io : {tlMasterTransmitter : {flip ready : UInt<1>, valid : UInt<1>, bits : {a_opcode : UInt<3>, a_param : UInt<3>, a_size : UInt<2>, a_source : UInt<8>, a_address : UInt<32>, a_mask : UInt<4>, a_corrupt : UInt<1>, a_data : UInt<32>}}, flip tlSlaveReceiver : {flip ready : UInt<1>, valid : UInt<1>, bits : {d_opcode : UInt<3>, d_param : UInt<2>, d_size : UInt<2>, d_source : UInt<8>, d_sink : UInt<1>, d_denied : UInt<1>, d_corrupt : UInt<1>, d_data : UInt<32>}}, flip reqIn : {flip ready : UInt<1>, valid : UInt<1>, bits : {addrRequest : UInt<32>, dataRequest : UInt<32>, activeByteLane : UInt<4>, isWrite : UInt<1>}}, rspOut : {flip ready : UInt<1>, valid : UInt<1>, bits : {dataResponse : UInt<32>, error : UInt<1>}}}
    
    reg stateReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[TilelinkHost.scala 19:27]
    reg addrReg : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[TilelinkHost.scala 20:27]
    io.tlSlaveReceiver.ready <= UInt<1>("h00") @[TilelinkHost.scala 32:33]
    io.reqIn.ready <= UInt<1>("h01") @[TilelinkHost.scala 33:33]
    io.tlMasterTransmitter.bits.a_opcode <= UInt<1>("h00") @[TilelinkHost.scala 40:45]
    io.tlMasterTransmitter.bits.a_data <= UInt<1>("h00") @[TilelinkHost.scala 41:45]
    io.tlMasterTransmitter.bits.a_address <= addrReg @[TilelinkHost.scala 42:45]
    io.tlMasterTransmitter.bits.a_param <= UInt<1>("h00") @[TilelinkHost.scala 43:45]
    io.tlMasterTransmitter.bits.a_source <= UInt<1>("h00") @[TilelinkHost.scala 44:45]
    io.tlMasterTransmitter.bits.a_size <= UInt<1>("h00") @[TilelinkHost.scala 45:45]
    io.tlMasterTransmitter.bits.a_mask <= UInt<1>("h00") @[TilelinkHost.scala 46:45]
    io.tlMasterTransmitter.bits.a_corrupt <= UInt<1>("h00") @[TilelinkHost.scala 47:45]
    io.tlMasterTransmitter.valid <= UInt<1>("h00") @[TilelinkHost.scala 48:45]
    io.rspOut.bits.dataResponse <= UInt<1>("h00") @[TilelinkHost.scala 50:45]
    io.rspOut.bits.error <= UInt<1>("h00") @[TilelinkHost.scala 51:45]
    io.rspOut.valid <= UInt<1>("h00") @[TilelinkHost.scala 53:45]
    node _T = eq(stateReg, UInt<1>("h00")) @[TilelinkHost.scala 56:19]
    when _T : @[TilelinkHost.scala 56:28]
      when io.reqIn.valid : @[TilelinkHost.scala 60:29]
        node _io_tlMasterTransmitter_bits_a_opcode_T = eq(io.reqIn.bits.activeByteLane, UInt<4>("h0f")) @[TilelinkHost.scala 62:116]
        node _io_tlMasterTransmitter_bits_a_opcode_T_1 = mux(_io_tlMasterTransmitter_bits_a_opcode_T, UInt<1>("h00"), UInt<1>("h01")) @[TilelinkHost.scala 62:86]
        node _io_tlMasterTransmitter_bits_a_opcode_T_2 = mux(io.reqIn.bits.isWrite, _io_tlMasterTransmitter_bits_a_opcode_T_1, UInt<3>("h04")) @[TilelinkHost.scala 62:59]
        io.tlMasterTransmitter.bits.a_opcode <= _io_tlMasterTransmitter_bits_a_opcode_T_2 @[TilelinkHost.scala 62:53]
        io.tlMasterTransmitter.bits.a_data <= io.reqIn.bits.dataRequest @[TilelinkHost.scala 63:53]
        io.tlMasterTransmitter.bits.a_address <= io.reqIn.bits.addrRequest @[TilelinkHost.scala 64:53]
        io.tlMasterTransmitter.bits.a_param <= UInt<1>("h00") @[TilelinkHost.scala 65:53]
        io.tlMasterTransmitter.bits.a_source <= UInt<2>("h02") @[TilelinkHost.scala 66:53]
        node _io_tlMasterTransmitter_bits_a_size_T = eq(UInt<1>("h01"), UInt<3>("h04")) @[Mux.scala 80:60]
        node _io_tlMasterTransmitter_bits_a_size_T_1 = mux(_io_tlMasterTransmitter_bits_a_size_T, UInt<1>("h00"), UInt<2>("h02")) @[Mux.scala 80:57]
        node _io_tlMasterTransmitter_bits_a_size_T_2 = eq(UInt<2>("h02"), UInt<3>("h04")) @[Mux.scala 80:60]
        node _io_tlMasterTransmitter_bits_a_size_T_3 = mux(_io_tlMasterTransmitter_bits_a_size_T_2, UInt<1>("h01"), _io_tlMasterTransmitter_bits_a_size_T_1) @[Mux.scala 80:57]
        node _io_tlMasterTransmitter_bits_a_size_T_4 = eq(UInt<3>("h04"), UInt<3>("h04")) @[Mux.scala 80:60]
        node _io_tlMasterTransmitter_bits_a_size_T_5 = mux(_io_tlMasterTransmitter_bits_a_size_T_4, UInt<2>("h02"), _io_tlMasterTransmitter_bits_a_size_T_3) @[Mux.scala 80:57]
        node _io_tlMasterTransmitter_bits_a_size_T_6 = eq(UInt<4>("h08"), UInt<3>("h04")) @[Mux.scala 80:60]
        node _io_tlMasterTransmitter_bits_a_size_T_7 = mux(_io_tlMasterTransmitter_bits_a_size_T_6, UInt<2>("h03"), _io_tlMasterTransmitter_bits_a_size_T_5) @[Mux.scala 80:57]
        io.tlMasterTransmitter.bits.a_size <= _io_tlMasterTransmitter_bits_a_size_T_7 @[TilelinkHost.scala 67:53]
        io.tlMasterTransmitter.bits.a_mask <= io.reqIn.bits.activeByteLane @[TilelinkHost.scala 73:53]
        io.tlMasterTransmitter.bits.a_corrupt <= UInt<1>("h00") @[TilelinkHost.scala 74:53]
        io.tlMasterTransmitter.valid <= io.reqIn.valid @[TilelinkHost.scala 75:53]
        stateReg <= UInt<1>("h01") @[TilelinkHost.scala 77:22]
        io.tlSlaveReceiver.ready <= UInt<1>("h01") @[TilelinkHost.scala 78:38]
        addrReg <= io.reqIn.bits.addrRequest @[TilelinkHost.scala 79:21]
        skip @[TilelinkHost.scala 60:29]
      skip @[TilelinkHost.scala 56:28]
    else : @[TilelinkHost.scala 84:43]
      node _T_1 = eq(stateReg, UInt<1>("h01")) @[TilelinkHost.scala 84:25]
      when _T_1 : @[TilelinkHost.scala 84:43]
        io.tlSlaveReceiver.ready <= UInt<1>("h01") @[TilelinkHost.scala 86:34]
        io.reqIn.ready <= UInt<1>("h00") @[TilelinkHost.scala 87:34]
        when io.tlSlaveReceiver.valid : @[TilelinkHost.scala 89:39]
          io.rspOut.bits.dataResponse <= io.tlSlaveReceiver.bits.d_data @[TilelinkHost.scala 91:41]
          io.rspOut.bits.error <= io.tlSlaveReceiver.bits.d_denied @[TilelinkHost.scala 92:34]
          io.rspOut.valid <= io.tlSlaveReceiver.valid @[TilelinkHost.scala 94:29]
          stateReg <= UInt<1>("h00") @[TilelinkHost.scala 95:22]
          skip @[TilelinkHost.scala 89:39]
        skip @[TilelinkHost.scala 84:43]
    
  module TilelinkDevice_1 : 
    input clock : Clock
    input reset : Reset
    output io : {tlSlaveTransmitter : {flip ready : UInt<1>, valid : UInt<1>, bits : {d_opcode : UInt<3>, d_param : UInt<2>, d_size : UInt<2>, d_source : UInt<8>, d_sink : UInt<1>, d_denied : UInt<1>, d_corrupt : UInt<1>, d_data : UInt<32>}}, flip tlMasterReceiver : {flip ready : UInt<1>, valid : UInt<1>, bits : {a_opcode : UInt<3>, a_param : UInt<3>, a_size : UInt<2>, a_source : UInt<8>, a_address : UInt<32>, a_mask : UInt<4>, a_corrupt : UInt<1>, a_data : UInt<32>}}, reqOut : {flip ready : UInt<1>, valid : UInt<1>, bits : {addrRequest : UInt<32>, dataRequest : UInt<32>, activeByteLane : UInt<4>, isWrite : UInt<1>}}, flip rspIn : {flip ready : UInt<1>, valid : UInt<1>, bits : {dataResponse : UInt<32>, error : UInt<1>}}}
    
    reg stateReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[TilelinkDevice.scala 17:27]
    io.tlMasterReceiver.ready <= UInt<1>("h01") @[TilelinkDevice.scala 19:31]
    io.rspIn.ready <= UInt<1>("h00") @[TilelinkDevice.scala 20:20]
    io.reqOut.bits.addrRequest <= UInt<1>("h00") @[TilelinkDevice.scala 23:37]
    io.reqOut.bits.dataRequest <= UInt<1>("h00") @[TilelinkDevice.scala 24:37]
    io.reqOut.bits.activeByteLane <= UInt<1>("h00") @[TilelinkDevice.scala 25:37]
    io.reqOut.bits.isWrite <= UInt<1>("h00") @[TilelinkDevice.scala 26:37]
    io.reqOut.valid <= UInt<1>("h00") @[TilelinkDevice.scala 27:37]
    io.tlSlaveTransmitter.bits.d_opcode <= UInt<1>("h00") @[TilelinkDevice.scala 29:45]
    io.tlSlaveTransmitter.bits.d_data <= UInt<1>("h00") @[TilelinkDevice.scala 30:45]
    io.tlSlaveTransmitter.bits.d_param <= UInt<1>("h00") @[TilelinkDevice.scala 31:45]
    io.tlSlaveTransmitter.bits.d_size <= UInt<1>("h00") @[TilelinkDevice.scala 32:45]
    io.tlSlaveTransmitter.bits.d_source <= UInt<1>("h00") @[TilelinkDevice.scala 33:45]
    io.tlSlaveTransmitter.bits.d_sink <= UInt<1>("h00") @[TilelinkDevice.scala 34:45]
    io.tlSlaveTransmitter.bits.d_denied <= UInt<1>("h00") @[TilelinkDevice.scala 35:45]
    io.tlSlaveTransmitter.bits.d_corrupt <= UInt<1>("h00") @[TilelinkDevice.scala 36:45]
    io.tlSlaveTransmitter.valid <= UInt<1>("h00") @[TilelinkDevice.scala 37:45]
    node _T = eq(stateReg, UInt<1>("h00")) @[TilelinkDevice.scala 41:19]
    when _T : @[TilelinkDevice.scala 41:28]
      when io.tlMasterReceiver.valid : @[TilelinkDevice.scala 43:40]
        io.reqOut.bits.addrRequest <= io.tlMasterReceiver.bits.a_address @[TilelinkDevice.scala 45:40]
        io.reqOut.bits.dataRequest <= io.tlMasterReceiver.bits.a_data @[TilelinkDevice.scala 46:40]
        io.reqOut.bits.activeByteLane <= io.tlMasterReceiver.bits.a_mask @[TilelinkDevice.scala 47:43]
        node _io_reqOut_bits_isWrite_T = eq(io.tlMasterReceiver.bits.a_opcode, UInt<1>("h00")) @[TilelinkDevice.scala 48:73]
        node _io_reqOut_bits_isWrite_T_1 = eq(io.tlMasterReceiver.bits.a_opcode, UInt<1>("h01")) @[TilelinkDevice.scala 48:128]
        node _io_reqOut_bits_isWrite_T_2 = or(_io_reqOut_bits_isWrite_T, _io_reqOut_bits_isWrite_T_1) @[TilelinkDevice.scala 48:91]
        io.reqOut.bits.isWrite <= _io_reqOut_bits_isWrite_T_2 @[TilelinkDevice.scala 48:36]
        io.reqOut.valid <= UInt<1>("h01") @[TilelinkDevice.scala 49:29]
        stateReg <= UInt<1>("h01") @[TilelinkDevice.scala 51:22]
        io.rspIn.ready <= UInt<1>("h01") @[TilelinkDevice.scala 52:28]
        skip @[TilelinkDevice.scala 43:40]
      skip @[TilelinkDevice.scala 41:28]
    else : @[TilelinkDevice.scala 56:43]
      node _T_1 = eq(stateReg, UInt<1>("h01")) @[TilelinkDevice.scala 56:25]
      when _T_1 : @[TilelinkDevice.scala 56:43]
        io.rspIn.ready <= UInt<1>("h01") @[TilelinkDevice.scala 58:24]
        when io.rspIn.valid : @[TilelinkDevice.scala 60:29]
          io.tlSlaveTransmitter.bits.d_opcode <= UInt<1>("h01") @[TilelinkDevice.scala 62:49]
          io.tlSlaveTransmitter.bits.d_data <= io.rspIn.bits.dataResponse @[TilelinkDevice.scala 63:47]
          io.tlSlaveTransmitter.bits.d_param <= UInt<1>("h00") @[TilelinkDevice.scala 64:48]
          io.tlSlaveTransmitter.bits.d_size <= io.tlMasterReceiver.bits.a_size @[TilelinkDevice.scala 65:47]
          io.tlSlaveTransmitter.bits.d_source <= io.tlMasterReceiver.bits.a_source @[TilelinkDevice.scala 66:49]
          io.tlSlaveTransmitter.bits.d_sink <= UInt<1>("h00") @[TilelinkDevice.scala 67:47]
          io.tlSlaveTransmitter.bits.d_denied <= io.rspIn.bits.error @[TilelinkDevice.scala 68:49]
          io.tlSlaveTransmitter.bits.d_corrupt <= UInt<1>("h00") @[TilelinkDevice.scala 69:50]
          io.tlSlaveTransmitter.valid <= io.rspIn.valid @[TilelinkDevice.scala 70:41]
          stateReg <= UInt<1>("h00") @[TilelinkDevice.scala 72:22]
          skip @[TilelinkDevice.scala 60:29]
        skip @[TilelinkDevice.scala 56:43]
    
  module TilelinkAdapter_1 : 
    input clock : Clock
    input reset : Reset
    output io : {flip reqIn : {flip ready : UInt<1>, valid : UInt<1>, bits : {addrRequest : UInt<32>, dataRequest : UInt<32>, activeByteLane : UInt<4>, isWrite : UInt<1>}}, rspOut : {flip ready : UInt<1>, valid : UInt<1>, bits : {dataResponse : UInt<32>, error : UInt<1>}}, reqOut : {flip ready : UInt<1>, valid : UInt<1>, bits : {addrRequest : UInt<32>, dataRequest : UInt<32>, activeByteLane : UInt<4>, isWrite : UInt<1>}}, flip rspIn : {flip ready : UInt<1>, valid : UInt<1>, bits : {dataResponse : UInt<32>, error : UInt<1>}}}
    
    inst tlHost of TilelinkHost_1 @[TilelinkAdapter.scala 18:24]
    tlHost.clock <= clock
    tlHost.reset <= reset
    inst tlSlave of TilelinkDevice_1 @[TilelinkAdapter.scala 19:25]
    tlSlave.clock <= clock
    tlSlave.reset <= reset
    tlSlave.io.tlMasterReceiver.bits.a_data <= tlHost.io.tlMasterTransmitter.bits.a_data @[TilelinkAdapter.scala 22:35]
    tlSlave.io.tlMasterReceiver.bits.a_corrupt <= tlHost.io.tlMasterTransmitter.bits.a_corrupt @[TilelinkAdapter.scala 22:35]
    tlSlave.io.tlMasterReceiver.bits.a_mask <= tlHost.io.tlMasterTransmitter.bits.a_mask @[TilelinkAdapter.scala 22:35]
    tlSlave.io.tlMasterReceiver.bits.a_address <= tlHost.io.tlMasterTransmitter.bits.a_address @[TilelinkAdapter.scala 22:35]
    tlSlave.io.tlMasterReceiver.bits.a_source <= tlHost.io.tlMasterTransmitter.bits.a_source @[TilelinkAdapter.scala 22:35]
    tlSlave.io.tlMasterReceiver.bits.a_size <= tlHost.io.tlMasterTransmitter.bits.a_size @[TilelinkAdapter.scala 22:35]
    tlSlave.io.tlMasterReceiver.bits.a_param <= tlHost.io.tlMasterTransmitter.bits.a_param @[TilelinkAdapter.scala 22:35]
    tlSlave.io.tlMasterReceiver.bits.a_opcode <= tlHost.io.tlMasterTransmitter.bits.a_opcode @[TilelinkAdapter.scala 22:35]
    tlSlave.io.tlMasterReceiver.valid <= tlHost.io.tlMasterTransmitter.valid @[TilelinkAdapter.scala 22:35]
    tlHost.io.tlMasterTransmitter.ready <= tlSlave.io.tlMasterReceiver.ready @[TilelinkAdapter.scala 22:35]
    tlHost.io.tlSlaveReceiver.bits.d_data <= tlSlave.io.tlSlaveTransmitter.bits.d_data @[TilelinkAdapter.scala 25:35]
    tlHost.io.tlSlaveReceiver.bits.d_corrupt <= tlSlave.io.tlSlaveTransmitter.bits.d_corrupt @[TilelinkAdapter.scala 25:35]
    tlHost.io.tlSlaveReceiver.bits.d_denied <= tlSlave.io.tlSlaveTransmitter.bits.d_denied @[TilelinkAdapter.scala 25:35]
    tlHost.io.tlSlaveReceiver.bits.d_sink <= tlSlave.io.tlSlaveTransmitter.bits.d_sink @[TilelinkAdapter.scala 25:35]
    tlHost.io.tlSlaveReceiver.bits.d_source <= tlSlave.io.tlSlaveTransmitter.bits.d_source @[TilelinkAdapter.scala 25:35]
    tlHost.io.tlSlaveReceiver.bits.d_size <= tlSlave.io.tlSlaveTransmitter.bits.d_size @[TilelinkAdapter.scala 25:35]
    tlHost.io.tlSlaveReceiver.bits.d_param <= tlSlave.io.tlSlaveTransmitter.bits.d_param @[TilelinkAdapter.scala 25:35]
    tlHost.io.tlSlaveReceiver.bits.d_opcode <= tlSlave.io.tlSlaveTransmitter.bits.d_opcode @[TilelinkAdapter.scala 25:35]
    tlHost.io.tlSlaveReceiver.valid <= tlSlave.io.tlSlaveTransmitter.valid @[TilelinkAdapter.scala 25:35]
    tlSlave.io.tlSlaveTransmitter.ready <= tlHost.io.tlSlaveReceiver.ready @[TilelinkAdapter.scala 25:35]
    tlHost.io.reqIn.bits.isWrite <= io.reqIn.bits.isWrite @[TilelinkAdapter.scala 28:21]
    tlHost.io.reqIn.bits.activeByteLane <= io.reqIn.bits.activeByteLane @[TilelinkAdapter.scala 28:21]
    tlHost.io.reqIn.bits.dataRequest <= io.reqIn.bits.dataRequest @[TilelinkAdapter.scala 28:21]
    tlHost.io.reqIn.bits.addrRequest <= io.reqIn.bits.addrRequest @[TilelinkAdapter.scala 28:21]
    tlHost.io.reqIn.valid <= io.reqIn.valid @[TilelinkAdapter.scala 28:21]
    io.reqIn.ready <= tlHost.io.reqIn.ready @[TilelinkAdapter.scala 28:21]
    io.rspOut.bits.error <= tlHost.io.rspOut.bits.error @[TilelinkAdapter.scala 31:15]
    io.rspOut.bits.dataResponse <= tlHost.io.rspOut.bits.dataResponse @[TilelinkAdapter.scala 31:15]
    io.rspOut.valid <= tlHost.io.rspOut.valid @[TilelinkAdapter.scala 31:15]
    tlHost.io.rspOut.ready <= io.rspOut.ready @[TilelinkAdapter.scala 31:15]
    io.reqOut.bits.isWrite <= tlSlave.io.reqOut.bits.isWrite @[TilelinkAdapter.scala 34:15]
    io.reqOut.bits.activeByteLane <= tlSlave.io.reqOut.bits.activeByteLane @[TilelinkAdapter.scala 34:15]
    io.reqOut.bits.dataRequest <= tlSlave.io.reqOut.bits.dataRequest @[TilelinkAdapter.scala 34:15]
    io.reqOut.bits.addrRequest <= tlSlave.io.reqOut.bits.addrRequest @[TilelinkAdapter.scala 34:15]
    io.reqOut.valid <= tlSlave.io.reqOut.valid @[TilelinkAdapter.scala 34:15]
    tlSlave.io.reqOut.ready <= io.reqOut.ready @[TilelinkAdapter.scala 34:15]
    tlSlave.io.rspIn.bits.error <= io.rspIn.bits.error @[TilelinkAdapter.scala 37:22]
    tlSlave.io.rspIn.bits.dataResponse <= io.rspIn.bits.dataResponse @[TilelinkAdapter.scala 37:22]
    tlSlave.io.rspIn.valid <= io.rspIn.valid @[TilelinkAdapter.scala 37:22]
    io.rspIn.ready <= tlSlave.io.rspIn.ready @[TilelinkAdapter.scala 37:22]
    
  module Top : 
    input clock : Clock
    input reset : UInt<1>
    output io : {}
    
    inst core of Core @[TopFile.scala 12:28]
    core.clock <= clock
    core.reset <= reset
    inst dMem_ of dataMemoryOut @[TopFile.scala 14:23]
    dMem_.clock <= clock
    dMem_.reset <= reset
    inst dMem_Adapter of TilelinkAdapter @[TopFile.scala 15:30]
    dMem_Adapter.clock <= clock
    dMem_Adapter.reset <= reset
    inst iMem_ of instrMemOut @[TopFile.scala 17:23]
    iMem_.clock <= clock
    iMem_.reset <= reset
    inst iMem_Adapter of TilelinkAdapter_1 @[TopFile.scala 18:30]
    iMem_Adapter.clock <= clock
    iMem_Adapter.reset <= reset
    dMem_Adapter.io.reqIn.bits.isWrite <= core.io.dmemReq.bits.isWrite @[TopFile.scala 20:27]
    dMem_Adapter.io.reqIn.bits.activeByteLane <= core.io.dmemReq.bits.activeByteLane @[TopFile.scala 20:27]
    dMem_Adapter.io.reqIn.bits.dataRequest <= core.io.dmemReq.bits.dataRequest @[TopFile.scala 20:27]
    dMem_Adapter.io.reqIn.bits.addrRequest <= core.io.dmemReq.bits.addrRequest @[TopFile.scala 20:27]
    dMem_Adapter.io.reqIn.valid <= core.io.dmemReq.valid @[TopFile.scala 20:27]
    core.io.dmemReq.ready <= dMem_Adapter.io.reqIn.ready @[TopFile.scala 20:27]
    core.io.dmemRsp.bits.error <= dMem_Adapter.io.rspOut.bits.error @[TopFile.scala 21:21]
    core.io.dmemRsp.bits.dataResponse <= dMem_Adapter.io.rspOut.bits.dataResponse @[TopFile.scala 21:21]
    core.io.dmemRsp.valid <= dMem_Adapter.io.rspOut.valid @[TopFile.scala 21:21]
    dMem_Adapter.io.rspOut.ready <= core.io.dmemRsp.ready @[TopFile.scala 21:21]
    dMem_.io.dccmReq.bits.isWrite <= dMem_Adapter.io.reqOut.bits.isWrite @[TopFile.scala 22:22]
    dMem_.io.dccmReq.bits.activeByteLane <= dMem_Adapter.io.reqOut.bits.activeByteLane @[TopFile.scala 22:22]
    dMem_.io.dccmReq.bits.dataRequest <= dMem_Adapter.io.reqOut.bits.dataRequest @[TopFile.scala 22:22]
    dMem_.io.dccmReq.bits.addrRequest <= dMem_Adapter.io.reqOut.bits.addrRequest @[TopFile.scala 22:22]
    dMem_.io.dccmReq.valid <= dMem_Adapter.io.reqOut.valid @[TopFile.scala 22:22]
    dMem_Adapter.io.reqOut.ready <= dMem_.io.dccmReq.ready @[TopFile.scala 22:22]
    dMem_Adapter.io.rspIn.bits.error <= dMem_.io.dccmRsp.bits.error @[TopFile.scala 23:27]
    dMem_Adapter.io.rspIn.bits.dataResponse <= dMem_.io.dccmRsp.bits.dataResponse @[TopFile.scala 23:27]
    dMem_Adapter.io.rspIn.valid <= dMem_.io.dccmRsp.valid @[TopFile.scala 23:27]
    dMem_.io.dccmRsp.ready <= dMem_Adapter.io.rspIn.ready @[TopFile.scala 23:27]
    iMem_Adapter.io.reqIn.bits.isWrite <= core.io.imemReq.bits.isWrite @[TopFile.scala 25:27]
    iMem_Adapter.io.reqIn.bits.activeByteLane <= core.io.imemReq.bits.activeByteLane @[TopFile.scala 25:27]
    iMem_Adapter.io.reqIn.bits.dataRequest <= core.io.imemReq.bits.dataRequest @[TopFile.scala 25:27]
    iMem_Adapter.io.reqIn.bits.addrRequest <= core.io.imemReq.bits.addrRequest @[TopFile.scala 25:27]
    iMem_Adapter.io.reqIn.valid <= core.io.imemReq.valid @[TopFile.scala 25:27]
    core.io.imemReq.ready <= iMem_Adapter.io.reqIn.ready @[TopFile.scala 25:27]
    core.io.imemRsp.bits.error <= iMem_Adapter.io.rspOut.bits.error @[TopFile.scala 26:21]
    core.io.imemRsp.bits.dataResponse <= iMem_Adapter.io.rspOut.bits.dataResponse @[TopFile.scala 26:21]
    core.io.imemRsp.valid <= iMem_Adapter.io.rspOut.valid @[TopFile.scala 26:21]
    iMem_Adapter.io.rspOut.ready <= core.io.imemRsp.ready @[TopFile.scala 26:21]
    iMem_.io.insmReq.bits.isWrite <= iMem_Adapter.io.reqOut.bits.isWrite @[TopFile.scala 27:22]
    iMem_.io.insmReq.bits.activeByteLane <= iMem_Adapter.io.reqOut.bits.activeByteLane @[TopFile.scala 27:22]
    iMem_.io.insmReq.bits.dataRequest <= iMem_Adapter.io.reqOut.bits.dataRequest @[TopFile.scala 27:22]
    iMem_.io.insmReq.bits.addrRequest <= iMem_Adapter.io.reqOut.bits.addrRequest @[TopFile.scala 27:22]
    iMem_.io.insmReq.valid <= iMem_Adapter.io.reqOut.valid @[TopFile.scala 27:22]
    iMem_Adapter.io.reqOut.ready <= iMem_.io.insmReq.ready @[TopFile.scala 27:22]
    iMem_Adapter.io.rspIn.bits.error <= iMem_.io.insmRsp.bits.error @[TopFile.scala 28:27]
    iMem_Adapter.io.rspIn.bits.dataResponse <= iMem_.io.insmRsp.bits.dataResponse @[TopFile.scala 28:27]
    iMem_Adapter.io.rspIn.valid <= iMem_.io.insmRsp.valid @[TopFile.scala 28:27]
    iMem_.io.insmRsp.ready <= iMem_Adapter.io.rspIn.ready @[TopFile.scala 28:27]
    
