{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714499598247 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714499598248 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 30 20:53:18 2024 " "Processing started: Tue Apr 30 20:53:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714499598248 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714499598248 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Decryption -c Decryption " "Command: quartus_map --read_settings_files=on --write_settings_files=off Decryption -c Decryption" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714499598248 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714499598412 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714499598413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/logic design project/project/aes-128-verilog/src/rijneal key schedule/universalkeyexpansion.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/desktop/logic design project/project/aes-128-verilog/src/rijneal key schedule/universalkeyexpansion.v" { { "Info" "ISGN_ENTITY_NAME" "1 keySchedule " "Found entity 1: keySchedule" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714499603056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714499603056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/logic design project/project/aes-128-verilog/src/decryption_round/decryption_round.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/desktop/logic design project/project/aes-128-verilog/src/decryption_round/decryption_round.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decryption_Round " "Found entity 1: Decryption_Round" {  } { { "../Decryption_Round/Decryption_Round.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/Decryption_Round/Decryption_Round.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714499603057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714499603057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decryption.v 1 1 " "Found 1 design units, including 1 entities, in source file decryption.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decryption " "Found entity 1: Decryption" {  } { { "Decryption.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714499603057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714499603057 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp2Wire UniversalKeyExpansion.v(561) " "Verilog HDL Implicit Net warning at UniversalKeyExpansion.v(561): created implicit net for \"temp2Wire\"" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 561 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714499603058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp1Wire UniversalKeyExpansion.v(562) " "Verilog HDL Implicit Net warning at UniversalKeyExpansion.v(562): created implicit net for \"temp1Wire\"" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 562 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714499603058 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Decryption " "Elaborating entity \"Decryption\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714499603070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keySchedule keySchedule:ke " "Elaborating entity \"keySchedule\" for hierarchy \"keySchedule:ke\"" {  } { { "Decryption.v" "ke" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714499604113 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp2Wire UniversalKeyExpansion.v(561) " "Verilog HDL or VHDL warning at UniversalKeyExpansion.v(561): object \"temp2Wire\" assigned a value but never read" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 561 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714499604115 "|Decryption|keySchedule:ke"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp1Wire UniversalKeyExpansion.v(562) " "Verilog HDL or VHDL warning at UniversalKeyExpansion.v(562): object \"temp1Wire\" assigned a value but never read" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 562 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714499604115 "|Decryption|keySchedule:ke"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UniversalKeyExpansion.v(561) " "Verilog HDL assignment warning at UniversalKeyExpansion.v(561): truncated value with size 32 to match size of target (1)" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714499604115 "|Decryption|keySchedule:ke"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UniversalKeyExpansion.v(562) " "Verilog HDL assignment warning at UniversalKeyExpansion.v(562): truncated value with size 32 to match size of target (1)" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714499604115 "|Decryption|keySchedule:ke"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decryption_Round Decryption_Round:rndx " "Elaborating entity \"Decryption_Round\" for hierarchy \"Decryption_Round:rndx\"" {  } { { "Decryption.v" "rndx" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714499604232 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s InvSubBytes " "Node instance \"s\" instantiates undefined entity \"InvSubBytes\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Decryption_Round/Decryption_Round.v" "s" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/Decryption_Round/Decryption_Round.v" 12 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1714499604249 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "r InverseShiftRows " "Node instance \"r\" instantiates undefined entity \"InverseShiftRows\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Decryption_Round/Decryption_Round.v" "r" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/Decryption_Round/Decryption_Round.v" 13 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1714499604249 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "m InvMixColumns " "Node instance \"m\" instantiates undefined entity \"InvMixColumns\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Decryption_Round/Decryption_Round.v" "m" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/Decryption_Round/Decryption_Round.v" 14 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1714499604249 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "b addRoundKey " "Node instance \"b\" instantiates undefined entity \"addRoundKey\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Decryption_Round/Decryption_Round.v" "b" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/Decryption_Round/Decryption_Round.v" 15 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1714499604249 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s_final InvSubBytes " "Node instance \"s_final\" instantiates undefined entity \"InvSubBytes\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Decryption.v" "s_final" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 26 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1714499604249 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "sr_final InverseShiftRows " "Node instance \"sr_final\" instantiates undefined entity \"InverseShiftRows\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Decryption.v" "sr_final" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 27 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1714499604249 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4904 " "Peak virtual memory: 4904 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714499604293 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 30 20:53:24 2024 " "Processing ended: Tue Apr 30 20:53:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714499604293 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714499604293 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714499604293 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714499604293 ""}
