delay__parameterized17: eucHW__GCB4, 
logic__874: BRAM, 
reg__636: BRAM, 
logic__102: BRAM, 
reg__9: TOP__GC0, 
muxpart__425: BRAM, 
logic__388: BRAM, 
logic__1444: BRAM, 
logic__1076: BRAM, 
muxpart__191: BRAM, 
logic__90: BRAM, 
muxpart__948: BRAM, 
reg__762: BRAM, 
muxpart__225: BRAM, 
muxpart__25: BRAM, 
reg__1081: eucHW__GCB4, 
reg__931: BRAM, 
reg__1216: TOP__GC0, 
muxpart__560: BRAM, 
logic__1920: BRAM, 
muxpart__243: BRAM, 
muxpart__45: BRAM, 
case__165: TOP__GC0, 
reg__1062: eucHW__GCB4, 
xbip_pipe_v3_0_6_viv__parameterized179: eucHW__GCB4, 
reg__981: BRAM, 
reg__1121: eucHW__GCB4, 
reg__158: BRAM, 
muxpart__496: BRAM, 
muxpart__710: BRAM, 
muxpart__530: BRAM, 
reg__783: BRAM, 
reg__470: BRAM, 
muxpart__705: BRAM, 
reg__1100: eucHW__GCB4, 
muxpart__473: BRAM, 
reg__1065: eucHW__GCB4, 
flt_sqrt_mant_addsub__parameterized11: eucHW__GCB4, 
reg__1188: eucHW__GCB4, 
case__119: eucHW__GCB4, 
logic__2108: BRAM, 
logic__1104: BRAM, 
logic__816: BRAM, 
muxpart__921: BRAM, 
reg__534: BRAM, 
logic__1328: BRAM, 
logic__618: BRAM, 
logic__2034: BRAM, 
reg__902: BRAM, 
reg__771: BRAM, 
reg__833: BRAM, 
logic__1644: BRAM, 
muxpart__275: BRAM, 
muxpart__1010: BRAM, 
logic__1420: BRAM, 
muxpart__628: BRAM, 
logic__194: BRAM, 
logic__436: BRAM, 
logic__1240: BRAM, 
reg__150: BRAM, 
muxpart__905: BRAM, 
reg__767: BRAM, 
reg__279: BRAM, 
logic__742: BRAM, 
logic__170: BRAM, 
logic__1342: BRAM, 
logic__1306: BRAM, 
keep__7: eucHW__GCB4, 
logic__1190: BRAM, 
reg__900: BRAM, 
muxpart__766: BRAM, 
logic__2391: eucHW__GCB4, 
logic__522: BRAM, 
carry_chain__parameterized28: eucHW__GCB4, 
muxpart__836: BRAM, 
muxpart__308: BRAM, 
muxpart__57: BRAM, 
case__128: eucHW__GCB4, 
datapath__29: eucHW__GCB4, 
delay__parameterized85: eucHW__GCB4, 
logic__534: BRAM, 
muxpart__443: BRAM, 
logic__346: BRAM, 
logic__562: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized15: eucHW__GCB4, 
xbip_pipe_v3_0_6_viv__parameterized165: eucHW__GCB4, 
delay__parameterized35: eucHW__GCB4, 
delay__parameterized18: eucHW__GCB4, 
reg__1214: TOP__GC0, 
reg__1168: eucHW__GCB4, 
delay__parameterized106: eucHW__GCB4, 
case__170: TOP__GC0, 
flt_sqrt_mant_addsub__parameterized20: eucHW__GCB4, 
muxpart__963: BRAM, 
muxpart__770: BRAM, 
reg__745: BRAM, 
logic__1702: BRAM, 
reg__606: BRAM, 
muxpart__396: BRAM, 
muxpart__119: BRAM, 
reg__547: BRAM, 
reg__90: BRAM, 
muxpart__655: BRAM, 
reg__737: BRAM, 
muxpart__330: BRAM, 
muxpart__372: BRAM, 
logic__2312: eucHW__GCB4, 
muxpart__795: BRAM, 
reg__656: BRAM, 
reg__521: BRAM, 
logic__790: BRAM, 
logic__108: BRAM, 
muxpart__557: BRAM, 
logic__1860: BRAM, 
logic__632: BRAM, 
logic__1103: BRAM, 
logic__1378: BRAM, 
reg__123: BRAM, 
reg__472: BRAM, 
logic__924: BRAM, 
delay__parameterized74: eucHW__GCB4, 
muxpart__525: BRAM, 
logic__2044: BRAM, 
reg__484: BRAM, 
reg__261: BRAM, 
delay__parameterized37: eucHW__GCB4, 
logic__1416: BRAM, 
muxpart__214: BRAM, 
logic__2090: BRAM, 
muxpart__47: BRAM, 
reg__840: BRAM, 
logic__1414: BRAM, 
reg__139: BRAM, 
reg__1201: eucHW__GCB3, 
reg__1073: eucHW__GCB4, 
muxpart__450: BRAM, 
logic__1754: BRAM, 
logic__2088: BRAM, 
logic__1388: BRAM, 
logic__2082: BRAM, 
muxpart__931: BRAM, 
muxpart__24: BRAM, 
muxpart__849: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized91: eucHW__GCB4, 
logic__2788: eucHW__GCB4, 
logic__738: BRAM, 
logic__1072: BRAM, 
logic__1642: BRAM, 
muxpart__732: BRAM, 
logic__686: BRAM, 
reg__33: BRAM, 
logic__1250: BRAM, 
muxpart__843: BRAM, 
reg__389: BRAM, 
logic__1264: BRAM, 
logic__2814: TOP__GC0, 
reg__370: BRAM, 
logic__1972: BRAM, 
logic__566: BRAM, 
muxpart__597: BRAM, 
logic__760: BRAM, 
muxpart__393: BRAM, 
logic__286: BRAM, 
muxpart__328: BRAM, 
delay__parameterized72: eucHW__GCB4, 
logic__2386: eucHW__GCB4, 
logic__230: BRAM, 
reg__314: BRAM, 
reg__524: BRAM, 
muxpart__674: BRAM, 
muxpart__122: BRAM, 
logic__908: BRAM, 
reg__345: BRAM, 
muxpart__74: BRAM, 
reg__766: BRAM, 
reg__232: BRAM, 
reg__828: BRAM, 
reg__445: BRAM, 
case__155: eucHW__GCB4, 
muxpart__494: BRAM, 
reg__696: BRAM, 
reg__581: BRAM, 
reg__848: BRAM, 
reg__248: BRAM, 
fsm_send32: TOP__GC0, 
logic__1048: BRAM, 
muxpart__368: BRAM, 
logic__1208: BRAM, 
logic__446: BRAM, 
reg__667: BRAM, 
carry_chain__parameterized31: eucHW__GCB4, 
reg__117: BRAM, 
logic__642: BRAM, 
reg__39: BRAM, 
muxpart__130: BRAM, 
muxpart__1043: BRAM, 
case__110: eucHW__GCB4, 
xbip_pipe_v3_0_6_viv__parameterized93: eucHW__GCB4, 
logic__518: BRAM, 
logic__2358: eucHW__GCB4, 
muxpart__834: BRAM, 
logic__298: BRAM, 
muxpart__753: BRAM, 
reg__1088: eucHW__GCB4, 
flt_sqrt_mant_addsub__parameterized9: eucHW__GCB4, 
reg__152: BRAM, 
muxpart__568: BRAM, 
logic__368: BRAM, 
reg__1087: eucHW__GCB4, 
logic__1184: BRAM, 
reg__320: BRAM, 
reg__998: BRAM, 
muxpart__237: BRAM, 
muxpart__424: BRAM, 
reg__1009: BRAM, 
reg__778: BRAM, 
reg__927: BRAM, 
logic__1180: BRAM, 
logic__1172: BRAM, 
logic__2647: eucHW__GCB4, 
muxpart__930: BRAM, 
logic__1988: BRAM, 
muxpart__581: BRAM, 
reg__1128: eucHW__GCB4, 
case__114: eucHW__GCB4, 
logic__1942: BRAM, 
reg__530: BRAM, 
logic__946: BRAM, 
reg__708: BRAM, 
logic__410: BRAM, 
reg__693: BRAM, 
muxpart__501: BRAM, 
keep__12: eucHW__GCB4, 
datapath__14: eucHW__GCB4, 
muxpart__234: BRAM, 
logic__892: BRAM, 
logic__1140: BRAM, 
muxpart__206: BRAM, 
delay__parameterized28: eucHW__GCB4, 
logic__1088: BRAM, 
logic__2406: eucHW__GCB4, 
muxpart__339: BRAM, 
muxpart__870: BRAM, 
reg__1181: eucHW__GCB4, 
logic__2661: eucHW__GCB4, 
reg__608: BRAM, 
muxpart__1037: BRAM, 
logic__1904: BRAM, 
logic__318: BRAM, 
carry_chain__parameterized33: eucHW__GCB4, 
reg__1133: eucHW__GCB4, 
reg__948: BRAM, 
muxpart__397: BRAM, 
logic__264: BRAM, 
eucHW_sub_8192ns_8192ns_8192_2_1_Adder_0__GC0: eucHW_sub_8192ns_8192ns_8192_2_1_Adder_0__GC0, 
muxpart__151: BRAM, 
logic__1160: BRAM, 
logic__1884: BRAM, 
logic__648: BRAM, 
case__180: TOP__GC0, 
reg__831: BRAM, 
logic__1078: BRAM, 
reg__700: BRAM, 
logic__2542: eucHW__GCB4, 
xbip_pipe_v3_0_6_viv__parameterized95: eucHW__GCB4, 
reg__1203: eucHW__GCB3, 
muxpart__946: BRAM, 
logic__1954: BRAM, 
reg__1159: eucHW__GCB4, 
flt_sqrt_mant_addsub__parameterized7: eucHW__GCB4, 
logic__1334: BRAM, 
reg__912: BRAM, 
muxpart__297: BRAM, 
logic__2273: eucHW__GCB4, 
reg__944: BRAM, 
floating_point_v7_1_12__parameterized0: eucHW__GCB4, 
muxpart__419: BRAM, 
reg__644: BRAM, 
delay__parameterized86: eucHW__GCB4, 
logic__2080: BRAM, 
logic__1836: BRAM, 
muxpart__513: BRAM, 
muxpart__247: BRAM, 
muxpart__884: BRAM, 
logic__222: BRAM, 
reg__213: BRAM, 
logic__1086: BRAM, 
muxpart__844: BRAM, 
muxpart__158: BRAM, 
reg__325: BRAM, 
logic__186: BRAM, 
muxpart__671: BRAM, 
muxpart__768: BRAM, 
muxpart__1026: BRAM, 
muxpart__973: BRAM, 
logic__238: BRAM, 
logic__130: BRAM, 
muxpart__133: BRAM, 
reg__26: BRAM, 
muxpart__156: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized101: eucHW__GCB4, 
reg__291: BRAM, 
muxpart__646: BRAM, 
muxpart__619: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized39: eucHW__GCB4, 
muxpart__558: BRAM, 
muxpart__484: BRAM, 
logic__2063: BRAM, 
reg__853: BRAM, 
logic__1870: BRAM, 
reg__969: BRAM, 
logic__1000: BRAM, 
logic__2387: eucHW__GCB4, 
delay__parameterized77: eucHW__GCB4, 
muxpart__193: BRAM, 
logic__772: BRAM, 
logic__1512: BRAM, 
delay__parameterized38: eucHW__GCB4, 
xbip_pipe_v3_0_6_viv__parameterized141: eucHW__GCB4, 
keep__33: eucHW__GCB4, 
muxpart__974: BRAM, 
muxpart__327: BRAM, 
logic__320: BRAM, 
muxpart__955: BRAM, 
muxpart__200: BRAM, 
logic__860: BRAM, 
logic__2342: eucHW__GCB4, 
keep__25: eucHW__GCB4, 
reg__485: BRAM, 
logic__784: BRAM, 
logic__998: BRAM, 
reg__653: BRAM, 
logic__904: BRAM, 
case__83: TOP__GC0, 
logic__158: BRAM, 
logic__1058: BRAM, 
logic__1410: BRAM, 
logic__262: BRAM, 
logic__568: BRAM, 
logic__970: BRAM, 
reg__342: BRAM, 
case__80: TOP__GC0, 
logic__1390: BRAM, 
logic__472: BRAM, 
reg__267: BRAM, 
logic__980: BRAM, 
muxpart__263: BRAM, 
logic__966: BRAM, 
logic__166: BRAM, 
logic__32: TOP__GC0, 
case__93: eucHW__GCB4, 
reg__669: BRAM, 
logic__524: BRAM, 
muxpart__979: BRAM, 
logic__1584: BRAM, 
delay__parameterized80: eucHW__GCB4, 
muxpart__402: BRAM, 
reg__578: BRAM, 
logic__404: BRAM, 
logic__1868: BRAM, 
reg__654: BRAM, 
logic__1986: BRAM, 
delay__parameterized25: eucHW__GCB4, 
case__58: TOP__GC0, 
muxpart__1005: BRAM, 
muxpart__857: BRAM, 
muxpart__603: BRAM, 
reg__372: BRAM, 
logic__1028: BRAM, 
muxpart__798: BRAM, 
logic__1286: BRAM, 
reg__1023: BRAM, 
reg__956: BRAM, 
muxpart__739: BRAM, 
logic__1116: BRAM, 
muxpart__686: BRAM, 
muxpart__888: BRAM, 
reg__711: BRAM, 
muxpart__729: BRAM, 
reg__4: TOP__GC0, 
muxpart__658: BRAM, 
muxpart__144: BRAM, 
case__41: TOP__GC0, 
muxpart__1004: BRAM, 
muxpart__591: BRAM, 
muxpart__44: BRAM, 
datapath__19: eucHW__GCB4, 
reg__508: BRAM, 
muxpart__464: BRAM, 
muxpart__316: BRAM, 
case__140: eucHW__GCB4, 
muxpart__340: BRAM, 
datapath__6: TOP__GC0, 
logic__656: BRAM, 
reg__3: TOP__GC0, 
case__90: eucHW__GCB4, 
reg__690: BRAM, 
reg__115: BRAM, 
reg__53: BRAM, 
renorm_and_round_logic__parameterized0: eucHW__GCB4, 
reg__1109: eucHW__GCB4, 
muxpart__845: BRAM, 
muxpart__503: BRAM, 
muxpart__636: BRAM, 
muxpart__281: BRAM, 
muxpart__135: BRAM, 
muxpart__746: BRAM, 
case: TOP__GC0, 
logic__754: BRAM, 
logic__1400: BRAM, 
muxpart__128: BRAM, 
logic__160: BRAM, 
reg__1163: eucHW__GCB4, 
logic__236: BRAM, 
reg__332: BRAM, 
delay__parameterized101: eucHW__GCB4, 
logic__2119: BRAM, 
logic__1792: BRAM, 
logic__396: BRAM, 
muxpart__221: BRAM, 
muxpart__784: BRAM, 
logic__1914: BRAM, 
reg__412: BRAM, 
muxpart__427: BRAM, 
muxpart__708: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized97: eucHW__GCB4, 
reg__1196: eucHW__GCB4, 
reg__62: BRAM, 
muxpart__107: BRAM, 
logic__1502: BRAM, 
reg__335: BRAM, 
delay__parameterized3: eucHW__GCB4, 
logic__1434: BRAM, 
reg__942: BRAM, 
reg__635: BRAM, 
reg__719: BRAM, 
flt_dec_op: eucHW__GCB4, 
logic__2619: eucHW__GCB4, 
reg__695: BRAM, 
reg__674: BRAM, 
muxpart__582: BRAM, 
logic__1284: BRAM, 
logic__2335: eucHW__GCB4, 
reg__390: BRAM, 
muxpart__757: BRAM, 
muxpart__286: BRAM, 
reg__670: BRAM, 
reg__368: BRAM, 
reg__647: BRAM, 
muxpart__938: BRAM, 
logic__1640: BRAM, 
datapath__53: TOP__GC0, 
logic__2467: eucHW__GCB4, 
logic__960: BRAM, 
logic__1510: BRAM, 
delay__parameterized82: eucHW__GCB4, 
logic__1314: BRAM, 
muxpart__33: BRAM, 
reg__452: BRAM, 
logic__1616: BRAM, 
logic__284: BRAM, 
reg__144: BRAM, 
muxpart__1024: BRAM, 
reg__327: BRAM, 
muxpart__141: BRAM, 
case__14: TOP__GC0, 
delay__parameterized42: eucHW__GCB4, 
reg__486: BRAM, 
logic__1446: BRAM, 
reg__200: BRAM, 
logic__2068: BRAM, 
logic__198: BRAM, 
muxpart__261: BRAM, 
reg__629: BRAM, 
logic__612: BRAM, 
logic__1566: BRAM, 
reg__1208: eucHW__GCB4, 
muxpart__549: BRAM, 
reg__487: BRAM, 
reg__991: BRAM, 
logic__78: TOP__GC0, 
reg__162: BRAM, 
logic__2472: eucHW__GCB4, 
muxpart__785: BRAM, 
reg__249: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized23: eucHW__GCB4, 
reg__349: BRAM, 
muxpart__318: BRAM, 
case__44: TOP__GC0, 
logic__820: BRAM, 
reg__1115: eucHW__GCB4, 
logic__1892: BRAM, 
reg__813: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized74: eucHW__GCB4, 
reg__397: BRAM, 
logic__1556: BRAM, 
logic__1056: BRAM, 
logic__2349: eucHW__GCB4, 
compare: eucHW__GCB4, 
reg__194: BRAM, 
reg__5: TOP__GC0, 
logic__348: BRAM, 
reg__460: BRAM, 
reg__185: BRAM, 
reg__300: BRAM, 
case__143: eucHW__GCB4, 
muxpart__933: BRAM, 
logic__1366: BRAM, 
logic__890: BRAM, 
reg__285: BRAM, 
reg__779: BRAM, 
case__84: TOP__GC0, 
muxpart__440: BRAM, 
reg__170: BRAM, 
logic__210: BRAM, 
reg__857: BRAM, 
reg__163: BRAM, 
muxpart__305: BRAM, 
carry_chain__parameterized11: eucHW__GCB4, 
logic__714: BRAM, 
logic__1204: BRAM, 
reg__1205: eucHW__GCB3, 
reg__640: BRAM, 
logic__1574: BRAM, 
logic__112: BRAM, 
reg__1142: eucHW__GCB4, 
reg__1090: eucHW__GCB4, 
case__147: eucHW__GCB4, 
logic__868: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized127: eucHW__GCB4, 
reg__536: BRAM, 
reg__394: BRAM, 
case__79: TOP__GC0, 
reg__847: BRAM, 
reg__691: BRAM, 
reg__1007: BRAM, 
logic__202: BRAM, 
reg__966: BRAM, 
muxpart__722: BRAM, 
muxpart__507: BRAM, 
muxpart__612: BRAM, 
muxpart__272: BRAM, 
delay__parameterized83: eucHW__GCB4, 
reg__950: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized45: eucHW__GCB4, 
reg__596: BRAM, 
reg__1154: eucHW__GCB4, 
xbip_pipe_v3_0_6_viv__parameterized147: eucHW__GCB4, 
muxpart__418: BRAM, 
muxpart__346: BRAM, 
reg__734: BRAM, 
muxpart__205: BRAM, 
reg__829: BRAM, 
muxpart__139: BRAM, 
reg__1120: eucHW__GCB4, 
logic__1564: BRAM, 
logic__600: BRAM, 
flt_sqrt_mant_addsub__parameterized22: eucHW__GCB4, 
logic__728: BRAM, 
muxpart__679: BRAM, 
muxpart__30: BRAM, 
flt_sqrt: eucHW__GCB4, 
muxpart__661: BRAM, 
logic__750: BRAM, 
logic__1780: BRAM, 
muxpart__585: BRAM, 
muxpart__862: BRAM, 
muxpart__273: BRAM, 
logic__1124: BRAM, 
logic__2177: eucHW__GCB4, 
reg__316: BRAM, 
muxpart__580: BRAM, 
reg__1215: TOP__GC0, 
muxpart__590: BRAM, 
reg__8: TOP__GC0, 
logic__356: BRAM, 
logic__96: BRAM, 
reg__891: BRAM, 
logic__894: BRAM, 
logic__1490: BRAM, 
muxpart__579: BRAM, 
reg__637: BRAM, 
muxpart__442: BRAM, 
muxpart__336: BRAM, 
logic__1040: BRAM, 
case__13: TOP__GC0, 
delay__parameterized52: eucHW__GCB4, 
reg__1033: BRAM, 
logic__1012: BRAM, 
logic__440: BRAM, 
muxpart__276: BRAM, 
logic__958: BRAM, 
logic__1106: BRAM, 
muxpart__740: BRAM, 
logic__212: BRAM, 
logic__730: BRAM, 
reg__1151: eucHW__GCB4, 
muxpart__431: BRAM, 
carry_chain__parameterized22: eucHW__GCB4, 
reg__337: BRAM, 
muxpart__851: BRAM, 
reg__641: BRAM, 
logic__990: BRAM, 
reg__432: BRAM, 
reg__350: BRAM, 
muxpart__169: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized43: eucHW__GCB4, 
logic__1528: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized163: eucHW__GCB4, 
logic__2556: eucHW__GCB4, 
reg__98: BRAM, 
reg__751: BRAM, 
muxpart__217: BRAM, 
reg__806: BRAM, 
reg__414: BRAM, 
reg__195: BRAM, 
logic__2193: eucHW__GCB4, 
logic__848: BRAM, 
logic__1872: BRAM, 
logic__1910: BRAM, 
reg__85: BRAM, 
logic__2092: BRAM, 
reg__1034: BRAM, 
logic__1418: BRAM, 
muxpart__266: BRAM, 
muxpart__942: BRAM, 
logic__1732: BRAM, 
muxpart__80: BRAM, 
muxpart__239: BRAM, 
reg__271: BRAM, 
delay__parameterized22: eucHW__GCB4, 
reg__562: BRAM, 
logic__1852: BRAM, 
muxpart__121: BRAM, 
mux4__parameterized0: eucHW__GCB4, 
reg__572: BRAM, 
logic__1572: BRAM, 
reg__124: BRAM, 
logic__114: BRAM, 
logic__1412: BRAM, 
logic__1404: BRAM, 
muxpart__868: BRAM, 
muxpart__641: BRAM, 
logic__1268: BRAM, 
reg__1028: BRAM, 
muxpart__350: BRAM, 
logic__358: BRAM, 
reg__960: BRAM, 
reg__827: BRAM, 
reg__465: BRAM, 
muxpart__12: TOP__GC0, 
logic__2806: eucHW__GCB4, 
reg__1198: eucHW__GCB4, 
reg__957: BRAM, 
muxpart__867: BRAM, 
reg__926: BRAM, 
reg__455: BRAM, 
muxpart__405: BRAM, 
reg__916: BRAM, 
datapath__51: TOP__GC0, 
reg__348: BRAM, 
muxpart__945: BRAM, 
logic__1606: BRAM, 
logic__1374: BRAM, 
logic__154: BRAM, 
reg__1185: eucHW_sub_8192ns_8192ns_8192_2_1_Adder_0__GC0, 
reg__109: BRAM, 
logic__984: BRAM, 
delay__parameterized79: eucHW__GCB4, 
reg__983: BRAM, 
logic__124: BRAM, 
muxpart__409: BRAM, 
reg__1025: BRAM, 
reg__851: BRAM, 
muxpart__175: BRAM, 
logic__1340: BRAM, 
delay__parameterized10: eucHW__GCB4, 
reg__964: BRAM, 
logic__1480: BRAM, 
logic__942: BRAM, 
reg__697: BRAM, 
reg__164: BRAM, 
case__146: eucHW__GCB4, 
muxpart__696: BRAM, 
logic__1162: BRAM, 
muxpart__199: BRAM, 
logic__1338: BRAM, 
reg__495: BRAM, 
reg__770: BRAM, 
muxpart__697: BRAM, 
reg__1060: eucHW__GCB4, 
reg__1149: eucHW__GCB4, 
reg__1107: eucHW__GCB4, 
logic__1800: BRAM, 
reg__744: BRAM, 
case__175: TOP__GC0, 
reg__1: TOP__GC0, 
muxpart__203: BRAM, 
logic__536: BRAM, 
muxpart__873: BRAM, 
reg__710: BRAM, 
logic__834: BRAM, 
muxpart__801: BRAM, 
logic__1318: BRAM, 
reg__1156: eucHW__GCB4, 
reg__800: BRAM, 
reg__532: BRAM, 
logic__1450: BRAM, 
muxpart__826: BRAM, 
muxpart__389: BRAM, 
reg__886: BRAM, 
muxpart__532: BRAM, 
reg__480: BRAM, 
logic__426: BRAM, 
delay__parameterized8: eucHW__GCB4, 
delay__parameterized65: eucHW__GCB4, 
muxpart__965: BRAM, 
reg__830: BRAM, 
muxpart__411: BRAM, 
muxpart__724: BRAM, 
logic__1866: BRAM, 
reg__408: BRAM, 
logic__1778: BRAM, 
muxpart__358: BRAM, 
logic__1230: BRAM, 
carry_chain__parameterized30: eucHW__GCB4, 
logic__1062: BRAM, 
logic__2022: BRAM, 
reg__939: BRAM, 
logic__220: BRAM, 
logic__386: BRAM, 
reg__600: BRAM, 
muxpart__961: BRAM, 
muxpart__231: BRAM, 
muxpart__797: BRAM, 
logic__538: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized51: eucHW__GCB4, 
reg__1139: eucHW__GCB4, 
xbip_pipe_v3_0_6_viv__parameterized153: eucHW__GCB4, 
reg__801: BRAM, 
reg__303: BRAM, 
logic__712: BRAM, 
reg__639: BRAM, 
muxpart__376: BRAM, 
reg__959: BRAM, 
reg__1157: eucHW__GCB4, 
muxpart__967: BRAM, 
reg__903: BRAM, 
reg__871: BRAM, 
logic__780: BRAM, 
logic__2486: eucHW__GCB4, 
logic__324: BRAM, 
logic__1710: BRAM, 
reg__277: BRAM, 
reg__301: BRAM, 
reg__1016: BRAM, 
reg__997: BRAM, 
logic__1262: BRAM, 
logic__508: BRAM, 
case__151: eucHW__GCB4, 
reg__1014: BRAM, 
muxpart__39: BRAM, 
reg__986: BRAM, 
muxpart__506: BRAM, 
logic__2721: eucHW__GCB4, 
reg__907: BRAM, 
reg__687: BRAM, 
muxpart__458: BRAM, 
logic__1030: BRAM, 
keep__39: eucHW__GCB4, 
carry_chain__parameterized13: eucHW__GCB4, 
muxpart__162: BRAM, 
logic__1322: BRAM, 
reg__330: BRAM, 
datapath__33: eucHW__GCB0, 
reg__885: BRAM, 
reg__284: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized103: eucHW__GCB4, 
reg__428: BRAM, 
muxpart__544: BRAM, 
logic__512: BRAM, 
muxpart__320: BRAM, 
muxpart__975: BRAM, 
muxpart__324: BRAM, 
reg__292: BRAM, 
datapath__30: eucHW__GCB1, 
reg__837: BRAM, 
datapath__20: eucHW__GCB4, 
logic__2767: eucHW__GCB4, 
logic__2759: eucHW_sub_8192ns_8192ns_8192_2_1_Adder_0__GC0, 
muxpart__58: BRAM, 
muxpart__1059: eucHW__GCB4, 
datapath__31: eucHW__GCB1, 
logic__968: BRAM, 
muxpart__1065: eucHW__GCB4, 
muxpart__382: BRAM, 
logic__374: BRAM, 
reg__501: BRAM, 
reg__660: BRAM, 
muxpart__709: BRAM, 
logic__826: BRAM, 
reg__176: BRAM, 
logic__2430: eucHW__GCB4, 
muxpart__551: BRAM, 
muxpart__51: BRAM, 
reg__772: BRAM, 
delay__parameterized56: eucHW__GCB4, 
muxpart__950: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized59: eucHW__GCB4, 
logic__1300: BRAM, 
muxpart__780: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized155: eucHW__GCB4, 
muxpart__521: BRAM, 
muxpart__803: BRAM, 
logic__610: BRAM, 
reg__841: BRAM, 
logic__406: BRAM, 
reg__786: BRAM, 
reg__253: BRAM, 
reg__430: BRAM, 
logic__906: BRAM, 
muxpart__571: BRAM, 
reg__51: BRAM, 
muxpart__60: BRAM, 
logic__1596: BRAM, 
reg__92: BRAM, 
muxpart__356: BRAM, 
muxpart__472: BRAM, 
norm_and_round_dsp48e1_sgl: eucHW__GCB4, 
reg__651: BRAM, 
reg__75: BRAM, 
reg__251: BRAM, 
logic__1842: BRAM, 
datapath__49: TOP__GC0, 
reg__742: BRAM, 
reg__188: BRAM, 
logic__1846: BRAM, 
reg__431: BRAM, 
logic__2640: eucHW__GCB4, 
reg__1155: eucHW__GCB4, 
carry_chain__parameterized14: eucHW__GCB4, 
logic__482: BRAM, 
logic__1006: BRAM, 
logic__564: BRAM, 
muxpart__618: BRAM, 
reg__208: BRAM, 
delay__parameterized61: eucHW__GCB4, 
delay__parameterized7: eucHW__GCB4, 
reg__703: BRAM, 
logic__13: TOP__GC0, 
logic__1938: BRAM, 
reg__459: BRAM, 
logic__1582: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized129: eucHW__GCB4, 
muxpart__1025: BRAM, 
reg__824: BRAM, 
reg__23: BRAM, 
muxpart__752: BRAM, 
logic__974: BRAM, 
logic__2036: BRAM, 
muxpart__730: BRAM, 
logic__1816: BRAM, 
muxpart__212: BRAM, 
reg__680: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized41: eucHW__GCB4, 
muxpart__814: BRAM, 
reg__456: BRAM, 
reg__1096: eucHW__GCB4, 
muxpart__279: BRAM, 
compare_eq_im__parameterized0: eucHW__GCB4, 
muxpart__310: BRAM, 
muxpart__485: BRAM, 
reg__612: BRAM, 
case__115: eucHW__GCB4, 
muxpart__621: BRAM, 
logic__258: BRAM, 
logic__672: BRAM, 
logic__2237: eucHW__GCB4, 
delay__parameterized81: eucHW__GCB4, 
reg__563: BRAM, 
muxpart__704: BRAM, 
muxpart__504: BRAM, 
logic__2807: TOP__GC0, 
logic__1690: BRAM, 
muxpart__846: BRAM, 
logic__322: BRAM, 
logic__2801: eucHW__GCB0, 
logic__104: BRAM, 
reg__819: BRAM, 
reg__354: BRAM, 
logic__408: BRAM, 
reg__1211: TOP__GC0, 
reg__883: BRAM, 
muxpart__91: BRAM, 
reg__1131: eucHW__GCB4, 
logic__1452: BRAM, 
logic__1718: BRAM, 
muxpart__779: BRAM, 
logic__1576: BRAM, 
reg__1072: eucHW__GCB4, 
reg__1021: BRAM, 
muxpart__995: BRAM, 
muxpart__913: BRAM, 
logic__1202: BRAM, 
muxpart__782: BRAM, 
logic__1158: BRAM, 
keep__34: eucHW__GCB4, 
muxpart__369: BRAM, 
muxpart__223: BRAM, 
reg__203: BRAM, 
logic__142: BRAM, 
muxpart__64: BRAM, 
datapath__18: eucHW__GCB4, 
logic__2490: eucHW__GCB4, 
muxpart__290: BRAM, 
reg__815: BRAM, 
logic__1470: BRAM, 
logic__372: BRAM, 
reg__228: BRAM, 
datapath__13: eucHW__GCB4, 
xbip_pipe_v3_0_6_viv__parameterized62: eucHW__GCB4, 
keep__40: eucHW__GCB4, 
reg__616: BRAM, 
logic__2283: eucHW__GCB4, 
reg__425: BRAM, 
logic__1818: BRAM, 
case__99: eucHW__GCB4, 
muxpart__769: BRAM, 
logic__2201: eucHW__GCB4, 
reg__1024: BRAM, 
muxpart__312: BRAM, 
logic__972: BRAM, 
logic__1212: BRAM, 
muxpart__73: BRAM, 
muxpart__738: BRAM, 
muxpart__462: BRAM, 
logic__1496: BRAM, 
case__164: TOP__GC0, 
logic__86: BRAM, 
logic__1828: BRAM, 
logic__782: BRAM, 
logic__2689: eucHW__GCB4, 
muxpart__361: BRAM, 
reg__542: BRAM, 
muxpart__531: BRAM, 
logic__962: BRAM, 
keep__42: eucHW__GCB4, 
carry_chain__parameterized15: eucHW__GCB4, 
logic__1060: BRAM, 
logic__1670: BRAM, 
logic__898: BRAM, 
muxpart__821: BRAM, 
delay__parameterized84: eucHW__GCB4, 
reg__1020: BRAM, 
muxpart__835: BRAM, 
reg__630: BRAM, 
reg__182: BRAM, 
logic__140: BRAM, 
logic__1668: BRAM, 
logic__1348: BRAM, 
reg__435: BRAM, 
muxpart__533: BRAM, 
muxpart__608: BRAM, 
logic__862: BRAM, 
muxpart__426: BRAM, 
logic__548: BRAM, 
delay__parameterized15: eucHW__GCB4, 
reg__1001: BRAM, 
reg__905: BRAM, 
logic__1242: BRAM, 
case__61: TOP__GC0, 
reg__121: BRAM, 
muxpart__171: BRAM, 
keep__2: TOP__GC0, 
logic__2696: eucHW__GCB4, 
TOP__GC0: TOP__GC0, 
flt_round_bit__parameterized0: eucHW__GCB4, 
flt_sqrt_mant_addsub__parameterized6: eucHW__GCB4, 
muxpart__623: BRAM, 
muxpart__1041: BRAM, 
reg__160: BRAM, 
muxpart__84: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized66: eucHW__GCB4, 
muxpart__211: BRAM, 
reg__509: BRAM, 
logic__248: BRAM, 
logic__2056: BRAM, 
muxpart__960: BRAM, 
muxpart__717: BRAM, 
reg__972: BRAM, 
logic__554: BRAM, 
muxpart__230: BRAM, 
muxpart__132: BRAM, 
muxpart__71: BRAM, 
reg__68: BRAM, 
logic__634: BRAM, 
reg__186: BRAM, 
logic__594: BRAM, 
reg__426: BRAM, 
reg__1000: BRAM, 
muxpart__452: BRAM, 
reg__373: BRAM, 
reg__451: BRAM, 
muxpart__787: BRAM, 
case__103: eucHW__GCB4, 
reg__938: BRAM, 
muxpart__829: BRAM, 
logic__854: BRAM, 
muxpart__815: BRAM, 
reg__615: BRAM, 
logic__240: BRAM, 
reg__768: BRAM, 
muxpart__370: BRAM, 
reg__1150: eucHW__GCB4, 
reg__1031: BRAM, 
keep__14: eucHW__GCB4, 
case__2: TOP__GC0, 
muxpart__383: BRAM, 
reg__781: BRAM, 
reg__103: BRAM, 
case__94: eucHW__GCB4, 
reg__32: BRAM, 
logic__1168: BRAM, 
muxpart__900: BRAM, 
muxpart__500: BRAM, 
logic__866: BRAM, 
muxpart__535: BRAM, 
logic__1492: BRAM, 
muxpart__194: BRAM, 
case__108: eucHW__GCB4, 
reg__715: BRAM, 
muxpart__765: BRAM, 
logic__2014: BRAM, 
reg__604: BRAM, 
reg__1043: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized70: eucHW__GCB4, 
logic__758: BRAM, 
logic__1066: BRAM, 
muxpart__617: BRAM, 
muxpart__255: BRAM, 
logic__732: BRAM, 
muxpart__32: BRAM, 
reg__441: BRAM, 
reg__724: BRAM, 
datapath__23: eucHW__GCB4, 
reg__518: BRAM, 
reg__1167: eucHW__GCB4, 
carry_chain__parameterized0: eucHW__GCB4, 
reg__378: BRAM, 
case__56: TOP__GC0, 
reg__1165: eucHW__GCB4, 
reg__701: BRAM, 
reg__274: BRAM, 
reg__475: BRAM, 
logic__930: BRAM, 
reg__269: BRAM, 
muxpart__333: BRAM, 
reg__76: BRAM, 
case__157: eucHW__GCB4, 
logic__478: BRAM, 
muxpart__161: BRAM, 
logic__1826: BRAM, 
muxpart__827: BRAM, 
muxpart__667: BRAM, 
case__46: TOP__GC0, 
logic__1814: BRAM, 
reg__79: BRAM, 
logic__1784: BRAM, 
logic__1871: BRAM, 
muxpart__202: BRAM, 
logic__188: BRAM, 
muxpart__186: BRAM, 
logic__1354: BRAM, 
reg__374: BRAM, 
case__18: TOP__GC0, 
muxpart__992: BRAM, 
delay: eucHW__GCB4, 
reg__914: BRAM, 
muxpart__721: BRAM, 
muxpart__307: BRAM, 
muxpart__1006: BRAM, 
reg__650: BRAM, 
reg__720: BRAM, 
muxpart__451: BRAM, 
logic__2084: BRAM, 
case__138: eucHW__GCB4, 
logic__806: BRAM, 
case__152: eucHW__GCB4, 
reg__839: BRAM, 
reg__112: BRAM, 
reg__502: BRAM, 
logic__626: BRAM, 
reg__1092: eucHW__GCB4, 
logic__2102: BRAM, 
logic__1894: BRAM, 
muxpart__466: BRAM, 
logic__1364: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized76: eucHW__GCB4, 
muxpart__554: BRAM, 
muxpart__497: BRAM, 
logic__98: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized159: eucHW__GCB4, 
reg__610: BRAM, 
reg__1135: eucHW__GCB4, 
muxpart__758: BRAM, 
logic__1962: BRAM, 
reg__870: BRAM, 
reg__496: BRAM, 
reg__477: BRAM, 
reg__1054: TOP__GC0, 
logic__432: BRAM, 
reg__836: BRAM, 
carry_chain__parameterized2: eucHW__GCB4, 
muxpart__970: BRAM, 
logic__1746: BRAM, 
muxpart__461: BRAM, 
reg__463: BRAM, 
muxpart__81: BRAM, 
case__181: TOP__GC0, 
logic__2371: eucHW__GCB4, 
logic__1978: BRAM, 
reg__146: BRAM, 
logic__480: BRAM, 
logic__2040: BRAM, 
delay__parameterized53: eucHW__GCB4, 
muxpart__799: BRAM, 
muxpart__1063: eucHW__GCB4, 
reg__1083: eucHW__GCB4, 
reg__125: BRAM, 
muxpart__313: BRAM, 
reg__245: BRAM, 
muxpart__583: BRAM, 
muxpart__762: BRAM, 
flt_round_bit: eucHW__GCB4, 
muxpart__828: BRAM, 
datapath__1: TOP__GC0, 
reg__728: BRAM, 
muxpart__59: BRAM, 
reg__961: BRAM, 
logic__2793: eucHW__GCB4, 
muxpart__149: BRAM, 
logic__1958: BRAM, 
reg__584: BRAM, 
delay__parameterized5: eucHW__GCB4, 
reg__143: BRAM, 
muxpart__87: BRAM, 
reg__1052: TOP__GC0, 
logic__1770: BRAM, 
reg__242: BRAM, 
reg__436: BRAM, 
reg__741: BRAM, 
case__123: eucHW__GCB4, 
reg__315: BRAM, 
reg__82: BRAM, 
reg__611: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized77: eucHW__GCB4, 
reg__48: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized161: eucHW__GCB4, 
delay__parameterized54: eucHW__GCB4, 
logic__1742: BRAM, 
reg__1152: eucHW__GCB4, 
reg__795: BRAM, 
logic__1546: BRAM, 
case__64: TOP__GC0, 
compare_eq_im: eucHW__GCB4, 
logic__1050: BRAM, 
logic__228: BRAM, 
reg__549: BRAM, 
logic__330: BRAM, 
logic__2219: eucHW__GCB4, 
carry_chain__parameterized9: eucHW__GCB4, 
muxpart__991: BRAM, 
logic__588: BRAM, 
logic__2348: eucHW__GCB4, 
logic__608: BRAM, 
reg__190: BRAM, 
reg__406: BRAM, 
logic__2293: eucHW__GCB4, 
logic__2794: eucHW__GCB4, 
reg__161: BRAM, 
logic__1716: BRAM, 
logic__224: BRAM, 
muxpart__337: BRAM, 
muxpart__576: BRAM, 
floating_point_v7_1_12: eucHW__GCB4, 
logic__2288: eucHW__GCB4, 
reg__1197: eucHW__GCB4, 
logic__416: BRAM, 
muxpart__75: BRAM, 
logic__1082: BRAM, 
logic__2328: eucHW__GCB4, 
logic__2468: eucHW__GCB4, 
muxpart__1003: BRAM, 
reg__987: BRAM, 
logic__696: BRAM, 
logic__1008: BRAM, 
delay__parameterized40: eucHW__GCB4, 
delay__parameterized58: eucHW__GCB4, 
logic__1350: BRAM, 
muxpart__1000: BRAM, 
muxpart__165: BRAM, 
muxpart__624: BRAM, 
reg__401: BRAM, 
muxpart__889: BRAM, 
muxpart__555: BRAM, 
reg__732: BRAM, 
reg__326: BRAM, 
logic__1698: BRAM, 
muxpart__702: BRAM, 
logic__2341: eucHW__GCB4, 
logic__2760: eucHW__GCB4, 
logic__1768: BRAM, 
logic__616: BRAM, 
logic__700: BRAM, 
muxpart__510: BRAM, 
reg__1069: eucHW__GCB4, 
datapath__28: eucHW_sub_8192ns_8192ns_8192_2_1_Adder_0_comb_adder, 
muxpart__863: BRAM, 
case__125: eucHW__GCB4, 
muxpart__838: BRAM, 
reg__219: BRAM, 
logic__1134: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized49: eucHW__GCB4, 
mux4: eucHW__GCB4, 
case__159: eucHW__GCB4, 
reg__70: BRAM, 
reg__1118: eucHW__GCB4, 
reg__559: BRAM, 
muxpart__394: BRAM, 
muxpart__755: BRAM, 
muxpart__601: BRAM, 
logic__2334: eucHW__GCB4, 
logic__1398: BRAM, 
muxpart__236: BRAM, 
muxpart__241: BRAM, 
reg__329: BRAM, 
muxpart__29: BRAM, 
logic__2128: BRAM, 
muxpart__302: BRAM, 
datapath__24: eucHW__GCB4, 
logic__414: BRAM, 
reg__116: BRAM, 
logic__2626: eucHW__GCB4, 
logic__2174: eucHW__GCB4, 
muxpart__240: BRAM, 
reg__1047: TOP__GC0, 
logic__2072: BRAM, 
reg__852: BRAM, 
reg__731: BRAM, 
logic__2150: TOP__GC0, 
logic__1186: BRAM, 
logic__1614: BRAM, 
logic__1194: BRAM, 
logic__1206: BRAM, 
muxpart__319: BRAM, 
muxpart__878: BRAM, 
reg__864: BRAM, 
muxpart__802: BRAM, 
logic__316: BRAM, 
reg__880: BRAM, 
logic__1766: BRAM, 
logic__996: BRAM, 
flt_sqrt_exp: eucHW__GCB4, 
muxpart__926: BRAM, 
logic__2379: eucHW__GCB4, 
reg__792: BRAM, 
reg__522: BRAM, 
logic__1: TOP__GC0, 
case__141: eucHW__GCB4, 
unsigned_to_bcd: TOP__GC0, 
reg__429: BRAM, 
datapath__16: eucHW__GCB4, 
reg__569: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized19: eucHW__GCB4, 
delay__parameterized45: eucHW__GCB4, 
logic__2800: eucHW__GCB4, 
datapath__26: eucHW__GCB4, 
logic__1820: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized99: eucHW__GCB4, 
datapath__11: eucHW__GCB4, 
muxpart__379: BRAM, 
muxpart__238: BRAM, 
reg__1204: eucHW__GCB4, 
muxpart__1042: BRAM, 
carry_chain__parameterized8: eucHW__GCB4, 
logic__2741: eucHW__GCB4, 
muxpart__433: BRAM, 
muxpart__567: BRAM, 
reg__918: BRAM, 
BRAM: BRAM, 
carry_chain__parameterized5: eucHW__GCB4, 
muxpart__517: BRAM, 
logic__1370: BRAM, 
reg__975: BRAM, 
reg__127: BRAM, 
muxpart__606: BRAM, 
logic__1146: BRAM, 
logic__902: BRAM, 
muxpart__691: BRAM, 
reg__749: BRAM, 
muxpart__124: BRAM, 
muxpart__847: BRAM, 
muxpart__664: BRAM, 
logic__2779: eucHW__GCB4, 
muxpart__800: BRAM, 
logic__2344: eucHW__GCB4, 
reg__631: BRAM, 
logic__496: BRAM, 
case__17: TOP__GC0, 
muxpart__460: BRAM, 
reg__1175: eucHW__GCB4, 
logic__1678: BRAM, 
reg__175: BRAM, 
reg__184: BRAM, 
muxpart__596: BRAM, 
logic__2405: eucHW__GCB4, 
reg__1170: eucHW__GCB4, 
logic__116: BRAM, 
reg__623: BRAM, 
reg__407: BRAM, 
logic__2818: TOP__GC0, 
muxpart__331: BRAM, 
uart_tx: TOP__GC0, 
logic__900: BRAM, 
reg__823: BRAM, 
logic__810: BRAM, 
logic__364: BRAM, 
logic__1136: BRAM, 
logic__2095: BRAM, 
logic__1662: BRAM, 
muxpart__1009: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized25: eucHW__GCB4, 
muxpart__880: BRAM, 
logic__1292: BRAM, 
logic__1396: BRAM, 
reg__553: BRAM, 
muxpart__972: BRAM, 
logic__1548: BRAM, 
muxpart__816: BRAM, 
reg__464: BRAM, 
reg__1138: eucHW__GCB4, 
logic__1246: BRAM, 
reg__360: BRAM, 
reg__865: BRAM, 
logic__1360: BRAM, 
reg__782: BRAM, 
muxpart__403: BRAM, 
logic__334: BRAM, 
muxpart__915: BRAM, 
logic__1428: BRAM, 
reg__153: BRAM, 
logic__1944: BRAM, 
reg__1143: eucHW__GCB4, 
dsp48e1_wrapper: eucHW__GCB4, 
logic__8: TOP__GC0, 
muxpart__429: BRAM, 
logic__310: BRAM, 
muxpart__345: BRAM, 
reg__595: BRAM, 
logic__1966: BRAM, 
muxpart__587: BRAM, 
muxpart__712: BRAM, 
muxpart__406: BRAM, 
muxpart__982: BRAM, 
muxpart__1061: eucHW__GCB4, 
reg__838: BRAM, 
muxpart__415: BRAM, 
logic__2770: eucHW__GCB4, 
logic__952: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized35: eucHW__GCB4, 
reg__1071: eucHW__GCB4, 
reg__128: BRAM, 
muxpart__727: BRAM, 
reg__564: BRAM, 
logic__1896: BRAM, 
muxpart__463: BRAM, 
reg__287: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized61: eucHW__GCB4, 
flt_add_exp_sp: eucHW__GCB4, 
muxpart__115: BRAM, 
reg__890: BRAM, 
logic__718: BRAM, 
muxpart__153: BRAM, 
delay__parameterized26: eucHW__GCB4, 
muxpart__688: BRAM, 
muxpart__540: BRAM, 
keep__31: eucHW__GCB4, 
reg__358: BRAM, 
reg__95: BRAM, 
reg__338: BRAM, 
reg__882: BRAM, 
reg__207: BRAM, 
muxpart__265: BRAM, 
case__97: eucHW__GCB4, 
reg__273: BRAM, 
reg__785: BRAM, 
reg__946: BRAM, 
logic__192: BRAM, 
reg__625: BRAM, 
reg__1126: eucHW__GCB4, 
floating_point_v7_1_12_viv__parameterized3: eucHW__GCB4, 
reg__461: BRAM, 
reg__1111: eucHW__GCB4, 
logic__1016: BRAM, 
reg__1068: eucHW__GCB4, 
logic__1824: BRAM, 
reg__645: BRAM, 
logic__214: BRAM, 
muxpart__673: BRAM, 
muxpart__50: BRAM, 
muxpart__656: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized9: eucHW__GCB4, 
muxpart__235: BRAM, 
reg__154: BRAM, 
eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip: eucHW__GCB4, 
muxpart__296: BRAM, 
muxpart__21: BRAM, 
reg__165: BRAM, 
muxpart__735: BRAM, 
reg__655: BRAM, 
reg__1171: eucHW__GCB4, 
reg__740: BRAM, 
logic__1392: BRAM, 
logic__1046: BRAM, 
reg__494: BRAM, 
muxpart__985: BRAM, 
muxpart__956: BRAM, 
logic__1270: BRAM, 
logic__1948: BRAM, 
reg__212: BRAM, 
logic__420: BRAM, 
reg__570: BRAM, 
muxpart__439: BRAM, 
case__89: eucHW__GCB4, 
reg__662: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized27: eucHW__GCB4, 
muxpart__871: BRAM, 
reg__324: BRAM, 
keep__18: eucHW__GCB4, 
logic__744: BRAM, 
logic__1260: BRAM, 
delay__parameterized103: eucHW__GCB4, 
eucHW__GCB3: eucHW__GCB3, 
reg__901: BRAM, 
reg__178: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized79: eucHW__GCB4, 
reg__257: BRAM, 
logic__994: BRAM, 
logic__216: BRAM, 
UART_RX_Logic: TOP__GC0, 
logic__660: BRAM, 
muxpart__783: BRAM, 
muxpart__291: BRAM, 
reg__447: BRAM, 
muxpart__267: BRAM, 
logic__1618: BRAM, 
flt_sqrt_mant_addsub: eucHW__GCB4, 
reg__514: BRAM, 
muxpart__367: BRAM, 
muxpart__545: BRAM, 
logic__2811: TOP__GC0, 
muxpart__360: BRAM, 
delay__parameterized70: eucHW__GCB4, 
muxpart__903: BRAM, 
muxpart__27: BRAM, 
logic__2535: eucHW__GCB4, 
logic__592: BRAM, 
logic__1488: BRAM, 
muxpart__943: BRAM, 
reg__468: BRAM, 
logic__176: BRAM, 
reg__889: BRAM, 
logic__162: BRAM, 
keep__3: TOP__GC0, 
logic__2356: eucHW__GCB4, 
reg__334: BRAM, 
muxpart__164: BRAM, 
logic__288: BRAM, 
carry_chain__parameterized34: eucHW__GCB4, 
reg__661: BRAM, 
reg__400: BRAM, 
logic__2111: BRAM, 
logic__2004: BRAM, 
logic__172: BRAM, 
logic__1462: BRAM, 
muxpart__249: BRAM, 
logic__1500: BRAM, 
muxpart__455: BRAM, 
reg__323: BRAM, 
muxpart__685: BRAM, 
logic__1032: BRAM, 
reg__44: BRAM, 
reg__613: BRAM, 
muxpart__692: BRAM, 
reg__1045: TOP__GC0, 
reg__790: BRAM, 
logic__1408: BRAM, 
logic__2372: eucHW__GCB4, 
muxpart__726: BRAM, 
reg__915: BRAM, 
logic__1648: BRAM, 
logic__912: BRAM, 
delay__parameterized76: eucHW__GCB4, 
muxpart__347: BRAM, 
logic__1166: BRAM, 
logic__328: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized81: eucHW__GCB4, 
logic__640: BRAM, 
delay__parameterized60: eucHW__GCB4, 
reg__227: BRAM, 
delay__parameterized13: eucHW__GCB4, 
logic__1994: BRAM, 
logic__290: BRAM, 
reg__511: BRAM, 
muxpart__896: BRAM, 
reg__1212: TOP__GC0, 
logic__2355: eucHW__GCB4, 
muxpart__649: BRAM, 
reg__126: BRAM, 
logic__1960: BRAM, 
logic__2720: eucHW__GCB4, 
logic__764: BRAM, 
muxpart__292: BRAM, 
reg__698: BRAM, 
reg__1064: eucHW__GCB4, 
reg__678: BRAM, 
logic__884: BRAM, 
datapath__50: TOP__GC0, 
case__105: eucHW__GCB4, 
muxpart__481: BRAM, 
logic__762: BRAM, 
dummy_verilog_module: eucHW__GCB4, 
muxpart__117: BRAM, 
reg__1193: eucHW__GCB4, 
reg__209: BRAM, 
logic__1316: BRAM, 
muxpart__453: BRAM, 
reg__694: BRAM, 
reg__1182: eucHW__GCB4, 
delay__parameterized62: eucHW__GCB4, 
muxpart__906: BRAM, 
reg__933: BRAM, 
reg__588: BRAM, 
muxpart__184: BRAM, 
reg__34: BRAM, 
muxpart__233: BRAM, 
logic__2675: eucHW__GCB4, 
keep__24: eucHW__GCB4, 
muxpart__539: BRAM, 
muxpart__683: BRAM, 
logic__196: BRAM, 
muxpart__174: BRAM, 
logic__2427: eucHW__GCB4, 
logic__796: BRAM, 
logic__690: BRAM, 
logic__1804: BRAM, 
reg__288: BRAM, 
logic__986: BRAM, 
reg__614: BRAM, 
logic__2773: eucHW__GCB4, 
xbip_pipe_v3_0_6_viv__parameterized83: eucHW__GCB4, 
logic__688: BRAM, 
logic__4: TOP__GC0, 
reg__750: BRAM, 
reg__917: BRAM, 
logic__1290: BRAM, 
reg__19: TOP__GC0, 
reg__223: BRAM, 
logic__622: BRAM, 
reg__168: BRAM, 
muxpart__432: BRAM, 
logic__818: BRAM, 
reg__58: BRAM, 
muxpart__861: BRAM, 
clk_divider: TOP__GC0, 
logic__2570: eucHW__GCB4, 
muxpart__137: BRAM, 
logic__232: BRAM, 
logic__138: BRAM, 
delay__parameterized75: eucHW__GCB4, 
muxpart__412: BRAM, 
muxpart__277: BRAM, 
logic__584: BRAM, 
muxpart__359: BRAM, 
logic__856: BRAM, 
reg__74: BRAM, 
muxpart__763: BRAM, 
logic__1466: BRAM, 
case__85: eucHW__GCB4, 
reg__199: BRAM, 
reg__22: BRAM, 
reg__440: BRAM, 
logic__2340: eucHW__GCB4, 
reg__1018: BRAM, 
muxpart__351: BRAM, 
muxpart__407: BRAM, 
reg__599: BRAM, 
logic__1464: BRAM, 
logic__208: BRAM, 
muxpart__445: BRAM, 
CommandDecoder: TOP__GC0, 
reg__1097: eucHW__GCB4, 
muxpart__614: BRAM, 
logic__2494: eucHW__GCB4, 
muxpart__711: BRAM, 
logic__1714: BRAM, 
logic__2668: eucHW__GCB4, 
xbip_pipe_v3_0_6_viv__parameterized183: eucHW__GCB4, 
keep__29: eucHW__GCB4, 
muxpart__471: BRAM, 
reg__1147: eucHW__GCB4, 
muxpart__145: BRAM, 
muxpart__110: BRAM, 
logic__49: TOP__GC0, 
reg__65: BRAM, 
reg__759: BRAM, 
logic__1372: BRAM, 
reg__777: BRAM, 
muxpart__811: BRAM, 
logic__1098: BRAM, 
logic__2765: eucHW__GCB4, 
muxpart__1001: BRAM, 
muxpart__813: BRAM, 
reg__255: BRAM, 
muxpart__315: BRAM, 
case__129: eucHW__GCB4, 
xbip_pipe_v3_0_6_viv__parameterized85: eucHW__GCB4, 
logic__1152: BRAM, 
reg__721: BRAM, 
logic__390: BRAM, 
flt_sqrt_mant: eucHW__GCB4, 
muxpart__486: BRAM, 
delay__parameterized21: eucHW__GCB4, 
datapath__3: TOP__GC0, 
reg__923: BRAM, 
reg__145: BRAM, 
flt_sqrt_mant_addsub__parameterized17: eucHW__GCB4, 
reg__954: BRAM, 
muxpart__839: BRAM, 
logic__578: BRAM, 
muxpart__668: BRAM, 
muxpart__527: BRAM, 
logic__2804: eucHW__GCB4, 
muxpart__98: BRAM, 
logic__276: BRAM, 
logic__1084: BRAM, 
logic__776: BRAM, 
reg__875: BRAM, 
muxpart__872: BRAM, 
logic__2402: eucHW__GCB4, 
muxpart__188: BRAM, 
logic__168: BRAM, 
muxpart__143: BRAM, 
reg__1070: eucHW__GCB4, 
muxpart__28: BRAM, 
muxpart__43: BRAM, 
muxpart__1044: BRAM, 
reg__594: BRAM, 
reg__529: BRAM, 
logic__1550: BRAM, 
muxpart__860: BRAM, 
muxpart__355: BRAM, 
logic__746: BRAM, 
delay__parameterized29: eucHW__GCB4, 
muxpart__714: BRAM, 
logic__786: BRAM, 
reg__497: BRAM, 
reg__561: BRAM, 
muxpart__163: BRAM, 
reg__649: BRAM, 
reg__357: BRAM, 
muxpart__663: BRAM, 
logic__1580: BRAM, 
reg__896: BRAM, 
muxpart__100: BRAM, 
keep__11: eucHW__GCB4, 
logic__1990: BRAM, 
reg__211: BRAM, 
reg__1040: BRAM, 
reg__717: BRAM, 
logic__144: BRAM, 
logic__1070: BRAM, 
reg__87: BRAM, 
muxpart__187: BRAM, 
reg__131: BRAM, 
floating_point_v7_1_12_viv: eucHW__GCB4, 
muxpart__925: BRAM, 
reg__657: BRAM, 
muxpart__736: BRAM, 
logic__882: BRAM, 
muxpart__430: BRAM, 
logic__2510: eucHW__GCB4, 
reg__726: BRAM, 
reg__1145: eucHW__GCB4, 
logic__1822: BRAM, 
reg__78: BRAM, 
muxpart__142: BRAM, 
reg__308: BRAM, 
reg__764: BRAM, 
reg__589: BRAM, 
logic__2365: eucHW__GCB4, 
reg__38: BRAM, 
logic__1164: BRAM, 
reg__346: BRAM, 
muxpart__609: BRAM, 
logic__814: BRAM, 
muxpart__703: BRAM, 
logic__1272: BRAM, 
muxpart__220: BRAM, 
logic__1312: BRAM, 
muxpart__659: BRAM, 
logic__344: BRAM, 
reg__555: BRAM, 
logic__450: BRAM, 
reg__467: BRAM, 
logic__1936: BRAM, 
muxpart__642: BRAM, 
reg__668: BRAM, 
reg__479: BRAM, 
muxpart__285: BRAM, 
flt_sqrt_mant_addsub__parameterized0: eucHW__GCB4, 
muxpart__864: BRAM, 
muxpart__1072: TOP__GC0, 
muxpart__761: BRAM, 
reg__399: BRAM, 
logic__378: BRAM, 
logic__294: BRAM, 
muxpart__901: BRAM, 
logic__540: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized135: eucHW__GCB4, 
reg__504: BRAM, 
logic__1624: BRAM, 
logic__828: BRAM, 
muxpart__298: BRAM, 
logic__274: BRAM, 
reg__789: BRAM, 
reg__341: BRAM, 
reg__187: BRAM, 
logic__1220: BRAM, 
logic__552: BRAM, 
logic__2129: TOP__GC0, 
logic__2809: TOP__GC0, 
datapath__17: eucHW__GCB4, 
logic__1615: BRAM, 
muxpart__444: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized21: eucHW__GCB4, 
delay__parameterized41: eucHW__GCB4, 
logic__1646: BRAM, 
logic__910: BRAM, 
muxpart__771: BRAM, 
logic__756: BRAM, 
reg__417: BRAM, 
muxpart__334: BRAM, 
carry_chain__parameterized4: eucHW__GCB4, 
flt_sqrt_mant_addsub__parameterized16: eucHW__GCB4, 
reg__344: BRAM, 
datapath__8: eucHW__GCB4, 
muxpart__881: BRAM, 
muxpart__218: BRAM, 
case__166: TOP__GC0, 
reg__1141: eucHW__GCB4, 
muxpart__299: BRAM, 
reg__962: BRAM, 
reg__478: BRAM, 
case__179: TOP__GC0, 
muxpart__818: BRAM, 
logic__1210: BRAM, 
muxpart__848: BRAM, 
logic__1222: BRAM, 
reg__230: BRAM, 
muxpart__911: BRAM, 
logic__1438: BRAM, 
muxpart__716: BRAM, 
logic__684: BRAM, 
reg__177: BRAM, 
logic__1068: BRAM, 
logic__1352: BRAM, 
muxpart__167: BRAM, 
flt_sqrt_mant_addsub__parameterized1: eucHW__GCB4, 
logic__1604: BRAM, 
muxpart__695: BRAM, 
muxpart__789: BRAM, 
logic__1888: BRAM, 
case__88: eucHW__GCB4, 
delay__parameterized87: eucHW__GCB4, 
muxpart__831: BRAM, 
muxpart__526: BRAM, 
logic__978: BRAM, 
reg__108: BRAM, 
reg__884: BRAM, 
muxpart__578: BRAM, 
logic__1368: BRAM, 
logic__2482: eucHW__GCB4, 
reg__909: BRAM, 
logic__1756: BRAM, 
datapath__42: TOP__GC0, 
reg__658: BRAM, 
logic__1148: BRAM, 
logic__2395: eucHW__GCB4, 
logic__2740: eucHW__GCB4, 
logic__1862: BRAM, 
logic__852: BRAM, 
muxpart__264: BRAM, 
muxpart__99: BRAM, 
muxpart__399: BRAM, 
muxpart__918: BRAM, 
reg__1059: eucHW__GCB4, 
case__28: TOP__GC0, 
muxpart__204: BRAM, 
muxpart__598: BRAM, 
muxpart__195: BRAM, 
reg__371: BRAM, 
reg__546: BRAM, 
reg__35: BRAM, 
flt_sqrt_mant_addsub__parameterized23: eucHW__GCB4, 
muxpart__605: BRAM, 
reg__290: BRAM, 
case__130: eucHW__GCB4, 
reg__958: BRAM, 
logic__2331: eucHW__GCB4, 
delay__parameterized91: eucHW__GCB4, 
delay__parameterized63: eucHW__GCB4, 
muxpart__677: BRAM, 
reg__1140: eucHW__GCB4, 
logic__370: BRAM, 
reg__688: BRAM, 
logic__9: TOP__GC0, 
reg__387: BRAM, 
logic__1052: BRAM, 
muxpart__95: BRAM, 
delay__parameterized11: eucHW__GCB4, 
delay__parameterized2: eucHW__GCB4, 
muxpart__830: BRAM, 
muxpart__146: BRAM, 
reg__434: BRAM, 
logic__770: BRAM, 
eucHW_mul_9s_9s_18_1_1: eucHW__GCB4, 
muxpart__222: BRAM, 
logic__1586: BRAM, 
reg__602: BRAM, 
datapath__4: TOP__GC0, 
logic__2122: BRAM, 
reg__28: BRAM, 
muxpart__93: BRAM, 
case__167: TOP__GC0, 
reg__793: BRAM, 
muxpart__529: BRAM, 
logic__1468: BRAM, 
case__91: eucHW__GCB4, 
logic__2799: eucHW__GCB0, 
muxpart__927: BRAM, 
case__45: TOP__GC0, 
datapath__39: eucHW__GCB4, 
logic__1382: BRAM, 
compare_gt: eucHW__GCB4, 
xbip_pipe_v3_0_6_viv__parameterized167: eucHW__GCB4, 
logic__128: BRAM, 
reg__1013: BRAM, 
muxpart__414: BRAM, 
reg__241: BRAM, 
reg__1105: eucHW__GCB4, 
muxpart__1017: BRAM, 
reg__929: BRAM, 
reg__413: BRAM, 
align_add_dsp48e1_sgl: eucHW__GCB4, 
logic__1258: BRAM, 
reg__142: BRAM, 
reg__928: BRAM, 
logic__82: BRAM, 
reg__794: BRAM, 
reg__71: BRAM, 
logic__550: BRAM, 
reg__704: BRAM, 
logic__1280: BRAM, 
logic__2791: eucHW__GCB4, 
logic__2012: BRAM, 
delay__parameterized12: eucHW__GCB4, 
xbip_pipe_v3_0_6_viv__parameterized68: eucHW__GCB4, 
reg__601: BRAM, 
muxpart__512: BRAM, 
reg__858: BRAM, 
reg__798: BRAM, 
muxpart__127: BRAM, 
case__57: TOP__GC0, 
logic__2795: eucHW__GCB4, 
logic__2339: eucHW__GCB4, 
carry_chain__parameterized6: eucHW__GCB4, 
floating_point_v7_1_12__parameterized1: eucHW__GCB4, 
muxpart__607: BRAM, 
logic__1192: BRAM, 
muxpart__134: BRAM, 
case__126: eucHW__GCB4, 
logic__1530: BRAM, 
muxpart__391: BRAM, 
muxpart__157: BRAM, 
logic__1540: BRAM, 
case__24: TOP__GC0, 
reg__20: TOP__GC0, 
reg__818: BRAM, 
reg__684: BRAM, 
reg__866: BRAM, 
reg__951: BRAM, 
logic__1558: BRAM, 
reg__545: BRAM, 
muxpart__951: BRAM, 
muxpart__219: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized185: eucHW__GCB4, 
muxpart__1034: BRAM, 
muxpart__748: BRAM, 
logic__1744: BRAM, 
reg__620: BRAM, 
reg__340: BRAM, 
muxpart__772: BRAM, 
datapath__34: eucHW__GCB2, 
reg__247: BRAM, 
fsm_rx_data_in: TOP__GC0, 
logic__1358: BRAM, 
muxpart__698: BRAM, 
reg__498: BRAM, 
reg__776: BRAM, 
muxpart__841: BRAM, 
muxpart__152: BRAM, 
muxpart__38: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized11: eucHW__GCB4, 
muxpart__687: BRAM, 
muxpart__85: BRAM, 
reg__976: BRAM, 
logic__650: BRAM, 
reg__100: BRAM, 
logic__1424: BRAM, 
reg__712: BRAM, 
muxpart__676: BRAM, 
muxpart__357: BRAM, 
reg__204: BRAM, 
logic__2338: eucHW__GCB4, 
logic__306: BRAM, 
keep__38: eucHW__GCB4, 
reg__362: BRAM, 
logic__278: BRAM, 
datapath__32: eucHW__GCB4, 
reg__448: BRAM, 
reg__167: BRAM, 
muxpart__284: BRAM, 
muxpart__572: BRAM, 
reg__375: BRAM, 
reg__935: BRAM, 
muxpart__413: BRAM, 
muxpart__428: BRAM, 
muxpart__278: BRAM, 
reg__597: BRAM, 
uart_baud_tick_gen: TOP__GC0, 
case__122: eucHW__GCB4, 
reg__804: BRAM, 
logic__2477: eucHW__GCB4, 
logic__614: BRAM, 
logic__1600: BRAM, 
muxpart__534: BRAM, 
reg__409: BRAM, 
reg__359: BRAM, 
reg__556: BRAM, 
reg__513: BRAM, 
delay__parameterized64: eucHW__GCB4, 
reg__672: BRAM, 
muxpart__939: BRAM, 
logic__1856: BRAM, 
muxpart__271: BRAM, 
flt_add_dsp: eucHW__GCB4, 
logic__1688: BRAM, 
muxpart__707: BRAM, 
muxpart__441: BRAM, 
logic__266: BRAM, 
case__163: TOP__GC0, 
case__60: TOP__GC0, 
logic__1612: BRAM, 
muxpart__386: BRAM, 
logic__1878: BRAM, 
reg__492: BRAM, 
reg__1194: eucHW__GCB4, 
logic__292: BRAM, 
reg__811: BRAM, 
logic__2218: eucHW__GCB4, 
logic__1802: BRAM, 
muxpart__537: BRAM, 
logic__2563: eucHW__GCB4, 
logic__950: BRAM, 
muxpart__648: BRAM, 
dsp48e1_wrapper__parameterized0: eucHW__GCB4, 
muxpart__76: BRAM, 
reg__149: BRAM, 
reg__132: BRAM, 
reg__1113: eucHW__GCB4, 
logic__164: BRAM, 
muxpart__34: BRAM, 
reg__1101: eucHW__GCB4, 
muxpart__256: BRAM, 
reg__215: BRAM, 
reg__41: BRAM, 
reg__722: BRAM, 
reg__971: BRAM, 
muxpart__381: BRAM, 
muxpart__116: BRAM, 
datapath__7: TOP__GC0, 
reg__1002: BRAM, 
muxpart__176: BRAM, 
delay__parameterized57: eucHW__GCB4, 
muxpart__1020: BRAM, 
logic__10: TOP__GC0, 
reg__25: BRAM, 
reg__81: BRAM, 
muxpart__662: BRAM, 
reg__753: BRAM, 
logic__1288: BRAM, 
logic__242: BRAM, 
muxpart__289: BRAM, 
logic__1244: BRAM, 
muxpart__37: BRAM, 
logic__1074: BRAM, 
reg__730: BRAM, 
muxpart__1031: BRAM, 
muxpart__371: BRAM, 
logic__808: BRAM, 
reg__1207: eucHW__GCB3, 
logic__418: BRAM, 
reg__1106: eucHW__GCB4, 
logic__1912: BRAM, 
logic__1132: BRAM, 
reg__361: BRAM, 
reg__1039: BRAM, 
eucHW__GCB4: eucHW__GCB4, 
reg__1044: BRAM, 
reg__892: BRAM, 
reg__603: BRAM, 
muxpart__322: BRAM, 
case__118: eucHW__GCB4, 
logic__1762: BRAM, 
logic__620: BRAM, 
muxpart__542: BRAM, 
reg__638: BRAM, 
reg__874: BRAM, 
logic__1154: BRAM, 
muxpart__689: BRAM, 
muxpart__541: BRAM, 
reg__469: BRAM, 
reg__218: BRAM, 
case__16: TOP__GC0, 
reg__952: BRAM, 
logic__1758: BRAM, 
logic__2125: BRAM, 
logic__570: BRAM, 
muxpart__282: BRAM, 
delay__parameterized27: eucHW__GCB4, 
reg__1042: BRAM, 
reg__1010: BRAM, 
logic__1118: BRAM, 
reg__113: BRAM, 
logic__1656: BRAM, 
logic__1296: BRAM, 
logic__1672: BRAM, 
logic__838: BRAM, 
reg__105: BRAM, 
logic__822: BRAM, 
reg__157: BRAM, 
muxpart__252: BRAM, 
reg__133: BRAM, 
muxpart__111: BRAM, 
reg__384: BRAM, 
logic__926: BRAM, 
muxpart__547: BRAM, 
reg__1116: eucHW__GCB4, 
reg__446: BRAM, 
muxpart__349: BRAM, 
logic__1170: BRAM, 
logic__936: BRAM, 
muxpart__750: BRAM, 
reg__1058: eucHW__GCB4, 
case__153: eucHW__GCB4, 
logic__296: BRAM, 
reg__1186: eucHW_sub_8192ns_8192ns_8192_2_1_Adder_0__GC0, 
logic__1980: BRAM, 
reg__1089: eucHW__GCB4, 
logic__126: BRAM, 
logic__180: BRAM, 
reg__541: BRAM, 
muxpart__914: BRAM, 
reg__276: BRAM, 
logic__638: BRAM, 
logic__2703: eucHW__GCB4, 
logic__1854: BRAM, 
logic__1214: BRAM, 
reg__706: BRAM, 
muxpart__615: BRAM, 
reg__416: BRAM, 
reg__433: BRAM, 
carry_chain__parameterized26: eucHW__GCB4, 
logic__226: BRAM, 
reg__877: BRAM, 
reg__582: BRAM, 
logic__2577: eucHW__GCB4, 
muxpart__947: BRAM, 
reg__318: BRAM, 
muxpart__343: BRAM, 
keep__19: eucHW__GCB4, 
reg__633: BRAM, 
logic__1652: BRAM, 
muxpart__653: BRAM, 
muxpart__876: BRAM, 
muxpart__52: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized173: eucHW__GCB4, 
logic__1984: BRAM, 
logic__1864: BRAM, 
reg__252: BRAM, 
muxpart__454: BRAM, 
logic__722: BRAM, 
keep__43: eucHW__GCB4, 
reg__861: BRAM, 
logic__1682: BRAM, 
muxpart__49: BRAM, 
reg__725: BRAM, 
logic__2234: eucHW__GCB4, 
muxpart__1002: BRAM, 
reg__396: BRAM, 
logic__2315: eucHW__GCB4, 
reg__503: BRAM, 
logic__1588: BRAM, 
muxpart__584: BRAM, 
case__104: eucHW__GCB4, 
keep__44: eucHW__GCB4, 
reg__973: BRAM, 
reg__60: BRAM, 
muxpart__858: BRAM, 
logic__174: BRAM, 
muxpart__1022: BRAM, 
datapath__22: eucHW__GCB4, 
eucHW_sitofp_32s_32_6_no_dsp_1: eucHW__GCB4, 
logic__2612: eucHW__GCB4, 
muxpart__1032: BRAM, 
logic__1362: BRAM, 
reg__1195: eucHW__GCB4, 
muxpart__280: BRAM, 
reg__237: BRAM, 
reg__586: BRAM, 
reg__50: BRAM, 
reg__517: BRAM, 
logic__2337: eucHW__GCB4, 
logic__1952: BRAM, 
keep__22: eucHW__GCB4, 
logic__916: BRAM, 
logic__2823: TOP__GC0, 
logic__1460: BRAM, 
reg__336: BRAM, 
logic__486: BRAM, 
reg__593: BRAM, 
reg__1046: TOP__GC0, 
logic__1042: BRAM, 
reg__331: BRAM, 
datapath__46: TOP__GC0, 
reg__970: BRAM, 
muxpart__595: BRAM, 
muxpart__638: BRAM, 
reg__453: BRAM, 
logic__1568: BRAM, 
logic__1108: BRAM, 
reg__803: BRAM, 
muxpart__48: BRAM, 
reg__97: BRAM, 
reg__171: BRAM, 
reg__571: BRAM, 
reg__607: BRAM, 
muxpart__812: BRAM, 
logic__2790: eucHW__GCB4, 
reg__911: BRAM, 
logic__1356: BRAM, 
logic__2008: BRAM, 
muxpart__66: BRAM, 
logic__528: BRAM, 
logic__2030: BRAM, 
logic__794: BRAM, 
logic__398: BRAM, 
case__177: TOP__GC0, 
logic__1900: BRAM, 
reg__1067: eucHW__GCB4, 
reg__1035: BRAM, 
reg__705: BRAM, 
muxpart__511: BRAM, 
reg__1012: BRAM, 
logic__1484: BRAM, 
logic__2345: eucHW__GCB4, 
muxpart__852: BRAM, 
eucHW_sitofp_32s_32_6_no_dsp_1_ip: eucHW__GCB4, 
muxpart__754: BRAM, 
logic__1880: BRAM, 
muxpart__630: BRAM, 
reg__664: BRAM, 
delay__parameterized47: eucHW__GCB4, 
logic__1850: BRAM, 
muxpart__519: BRAM, 
keep__30: eucHW__GCB4, 
reg__763: BRAM, 
reg__713: BRAM, 
reg__107: BRAM, 
dsp48e1: eucHW__GCB4, 
logic__1544: BRAM, 
logic__546: BRAM, 
reg__191: BRAM, 
logic__1376: BRAM, 
reg__1108: eucHW__GCB4, 
muxpart__954: BRAM, 
reg__293: BRAM, 
reg__169: BRAM, 
reg__665: BRAM, 
muxpart__877: BRAM, 
reg__519: BRAM, 
muxpart__258: BRAM, 
reg__189: BRAM, 
muxpart__820: BRAM, 
case__173: TOP__GC0, 
xbip_pipe_v3_0_6_viv__parameterized157: eucHW__GCB4, 
reg__994: BRAM, 
muxpart__489: BRAM, 
logic__1898: BRAM, 
logic__2016: BRAM, 
reg__52: BRAM, 
reg__666: BRAM, 
reg__427: BRAM, 
logic__314: BRAM, 
logic__300: BRAM, 
muxpart__651: BRAM, 
muxpart__898: BRAM, 
reg__61: BRAM, 
logic__122: BRAM, 
muxpart__321: BRAM, 
muxpart__940: BRAM, 
logic__1706: BRAM, 
reg__587: BRAM, 
case__59: TOP__GC0, 
reg__1085: eucHW__GCB4, 
reg__43: BRAM, 
muxpart__1064: eucHW__GCB4, 
reg__94: BRAM, 
reg__797: BRAM, 
reg__391: BRAM, 
reg__377: BRAM, 
logic__2116: BRAM, 
reg__1015: BRAM, 
reg__537: BRAM, 
display: TOP__GC0, 
muxpart__509: BRAM, 
case__43: TOP__GC0, 
muxpart__904: BRAM, 
muxpart__604: BRAM, 
logic__1092: BRAM, 
keep__36: eucHW__GCB4, 
keep__1: TOP__GC0, 
logic__444: BRAM, 
case__137: eucHW__GCB4, 
reg__1137: eucHW__GCB4, 
reg__421: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized7: eucHW__GCB4, 
muxpart__922: BRAM, 
reg__765: BRAM, 
reg__854: BRAM, 
delay__parameterized89: eucHW__GCB4, 
muxpart__725: BRAM, 
logic__832: BRAM, 
muxpart__602: BRAM, 
reg__80: BRAM, 
muxpart__666: BRAM, 
reg__787: BRAM, 
datapath__41: eucHW__GCB4, 
reg__1134: eucHW__GCB4, 
logic__516: BRAM, 
logic__466: BRAM, 
logic__532: BRAM, 
logic__2409: eucHW__GCB4, 
reg__419: BRAM, 
muxpart__364: BRAM, 
logic__530: BRAM, 
reg__1166: eucHW__GCB4, 
logic__1794: BRAM, 
reg__363: BRAM, 
reg__236: BRAM, 
muxpart__304: BRAM, 
logic__434: BRAM, 
reg__769: BRAM, 
reg__376: BRAM, 
logic__2100: BRAM, 
keep__6: eucHW__GCB4, 
logic__934: BRAM, 
logic__2346: eucHW__GCB4, 
logic__2054: BRAM, 
logic__84: BRAM, 
logic__332: BRAM, 
reg__84: BRAM, 
reg__979: BRAM, 
reg__924: BRAM, 
reg__1176: eucHW__GCB4, 
muxpart__987: BRAM, 
reg__780: BRAM, 
logic__858: BRAM, 
reg__617: BRAM, 
delay__parameterized66: eucHW__GCB4, 
muxpart__42: BRAM, 
muxpart__788: BRAM, 
muxpart__1011: BRAM, 
muxpart__885: BRAM, 
reg__573: BRAM, 
muxpart__562: BRAM, 
reg__1169: eucHW__GCB4, 
reg__512: BRAM, 
muxpart__113: BRAM, 
logic__988: BRAM, 
uart_rx: TOP__GC0, 
reg__1063: eucHW__GCB4, 
logic__1992: BRAM, 
logic__490: BRAM, 
carry_chain__parameterized17: eucHW__GCB4, 
muxpart__983: BRAM, 
logic__1402: BRAM, 
muxpart__180: BRAM, 
logic__1810: BRAM, 
logic__250: BRAM, 
reg__198: BRAM, 
logic__1476: BRAM, 
delay__parameterized107: eucHW__GCB4, 
logic__2796: eucHW__GCB0, 
reg__930: BRAM, 
logic__1830: BRAM, 
reg__876: BRAM, 
muxpart__362: BRAM, 
muxpart__65: BRAM, 
eucHW__GCB0: eucHW__GCB0, 
reg__1119: eucHW__GCB4, 
logic__1676: BRAM, 
muxpart__210: BRAM, 
reg__817: BRAM, 
logic__1304: BRAM, 
reg__196: BRAM, 
flt_sqrt_mant_addsub__parameterized8: eucHW__GCB4, 
reg__609: BRAM, 
logic__658: BRAM, 
muxpart__966: BRAM, 
reg__420: BRAM, 
muxpart__354: BRAM, 
logic__1198: BRAM, 
delay__parameterized95: eucHW__GCB4, 
muxpart__865: BRAM, 
reg__296: BRAM, 
logic__670: BRAM, 
reg__1094: eucHW__GCB4, 
muxpart__374: BRAM, 
logic__824: BRAM, 
reg__1050: TOP__GC0, 
logic__1630: BRAM, 
logic__1976: BRAM, 
logic__1014: BRAM, 
reg__1123: eucHW__GCB4, 
logic__558: BRAM, 
reg: TOP__GC0, 
reg__634: BRAM, 
reg__995: BRAM, 
logic__2020: BRAM, 
logic__886: BRAM, 
reg__197: BRAM, 
case__134: eucHW__GCB4, 
logic__1578: BRAM, 
reg__1082: eucHW__GCB4, 
logic__1514: BRAM, 
logic__2074: BRAM, 
logic__674: BRAM, 
muxpart__989: BRAM, 
logic__574: BRAM, 
logic__498: BRAM, 
logic__1110: BRAM, 
carry_chain__parameterized20: eucHW__GCB4, 
reg__403: BRAM, 
muxpart__934: BRAM, 
logic__476: BRAM, 
delay__parameterized51: eucHW__GCB4, 
muxpart__986: BRAM, 
reg__506: BRAM, 
logic__1974: BRAM, 
logic__1504: BRAM, 
reg__205: BRAM, 
logic__1590: BRAM, 
muxpart__1019: BRAM, 
reg__106: BRAM, 
muxpart__958: BRAM, 
keep__5: eucHW__GCB4, 
datapath__21: eucHW__GCB4, 
muxpart__976: BRAM, 
logic__1726: BRAM, 
reg__832: BRAM, 
muxpart__293: BRAM, 
reg__449: BRAM, 
muxpart__528: BRAM, 
reg__104: BRAM, 
muxpart__640: BRAM, 
muxpart__523: BRAM, 
logic__1554: BRAM, 
reg__47: BRAM, 
logic__1764: BRAM, 
logic__1542: BRAM, 
reg__543: BRAM, 
reg__156: BRAM, 
muxpart__23: BRAM, 
delay__parameterized0: eucHW__GCB4, 
logic__1524: BRAM, 
reg__67: BRAM, 
muxpart__639: BRAM, 
muxpart__546: BRAM, 
reg__302: BRAM, 
logic__2151: TOP__GC0, 
muxpart__853: BRAM, 
logic__1406: BRAM, 
reg__618: BRAM, 
reg__1026: BRAM, 
logic__1522: BRAM, 
muxpart__283: BRAM, 
reg__77: BRAM, 
reg__295: BRAM, 
muxpart__733: BRAM, 
delay__parameterized36: eucHW__GCB4, 
reg__908: BRAM, 
muxpart__114: BRAM, 
logic__150: BRAM, 
logic__2733: eucHW__GCB4, 
logic__382: BRAM, 
muxpart__335: BRAM, 
case__100: eucHW__GCB4, 
reg__999: BRAM, 
reg__294: BRAM, 
logic__716: BRAM, 
muxpart__270: BRAM, 
carry_chain__parameterized36: eucHW__GCB4, 
muxpart__672: BRAM, 
case__78: TOP__GC0, 
case__127: eucHW__GCB4, 
logic__132: BRAM, 
muxpart__832: BRAM, 
logic__918: BRAM, 
muxpart__363: BRAM, 
reg__333: BRAM, 
muxpart__1036: BRAM, 
logic__88: BRAM, 
reg__415: BRAM, 
muxpart__104: BRAM, 
logic__488: BRAM, 
muxpart__699: BRAM, 
logic__2380: eucHW__GCB4, 
reg__565: BRAM, 
muxpart__168: BRAM, 
muxpart__1008: BRAM, 
reg__894: BRAM, 
muxpart__543: BRAM, 
logic__352: BRAM, 
reg__1114: eucHW__GCB4, 
reg__515: BRAM, 
muxpart__998: BRAM, 
reg__263: BRAM, 
reg__309: BRAM, 
logic__1928: BRAM, 
logic__1248: BRAM, 
logic__1142: BRAM, 
reg__147: BRAM, 
reg__490: BRAM, 
delay__parameterized98: eucHW__GCB4, 
reg__130: BRAM, 
reg__353: BRAM, 
logic__456: BRAM, 
delay__parameterized43: eucHW__GCB4, 
logic__1036: BRAM, 
reg__845: BRAM, 
muxpart__468: BRAM, 
muxpart__949: BRAM, 
reg__281: BRAM, 
muxpart__588: BRAM, 
reg__1098: eucHW__GCB4, 
carry_chain__parameterized7: eucHW__GCB4, 
logic__1478: BRAM, 
muxpart__67: BRAM, 
reg__473: BRAM, 
reg__576: BRAM, 
muxpart__745: BRAM, 
logic__2298: eucHW__GCB4, 
logic__2654: eucHW__GCB4, 
logic__1610: BRAM, 
reg__244: BRAM, 
case__92: eucHW__GCB4, 
logic__2549: eucHW__GCB4, 
muxpart__478: BRAM, 
reg__2: TOP__GC0, 
reg__1080: eucHW__GCB4, 
muxpart__700: BRAM, 
logic__1266: BRAM, 
muxpart__936: BRAM, 
muxpart__854: BRAM, 
muxpart__929: BRAM, 
muxpart__916: BRAM, 
reg__805: BRAM, 
reg__1187: eucHW_sub_8192ns_8192ns_8192_2_1_Adder_0__GC0, 
muxpart__993: BRAM, 
logic__394: BRAM, 
logic__596: BRAM, 
logic__2812: TOP__GC0, 
reg__755: BRAM, 
logic__1838: BRAM, 
logic__880: BRAM, 
delay__parameterized97: eucHW__GCB4, 
reg__380: BRAM, 
logic__2330: eucHW__GCB4, 
reg__533: BRAM, 
muxpart__314: BRAM, 
muxpart__556: BRAM, 
delay__parameterized39: eucHW__GCB4, 
reg__743: BRAM, 
datapath__35: eucHW__GCB4, 
logic__2038: BRAM, 
reg__539: BRAM, 
reg__101: BRAM, 
logic__492: BRAM, 
reg__520: BRAM, 
logic__7: TOP__GC0, 
reg__1191: eucHW__GCB4, 
muxpart__680: BRAM, 
logic__342: BRAM, 
muxpart__274: BRAM, 
reg__134: BRAM, 
flt_sqrt_mant_addsub__parameterized10: eucHW__GCB4, 
logic__1654: BRAM, 
reg__1132: eucHW__GCB4, 
logic__1874: BRAM, 
logic__1436: BRAM, 
muxpart__594: BRAM, 
reg__1148: eucHW__GCB4, 
muxpart__516: BRAM, 
reg__585: BRAM, 
reg__36: BRAM, 
reg__1037: BRAM, 
reg__945: BRAM, 
logic__836: BRAM, 
reg__488: BRAM, 
muxpart__875: BRAM, 
logic__2710: eucHW__GCB4, 
logic__2046: BRAM, 
reg__988: BRAM, 
muxpart__1021: BRAM, 
muxpart__309: BRAM, 
logic__2810: TOP__GC0, 
muxpart__166: BRAM, 
delay__parameterized90: eucHW__GCB4, 
logic__2216: eucHW__GCB4, 
logic__1882: BRAM, 
delay__parameterized32: eucHW__GCB4, 
reg__965: BRAM, 
muxpart__890: BRAM, 
reg__286: BRAM, 
keep__45: eucHW__GCB4, 
eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1: eucHW__GCB4, 
case__142: eucHW__GCB4, 
logic__452: BRAM, 
logic__2303: eucHW__GCB4, 
muxpart__807: BRAM, 
reg__1061: eucHW__GCB4, 
logic__2096: BRAM, 
case__178: TOP__GC0, 
reg__119: BRAM, 
reg__352: BRAM, 
muxpart__678: BRAM, 
reg__1202: eucHW__GCB4, 
logic__1694: BRAM, 
muxpart__819: BRAM, 
case__82: TOP__GC0, 
case__42: TOP__GC0, 
logic__2682: eucHW__GCB4, 
logic__2766: eucHW__GCB4, 
muxpart__743: BRAM, 
muxpart__242: BRAM, 
logic__2418: eucHW__GCB4, 
logic__1620: BRAM, 
reg__110: BRAM, 
case__29: TOP__GC0, 
delay__parameterized9: eucHW__GCB4, 
logic__400: BRAM, 
muxpart__177: BRAM, 
logic__644: BRAM, 
muxpart__329: BRAM, 
muxpart__148: BRAM, 
case__87: eucHW__GCB4, 
reg__1180: eucHW__GCB4, 
reg__557: BRAM, 
logic__1628: BRAM, 
delay__parameterized94: eucHW__GCB4, 
reg__835: BRAM, 
reg__825: BRAM, 
logic__800: BRAM, 
muxpart__185: BRAM, 
reg__810: BRAM, 
delay__parameterized67: eucHW__GCB4, 
keep__41: eucHW__GCB4, 
logic__1520: BRAM, 
muxpart__1033: BRAM, 
muxpart__573: BRAM, 
reg__746: BRAM, 
muxpart__928: BRAM, 
logic__888: BRAM, 
logic__1174: BRAM, 
reg__1036: BRAM, 
muxpart__715: BRAM, 
logic__766: BRAM, 
muxpart__112: BRAM, 
reg__64: BRAM, 
reg__622: BRAM, 
logic__938: BRAM, 
muxpart__626: BRAM, 
reg__953: BRAM, 
logic__1252: BRAM, 
reg__940: BRAM, 
muxpart__937: BRAM, 
logic__53: TOP__GC0, 
reg__1161: eucHW__GCB4, 
reg__351: BRAM, 
reg__760: BRAM, 
logic__792: BRAM, 
muxpart__553: BRAM, 
muxpart__1027: BRAM, 
reg__632: BRAM, 
reg__482: BRAM, 
fsm_rx: TOP__GC0, 
logic__1650: BRAM, 
logic__2332: eucHW__GCB4, 
carry_chain__parameterized27: eucHW__GCB4, 
reg__1130: eucHW__GCB4, 
logic__2633: eucHW__GCB4, 
reg__166: BRAM, 
muxpart__775: BRAM, 
muxpart__487: BRAM, 
reg__859: BRAM, 
muxpart__435: BRAM, 
reg__392: BRAM, 
reg__46: BRAM, 
muxpart__764: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized187: eucHW__GCB4, 
reg__192: BRAM, 
muxpart__1069: TOP__GC0, 
muxpart__125: BRAM, 
reg__775: BRAM, 
muxpart__964: BRAM, 
reg__306: BRAM, 
logic__2778: eucHW__GCB4, 
reg__1005: BRAM, 
reg__752: BRAM, 
flt_add: eucHW__GCB4, 
case__62: TOP__GC0, 
muxpart__822: BRAM, 
reg__567: BRAM, 
muxpart__731: BRAM, 
muxpart__681: BRAM, 
reg__1074: eucHW__GCB4, 
case__162: eucHW__GCB4, 
logic__1934: BRAM, 
muxpart__36: BRAM, 
logic__1964: BRAM, 
reg__250: BRAM, 
reg__1102: eucHW__GCB4, 
muxpart__994: BRAM, 
muxpart__82: BRAM, 
logic__260: BRAM, 
muxpart__317: BRAM, 
muxpart__574: BRAM, 
logic__1234: BRAM, 
case__47: TOP__GC0, 
logic__1022: BRAM, 
reg__1104: eucHW__GCB4, 
muxpart__804: BRAM, 
logic__2343: eucHW__GCB4, 
logic__2524: eucHW__GCB4, 
logic__2042: BRAM, 
muxpart__246: BRAM, 
muxpart__883: BRAM, 
reg__458: BRAM, 
muxpart__919: BRAM, 
logic__464: BRAM, 
logic__872: BRAM, 
carry_chain__parameterized24: eucHW__GCB4, 
muxpart__635: BRAM, 
reg__888: BRAM, 
reg__816: BRAM, 
muxpart__416: BRAM, 
reg__982: BRAM, 
logic__1634: BRAM, 
reg__179: BRAM, 
muxpart__962: BRAM, 
logic__218: BRAM, 
logic__360: BRAM, 
reg__304: BRAM, 
reg__881: BRAM, 
reg__54: BRAM, 
keep__21: eucHW__GCB4, 
logic__402: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized137: eucHW__GCB4, 
reg__887: BRAM, 
muxpart__633: BRAM, 
muxpart__189: BRAM, 
reg__904: BRAM, 
reg__18: TOP__GC0, 
muxpart__690: BRAM, 
logic__1494: BRAM, 
muxpart__515: BRAM, 
logic__1130: BRAM, 
logic__846: BRAM, 
logic__1594: BRAM, 
flt_sqrt_mant_addsub__parameterized21: eucHW__GCB4, 
muxpart__631: BRAM, 
muxpart__953: BRAM, 
reg__842: BRAM, 
logic__106: BRAM, 
shift_msb_first: eucHW__GCB4, 
logic__2591: eucHW__GCB4, 
reg__15: TOP__GC0, 
reg__141: BRAM, 
delay__parameterized68: eucHW__GCB4, 
logic__694: BRAM, 
reg__500: BRAM, 
delay__parameterized30: eucHW__GCB4, 
logic__2078: BRAM, 
logic__1534: BRAM, 
muxpart__600: BRAM, 
logic__506: BRAM, 
xbip_pipe_v3_0_6_viv: eucHW__GCB4, 
muxpart__840: BRAM, 
reg__379: BRAM, 
reg__238: BRAM, 
logic__1508: BRAM, 
logic__1968: BRAM, 
muxpart__417: BRAM, 
keep__8: eucHW__GCB4, 
logic__1796: BRAM, 
logic__768: BRAM, 
muxpart__1067: eucHW__GCB4, 
logic__2336: eucHW__GCB4, 
eucHW_sub_8192ns_8192ns_8192_2_1_Adder_0_comb_adder: eucHW_sub_8192ns_8192ns_8192_2_1_Adder_0_comb_adder, 
reg__243: BRAM, 
reg__56: BRAM, 
muxpart__622: BRAM, 
muxpart__53: BRAM, 
case__144: eucHW__GCB4, 
reg__1162: eucHW__GCB4, 
muxpart__1038: BRAM, 
logic__2002: BRAM, 
case__98: eucHW__GCB4, 
reg__210: BRAM, 
datapath__47: TOP__GC0, 
logic__2278: eucHW__GCB4, 
logic__1472: BRAM, 
reg__1003: BRAM, 
muxpart__773: BRAM, 
reg__297: BRAM, 
logic__2408: eucHW__GCB4, 
logic__788: BRAM, 
delay__parameterized88: eucHW__GCB4, 
delay__parameterized71: eucHW__GCB4, 
logic__1448: BRAM, 
logic__178: BRAM, 
reg__214: BRAM, 
reg__920: BRAM, 
logic__1738: BRAM, 
special_detect__parameterized0: eucHW__GCB4, 
delay__parameterized44: eucHW__GCB4, 
xbip_pipe_v3_0_6_viv__parameterized149: eucHW__GCB4, 
xbip_pipe_v3_0_6_viv__parameterized47: eucHW__GCB4, 
reg__913: BRAM, 
muxpart__879: BRAM, 
logic__2050: BRAM, 
logic__2076: BRAM, 
muxpart__912: BRAM, 
reg__692: BRAM, 
reg__14: TOP__GC0, 
logic__2086: BRAM, 
case__160: eucHW__GCB4, 
muxpart__325: BRAM, 
reg__138: BRAM, 
logic__2048: BRAM, 
muxpart__823: BRAM, 
reg__738: BRAM, 
muxpart__190: BRAM, 
logic__1018: BRAM, 
muxpart__791: BRAM, 
logic__184: BRAM, 
reg__591: BRAM, 
logic__982: BRAM, 
reg__73: BRAM, 
reg__398: BRAM, 
logic__1422: BRAM, 
case__117: eucHW__GCB4, 
logic__1812: BRAM, 
logic__1144: BRAM, 
muxpart__155: BRAM, 
muxpart__109: BRAM, 
muxpart__737: BRAM, 
case__161: eucHW__GCB4, 
muxpart__436: BRAM, 
delay__parameterized59: eucHW__GCB4, 
keep__13: eucHW__GCB4, 
datapath__12: eucHW__GCB4, 
logic__1224: BRAM, 
reg__659: BRAM, 
reg__1174: eucHW__GCB4, 
reg__898: BRAM, 
muxpart__776: BRAM, 
muxpart__682: BRAM, 
logic__2231: eucHW__GCB4, 
logic__1138: BRAM, 
muxpart__824: BRAM, 
logic__812: BRAM, 
logic__628: BRAM, 
reg__919: BRAM, 
carry_chain__parameterized18: eucHW__GCB4, 
muxpart__245: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized5: eucHW__GCB4, 
muxpart__392: BRAM, 
logic__1044: BRAM, 
reg__1127: eucHW__GCB4, 
muxpart__718: BRAM, 
muxpart__778: BRAM, 
logic__1946: BRAM, 
muxpart__566: BRAM, 
reg__311: BRAM, 
muxpart__997: BRAM, 
logic__1736: BRAM, 
logic__704: BRAM, 
muxpart__390: BRAM, 
muxpart__244: BRAM, 
logic__2333: eucHW__GCB4, 
logic__914: BRAM, 
datapath__44: TOP__GC0, 
muxpart__147: BRAM, 
reg__278: BRAM, 
logic__2792: eucHW__GCB4, 
muxpart__375: BRAM, 
muxpart__470: BRAM, 
logic__510: BRAM, 
logic__1020: BRAM, 
muxpart__563: BRAM, 
reg__393: BRAM, 
reg__788: BRAM, 
muxpart__469: BRAM, 
logic__844: BRAM, 
muxpart__380: BRAM, 
muxpart__693: BRAM, 
logic__1982: BRAM, 
muxpart__910: BRAM, 
reg__114: BRAM, 
reg__275: BRAM, 
logic__1254: BRAM, 
reg__151: BRAM, 
muxpart__446: BRAM, 
logic__1386: BRAM, 
keep__15: eucHW__GCB4, 
logic__1776: BRAM, 
logic__870: BRAM, 
muxpart__990: BRAM, 
reg__423: BRAM, 
reg__89: BRAM, 
delay__parameterized100: eucHW__GCB4, 
muxpart__613: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized105: eucHW__GCB4, 
logic__1930: BRAM, 
muxpart__805: BRAM, 
reg__709: BRAM, 
muxpart__154: BRAM, 
logic__2529: eucHW__GCB4, 
delay__parameterized33: eucHW__GCB4, 
logic__2006: BRAM, 
reg__1077: eucHW__GCB4, 
renorm_and_round_logic: eucHW__GCB4, 
logic__1196: BRAM, 
logic__312: BRAM, 
delay__parameterized46: eucHW__GCB4, 
xbip_pipe_v3_0_6_viv__parameterized181: eucHW__GCB4, 
logic__2798: eucHW__GCB0, 
muxpart__908: BRAM, 
reg__365: BRAM, 
muxpart__408: BRAM, 
logic__922: BRAM, 
reg__135: BRAM, 
logic__2750: eucHW__GCB4, 
case__133: eucHW__GCB4, 
logic__2124: BRAM, 
logic__438: BRAM, 
case__135: eucHW__GCB4, 
reg__773: BRAM, 
datapath__10: eucHW__GCB4, 
reg__383: BRAM, 
reg__548: BRAM, 
reg__1029: BRAM, 
logic__2756: eucHW__GCB4, 
logic__1622: BRAM, 
case__154: eucHW__GCB4, 
muxpart__182: BRAM, 
muxpart__657: BRAM, 
muxpart__592: BRAM, 
muxpart__89: BRAM, 
logic__1774: BRAM, 
logic__662: BRAM, 
reg__893: BRAM, 
logic__636: BRAM, 
reg__471: BRAM, 
logic__1380: BRAM, 
reg__575: BRAM, 
reg__699: BRAM, 
logic__458: BRAM, 
logic__484: BRAM, 
muxpart__229: BRAM, 
reg__347: BRAM, 
logic__1570: BRAM, 
reg__235: BRAM, 
logic__1748: BRAM, 
reg__941: BRAM, 
logic__1724: BRAM, 
logic__1940: BRAM, 
muxpart__907: BRAM, 
special_detect: eucHW__GCB4, 
muxpart__373: BRAM, 
reg__1019: BRAM, 
reg__774: BRAM, 
reg__977: BRAM, 
logic__1722: BRAM, 
muxpart__420: BRAM, 
reg__624: BRAM, 
logic__798: BRAM, 
reg__174: BRAM, 
reg__1117: eucHW__GCB4, 
muxpart__61: BRAM, 
addsub: TOP__GC0, 
reg__270: BRAM, 
reg__225: BRAM, 
lead_zero_encode_shift: eucHW__GCB4, 
case__171: TOP__GC0, 
reg__312: BRAM, 
case__168: TOP__GC0, 
reg__466: BRAM, 
logic__146: BRAM, 
logic__1332: BRAM, 
reg__1200: eucHW__GCB4, 
reg__159: BRAM, 
logic__1740: BRAM, 
logic__1002: BRAM, 
reg__989: BRAM, 
reg__422: BRAM, 
muxpart__559: BRAM, 
muxpart__522: BRAM, 
reg__317: BRAM, 
logic__182: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized53: eucHW__GCB4, 
reg__155: BRAM, 
muxpart__959: BRAM, 
muxpart__892: BRAM, 
logic__1692: BRAM, 
logic__336: BRAM, 
reg__31: BRAM, 
reg__677: BRAM, 
logic__2268: eucHW__GCB4, 
datapath__52: TOP__GC0, 
logic__802: BRAM, 
muxpart__1015: BRAM, 
logic__1926: BRAM, 
logic__1274: BRAM, 
muxpart__637: BRAM, 
logic__494: BRAM, 
logic__2052: BRAM, 
logic__630: BRAM, 
reg__592: BRAM, 
reg__265: BRAM, 
logic__1384: BRAM, 
logic__1232: BRAM, 
delay__parameterized31: eucHW__GCB4, 
delay__parameterized4: eucHW__GCB4, 
datapath__36: eucHW__GCB4, 
muxpart__227: BRAM, 
muxpart__208: BRAM, 
muxpart__548: BRAM, 
logic__2098: BRAM, 
reg__1004: BRAM, 
reg__922: BRAM, 
logic__57: TOP__GC0, 
logic__624: BRAM, 
reg__1095: eucHW__GCB4, 
delay__parameterized104: eucHW__GCB4, 
reg__369: BRAM, 
muxpart__449: BRAM, 
case__148: eucHW__GCB4, 
reg__69: BRAM, 
reg__181: BRAM, 
reg__1027: BRAM, 
reg__1146: eucHW__GCB4, 
reg__1084: eucHW__GCB4, 
reg__872: BRAM, 
reg__821: BRAM, 
flt_sqrt_mant_addsub__parameterized2: eucHW__GCB4, 
reg__57: BRAM, 
logic__1302: BRAM, 
muxpart__514: BRAM, 
muxpart__215: BRAM, 
reg__1178: eucHW__GCB4, 
logic__2366: eucHW__GCB4, 
logic__244: BRAM, 
logic__118: BRAM, 
muxpart__978: BRAM, 
reg__550: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized139: eucHW__GCB4, 
logic__1176: BRAM, 
reg__663: BRAM, 
muxpart__207: BRAM, 
reg__246: BRAM, 
reg__702: BRAM, 
reg__878: BRAM, 
muxpart__482: BRAM, 
case__172: TOP__GC0, 
logic__2737: eucHW__GCB4, 
reg__671: BRAM, 
muxpart__895: BRAM, 
reg__268: BRAM, 
muxpart__72: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized72: eucHW__GCB4, 
reg__527: BRAM, 
muxpart__806: BRAM, 
muxpart__323: BRAM, 
logic__190: BRAM, 
logic__702: BRAM, 
datapath__45: TOP__GC0, 
logic__2469: eucHW__GCB4, 
muxpart__70: BRAM, 
carry_chain__parameterized12: eucHW__GCB4, 
reg__748: BRAM, 
muxpart__488: BRAM, 
muxpart__794: BRAM, 
logic__964: BRAM, 
muxpart__569: BRAM, 
reg__849: BRAM, 
logic__1216: BRAM, 
muxpart__1023: BRAM, 
muxpart__79: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized109: eucHW__GCB4, 
logic__92: BRAM, 
reg__733: BRAM, 
carry_chain__parameterized35: eucHW__GCB4, 
reg__259: BRAM, 
logic__940: BRAM, 
logic__1326: BRAM, 
reg__673: BRAM, 
muxpart__457: BRAM, 
eucHW__GCB2: eucHW__GCB2, 
muxpart__224: BRAM, 
eucHW_fadd_32ns_32ns_32_7_full_dsp_1_ip: eucHW__GCB4, 
muxpart__465: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized169: eucHW__GCB4, 
muxpart__837: BRAM, 
muxpart__35: BRAM, 
logic__304: BRAM, 
logic__2066: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized55: eucHW__GCB4, 
muxpart__536: BRAM, 
muxpart__404: BRAM, 
logic__2311: eucHW__GCB4, 
reg__642: BRAM, 
reg__683: BRAM, 
logic__2390: eucHW__GCB4, 
delay__parameterized99: eucHW__GCB4, 
logic__1122: BRAM, 
logic__1908: BRAM, 
reg__91: BRAM, 
muxpart__589: BRAM, 
reg__307: BRAM, 
logic__94: BRAM, 
reg__102: BRAM, 
muxpart__825: BRAM, 
reg__402: BRAM, 
logic__2724: eucHW__GCB4, 
reg__476: BRAM, 
delay__parameterized48: eucHW__GCB4, 
muxpart__41: BRAM, 
reg__568: BRAM, 
muxpart__675: BRAM, 
muxpart__1062: eucHW__GCB4, 
logic__1064: BRAM, 
muxpart__774: BRAM, 
muxpart__101: BRAM, 
logic__268: BRAM, 
reg__523: BRAM, 
logic__2761: eucHW__GCB4, 
reg__808: BRAM, 
muxpart__886: BRAM, 
reg__681: BRAM, 
logic__1832: BRAM, 
muxpart__792: BRAM, 
case__132: eucHW__GCB4, 
logic__2777: eucHW__GCB4, 
muxpart__353: BRAM, 
muxpart__611: BRAM, 
muxpart__627: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized1: eucHW__GCB4, 
reg__438: BRAM, 
reg__626: BRAM, 
logic__932: BRAM, 
logic__1026: BRAM, 
muxpart__492: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized113: eucHW__GCB4, 
logic__804: BRAM, 
muxpart__565: BRAM, 
reg__1091: eucHW__GCB4, 
reg__216: BRAM, 
muxpart__1029: BRAM, 
muxpart__742: BRAM, 
carry_chain__parameterized29: eucHW__GCB4, 
logic__774: BRAM, 
reg__1184: eucHW_sub_8192ns_8192ns_8192_2_1_Adder_0__GC0, 
reg__381: BRAM, 
logic__392: BRAM, 
logic__572: BRAM, 
reg__83: BRAM, 
reg__934: BRAM, 
delay__parameterized55: eucHW__GCB4, 
logic__468: BRAM, 
logic__1102: BRAM, 
muxpart__744: BRAM, 
logic__2062: BRAM, 
muxpart__968: BRAM, 
muxpart__842: BRAM, 
logic__1592: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized133: eucHW__GCB4, 
datapath__37: eucHW__GCB4, 
reg__834: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized17: eucHW__GCB4, 
flt_sqrt_mant_addsub__parameterized5: eucHW__GCB4, 
logic__1806: BRAM, 
logic__422: BRAM, 
reg__364: BRAM, 
muxpart__378: BRAM, 
muxpart__808: BRAM, 
logic__1704: BRAM, 
logic__100: BRAM, 
muxpart__634: BRAM, 
logic__502: BRAM, 
muxpart__1028: BRAM, 
reg__343: BRAM, 
case__111: eucHW__GCB4, 
eucHW_fadd_32ns_32ns_32_7_full_dsp_1: eucHW__GCB4, 
muxpart__377: BRAM, 
reg__489: BRAM, 
muxpart__196: BRAM, 
data_sync: TOP__GC0, 
reg__118: BRAM, 
muxpart__63: BRAM, 
datapath__38: eucHW__GCB4, 
logic__2110: BRAM, 
reg__310: BRAM, 
reg__319: BRAM, 
logic__1278: BRAM, 
logic__2728: eucHW__GCB4, 
reg__652: BRAM, 
reg__826: BRAM, 
muxpart__643: BRAM, 
reg__590: BRAM, 
reg__552: BRAM, 
logic__470: BRAM, 
logic__1324: BRAM, 
reg__321: BRAM, 
reg__272: BRAM, 
reg__442: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized3: eucHW__GCB4, 
reg__906: BRAM, 
logic__2385: eucHW__GCB4, 
logic__668: BRAM, 
reg__1122: eucHW__GCB4, 
muxpart__475: BRAM, 
reg__1086: eucHW__GCB4, 
muxpart__476: BRAM, 
logic__1924: BRAM, 
muxpart__54: BRAM, 
flt_sqrt_mant_addsub__parameterized3: eucHW__GCB4, 
reg__450: BRAM, 
reg__385: BRAM, 
logic__448: BRAM, 
reg__1210: TOP__GC0, 
reg__1199: eucHW__GCB4, 
muxpart__902: BRAM, 
keep__10: eucHW__GCB4, 
xbip_pipe_v3_0_6_viv__parameterized145: eucHW__GCB4, 
logic__830: BRAM, 
floating_point_v7_1_12_viv__parameterized1: eucHW__GCB4, 
muxpart__728: BRAM, 
reg__1030: BRAM, 
muxpart__342: BRAM, 
muxpart__790: BRAM, 
muxpart__159: BRAM, 
muxpart__422: BRAM, 
muxpart__437: BRAM, 
muxpart__22: BRAM, 
muxpart__491: BRAM, 
reg__1125: eucHW__GCB4, 
logic__2024: BRAM, 
reg__283: BRAM, 
reg__201: BRAM, 
reg__1144: eucHW__GCB4, 
muxpart__891: BRAM, 
muxpart__924: BRAM, 
muxpart__909: BRAM, 
reg__1099: eucHW__GCB4, 
delay__parameterized49: eucHW__GCB4, 
xbip_pipe_v3_0_6_viv__parameterized89: eucHW__GCB4, 
keep__16: eucHW__GCB4, 
reg__1172: eucHW__GCB4, 
muxpart__254: BRAM, 
muxpart__977: BRAM, 
reg__676: BRAM, 
logic__252: BRAM, 
logic__580: BRAM, 
datapath__25: eucHW__GCB4, 
muxpart__352: BRAM, 
logic__1238: BRAM, 
muxpart__90: BRAM, 
reg__231: BRAM, 
case__96: eucHW__GCB4, 
muxpart__395: BRAM, 
reg__516: BRAM, 
logic__646: BRAM, 
reg__685: BRAM, 
muxpart__694: BRAM, 
logic__500: BRAM, 
logic__678: BRAM, 
logic__1666: BRAM, 
muxpart__181: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized111: eucHW__GCB4, 
reg__727: BRAM, 
logic__1200: BRAM, 
signinv: TOP__GC0, 
flt_sqrt_mant_addsub__parameterized4: eucHW__GCB4, 
muxpart__288: BRAM, 
logic__606: BRAM, 
reg__499: BRAM, 
reg__388: BRAM, 
reg__735: BRAM, 
logic__1970: BRAM, 
muxpart__669: BRAM, 
muxpart__287: BRAM, 
logic__1684: BRAM, 
reg__418: BRAM, 
logic__1638: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized171: eucHW__GCB4, 
logic__1526: BRAM, 
muxpart__459: BRAM, 
logic__2329: eucHW__GCB4, 
muxpart__809: BRAM, 
muxpart__86: BRAM, 
reg__802: BRAM, 
muxpart__434: BRAM, 
muxpart__923: BRAM, 
logic__1728: BRAM, 
UART_TX_Logic: TOP__GC0, 
muxpart__232: BRAM, 
logic__2605: eucHW__GCB4, 
muxpart__120: BRAM, 
logic__2112: BRAM, 
reg__714: BRAM, 
reg__807: BRAM, 
reg__224: BRAM, 
reg__791: BRAM, 
reg__481: BRAM, 
muxpart__620: BRAM, 
reg__1129: eucHW__GCB4, 
logic__2120: BRAM, 
logic__2396: eucHW__GCB4, 
logic__326: BRAM, 
reg__99: BRAM, 
muxpart__957: BRAM, 
reg__1066: eucHW__GCB4, 
norm_zero_det: eucHW__GCB4, 
logic__1734: BRAM, 
logic__698: BRAM, 
muxpart__421: BRAM, 
logic__1096: BRAM, 
logic__428: BRAM, 
reg__367: BRAM, 
logic__1538: BRAM, 
logic__1782: BRAM, 
logic__1998: BRAM, 
logic__1922: BRAM, 
reg__510: BRAM, 
keep: TOP__GC0, 
logic__256: BRAM, 
logic__720: BRAM, 
muxpart__477: BRAM, 
reg__1078: eucHW__GCB4, 
reg__1173: eucHW__GCB4, 
logic__1996: BRAM, 
logic__424: BRAM, 
reg__968: BRAM, 
muxpart__480: BRAM, 
muxpart__644: BRAM, 
logic__590: BRAM, 
muxpart__338: BRAM, 
reg__897: BRAM, 
reg__739: BRAM, 
counter: TOP__GC0, 
DISP_MOD: TOP__GC0, 
eucHW__GCB1: eucHW__GCB1, 
muxpart__456: BRAM, 
reg__1038: BRAM, 
logic__1236: BRAM, 
muxpart__150: BRAM, 
delay__parameterized102: eucHW__GCB4, 
case__131: eucHW__GCB4, 
xbip_pipe_v3_0_6_viv__parameterized131: eucHW__GCB4, 
logic__2018: BRAM, 
muxpart__610: BRAM, 
muxpart__917: BRAM, 
logic__1848: BRAM, 
logic__2205: eucHW__GCB4, 
logic__1798: BRAM, 
logic__1156: BRAM, 
logic__1344: BRAM, 
reg__202: BRAM, 
logic__1840: BRAM, 
reg__648: BRAM, 
logic__736: BRAM, 
reg__256: BRAM, 
reg__148: BRAM, 
muxpart__131: BRAM, 
muxpart__660: BRAM, 
logic__1054: BRAM, 
logic__2504: eucHW__GCB4, 
muxpart__499: BRAM, 
muxpart__650: BRAM, 
keep__37: eucHW__GCB4, 
reg__339: BRAM, 
muxpart__62: BRAM, 
reg__129: BRAM, 
keep__27: eucHW__GCB4, 
muxpart__213: BRAM, 
logic__1182: BRAM, 
muxpart__365: BRAM, 
muxpart__294: BRAM, 
reg__932: BRAM, 
muxpart__326: BRAM, 
reg__963: BRAM, 
logic__1858: BRAM, 
logic__1720: BRAM, 
muxpart__833: BRAM, 
muxpart__518: BRAM, 
reg__21: BRAM, 
logic__840: BRAM, 
carry_chain__parameterized1: eucHW__GCB4, 
reg__955: BRAM, 
reg__843: BRAM, 
logic__1294: BRAM, 
reg__761: BRAM, 
case__26: TOP__GC0, 
delay__parameterized105: eucHW__GCB4, 
logic__1932: BRAM, 
logic__376: BRAM, 
logic__338: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized115: eucHW__GCB4, 
muxpart__118: BRAM, 
logic__2026: BRAM, 
reg__925: BRAM, 
logic__1282: BRAM, 
muxpart__988: BRAM, 
muxpart__97: BRAM, 
muxpart__944: BRAM, 
muxpart__410: BRAM, 
reg__551: BRAM, 
muxpart__625: BRAM, 
logic__864: BRAM, 
logic__200: BRAM, 
logic__152: BRAM, 
reg__1011: BRAM, 
logic__1482: BRAM, 
muxpart__108: BRAM, 
muxpart__136: BRAM, 
logic__136: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized175: eucHW__GCB4, 
logic__2797: eucHW__GCB4, 
logic__1700: BRAM, 
muxpart__102: BRAM, 
reg__967: BRAM, 
muxpart__720: BRAM, 
reg__723: BRAM, 
muxpart__183: BRAM, 
reg__280: BRAM, 
logic__2308: eucHW__GCB4, 
reg__1164: eucHW__GCB4, 
muxpart__505: BRAM, 
reg__439: BRAM, 
logic__454: BRAM, 
logic__462: BRAM, 
reg__172: BRAM, 
muxpart__1040: BRAM, 
muxpart__971: BRAM, 
reg__679: BRAM, 
keep__9: eucHW__GCB4, 
logic__544: BRAM, 
muxpart__855: BRAM, 
reg__535: BRAM, 
muxpart__564: BRAM, 
logic__1188: BRAM, 
reg__507: BRAM, 
reg__27: BRAM, 
reg__846: BRAM, 
reg__531: BRAM, 
reg__822: BRAM, 
muxpart__796: BRAM, 
muxpart__767: BRAM, 
muxpart__126: BRAM, 
delay__parameterized23: eucHW__GCB4, 
logic__1708: BRAM, 
keep__32: eucHW__GCB4, 
reg__45: BRAM, 
muxpart__68: BRAM, 
reg__411: BRAM, 
logic__842: BRAM, 
reg__1209: eucHW__GCB4, 
muxpart__384: BRAM, 
reg__855: BRAM, 
muxpart__474: BRAM, 
reg__577: BRAM, 
logic__1506: BRAM, 
reg__206: BRAM, 
logic__1916: BRAM, 
reg__844: BRAM, 
reg__1213: TOP__GC0, 
carry_chain__parameterized23: eucHW__GCB4, 
muxpart__106: BRAM, 
muxpart__250: BRAM, 
logic__308: BRAM, 
logic__2789: eucHW__GCB4, 
case__107: eucHW__GCB4, 
logic__706: BRAM, 
muxpart__105: BRAM, 
muxpart__502: BRAM, 
reg__443: BRAM, 
reg__566: BRAM, 
case__121: eucHW__GCB4, 
reg__862: BRAM, 
reg__395: BRAM, 
logic__1608: BRAM, 
muxpart__1013: BRAM, 
muxpart__893: BRAM, 
reg__1158: eucHW__GCB4, 
logic__1004: BRAM, 
reg__382: BRAM, 
reg__437: BRAM, 
logic__2217: eucHW__GCB4, 
logic__2813: TOP__GC0, 
muxpart__1068: TOP__GC0, 
reg__1179: eucHW__GCB4, 
flt_sqrt_mant_addsub__parameterized12: eucHW__GCB4, 
reg__72: BRAM, 
delay__parameterized92: eucHW__GCB4, 
logic__2808: TOP__GC0, 
reg__262: BRAM, 
muxpart__301: BRAM, 
muxpart__388: BRAM, 
case__120: eucHW__GCB4, 
reg__943: BRAM, 
logic__1664: BRAM, 
muxpart__92: BRAM, 
reg__747: BRAM, 
logic__748: BRAM, 
logic__1150: BRAM, 
reg__140: BRAM, 
logic__1532: BRAM, 
logic__1298: BRAM, 
logic__1256: BRAM, 
logic__1834: BRAM, 
logic__134: BRAM, 
logic__920: BRAM, 
carry_chain__parameterized10: eucHW__GCB4, 
muxpart__882: BRAM, 
logic__1308: BRAM, 
reg__457: BRAM, 
reg__560: BRAM, 
logic__1516: BRAM, 
case__106: eucHW__GCB4, 
logic__1562: BRAM, 
reg__1206: eucHW__GCB4, 
muxpart__179: BRAM, 
case__158: eucHW__GCB4, 
muxpart__793: BRAM, 
logic__928: BRAM, 
muxpart__887: BRAM, 
muxpart__670: BRAM, 
muxpart__129: BRAM, 
reg__936: BRAM, 
reg__1017: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized117: eucHW__GCB4, 
logic__350: BRAM, 
lead_zero_encode: eucHW__GCB4, 
reg__454: BRAM, 
logic__1552: BRAM, 
case__39: TOP__GC0, 
logic__1394: BRAM, 
logic__734: BRAM, 
reg__240: BRAM, 
reg__937: BRAM, 
muxpart__262: BRAM, 
reg__1124: eucHW__GCB4, 
logic__1218: BRAM, 
muxpart__96: BRAM, 
case__15: TOP__GC0, 
muxpart__172: BRAM, 
keep__4: eucHW__GCB4, 
xbip_pipe_v3_0_6_viv__parameterized143: eucHW__GCB4, 
logic__2106: BRAM, 
muxpart__859: BRAM, 
logic__976: BRAM, 
logic__1886: BRAM, 
logic__1080: BRAM, 
logic__1636: BRAM, 
logic__2123: BRAM, 
reg__1079: eucHW__GCB4, 
logic__148: BRAM, 
logic__280: BRAM, 
reg__554: BRAM, 
muxpart__654: BRAM, 
logic__1950: BRAM, 
reg__93: BRAM, 
muxpart__479: BRAM, 
muxpart__520: BRAM, 
reg__868: BRAM, 
muxpart__423: BRAM, 
logic__576: BRAM, 
logic__2114: BRAM, 
logic__1226: BRAM, 
muxpart__268: BRAM, 
reg__1192: eucHW__GCB4, 
muxpart__684: BRAM, 
reg__180: BRAM, 
logic__2000: BRAM, 
reg__491: BRAM, 
reg__992: BRAM, 
muxpart__935: BRAM, 
reg__29: BRAM, 
carry_chain__parameterized3: eucHW__GCB4, 
logic__2727: eucHW__GCB4, 
muxpart__984: BRAM, 
reg__910: BRAM, 
muxpart__228: BRAM, 
datapath__15: eucHW__GCB4, 
muxpart__201: BRAM, 
logic__654: BRAM, 
reg__799: BRAM, 
reg__812: BRAM, 
delay__parameterized16: eucHW__GCB4, 
logic__1844: BRAM, 
reg__949: BRAM, 
logic__2326: eucHW__GCB4, 
logic__1906: BRAM, 
delay__parameterized14: eucHW__GCB4, 
xbip_pipe_v3_0_6_viv__parameterized121: eucHW__GCB4, 
muxpart__55: BRAM, 
logic__652: BRAM, 
reg__985: BRAM, 
logic__1010: BRAM, 
logic__680: BRAM, 
case__156: eucHW__GCB4, 
muxpart__786: BRAM, 
reg__424: BRAM, 
reg__120: BRAM, 
muxpart__941: BRAM, 
reg__686: BRAM, 
reg__682: BRAM, 
keep__35: eucHW__GCB4, 
logic__354: BRAM, 
reg__863: BRAM, 
muxpart__665: BRAM, 
logic__1560: BRAM, 
muxpart__759: BRAM, 
logic__2028: BRAM, 
reg__24: BRAM, 
reg__619: BRAM, 
muxpart__760: BRAM, 
logic__234: BRAM, 
muxpart__552: BRAM, 
muxpart__632: BRAM, 
muxpart__749: BRAM, 
reg__860: BRAM, 
carry_chain: eucHW__GCB4, 
muxpart__741: BRAM, 
reg__289: BRAM, 
logic__876: BRAM, 
logic__2126: BRAM, 
reg__282: BRAM, 
reg__239: BRAM, 
reg__136: BRAM, 
reg__820: BRAM, 
delay__parameterized19: eucHW__GCB4, 
reg__1153: eucHW__GCB4, 
reg__525: BRAM, 
logic__270: BRAM, 
logic__2060: BRAM, 
muxpart__401: BRAM, 
reg__869: BRAM, 
logic__692: BRAM, 
reg__305: BRAM, 
muxpart__817: BRAM, 
logic__514: BRAM, 
case__169: TOP__GC0, 
case__149: eucHW__GCB4, 
logic__1696: BRAM, 
muxpart__344: BRAM, 
muxpart__385: BRAM, 
datapath__9: eucHW__GCB4, 
reg__947: BRAM, 
logic__1430: BRAM, 
logic__726: BRAM, 
reg__63: BRAM, 
muxpart__586: BRAM, 
logic__474: BRAM, 
case__95: eucHW__GCB4, 
logic__1632: BRAM, 
muxpart__83: BRAM, 
muxpart__438: BRAM, 
logic__460: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized123: eucHW__GCB4, 
muxpart__216: BRAM, 
reg__1112: eucHW__GCB4, 
logic__1890: BRAM, 
logic__1999: BRAM, 
logic__1458: BRAM, 
carry_chain__parameterized21: eucHW__GCB4, 
reg__528: BRAM, 
logic__2064: BRAM, 
muxpart__1007: BRAM, 
muxpart__570: BRAM, 
logic__2584: eucHW__GCB4, 
muxpart__645: BRAM, 
delay__parameterized96: eucHW__GCB4, 
logic__442: BRAM, 
logic__1536: BRAM, 
muxpart__850: BRAM, 
reg__328: BRAM, 
muxpart__969: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized151: eucHW__GCB4, 
muxpart__734: BRAM, 
reg__254: BRAM, 
logic__1750: BRAM, 
reg__410: BRAM, 
logic__2010: BRAM, 
reg__313: BRAM, 
muxpart__577: BRAM, 
logic__1686: BRAM, 
muxpart__652: BRAM, 
flt_sqrt_mant_addsub__parameterized18: eucHW__GCB4, 
reg__538: BRAM, 
reg__49: BRAM, 
logic__2070: BRAM, 
case__116: eucHW__GCB4, 
reg__867: BRAM, 
logic__778: BRAM, 
reg__356: BRAM, 
muxpart__1014: BRAM, 
logic__1474: BRAM, 
logic__110: BRAM, 
reg__879: BRAM, 
case__81: TOP__GC0, 
muxpart__508: BRAM, 
reg__229: BRAM, 
datapath__43: TOP__GC0, 
muxpart__341: BRAM, 
logic__520: BRAM, 
muxpart__498: BRAM, 
logic__1788: BRAM, 
reg__921: BRAM, 
muxpart__56: BRAM, 
muxpart__69: BRAM, 
logic__1730: BRAM, 
case__124: eucHW__GCB4, 
logic__1658: BRAM, 
keep__26: eucHW__GCB4, 
logic__282: BRAM, 
case__12: TOP__GC0, 
muxpart__1030: BRAM, 
muxpart__561: BRAM, 
muxpart__400: BRAM, 
logic__366: BRAM, 
logic__1442: BRAM, 
muxpart__251: BRAM, 
logic__1626: BRAM, 
logic__896: BRAM, 
reg__850: BRAM, 
logic__598: BRAM, 
logic__1320: BRAM, 
logic__2347: eucHW__GCB4, 
xbip_pipe_v3_0_6_viv__parameterized64: eucHW__GCB4, 
reg__1008: BRAM, 
muxpart__706: BRAM, 
muxpart__253: BRAM, 
logic__1126: BRAM, 
reg__355: BRAM, 
logic__1602: BRAM, 
muxpart__303: BRAM, 
reg__526: BRAM, 
case__40: TOP__GC0, 
reg__980: BRAM, 
reg__558: BRAM, 
muxpart__257: BRAM, 
muxpart__866: BRAM, 
reg__1103: eucHW__GCB4, 
muxpart__493: BRAM, 
reg__621: BRAM, 
reg__756: BRAM, 
muxpart__138: BRAM, 
logic__302: BRAM, 
flt_sqrt_mant_addsub__parameterized13: eucHW__GCB4, 
muxpart__781: BRAM, 
logic__272: BRAM, 
muxpart__874: BRAM, 
reg__266: BRAM, 
logic__682: BRAM, 
logic__1178: BRAM, 
reg__220: BRAM, 
reg__1177: eucHW__GCB4, 
muxpart__899: BRAM, 
delay__parameterized73: eucHW__GCB4, 
logic__2202: eucHW__GCB4, 
muxpart__1039: BRAM, 
muxpart__524: BRAM, 
logic__944: BRAM, 
muxpart__300: BRAM, 
reg__707: BRAM, 
logic__604: BRAM, 
muxpart__387: BRAM, 
muxpart__192: BRAM, 
reg__260: BRAM, 
datapath__27: eucHW__GCB4, 
muxpart__467: BRAM, 
reg__66: BRAM, 
reg__1041: BRAM, 
muxpart__751: BRAM, 
reg__13: TOP__GC0, 
muxpart__490: BRAM, 
signinv__1: eucHW__GCB4, 
reg__1190: eucHW__GCB4, 
reg__895: BRAM, 
case__176: TOP__GC0, 
muxpart__332: BRAM, 
logic__206: BRAM, 
logic__2397: eucHW__GCB4, 
muxpart__178: BRAM, 
muxpart__1071: TOP__GC0, 
xbip_pipe_v3_0_6_viv__parameterized125: eucHW__GCB4, 
reg__86: BRAM, 
logic__948: BRAM, 
carry_chain__parameterized25: eucHW__GCB4, 
logic__1760: BRAM, 
muxpart__248: BRAM, 
muxpart__40: BRAM, 
reg__462: BRAM, 
logic__1786: BRAM, 
case__109: eucHW__GCB4, 
xbip_pipe_v3_0_6_viv__parameterized33: eucHW__GCB4, 
muxpart__495: BRAM, 
logic__2357: eucHW__GCB4, 
delay__parameterized6: eucHW__GCB4, 
muxpart__747: BRAM, 
muxpart__295: BRAM, 
logic__2764: eucHW__GCB4, 
xbip_pipe_v3_0_6_viv__parameterized31: eucHW__GCB4, 
muxpart__26: BRAM, 
reg__1053: TOP__GC0, 
muxpart__897: BRAM, 
reg__59: BRAM, 
logic__1598: BRAM, 
logic__1486: BRAM, 
reg__1032: BRAM, 
muxpart__31: BRAM, 
logic__1918: BRAM, 
muxpart__198: BRAM, 
muxpart__77: BRAM, 
reg__173: BRAM, 
logic__1114: BRAM, 
logic__556: BRAM, 
case__27: TOP__GC0, 
reg__264: BRAM, 
muxpart__1066: eucHW__GCB4, 
reg__493: BRAM, 
reg__796: BRAM, 
muxpart__952: BRAM, 
logic__1772: BRAM, 
muxpart__723: BRAM, 
reg__42: BRAM, 
reg__221: BRAM, 
logic__2222: eucHW__GCB4, 
logic__1276: BRAM, 
logic__412: BRAM, 
reg__574: BRAM, 
reg__12: TOP__GC0, 
reg__1110: eucHW__GCB4, 
logic__2359: eucHW__GCB4, 
delay__parameterized78: eucHW__GCB4, 
muxpart__366: BRAM, 
reg__544: BRAM, 
muxpart__160: BRAM, 
logic__1680: BRAM, 
logic__2530: eucHW__GCB4, 
case__150: eucHW__GCB4, 
logic__1090: BRAM, 
logic__1034: BRAM, 
case__63: TOP__GC0, 
muxpart__999: BRAM, 
muxpart__140: BRAM, 
muxpart__629: BRAM, 
reg__1022: BRAM, 
reg__183: BRAM, 
case__139: eucHW__GCB4, 
logic__1310: BRAM, 
carry_chain__parameterized32: eucHW__GCB4, 
logic__504: BRAM, 
logic__2032: BRAM, 
reg__646: BRAM, 
muxpart__538: BRAM, 
logic__1902: BRAM, 
logic__1440: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized29: eucHW__GCB4, 
logic__850: BRAM, 
reg__111: BRAM, 
reg__784: BRAM, 
logic__246: BRAM, 
muxpart__88: BRAM, 
logic__156: BRAM, 
reg__754: BRAM, 
reg__580: BRAM, 
logic__1330: BRAM, 
flt_sqrt_mant_addsub__parameterized14: eucHW__GCB4, 
reg__30: BRAM, 
delay__parameterized93: eucHW__GCB4, 
reg__40: BRAM, 
reg__1057: eucHW__GCB4, 
muxpart__1012: BRAM, 
muxpart__593: BRAM, 
muxpart__856: BRAM, 
reg__1006: BRAM, 
reg__55: BRAM, 
muxpart__616: BRAM, 
muxpart__226: BRAM, 
muxpart__306: BRAM, 
reg__386: BRAM, 
logic__2058: BRAM, 
reg__627: BRAM, 
reg__990: BRAM, 
reg__1160: eucHW__GCB4, 
muxpart__197: BRAM, 
logic__2118: BRAM, 
reg__675: BRAM, 
logic__2225: eucHW__GCB4, 
case__102: eucHW__GCB4, 
logic__2782: eucHW__GCB4, 
reg__899: BRAM, 
muxpart__209: BRAM, 
reg__483: BRAM, 
muxpart__103: BRAM, 
logic__1038: BRAM, 
logic__2407: eucHW__GCB4, 
logic__2464: eucHW__GCB4, 
delay__parameterized69: eucHW__GCB4, 
reg__366: BRAM, 
reg__736: BRAM, 
reg__234: BRAM, 
reg__122: BRAM, 
logic__582: BRAM, 
logic__1120: BRAM, 
reg__814: BRAM, 
reg__233: BRAM, 
reg__299: BRAM, 
reg__809: BRAM, 
muxpart__398: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized13: eucHW__GCB4, 
logic__560: BRAM, 
logic__956: BRAM, 
reg__1093: eucHW__GCB4, 
reg__583: BRAM, 
muxpart__170: BRAM, 
logic__708: BRAM, 
muxpart__996: BRAM, 
flt_sqrt_mant_addsub__parameterized19: eucHW__GCB4, 
logic__2776: eucHW__GCB4, 
muxpart__701: BRAM, 
keep__23: eucHW__GCB4, 
logic__586: BRAM, 
muxpart__1018: BRAM, 
datapath__40: eucHW__GCB4, 
muxpart__981: BRAM, 
logic__1094: BRAM, 
logic__542: BRAM, 
case__136: eucHW__GCB4, 
reg__1189: eucHW__GCB4, 
logic__1674: BRAM, 
logic__1790: BRAM, 
reg__716: BRAM, 
muxpart__575: BRAM, 
muxpart__1070: TOP__GC0, 
muxpart__1035: BRAM, 
muxpart__123: BRAM, 
logic__1660: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized119: eucHW__GCB4, 
reg__873: BRAM, 
reg__978: BRAM, 
delay__parameterized20: eucHW__GCB4, 
keep__17: eucHW__GCB4, 
logic__2820: TOP__GC0, 
logic__710: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized107: eucHW__GCB4, 
datapath: TOP__GC0, 
logic__1024: BRAM, 
logic__666: BRAM, 
muxpart__647: BRAM, 
carry_chain__parameterized16: eucHW__GCB4, 
logic__1752: BRAM, 
muxpart__78: BRAM, 
muxpart__869: BRAM, 
logic__1346: BRAM, 
logic__1498: BRAM, 
logic__954: BRAM, 
logic__1876: BRAM, 
logic__2471: eucHW__GCB4, 
muxpart__269: BRAM, 
case__145: eucHW__GCB4, 
logic__362: BRAM, 
case__25: TOP__GC0, 
keep__20: eucHW__GCB4, 
reg__217: BRAM, 
muxpart__311: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized57: eucHW__GCB4, 
reg__444: BRAM, 
reg__405: BRAM, 
reg__37: BRAM, 
logic: TOP__GC0, 
reg__298: BRAM, 
logic__2751: eucHW__GCB4, 
reg__974: BRAM, 
logic__724: BRAM, 
logic__2240: eucHW__GCB4, 
xbip_pipe_v3_0_6_viv__parameterized37: eucHW__GCB4, 
reg__96: BRAM, 
logic__1112: BRAM, 
logic__430: BRAM, 
logic__204: BRAM, 
reg__993: BRAM, 
logic__1336: BRAM, 
logic__1100: BRAM, 
reg__1051: TOP__GC0, 
reg__1136: eucHW__GCB4, 
counter__1: eucHW__GCB4, 
logic__1426: BRAM, 
case__113: eucHW__GCB4, 
fix_to_flt_conv: eucHW__GCB4, 
delay__parameterized34: eucHW__GCB4, 
datapath__2: TOP__GC0, 
reg__643: BRAM, 
reg__226: BRAM, 
muxpart__483: BRAM, 
logic__120: BRAM, 
reg__505: BRAM, 
logic__1518: BRAM, 
reg__474: BRAM, 
reg__628: BRAM, 
reg__1075: eucHW__GCB4, 
logic__878: BRAM, 
logic__664: BRAM, 
muxpart__719: BRAM, 
reg__729: BRAM, 
muxpart__46: BRAM, 
muxpart__894: BRAM, 
muxpart__447: BRAM, 
logic__740: BRAM, 
reg__598: BRAM, 
logic__340: BRAM, 
logic__384: BRAM, 
reg__258: BRAM, 
logic__1432: BRAM, 
logic__752: BRAM, 
logic__2470: eucHW__GCB4, 
reg__757: BRAM, 
muxpart__448: BRAM, 
reg__88: BRAM, 
reg__605: BRAM, 
reg__758: BRAM, 
keep__28: eucHW__GCB4, 
reg__222: BRAM, 
carry_chain__parameterized19: eucHW__GCB4, 
reg__1183: eucHW__GCB4, 
reg__137: BRAM, 
uart_baud_tick_gen__parameterized0: TOP__GC0, 
datapath__5: TOP__GC0, 
reg__689: BRAM, 
muxpart__777: BRAM, 
logic__1456: BRAM, 
reg__193: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized87: eucHW__GCB4, 
logic__1454: BRAM, 
muxpart__550: BRAM, 
xbip_pipe_v3_0_6_viv__parameterized177: eucHW__GCB4, 
reg__540: BRAM, 
logic__1808: BRAM, 
muxpart__920: BRAM, 
delay__parameterized24: eucHW__GCB4, 
delay__parameterized1: eucHW__GCB4, 
muxpart: TOP__GC0, 
fix_to_flt_conv_exp: eucHW__GCB4, 
logic__2414: eucHW__GCB4, 
muxpart__713: BRAM, 
muxpart__260: BRAM, 
case__86: eucHW__GCB4, 
case__101: eucHW__GCB4, 
muxpart__94: BRAM, 
logic__602: BRAM, 
logic__2104: BRAM, 
case__1: TOP__GC0, 
reg__856: BRAM, 
logic__380: BRAM, 
reg__996: BRAM, 
muxpart__932: BRAM, 
flt_sqrt_mant_addsub__parameterized15: eucHW__GCB4, 
muxpart__1016: BRAM, 
reg__984: BRAM, 
muxpart__599: BRAM, 
muxpart__173: BRAM, 
muxpart__259: BRAM, 
logic__676: BRAM, 
reg__718: BRAM, 
logic__2824: TOP__GC0, 
logic__526: BRAM, 
case__174: TOP__GC0, 
logic__2718: eucHW__GCB4, 
logic__2228: eucHW__GCB4, 
logic__2094: BRAM, 
logic__50: TOP__GC0, 
datapath__48: TOP__GC0, 
reg__404: BRAM, 
muxpart__756: BRAM, 
muxpart__348: BRAM, 
muxpart__980: BRAM, 
logic__1712: BRAM, 
reg__322: BRAM, 
reg__579: BRAM, 
logic__1956: BRAM, 
logic__1228: BRAM, 
delay__parameterized50: eucHW__GCB4, 
logic__1128: BRAM, 
logic__2598: eucHW__GCB4, 
muxpart__810: BRAM, 
logic__992: BRAM, 
reg__1076: eucHW__GCB4, 
logic__254: BRAM, 
