var pipelineJSON={"2308104800":{"nodes":[{"name":"Exit", "id":2309078976, "subtype":"exit", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Entry", "id":2311025872, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}], "links":[]}, "2308697344":{"nodes":[{"name":"FFwd Dest", "id":2309015392, "subtype":"ffwdDest", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":2309038512, "subtype":"ffwdDest", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":2309365568, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":19}]], "type":"inst"}, {"name":"Loop Orch", "id":2309459168, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":17}]], "type":"inst"}, {"name":"+", "id":2309536368, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":17}]], "type":"inst"}, {"name":"Entry", "id":2309560432, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Global variable", "id":2309565536, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":16}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2309982896, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":19}]], "type":"inst"}, {"name":"Xor", "id":2311249248, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":17}]], "type":"inst"}, {"name":"Exit", "id":2312663840, "subtype":"exit", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}], "links":[{"from":2309015392, "to":2309365568, "details":[{"type":"table", "Width":"64"}]}, {"from":2309038512, "to":2309982896, "details":[{"type":"table", "Width":"64"}]}, {"from":2309365568, "to":2312663840, "details":[{"type":"table", "Width":"64"}]}, {"from":2309459168, "to":2311249248, "details":[{"type":"table", "Width":"1"}]}, {"from":2309459168, "to":2312663840, "details":[{"type":"table", "Width":"1"}]}, {"from":2309459168, "to":2309565536, "details":[{"type":"table", "Width":"1"}]}, {"from":2309536368, "to":2309565536, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"3", "Latency":"0"}]}, {"from":2309560432, "to":2309459168, "details":[{"type":"table", "Width":"16"}]}, {"from":2309560432, "to":2309565536, "details":[{"type":"table", "Width":"16"}]}, {"from":2309560432, "to":2312663840, "details":[{"type":"table", "Width":"16"}]}, {"from":2309560432, "to":2309565536, "details":[{"type":"table", "Width":"16"}]}, {"from":2309565536, "to":2309365568, "details":[{"type":"table", "Width":"32"}]}, {"from":2309565536, "to":2309536368, "details":[{"type":"table", "Width":"32"}]}, {"from":2309565536, "to":2309982896, "details":[{"type":"table", "Width":"32"}]}, {"from":2309982896, "to":2312663840, "details":[{"type":"table", "Width":"64"}]}, {"from":2311249248, "to":2309459168, "details":[{"type":"table", "Width":"1"}]}, {"from":2311249248, "to":2312663840, "details":[{"type":"table", "Width":"1"}]}]}, "2309312816":{"nodes":[{"name":"FP Compare", "id":2309075040, "subtype":"default", "start":"38.00", "end":"40.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Compare", "Start Cycle":"38", "Latency":"2"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":20}]], "type":"inst"}, {"name":"\'s\'", "id":2309075392, "subtype":"pop", "start":"38.00", "end":"38.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'s\'", "Start Cycle":"38", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":14}]], "type":"inst"}, {"name":"Entry", "id":2309371808, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"35", "Latency":"0"}], "type":"inst"}, {"name":"f32 +", "id":2309512640, "subtype":"default", "start":"38.00", "end":"41.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Add", "Start Cycle":"38", "Latency":"3", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":20}]], "type":"inst"}, {"name":"Select", "id":2309512992, "subtype":"select", "start":"41.00", "end":"41.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"41", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":20}]], "type":"inst"}, {"name":"Exit", "id":2311017200, "subtype":"exit", "start":"41.00", "end":"44.00", "details":[{"type":"table", "Start Cycle":"41", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"f32 -", "id":2311214560, "subtype":"default", "start":"35.00", "end":"38.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Sub", "Start Cycle":"35", "Latency":"3", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":19}]], "type":"inst"}, {"name":"FFwd Src", "id":2314749968, "subtype":"ffwdSource", "start":"41.00", "end":"41.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"41", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":20}]], "type":"inst"}], "links":[{"from":2309075040, "to":2309512992, "details":[{"type":"table", "Width":"1"}]}, {"from":2309075392, "to":2309512640, "details":[{"type":"table", "Width":"32"}]}, {"from":2309075392, "to":2309512992, "details":[{"type":"table", "Width":"32"}]}, {"from":2309371808, "to":2309075392, "details":[{"type":"table", "Width":"128"}]}, {"from":2309371808, "to":2311214560, "details":[{"type":"table", "Width":"128"}]}, {"from":2309371808, "to":2309075392, "details":[{"type":"table", "Width":"128"}]}, {"from":2309371808, "to":2314749968, "details":[{"type":"table", "Width":"128"}]}, {"from":2309512640, "to":2309512992, "details":[{"type":"table", "Width":"32"}]}, {"from":2309512992, "to":2309075392, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'s\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"41", "Latency":"0"}]}, {"from":2309512992, "to":2314749968, "details":[{"type":"table", "Width":"32"}]}, {"from":2311214560, "to":2309075040, "details":[{"type":"table", "Width":"32"}]}, {"from":2311214560, "to":2309512640, "details":[{"type":"table", "Width":"32"}]}]}};
var treeJSON={"nodes":[{"name":"example", "id":2305947512, "type":"component", "children":[{"name":"example.B3", "id":2305972640, "type":"bb"}, {"name":"example.B2", "id":2305972560, "type":"bb", "children":[{"name":"Cluster 1", "id":2308697344, "type":"cluster"}, {"name":"Cluster 2", "id":2309312816, "type":"cluster"}]}, {"name":"example.B0.runOnce", "id":2306005248, "type":"bb"}, {"name":"example.B1.start", "id":2306005536, "type":"bb", "children":[{"name":"Cluster 0", "id":2308104800, "type":"cluster"}]}]}], "links":[]};
var new_lmvJSON={"nodes":[], "links":[]};
var systemJSON={"nodes":[{"name":"example", "id":2305947512, "type":"component", "children":[{"name":"Stream Write", "id":2306064416, "details":[{"type":"table", "Basic Block":"example.B3", "Width":"32 bits", "Depth":"0", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":26}]], "type":"inst"}, {"name":"Stream Read", "id":2306007632, "details":[{"type":"table", "Basic Block":"example.B1.start", "Width":"128 bits", "Depth":"0", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":10}]], "type":"inst"}]}, {"name":"call.example", "id":2305476336, "details":[{"type":"table", "Width":"128 bits", "Depth":"0", "Ready Latency":"0", "Bits per Symbol":"128 bits", "Uses Packets":"No", "Uses Valid":"Yes", "Uses Empty":"No", "First symbol in high order bits":"No"}], "type":"stream"}, {"name":"return.example", "id":2305476960, "details":[{"type":"table", "Width":"32 bits", "Depth":"0", "Ready Latency":"0", "Bits per Symbol":"32 bits", "Uses Packets":"No", "Uses Ready":"Yes", "Uses Empty":"No", "First symbol in high order bits":"No"}], "type":"stream"}], "links":[{"from":2305476336, "to":2306007632}, {"from":2306064416, "to":2305476960}, {"from":2306007632, "to":2306064416}]};
var blockJSON={"2305972560":{"nodes":[{"name":"Cluster 1", "id":2308697344, "start":"1.00", "end":"3.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_examples_c0_enter82_example1", "Cluster Type":"Stall-Enable", "Cluster Start Cycle":"1", "Cluster Latency":"2"}], "type":"cluster", "children":[{"name":"Logic", "id":2308703712, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"2"}], "type":"inst"}]}, {"name":"Cluster 2", "id":2309312816, "start":"35.00", "end":"44.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body_examples_c1_enter_example6", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"35", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Logic", "id":2309319168, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"35", "Cluster Logic Latency":"6"}], "type":"inst"}, {"name":"Exit", "id":2309386000, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"41", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Orch", "id":2308561552, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":17}]], "type":"inst"}, {"name":"LD", "id":2309906624, "start":"3.00", "end":"35.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"3", "Latency":"32"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":19}]], "type":"inst"}, {"name":"LD", "id":2316219248, "start":"3.00", "end":"35.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"3", "Latency":"32"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":19}]], "type":"inst"}], "links":[{"from":2309319168, "to":2309386000}, {"from":2308561552, "to":2308703712, "details":[{"type":"table", "Width":"1"}]}, {"from":2309906624, "to":2309319168, "details":[{"type":"table", "Width":"32"}]}, {"from":2308703712, "to":2309906624, "details":[{"type":"table", "Width":"256"}]}, {"from":2316219248, "to":2309319168, "details":[{"type":"table", "Width":"32"}]}, {"from":2308703712, "to":2316219248, "details":[{"type":"table", "Width":"256"}]}]}, "2305972640":{"nodes":[{"name":"WR", "id":2309300272, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"32 bits", "Depth":"0", "Stream Name":"return.example", "Stall-free":"No", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":26}]], "type":"inst"}, {"name":"FFwd Dest", "id":2313776016, "start":"0.00", "end":"1.00", "subtype":"ffwdDest", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":20}]], "type":"inst"}, {"name":"Feedback", "id":2314619168, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[{"from":2309300272, "to":2314619168, "details":[{"type":"table", "Width":"1"}]}, {"from":2313776016, "to":2309300272, "details":[{"type":"table", "Width":"32"}]}]}, "2306005248":{"nodes":[{"name":"Feedback", "id":2308564144, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":10}]], "type":"inst"}, {"name":"?", "id":2308566736, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":10}]], "type":"inst"}], "links":[{"from":2308564144, "to":2308566736, "details":[{"type":"table", "Width":"1"}]}]}, "2306005536":{"nodes":[{"name":"Cluster 0", "id":2308104800, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0", "Cluster Type":"Stall-Enable", "Cluster Start Cycle":"1", "Cluster Latency":"0"}], "type":"cluster", "children":[{"name":"Logic", "id":2308111696, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"0"}], "type":"inst"}]}, {"name":"RD", "id":2308563280, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"128 bits", "Depth":"0", "Stream Name":"call.example", "Stall-free":"No", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":10}]], "type":"inst"}, {"name":"?", "id":2308565008, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":10}]], "type":"inst"}, {"name":"FFwd Src", "id":2308565872, "start":"2.00", "end":"2.00", "subtype":"ffwdSource", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":2308896432, "start":"2.00", "end":"2.00", "subtype":"ffwdSource", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}], "links":[{"from":2308563280, "to":2308565872, "details":[{"type":"table", "Width":"128"}]}, {"from":2308563280, "to":2308896432, "details":[{"type":"table", "Width":"128"}]}, {"from":2308565008, "to":2308563280, "details":[{"type":"table", "Width":"1"}]}]}};
var scheduleJSON={"2305947512":{"nodes":[{"name":"example.B0.runOnce", "id":2306005248, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"?", "id":2308566736, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":10}]], "type":"inst"}]}, {"name":"example.B1.start", "id":2306005536, "start":"2", "end":"4", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"?", "id":2308565008, "start":"3", "end":"4", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":10}]], "type":"inst"}, {"name":"RD", "id":2308563280, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"128 bits", "Depth":"0", "Stream Name":"call.example", "Stall-free":"No", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":10}]], "type":"inst"}, {"name":"FFwd Src", "id":2308896432, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":2308565872, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Cluster 0", "id":2308104800, "start":"3", "end":"3", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0", "Cluster Type":"Stall-Enable", "Cluster Start Cycle":"1", "Cluster Latency":"0"}], "type":"cluster", "children":[{"name":"Exit", "id":2309078976, "start":"3", "end":"3", "details":[{"type":"table", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}]}]}, {"name":"example.B2", "id":2305972560, "start":"4", "end":"48", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 1", "id":2308697344, "start":"5", "end":"7", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_examples_c0_enter82_example1", "Cluster Type":"Stall-Enable", "Cluster Start Cycle":"1", "Cluster Latency":"2"}], "type":"cluster", "children":[{"name":"Global variable", "id":2309565536, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":16}]], "type":"inst"}, {"name":"+", "id":2309536368, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":17}]], "type":"inst"}, {"name":"FFwd Dest", "id":2309015392, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":2309365568, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":19}]], "type":"inst"}, {"name":"FFwd Dest", "id":2309038512, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":2309982896, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":19}]], "type":"inst"}, {"name":"Xor", "id":2311249248, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":17}]], "type":"inst"}, {"name":"Exit", "id":2312663840, "start":"7", "end":"7", "details":[{"type":"table", "Start Cycle":"3", "Latency":"0"}], "type":"inst"}]}, {"name":"LD", "id":2316219248, "start":"7", "end":"39", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"3", "Latency":"32"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":19}]], "type":"inst"}, {"name":"LD", "id":2309906624, "start":"7", "end":"39", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"3", "Latency":"32"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":19}]], "type":"inst"}, {"name":"Cluster 2", "id":2309312816, "start":"39", "end":"48", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body_examples_c1_enter_example6", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"35", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"f32 -", "id":2311214560, "start":"39", "end":"42", "details":[{"type":"table", "Instruction":"32-bit Floating-point Sub", "Start Cycle":"35", "Latency":"3", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":19}]], "type":"inst"}, {"name":"FP Compare", "id":2309075040, "start":"42", "end":"44", "details":[{"type":"table", "Instruction":"32-bit Floating-point Compare", "Start Cycle":"38", "Latency":"2"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":20}]], "type":"inst"}, {"name":"\'s\'", "id":2309075392, "start":"42", "end":"42", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'s\'", "Start Cycle":"38", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":14}]], "type":"inst"}, {"name":"f32 +", "id":2309512640, "start":"42", "end":"45", "details":[{"type":"table", "Instruction":"32-bit Floating-point Add", "Start Cycle":"38", "Latency":"3", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":20}]], "type":"inst"}, {"name":"Select", "id":2309512992, "start":"45", "end":"45", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"41", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":20}]], "type":"inst"}, {"name":"FFwd Src", "id":2314749968, "start":"45", "end":"45", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"41", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":20}]], "type":"inst"}, {"name":"Exit", "id":2311017200, "start":"45", "end":"48", "details":[{"type":"table", "Start Cycle":"41", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"example.B3", "id":2305972640, "start":"48", "end":"50", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"FFwd Dest", "id":2313776016, "start":"48", "end":"49", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":20}]], "type":"inst"}, {"name":"WR", "id":2309300272, "start":"49", "end":"49", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"32 bits", "Depth":"0", "Stream Name":"return.example", "Stall-free":"No", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":26}]], "type":"inst"}]}], "links":[{"from":2313776016, "to":2309300272}, {"from":2305972640, "to":2306005536}, {"from":2309512992, "to":2314749968}, {"from":2311214560, "to":2309075040}, {"from":2311214560, "to":2309512640}, {"from":2309075392, "to":2309512640}, {"from":2309075392, "to":2309512992}, {"from":2309906624, "to":2309312816}, {"from":2309512640, "to":2309512992}, {"from":2308697344, "to":2309906624}, {"from":2308697344, "to":2309312816}, {"from":2308697344, "to":2316219248}, {"from":2308565008, "to":2308563280}, {"from":2306005536, "to":2305972560}, {"from":2309075040, "to":2309512992}, {"from":2306005248, "to":2306005536}, {"from":2309038512, "to":2309982896}, {"from":2316219248, "to":2309312816}, {"from":2311249248, "to":2312663840}, {"from":2309015392, "to":2309365568}, {"from":2305972560, "to":2305972640}, {"from":2309982896, "to":2312663840}, {"from":2308563280, "to":2308565872}, {"from":2308563280, "to":2308896432}, {"from":2309565536, "to":2309365568}, {"from":2309565536, "to":2309536368}, {"from":2309565536, "to":2309982896}, {"from":2309365568, "to":2312663840}]}};
var bottleneckJSON={"bottlenecks":[{"name":"?", "id":4294967295, "src":"2308565008", "dst":"2314619168", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"example.B1.start", "details":[{"type":"table", "Loop: ":"example.B1.start", "Declared at: ":"Component invocation", "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: example.B2(%L)", "links":[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":"17"}]}]}], "nodes":[{"name":"?", "id":2308565008, "start":"1.00", "parent":"example.B1.start", "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":10}]], "type":"inst"}, {"name":"example.B2", "id":2309325600, "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":17}]], "type":"loop"}, {"name":"Feedback", "id":2314619168, "end":"2.00", "parent":"example.B3", "type":"inst"}], "links":[{"from":2309325600, "to":2309325600}, {"from":2308565008, "to":2309325600}, {"from":2309325600, "to":2314619168}, {"from":2308565008, "to":2314619168, "reverse":1}]}, {"name":"\'s\'", "id":4294967295, "src":"2309075392", "dst":"2311346752", "type":"fMAX/II", "brief":"Data dependency", "loop":"example.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'s\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"240.0", "Loop feedback path that lowered II and Fmax: ":[{"type":"text", "text":"f32 +(%L)", "links":[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":"20"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":"20"}]}]}], "nodes":[{"name":"\'s\'", "id":2309075392, "start":"38.00", "parent":"example.B2", "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":14}]], "type":"inst"}, {"name":"f32 +", "id":2309512640, "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":20}]], "type":"inst"}, {"name":"Select", "id":2309512992, "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":20}]], "type":"inst"}, {"name":"Feedback", "id":2311346752, "end":"41.00", "parent":"example.B2", "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":20}]], "type":"inst"}], "links":[{"from":2309075392, "to":2309512640}, {"from":2309075392, "to":2309512992}, {"from":2309512640, "to":2309512992}, {"from":2309512992, "to":2311346752}, {"from":2309075392, "to":2311346752, "reverse":1}]}]};
var gmvJSON={"nodes":[{"name":"0", "id":1, "details":[{"type":"table", "Interleaving":"Yes", "Interleave Size":"4095 MBs", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"0.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel 0_Width (bits)":"64"}], "type":"memsys", "children":[{"name":"0", "id":3, "type":"bb"}]}, {"name":"Memory Controller", "id":2, "parent":"1", "bw":"0.00", "num_channels":"1", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"0.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":4, "parent":"1", "type":"bb", "children":[{"name":"SHARE", "id":5, "type":"arb"}, {"name":"Read Interconnect", "id":6, "details":[{"type":"table", "Name":"0", "Interconnect Style":"tree", "Reads":"2"}], "type":"bb"}, {"name":"Read Interconnect Router", "id":7, "details":[{"type":"table", "User specified num-reorder flag":"1"}], "type":"memsys", "children":[{"name":"Bus 0", "id":11, "type":"memsys"}]}]}, {"name":"Global Memory Loads", "id":8, "parent":"1", "type":"bb", "children":[{"name":"LD", "id":9, "kwidth":"32", "mwidth":"64", "details":[{"type":"table", "Start Cycle":"3", "Latency":"31 cycles", "Width":"32 bits", "0_Width":"64 bits", "Uses Caching":"No", "LSU Style":"PIPELINED"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":19}]], "type":"inst"}, {"name":"LD", "id":10, "kwidth":"32", "mwidth":"64", "details":[{"type":"table", "Start Cycle":"3", "Latency":"31 cycles", "Width":"32 bits", "0_Width":"64 bits", "Uses Caching":"No", "LSU Style":"PIPELINED"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":19}]], "type":"inst"}]}], "links":[{"from":3, "to":2}, {"from":2, "to":3}, {"from":6, "to":5}, {"from":5, "to":2}, {"from":9, "to":6}, {"from":10, "to":6}, {"from":2, "to":11}, {"from":11, "to":9, "reverse":1}, {"from":11, "to":10, "reverse":1}]};
