source ../syn/bp_ethernet.xdc
source ../syn/io_pin.xdc
source ../../import/eth_1g_core/syn/vivado/axis_async_fifo.tcl
source ../../import/eth_1g_core/syn/vivado/rgmii_phy_if.tcl
source ../../import/eth_1g_core/syn/vivado/eth_mac_1g_rgmii.tcl
