04:32:23 **** Incremental Build of configuration Debug for project mem_test_system ****
make all 
Generating bif file for the system project
Executing command '::scw::generate_bif -xpfm /home/skillet/git/ECE530/Lab01Plat/export/Lab01Plat/Lab01Plat.xpfm -domains standalone_domain -bifpath /home/skillet/git/ECE530/mem_test_system/Debug/system.bif' on XSCT
sdcard_gen --xpfm /home/skillet/git/ECE530/Lab01Plat/export/Lab01Plat/Lab01Plat.xpfm --sys_config Lab01Plat --bif /home/skillet/git/ECE530/mem_test_system/Debug/system.bif --no_bitstream --elf /home/skillet/git/ECE530/Lab01/Lab01app/Debug/mem_test.elf,ps7_cortexa9_0
Running /tools/Xilinx/Vitis/2019.2/bin/bootgen  -image /home/skillet/git/ECE530/mem_test_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

04:32:29 Build Finished (took 6s.74ms)

