Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: dual_edge_check.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "dual_edge_check.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "dual_edge_check"
Output Format                      : NGC
Target Device                      : xc5vlx20t-2-ff323

---- Source Options
Top Module Name                    : dual_edge_check
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/waseemh/Xilinx_Proj/CPU-2016/untested_src/dual_edge_check.vhd" in Library work.
Entity <dual_edge_check> compiled.
Entity <dual_edge_check> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <dual_edge_check> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <dual_edge_check> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <read_en> in unit <dual_edge_check> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <dual_edge_check> analyzed. Unit <dual_edge_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <dual_edge_check>.
    Related source file is "/home/waseemh/Xilinx_Proj/CPU-2016/untested_src/dual_edge_check.vhd".
WARNING:Xst:647 - Input <data_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <write_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <IF_DEC> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:2474 - Clock and clock enable of register <data_out> are driven by the same logic. The clock enable is removed.
WARNING:Xst:2111 - Clock of counter <data_value_dummy> seems to be also used in the data or control logic of that element.
WARNING:Xst:2475 - Clock and clock enable of counter <addr_int> are driven by the same logic. The clock enable is removed.
WARNING:Xst:2474 - Clock and clock enable of register <addr> are driven by the same logic. The clock enable is removed.
    Found 8-bit register for signal <addr>.
    Found 8-bit register for signal <data_out>.
    Found 8-bit adder for signal <addr$add0000> created at line 81.
    Found 32-bit up counter for signal <addr_int>.
    Found 32-bit up counter for signal <data_value_dummy>.
    Summary:
	inferred   2 Counter(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <dual_edge_check> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 2
 8-bit register                                        : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 16
 Flip-Flops                                            : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <data_value_dummy_8> of sequential type is unconnected in block <dual_edge_check>.
WARNING:Xst:2677 - Node <data_value_dummy_9> of sequential type is unconnected in block <dual_edge_check>.
WARNING:Xst:2677 - Node <data_value_dummy_10> of sequential type is unconnected in block <dual_edge_check>.
WARNING:Xst:2677 - Node <data_value_dummy_11> of sequential type is unconnected in block <dual_edge_check>.
WARNING:Xst:2677 - Node <data_value_dummy_12> of sequential type is unconnected in block <dual_edge_check>.
WARNING:Xst:2677 - Node <data_value_dummy_13> of sequential type is unconnected in block <dual_edge_check>.
WARNING:Xst:2677 - Node <data_value_dummy_14> of sequential type is unconnected in block <dual_edge_check>.
WARNING:Xst:2677 - Node <data_value_dummy_15> of sequential type is unconnected in block <dual_edge_check>.
WARNING:Xst:2677 - Node <data_value_dummy_16> of sequential type is unconnected in block <dual_edge_check>.
WARNING:Xst:2677 - Node <data_value_dummy_17> of sequential type is unconnected in block <dual_edge_check>.
WARNING:Xst:2677 - Node <data_value_dummy_18> of sequential type is unconnected in block <dual_edge_check>.
WARNING:Xst:2677 - Node <data_value_dummy_19> of sequential type is unconnected in block <dual_edge_check>.
WARNING:Xst:2677 - Node <data_value_dummy_20> of sequential type is unconnected in block <dual_edge_check>.
WARNING:Xst:2677 - Node <data_value_dummy_21> of sequential type is unconnected in block <dual_edge_check>.
WARNING:Xst:2677 - Node <data_value_dummy_22> of sequential type is unconnected in block <dual_edge_check>.
WARNING:Xst:2677 - Node <data_value_dummy_23> of sequential type is unconnected in block <dual_edge_check>.
WARNING:Xst:2677 - Node <data_value_dummy_24> of sequential type is unconnected in block <dual_edge_check>.
WARNING:Xst:2677 - Node <data_value_dummy_25> of sequential type is unconnected in block <dual_edge_check>.
WARNING:Xst:2677 - Node <data_value_dummy_26> of sequential type is unconnected in block <dual_edge_check>.
WARNING:Xst:2677 - Node <data_value_dummy_27> of sequential type is unconnected in block <dual_edge_check>.
WARNING:Xst:2677 - Node <data_value_dummy_28> of sequential type is unconnected in block <dual_edge_check>.
WARNING:Xst:2677 - Node <data_value_dummy_29> of sequential type is unconnected in block <dual_edge_check>.
WARNING:Xst:2677 - Node <data_value_dummy_30> of sequential type is unconnected in block <dual_edge_check>.
WARNING:Xst:2677 - Node <data_value_dummy_31> of sequential type is unconnected in block <dual_edge_check>.
WARNING:Xst:2677 - Node <addr_int_8> of sequential type is unconnected in block <dual_edge_check>.
WARNING:Xst:2677 - Node <addr_int_9> of sequential type is unconnected in block <dual_edge_check>.
WARNING:Xst:2677 - Node <addr_int_10> of sequential type is unconnected in block <dual_edge_check>.
WARNING:Xst:2677 - Node <addr_int_11> of sequential type is unconnected in block <dual_edge_check>.
WARNING:Xst:2677 - Node <addr_int_12> of sequential type is unconnected in block <dual_edge_check>.
WARNING:Xst:2677 - Node <addr_int_13> of sequential type is unconnected in block <dual_edge_check>.
WARNING:Xst:2677 - Node <addr_int_14> of sequential type is unconnected in block <dual_edge_check>.
WARNING:Xst:2677 - Node <addr_int_15> of sequential type is unconnected in block <dual_edge_check>.
WARNING:Xst:2677 - Node <addr_int_16> of sequential type is unconnected in block <dual_edge_check>.
WARNING:Xst:2677 - Node <addr_int_17> of sequential type is unconnected in block <dual_edge_check>.
WARNING:Xst:2677 - Node <addr_int_18> of sequential type is unconnected in block <dual_edge_check>.
WARNING:Xst:2677 - Node <addr_int_19> of sequential type is unconnected in block <dual_edge_check>.
WARNING:Xst:2677 - Node <addr_int_20> of sequential type is unconnected in block <dual_edge_check>.
WARNING:Xst:2677 - Node <addr_int_21> of sequential type is unconnected in block <dual_edge_check>.
WARNING:Xst:2677 - Node <addr_int_22> of sequential type is unconnected in block <dual_edge_check>.
WARNING:Xst:2677 - Node <addr_int_23> of sequential type is unconnected in block <dual_edge_check>.
WARNING:Xst:2677 - Node <addr_int_24> of sequential type is unconnected in block <dual_edge_check>.
WARNING:Xst:2677 - Node <addr_int_25> of sequential type is unconnected in block <dual_edge_check>.
WARNING:Xst:2677 - Node <addr_int_26> of sequential type is unconnected in block <dual_edge_check>.
WARNING:Xst:2677 - Node <addr_int_27> of sequential type is unconnected in block <dual_edge_check>.
WARNING:Xst:2677 - Node <addr_int_28> of sequential type is unconnected in block <dual_edge_check>.
WARNING:Xst:2677 - Node <addr_int_29> of sequential type is unconnected in block <dual_edge_check>.
WARNING:Xst:2677 - Node <addr_int_30> of sequential type is unconnected in block <dual_edge_check>.
WARNING:Xst:2677 - Node <addr_int_31> of sequential type is unconnected in block <dual_edge_check>.

Optimizing unit <dual_edge_check> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block dual_edge_check, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 32
 Flip-Flops                                            : 32

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : dual_edge_check.ngr
Top Level Output File Name         : dual_edge_check
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 28

Cell Usage :
# BELS                             : 58
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 14
#      LUT2                        : 3
#      LUT3                        : 2
#      LUT4                        : 1
#      LUT5                        : 1
#      LUT6                        : 2
#      MUXCY                       : 14
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 32
#      FD                          : 8
#      FD_1                        : 7
#      FDE                         : 8
#      FDR_1                       : 9
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 19
#      IBUF                        : 2
#      OBUF                        : 17
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx20tff323-2 


Slice Logic Utilization: 
 Number of Slice Registers:              32  out of  12480     0%  
 Number of Slice LUTs:                   26  out of  12480     0%  
    Number used as Logic:                26  out of  12480     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     34
   Number with an unused Flip Flop:       2  out of     34     5%  
   Number with an unused LUT:             8  out of     34    23%  
   Number of fully used LUT-FF pairs:    24  out of     34    70%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          28
 Number of bonded IOBs:                  19  out of    172    11%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF+BUFG              | 32    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 1.894ns (Maximum Frequency: 528.039MHz)
   Minimum input arrival time before clock: 1.807ns
   Maximum output required time after clock: 2.826ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.894ns (frequency: 528.039MHz)
  Total number of paths / destination ports: 116 / 32
-------------------------------------------------------------------------
Delay:               1.894ns (Levels of Logic = 2)
  Source:            addr_int_5 (FF)
  Destination:       addr_6 (FF)
  Source Clock:      clk falling
  Destination Clock: clk falling

  Data Path: addr_int_5 to addr_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.396   0.910  addr_int_5 (addr_int_5)
     LUT6:I0->O            2   0.086   0.416  Madd_addr_add0000_cy<5>11 (Madd_addr_add0000_cy<5>)
     LUT2:I1->O            1   0.086   0.000  Madd_addr_add0000_xor<6>11 (addr_add0000<6>)
     FD_1:D                   -0.022          addr_6
    ----------------------------------------
    Total                      1.894ns (0.568ns logic, 1.326ns route)
                                       (30.0% logic, 70.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 24 / 16
-------------------------------------------------------------------------
Offset:              1.807ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       data_value_dummy_0 (FF)
  Destination Clock: clk falling

  Data Path: rst to data_value_dummy_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.694   0.524  rst_IBUF (rst_IBUF)
     LUT2:I0->O            8   0.086   0.318  data_value_dummy_or0000_inv1 (data_value_dummy_or0000_inv)
     FDE:CE                    0.185          data_value_dummy_0
    ----------------------------------------
    Total                      1.807ns (0.965ns logic, 0.842ns route)
                                       (53.4% logic, 46.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              2.826ns (Levels of Logic = 1)
  Source:            addr_7 (FF)
  Destination:       addr<7> (PAD)
  Source Clock:      clk falling

  Data Path: addr_7 to addr<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             1   0.396   0.286  addr_7 (addr_7)
     OBUF:I->O                 2.144          addr_7_OBUF (addr<7>)
    ----------------------------------------
    Total                      2.826ns (2.540ns logic, 0.286ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.04 secs
 
--> 


Total memory usage is 550384 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   55 (   0 filtered)
Number of infos    :    1 (   0 filtered)

