INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Sem-2/HW-SW/SOC-lab-vivado/Serial_adder/Serial_adder.srcs/sources_1/new/dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Sem-2/HW-SW/SOC-lab-vivado/Serial_adder/Serial_adder.srcs/sources_1/new/shreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Sem-2/HW-SW/SOC-lab-vivado/Serial_adder/Serial_adder.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Sem-2/HW-SW/SOC-lab-vivado/Serial_adder/Serial_adder.srcs/sources_1/new/shregn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shregn
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Sem-2/HW-SW/SOC-lab-vivado/Serial_adder/Serial_adder.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Sem-2/HW-SW/SOC-lab-vivado/Serial_adder/Serial_adder.srcs/sources_1/new/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Sem-2/HW-SW/SOC-lab-vivado/Serial_adder/Serial_adder.srcs/sources_1/new/SADP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SADP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Sem-2/HW-SW/SOC-lab-vivado/Serial_adder/Serial_adder.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
