xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../../../../APP/Vivado/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../../../../APP/Vivado/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../../../APP/Vivado/Vivado/2023.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
beh_lib.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/64dd/src/lib/beh_lib.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
dbg.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/64dd/src/dbg/dbg.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
swerv_types.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/64dd/src/swerv_types.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
dec.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/64dd/src/dec/dec.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
dec_decode_ctl.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/64dd/src/dec/dec_decode_ctl.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
dec_gpr_ctl.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/64dd/src/dec/dec_gpr_ctl.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
dec_ib_ctl.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/64dd/src/dec/dec_ib_ctl.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
dec_tlu_ctl.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/64dd/src/dec/dec_tlu_ctl.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
dec_trigger.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/64dd/src/dec/dec_trigger.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
dma_ctrl.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/64dd/src/dma/dma_ctrl.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
exu.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/64dd/src/exu/exu.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
exu_alu_ctl.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/64dd/src/exu/exu_alu_ctl.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
exu_div_ctl.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/64dd/src/exu/exu_div_ctl.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
exu_mul_ctl.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/64dd/src/exu/exu_mul_ctl.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
ifu.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/64dd/src/ifu/ifu.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
ifu_aln_ctl.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/64dd/src/ifu/ifu_aln_ctl.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
ifu_bp_ctl.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/64dd/src/ifu/ifu_bp_ctl.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
ifu_compress_ctl.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/64dd/src/ifu/ifu_compress_ctl.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
ifu_ic_mem.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/64dd/src/ifu/ifu_ic_mem.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
ifu_ifc_ctl.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/64dd/src/ifu/ifu_ifc_ctl.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
ifu_mem_ctl.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/64dd/src/ifu/ifu_mem_ctl.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
lsu.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/64dd/src/lsu/lsu.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
lsu_addrcheck.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/64dd/src/lsu/lsu_addrcheck.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
lsu_bus_buffer.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/64dd/src/lsu/lsu_bus_buffer.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
lsu_bus_intf.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/64dd/src/lsu/lsu_bus_intf.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
lsu_clkdomain.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/64dd/src/lsu/lsu_clkdomain.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
lsu_dccm_ctl.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/64dd/src/lsu/lsu_dccm_ctl.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
lsu_dccm_mem.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/64dd/src/lsu/lsu_dccm_mem.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
lsu_ecc.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/64dd/src/lsu/lsu_ecc.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
lsu_lsc_ctl.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/64dd/src/lsu/lsu_lsc_ctl.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
lsu_stbuf.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/64dd/src/lsu/lsu_stbuf.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
lsu_trigger.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/64dd/src/lsu/lsu_trigger.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
mem.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/64dd/src/mem.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
mem_lib.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/64dd/src/lib/mem_lib.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
pic_ctrl.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/64dd/src/pic/pic_ctrl.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
swerv.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/64dd/src/swerv.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
swerv_wrapper_dmi.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/64dd/src/swerv_wrapper_dmi.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
swerv_wrapper_verilog.v,verilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/64dd/src/swerv_wrapper_verilog.v,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
swerv_soc_swerv_wrapper_verilog_0_0.v,verilog,xil_defaultlib,../../../bd/swerv_soc/ip/swerv_soc_swerv_wrapper_verilog_0_0/sim/swerv_soc_swerv_wrapper_verilog_0_0.v,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
axi2wb.v,verilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/9426/axi2wb.v,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
axi_intercon_wr.v,verilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/9426/axi_intercon_wr.v,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
wb_intercon.v,verilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/9426/wb_intercon.v,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
wb_mux.v,verilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/9426/wb_mux.v,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
cf_math_pkg.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/9426/cf_math_pkg.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
addr_decode.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/9426/addr_decode.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
axi_pkg.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/9426/axi_pkg.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
axi_atop_filter.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/9426/axi_atop_filter.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
axi_demux.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/9426/axi_demux.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
axi_err_slv.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/9426/axi_err_slv.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
axi_id_prepend.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/9426/axi_id_prepend.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
axi_intercon.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/9426/axi_intercon.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
axi_mux.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/9426/axi_mux.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
axi_xbar.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/9426/axi_xbar.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
counter.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/9426/counter.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
delta_counter.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/9426/delta_counter.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
fifo_v3.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/9426/fifo_v3.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
lzc.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/9426/lzc.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
rr_arb_tree.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/9426/rr_arb_tree.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
spill_register.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/9426/spill_register.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
stream_register.sv,systemverilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/9426/stream_register.sv,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
axi2wb_intcon_wrapper.v,verilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/9426/axi2wb_intcon_wrapper.v,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
swerv_soc_axi2wb_intcon_wrapper_0_0.v,verilog,xil_defaultlib,../../../bd/swerv_soc/ip/swerv_soc_axi2wb_intcon_wrapper_0_0/sim/swerv_soc_axi2wb_intcon_wrapper_0_0.v,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
gpio_top.v,verilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/736f/gpio_top.v,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
wb_gpio_wrapper.v,verilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/736f/wb_gpio_wrapper.v,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
swerv_soc_wb_gpio_wrapper_0_0.v,verilog,xil_defaultlib,../../../bd/swerv_soc/ip/swerv_soc_wb_gpio_wrapper_0_0/sim/swerv_soc_wb_gpio_wrapper_0_0.v,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
swerv_soc_bootrom_wrapper_0_0.v,verilog,xil_defaultlib,../../../bd/swerv_soc/ip/swerv_soc_bootrom_wrapper_0_0/sim/swerv_soc_bootrom_wrapper_0_0.v,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
generic_baseblocks_v2_1_vl_rfs.v,verilog,generic_baseblocks_v2_1_0,../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
axi_infrastructure_v1_1_vl_rfs.v,verilog,axi_infrastructure_v1_1_0,../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
axi_register_slice_v2_1_vl_rfs.v,verilog,axi_register_slice_v2_1_28,../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
fifo_generator_vlog_beh.v,verilog,fifo_generator_v13_2_8,../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/c97d/simulation/fifo_generator_vlog_beh.v,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
fifo_generator_v13_2_rfs.vhd,vhdl,fifo_generator_v13_2_8,../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/c97d/hdl/fifo_generator_v13_2_rfs.vhd,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
fifo_generator_v13_2_rfs.v,verilog,fifo_generator_v13_2_8,../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/c97d/hdl/fifo_generator_v13_2_rfs.v,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
axi_data_fifo_v2_1_vl_rfs.v,verilog,axi_data_fifo_v2_1_27,../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/fab7/hdl/axi_data_fifo_v2_1_vl_rfs.v,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
axi_crossbar_v2_1_vl_rfs.v,verilog,axi_crossbar_v2_1_29,../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/f8f3/hdl/axi_crossbar_v2_1_vl_rfs.v,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
swerv_soc_xbar_0.v,verilog,xil_defaultlib,../../../bd/swerv_soc/ip/swerv_soc_xbar_0/sim/swerv_soc_xbar_0.v,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
axi_lite_ipif_v3_0_vh_rfs.vhd,vhdl,axi_lite_ipif_v3_0_4,../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
lib_cdc_v1_0_rfs.vhd,vhdl,lib_cdc_v1_0_2,../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
interrupt_control_v3_1_vh_rfs.vhd,vhdl,interrupt_control_v3_1_4,../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
axi_gpio_v2_0_vh_rfs.vhd,vhdl,axi_gpio_v2_0_30,../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/18b7/hdl/axi_gpio_v2_0_vh_rfs.vhd,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
swerv_soc_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/swerv_soc/ip/swerv_soc_axi_gpio_0_0/sim/swerv_soc_axi_gpio_0_0.vhd,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
swerv_soc_wb_uart_wrapper_0_0.v,verilog,xil_defaultlib,../../../bd/swerv_soc/ip/swerv_soc_wb_uart_wrapper_0_0/sim/swerv_soc_wb_uart_wrapper_0_0.v,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
xlconcat_v2_1_vl_rfs.v,verilog,xlconcat_v2_1_4,../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
swerv_soc_xlconcat_0_0.v,verilog,xil_defaultlib,../../../bd/swerv_soc/ip/swerv_soc_xlconcat_0_0/sim/swerv_soc_xlconcat_0_0.v,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
swerv_soc_syscon_wrapper_0_0.v,verilog,xil_defaultlib,../../../bd/swerv_soc/ip/swerv_soc_syscon_wrapper_0_0/sim/swerv_soc_syscon_wrapper_0_0.v,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
PWM_Controller_Int.v,verilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/c014/PWM_Controller_Int.v,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
PWM_v1_0_S00_AXI.v,verilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/c014/PWM_1_0/hdl/PWM_v1_0_S00_AXI.v,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
PWM_v1_0.v,verilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/c014/PWM_1_0/hdl/PWM_v1_0.v,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
swerv_soc_PWM_w_Int_v1_0_0_0.v,verilog,xil_defaultlib,../../../bd/swerv_soc/ip/swerv_soc_PWM_w_Int_v1_0_0_0/sim/swerv_soc_PWM_w_Int_v1_0_0_0.v,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
PWM_Controller_Int.v,verilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/2eb6/PWM_Controller_Int.v,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
PWM_w_Int_v1_0_S00_AXI.v,verilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/2eb6/PWM_w_Int_1_0/hdl/PWM_w_Int_v1_0_S00_AXI.v,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
PWM_w_Int_v1_0.v,verilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/2eb6/PWM_w_Int_1_0/hdl/PWM_w_Int_v1_0.v,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
swerv_soc_Display_0_0.v,verilog,xil_defaultlib,../../../bd/swerv_soc/ip/swerv_soc_Display_0_0/sim/swerv_soc_Display_0_0.v,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
lib_pkg_v1_0_rfs.vhd,vhdl,lib_pkg_v1_0_2,../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
axi_iic_v2_1_vh_rfs.vhd,vhdl,axi_iic_v2_1_4,../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/06a7/hdl/axi_iic_v2_1_vh_rfs.vhd,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
swerv_soc_axi_iic_0_0.vhd,vhdl,xil_defaultlib,../../../bd/swerv_soc/ip/swerv_soc_axi_iic_0_0/sim/swerv_soc_axi_iic_0_0.vhd,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
swerv_soc_wb_spi_wrapper_0_0.v,verilog,xil_defaultlib,../../../bd/swerv_soc/ip/swerv_soc_wb_spi_wrapper_0_0/sim/swerv_soc_wb_spi_wrapper_0_0.v,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
swerv_soc_ptc_wrapper_0_0.v,verilog,xil_defaultlib,../../../bd/swerv_soc/ip/swerv_soc_ptc_wrapper_0_0/sim/swerv_soc_ptc_wrapper_0_0.v,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
clk_wiz_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
clk_wiz_0.v,verilog,xil_defaultlib,../../../bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
VGA_v1_0_S00_AXI.v,verilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/0d58/VGA_1_0/hdl/VGA_v1_0_S00_AXI.v,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
vga_control.v,verilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/0d58/vga_control.v,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
VGA_v1_0.v,verilog,xil_defaultlib,../../../bd/swerv_soc/ipshared/0d58/VGA_1_0/hdl/VGA_v1_0.v,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
swerv_soc_VGA_v1_0_0_0.v,verilog,xil_defaultlib,../../../bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/sim/swerv_soc_VGA_v1_0_0_0.v,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
axi_protocol_converter_v2_1_vl_rfs.v,verilog,axi_protocol_converter_v2_1_28,../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
axi_clock_converter_v2_1_vl_rfs.v,verilog,axi_clock_converter_v2_1_27,../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/29db/hdl/axi_clock_converter_v2_1_vl_rfs.v,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_6,../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/bb55/simulation/blk_mem_gen_v8_4.v,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
axi_dwidth_converter_v2_1_vl_rfs.v,verilog,axi_dwidth_converter_v2_1_28,../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vl_rfs.v,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
swerv_soc_auto_ds_0.v,verilog,xil_defaultlib,../../../bd/swerv_soc/ip/swerv_soc_auto_ds_0/sim/swerv_soc_auto_ds_0.v,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
swerv_soc_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/swerv_soc/ip/swerv_soc_auto_pc_0/sim/swerv_soc_auto_pc_0.v,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
swerv_soc.v,verilog,xil_defaultlib,../../../bd/swerv_soc/sim/swerv_soc.v,incdir="../../../bd/swerv_soc/ipshared/64dd/src"incdir="../../../bd/swerv_soc/ipshared/9426"incdir="../../../bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/64dd/src"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/9426"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/736f"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
