GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\AudioEqualizer.v'
Analyzing Verilog file 'D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\DAC8550.v'
Analyzing Verilog file 'D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\IIR.v'
Analyzing Verilog file 'D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\Linear Interpolation.v'
Analyzing Verilog file 'D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\WM8960_Init\I2C_Init_Dev.v'
Analyzing Verilog file 'D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\WM8960_Init\WM8960_Init.v'
Analyzing Verilog file 'D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\WM8960_Init\i2c_bit_shift.v'
Analyzing Verilog file 'D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\WM8960_Init\i2c_control.v'
Analyzing Verilog file 'D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\WM8960_Init\wm8960_init_table.v'
Analyzing Verilog file 'D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\dac.v'
Analyzing Verilog file 'D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\fifo\async_fifo.v'
Analyzing Verilog file 'D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\fifo\async_fifo_ctrl.v'
Analyzing Verilog file 'D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\fifo\dpram.v'
Analyzing Verilog file 'D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\fifo_top\fifo_mix.v'
Analyzing Verilog file 'D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\fifo_top\fifo_top.v'
Analyzing Verilog file 'D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\fir_normal\fir_normal.v'
Analyzing Verilog file 'D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\gowin_pll\gowin_dac.v'
Analyzing Verilog file 'D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\gowin_pll\gowin_pll.v'
Analyzing Verilog file 'D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\i2s\i2s_rx.v'
Undeclared symbol 'adcfifo_full', assumed default net type 'wire'("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\i2s\i2s_rx.v":129)
WARN  (EX3801) : Parameter 'state_idle' becomes localparam in 'i2s_rx' with formal parameter declaration list("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\i2s\i2s_rx.v":16)
WARN  (EX3801) : Parameter 'state_left_data' becomes localparam in 'i2s_rx' with formal parameter declaration list("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\i2s\i2s_rx.v":17)
WARN  (EX3801) : Parameter 'state_right_data' becomes localparam in 'i2s_rx' with formal parameter declaration list("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\i2s\i2s_rx.v":18)
WARN  (EX3801) : Parameter 'state_fifo_write' becomes localparam in 'i2s_rx' with formal parameter declaration list("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\i2s\i2s_rx.v":19)
Analyzing Verilog file 'D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\i2s\i2s_tx.v'
WARN  (EX3801) : Parameter 'state_idle' becomes localparam in 'i2s_tx' with formal parameter declaration list("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\i2s\i2s_tx.v":17)
WARN  (EX3801) : Parameter 'state_tx_left_data' becomes localparam in 'i2s_tx' with formal parameter declaration list("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\i2s\i2s_tx.v":18)
WARN  (EX3801) : Parameter 'state_tx_right_data' becomes localparam in 'i2s_tx' with formal parameter declaration list("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\i2s\i2s_tx.v":19)
Analyzing Verilog file 'D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v'
Undeclared symbol 'Tx_Done', assumed default net type 'wire'("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1092)
WARN  (EX3261) : Loop variable declaration is not allowed in this mode of Verilog("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1354)
Analyzing Verilog file 'D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\uart\uart_byte_rx.v'
Analyzing Verilog file 'D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\uart\uart_byte_tx.v'
Analyzing Verilog file 'D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\uart\uart_data_rx.v'
Analyzing Verilog file 'D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\uart\uart_data_tx.v'
Analyzing Verilog file 'D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\upsampling.v'
Analyzing Verilog file 'D:\GOWIN_FPGA_BUSNESS\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v'
Analyzing Verilog file 'D:\GOWIN_FPGA_BUSNESS\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'
Analyzing included file 'D:\GOWIN_FPGA_BUSNESS\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("D:\GOWIN_FPGA_BUSNESS\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file 'D:\GOWIN_FPGA_BUSNESS\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("D:\GOWIN_FPGA_BUSNESS\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing included file 'D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("D:\GOWIN_FPGA_BUSNESS\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file 'D:\GOWIN_FPGA_BUSNESS\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("D:\GOWIN_FPGA_BUSNESS\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing included file 'D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_init.v'("D:\GOWIN_FPGA_BUSNESS\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file 'D:\GOWIN_FPGA_BUSNESS\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("D:\GOWIN_FPGA_BUSNESS\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing Verilog file 'D:\GOWIN_FPGA_BUSNESS\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'
Analyzing included file 'D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("D:\GOWIN_FPGA_BUSNESS\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Back to file 'D:\GOWIN_FPGA_BUSNESS\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'("D:\GOWIN_FPGA_BUSNESS\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Analyzing Verilog file 'D:\GOWIN_FPGA_BUSNESS\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'
Analyzing included file 'D:\GOWIN_FPGA_BUSNESS\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("D:\GOWIN_FPGA_BUSNESS\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'D:\GOWIN_FPGA_BUSNESS\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("D:\GOWIN_FPGA_BUSNESS\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("D:\GOWIN_FPGA_BUSNESS\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'D:\GOWIN_FPGA_BUSNESS\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("D:\GOWIN_FPGA_BUSNESS\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_expression.v'("D:\GOWIN_FPGA_BUSNESS\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'D:\GOWIN_FPGA_BUSNESS\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("D:\GOWIN_FPGA_BUSNESS\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_parameter.v'("D:\GOWIN_FPGA_BUSNESS\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'D:\GOWIN_FPGA_BUSNESS\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("D:\GOWIN_FPGA_BUSNESS\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_init.v'("D:\GOWIN_FPGA_BUSNESS\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'D:\GOWIN_FPGA_BUSNESS\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("D:\GOWIN_FPGA_BUSNESS\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing Verilog file 'D:\GOWIN_FPGA_BUSNESS\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'
Analyzing included file 'D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_top_define.v'("D:\GOWIN_FPGA_BUSNESS\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Back to file 'D:\GOWIN_FPGA_BUSNESS\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'("D:\GOWIN_FPGA_BUSNESS\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Analyzing included file 'D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_parameter.v'("D:\GOWIN_FPGA_BUSNESS\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Back to file 'D:\GOWIN_FPGA_BUSNESS\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'("D:\GOWIN_FPGA_BUSNESS\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Analyzing Verilog file 'D:\GOWIN_FPGA_BUSNESS\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\gw_jtag.v'
Analyzing Verilog file 'D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\impl\gwsynthesis\RTL_GAO\gw_gao_top.v'
Compiling module 'audio_lookback'("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1)
WARN  (EX3780) : Using initial value of 'en' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":122)
WARN  (EX3780) : Using initial value of 'coef_low_adc' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":893)
WARN  (EX3780) : Using initial value of 'coef_low_adc' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":894)
WARN  (EX3780) : Using initial value of 'coef_low_adc' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":895)
WARN  (EX3780) : Using initial value of 'coef_low_adc' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":896)
WARN  (EX3780) : Using initial value of 'coef_low_adc' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":897)
WARN  (EX3780) : Using initial value of 'coef_low_adc' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":898)
WARN  (EX3780) : Using initial value of 'coef_low_adc' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":899)
WARN  (EX3780) : Using initial value of 'coef_low_adc' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":900)
WARN  (EX3780) : Using initial value of 'en' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1432)
WARN  (EX3780) : Using initial value of 'coef_audio_8' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1454)
WARN  (EX3780) : Using initial value of 'coef_audio_8' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1455)
WARN  (EX3780) : Using initial value of 'coef_audio_8' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1456)
WARN  (EX3780) : Using initial value of 'coef_audio_8' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1457)
WARN  (EX3780) : Using initial value of 'coef_audio_8' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1458)
WARN  (EX3780) : Using initial value of 'coef_audio_8' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1459)
WARN  (EX3780) : Using initial value of 'coef_audio_8' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1460)
WARN  (EX3780) : Using initial value of 'coef_audio_8' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1461)
WARN  (EX3780) : Using initial value of 'coef_audio_7' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1510)
WARN  (EX3780) : Using initial value of 'coef_audio_7' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1511)
WARN  (EX3780) : Using initial value of 'coef_audio_7' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1512)
WARN  (EX3780) : Using initial value of 'coef_audio_7' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1513)
WARN  (EX3780) : Using initial value of 'coef_audio_7' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1514)
WARN  (EX3780) : Using initial value of 'coef_audio_7' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1515)
WARN  (EX3780) : Using initial value of 'coef_audio_7' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1516)
WARN  (EX3780) : Using initial value of 'coef_audio_7' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1517)
WARN  (EX3780) : Using initial value of 'coef_audio_6' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1563)
WARN  (EX3780) : Using initial value of 'coef_audio_6' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1564)
WARN  (EX3780) : Using initial value of 'coef_audio_6' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1565)
WARN  (EX3780) : Using initial value of 'coef_audio_6' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1566)
WARN  (EX3780) : Using initial value of 'coef_audio_6' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1567)
WARN  (EX3780) : Using initial value of 'coef_audio_6' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1568)
WARN  (EX3780) : Using initial value of 'coef_audio_6' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1569)
WARN  (EX3780) : Using initial value of 'coef_audio_6' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1570)
WARN  (EX3780) : Using initial value of 'coef_audio_5' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1618)
WARN  (EX3780) : Using initial value of 'coef_audio_5' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1619)
WARN  (EX3780) : Using initial value of 'coef_audio_5' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1620)
WARN  (EX3780) : Using initial value of 'coef_audio_5' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1621)
WARN  (EX3780) : Using initial value of 'coef_audio_5' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1622)
WARN  (EX3780) : Using initial value of 'coef_audio_5' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1623)
WARN  (EX3780) : Using initial value of 'coef_audio_5' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1624)
WARN  (EX3780) : Using initial value of 'coef_audio_5' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1625)
WARN  (EX3780) : Using initial value of 'coef_audio_4' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1672)
WARN  (EX3780) : Using initial value of 'coef_audio_4' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1673)
WARN  (EX3780) : Using initial value of 'coef_audio_4' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1674)
WARN  (EX3780) : Using initial value of 'coef_audio_4' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1675)
WARN  (EX3780) : Using initial value of 'coef_audio_4' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1676)
WARN  (EX3780) : Using initial value of 'coef_audio_4' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1677)
WARN  (EX3780) : Using initial value of 'coef_audio_4' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1678)
WARN  (EX3780) : Using initial value of 'coef_audio_4' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1679)
WARN  (EX3780) : Using initial value of 'coef_audio_2' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1727)
WARN  (EX3780) : Using initial value of 'coef_audio_2' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1728)
WARN  (EX3780) : Using initial value of 'coef_audio_2' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1729)
WARN  (EX3780) : Using initial value of 'coef_audio_2' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1730)
WARN  (EX3780) : Using initial value of 'coef_audio_2' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1731)
WARN  (EX3780) : Using initial value of 'coef_audio_2' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1732)
WARN  (EX3780) : Using initial value of 'coef_audio_2' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1733)
WARN  (EX3780) : Using initial value of 'coef_audio_2' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1734)
WARN  (EX3780) : Using initial value of 'coef_audio_1' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1784)
WARN  (EX3780) : Using initial value of 'coef_audio_1' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1785)
WARN  (EX3780) : Using initial value of 'coef_audio_1' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1786)
WARN  (EX3780) : Using initial value of 'coef_audio_1' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1787)
WARN  (EX3780) : Using initial value of 'coef_audio_1' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1788)
WARN  (EX3780) : Using initial value of 'coef_audio_1' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1789)
WARN  (EX3780) : Using initial value of 'coef_audio_1' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1790)
WARN  (EX3780) : Using initial value of 'coef_audio_1' since it is never assigned("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1791)
Compiling module 'Gowin_PLL'("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\gowin_pll\gowin_pll.v":10)
Compiling module 'Gowin_DAC'("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\gowin_pll\gowin_dac.v":10)
Compiling module 'WM8960_Init'("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\WM8960_Init\WM8960_Init.v":17)
Compiling module 'I2C_Init_Dev'("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\WM8960_Init\I2C_Init_Dev.v":16)
Compiling module 'wm8960_init_table'("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\WM8960_Init\wm8960_init_table.v":16)
WARN  (EX1998) : Net 'rom[255][15]' does not have a driver("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\WM8960_Init\wm8960_init_table.v":26)
Compiling module 'i2c_control'("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\WM8960_Init\i2c_control.v":16)
Compiling module 'i2c_bit_shift'("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\WM8960_Init\i2c_bit_shift.v":16)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'rdreg_req'("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\WM8960_Init\I2C_Init_Dev.v":124)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'addr_mode'("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\WM8960_Init\I2C_Init_Dev.v":126)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":240)
WARN  (EX3791) : Expression size 14 truncated to fit in target size 13("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":297)
WARN  (EX3791) : Expression size 14 truncated to fit in target size 13("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":317)
WARN  (EX3791) : Expression size 14 truncated to fit in target size 13("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":335)
Compiling module 'fifo_top'("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\fifo_top\fifo_top.v":1061)
Compiling module '**'("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\fifo_top\fifo_top.v":1060)
Compiling module 'fifo_mix'("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\fifo_top\fifo_mix.v":919)
Compiling module '**'("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\fifo_top\fifo_mix.v":918)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":441)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":466)
WARN  (EX3791) : Expression size 13 truncated to fit in target size 12("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":488)
WARN  (EX3791) : Expression size 13 truncated to fit in target size 12("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":508)
WARN  (EX3791) : Expression size 13 truncated to fit in target size 12("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":528)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":548)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":568)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":588)
WARN  (EX3791) : Expression size 14 truncated to fit in target size 13("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":608)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":632)
Compiling module 'Linear_Interpolation'("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\Linear Interpolation.v":1)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\Linear Interpolation.v":66)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\Linear Interpolation.v":73)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\Linear Interpolation.v":74)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\Linear Interpolation.v":123)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\Linear Interpolation.v":129)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\Linear Interpolation.v":131)
Compiling module 'fir_normal'("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\fir_normal\fir_normal.v":177)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 29("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\fir_normal\fir_normal.v":339)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 29("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\fir_normal\fir_normal.v":340)
Compiling module 'i2s_rx'("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\i2s\i2s_rx.v":1)
Compiling module 'async_fifo(DATA_WIDTH=32,ADDR_WIDTH=8)'("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\fifo\async_fifo.v":1)
Compiling module 'async_fifo_ctrl(DATA_WIDTH=32,ADDR_WIDTH=8)'("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\fifo\async_fifo_ctrl.v":1)
Compiling module 'dpram(DATA_WIDTH=32,ADDR_WIDTH=8)'("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\fifo\dpram.v":1)
Extracting RAM for identifier 'ram'("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\fifo\dpram.v":23)
Compiling module 'i2s_tx'("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\i2s\i2s_tx.v":1)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'dacfifo_wren'("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":979)
Compiling module 'uart_data_rx(DATA_WIDTH=256)'("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\uart\uart_data_rx.v":41)
Compiling module 'uart_byte_rx'("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\uart\uart_byte_rx.v":20)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 8("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1063)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 8("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1066)
Compiling module 'uart_data_tx(DATA_WIDTH=128)'("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\uart\uart_data_tx.v":42)
Compiling module 'uart_byte_tx'("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\uart\uart_byte_tx.v":20)
Compiling module 'uart_data_rx(DATA_WIDTH=32)'("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\uart\uart_data_rx.v":41)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 11("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1176)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 11("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1179)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 11("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1193)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 11("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1197)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 6("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1200)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 11("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1208)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 11("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1212)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 24("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1220)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 12("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1239)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 4("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1257)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 4("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1261)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 4("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1265)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 4("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1269)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 4("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1273)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 4("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1277)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 4("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1281)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 4("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1285)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1362)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1366)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1370)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1374)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1378)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1382)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1386)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1390)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1394)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1398)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1402)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1406)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1410)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1414)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1418)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1422)
Compiling module 'dac8550'("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\DAC8550.v":1)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 16 for port 'indata'("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":2135)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 16 for port 'indata'("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":2152)
WARN  (EX1998) : Net 'audio_3_wire_0[15]' does not have a driver("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1435)
WARN  (EX1998) : Net 'audio_3_wire_1[15]' does not have a driver("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1444)
WARN  (EX2565) : Input 'dacfifo_wren' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1009)
WARN  (EX2565) : Input 'dacfifo_wrdata[31]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1009)
WARN  (EX2565) : Input 'dacfifo_wrdata[30]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1009)
WARN  (EX2565) : Input 'dacfifo_wrdata[29]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1009)
WARN  (EX2565) : Input 'dacfifo_wrdata[28]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1009)
WARN  (EX2565) : Input 'dacfifo_wrdata[27]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1009)
WARN  (EX2565) : Input 'dacfifo_wrdata[26]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1009)
WARN  (EX2565) : Input 'dacfifo_wrdata[25]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1009)
WARN  (EX2565) : Input 'dacfifo_wrdata[24]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1009)
WARN  (EX2565) : Input 'dacfifo_wrdata[23]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1009)
WARN  (EX2565) : Input 'dacfifo_wrdata[22]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1009)
WARN  (EX2565) : Input 'dacfifo_wrdata[21]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1009)
WARN  (EX2565) : Input 'dacfifo_wrdata[20]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1009)
WARN  (EX2565) : Input 'dacfifo_wrdata[19]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1009)
WARN  (EX2565) : Input 'dacfifo_wrdata[18]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1009)
WARN  (EX2565) : Input 'dacfifo_wrdata[17]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1009)
WARN  (EX2565) : Input 'dacfifo_wrdata[16]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1009)
WARN  (EX2565) : Input 'dacfifo_wrdata[15]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1009)
WARN  (EX2565) : Input 'dacfifo_wrdata[14]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1009)
WARN  (EX2565) : Input 'dacfifo_wrdata[13]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1009)
WARN  (EX2565) : Input 'dacfifo_wrdata[12]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1009)
WARN  (EX2565) : Input 'dacfifo_wrdata[11]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1009)
WARN  (EX2565) : Input 'dacfifo_wrdata[10]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1009)
WARN  (EX2565) : Input 'dacfifo_wrdata[9]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1009)
WARN  (EX2565) : Input 'dacfifo_wrdata[8]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1009)
WARN  (EX2565) : Input 'dacfifo_wrdata[7]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1009)
WARN  (EX2565) : Input 'dacfifo_wrdata[6]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1009)
WARN  (EX2565) : Input 'dacfifo_wrdata[5]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1009)
WARN  (EX2565) : Input 'dacfifo_wrdata[4]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1009)
WARN  (EX2565) : Input 'dacfifo_wrdata[3]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1009)
WARN  (EX2565) : Input 'dacfifo_wrdata[2]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1009)
WARN  (EX2565) : Input 'dacfifo_wrdata[1]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1009)
WARN  (EX2565) : Input 'dacfifo_wrdata[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1009)
Compiling module 'gw_gao'("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\impl\gwsynthesis\RTL_GAO\gw_gao_top.v":1)
Compiling module 'GW_JTAG'("D:\GOWIN_FPGA_BUSNESS\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\gw_jtag.v":1)
Compiling module '**'("D:\GOWIN_FPGA_BUSNESS\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Compiling module '**'("D:\GOWIN_FPGA_BUSNESS\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Compiling module '**'("D:\GOWIN_FPGA_BUSNESS\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Extracting RAM for identifier '**'("D:\GOWIN_FPGA_BUSNESS\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Compiling module '**'("D:\GOWIN_FPGA_BUSNESS\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v":74)
Compiling module '**'("D:\GOWIN_FPGA_BUSNESS\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Trying to combine GAO to RTL design
NOTE  (EX0101) : Current top module is "audio_lookback"
[5%] Running netlist conversion ...
Running device independent optimization ...
WARN  (DI0002) : Asynchronous register "coef_a_b[0][0]" initial values do not match with the Gowin library, simulation mismatch possible("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":780)
WARN  (DI0002) : Asynchronous register "coef_a_b[0][2]" initial values do not match with the Gowin library, simulation mismatch possible("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":780)
WARN  (DI0002) : Asynchronous register "coef_a_b[0][3]" initial values do not match with the Gowin library, simulation mismatch possible("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":780)
WARN  (DI0002) : Asynchronous register "coef_a_b[0][4]" initial values do not match with the Gowin library, simulation mismatch possible("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":780)
WARN  (DI0002) : Asynchronous register "coef_a_b[0][5]" initial values do not match with the Gowin library, simulation mismatch possible("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":780)
WARN  (DI0002) : Asynchronous register "coef_a_b[1][0]" initial values do not match with the Gowin library, simulation mismatch possible("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":780)
WARN  (DI0002) : Asynchronous register "coef_a_b[1][3]" initial values do not match with the Gowin library, simulation mismatch possible("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":780)
WARN  (DI0002) : Asynchronous register "coef_a_b[1][4]" initial values do not match with the Gowin library, simulation mismatch possible("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":780)
WARN  (DI0002) : Asynchronous register "coef_a_b[1][6]" initial values do not match with the Gowin library, simulation mismatch possible("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":780)
WARN  (DI0002) : Asynchronous register "coef_a_b[2][0]" initial values do not match with the Gowin library, simulation mismatch possible("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":780)
WARN  (DI0002) : Asynchronous register "coef_a_b[2][2]" initial values do not match with the Gowin library, simulation mismatch possible("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":780)
WARN  (DI0002) : Asynchronous register "coef_a_b[2][4]" initial values do not match with the Gowin library, simulation mismatch possible("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":780)
WARN  (DI0002) : Asynchronous register "coef_a_b[2][5]" initial values do not match with the Gowin library, simulation mismatch possible("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":780)
WARN  (DI0002) : Asynchronous register "coef_a_b[2][6]" initial values do not match with the Gowin library, simulation mismatch possible("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":780)
WARN  (DI0002) : Asynchronous register "coef_a_b[3][0]" initial values do not match with the Gowin library, simulation mismatch possible("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":780)
WARN  (DI0002) : Asynchronous register "coef_a_b[3][1]" initial values do not match with the Gowin library, simulation mismatch possible("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":780)
WARN  (DI0002) : Asynchronous register "coef_a_b[3][2]" initial values do not match with the Gowin library, simulation mismatch possible("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":780)
WARN  (DI0002) : Asynchronous register "coef_a_b[3][3]" initial values do not match with the Gowin library, simulation mismatch possible("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":780)
WARN  (DI0002) : Asynchronous register "coef_a_b[3][7]" initial values do not match with the Gowin library, simulation mismatch possible("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":780)
WARN  (DI0002) : Asynchronous register "coef_a_b[4][1]" initial values do not match with the Gowin library, simulation mismatch possible("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":780)
WARN  (DI0002) : Asynchronous register "coef_a_b[4][2]" initial values do not match with the Gowin library, simulation mismatch possible("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":780)
WARN  (DI0002) : Asynchronous register "coef_a_b[4][5]" initial values do not match with the Gowin library, simulation mismatch possible("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":780)
WARN  (DI0002) : Asynchronous register "coef_a_b[4][7]" initial values do not match with the Gowin library, simulation mismatch possible("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":780)
WARN  (DI0002) : Asynchronous register "coef_a_b[5][0]" initial values do not match with the Gowin library, simulation mismatch possible("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":780)
WARN  (DI0002) : Asynchronous register "coef_a_b[5][3]" initial values do not match with the Gowin library, simulation mismatch possible("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":780)
WARN  (DI0002) : Asynchronous register "coef_a_b[5][4]" initial values do not match with the Gowin library, simulation mismatch possible("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":780)
WARN  (DI0002) : Asynchronous register "coef_a_b[5][5]" initial values do not match with the Gowin library, simulation mismatch possible("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":780)
WARN  (DI0002) : Asynchronous register "coef_a_b[5][7]" initial values do not match with the Gowin library, simulation mismatch possible("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":780)
WARN  (DI0002) : Asynchronous register "coef_a_b[6][1]" initial values do not match with the Gowin library, simulation mismatch possible("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":780)
WARN  (DI0002) : Asynchronous register "coef_a_b[6][2]" initial values do not match with the Gowin library, simulation mismatch possible("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":780)
WARN  (DI0002) : Asynchronous register "coef_a_b[6][6]" initial values do not match with the Gowin library, simulation mismatch possible("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":780)
WARN  (DI0002) : Asynchronous register "coef_a_b[6][7]" initial values do not match with the Gowin library, simulation mismatch possible("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":780)
WARN  (DI0002) : Asynchronous register "coef_a_b[7][2]" initial values do not match with the Gowin library, simulation mismatch possible("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":780)
WARN  (DI0002) : Asynchronous register "coef_a_b[7][3]" initial values do not match with the Gowin library, simulation mismatch possible("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":780)
WARN  (DI0002) : Asynchronous register "coef_a_b[7][6]" initial values do not match with the Gowin library, simulation mismatch possible("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":780)
WARN  (DI0002) : Asynchronous register "coef_a_b[7][7]" initial values do not match with the Gowin library, simulation mismatch possible("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":780)
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "async_fifo" instantiated to "dac_fifo" is swept in optimizing("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\i2s\i2s_tx.v":129)
WARN  (NL0002) : The module "async_fifo_ctrl" instantiated to "async_fifo_ctrl_inst" is swept in optimizing("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\fifo\async_fifo.v":78)
WARN  (NL0002) : The module "dpram" instantiated to "dpram_inst" is swept in optimizing("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\fifo\async_fifo.v":93)
WARN  (NL0002) : The module "fir_normal" instantiated to "fir_guide_audio_5_0" is swept in optimizing("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1646)
WARN  (NL0002) : The module "fir_normal" instantiated to "fir_guide_audio_5_1" is swept in optimizing("D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\src\top\audio_lookback.v":1666)
[95%] Generate netlist file "D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\impl\gwsynthesis\audio_loopback.vg" completed
WARN  (CK3000) : Can't calculate clocks' relationship between: "your_instance_name/PLLA_inst/CLKOUT1.default_gen_clk" and "Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk"
[100%] Generate report file "D:\GOWIN_FPGA_BUSNESS\pro\ch62_audio_loopback\impl\gwsynthesis\audio_loopback_syn.rpt.html" completed
GowinSynthesis finish
