

================================================================
== Vitis HLS Report for 'top_function_Pipeline_7'
================================================================
* Date:           Mon Jul 24 10:31:15 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        AllAlgoExecTest
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexu
* Target device:  xcvu065_CIV-ffvc1517-1H-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.022 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       22|  0.220 us|  0.220 us|   22|   22|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       20|       20|         1|          1|          1|    20|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      24|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      27|    -|
|Register         |        -|    -|       7|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|       7|      51|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     2520|  600|  716160|  358080|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |empty_10_fu_58_p2     |         +|   0|  0|  12|           5|           1|
    |exitcond956_fu_52_p2  |      icmp|   0|  0|  12|           5|           5|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  24|          10|           6|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_load  |   9|          2|    5|         10|
    |empty_fu_26              |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  27|          6|   11|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |empty_fu_26  |  5|   0|    5|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  7|   0|    7|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  top_function_Pipeline_7|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  top_function_Pipeline_7|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  top_function_Pipeline_7|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  top_function_Pipeline_7|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  top_function_Pipeline_7|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  top_function_Pipeline_7|  return value|
|visited_address0  |  out|    5|   ap_memory|                  visited|         array|
|visited_ce0       |  out|    1|   ap_memory|                  visited|         array|
|visited_we0       |  out|    1|   ap_memory|                  visited|         array|
|visited_d0        |  out|    1|   ap_memory|                  visited|         array|
+------------------+-----+-----+------------+-------------------------+--------------+

