#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Feb 23 22:14:17 2025
# Process ID: 20233
# Current directory: /home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.runs/synth_1
# Command line: vivado -log TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl
# Log file: /home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.runs/synth_1/TOP.vds
# Journal file: /home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7s15ftgb196-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20318
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2389.711 ; gain = 0.000 ; free physical = 17497 ; free virtual = 27642
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [/home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.srcs/sources_1/imports/imports/sp6_star_board_test/top.vhd:18]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_0' declared at '/home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.runs/synth_1/.Xil/Vivado-20233-admin1/realtime/design_1_clk_wiz_0_0_stub.vhdl:5' bound to instance 'INST_clk_wiz' of component 'design_1_clk_wiz_0_0' [/home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.srcs/sources_1/imports/imports/sp6_star_board_test/top.vhd:81]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [/home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.runs/synth_1/.Xil/Vivado-20233-admin1/realtime/design_1_clk_wiz_0_0_stub.vhdl:15]
INFO: [Synth 8-638] synthesizing module 'LCD_4_BIT' [/home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.srcs/sources_1/imports/imports/new/lcd_4bit.vhd:30]
	Parameter rst_state bound to: 1'b0 
WARNING: [Synth 8-614] signal 'C1L1' is read in the process but is not in the sensitivity list [/home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.srcs/sources_1/imports/imports/new/lcd_4bit.vhd:69]
WARNING: [Synth 8-614] signal 'C1L2' is read in the process but is not in the sensitivity list [/home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.srcs/sources_1/imports/imports/new/lcd_4bit.vhd:69]
WARNING: [Synth 8-614] signal 'C2L1' is read in the process but is not in the sensitivity list [/home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.srcs/sources_1/imports/imports/new/lcd_4bit.vhd:69]
WARNING: [Synth 8-614] signal 'C2L2' is read in the process but is not in the sensitivity list [/home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.srcs/sources_1/imports/imports/new/lcd_4bit.vhd:69]
WARNING: [Synth 8-614] signal 'C3L1' is read in the process but is not in the sensitivity list [/home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.srcs/sources_1/imports/imports/new/lcd_4bit.vhd:69]
WARNING: [Synth 8-614] signal 'C3L2' is read in the process but is not in the sensitivity list [/home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.srcs/sources_1/imports/imports/new/lcd_4bit.vhd:69]
WARNING: [Synth 8-614] signal 'C4L1' is read in the process but is not in the sensitivity list [/home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.srcs/sources_1/imports/imports/new/lcd_4bit.vhd:69]
WARNING: [Synth 8-614] signal 'C4L2' is read in the process but is not in the sensitivity list [/home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.srcs/sources_1/imports/imports/new/lcd_4bit.vhd:69]
WARNING: [Synth 8-614] signal 'C5L1' is read in the process but is not in the sensitivity list [/home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.srcs/sources_1/imports/imports/new/lcd_4bit.vhd:69]
WARNING: [Synth 8-614] signal 'C5L2' is read in the process but is not in the sensitivity list [/home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.srcs/sources_1/imports/imports/new/lcd_4bit.vhd:69]
WARNING: [Synth 8-614] signal 'C6L1' is read in the process but is not in the sensitivity list [/home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.srcs/sources_1/imports/imports/new/lcd_4bit.vhd:69]
WARNING: [Synth 8-614] signal 'C6L2' is read in the process but is not in the sensitivity list [/home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.srcs/sources_1/imports/imports/new/lcd_4bit.vhd:69]
WARNING: [Synth 8-614] signal 'C7L1' is read in the process but is not in the sensitivity list [/home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.srcs/sources_1/imports/imports/new/lcd_4bit.vhd:69]
WARNING: [Synth 8-614] signal 'C7L2' is read in the process but is not in the sensitivity list [/home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.srcs/sources_1/imports/imports/new/lcd_4bit.vhd:69]
WARNING: [Synth 8-614] signal 'C8L1' is read in the process but is not in the sensitivity list [/home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.srcs/sources_1/imports/imports/new/lcd_4bit.vhd:69]
WARNING: [Synth 8-614] signal 'C8L2' is read in the process but is not in the sensitivity list [/home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.srcs/sources_1/imports/imports/new/lcd_4bit.vhd:69]
WARNING: [Synth 8-614] signal 'C9L1' is read in the process but is not in the sensitivity list [/home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.srcs/sources_1/imports/imports/new/lcd_4bit.vhd:69]
WARNING: [Synth 8-614] signal 'C9L2' is read in the process but is not in the sensitivity list [/home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.srcs/sources_1/imports/imports/new/lcd_4bit.vhd:69]
WARNING: [Synth 8-614] signal 'C10L1' is read in the process but is not in the sensitivity list [/home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.srcs/sources_1/imports/imports/new/lcd_4bit.vhd:69]
WARNING: [Synth 8-614] signal 'C10L2' is read in the process but is not in the sensitivity list [/home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.srcs/sources_1/imports/imports/new/lcd_4bit.vhd:69]
WARNING: [Synth 8-614] signal 'C11L1' is read in the process but is not in the sensitivity list [/home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.srcs/sources_1/imports/imports/new/lcd_4bit.vhd:69]
WARNING: [Synth 8-614] signal 'C11L2' is read in the process but is not in the sensitivity list [/home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.srcs/sources_1/imports/imports/new/lcd_4bit.vhd:69]
WARNING: [Synth 8-614] signal 'C12L1' is read in the process but is not in the sensitivity list [/home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.srcs/sources_1/imports/imports/new/lcd_4bit.vhd:69]
WARNING: [Synth 8-614] signal 'C12L2' is read in the process but is not in the sensitivity list [/home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.srcs/sources_1/imports/imports/new/lcd_4bit.vhd:69]
WARNING: [Synth 8-614] signal 'C13L1' is read in the process but is not in the sensitivity list [/home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.srcs/sources_1/imports/imports/new/lcd_4bit.vhd:69]
WARNING: [Synth 8-614] signal 'C13L2' is read in the process but is not in the sensitivity list [/home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.srcs/sources_1/imports/imports/new/lcd_4bit.vhd:69]
WARNING: [Synth 8-614] signal 'C14L1' is read in the process but is not in the sensitivity list [/home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.srcs/sources_1/imports/imports/new/lcd_4bit.vhd:69]
WARNING: [Synth 8-614] signal 'C14L2' is read in the process but is not in the sensitivity list [/home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.srcs/sources_1/imports/imports/new/lcd_4bit.vhd:69]
WARNING: [Synth 8-614] signal 'C15L1' is read in the process but is not in the sensitivity list [/home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.srcs/sources_1/imports/imports/new/lcd_4bit.vhd:69]
WARNING: [Synth 8-614] signal 'C15L2' is read in the process but is not in the sensitivity list [/home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.srcs/sources_1/imports/imports/new/lcd_4bit.vhd:69]
WARNING: [Synth 8-614] signal 'C16L1' is read in the process but is not in the sensitivity list [/home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.srcs/sources_1/imports/imports/new/lcd_4bit.vhd:69]
WARNING: [Synth 8-614] signal 'C16L2' is read in the process but is not in the sensitivity list [/home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.srcs/sources_1/imports/imports/new/lcd_4bit.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'LCD_4_BIT' (1#1) [/home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.srcs/sources_1/imports/imports/new/lcd_4bit.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'TOP' (2#1) [/home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.srcs/sources_1/imports/imports/sp6_star_board_test/top.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2389.711 ; gain = 0.000 ; free physical = 18245 ; free virtual = 28384
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2389.711 ; gain = 0.000 ; free physical = 18248 ; free virtual = 28406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2389.711 ; gain = 0.000 ; free physical = 18248 ; free virtual = 28406
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.711 ; gain = 0.000 ; free physical = 18241 ; free virtual = 28399
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.gen/sources_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'INST_clk_wiz'
Finished Parsing XDC File [/home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.gen/sources_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'INST_clk_wiz'
Parsing XDC File [/home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.srcs/constrs_1/imports/new/top.xdc]
Finished Parsing XDC File [/home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.srcs/constrs_1/imports/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.srcs/constrs_1/imports/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2453.652 ; gain = 0.000 ; free physical = 18163 ; free virtual = 28312
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2453.652 ; gain = 0.000 ; free physical = 18163 ; free virtual = 28312
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2453.652 ; gain = 63.941 ; free physical = 18224 ; free virtual = 28391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2453.652 ; gain = 63.941 ; free physical = 18224 ; free virtual = 28391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for osc_clk_in. (constraint file  /home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.gen/sources_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for osc_clk_in. (constraint file  /home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.gen/sources_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 6).
Applied set_property KEEP_HIERARCHY = SOFT for INST_clk_wiz. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2453.652 ; gain = 63.941 ; free physical = 18243 ; free virtual = 28409
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'ps_reg' in module 'LCD_4_BIT'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset | 000000000000000000000000000000000000000000000001 |                           000000
                  reset1 | 000000000000000000000000000000000000000000000010 |                           000001
                    func | 000000000000000000000000000000000000000000000100 |                           000010
                   func1 | 000000000000000000000000000000000000000000001000 |                           000011
                    mode | 000000000000000000000000000000000000000000010000 |                           000100
                   mode1 | 000000000000000000000000000000000000000000100000 |                           000101
                     cur | 000000000000000000000000000000000000000001000000 |                           000110
                    cur1 | 000000000000000000000000000000000000000010000000 |                           000111
                addr_1st | 000000000000000000000000000000000000000100000000 |                           001000
              addr_1st_1 | 000000000000000000000000000000000000001000000000 |                           001001
                   clear | 000000000000000000000000000000000000010000000000 |                           001100
                  clear1 | 000000000000000000000000000000000000100000000000 |                           001101
                      d0 | 000000000000000000000000000000000001000000000000 |                           001110
                    d0_1 | 000000000000000000000000000000000010000000000000 |                           011110
                      d1 | 000000000000000000000000000000000100000000000000 |                           001111
                    d1_1 | 000000000000000000000000000000001000000000000000 |                           011111
                      d2 | 000000000000000000000000000000010000000000000000 |                           010000
                    d2_1 | 000000000000000000000000000000100000000000000000 |                           100000
                      d3 | 000000000000000000000000000001000000000000000000 |                           010001
                    d3_1 | 000000000000000000000000000010000000000000000000 |                           100001
                      d4 | 000000000000000000000000000100000000000000000000 |                           010010
                    d4_1 | 000000000000000000000000001000000000000000000000 |                           100010
                      d5 | 000000000000000000000000010000000000000000000000 |                           010011
                    d5_1 | 000000000000000000000000100000000000000000000000 |                           100011
                      d6 | 000000000000000000000001000000000000000000000000 |                           010100
                    d6_1 | 000000000000000000000010000000000000000000000000 |                           100100
                      d7 | 000000000000000000000100000000000000000000000000 |                           010101
                    d7_1 | 000000000000000000001000000000000000000000000000 |                           100101
                      d8 | 000000000000000000010000000000000000000000000000 |                           010110
                    d8_1 | 000000000000000000100000000000000000000000000000 |                           100110
                      d9 | 000000000000000001000000000000000000000000000000 |                           010111
                    d9_1 | 000000000000000010000000000000000000000000000000 |                           100111
                     d10 | 000000000000000100000000000000000000000000000000 |                           011000
                   d10_1 | 000000000000001000000000000000000000000000000000 |                           101000
                     d11 | 000000000000010000000000000000000000000000000000 |                           011001
                   d11_1 | 000000000000100000000000000000000000000000000000 |                           101001
                     d12 | 000000000001000000000000000000000000000000000000 |                           011010
                   d12_1 | 000000000010000000000000000000000000000000000000 |                           101010
                     d13 | 000000000100000000000000000000000000000000000000 |                           011011
                   d13_1 | 000000001000000000000000000000000000000000000000 |                           101011
                     d14 | 000000010000000000000000000000000000000000000000 |                           011100
                   d14_1 | 000000100000000000000000000000000000000000000000 |                           101100
                     d15 | 000001000000000000000000000000000000000000000000 |                           011101
                   d15_1 | 000010000000000000000000000000000000000000000000 |                           101101
                addr_2nd | 000100000000000000000000000000000000000000000000 |                           001010
              addr_2nd_1 | 001000000000000000000000000000000000000000000000 |                           001011
                   extra | 010000000000000000000000000000000000000000000000 |                           101111
                 extra_1 | 100000000000000000000000000000000000000000000000 |                           110000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ps_reg' using encoding 'one-hot' in module 'LCD_4_BIT'
WARNING: [Synth 8-327] inferring latch for variable 'dataout_s_reg' [/home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.srcs/sources_1/imports/imports/new/lcd_4bit.vhd:76]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2453.652 ; gain = 63.941 ; free physical = 18234 ; free virtual = 28402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	  48 Input   48 Bit        Muxes := 1     
	   2 Input   48 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 32    
	  48 Input    4 Bit        Muxes := 1     
	  48 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2453.652 ; gain = 63.941 ; free physical = 18234 ; free virtual = 28385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2453.652 ; gain = 63.941 ; free physical = 18149 ; free virtual = 28294
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2453.652 ; gain = 63.941 ; free physical = 18149 ; free virtual = 28294
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2453.652 ; gain = 63.941 ; free physical = 18139 ; free virtual = 28284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2453.652 ; gain = 63.941 ; free physical = 18138 ; free virtual = 28283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2453.652 ; gain = 63.941 ; free physical = 18138 ; free virtual = 28283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2453.652 ; gain = 63.941 ; free physical = 18138 ; free virtual = 28283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2453.652 ; gain = 63.941 ; free physical = 18138 ; free virtual = 28283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2453.652 ; gain = 63.941 ; free physical = 18138 ; free virtual = 28283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2453.652 ; gain = 63.941 ; free physical = 18138 ; free virtual = 28283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------+----------+
|      |BlackBox name        |Instances |
+------+---------------------+----------+
|1     |design_1_clk_wiz_0_0 |         1|
+------+---------------------+----------+

Report Cell Usage: 
+------+--------------------------+------+
|      |Cell                      |Count |
+------+--------------------------+------+
|1     |design_1_clk_wiz_0_0_bbox |     1|
|2     |BUFG                      |     1|
|3     |CARRY4                    |     4|
|4     |LUT1                      |     2|
|5     |LUT2                      |     6|
|6     |LUT3                      |     4|
|7     |LUT4                      |     4|
|8     |LUT5                      |     6|
|9     |LUT6                      |    15|
|10    |FDCE                      |    64|
|11    |FDPE                      |     1|
|12    |LD                        |     4|
|13    |IBUF                      |     1|
|14    |OBUF                      |     6|
+------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2453.652 ; gain = 63.941 ; free physical = 18138 ; free virtual = 28283
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2453.652 ; gain = 0.000 ; free physical = 18182 ; free virtual = 28327
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2453.652 ; gain = 63.941 ; free physical = 18182 ; free virtual = 28327
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2453.652 ; gain = 0.000 ; free physical = 18284 ; free virtual = 28429
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2464.559 ; gain = 0.000 ; free physical = 18232 ; free virtual = 28377
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 2464.559 ; gain = 74.938 ; free physical = 18369 ; free virtual = 28514
INFO: [Common 17-1381] The checkpoint '/home/admin1/Documents/projects/PINE_S7_details/basic_project/LCD16BY2/project_LCD16BY2/project_LCD16BY2.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb 23 22:14:58 2025...
