Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Nov 11 14:37:09 2025
| Host         : en4228283l running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_methodology -file nn_classifier_wrapper_methodology_drc_routed.rpt -pb nn_classifier_wrapper_methodology_drc_routed.pb -rpx nn_classifier_wrapper_methodology_drc_routed.rpx
| Design       : nn_classifier_wrapper
| Device       : xczu7ev-ffvc1156-2-e
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 52
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 52         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ap_rst_n relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on in_TDATA[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on in_TDATA[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on in_TDATA[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on in_TDATA[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on in_TDATA[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on in_TDATA[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on in_TDATA[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on in_TDATA[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on in_TDATA[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on in_TDATA[18] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on in_TDATA[19] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on in_TDATA[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on in_TDATA[20] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on in_TDATA[21] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on in_TDATA[22] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on in_TDATA[23] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on in_TDATA[24] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on in_TDATA[25] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on in_TDATA[26] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on in_TDATA[27] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on in_TDATA[28] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on in_TDATA[29] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on in_TDATA[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on in_TDATA[30] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on in_TDATA[31] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on in_TDATA[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on in_TDATA[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on in_TDATA[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on in_TDATA[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on in_TDATA[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on in_TDATA[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on in_TDATA[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on in_TVALID relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on trigger relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on out_ADDR[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on out_ADDR[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on out_ADDR[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on out_ADDR[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on out_ADDR[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on out_ADDR[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on out_ADDR[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on out_ADDR[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on out_ADDR[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on out_ADDR[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on out_ADDR[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on out_ADDR[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on out_ADDR[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on out_ADDR[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on out_DATA[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on out_DATA[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on out_WE relative to clock(s) ap_clk
Related violations: <none>


