This Project is an implementation of the MIPS Processor in verilog.

This only computes the 3 x 3 Matrix Multiplication.

For changing the values, change them in Main_memory.v file.

Project Memebers:\n
Sushranth P. Hebbar\n
Anurag Pendyala\n
Padumathi SaiKiran Reddy\n
