{"vcs1":{"timestamp_begin":1739274175.976119451, "rt":0.26, "ut":0.09, "st":0.13}}
{"vcselab":{"timestamp_begin":1739274176.315484401, "rt":0.26, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1739274176.636224588, "rt":0.13, "ut":0.05, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739274175.687504010}
{"VCS_COMP_START_TIME": 1739274175.687504010}
{"VCS_COMP_END_TIME": 1739274176.831666544}
{"VCS_USER_OPTIONS": "-full64 -sverilog -timescale=1ns/10ps top.sv -sverilog ../design/mem.sv mem_test.sv mem_if.sv -o simv"}
{"vcs1": {"peak_mem": 307664}}
{"vcselab": {"peak_mem": 158304}}
