// Seed: 1449947123
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  assign module_1.id_3 = 0;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wor id_3;
  input wire id_2;
  input wire id_1;
  id_9 :
  assert property (@(negedge id_2) id_1)
  else $unsigned(52);
  ;
  wire [-1 : 1 'd0] id_10;
  assign id_3 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input tri id_1,
    input tri1 id_2,
    input supply1 id_3,
    input supply1 id_4
);
  wire id_6;
  ;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
