include ../Makefile.design

# Sampling gate enable and interval
SAMPLE_GATE_EN ?= 1
SAMPLE_INTRVL ?= 1

# DRAM constant delay enable and latency
DRAM_GATE_EN ?= 1
DRAM_LATENCY ?= 80

#############################
# Accelerator Software Settings
#############################
#CFLAGS += -DZYNQ_PL_DEBUG
CFLAGS += -DZYNQ_PS_DEBUG
CFLAGS += -DDRAM_TEST
CFLAGS += -DFREE_DRAM=1
CFLAGS += -DZERO_DRAM=1
CFLAGS += -DSAMPLE_GATE_EN=$(SAMPLE_GATE_EN)
CFLAGS += -DSAMPLE_INTRVL=$(SAMPLE_INTRVL)
CFLAGS += -DDRAM_GATE_EN=$(DRAM_GATE_EN)
CFLAGS += -DDRAM_LATENCY=$(DRAM_LATENCY)

SIM_ARGS += $(NBF_FILE)

ifeq ($(BOARDNAME),pynqz2)
DEFINES += GP0_ENABLE
DEFINES += GP0_ADDR_BASE=0x40000000 GP0_ADDR_WIDTH=10 GP0_ADDR_SIZE_BYTES=4096 GP0_DATA_WIDTH=32
DEFINES += GP1_ENABLE
DEFINES += GP1_ADDR_BASE=0x80000000 GP1_ADDR_WIDTH=30 GP1_ADDR_SIZE_BYTES=0x30000000 GP1_DATA_WIDTH=32
DEFINES += DRAM_ALLOCATE_SIZE_MB=241
else ifeq ($(BOARDNAME),ultra96v2)
DEFINES += GP0_ENABLE GP0_ADDR_WIDTH=10
DEFINES += GP0_ADDR_BASE=0x400000000 GP0_ADDR_WIDTH=10 GP0_ADDR_SIZE_BYTES=4096 GP0_DATA_WIDTH=32
DEFINES += GP1_ENABLE
DEFINES += GP1_ADDR_BASE=0x500000000 GP1_ADDR_WIDTH=30 GP1_ADDR_SIZE_BYTES=0x30000000 GP1_DATA_WIDTH=32
DEFINES += DRAM_ALLOCATE_SIZE_MB=241
endif
DEFINES += GP2_ENABLE
DEFINES += GP2_ADDR_BASE=0x80000000U GP2_ADDR_WIDTH=28 GP2_DATA_WIDTH=32
# watchdog cannot function if clock gating is enabled
ifndef SAMPLE_GATE_EN
ifndef DRAM_GATE_EN
DEFINES += WATCHDOG_ENABLE
endif
endif
DEFINES += HP0_ENABLE
DEFINES += HP0_ADDR_BASE=0x0000000U HP0_ADDR_WIDTH=32 HP0_DATA_WIDTH=64
DEFINES += AXI_MEM_ENABLE
DEFINES += HP1_ENABLE
DEFINES += HP1_ADDR_BASE=0x1000000U HP1_ADDR_WIDTH=32 HP1_DATA_WIDTH=32
DEFINES += SCRATCHPAD_ENABLE

include $(TOP)/cosim/mk/Makefile.zynq

