#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Apr 16 16:06:33 2019
# Process ID: 10936
# Current directory: C:/Xilinx/playground/pmod_i2s_quick_start/i2s_playback/i2s_playback.runs/synth_1
# Command line: vivado.exe -log i2s_playback.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source i2s_playback.tcl
# Log file: C:/Xilinx/playground/pmod_i2s_quick_start/i2s_playback/i2s_playback.runs/synth_1/i2s_playback.vds
# Journal file: C:/Xilinx/playground/pmod_i2s_quick_start/i2s_playback/i2s_playback.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source i2s_playback.tcl -notrace
Command: synth_design -top i2s_playback -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9968 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 317.270 ; gain = 74.074
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'i2s_playback' [C:/Xilinx/playground/pmod_i2s_quick_start/i2s_playback/i2s_playback.srcs/sources_1/new/i2s_playback.vhd:39]
	Parameter d_width bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Xilinx/playground/pmod_i2s_quick_start/i2s_playback/i2s_playback.runs/synth_1/.Xil/Vivado-10936-LT15155/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'i2s_clock' of component 'clk_wiz_0' [C:/Xilinx/playground/pmod_i2s_quick_start/i2s_playback/i2s_playback.srcs/sources_1/new/i2s_playback.vhd:78]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Xilinx/playground/pmod_i2s_quick_start/i2s_playback/i2s_playback.runs/synth_1/.Xil/Vivado-10936-LT15155/realtime/clk_wiz_0_stub.vhdl:13]
	Parameter mclk_sclk_ratio bound to: 4 - type: integer 
	Parameter sclk_ws_ratio bound to: 64 - type: integer 
	Parameter d_width bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'i2s_transceiver' declared at 'C:/Xilinx/playground/pmod_i2s_quick_start/i2s_playback/i2s_playback.srcs/sources_1/new/i2s_transceiver.vhd:26' bound to instance 'i2s_transceiver_0' of component 'i2s_transceiver' [C:/Xilinx/playground/pmod_i2s_quick_start/i2s_playback/i2s_playback.srcs/sources_1/new/i2s_playback.vhd:82]
INFO: [Synth 8-638] synthesizing module 'i2s_transceiver' [C:/Xilinx/playground/pmod_i2s_quick_start/i2s_playback/i2s_playback.srcs/sources_1/new/i2s_transceiver.vhd:44]
	Parameter mclk_sclk_ratio bound to: 4 - type: integer 
	Parameter sclk_ws_ratio bound to: 64 - type: integer 
	Parameter d_width bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2s_transceiver' (1#1) [C:/Xilinx/playground/pmod_i2s_quick_start/i2s_playback/i2s_playback.srcs/sources_1/new/i2s_transceiver.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'i2s_playback' (2#1) [C:/Xilinx/playground/pmod_i2s_quick_start/i2s_playback/i2s_playback.srcs/sources_1/new/i2s_playback.vhd:39]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 357.598 ; gain = 114.402
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 357.598 ; gain = 114.402
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Xilinx/playground/pmod_i2s_quick_start/i2s_playback/i2s_playback.runs/synth_1/.Xil/Vivado-10936-LT15155/dcp3/clk_wiz_0_in_context.xdc] for cell 'i2s_clock'
Finished Parsing XDC File [C:/Xilinx/playground/pmod_i2s_quick_start/i2s_playback/i2s_playback.runs/synth_1/.Xil/Vivado-10936-LT15155/dcp3/clk_wiz_0_in_context.xdc] for cell 'i2s_clock'
Parsing XDC File [C:/Xilinx/playground/pmod_i2s_quick_start/i2s_playback/i2s_playback.srcs/constrs_1/new/i2s_playback.xdc]
WARNING: [Vivado 12-584] No ports matched 'clock_100'. [C:/Xilinx/playground/pmod_i2s_quick_start/i2s_playback/i2s_playback.srcs/constrs_1/new/i2s_playback.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'clock_100'. [C:/Xilinx/playground/pmod_i2s_quick_start/i2s_playback/i2s_playback.srcs/constrs_1/new/i2s_playback.xdc:11]
Finished Parsing XDC File [C:/Xilinx/playground/pmod_i2s_quick_start/i2s_playback/i2s_playback.srcs/constrs_1/new/i2s_playback.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Xilinx/playground/pmod_i2s_quick_start/i2s_playback/i2s_playback.srcs/constrs_1/new/i2s_playback.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/i2s_playback_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/playground/pmod_i2s_quick_start/i2s_playback/i2s_playback.srcs/constrs_1/new/i2s_playback.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/i2s_playback_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/i2s_playback_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 659.313 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 659.313 ; gain = 416.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 659.313 ; gain = 416.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clock. (constraint file  C:/Xilinx/playground/pmod_i2s_quick_start/i2s_playback/i2s_playback.runs/synth_1/.Xil/Vivado-10936-LT15155/dcp3/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clock. (constraint file  C:/Xilinx/playground/pmod_i2s_quick_start/i2s_playback/i2s_playback.runs/synth_1/.Xil/Vivado-10936-LT15155/dcp3/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for i2s_clock. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 659.313 ; gain = 416.117
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element sclk_cnt_reg was removed.  [C:/Xilinx/playground/pmod_i2s_quick_start/i2s_playback/i2s_playback.srcs/sources_1/new/i2s_transceiver.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element ws_cnt_reg was removed.  [C:/Xilinx/playground/pmod_i2s_quick_start/i2s_playback/i2s_playback.srcs/sources_1/new/i2s_transceiver.vhd:62]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 659.313 ; gain = 416.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module i2s_transceiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element i2s_transceiver_0/sclk_cnt_reg was removed.  [C:/Xilinx/playground/pmod_i2s_quick_start/i2s_playback/i2s_playback.srcs/sources_1/new/i2s_transceiver.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element i2s_transceiver_0/ws_cnt_reg was removed.  [C:/Xilinx/playground/pmod_i2s_quick_start/i2s_playback/i2s_playback.srcs/sources_1/new/i2s_transceiver.vhd:62]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 659.313 ; gain = 416.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'i2s_clock/clk_out1' to pin 'i2s_clock/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 659.313 ; gain = 416.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 659.313 ; gain = 416.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 659.313 ; gain = 416.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 659.313 ; gain = 416.117
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 659.313 ; gain = 416.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 659.313 ; gain = 416.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 659.313 ; gain = 416.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 659.313 ; gain = 416.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 659.313 ; gain = 416.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_0_bbox |     1|
|2     |CARRY4         |    44|
|3     |LUT1           |    35|
|4     |LUT2           |   169|
|5     |LUT3           |    48|
|6     |LUT4           |     1|
|7     |LUT5           |     2|
|8     |LUT6           |     2|
|9     |FDCE           |   211|
|10    |IBUF           |     2|
|11    |OBUF           |     7|
+------+---------------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |   522|
|2     |  i2s_transceiver_0 |i2s_transceiver |   512|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 659.313 ; gain = 416.117
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 659.313 ; gain = 114.402
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 659.313 ; gain = 416.117
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

20 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 659.313 ; gain = 422.680
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/playground/pmod_i2s_quick_start/i2s_playback/i2s_playback.runs/synth_1/i2s_playback.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 659.313 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr 16 16:07:22 2019...
