(librepcb_symbol e86c7481-a8d1-4719-9932-df07791a10f5
 (name "AND2_dm")
 (description "And2 gate")
 (keywords "digital,logic,and")
 (author "ouabacheDesignWorks")
 (version "0.1")
 (created 2019-08-04T17:29:37Z)
 (deprecated false)
 (category 8e4af7b5-cbff-4409-9698-f2b545218075)
 (pin a2e52a2c-6d03-4bec-9b77-c8aa82d1834f (name "A")
  (position -15.24 5.08) (rotation 0.0) (length 3.71)
 )
 (pin 141d1faa-ac14-447c-8b07-9794cf9a585f (name "B")
  (position -15.24 -5.08) (rotation 0.0) (length 3.71)
 )
 (pin d3d67a2e-b3a5-461d-83eb-7073f31a8eb1 (name "OUT")
  (position 15.24 0.0) (rotation 180.0) (length 2.54)
 )
 (polygon 9b7cac67-2820-4e27-ba43-caac281e2db2 (layer sym_outlines)
  (width 0.254) (fill false) (grab_area true)
  (vertex (position -10.16 8.255) (angle 0.0))
  (vertex (position -3.81 8.255) (angle -54.0))
  (vertex (position 10.16 0.0) (angle -54.0))
  (vertex (position -3.81 -8.255) (angle 0.0))
  (vertex (position -10.16 -8.255) (angle 54.0))
  (vertex (position -10.16 8.255) (angle 0.0))
 )
 (circle d941f9c6-6df8-422a-bba1-5740feb01331 (layer sym_outlines)
  (width 0.254) (fill false) (grab_area true) (diameter 2.54) (position 11.43 0.0)
 )
 (circle 5aee0eaf-d3de-45c0-8be4-7958a74b6bc7 (layer sym_outlines)
  (width 0.254) (fill false) (grab_area true) (diameter 2.54) (position -10.16 5.08)
 )
 (circle 994fce87-c4a0-4515-b223-fb3e9e99e4f2 (layer sym_outlines)
  (width 0.254) (fill false) (grab_area true) (diameter 2.54) (position -10.16 -5.08)
 )
 (text 240da9bc-c999-4a5f-8d3e-f8a51f7606e2 (layer sym_names) (value "{{NAME}}")
  (align left bottom) (height 2.54) (position -10.16 10.16) (rotation 0.0)
 )
 (text d99f4cde-76d5-4d58-9991-f0702503fc4b (layer sym_values) (value "{{VALUE}}")
  (align left bottom) (height 2.54) (position -10.16 -12.7) (rotation 0.0)
 )
)
