// Seed: 1522212221
module module_0 (
    output tri id_0,
    input tri1 id_1,
    input tri module_0,
    output uwire id_3,
    input supply0 id_4
);
  supply0 id_6 = {1{1 != 1'b0}};
  module_2 modCall_1 (
      id_0,
      id_3,
      id_3,
      id_4,
      id_4,
      id_1,
      id_4,
      id_0,
      id_0,
      id_3,
      id_1,
      id_3,
      id_4,
      id_4,
      id_0
  );
  assign modCall_1.type_9 = 0;
endmodule
module module_1 (
    output wand  id_0,
    input  tri0  id_1,
    output uwire id_2,
    output tri0  id_3,
    input  wand  id_4,
    input  wire  id_5,
    input  wor   id_6
);
  assign id_3 = 1 * 1;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_6,
      id_2,
      id_5
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    output tri0 id_0,
    output wor id_1,
    output wire id_2,
    input supply1 id_3,
    input tri1 id_4,
    input tri1 id_5,
    input wire id_6,
    output wire id_7,
    output tri id_8,
    output supply0 id_9,
    input tri id_10,
    output supply0 id_11,
    input supply0 id_12,
    input tri1 id_13,
    output tri1 id_14
);
  id_16 :
  assert property (@(posedge 1) 1)
  else $display(id_10, 1, id_13, id_13, 1, 1 == 1, 1 > 1, {id_6 == id_13 >= id_3, id_16});
  supply1 id_17;
  always @(posedge id_10 or 1'h0) begin : LABEL_0
    id_16 = id_17;
  end
  wire id_18;
endmodule
