

================================================================
== Vitis HLS Report for 'RNI'
================================================================
* Date:           Mon Mar 18 19:54:09 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        B_RNI_HLS
* Solution:       RNI (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.559 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+-----+--------+---------+
        |                                         |                              |  Latency (cycles) |   Latency (absolute)  |   Interval   | Pipeline|
        |                 Instance                |            Module            |   min   |   max   |    min    |    max    | min |   max  |   Type  |
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+-----+--------+---------+
        |grp_RNI_Pipeline_VITIS_LOOP_29_2_fu_287  |RNI_Pipeline_VITIS_LOOP_29_2  |        6|        6|  60.000 ns|  60.000 ns|    6|       6|       no|
        |grp_inner_layer_fu_300                   |inner_layer                   |        6|   132351|  60.000 ns|   1.324 ms|    6|  132351|       no|
        |grp_RNI_Pipeline_VITIS_LOOP_41_3_fu_317  |RNI_Pipeline_VITIS_LOOP_41_3  |        6|        6|  60.000 ns|  60.000 ns|    6|       6|       no|
        |grp_RNI_Pipeline_WEIGHTS_LOOP_fu_322     |RNI_Pipeline_WEIGHTS_LOOP     |        2|      260|  20.000 ns|   2.600 us|    2|     260|       no|
        |grp_RNI_Pipeline_RESET_LOOP_fu_338       |RNI_Pipeline_RESET_LOOP       |        6|        6|  60.000 ns|  60.000 ns|    6|       6|       no|
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+-----+--------+---------+

        * Loop: 
        +-------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) |  Iteration  |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |        ?|        ?|  97 ~ 268979|          -|          -|   inf|        no|
        | + NEURONS_LOOP    |       64|     4256|      4 ~ 266|          -|          -|    16|        no|
        +-------------------+---------+---------+-------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 11 
6 --> 7 9 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 5 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_list_0_01 = alloca i32 1"   --->   Operation 16 'alloca' 'input_list_0_01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input_list_1_02 = alloca i32 1"   --->   Operation 17 'alloca' 'input_list_1_02' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_list_2_03 = alloca i32 1"   --->   Operation 18 'alloca' 'input_list_2_03' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_list_3_04 = alloca i32 1"   --->   Operation 19 'alloca' 'input_list_3_04' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%output_buffer_data_loc = alloca i64 1"   --->   Operation 20 'alloca' 'output_buffer_data_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 21 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%input_list_0_1_loc = alloca i64 1"   --->   Operation 22 'alloca' 'input_list_0_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%input_list_1_1_loc = alloca i64 1"   --->   Operation 23 'alloca' 'input_list_1_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%input_list_2_1_loc = alloca i64 1"   --->   Operation 24 'alloca' 'input_list_2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%input_list_3_1_loc = alloca i64 1"   --->   Operation 25 'alloca' 'input_list_3_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4" [B_RNI_HLS/apc/src/RNI_2.cpp:12]   --->   Operation 26 'spectopmodule' 'spectopmodule_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i2 %input_stream_V_user_V, i1 %input_stream_V_last_V, i5 %input_stream_V_id_V, i6 %input_stream_V_dest_V, void @empty_10, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_stream_V_data_V"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_stream_V_keep_V"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_stream_V_strb_V"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %input_stream_V_user_V"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_stream_V_last_V"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %input_stream_V_id_V"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %input_stream_V_dest_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i6 %output_stream_V_dest_V, void @empty_10, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_stream_V_data_V"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_stream_V_keep_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_stream_V_strb_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %output_stream_V_user_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_stream_V_last_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %output_stream_V_id_V"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %output_stream_V_dest_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_12, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln23 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i6 %output_stream_V_dest_V, void @empty_13" [B_RNI_HLS/apc/src/RNI_2.cpp:23]   --->   Operation 44 'specaxissidechannel' 'specaxissidechannel_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln23 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i2 %input_stream_V_user_V, i1 %input_stream_V_last_V, i5 %input_stream_V_id_V, i6 %input_stream_V_dest_V, void @empty_3" [B_RNI_HLS/apc/src/RNI_2.cpp:23]   --->   Operation 45 'specaxissidechannel' 'specaxissidechannel_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln23 = br void %VITIS_LOOP_29_2" [B_RNI_HLS/apc/src/RNI_2.cpp:23]   --->   Operation 46 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.73>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%input_list_0_01_load = load i8 %input_list_0_01"   --->   Operation 47 'load' 'input_list_0_01_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%input_list_1_02_load = load i8 %input_list_1_02"   --->   Operation 48 'load' 'input_list_1_02_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%input_list_2_03_load = load i8 %input_list_2_03"   --->   Operation 49 'load' 'input_list_2_03_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%input_list_3_04_load = load i8 %input_list_3_04"   --->   Operation 50 'load' 'input_list_3_04_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%empty = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i2 %input_stream_V_user_V, i1 %input_stream_V_last_V, i5 %input_stream_V_id_V, i6 %input_stream_V_dest_V" [B_RNI_HLS/apc/src/RNI_2.cpp:26]   --->   Operation 51 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%input_buffer_data = extractvalue i54 %empty" [B_RNI_HLS/apc/src/RNI_2.cpp:26]   --->   Operation 52 'extractvalue' 'input_buffer_data' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%empty_26 = trunc i32 %input_buffer_data" [B_RNI_HLS/apc/src/RNI_2.cpp:26]   --->   Operation 53 'trunc' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (4.73ns)   --->   "%call_ln26 = call void @RNI_Pipeline_VITIS_LOOP_29_2, i8 %input_list_3_04_load, i8 %input_list_2_03_load, i8 %input_list_1_02_load, i8 %input_list_0_01_load, i8 %empty_26, i8 %input_list_3_1_loc, i8 %input_list_2_1_loc, i8 %input_list_1_1_loc, i8 %input_list_0_1_loc" [B_RNI_HLS/apc/src/RNI_2.cpp:26]   --->   Operation 54 'call' 'call_ln26' <Predicate = true> <Delay = 4.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.23>
ST_3 : Operation 55 [1/2] (3.23ns)   --->   "%call_ln26 = call void @RNI_Pipeline_VITIS_LOOP_29_2, i8 %input_list_3_04_load, i8 %input_list_2_03_load, i8 %input_list_1_02_load, i8 %input_list_0_01_load, i8 %empty_26, i8 %input_list_3_1_loc, i8 %input_list_2_1_loc, i8 %input_list_1_1_loc, i8 %input_list_0_1_loc" [B_RNI_HLS/apc/src/RNI_2.cpp:26]   --->   Operation 55 'call' 'call_ln26' <Predicate = true> <Delay = 3.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.58>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%loop_begin = specloopbegin i32 @_ssdm_op_SpecLoopBegin"   --->   Operation 56 'specloopbegin' 'loop_begin' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [B_RNI_HLS/apc/src/RNI_2.cpp:23]   --->   Operation 57 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%input_list_3_1_loc_load = load i8 %input_list_3_1_loc"   --->   Operation 58 'load' 'input_list_3_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%input_list_2_1_loc_load = load i8 %input_list_2_1_loc"   --->   Operation 59 'load' 'input_list_2_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%input_list_1_1_loc_load = load i8 %input_list_1_1_loc"   --->   Operation 60 'load' 'input_list_1_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%input_list_0_1_loc_load = load i8 %input_list_0_1_loc"   --->   Operation 61 'load' 'input_list_0_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.58ns)   --->   "%br_ln52 = br void %WEIGHTS_LOOP.i" [B_RNI_HLS/apc/src/RNI_2.cpp:52->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 62 'br' 'br_ln52' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 5.66>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%neuron_index = phi i5 %add_ln52, void %for.inc34.i, i5 0, void %VITIS_LOOP_29_2" [B_RNI_HLS/apc/src/RNI_2.cpp:52->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 63 'phi' 'neuron_index' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (1.78ns)   --->   "%icmp_ln52 = icmp_eq  i5 %neuron_index, i5 16" [B_RNI_HLS/apc/src/RNI_2.cpp:52->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 64 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (1.78ns)   --->   "%add_ln52 = add i5 %neuron_index, i5 1" [B_RNI_HLS/apc/src/RNI_2.cpp:52->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 65 'add' 'add_ln52' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %WEIGHTS_LOOP.i.split, void %_Z11input_layerP6ap_intILi8EE.exit" [B_RNI_HLS/apc/src/RNI_2.cpp:52->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 66 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i5 %neuron_index" [B_RNI_HLS/apc/src/RNI_2.cpp:52->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 67 'zext' 'zext_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%NEURONS_INDEX_addr = getelementptr i6 %NEURONS_INDEX, i64 0, i64 %zext_ln52" [B_RNI_HLS/apc/src/RNI_2.cpp:54->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 68 'getelementptr' 'NEURONS_INDEX_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 69 [2/2] (2.32ns)   --->   "%NEURONS_INDEX_load = load i3 %NEURONS_INDEX_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:54->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 69 'load' 'NEURONS_INDEX_load' <Predicate = (!icmp_ln52)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 5> <ROM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%empty_27 = trunc i5 %neuron_index" [B_RNI_HLS/apc/src/RNI_2.cpp:52->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 70 'trunc' 'empty_27' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%neuron_index_cast_cast = zext i4 %empty_27" [B_RNI_HLS/apc/src/RNI_2.cpp:52->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 71 'zext' 'neuron_index_cast_cast' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (1.73ns)   --->   "%add_i_i67_i = add i5 %neuron_index_cast_cast, i5 1" [B_RNI_HLS/apc/src/RNI_2.cpp:52->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 72 'add' 'add_i_i67_i' <Predicate = (!icmp_ln52)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%conv_i63_i = zext i5 %add_i_i67_i" [B_RNI_HLS/apc/src/RNI_2.cpp:52->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 73 'zext' 'conv_i63_i' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr = getelementptr i8 %WEIGHTS_INDEX, i64 0, i64 %conv_i63_i" [B_RNI_HLS/apc/src/RNI_2.cpp:52->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 74 'getelementptr' 'WEIGHTS_INDEX_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 75 [2/2] (2.32ns)   --->   "%WEIGHTS_INDEX_load = load i6 %WEIGHTS_INDEX_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:52->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 75 'load' 'WEIGHTS_INDEX_load' <Predicate = (!icmp_ln52)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 41> <ROM>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr = getelementptr i8 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln52" [B_RNI_HLS/apc/src/RNI_2.cpp:52->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 76 'getelementptr' 'NEURONS_MEMBRANE_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 77 [2/2] (2.32ns)   --->   "%NEURONS_MEMBRANE_load = load i6 %NEURONS_MEMBRANE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:59->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 77 'load' 'NEURONS_MEMBRANE_load' <Predicate = (!icmp_ln52)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_5 : Operation 78 [2/2] (3.88ns)   --->   "%call_ln36 = call void @inner_layer, i2 1, i6 %NEURONS_INDEX, i1 %NEURONS_STATE, i8 %WEIGHTS_INDEX, i8 %NEURONS_MEMBRANE, i8 %WEIGHTS" [B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 78 'call' 'call_ln36' <Predicate = (icmp_ln52)> <Delay = 3.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 79 [2/2] (0.00ns)   --->   "%call_ln0 = call void @RNI_Pipeline_VITIS_LOOP_41_3, i32 %output_buffer_data_loc"   --->   Operation 79 'call' 'call_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln23 = store i8 %input_list_3_1_loc_load, i8 %input_list_3_04" [B_RNI_HLS/apc/src/RNI_2.cpp:23]   --->   Operation 80 'store' 'store_ln23' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln23 = store i8 %input_list_2_1_loc_load, i8 %input_list_2_03" [B_RNI_HLS/apc/src/RNI_2.cpp:23]   --->   Operation 81 'store' 'store_ln23' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%store_ln23 = store i8 %input_list_1_1_loc_load, i8 %input_list_1_02" [B_RNI_HLS/apc/src/RNI_2.cpp:23]   --->   Operation 82 'store' 'store_ln23' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%store_ln23 = store i8 %input_list_0_1_loc_load, i8 %input_list_0_01" [B_RNI_HLS/apc/src/RNI_2.cpp:23]   --->   Operation 83 'store' 'store_ln23' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.82>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [B_RNI_HLS/apc/src/RNI_2.cpp:52->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 84 'speclooptripcount' 'speclooptripcount_ln52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [B_RNI_HLS/apc/src/RNI_2.cpp:52->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 85 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/2] (2.32ns)   --->   "%NEURONS_INDEX_load = load i3 %NEURONS_INDEX_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:54->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 86 'load' 'NEURONS_INDEX_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 5> <ROM>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i6 %NEURONS_INDEX_load" [B_RNI_HLS/apc/src/RNI_2.cpp:54->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 87 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/2] (2.32ns)   --->   "%WEIGHTS_INDEX_load = load i6 %WEIGHTS_INDEX_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:52->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 88 'load' 'WEIGHTS_INDEX_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 41> <ROM>
ST_6 : Operation 89 [1/1] (1.91ns)   --->   "%icmp_ln54 = icmp_slt  i8 %zext_ln54, i8 %WEIGHTS_INDEX_load" [B_RNI_HLS/apc/src/RNI_2.cpp:54->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 89 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/2] (2.32ns)   --->   "%NEURONS_MEMBRANE_load = load i6 %NEURONS_MEMBRANE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:59->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 90 'load' 'NEURONS_MEMBRANE_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_6 : Operation 91 [1/1] (1.58ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %for.end.i, void %for.body13.lr.ph.i" [B_RNI_HLS/apc/src/RNI_2.cpp:54->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 91 'br' 'br_ln54' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i8 %WEIGHTS_INDEX_load" [B_RNI_HLS/apc/src/RNI_2.cpp:54->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 92 'trunc' 'trunc_ln54' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 93 [2/2] (1.58ns)   --->   "%call_ln54 = call void @RNI_Pipeline_WEIGHTS_LOOP, i6 %NEURONS_INDEX_load, i8 %NEURONS_MEMBRANE_load, i7 %trunc_ln54, i8 %input_list_0_1_loc_load, i8 %input_list_1_1_loc_load, i8 %input_list_2_1_loc_load, i8 %input_list_3_1_loc_load, i8 %p_loc, i8 %WEIGHTS" [B_RNI_HLS/apc/src/RNI_2.cpp:54->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 93 'call' 'call_ln54' <Predicate = (icmp_ln54)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 94 [1/2] (0.00ns)   --->   "%call_ln54 = call void @RNI_Pipeline_WEIGHTS_LOOP, i6 %NEURONS_INDEX_load, i8 %NEURONS_MEMBRANE_load, i7 %trunc_ln54, i8 %input_list_0_1_loc_load, i8 %input_list_1_1_loc_load, i8 %input_list_2_1_loc_load, i8 %input_list_3_1_loc_load, i8 %p_loc, i8 %WEIGHTS" [B_RNI_HLS/apc/src/RNI_2.cpp:54->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 94 'call' 'call_ln54' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%p_loc_load = load i8 %p_loc"   --->   Operation 95 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (2.32ns)   --->   "%store_ln56 = store i8 %p_loc_load, i6 %NEURONS_MEMBRANE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:56->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 96 'store' 'store_ln56' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_8 : Operation 97 [1/1] (1.58ns)   --->   "%br_ln59 = br void %for.end.i" [B_RNI_HLS/apc/src/RNI_2.cpp:59->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 97 'br' 'br_ln59' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 4.23>
ST_9 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln59)   --->   "%empty_28 = phi i8 %p_loc_load, void %for.body13.lr.ph.i, i8 %NEURONS_MEMBRANE_load, void %WEIGHTS_LOOP.i.split" [B_RNI_HLS/apc/src/RNI_2.cpp:59->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 98 'phi' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (1.91ns) (out node of the LUT)   --->   "%icmp_ln59 = icmp_sgt  i8 %empty_28, i8 25" [B_RNI_HLS/apc/src/RNI_2.cpp:59->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 99 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %for.inc34.i, void %if.then.i247" [B_RNI_HLS/apc/src/RNI_2.cpp:59->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 100 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%NEURONS_STATE_addr = getelementptr i1 %NEURONS_STATE, i64 0, i64 %zext_ln52" [B_RNI_HLS/apc/src/RNI_2.cpp:61->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 101 'getelementptr' 'NEURONS_STATE_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (2.32ns)   --->   "%store_ln61 = store i1 1, i6 %NEURONS_STATE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:61->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 102 'store' 'store_ln61' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 40> <RAM>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 103 [1/1] (2.32ns)   --->   "%store_ln62 = store i8 0, i6 %NEURONS_MEMBRANE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:62->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 103 'store' 'store_ln62' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln63 = br void %for.inc34.i" [B_RNI_HLS/apc/src/RNI_2.cpp:63->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 104 'br' 'br_ln63' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln52 = br void %WEIGHTS_LOOP.i" [B_RNI_HLS/apc/src/RNI_2.cpp:52->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 105 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>

State 11 <SV = 5> <Delay = 3.23>
ST_11 : Operation 106 [1/2] (0.00ns)   --->   "%call_ln36 = call void @inner_layer, i2 1, i6 %NEURONS_INDEX, i1 %NEURONS_STATE, i8 %WEIGHTS_INDEX, i8 %NEURONS_MEMBRANE, i8 %WEIGHTS" [B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 106 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 107 [1/2] (3.23ns)   --->   "%call_ln0 = call void @RNI_Pipeline_VITIS_LOOP_41_3, i32 %output_buffer_data_loc"   --->   Operation 107 'call' 'call_ln0' <Predicate = true> <Delay = 3.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 6> <Delay = 3.88>
ST_12 : Operation 108 [2/2] (3.88ns)   --->   "%call_ln37 = call void @inner_layer, i2 2, i6 %NEURONS_INDEX, i1 %NEURONS_STATE, i8 %WEIGHTS_INDEX, i8 %NEURONS_MEMBRANE, i8 %WEIGHTS" [B_RNI_HLS/apc/src/RNI_2.cpp:37]   --->   Operation 108 'call' 'call_ln37' <Predicate = true> <Delay = 3.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 7> <Delay = 0.00>
ST_13 : Operation 109 [1/2] (0.00ns)   --->   "%call_ln37 = call void @inner_layer, i2 2, i6 %NEURONS_INDEX, i1 %NEURONS_STATE, i8 %WEIGHTS_INDEX, i8 %NEURONS_MEMBRANE, i8 %WEIGHTS" [B_RNI_HLS/apc/src/RNI_2.cpp:37]   --->   Operation 109 'call' 'call_ln37' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 8> <Delay = 0.00>
ST_14 : Operation 110 [2/2] (0.00ns)   --->   "%call_ln0 = call void @RNI_Pipeline_RESET_LOOP, i1 %NEURONS_STATE"   --->   Operation 110 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%output_buffer_data_loc_load = load i32 %output_buffer_data_loc"   --->   Operation 111 'load' 'output_buffer_data_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [2/2] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i6 %output_stream_V_dest_V, i32 %output_buffer_data_loc_load, i4 0, i4 0, i2 0, i1 0, i5 0, i6 0" [B_RNI_HLS/apc/src/RNI_2.cpp:44]   --->   Operation 112 'write' 'write_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 15 <SV = 9> <Delay = 0.00>
ST_15 : Operation 113 [1/2] (0.00ns)   --->   "%call_ln0 = call void @RNI_Pipeline_RESET_LOOP, i1 %NEURONS_STATE"   --->   Operation 113 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 114 [1/2] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i6 %output_stream_V_dest_V, i32 %output_buffer_data_loc_load, i4 0, i4 0, i2 0, i1 0, i5 0, i6 0" [B_RNI_HLS/apc/src/RNI_2.cpp:44]   --->   Operation 114 'write' 'write_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln23 = br void %VITIS_LOOP_29_2" [B_RNI_HLS/apc/src/RNI_2.cpp:23]   --->   Operation 115 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ NEURONS_INDEX]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[111]; IO mode=ap_memory:ce=0
Port [ WEIGHTS_INDEX]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ NEURONS_MEMBRANE]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ WEIGHTS]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ NEURONS_STATE]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_list_0_01             (alloca             ) [ 0011111111111111]
input_list_1_02             (alloca             ) [ 0011111111111111]
input_list_2_03             (alloca             ) [ 0011111111111111]
input_list_3_04             (alloca             ) [ 0011111111111111]
output_buffer_data_loc      (alloca             ) [ 0011111111111111]
p_loc                       (alloca             ) [ 0011111111111111]
input_list_0_1_loc          (alloca             ) [ 0011111111111111]
input_list_1_1_loc          (alloca             ) [ 0011111111111111]
input_list_2_1_loc          (alloca             ) [ 0011111111111111]
input_list_3_1_loc          (alloca             ) [ 0011111111111111]
spectopmodule_ln12          (spectopmodule      ) [ 0000000000000000]
specinterface_ln0           (specinterface      ) [ 0000000000000000]
specbitsmap_ln0             (specbitsmap        ) [ 0000000000000000]
specbitsmap_ln0             (specbitsmap        ) [ 0000000000000000]
specbitsmap_ln0             (specbitsmap        ) [ 0000000000000000]
specbitsmap_ln0             (specbitsmap        ) [ 0000000000000000]
specbitsmap_ln0             (specbitsmap        ) [ 0000000000000000]
specbitsmap_ln0             (specbitsmap        ) [ 0000000000000000]
specbitsmap_ln0             (specbitsmap        ) [ 0000000000000000]
specinterface_ln0           (specinterface      ) [ 0000000000000000]
specbitsmap_ln0             (specbitsmap        ) [ 0000000000000000]
specbitsmap_ln0             (specbitsmap        ) [ 0000000000000000]
specbitsmap_ln0             (specbitsmap        ) [ 0000000000000000]
specbitsmap_ln0             (specbitsmap        ) [ 0000000000000000]
specbitsmap_ln0             (specbitsmap        ) [ 0000000000000000]
specbitsmap_ln0             (specbitsmap        ) [ 0000000000000000]
specbitsmap_ln0             (specbitsmap        ) [ 0000000000000000]
specinterface_ln0           (specinterface      ) [ 0000000000000000]
specaxissidechannel_ln23    (specaxissidechannel) [ 0000000000000000]
specaxissidechannel_ln23    (specaxissidechannel) [ 0000000000000000]
br_ln23                     (br                 ) [ 0000000000000000]
input_list_0_01_load        (load               ) [ 0001000000000000]
input_list_1_02_load        (load               ) [ 0001000000000000]
input_list_2_03_load        (load               ) [ 0001000000000000]
input_list_3_04_load        (load               ) [ 0001000000000000]
empty                       (read               ) [ 0000000000000000]
input_buffer_data           (extractvalue       ) [ 0000000000000000]
empty_26                    (trunc              ) [ 0001000000000000]
call_ln26                   (call               ) [ 0000000000000000]
loop_begin                  (specloopbegin      ) [ 0000000000000000]
specloopname_ln23           (specloopname       ) [ 0000000000000000]
input_list_3_1_loc_load     (load               ) [ 0000011111100000]
input_list_2_1_loc_load     (load               ) [ 0000011111100000]
input_list_1_1_loc_load     (load               ) [ 0000011111100000]
input_list_0_1_loc_load     (load               ) [ 0000011111100000]
br_ln52                     (br                 ) [ 0011111111111111]
neuron_index                (phi                ) [ 0000010000000000]
icmp_ln52                   (icmp               ) [ 0011111111111111]
add_ln52                    (add                ) [ 0011111111111111]
br_ln52                     (br                 ) [ 0000000000000000]
zext_ln52                   (zext               ) [ 0000001111000000]
NEURONS_INDEX_addr          (getelementptr      ) [ 0000001000000000]
empty_27                    (trunc              ) [ 0000000000000000]
neuron_index_cast_cast      (zext               ) [ 0000000000000000]
add_i_i67_i                 (add                ) [ 0000000000000000]
conv_i63_i                  (zext               ) [ 0000000000000000]
WEIGHTS_INDEX_addr          (getelementptr      ) [ 0000001000000000]
NEURONS_MEMBRANE_addr       (getelementptr      ) [ 0000001111100000]
store_ln23                  (store              ) [ 0000000000000000]
store_ln23                  (store              ) [ 0000000000000000]
store_ln23                  (store              ) [ 0000000000000000]
store_ln23                  (store              ) [ 0000000000000000]
speclooptripcount_ln52      (speclooptripcount  ) [ 0000000000000000]
specloopname_ln52           (specloopname       ) [ 0000000000000000]
NEURONS_INDEX_load          (load               ) [ 0000000100000000]
zext_ln54                   (zext               ) [ 0000000000000000]
WEIGHTS_INDEX_load          (load               ) [ 0000000000000000]
icmp_ln54                   (icmp               ) [ 0011111111111111]
NEURONS_MEMBRANE_load       (load               ) [ 0011111111111111]
br_ln54                     (br                 ) [ 0011111111111111]
trunc_ln54                  (trunc              ) [ 0000000100000000]
call_ln54                   (call               ) [ 0000000000000000]
p_loc_load                  (load               ) [ 0011111111111111]
store_ln56                  (store              ) [ 0000000000000000]
br_ln59                     (br                 ) [ 0011111111111111]
empty_28                    (phi                ) [ 0000000001000000]
icmp_ln59                   (icmp               ) [ 0011111111111111]
br_ln59                     (br                 ) [ 0000000000000000]
NEURONS_STATE_addr          (getelementptr      ) [ 0000000000000000]
store_ln61                  (store              ) [ 0000000000000000]
store_ln62                  (store              ) [ 0000000000000000]
br_ln63                     (br                 ) [ 0000000000000000]
br_ln52                     (br                 ) [ 0011111111111111]
call_ln36                   (call               ) [ 0000000000000000]
call_ln0                    (call               ) [ 0000000000000000]
call_ln37                   (call               ) [ 0000000000000000]
output_buffer_data_loc_load (load               ) [ 0000000000000001]
call_ln0                    (call               ) [ 0000000000000000]
write_ln44                  (write              ) [ 0000000000000000]
br_ln23                     (br                 ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_stream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_stream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_stream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_stream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_stream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_stream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_stream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_stream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_stream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_stream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_stream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_stream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_stream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_stream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="NEURONS_INDEX">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_INDEX"/><MemPortTyVec>1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="WEIGHTS_INDEX">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTS_INDEX"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="NEURONS_MEMBRANE">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_MEMBRANE"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="WEIGHTS">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="NEURONS_STATE">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_STATE"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RNI_Pipeline_VITIS_LOOP_29_2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopBegin"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inner_layer"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RNI_Pipeline_VITIS_LOOP_41_3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RNI_Pipeline_WEIGHTS_LOOP"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RNI_Pipeline_RESET_LOOP"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="input_list_0_01_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_list_0_01/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="input_list_1_02_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_list_1_02/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="input_list_2_03_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_list_2_03/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="input_list_3_04_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_list_3_04/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="output_buffer_data_loc_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_buffer_data_loc/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_loc_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="input_list_0_1_loc_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_list_0_1_loc/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="input_list_1_1_loc_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_list_1_1_loc/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="input_list_2_1_loc_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_list_2_1_loc/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="input_list_3_1_loc_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_list_3_1_loc/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="empty_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="54" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="4" slack="0"/>
<pin id="168" dir="0" index="3" bw="4" slack="0"/>
<pin id="169" dir="0" index="4" bw="2" slack="0"/>
<pin id="170" dir="0" index="5" bw="1" slack="0"/>
<pin id="171" dir="0" index="6" bw="5" slack="0"/>
<pin id="172" dir="0" index="7" bw="6" slack="0"/>
<pin id="173" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_write_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="4" slack="0"/>
<pin id="186" dir="0" index="3" bw="4" slack="0"/>
<pin id="187" dir="0" index="4" bw="2" slack="0"/>
<pin id="188" dir="0" index="5" bw="1" slack="0"/>
<pin id="189" dir="0" index="6" bw="5" slack="0"/>
<pin id="190" dir="0" index="7" bw="6" slack="0"/>
<pin id="191" dir="0" index="8" bw="32" slack="0"/>
<pin id="192" dir="0" index="9" bw="1" slack="0"/>
<pin id="193" dir="0" index="10" bw="1" slack="0"/>
<pin id="194" dir="0" index="11" bw="1" slack="0"/>
<pin id="195" dir="0" index="12" bw="1" slack="0"/>
<pin id="196" dir="0" index="13" bw="1" slack="0"/>
<pin id="197" dir="0" index="14" bw="1" slack="0"/>
<pin id="198" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln44/14 "/>
</bind>
</comp>

<comp id="213" class="1004" name="NEURONS_INDEX_addr_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="6" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="5" slack="0"/>
<pin id="217" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_INDEX_addr/5 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="3" slack="0"/>
<pin id="222" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="NEURONS_INDEX_load/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="WEIGHTS_INDEX_addr_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="5" slack="0"/>
<pin id="230" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_INDEX_addr/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_access_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="6" slack="0"/>
<pin id="235" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="WEIGHTS_INDEX_load/5 "/>
</bind>
</comp>

<comp id="239" class="1004" name="NEURONS_MEMBRANE_addr_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="5" slack="0"/>
<pin id="243" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_MEMBRANE_addr/5 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="6" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="0"/>
<pin id="249" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="NEURONS_MEMBRANE_load/5 store_ln56/8 store_ln62/10 "/>
</bind>
</comp>

<comp id="252" class="1004" name="NEURONS_STATE_addr_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="5" slack="4"/>
<pin id="256" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_STATE_addr/9 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln61_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/9 "/>
</bind>
</comp>

<comp id="267" class="1005" name="neuron_index_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="5" slack="1"/>
<pin id="269" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="neuron_index (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="neuron_index_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="0"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="1" slack="1"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="neuron_index/5 "/>
</bind>
</comp>

<comp id="278" class="1005" name="empty_28_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="280" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_28 (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="empty_28_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="8" slack="3"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_28/9 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_RNI_Pipeline_VITIS_LOOP_29_2_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="0" slack="0"/>
<pin id="289" dir="0" index="1" bw="8" slack="0"/>
<pin id="290" dir="0" index="2" bw="8" slack="0"/>
<pin id="291" dir="0" index="3" bw="8" slack="0"/>
<pin id="292" dir="0" index="4" bw="8" slack="0"/>
<pin id="293" dir="0" index="5" bw="8" slack="0"/>
<pin id="294" dir="0" index="6" bw="8" slack="1"/>
<pin id="295" dir="0" index="7" bw="8" slack="1"/>
<pin id="296" dir="0" index="8" bw="8" slack="1"/>
<pin id="297" dir="0" index="9" bw="8" slack="1"/>
<pin id="298" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln26/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_inner_layer_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="0" slack="0"/>
<pin id="302" dir="0" index="1" bw="2" slack="0"/>
<pin id="303" dir="0" index="2" bw="6" slack="0"/>
<pin id="304" dir="0" index="3" bw="1" slack="0"/>
<pin id="305" dir="0" index="4" bw="8" slack="0"/>
<pin id="306" dir="0" index="5" bw="8" slack="0"/>
<pin id="307" dir="0" index="6" bw="8" slack="0"/>
<pin id="308" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln36/5 call_ln37/12 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_RNI_Pipeline_VITIS_LOOP_41_3_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="0" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="4"/>
<pin id="320" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_RNI_Pipeline_WEIGHTS_LOOP_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="0" slack="0"/>
<pin id="324" dir="0" index="1" bw="6" slack="0"/>
<pin id="325" dir="0" index="2" bw="8" slack="0"/>
<pin id="326" dir="0" index="3" bw="7" slack="0"/>
<pin id="327" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="328" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="329" dir="0" index="6" bw="8" slack="2147483647"/>
<pin id="330" dir="0" index="7" bw="8" slack="2147483647"/>
<pin id="331" dir="0" index="8" bw="8" slack="5"/>
<pin id="332" dir="0" index="9" bw="8" slack="0"/>
<pin id="333" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln54/6 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_RNI_Pipeline_RESET_LOOP_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="0" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/14 "/>
</bind>
</comp>

<comp id="344" class="1004" name="input_list_0_01_load_load_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="1"/>
<pin id="346" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_list_0_01_load/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="input_list_1_02_load_load_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="1"/>
<pin id="350" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_list_1_02_load/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="input_list_2_03_load_load_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="1"/>
<pin id="354" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_list_2_03_load/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="input_list_3_04_load_load_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="1"/>
<pin id="358" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_list_3_04_load/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="input_buffer_data_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="54" slack="0"/>
<pin id="362" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="input_buffer_data/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="empty_26_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_26/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="input_list_3_1_loc_load_load_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="3"/>
<pin id="371" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_list_3_1_loc_load/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="input_list_2_1_loc_load_load_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="3"/>
<pin id="374" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_list_2_1_loc_load/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="input_list_1_1_loc_load_load_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="3"/>
<pin id="377" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_list_1_1_loc_load/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="input_list_0_1_loc_load_load_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="3"/>
<pin id="380" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_list_0_1_loc_load/4 "/>
</bind>
</comp>

<comp id="381" class="1004" name="icmp_ln52_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="5" slack="0"/>
<pin id="383" dir="0" index="1" bw="5" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/5 "/>
</bind>
</comp>

<comp id="387" class="1004" name="add_ln52_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="5" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/5 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln52_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="5" slack="0"/>
<pin id="395" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="empty_27_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="5" slack="0"/>
<pin id="401" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_27/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="neuron_index_cast_cast_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="4" slack="0"/>
<pin id="405" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="neuron_index_cast_cast/5 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add_i_i67_i_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="4" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_i_i67_i/5 "/>
</bind>
</comp>

<comp id="413" class="1004" name="conv_i63_i_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="5" slack="0"/>
<pin id="415" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv_i63_i/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="store_ln23_store_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="420" dir="0" index="1" bw="8" slack="4"/>
<pin id="421" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="store_ln23_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="424" dir="0" index="1" bw="8" slack="4"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="store_ln23_store_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="428" dir="0" index="1" bw="8" slack="4"/>
<pin id="429" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/5 "/>
</bind>
</comp>

<comp id="430" class="1004" name="store_ln23_store_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="432" dir="0" index="1" bw="8" slack="4"/>
<pin id="433" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/5 "/>
</bind>
</comp>

<comp id="434" class="1004" name="zext_ln54_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="6" slack="0"/>
<pin id="436" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/6 "/>
</bind>
</comp>

<comp id="438" class="1004" name="icmp_ln54_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="6" slack="0"/>
<pin id="440" dir="0" index="1" bw="8" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/6 "/>
</bind>
</comp>

<comp id="444" class="1004" name="trunc_ln54_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="0"/>
<pin id="446" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/6 "/>
</bind>
</comp>

<comp id="449" class="1004" name="p_loc_load_load_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="8" slack="7"/>
<pin id="451" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/8 "/>
</bind>
</comp>

<comp id="453" class="1004" name="icmp_ln59_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="0"/>
<pin id="455" dir="0" index="1" bw="6" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/9 "/>
</bind>
</comp>

<comp id="459" class="1004" name="output_buffer_data_loc_load_load_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="8"/>
<pin id="461" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_buffer_data_loc_load/14 "/>
</bind>
</comp>

<comp id="463" class="1005" name="input_list_0_01_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="1"/>
<pin id="465" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_list_0_01 "/>
</bind>
</comp>

<comp id="469" class="1005" name="input_list_1_02_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="8" slack="1"/>
<pin id="471" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_list_1_02 "/>
</bind>
</comp>

<comp id="475" class="1005" name="input_list_2_03_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="1"/>
<pin id="477" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_list_2_03 "/>
</bind>
</comp>

<comp id="481" class="1005" name="input_list_3_04_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="8" slack="1"/>
<pin id="483" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_list_3_04 "/>
</bind>
</comp>

<comp id="487" class="1005" name="output_buffer_data_loc_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="4"/>
<pin id="489" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="output_buffer_data_loc "/>
</bind>
</comp>

<comp id="493" class="1005" name="p_loc_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="8" slack="5"/>
<pin id="495" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

<comp id="499" class="1005" name="input_list_0_1_loc_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="8" slack="1"/>
<pin id="501" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_list_0_1_loc "/>
</bind>
</comp>

<comp id="505" class="1005" name="input_list_1_1_loc_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="8" slack="1"/>
<pin id="507" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_list_1_1_loc "/>
</bind>
</comp>

<comp id="511" class="1005" name="input_list_2_1_loc_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="8" slack="1"/>
<pin id="513" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_list_2_1_loc "/>
</bind>
</comp>

<comp id="517" class="1005" name="input_list_3_1_loc_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="8" slack="1"/>
<pin id="519" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_list_3_1_loc "/>
</bind>
</comp>

<comp id="535" class="1005" name="empty_26_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="8" slack="1"/>
<pin id="537" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty_26 "/>
</bind>
</comp>

<comp id="555" class="1005" name="add_ln52_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="5" slack="0"/>
<pin id="557" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln52 "/>
</bind>
</comp>

<comp id="560" class="1005" name="zext_ln52_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="64" slack="4"/>
<pin id="562" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln52 "/>
</bind>
</comp>

<comp id="565" class="1005" name="NEURONS_INDEX_addr_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="3" slack="1"/>
<pin id="567" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_INDEX_addr "/>
</bind>
</comp>

<comp id="570" class="1005" name="WEIGHTS_INDEX_addr_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="6" slack="1"/>
<pin id="572" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_INDEX_addr "/>
</bind>
</comp>

<comp id="575" class="1005" name="NEURONS_MEMBRANE_addr_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="6" slack="1"/>
<pin id="577" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_MEMBRANE_addr "/>
</bind>
</comp>

<comp id="580" class="1005" name="NEURONS_INDEX_load_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="6" slack="1"/>
<pin id="582" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_INDEX_load "/>
</bind>
</comp>

<comp id="588" class="1005" name="NEURONS_MEMBRANE_load_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="8" slack="1"/>
<pin id="590" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_MEMBRANE_load "/>
</bind>
</comp>

<comp id="594" class="1005" name="trunc_ln54_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="7" slack="1"/>
<pin id="596" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln54 "/>
</bind>
</comp>

<comp id="602" class="1005" name="icmp_ln59_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="1"/>
<pin id="604" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln59 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="127"><net_src comp="38" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="38" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="38" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="38" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="40" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="40" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="40" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="40" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="40" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="40" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="174"><net_src comp="70" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="2" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="178"><net_src comp="6" pin="0"/><net_sink comp="164" pin=4"/></net>

<net id="179"><net_src comp="8" pin="0"/><net_sink comp="164" pin=5"/></net>

<net id="180"><net_src comp="10" pin="0"/><net_sink comp="164" pin=6"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="164" pin=7"/></net>

<net id="199"><net_src comp="112" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="200"><net_src comp="14" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="201"><net_src comp="16" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="202"><net_src comp="18" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="203"><net_src comp="20" pin="0"/><net_sink comp="182" pin=4"/></net>

<net id="204"><net_src comp="22" pin="0"/><net_sink comp="182" pin=5"/></net>

<net id="205"><net_src comp="24" pin="0"/><net_sink comp="182" pin=6"/></net>

<net id="206"><net_src comp="26" pin="0"/><net_sink comp="182" pin=7"/></net>

<net id="207"><net_src comp="114" pin="0"/><net_sink comp="182" pin=9"/></net>

<net id="208"><net_src comp="114" pin="0"/><net_sink comp="182" pin=10"/></net>

<net id="209"><net_src comp="116" pin="0"/><net_sink comp="182" pin=11"/></net>

<net id="210"><net_src comp="118" pin="0"/><net_sink comp="182" pin=12"/></net>

<net id="211"><net_src comp="120" pin="0"/><net_sink comp="182" pin=13"/></net>

<net id="212"><net_src comp="122" pin="0"/><net_sink comp="182" pin=14"/></net>

<net id="218"><net_src comp="28" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="86" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="213" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="30" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="86" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="226" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="244"><net_src comp="32" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="86" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="239" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="257"><net_src comp="36" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="86" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="104" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="265"><net_src comp="252" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="106" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="270"><net_src comp="80" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="267" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="299"><net_src comp="72" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="309"><net_src comp="88" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="90" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="28" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="312"><net_src comp="36" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="313"><net_src comp="30" pin="0"/><net_sink comp="300" pin=4"/></net>

<net id="314"><net_src comp="32" pin="0"/><net_sink comp="300" pin=5"/></net>

<net id="315"><net_src comp="34" pin="0"/><net_sink comp="300" pin=6"/></net>

<net id="316"><net_src comp="108" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="321"><net_src comp="92" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="334"><net_src comp="100" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="335"><net_src comp="220" pin="3"/><net_sink comp="322" pin=1"/></net>

<net id="336"><net_src comp="246" pin="3"/><net_sink comp="322" pin=2"/></net>

<net id="337"><net_src comp="34" pin="0"/><net_sink comp="322" pin=9"/></net>

<net id="342"><net_src comp="110" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="36" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="344" pin="1"/><net_sink comp="287" pin=4"/></net>

<net id="351"><net_src comp="348" pin="1"/><net_sink comp="287" pin=3"/></net>

<net id="355"><net_src comp="352" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="359"><net_src comp="356" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="363"><net_src comp="164" pin="8"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="360" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="287" pin=5"/></net>

<net id="385"><net_src comp="271" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="82" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="271" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="84" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="396"><net_src comp="271" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="398"><net_src comp="393" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="402"><net_src comp="271" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="399" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="403" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="84" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="416"><net_src comp="407" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="437"><net_src comp="220" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="434" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="233" pin="3"/><net_sink comp="438" pin=1"/></net>

<net id="447"><net_src comp="233" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="322" pin=3"/></net>

<net id="452"><net_src comp="449" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="457"><net_src comp="281" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="102" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="462"><net_src comp="459" pin="1"/><net_sink comp="182" pin=8"/></net>

<net id="466"><net_src comp="124" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="468"><net_src comp="463" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="472"><net_src comp="128" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="474"><net_src comp="469" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="478"><net_src comp="132" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="480"><net_src comp="475" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="484"><net_src comp="136" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="486"><net_src comp="481" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="490"><net_src comp="140" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="492"><net_src comp="487" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="496"><net_src comp="144" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="322" pin=8"/></net>

<net id="498"><net_src comp="493" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="502"><net_src comp="148" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="287" pin=9"/></net>

<net id="504"><net_src comp="499" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="508"><net_src comp="152" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="287" pin=8"/></net>

<net id="510"><net_src comp="505" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="514"><net_src comp="156" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="287" pin=7"/></net>

<net id="516"><net_src comp="511" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="520"><net_src comp="160" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="287" pin=6"/></net>

<net id="522"><net_src comp="517" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="538"><net_src comp="364" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="287" pin=5"/></net>

<net id="558"><net_src comp="387" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="563"><net_src comp="393" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="568"><net_src comp="213" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="573"><net_src comp="226" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="578"><net_src comp="239" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="583"><net_src comp="220" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="591"><net_src comp="246" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="593"><net_src comp="588" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="597"><net_src comp="444" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="322" pin=3"/></net>

<net id="605"><net_src comp="453" pin="2"/><net_sink comp="602" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_stream_V_data_V | {15 }
	Port: output_stream_V_keep_V | {15 }
	Port: output_stream_V_strb_V | {15 }
	Port: output_stream_V_user_V | {15 }
	Port: output_stream_V_last_V | {15 }
	Port: output_stream_V_id_V | {15 }
	Port: output_stream_V_dest_V | {15 }
	Port: NEURONS_MEMBRANE | {5 8 10 11 12 13 }
	Port: NEURONS_STATE | {5 9 11 12 13 14 15 }
 - Input state : 
	Port: RNI : input_stream_V_data_V | {2 }
	Port: RNI : input_stream_V_keep_V | {2 }
	Port: RNI : input_stream_V_strb_V | {2 }
	Port: RNI : input_stream_V_user_V | {2 }
	Port: RNI : input_stream_V_last_V | {2 }
	Port: RNI : input_stream_V_id_V | {2 }
	Port: RNI : input_stream_V_dest_V | {2 }
	Port: RNI : NEURONS_INDEX | {5 6 11 12 13 }
	Port: RNI : WEIGHTS_INDEX | {5 6 11 12 13 }
	Port: RNI : NEURONS_MEMBRANE | {5 6 11 12 13 }
	Port: RNI : WEIGHTS | {5 6 7 11 12 13 }
	Port: RNI : NEURONS_STATE | {5 11 12 13 }
  - Chain level:
	State 1
	State 2
		empty_26 : 1
		call_ln26 : 2
	State 3
	State 4
	State 5
		icmp_ln52 : 1
		add_ln52 : 1
		br_ln52 : 2
		zext_ln52 : 1
		NEURONS_INDEX_addr : 2
		NEURONS_INDEX_load : 3
		empty_27 : 1
		neuron_index_cast_cast : 2
		add_i_i67_i : 3
		conv_i63_i : 4
		WEIGHTS_INDEX_addr : 5
		WEIGHTS_INDEX_load : 6
		NEURONS_MEMBRANE_addr : 2
		NEURONS_MEMBRANE_load : 3
	State 6
		zext_ln54 : 1
		icmp_ln54 : 2
		br_ln54 : 3
		trunc_ln54 : 1
		call_ln54 : 2
	State 7
	State 8
		store_ln56 : 1
	State 9
		icmp_ln59 : 1
		br_ln59 : 2
		store_ln61 : 1
	State 10
	State 11
	State 12
	State 13
	State 14
		write_ln44 : 1
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          | grp_RNI_Pipeline_VITIS_LOOP_29_2_fu_287 |    0    |    0    |    35   |    39   |
|          |          grp_inner_layer_fu_300         |    0    |  17.468 |   499   |   481   |
|   call   | grp_RNI_Pipeline_VITIS_LOOP_41_3_fu_317 |    0    |    0    |    35   |    85   |
|          |   grp_RNI_Pipeline_WEIGHTS_LOOP_fu_322  |    1    |  4.8833 |   203   |   194   |
|          |    grp_RNI_Pipeline_RESET_LOOP_fu_338   |    0    |    0    |    6    |    28   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |             icmp_ln52_fu_381            |    0    |    0    |    0    |    13   |
|   icmp   |             icmp_ln54_fu_438            |    0    |    0    |    0    |    15   |
|          |             icmp_ln59_fu_453            |    0    |    0    |    0    |    15   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|    add   |             add_ln52_fu_387             |    0    |    0    |    0    |    13   |
|          |            add_i_i67_i_fu_407           |    0    |    0    |    0    |    13   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   read   |            empty_read_fu_164            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   write  |             grp_write_fu_182            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|extractvalue|         input_buffer_data_fu_360        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |             empty_26_fu_364             |    0    |    0    |    0    |    0    |
|   trunc  |             empty_27_fu_399             |    0    |    0    |    0    |    0    |
|          |            trunc_ln54_fu_444            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |             zext_ln52_fu_393            |    0    |    0    |    0    |    0    |
|   zext   |      neuron_index_cast_cast_fu_403      |    0    |    0    |    0    |    0    |
|          |            conv_i63_i_fu_413            |    0    |    0    |    0    |    0    |
|          |             zext_ln54_fu_434            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   Total  |                                         |    1    | 22.3513 |   778   |   896   |
|----------|-----------------------------------------|---------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------+--------+--------+--------+--------+
|  NEURONS_INDEX |    0   |   18   |    1   |    -   |
|NEURONS_MEMBRANE|    0   |    8   |    5   |    0   |
|  NEURONS_STATE |    0   |    1   |    1   |    0   |
|     WEIGHTS    |    1   |    0   |    0   |    -   |
|  WEIGHTS_INDEX |    0   |   16   |    6   |    -   |
+----------------+--------+--------+--------+--------+
|      Total     |    1   |   43   |   13   |    0   |
+----------------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|  NEURONS_INDEX_addr_reg_565  |    3   |
|  NEURONS_INDEX_load_reg_580  |    6   |
| NEURONS_MEMBRANE_addr_reg_575|    6   |
| NEURONS_MEMBRANE_load_reg_588|    8   |
|  WEIGHTS_INDEX_addr_reg_570  |    6   |
|       add_ln52_reg_555       |    5   |
|       empty_26_reg_535       |    8   |
|       empty_28_reg_278       |    8   |
|       icmp_ln59_reg_602      |    1   |
|    input_list_0_01_reg_463   |    8   |
|  input_list_0_1_loc_reg_499  |    8   |
|    input_list_1_02_reg_469   |    8   |
|  input_list_1_1_loc_reg_505  |    8   |
|    input_list_2_03_reg_475   |    8   |
|  input_list_2_1_loc_reg_511  |    8   |
|    input_list_3_04_reg_481   |    8   |
|  input_list_3_1_loc_reg_517  |    8   |
|     neuron_index_reg_267     |    5   |
|output_buffer_data_loc_reg_487|   32   |
|         p_loc_reg_493        |    8   |
|      trunc_ln54_reg_594      |    7   |
|       zext_ln52_reg_560      |   64   |
+------------------------------+--------+
|             Total            |   231  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------|------|------|------|--------||---------||---------|
|                   Comp                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------|------|------|------|--------||---------||---------|
|            grp_access_fu_220            |  p0  |   2  |   3  |    6   ||    9    |
|            grp_access_fu_233            |  p0  |   2  |   6  |   12   ||    9    |
|            grp_access_fu_246            |  p0  |   2  |   6  |   12   ||    9    |
|            grp_access_fu_246            |  p1  |   2  |   8  |   16   ||    9    |
| grp_RNI_Pipeline_VITIS_LOOP_29_2_fu_287 |  p5  |   2  |   8  |   16   ||    9    |
|          grp_inner_layer_fu_300         |  p1  |   2  |   2  |    4   |
|   grp_RNI_Pipeline_WEIGHTS_LOOP_fu_322  |  p1  |   2  |   6  |   12   ||    9    |
|   grp_RNI_Pipeline_WEIGHTS_LOOP_fu_322  |  p2  |   2  |   8  |   16   ||    9    |
|   grp_RNI_Pipeline_WEIGHTS_LOOP_fu_322  |  p3  |   2  |   7  |   14   ||    9    |
|-----------------------------------------|------|------|------|--------||---------||---------|
|                  Total                  |      |      |      |   108  ||  14.292 ||    72   |
|-----------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |   22   |   778  |   896  |    -   |
|   Memory  |    1   |    -   |    -   |   43   |   13   |    0   |
|Multiplexer|    -   |    -   |   14   |    -   |   72   |    -   |
|  Register |    -   |    -   |    -   |   231  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   36   |  1052  |   981  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
