I 000048 55 694           1304793163939 arh_si2
(_unit VHDL (poarta_si2 0 33 (arh_si2 0 38 ))
  (_version v38)
  (_time 1304793163939 2011.05.07 21:32:43)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793163936)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 35 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_si2 1 -1
  )
)
I 000048 55 694           1304793168799 arh_si2
(_unit VHDL (poarta_si2 0 33 (arh_si2 0 38 ))
  (_version v38)
  (_time 1304793168799 2011.05.07 21:32:48)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793163936)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 35 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_si2 1 -1
  )
)
I 000049 55 697           1304793169041 arh_sau2
(_unit VHDL (poarta_sau2 0 43 (arh_sau2 0 48 ))
  (_version v38)
  (_time 1304793169040 2011.05.07 21:32:49)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793169039)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 44 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 44 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 45 (_entity (_out ))))
    (_process
      (line__50(_architecture 0 0 50 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_sau2 1 -1
  )
)
I 000048 55 694           1304793174397 arh_si2
(_unit VHDL (poarta_si2 0 33 (arh_si2 0 38 ))
  (_version v38)
  (_time 1304793174397 2011.05.07 21:32:54)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793163936)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 35 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_si2 1 -1
  )
)
I 000049 55 697           1304793174447 arh_sau2
(_unit VHDL (poarta_sau2 0 43 (arh_sau2 0 48 ))
  (_version v38)
  (_time 1304793174447 2011.05.07 21:32:54)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793169039)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 44 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 44 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 45 (_entity (_out ))))
    (_process
      (line__50(_architecture 0 0 50 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_sau2 1 -1
  )
)
I 000049 55 770           1304793174503 arh_sau3
(_unit VHDL (poarta_sau3 0 54 (arh_sau3 0 59 ))
  (_version v38)
  (_time 1304793174502 2011.05.07 21:32:54)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793174501)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 56 (_entity (_out ))))
    (_process
      (line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_sau3 1 -1
  )
)
I 000048 55 694           1304793177869 arh_si2
(_unit VHDL (poarta_si2 0 33 (arh_si2 0 38 ))
  (_version v38)
  (_time 1304793177868 2011.05.07 21:32:57)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793163936)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 35 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_si2 1 -1
  )
)
I 000049 55 697           1304793177908 arh_sau2
(_unit VHDL (poarta_sau2 0 43 (arh_sau2 0 48 ))
  (_version v38)
  (_time 1304793177907 2011.05.07 21:32:57)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793169039)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 44 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 44 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 45 (_entity (_out ))))
    (_process
      (line__50(_architecture 0 0 50 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_sau2 1 -1
  )
)
I 000049 55 770           1304793177946 arh_sau3
(_unit VHDL (poarta_sau3 0 54 (arh_sau3 0 59 ))
  (_version v38)
  (_time 1304793177945 2011.05.07 21:32:57)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793174501)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 56 (_entity (_out ))))
    (_process
      (line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_sau3 1 -1
  )
)
I 000048 55 767           1304793177988 arh_si3
(_unit VHDL (poarta_si3 0 64 (arh_si3 0 69 ))
  (_version v38)
  (_time 1304793177988 2011.05.07 21:32:57)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793177986)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 66 (_entity (_out ))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_si3 1 -1
  )
)
I 000048 55 694           1304793182742 arh_si2
(_unit VHDL (poarta_si2 0 33 (arh_si2 0 38 ))
  (_version v38)
  (_time 1304793182742 2011.05.07 21:33:02)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793163936)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 35 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_si2 1 -1
  )
)
I 000049 55 697           1304793182783 arh_sau2
(_unit VHDL (poarta_sau2 0 43 (arh_sau2 0 48 ))
  (_version v38)
  (_time 1304793182783 2011.05.07 21:33:02)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793169039)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 44 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 44 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 45 (_entity (_out ))))
    (_process
      (line__50(_architecture 0 0 50 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_sau2 1 -1
  )
)
I 000049 55 770           1304793182821 arh_sau3
(_unit VHDL (poarta_sau3 0 54 (arh_sau3 0 59 ))
  (_version v38)
  (_time 1304793182820 2011.05.07 21:33:02)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793174501)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 56 (_entity (_out ))))
    (_process
      (line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_sau3 1 -1
  )
)
I 000048 55 767           1304793182867 arh_si3
(_unit VHDL (poarta_si3 0 64 (arh_si3 0 69 ))
  (_version v38)
  (_time 1304793182867 2011.05.07 21:33:02)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793177986)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 66 (_entity (_out ))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_si3 1 -1
  )
)
I 000048 55 694           1304793188036 arh_si2
(_unit VHDL (poarta_si2 0 33 (arh_si2 0 38 ))
  (_version v38)
  (_time 1304793188035 2011.05.07 21:33:08)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793163936)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 35 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_si2 1 -1
  )
)
I 000049 55 697           1304793188077 arh_sau2
(_unit VHDL (poarta_sau2 0 43 (arh_sau2 0 48 ))
  (_version v38)
  (_time 1304793188076 2011.05.07 21:33:08)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793169039)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 44 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 44 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 45 (_entity (_out ))))
    (_process
      (line__50(_architecture 0 0 50 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_sau2 1 -1
  )
)
I 000049 55 770           1304793188114 arh_sau3
(_unit VHDL (poarta_sau3 0 54 (arh_sau3 0 59 ))
  (_version v38)
  (_time 1304793188113 2011.05.07 21:33:08)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793174501)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 56 (_entity (_out ))))
    (_process
      (line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_sau3 1 -1
  )
)
I 000048 55 767           1304793188163 arh_si3
(_unit VHDL (poarta_si3 0 64 (arh_si3 0 69 ))
  (_version v38)
  (_time 1304793188162 2011.05.07 21:33:08)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793177986)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 66 (_entity (_out ))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_si3 1 -1
  )
)
I 000048 55 694           1304793192052 arh_si2
(_unit VHDL (poarta_si2 0 33 (arh_si2 0 38 ))
  (_version v38)
  (_time 1304793192052 2011.05.07 21:33:12)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793163936)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 35 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_si2 1 -1
  )
)
I 000049 55 697           1304793192092 arh_sau2
(_unit VHDL (poarta_sau2 0 43 (arh_sau2 0 48 ))
  (_version v38)
  (_time 1304793192091 2011.05.07 21:33:12)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793169039)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 44 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 44 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 45 (_entity (_out ))))
    (_process
      (line__50(_architecture 0 0 50 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_sau2 1 -1
  )
)
I 000049 55 770           1304793192129 arh_sau3
(_unit VHDL (poarta_sau3 0 54 (arh_sau3 0 59 ))
  (_version v38)
  (_time 1304793192129 2011.05.07 21:33:12)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793174501)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 56 (_entity (_out ))))
    (_process
      (line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_sau3 1 -1
  )
)
I 000048 55 767           1304793192175 arh_si3
(_unit VHDL (poarta_si3 0 64 (arh_si3 0 69 ))
  (_version v38)
  (_time 1304793192174 2011.05.07 21:33:12)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793177986)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 66 (_entity (_out ))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_si3 1 -1
  )
)
I 000048 55 694           1304793226978 arh_si2
(_unit VHDL (poarta_si2 0 33 (arh_si2 0 38 ))
  (_version v38)
  (_time 1304793226978 2011.05.07 21:33:46)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793163936)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 35 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_si2 1 -1
  )
)
I 000049 55 697           1304793227021 arh_sau2
(_unit VHDL (poarta_sau2 0 43 (arh_sau2 0 48 ))
  (_version v38)
  (_time 1304793227020 2011.05.07 21:33:47)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793169039)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 44 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 44 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 45 (_entity (_out ))))
    (_process
      (line__50(_architecture 0 0 50 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_sau2 1 -1
  )
)
I 000049 55 770           1304793227061 arh_sau3
(_unit VHDL (poarta_sau3 0 54 (arh_sau3 0 59 ))
  (_version v38)
  (_time 1304793227060 2011.05.07 21:33:47)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793174501)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 56 (_entity (_out ))))
    (_process
      (line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_sau3 1 -1
  )
)
I 000048 55 767           1304793227104 arh_si3
(_unit VHDL (poarta_si3 0 64 (arh_si3 0 69 ))
  (_version v38)
  (_time 1304793227103 2011.05.07 21:33:47)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793177986)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 66 (_entity (_out ))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_si3 1 -1
  )
)
I 000048 55 619           1304793227142 arh_inv
(_unit VHDL (inversor 0 76 (arh_inv 0 81 ))
  (_version v38)
  (_time 1304793227141 2011.05.07 21:33:47)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793152485)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 77 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 78 (_entity (_out ))))
    (_process
      (line__83(_architecture 0 0 83 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_inv 1 -1
  )
)
I 000048 55 694           1304793286192 arh_si2
(_unit VHDL (poarta_si2 0 33 (arh_si2 0 38 ))
  (_version v38)
  (_time 1304793286192 2011.05.07 21:34:46)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793163936)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 35 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_si2 1 -1
  )
)
I 000049 55 697           1304793286234 arh_sau2
(_unit VHDL (poarta_sau2 0 43 (arh_sau2 0 48 ))
  (_version v38)
  (_time 1304793286233 2011.05.07 21:34:46)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793169039)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 44 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 44 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 45 (_entity (_out ))))
    (_process
      (line__50(_architecture 0 0 50 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_sau2 1 -1
  )
)
I 000049 55 770           1304793286276 arh_sau3
(_unit VHDL (poarta_sau3 0 54 (arh_sau3 0 59 ))
  (_version v38)
  (_time 1304793286276 2011.05.07 21:34:46)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793174501)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 56 (_entity (_out ))))
    (_process
      (line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_sau3 1 -1
  )
)
I 000048 55 767           1304793286321 arh_si3
(_unit VHDL (poarta_si3 0 64 (arh_si3 0 69 ))
  (_version v38)
  (_time 1304793286320 2011.05.07 21:34:46)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793177986)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 66 (_entity (_out ))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_si3 1 -1
  )
)
I 000048 55 619           1304793286359 arh_inv
(_unit VHDL (inversor 0 76 (arh_inv 0 81 ))
  (_version v38)
  (_time 1304793286358 2011.05.07 21:34:46)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793152485)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 77 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 78 (_entity (_out ))))
    (_process
      (line__83(_architecture 0 0 83 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_inv 1 -1
  )
)
I 000048 55 694           1304793313876 arh_si2
(_unit VHDL (poarta_si2 0 33 (arh_si2 0 38 ))
  (_version v38)
  (_time 1304793313876 2011.05.07 21:35:13)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793163936)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 35 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_si2 1 -1
  )
)
I 000049 55 697           1304793313925 arh_sau2
(_unit VHDL (poarta_sau2 0 43 (arh_sau2 0 48 ))
  (_version v38)
  (_time 1304793313925 2011.05.07 21:35:13)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793169039)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 44 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 44 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 45 (_entity (_out ))))
    (_process
      (line__50(_architecture 0 0 50 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_sau2 1 -1
  )
)
I 000049 55 770           1304793313964 arh_sau3
(_unit VHDL (poarta_sau3 0 54 (arh_sau3 0 59 ))
  (_version v38)
  (_time 1304793313964 2011.05.07 21:35:13)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793174501)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 56 (_entity (_out ))))
    (_process
      (line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_sau3 1 -1
  )
)
I 000048 55 767           1304793314005 arh_si3
(_unit VHDL (poarta_si3 0 64 (arh_si3 0 69 ))
  (_version v38)
  (_time 1304793314005 2011.05.07 21:35:14)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793177986)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 66 (_entity (_out ))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_si3 1 -1
  )
)
I 000048 55 619           1304793314044 arh_inv
(_unit VHDL (inversor 0 76 (arh_inv 0 81 ))
  (_version v38)
  (_time 1304793314044 2011.05.07 21:35:14)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793152485)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 77 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 78 (_entity (_out ))))
    (_process
      (line__83(_architecture 0 0 83 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_inv 1 -1
  )
)
I 000048 55 694           1304793347239 arh_si2
(_unit VHDL (poarta_si2 0 33 (arh_si2 0 38 ))
  (_version v38)
  (_time 1304793347239 2011.05.07 21:35:47)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793163936)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 35 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_si2 1 -1
  )
)
I 000049 55 697           1304793347280 arh_sau2
(_unit VHDL (poarta_sau2 0 43 (arh_sau2 0 48 ))
  (_version v38)
  (_time 1304793347280 2011.05.07 21:35:47)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793169039)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 44 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 44 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 45 (_entity (_out ))))
    (_process
      (line__50(_architecture 0 0 50 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_sau2 1 -1
  )
)
I 000049 55 770           1304793347319 arh_sau3
(_unit VHDL (poarta_sau3 0 54 (arh_sau3 0 59 ))
  (_version v38)
  (_time 1304793347318 2011.05.07 21:35:47)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793174501)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 56 (_entity (_out ))))
    (_process
      (line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_sau3 1 -1
  )
)
I 000048 55 767           1304793347358 arh_si3
(_unit VHDL (poarta_si3 0 64 (arh_si3 0 69 ))
  (_version v38)
  (_time 1304793347357 2011.05.07 21:35:47)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793177986)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 66 (_entity (_out ))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_si3 1 -1
  )
)
I 000048 55 619           1304793347397 arh_inv
(_unit VHDL (inversor 0 76 (arh_inv 0 81 ))
  (_version v38)
  (_time 1304793347396 2011.05.07 21:35:47)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793152485)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 77 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 78 (_entity (_out ))))
    (_process
      (line__83(_architecture 0 0 83 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_inv 1 -1
  )
)
I 000048 55 694           1304793358633 arh_si2
(_unit VHDL (poarta_si2 0 33 (arh_si2 0 38 ))
  (_version v38)
  (_time 1304793358633 2011.05.07 21:35:58)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793163936)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 35 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_si2 1 -1
  )
)
I 000049 55 697           1304793358674 arh_sau2
(_unit VHDL (poarta_sau2 0 43 (arh_sau2 0 48 ))
  (_version v38)
  (_time 1304793358673 2011.05.07 21:35:58)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793169039)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 44 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 44 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 45 (_entity (_out ))))
    (_process
      (line__50(_architecture 0 0 50 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_sau2 1 -1
  )
)
I 000049 55 770           1304793358712 arh_sau3
(_unit VHDL (poarta_sau3 0 54 (arh_sau3 0 59 ))
  (_version v38)
  (_time 1304793358711 2011.05.07 21:35:58)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793174501)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 56 (_entity (_out ))))
    (_process
      (line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_sau3 1 -1
  )
)
I 000048 55 767           1304793358753 arh_si3
(_unit VHDL (poarta_si3 0 64 (arh_si3 0 69 ))
  (_version v38)
  (_time 1304793358752 2011.05.07 21:35:58)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793177986)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 66 (_entity (_out ))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_si3 1 -1
  )
)
I 000048 55 619           1304793358790 arh_inv
(_unit VHDL (inversor 0 76 (arh_inv 0 81 ))
  (_version v38)
  (_time 1304793358789 2011.05.07 21:35:58)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793152485)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 77 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 78 (_entity (_out ))))
    (_process
      (line__83(_architecture 0 0 83 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_inv 1 -1
  )
)
I 000048 55 694           1304793380553 arh_si2
(_unit VHDL (poarta_si2 0 33 (arh_si2 0 38 ))
  (_version v38)
  (_time 1304793380553 2011.05.07 21:36:20)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793163936)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 35 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_si2 1 -1
  )
)
I 000049 55 697           1304793380594 arh_sau2
(_unit VHDL (poarta_sau2 0 43 (arh_sau2 0 48 ))
  (_version v38)
  (_time 1304793380593 2011.05.07 21:36:20)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793169039)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 44 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 44 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 45 (_entity (_out ))))
    (_process
      (line__50(_architecture 0 0 50 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_sau2 1 -1
  )
)
I 000049 55 770           1304793380639 arh_sau3
(_unit VHDL (poarta_sau3 0 54 (arh_sau3 0 59 ))
  (_version v38)
  (_time 1304793380638 2011.05.07 21:36:20)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793174501)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 56 (_entity (_out ))))
    (_process
      (line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_sau3 1 -1
  )
)
I 000048 55 767           1304793380681 arh_si3
(_unit VHDL (poarta_si3 0 64 (arh_si3 0 69 ))
  (_version v38)
  (_time 1304793380680 2011.05.07 21:36:20)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793177986)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 66 (_entity (_out ))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_si3 1 -1
  )
)
I 000048 55 619           1304793380721 arh_inv
(_unit VHDL (inversor 0 76 (arh_inv 0 81 ))
  (_version v38)
  (_time 1304793380720 2011.05.07 21:36:20)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793152485)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 77 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 78 (_entity (_out ))))
    (_process
      (line__83(_architecture 0 0 83 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_inv 1 -1
  )
)
I 000048 55 694           1304793429499 arh_si2
(_unit VHDL (poarta_si2 0 33 (arh_si2 0 38 ))
  (_version v38)
  (_time 1304793429499 2011.05.07 21:37:09)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793163936)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 35 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_si2 1 -1
  )
)
I 000049 55 697           1304793429541 arh_sau2
(_unit VHDL (poarta_sau2 0 43 (arh_sau2 0 48 ))
  (_version v38)
  (_time 1304793429541 2011.05.07 21:37:09)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793169039)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 44 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 44 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 45 (_entity (_out ))))
    (_process
      (line__50(_architecture 0 0 50 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_sau2 1 -1
  )
)
I 000049 55 770           1304793429585 arh_sau3
(_unit VHDL (poarta_sau3 0 54 (arh_sau3 0 59 ))
  (_version v38)
  (_time 1304793429584 2011.05.07 21:37:09)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793174501)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 56 (_entity (_out ))))
    (_process
      (line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_sau3 1 -1
  )
)
I 000048 55 767           1304793429627 arh_si3
(_unit VHDL (poarta_si3 0 64 (arh_si3 0 69 ))
  (_version v38)
  (_time 1304793429626 2011.05.07 21:37:09)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793177986)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 66 (_entity (_out ))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_si3 1 -1
  )
)
I 000048 55 619           1304793429672 arh_inv
(_unit VHDL (inversor 0 76 (arh_inv 0 81 ))
  (_version v38)
  (_time 1304793429671 2011.05.07 21:37:09)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793152485)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 77 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 78 (_entity (_out ))))
    (_process
      (line__83(_architecture 0 0 83 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_inv 1 -1
  )
)
I 000048 55 694           1304793441770 arh_si2
(_unit VHDL (poarta_si2 0 33 (arh_si2 0 38 ))
  (_version v38)
  (_time 1304793441770 2011.05.07 21:37:21)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793163936)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 35 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_si2 1 -1
  )
)
I 000049 55 697           1304793441819 arh_sau2
(_unit VHDL (poarta_sau2 0 43 (arh_sau2 0 48 ))
  (_version v38)
  (_time 1304793441819 2011.05.07 21:37:21)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793169039)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 44 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 44 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 45 (_entity (_out ))))
    (_process
      (line__50(_architecture 0 0 50 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_sau2 1 -1
  )
)
I 000049 55 770           1304793441857 arh_sau3
(_unit VHDL (poarta_sau3 0 54 (arh_sau3 0 59 ))
  (_version v38)
  (_time 1304793441857 2011.05.07 21:37:21)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793174501)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 56 (_entity (_out ))))
    (_process
      (line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_sau3 1 -1
  )
)
I 000048 55 767           1304793441896 arh_si3
(_unit VHDL (poarta_si3 0 64 (arh_si3 0 69 ))
  (_version v38)
  (_time 1304793441895 2011.05.07 21:37:21)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793177986)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 66 (_entity (_out ))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_si3 1 -1
  )
)
I 000048 55 619           1304793441934 arh_inv
(_unit VHDL (inversor 0 76 (arh_inv 0 81 ))
  (_version v38)
  (_time 1304793441933 2011.05.07 21:37:21)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793152485)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 77 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 78 (_entity (_out ))))
    (_process
      (line__83(_architecture 0 0 83 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_inv 1 -1
  )
)
I 000050 55 6979          1304793441975 arhexces3
(_unit VHDL (exces3 0 28 (arhexces3 0 87 ))
  (_version v38)
  (_time 1304793441975 2011.05.07 21:37:21)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1304793152464)
    (_use )
  )
  (_component
    (poarta_si2
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 89 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 89 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 90 (_entity (_out ))))
      )
    )
    (poarta_sau3
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 99 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 99 (_entity (_in ))))
        (_port (_internal c ~extSTD.STANDARD.BIT 0 99 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 100 (_entity (_out ))))
      )
    )
    (inversor
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 104 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 105 (_entity (_out ))))
      )
    )
    (poarta_si3
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 109 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 109 (_entity (_in ))))
        (_port (_internal c ~extSTD.STANDARD.BIT 0 109 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 110 (_entity (_out ))))
      )
    )
    (poarta_sau2
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 94 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 94 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation u1 0 118 (_component poarta_si2 )
    (_port
      ((a)(x1))
      ((b)(x3))
      ((y)(y0))
    )
    (_use (_entity . poarta_si2)
    )
  )
  (_instantiation u2 0 119 (_component poarta_si2 )
    (_port
      ((a)(x1))
      ((b)(x2))
      ((y)(y1))
    )
    (_use (_entity . poarta_si2)
    )
  )
  (_instantiation u3 0 120 (_component poarta_sau3 )
    (_port
      ((a)(x0))
      ((b)(y0))
      ((c)(y1))
      ((y)(i0))
    )
    (_use (_entity . poarta_sau3)
    )
  )
  (_instantiation u4 0 122 (_component inversor )
    (_port
      ((a)(x1))
      ((y)(y2))
    )
    (_use (_entity . inversor)
    )
  )
  (_instantiation u5 0 123 (_component poarta_si2 )
    (_port
      ((a)(x3))
      ((b)(y2))
      ((y)(y3))
    )
    (_use (_entity . poarta_si2)
    )
  )
  (_instantiation u6 0 124 (_component poarta_si2 )
    (_port
      ((a)(x2))
      ((b)(y2))
      ((y)(y4))
    )
    (_use (_entity . poarta_si2)
    )
  )
  (_instantiation u7 0 125 (_component inversor )
    (_port
      ((a)(x2))
      ((y)(y5))
    )
    (_use (_entity . inversor)
    )
  )
  (_instantiation u8 0 126 (_component inversor )
    (_port
      ((a)(x3))
      ((y)(y6))
    )
    (_use (_entity . inversor)
    )
  )
  (_instantiation u9 0 127 (_component poarta_si3 )
    (_port
      ((a)(y5))
      ((b)(y6))
      ((c)(x1))
      ((y)(y7))
    )
    (_use (_entity . poarta_si3)
    )
  )
  (_instantiation u10 0 128 (_component poarta_sau3 )
    (_port
      ((a)(y3))
      ((b)(y4))
      ((c)(y7))
      ((y)(i1))
    )
    (_use (_entity . poarta_sau3)
    )
  )
  (_instantiation u11 0 130 (_component poarta_si2 )
    (_port
      ((a)(y5))
      ((b)(y6))
      ((y)(y8))
    )
    (_use (_entity . poarta_si2)
    )
  )
  (_instantiation u12 0 131 (_component poarta_si2 )
    (_port
      ((a)(x2))
      ((b)(x3))
      ((y)(y9))
    )
    (_use (_entity . poarta_si2)
    )
  )
  (_instantiation u13 0 132 (_component poarta_sau2 )
    (_port
      ((a)(y8))
      ((b)(y9))
      ((y)(i2))
    )
    (_use (_entity . poarta_sau2)
    )
  )
  (_instantiation u14 0 134 (_component poarta_sau2 )
    (_port
      ((a)(x2))
      ((b)(y6))
      ((y)(y10))
    )
    (_use (_entity . poarta_sau2)
    )
  )
  (_instantiation u15 0 135 (_component poarta_sau2 )
    (_port
      ((a)(y8))
      ((b)(y10))
      ((y)(i3))
    )
    (_use (_entity . poarta_sau2)
    )
  )
  (_object
    (_port (_internal b0 ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
    (_port (_internal b1 ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
    (_port (_internal b2 ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
    (_port (_internal b3 ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
    (_port (_internal e0 ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
    (_port (_internal e1 ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
    (_port (_internal e2 ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
    (_port (_internal e3 ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
    (_signal (_internal x0 ~extSTD.STANDARD.BIT 0 113 (_architecture (_uni ))))
    (_signal (_internal x1 ~extSTD.STANDARD.BIT 0 113 (_architecture (_uni ))))
    (_signal (_internal x2 ~extSTD.STANDARD.BIT 0 113 (_architecture (_uni ))))
    (_signal (_internal x3 ~extSTD.STANDARD.BIT 0 113 (_architecture (_uni ))))
    (_signal (_internal y0 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y1 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y2 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y3 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y4 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y5 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y6 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y7 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y8 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y9 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y10 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal i0 ~extSTD.STANDARD.BIT 0 115 (_architecture (_uni ))))
    (_signal (_internal i1 ~extSTD.STANDARD.BIT 0 115 (_architecture (_uni ))))
    (_signal (_internal i2 ~extSTD.STANDARD.BIT 0 115 (_architecture (_uni ))))
    (_signal (_internal i3 ~extSTD.STANDARD.BIT 0 115 (_architecture (_uni ))))
    (_process
      (line__137(_architecture 0 0 137 (_assignment (_simple)(_alias((e0)(i0)))(_target(4))(_sensitivity(23)))))
      (line__138(_architecture 1 0 138 (_assignment (_simple)(_alias((e1)(i1)))(_target(5))(_sensitivity(24)))))
      (line__139(_architecture 2 0 139 (_assignment (_simple)(_alias((e2)(i2)))(_target(6))(_sensitivity(25)))))
      (line__140(_architecture 3 0 140 (_assignment (_simple)(_alias((e3)(i3)))(_target(7))(_sensitivity(26)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arhexces3 4 -1
  )
)
I 000048 55 694           1304793985656 arh_si2
(_unit VHDL (poarta_si2 0 33 (arh_si2 0 38 ))
  (_version v38)
  (_time 1304793985656 2011.05.07 21:46:25)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793163936)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 35 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_si2 1 -1
  )
)
I 000049 55 697           1304793985778 arh_sau2
(_unit VHDL (poarta_sau2 0 43 (arh_sau2 0 48 ))
  (_version v38)
  (_time 1304793985778 2011.05.07 21:46:25)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793169039)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 44 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 44 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 45 (_entity (_out ))))
    (_process
      (line__50(_architecture 0 0 50 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_sau2 1 -1
  )
)
I 000049 55 770           1304793985822 arh_sau3
(_unit VHDL (poarta_sau3 0 54 (arh_sau3 0 59 ))
  (_version v38)
  (_time 1304793985821 2011.05.07 21:46:25)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793174501)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 56 (_entity (_out ))))
    (_process
      (line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_sau3 1 -1
  )
)
I 000048 55 767           1304793985868 arh_si3
(_unit VHDL (poarta_si3 0 64 (arh_si3 0 69 ))
  (_version v38)
  (_time 1304793985867 2011.05.07 21:46:25)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793177986)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 66 (_entity (_out ))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_si3 1 -1
  )
)
I 000048 55 619           1304793985914 arh_inv
(_unit VHDL (inversor 0 76 (arh_inv 0 81 ))
  (_version v38)
  (_time 1304793985913 2011.05.07 21:46:25)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304793152485)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 77 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 78 (_entity (_out ))))
    (_process
      (line__83(_architecture 0 0 83 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_inv 1 -1
  )
)
I 000050 55 6977          1304793985964 arhexces3
(_unit VHDL (exces3 0 28 (arhexces3 0 87 ))
  (_version v38)
  (_time 1304793985964 2011.05.07 21:46:25)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1304793152464)
    (_use )
  )
  (_component
    (poarta_si2
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 89 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 89 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 90 (_entity (_out ))))
      )
    )
    (poarta_sau3
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 99 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 99 (_entity (_in ))))
        (_port (_internal c ~extSTD.STANDARD.BIT 0 99 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 100 (_entity (_out ))))
      )
    )
    (inversor
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 104 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 105 (_entity (_out ))))
      )
    )
    (poarta_si3
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 109 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 109 (_entity (_in ))))
        (_port (_internal c ~extSTD.STANDARD.BIT 0 109 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 110 (_entity (_out ))))
      )
    )
    (poarta_sau2
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 94 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 94 (_entity (_in ))))
        (_port (_internal y ~extSTD.STANDARD.BIT 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation u1 0 118 (_component poarta_si2 )
    (_port
      ((a)(x1))
      ((b)(x3))
      ((y)(y0))
    )
    (_use (_entity . poarta_si2)
    )
  )
  (_instantiation u2 0 119 (_component poarta_si2 )
    (_port
      ((a)(x1))
      ((b)(x2))
      ((y)(y1))
    )
    (_use (_entity . poarta_si2)
    )
  )
  (_instantiation u3 0 120 (_component poarta_sau3 )
    (_port
      ((a)(x0))
      ((b)(y0))
      ((c)(y1))
      ((y)(i0))
    )
    (_use (_entity . poarta_sau3)
    )
  )
  (_instantiation u4 0 122 (_component inversor )
    (_port
      ((a)(x1))
      ((y)(y2))
    )
    (_use (_entity . inversor)
    )
  )
  (_instantiation u5 0 123 (_component poarta_si2 )
    (_port
      ((a)(x3))
      ((b)(y2))
      ((y)(y3))
    )
    (_use (_entity . poarta_si2)
    )
  )
  (_instantiation u6 0 124 (_component poarta_si2 )
    (_port
      ((a)(x2))
      ((b)(y2))
      ((y)(y4))
    )
    (_use (_entity . poarta_si2)
    )
  )
  (_instantiation u7 0 125 (_component inversor )
    (_port
      ((a)(x2))
      ((y)(y5))
    )
    (_use (_entity . inversor)
    )
  )
  (_instantiation u8 0 126 (_component inversor )
    (_port
      ((a)(x3))
      ((y)(y6))
    )
    (_use (_entity . inversor)
    )
  )
  (_instantiation u9 0 127 (_component poarta_si3 )
    (_port
      ((a)(y5))
      ((b)(y6))
      ((c)(x1))
      ((y)(y7))
    )
    (_use (_entity . poarta_si3)
    )
  )
  (_instantiation u10 0 128 (_component poarta_sau3 )
    (_port
      ((a)(y3))
      ((b)(y4))
      ((c)(y7))
      ((y)(i1))
    )
    (_use (_entity . poarta_sau3)
    )
  )
  (_instantiation u11 0 130 (_component poarta_si2 )
    (_port
      ((a)(y5))
      ((b)(y6))
      ((y)(y8))
    )
    (_use (_entity . poarta_si2)
    )
  )
  (_instantiation u12 0 131 (_component poarta_si2 )
    (_port
      ((a)(x2))
      ((b)(x3))
      ((y)(y9))
    )
    (_use (_entity . poarta_si2)
    )
  )
  (_instantiation u13 0 132 (_component poarta_sau2 )
    (_port
      ((a)(y8))
      ((b)(y9))
      ((y)(i2))
    )
    (_use (_entity . poarta_sau2)
    )
  )
  (_instantiation u14 0 134 (_component poarta_si2 )
    (_port
      ((a)(x2))
      ((b)(y6))
      ((y)(y10))
    )
    (_use (_entity . poarta_si2)
    )
  )
  (_instantiation u15 0 135 (_component poarta_sau2 )
    (_port
      ((a)(y8))
      ((b)(y10))
      ((y)(i3))
    )
    (_use (_entity . poarta_sau2)
    )
  )
  (_object
    (_port (_internal b0 ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
    (_port (_internal b1 ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
    (_port (_internal b2 ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
    (_port (_internal b3 ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
    (_port (_internal e0 ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
    (_port (_internal e1 ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
    (_port (_internal e2 ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
    (_port (_internal e3 ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
    (_signal (_internal x0 ~extSTD.STANDARD.BIT 0 113 (_architecture (_uni ))))
    (_signal (_internal x1 ~extSTD.STANDARD.BIT 0 113 (_architecture (_uni ))))
    (_signal (_internal x2 ~extSTD.STANDARD.BIT 0 113 (_architecture (_uni ))))
    (_signal (_internal x3 ~extSTD.STANDARD.BIT 0 113 (_architecture (_uni ))))
    (_signal (_internal y0 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y1 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y2 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y3 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y4 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y5 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y6 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y7 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y8 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y9 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y10 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal i0 ~extSTD.STANDARD.BIT 0 115 (_architecture (_uni ))))
    (_signal (_internal i1 ~extSTD.STANDARD.BIT 0 115 (_architecture (_uni ))))
    (_signal (_internal i2 ~extSTD.STANDARD.BIT 0 115 (_architecture (_uni ))))
    (_signal (_internal i3 ~extSTD.STANDARD.BIT 0 115 (_architecture (_uni ))))
    (_process
      (line__137(_architecture 0 0 137 (_assignment (_simple)(_alias((e0)(i0)))(_target(4))(_sensitivity(23)))))
      (line__138(_architecture 1 0 138 (_assignment (_simple)(_alias((e1)(i1)))(_target(5))(_sensitivity(24)))))
      (line__139(_architecture 2 0 139 (_assignment (_simple)(_alias((e2)(i2)))(_target(6))(_sensitivity(25)))))
      (line__140(_architecture 3 0 140 (_assignment (_simple)(_alias((e3)(i3)))(_target(7))(_sensitivity(26)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arhexces3 4 -1
  )
)
I 000048 55 696           1304794269496 arh_si2
(_unit VHDL (poarta_si2 0 33 (arh_si2 0 38 ))
  (_version v38)
  (_time 1304794269496 2011.05.07 21:51:09)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304794269494)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
    (_port (_internal ysi ~extSTD.STANDARD.BIT 0 35 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_si2 1 -1
  )
)
I 000049 55 700           1304794269546 arh_sau2
(_unit VHDL (poarta_sau2 0 43 (arh_sau2 0 48 ))
  (_version v38)
  (_time 1304794269545 2011.05.07 21:51:09)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304794269544)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 44 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 44 (_entity (_in ))))
    (_port (_internal ysau ~extSTD.STANDARD.BIT 0 45 (_entity (_out ))))
    (_process
      (line__50(_architecture 0 0 50 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_sau2 1 -1
  )
)
I 000049 55 774           1304794269587 arh_sau3
(_unit VHDL (poarta_sau3 0 54 (arh_sau3 0 59 ))
  (_version v38)
  (_time 1304794269586 2011.05.07 21:51:09)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304794269585)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal ysau3 ~extSTD.STANDARD.BIT 0 56 (_entity (_out ))))
    (_process
      (line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_sau3 1 -1
  )
)
I 000048 55 770           1304794269628 arh_si3
(_unit VHDL (poarta_si3 0 64 (arh_si3 0 69 ))
  (_version v38)
  (_time 1304794269627 2011.05.07 21:51:09)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304794269626)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal ysi3 ~extSTD.STANDARD.BIT 0 66 (_entity (_out ))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_si3 1 -1
  )
)
I 000048 55 620           1304794269674 arh_inv
(_unit VHDL (inversor 0 76 (arh_inv 0 81 ))
  (_version v38)
  (_time 1304794269673 2011.05.07 21:51:09)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304794269672)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 77 (_entity (_in ))))
    (_port (_internal yn ~extSTD.STANDARD.BIT 0 78 (_entity (_out ))))
    (_process
      (line__83(_architecture 0 0 83 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_inv 1 -1
  )
)
I 000050 55 6513          1304794269716 arhexces3
(_unit VHDL (exces3 0 28 (arhexces3 0 87 ))
  (_version v38)
  (_time 1304794269716 2011.05.07 21:51:09)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1304793152464)
    (_use )
  )
  (_component
    (poarta_si2
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 89 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 89 (_entity (_in ))))
        (_port (_internal ysi ~extSTD.STANDARD.BIT 0 90 (_entity (_out ))))
      )
    )
    (poarta_sau3
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 99 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 99 (_entity (_in ))))
        (_port (_internal c ~extSTD.STANDARD.BIT 0 99 (_entity (_in ))))
        (_port (_internal ysau3 ~extSTD.STANDARD.BIT 0 100 (_entity (_out ))))
      )
    )
    (inversor
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 104 (_entity (_in ))))
        (_port (_internal yn ~extSTD.STANDARD.BIT 0 105 (_entity (_out ))))
      )
    )
    (poarta_si3
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 109 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 109 (_entity (_in ))))
        (_port (_internal c ~extSTD.STANDARD.BIT 0 109 (_entity (_in ))))
        (_port (_internal ysi3 ~extSTD.STANDARD.BIT 0 110 (_entity (_out ))))
      )
    )
    (poarta_sau2
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 94 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 94 (_entity (_in ))))
        (_port (_internal ysau ~extSTD.STANDARD.BIT 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation u1 0 118 (_component poarta_si2 )
    (_port
      ((a)(x1))
      ((b)(x3))
      ((ysi)(y0))
    )
    (_use (_entity . poarta_si2)
    )
  )
  (_instantiation u2 0 119 (_component poarta_si2 )
    (_port
      ((a)(x1))
      ((b)(x2))
      ((ysi)(y1))
    )
    (_use (_entity . poarta_si2)
    )
  )
  (_instantiation u3 0 120 (_component poarta_sau3 )
    (_port
      ((a)(x0))
      ((b)(y0))
      ((c)(y1))
      ((ysau3)(e0))
    )
    (_use (_entity . poarta_sau3)
    )
  )
  (_instantiation u4 0 122 (_component inversor )
    (_port
      ((a)(x1))
      ((yn)(y2))
    )
    (_use (_entity . inversor)
    )
  )
  (_instantiation u5 0 123 (_component poarta_si2 )
    (_port
      ((a)(x3))
      ((b)(y2))
      ((ysi)(y3))
    )
    (_use (_entity . poarta_si2)
    )
  )
  (_instantiation u6 0 124 (_component poarta_si2 )
    (_port
      ((a)(x2))
      ((b)(y2))
      ((ysi)(y4))
    )
    (_use (_entity . poarta_si2)
    )
  )
  (_instantiation u7 0 125 (_component inversor )
    (_port
      ((a)(x2))
      ((yn)(y5))
    )
    (_use (_entity . inversor)
    )
  )
  (_instantiation u8 0 126 (_component inversor )
    (_port
      ((a)(x3))
      ((yn)(y6))
    )
    (_use (_entity . inversor)
    )
  )
  (_instantiation u9 0 127 (_component poarta_si3 )
    (_port
      ((a)(y5))
      ((b)(y6))
      ((c)(x1))
      ((ysi3)(y7))
    )
    (_use (_entity . poarta_si3)
    )
  )
  (_instantiation u10 0 128 (_component poarta_sau3 )
    (_port
      ((a)(y3))
      ((b)(y4))
      ((c)(y7))
      ((ysau3)(e1))
    )
    (_use (_entity . poarta_sau3)
    )
  )
  (_instantiation u11 0 130 (_component poarta_si2 )
    (_port
      ((a)(y5))
      ((b)(y6))
      ((ysi)(y8))
    )
    (_use (_entity . poarta_si2)
    )
  )
  (_instantiation u12 0 131 (_component poarta_si2 )
    (_port
      ((a)(x2))
      ((b)(x3))
      ((ysi)(y9))
    )
    (_use (_entity . poarta_si2)
    )
  )
  (_instantiation u13 0 132 (_component poarta_sau2 )
    (_port
      ((a)(y8))
      ((b)(y9))
      ((ysau)(e2))
    )
    (_use (_entity . poarta_sau2)
    )
  )
  (_instantiation u14 0 134 (_component poarta_si2 )
    (_port
      ((a)(x2))
      ((b)(y6))
      ((ysi)(y10))
    )
    (_use (_entity . poarta_si2)
    )
  )
  (_instantiation u15 0 135 (_component poarta_sau2 )
    (_port
      ((a)(y8))
      ((b)(y10))
      ((ysau)(e3))
    )
    (_use (_entity . poarta_sau2)
    )
  )
  (_object
    (_port (_internal b0 ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
    (_port (_internal b1 ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
    (_port (_internal b2 ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
    (_port (_internal b3 ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
    (_port (_internal e0 ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
    (_port (_internal e1 ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
    (_port (_internal e2 ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
    (_port (_internal e3 ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
    (_signal (_internal x0 ~extSTD.STANDARD.BIT 0 113 (_architecture (_uni ))))
    (_signal (_internal x1 ~extSTD.STANDARD.BIT 0 113 (_architecture (_uni ))))
    (_signal (_internal x2 ~extSTD.STANDARD.BIT 0 113 (_architecture (_uni ))))
    (_signal (_internal x3 ~extSTD.STANDARD.BIT 0 113 (_architecture (_uni ))))
    (_signal (_internal y0 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y1 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y2 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y3 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y4 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y5 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y6 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y7 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y8 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y9 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y10 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal i0 ~extSTD.STANDARD.BIT 0 115 (_architecture (_uni ))))
    (_signal (_internal i1 ~extSTD.STANDARD.BIT 0 115 (_architecture (_uni ))))
    (_signal (_internal i2 ~extSTD.STANDARD.BIT 0 115 (_architecture (_uni ))))
    (_signal (_internal i3 ~extSTD.STANDARD.BIT 0 115 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
)
I 000048 55 696           1304794608497 arh_si2
(_unit VHDL (poarta_si2 0 33 (arh_si2 0 38 ))
  (_version v38)
  (_time 1304794608496 2011.05.07 21:56:48)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304794269494)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
    (_port (_internal ysi ~extSTD.STANDARD.BIT 0 35 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_si2 1 -1
  )
)
I 000049 55 700           1304794608561 arh_sau2
(_unit VHDL (poarta_sau2 0 43 (arh_sau2 0 48 ))
  (_version v38)
  (_time 1304794608560 2011.05.07 21:56:48)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304794269544)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 44 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 44 (_entity (_in ))))
    (_port (_internal ysau ~extSTD.STANDARD.BIT 0 45 (_entity (_out ))))
    (_process
      (line__50(_architecture 0 0 50 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_sau2 1 -1
  )
)
I 000049 55 774           1304794608607 arh_sau3
(_unit VHDL (poarta_sau3 0 54 (arh_sau3 0 59 ))
  (_version v38)
  (_time 1304794608606 2011.05.07 21:56:48)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304794269585)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal ysau3 ~extSTD.STANDARD.BIT 0 56 (_entity (_out ))))
    (_process
      (line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_sau3 1 -1
  )
)
I 000048 55 770           1304794608644 arh_si3
(_unit VHDL (poarta_si3 0 64 (arh_si3 0 69 ))
  (_version v38)
  (_time 1304794608643 2011.05.07 21:56:48)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304794269626)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal ysi3 ~extSTD.STANDARD.BIT 0 66 (_entity (_out ))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_si3 1 -1
  )
)
I 000048 55 620           1304794608690 arh_inv
(_unit VHDL (inversor 0 76 (arh_inv 0 81 ))
  (_version v38)
  (_time 1304794608690 2011.05.07 21:56:48)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304794269672)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 77 (_entity (_in ))))
    (_port (_internal yn ~extSTD.STANDARD.BIT 0 78 (_entity (_out ))))
    (_process
      (line__83(_architecture 0 0 83 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_inv 1 -1
  )
)
I 000050 55 6513          1304794608729 arhexces3
(_unit VHDL (exces3 0 28 (arhexces3 0 87 ))
  (_version v38)
  (_time 1304794608729 2011.05.07 21:56:48)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1304793152464)
    (_use )
  )
  (_component
    (poarta_si2
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 89 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 89 (_entity (_in ))))
        (_port (_internal ysi ~extSTD.STANDARD.BIT 0 90 (_entity (_out ))))
      )
    )
    (poarta_sau3
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 99 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 99 (_entity (_in ))))
        (_port (_internal c ~extSTD.STANDARD.BIT 0 99 (_entity (_in ))))
        (_port (_internal ysau3 ~extSTD.STANDARD.BIT 0 100 (_entity (_out ))))
      )
    )
    (inversor
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 104 (_entity (_in ))))
        (_port (_internal yn ~extSTD.STANDARD.BIT 0 105 (_entity (_out ))))
      )
    )
    (poarta_si3
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 109 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 109 (_entity (_in ))))
        (_port (_internal c ~extSTD.STANDARD.BIT 0 109 (_entity (_in ))))
        (_port (_internal ysi3 ~extSTD.STANDARD.BIT 0 110 (_entity (_out ))))
      )
    )
    (poarta_sau2
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 94 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 94 (_entity (_in ))))
        (_port (_internal ysau ~extSTD.STANDARD.BIT 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation u1 0 118 (_component poarta_si2 )
    (_port
      ((a)(x1))
      ((b)(x3))
      ((ysi)(y0))
    )
    (_use (_entity . poarta_si2)
    )
  )
  (_instantiation u2 0 119 (_component poarta_si2 )
    (_port
      ((a)(x1))
      ((b)(x2))
      ((ysi)(y1))
    )
    (_use (_entity . poarta_si2)
    )
  )
  (_instantiation u3 0 120 (_component poarta_sau3 )
    (_port
      ((a)(x0))
      ((b)(y0))
      ((c)(y1))
      ((ysau3)(e0))
    )
    (_use (_entity . poarta_sau3)
    )
  )
  (_instantiation u4 0 122 (_component inversor )
    (_port
      ((a)(x1))
      ((yn)(y2))
    )
    (_use (_entity . inversor)
    )
  )
  (_instantiation u5 0 123 (_component poarta_si2 )
    (_port
      ((a)(x3))
      ((b)(y2))
      ((ysi)(y3))
    )
    (_use (_entity . poarta_si2)
    )
  )
  (_instantiation u6 0 124 (_component poarta_si2 )
    (_port
      ((a)(x2))
      ((b)(y2))
      ((ysi)(y4))
    )
    (_use (_entity . poarta_si2)
    )
  )
  (_instantiation u7 0 125 (_component inversor )
    (_port
      ((a)(x2))
      ((yn)(y5))
    )
    (_use (_entity . inversor)
    )
  )
  (_instantiation u8 0 126 (_component inversor )
    (_port
      ((a)(x3))
      ((yn)(y6))
    )
    (_use (_entity . inversor)
    )
  )
  (_instantiation u9 0 127 (_component poarta_si3 )
    (_port
      ((a)(y5))
      ((b)(y6))
      ((c)(x1))
      ((ysi3)(y7))
    )
    (_use (_entity . poarta_si3)
    )
  )
  (_instantiation u10 0 128 (_component poarta_sau3 )
    (_port
      ((a)(y3))
      ((b)(y4))
      ((c)(y7))
      ((ysau3)(e1))
    )
    (_use (_entity . poarta_sau3)
    )
  )
  (_instantiation u11 0 130 (_component poarta_si2 )
    (_port
      ((a)(y5))
      ((b)(y6))
      ((ysi)(y8))
    )
    (_use (_entity . poarta_si2)
    )
  )
  (_instantiation u12 0 131 (_component poarta_si2 )
    (_port
      ((a)(x2))
      ((b)(x3))
      ((ysi)(y9))
    )
    (_use (_entity . poarta_si2)
    )
  )
  (_instantiation u13 0 132 (_component poarta_sau2 )
    (_port
      ((a)(y8))
      ((b)(y9))
      ((ysau)(e2))
    )
    (_use (_entity . poarta_sau2)
    )
  )
  (_instantiation u14 0 134 (_component poarta_si2 )
    (_port
      ((a)(x2))
      ((b)(y6))
      ((ysi)(y10))
    )
    (_use (_entity . poarta_si2)
    )
  )
  (_instantiation u15 0 135 (_component poarta_sau2 )
    (_port
      ((a)(y8))
      ((b)(y10))
      ((ysau)(e3))
    )
    (_use (_entity . poarta_sau2)
    )
  )
  (_object
    (_port (_internal b0 ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
    (_port (_internal b1 ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
    (_port (_internal b2 ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
    (_port (_internal b3 ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
    (_port (_internal e0 ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
    (_port (_internal e1 ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
    (_port (_internal e2 ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
    (_port (_internal e3 ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
    (_signal (_internal x0 ~extSTD.STANDARD.BIT 0 113 (_architecture (_uni ))))
    (_signal (_internal x1 ~extSTD.STANDARD.BIT 0 113 (_architecture (_uni ))))
    (_signal (_internal x2 ~extSTD.STANDARD.BIT 0 113 (_architecture (_uni ))))
    (_signal (_internal x3 ~extSTD.STANDARD.BIT 0 113 (_architecture (_uni ))))
    (_signal (_internal y0 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y1 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y2 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y3 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y4 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y5 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y6 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y7 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y8 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y9 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y10 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal i0 ~extSTD.STANDARD.BIT 0 115 (_architecture (_uni ))))
    (_signal (_internal i1 ~extSTD.STANDARD.BIT 0 115 (_architecture (_uni ))))
    (_signal (_internal i2 ~extSTD.STANDARD.BIT 0 115 (_architecture (_uni ))))
    (_signal (_internal i3 ~extSTD.STANDARD.BIT 0 115 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
)
I 000048 55 696           1304794704615 arh_si2
(_unit VHDL (poarta_si2 0 33 (arh_si2 0 38 ))
  (_version v38)
  (_time 1304794704615 2011.05.07 21:58:24)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304794269494)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
    (_port (_internal ysi ~extSTD.STANDARD.BIT 0 35 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_si2 1 -1
  )
)
I 000049 55 700           1304794704656 arh_sau2
(_unit VHDL (poarta_sau2 0 43 (arh_sau2 0 48 ))
  (_version v38)
  (_time 1304794704656 2011.05.07 21:58:24)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304794269544)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 44 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 44 (_entity (_in ))))
    (_port (_internal ysau ~extSTD.STANDARD.BIT 0 45 (_entity (_out ))))
    (_process
      (line__50(_architecture 0 0 50 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_sau2 1 -1
  )
)
I 000049 55 774           1304794704696 arh_sau3
(_unit VHDL (poarta_sau3 0 54 (arh_sau3 0 59 ))
  (_version v38)
  (_time 1304794704695 2011.05.07 21:58:24)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304794269585)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal ysau3 ~extSTD.STANDARD.BIT 0 56 (_entity (_out ))))
    (_process
      (line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_sau3 1 -1
  )
)
I 000048 55 770           1304794704741 arh_si3
(_unit VHDL (poarta_si3 0 64 (arh_si3 0 69 ))
  (_version v38)
  (_time 1304794704741 2011.05.07 21:58:24)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304794269626)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal ysi3 ~extSTD.STANDARD.BIT 0 66 (_entity (_out ))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_si3 1 -1
  )
)
I 000048 55 620           1304794704783 arh_inv
(_unit VHDL (inversor 0 76 (arh_inv 0 81 ))
  (_version v38)
  (_time 1304794704782 2011.05.07 21:58:24)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304794269672)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 77 (_entity (_in ))))
    (_port (_internal yn ~extSTD.STANDARD.BIT 0 78 (_entity (_out ))))
    (_process
      (line__83(_architecture 0 0 83 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_inv 1 -1
  )
)
I 000050 55 6513          1304794704821 arhexces3
(_unit VHDL (exces3 0 28 (arhexces3 0 87 ))
  (_version v38)
  (_time 1304794704821 2011.05.07 21:58:24)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1304793152464)
    (_use )
  )
  (_component
    (poarta_si2
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 89 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 89 (_entity (_in ))))
        (_port (_internal ysi ~extSTD.STANDARD.BIT 0 90 (_entity (_out ))))
      )
    )
    (poarta_sau3
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 99 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 99 (_entity (_in ))))
        (_port (_internal c ~extSTD.STANDARD.BIT 0 99 (_entity (_in ))))
        (_port (_internal ysau3 ~extSTD.STANDARD.BIT 0 100 (_entity (_out ))))
      )
    )
    (inversor
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 104 (_entity (_in ))))
        (_port (_internal yn ~extSTD.STANDARD.BIT 0 105 (_entity (_out ))))
      )
    )
    (poarta_si3
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 109 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 109 (_entity (_in ))))
        (_port (_internal c ~extSTD.STANDARD.BIT 0 109 (_entity (_in ))))
        (_port (_internal ysi3 ~extSTD.STANDARD.BIT 0 110 (_entity (_out ))))
      )
    )
    (poarta_sau2
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 94 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 94 (_entity (_in ))))
        (_port (_internal ysau ~extSTD.STANDARD.BIT 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation u1 0 118 (_component poarta_si2 )
    (_port
      ((a)(b1))
      ((b)(b3))
      ((ysi)(y0))
    )
    (_use (_entity . poarta_si2)
    )
  )
  (_instantiation u2 0 119 (_component poarta_si2 )
    (_port
      ((a)(b1))
      ((b)(b2))
      ((ysi)(y1))
    )
    (_use (_entity . poarta_si2)
    )
  )
  (_instantiation u3 0 120 (_component poarta_sau3 )
    (_port
      ((a)(b0))
      ((b)(y0))
      ((c)(y1))
      ((ysau3)(e0))
    )
    (_use (_entity . poarta_sau3)
    )
  )
  (_instantiation u4 0 122 (_component inversor )
    (_port
      ((a)(b1))
      ((yn)(y2))
    )
    (_use (_entity . inversor)
    )
  )
  (_instantiation u5 0 123 (_component poarta_si2 )
    (_port
      ((a)(b3))
      ((b)(y2))
      ((ysi)(y3))
    )
    (_use (_entity . poarta_si2)
    )
  )
  (_instantiation u6 0 124 (_component poarta_si2 )
    (_port
      ((a)(b2))
      ((b)(y2))
      ((ysi)(y4))
    )
    (_use (_entity . poarta_si2)
    )
  )
  (_instantiation u7 0 125 (_component inversor )
    (_port
      ((a)(b2))
      ((yn)(y5))
    )
    (_use (_entity . inversor)
    )
  )
  (_instantiation u8 0 126 (_component inversor )
    (_port
      ((a)(b3))
      ((yn)(y6))
    )
    (_use (_entity . inversor)
    )
  )
  (_instantiation u9 0 127 (_component poarta_si3 )
    (_port
      ((a)(y5))
      ((b)(y6))
      ((c)(b1))
      ((ysi3)(y7))
    )
    (_use (_entity . poarta_si3)
    )
  )
  (_instantiation u10 0 128 (_component poarta_sau3 )
    (_port
      ((a)(y3))
      ((b)(y4))
      ((c)(y7))
      ((ysau3)(e1))
    )
    (_use (_entity . poarta_sau3)
    )
  )
  (_instantiation u11 0 130 (_component poarta_si2 )
    (_port
      ((a)(y5))
      ((b)(y6))
      ((ysi)(y8))
    )
    (_use (_entity . poarta_si2)
    )
  )
  (_instantiation u12 0 131 (_component poarta_si2 )
    (_port
      ((a)(b2))
      ((b)(b3))
      ((ysi)(y9))
    )
    (_use (_entity . poarta_si2)
    )
  )
  (_instantiation u13 0 132 (_component poarta_sau2 )
    (_port
      ((a)(y8))
      ((b)(y9))
      ((ysau)(e2))
    )
    (_use (_entity . poarta_sau2)
    )
  )
  (_instantiation u14 0 134 (_component poarta_si2 )
    (_port
      ((a)(b2))
      ((b)(y6))
      ((ysi)(y10))
    )
    (_use (_entity . poarta_si2)
    )
  )
  (_instantiation u15 0 135 (_component poarta_sau2 )
    (_port
      ((a)(y8))
      ((b)(y10))
      ((ysau)(e3))
    )
    (_use (_entity . poarta_sau2)
    )
  )
  (_object
    (_port (_internal b0 ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
    (_port (_internal b1 ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
    (_port (_internal b2 ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
    (_port (_internal b3 ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
    (_port (_internal e0 ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
    (_port (_internal e1 ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
    (_port (_internal e2 ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
    (_port (_internal e3 ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
    (_signal (_internal x0 ~extSTD.STANDARD.BIT 0 113 (_architecture (_uni ))))
    (_signal (_internal x1 ~extSTD.STANDARD.BIT 0 113 (_architecture (_uni ))))
    (_signal (_internal x2 ~extSTD.STANDARD.BIT 0 113 (_architecture (_uni ))))
    (_signal (_internal x3 ~extSTD.STANDARD.BIT 0 113 (_architecture (_uni ))))
    (_signal (_internal y0 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y1 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y2 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y3 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y4 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y5 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y6 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y7 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y8 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y9 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y10 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal i0 ~extSTD.STANDARD.BIT 0 115 (_architecture (_uni ))))
    (_signal (_internal i1 ~extSTD.STANDARD.BIT 0 115 (_architecture (_uni ))))
    (_signal (_internal i2 ~extSTD.STANDARD.BIT 0 115 (_architecture (_uni ))))
    (_signal (_internal i3 ~extSTD.STANDARD.BIT 0 115 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
)
V 000048 55 696           1304794736077 arh_si2
(_unit VHDL (poarta_si2 0 33 (arh_si2 0 38 ))
  (_version v38)
  (_time 1304794736077 2011.05.07 21:58:56)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304794269494)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 34 (_entity (_in ))))
    (_port (_internal ysi ~extSTD.STANDARD.BIT 0 35 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_si2 1 -1
  )
)
V 000049 55 700           1304794736132 arh_sau2
(_unit VHDL (poarta_sau2 0 43 (arh_sau2 0 48 ))
  (_version v38)
  (_time 1304794736131 2011.05.07 21:58:56)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304794269544)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 44 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 44 (_entity (_in ))))
    (_port (_internal ysau ~extSTD.STANDARD.BIT 0 45 (_entity (_out ))))
    (_process
      (line__50(_architecture 0 0 50 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_sau2 1 -1
  )
)
V 000049 55 774           1304794736169 arh_sau3
(_unit VHDL (poarta_sau3 0 54 (arh_sau3 0 59 ))
  (_version v38)
  (_time 1304794736168 2011.05.07 21:58:56)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304794269585)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 55 (_entity (_in ))))
    (_port (_internal ysau3 ~extSTD.STANDARD.BIT 0 56 (_entity (_out ))))
    (_process
      (line__61(_architecture 0 0 61 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_sau3 1 -1
  )
)
V 000048 55 770           1304794736208 arh_si3
(_unit VHDL (poarta_si3 0 64 (arh_si3 0 69 ))
  (_version v38)
  (_time 1304794736208 2011.05.07 21:58:56)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304794269626)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal b ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal c ~extSTD.STANDARD.BIT 0 65 (_entity (_in ))))
    (_port (_internal ysi3 ~extSTD.STANDARD.BIT 0 66 (_entity (_out ))))
    (_process
      (line__71(_architecture 0 0 71 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_si3 1 -1
  )
)
V 000048 55 620           1304794736256 arh_inv
(_unit VHDL (inversor 0 76 (arh_inv 0 81 ))
  (_version v38)
  (_time 1304794736255 2011.05.07 21:58:56)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1304794269672)
    (_use )
  )
  (_object
    (_port (_internal a ~extSTD.STANDARD.BIT 0 77 (_entity (_in ))))
    (_port (_internal yn ~extSTD.STANDARD.BIT 0 78 (_entity (_out ))))
    (_process
      (line__83(_architecture 0 0 83 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh_inv 1 -1
  )
)
V 000050 55 6513          1304794736294 arhexces3
(_unit VHDL (exces3 0 28 (arhexces3 0 87 ))
  (_version v38)
  (_time 1304794736294 2011.05.07 21:58:56)
  (_source (\./src/exces3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1304793152464)
    (_use )
  )
  (_component
    (poarta_si2
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 89 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 89 (_entity (_in ))))
        (_port (_internal ysi ~extSTD.STANDARD.BIT 0 90 (_entity (_out ))))
      )
    )
    (poarta_sau3
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 99 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 99 (_entity (_in ))))
        (_port (_internal c ~extSTD.STANDARD.BIT 0 99 (_entity (_in ))))
        (_port (_internal ysau3 ~extSTD.STANDARD.BIT 0 100 (_entity (_out ))))
      )
    )
    (inversor
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 104 (_entity (_in ))))
        (_port (_internal yn ~extSTD.STANDARD.BIT 0 105 (_entity (_out ))))
      )
    )
    (poarta_si3
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 109 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 109 (_entity (_in ))))
        (_port (_internal c ~extSTD.STANDARD.BIT 0 109 (_entity (_in ))))
        (_port (_internal ysi3 ~extSTD.STANDARD.BIT 0 110 (_entity (_out ))))
      )
    )
    (poarta_sau2
      (_object
        (_port (_internal a ~extSTD.STANDARD.BIT 0 94 (_entity (_in ))))
        (_port (_internal b ~extSTD.STANDARD.BIT 0 94 (_entity (_in ))))
        (_port (_internal ysau ~extSTD.STANDARD.BIT 0 95 (_entity (_out ))))
      )
    )
  )
  (_instantiation u1 0 118 (_component poarta_si2 )
    (_port
      ((a)(b1))
      ((b)(b3))
      ((ysi)(y0))
    )
    (_use (_entity . poarta_si2)
    )
  )
  (_instantiation u2 0 119 (_component poarta_si2 )
    (_port
      ((a)(b1))
      ((b)(b2))
      ((ysi)(y1))
    )
    (_use (_entity . poarta_si2)
    )
  )
  (_instantiation u3 0 120 (_component poarta_sau3 )
    (_port
      ((a)(b0))
      ((b)(y0))
      ((c)(y1))
      ((ysau3)(e0))
    )
    (_use (_entity . poarta_sau3)
    )
  )
  (_instantiation u4 0 122 (_component inversor )
    (_port
      ((a)(b1))
      ((yn)(y2))
    )
    (_use (_entity . inversor)
    )
  )
  (_instantiation u5 0 123 (_component poarta_si2 )
    (_port
      ((a)(b3))
      ((b)(y2))
      ((ysi)(y3))
    )
    (_use (_entity . poarta_si2)
    )
  )
  (_instantiation u6 0 124 (_component poarta_si2 )
    (_port
      ((a)(b2))
      ((b)(y2))
      ((ysi)(y4))
    )
    (_use (_entity . poarta_si2)
    )
  )
  (_instantiation u7 0 125 (_component inversor )
    (_port
      ((a)(b2))
      ((yn)(y5))
    )
    (_use (_entity . inversor)
    )
  )
  (_instantiation u8 0 126 (_component inversor )
    (_port
      ((a)(b3))
      ((yn)(y6))
    )
    (_use (_entity . inversor)
    )
  )
  (_instantiation u9 0 127 (_component poarta_si3 )
    (_port
      ((a)(y5))
      ((b)(y6))
      ((c)(b1))
      ((ysi3)(y7))
    )
    (_use (_entity . poarta_si3)
    )
  )
  (_instantiation u10 0 128 (_component poarta_sau3 )
    (_port
      ((a)(y3))
      ((b)(y4))
      ((c)(y7))
      ((ysau3)(e1))
    )
    (_use (_entity . poarta_sau3)
    )
  )
  (_instantiation u11 0 130 (_component poarta_si2 )
    (_port
      ((a)(y5))
      ((b)(y6))
      ((ysi)(y8))
    )
    (_use (_entity . poarta_si2)
    )
  )
  (_instantiation u12 0 131 (_component poarta_si2 )
    (_port
      ((a)(b2))
      ((b)(b3))
      ((ysi)(y9))
    )
    (_use (_entity . poarta_si2)
    )
  )
  (_instantiation u13 0 132 (_component poarta_sau2 )
    (_port
      ((a)(y8))
      ((b)(y9))
      ((ysau)(e2))
    )
    (_use (_entity . poarta_sau2)
    )
  )
  (_instantiation u14 0 134 (_component poarta_si2 )
    (_port
      ((a)(b2))
      ((b)(y6))
      ((ysi)(y10))
    )
    (_use (_entity . poarta_si2)
    )
  )
  (_instantiation u15 0 135 (_component poarta_sau2 )
    (_port
      ((a)(y8))
      ((b)(y10))
      ((ysau)(e3))
    )
    (_use (_entity . poarta_sau2)
    )
  )
  (_object
    (_port (_internal b0 ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
    (_port (_internal b1 ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
    (_port (_internal b2 ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
    (_port (_internal b3 ~extSTD.STANDARD.BIT 0 29 (_entity (_in ))))
    (_port (_internal e0 ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
    (_port (_internal e1 ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
    (_port (_internal e2 ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
    (_port (_internal e3 ~extSTD.STANDARD.BIT 0 30 (_entity (_out ))))
    (_signal (_internal x0 ~extSTD.STANDARD.BIT 0 113 (_architecture (_uni ))))
    (_signal (_internal x1 ~extSTD.STANDARD.BIT 0 113 (_architecture (_uni ))))
    (_signal (_internal x2 ~extSTD.STANDARD.BIT 0 113 (_architecture (_uni ))))
    (_signal (_internal x3 ~extSTD.STANDARD.BIT 0 113 (_architecture (_uni ))))
    (_signal (_internal y0 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y1 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y2 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y3 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y4 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y5 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y6 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y7 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y8 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y9 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal y10 ~extSTD.STANDARD.BIT 0 114 (_architecture (_uni ))))
    (_signal (_internal i0 ~extSTD.STANDARD.BIT 0 115 (_architecture (_uni ))))
    (_signal (_internal i1 ~extSTD.STANDARD.BIT 0 115 (_architecture (_uni ))))
    (_signal (_internal i2 ~extSTD.STANDARD.BIT 0 115 (_architecture (_uni ))))
    (_signal (_internal i3 ~extSTD.STANDARD.BIT 0 115 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
)
