###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Sat Oct 15 03:54:52 2022
#  Design:            SYS_TOP
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix SYS_TOP_postRoute -outDir timingReports
###############################################################
Path 1: MET Recovery Check with Pin RST_SYNC_I0/SYNC_RST_reg/CK 
Endpoint:   RST_SYNC_I0/SYNC_RST_reg/RN (^) checked with  leading edge of 
'Master_REF_CLK'
Beginpoint: RST                         (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.814
- Recovery                      0.343
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.271
- Arrival Time                  1.296
= Slack Time                   18.975
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                             |      |                       |           |       |  Time   |   Time   | 
     |-----------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | RST                         |  ^   | RST                   |           |       |   0.000 |   18.975 | 
     | mux2X1_U4/U1/A              |  ^   | RST                   | MX2X2M    | 0.000 |   0.000 |   18.975 | 
     | mux2X1_U4/U1/Y              |  ^   | RST_fun_scan          | MX2X2M    | 0.135 |   0.135 |   19.110 | 
     | FE_PHC31_RST_fun_scan/A     |  ^   | RST_fun_scan          | BUFX2M    | 0.000 |   0.135 |   19.110 | 
     | FE_PHC31_RST_fun_scan/Y     |  ^   | FE_PHN31_RST_fun_scan | BUFX2M    | 0.096 |   0.231 |   19.206 | 
     | FE_PHC29_RST_fun_scan/A     |  ^   | FE_PHN31_RST_fun_scan | DLY4X1M   | 0.000 |   0.231 |   19.206 | 
     | FE_PHC29_RST_fun_scan/Y     |  ^   | FE_PHN29_RST_fun_scan | DLY4X1M   | 1.065 |   1.296 |   20.271 | 
     | RST_SYNC_I0/SYNC_RST_reg/RN |  ^   | FE_PHN29_RST_fun_scan | SDFFRQX1M | 0.000 |   1.296 |   20.271 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                             |      |                      |            |       |  Time   |   Time   | 
     |-----------------------------+------+----------------------+------------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK              |            |       |   0.000 |  -18.975 | 
     | REF_CLK__L1_I0/A            |  ^   | REF_CLK              | CLKINVX40M | 0.000 |   0.000 |  -18.975 | 
     | REF_CLK__L1_I0/Y            |  v   | REF_CLK__L1_N0       | CLKINVX40M | 0.038 |   0.038 |  -18.937 | 
     | REF_CLK__L2_I0/A            |  v   | REF_CLK__L1_N0       | CLKINVX32M | 0.001 |   0.039 |  -18.936 | 
     | REF_CLK__L2_I0/Y            |  ^   | REF_CLK__L2_N0       | CLKINVX32M | 0.029 |   0.068 |  -18.907 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK__L2_N0       | MX2X8M     | 0.000 |   0.068 |  -18.907 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan        | MX2X8M     | 0.224 |   0.292 |  -18.683 | 
     | CLK1_fun_scan__L1_I0/A      |  ^   | CLK1_fun_scan        | CLKINVX32M | 0.001 |   0.293 |  -18.682 | 
     | CLK1_fun_scan__L1_I0/Y      |  v   | CLK1_fun_scan__L1_N0 | CLKINVX32M | 0.074 |   0.367 |  -18.608 | 
     | CLK1_fun_scan__L2_I0/A      |  v   | CLK1_fun_scan__L1_N0 | CLKINVX40M | 0.001 |   0.368 |  -18.607 | 
     | CLK1_fun_scan__L2_I0/Y      |  ^   | CLK1_fun_scan__L2_N0 | CLKINVX40M | 0.054 |   0.422 |  -18.553 | 
     | CLK1_fun_scan__L3_I0/A      |  ^   | CLK1_fun_scan__L2_N0 | CLKINVX32M | 0.001 |   0.423 |  -18.552 | 
     | CLK1_fun_scan__L3_I0/Y      |  v   | CLK1_fun_scan__L3_N0 | CLKINVX32M | 0.052 |   0.475 |  -18.500 | 
     | CLK1_fun_scan__L4_I0/A      |  v   | CLK1_fun_scan__L3_N0 | CLKINVX40M | 0.001 |   0.476 |  -18.499 | 
     | CLK1_fun_scan__L4_I0/Y      |  ^   | CLK1_fun_scan__L4_N0 | CLKINVX40M | 0.043 |   0.519 |  -18.456 | 
     | CLK1_fun_scan__L5_I0/A      |  ^   | CLK1_fun_scan__L4_N0 | CLKINVX32M | 0.001 |   0.520 |  -18.455 | 
     | CLK1_fun_scan__L5_I0/Y      |  v   | CLK1_fun_scan__L5_N0 | CLKINVX32M | 0.097 |   0.617 |  -18.358 | 
     | CLK1_fun_scan__L6_I0/A      |  v   | CLK1_fun_scan__L5_N0 | CLKINVX40M | 0.004 |   0.621 |  -18.354 | 
     | CLK1_fun_scan__L6_I0/Y      |  ^   | CLK1_fun_scan__L6_N0 | CLKINVX40M | 0.064 |   0.685 |  -18.290 | 
     | CLK1_fun_scan__L7_I0/A      |  ^   | CLK1_fun_scan__L6_N0 | CLKINVX32M | 0.001 |   0.686 |  -18.289 | 
     | CLK1_fun_scan__L7_I0/Y      |  v   | CLK1_fun_scan__L7_N0 | CLKINVX32M | 0.069 |   0.755 |  -18.220 | 
     | CLK1_fun_scan__L8_I0/A      |  v   | CLK1_fun_scan__L7_N0 | CLKINVX40M | 0.001 |   0.755 |  -18.220 | 
     | CLK1_fun_scan__L8_I0/Y      |  ^   | CLK1_fun_scan__L8_N0 | CLKINVX40M | 0.057 |   0.813 |  -18.162 | 
     | RST_SYNC_I0/SYNC_RST_reg/CK |  ^   | CLK1_fun_scan__L8_N0 | SDFFRQX1M  | 0.001 |   0.814 |  -18.161 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 2: MET Recovery Check with Pin RST_SYNC_I0/Sync_flops_reg_0_/CK 
Endpoint:   RST_SYNC_I0/Sync_flops_reg_0_/RN (^) checked with  leading edge of 
'Master_REF_CLK'
Beginpoint: RST                              (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.814
- Recovery                      0.335
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.279
- Arrival Time                  1.296
= Slack Time                   18.983
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                  |      |                       |           |       |  Time   |   Time   | 
     |----------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | RST                              |  ^   | RST                   |           |       |   0.000 |   18.983 | 
     | mux2X1_U4/U1/A                   |  ^   | RST                   | MX2X2M    | 0.000 |   0.000 |   18.983 | 
     | mux2X1_U4/U1/Y                   |  ^   | RST_fun_scan          | MX2X2M    | 0.135 |   0.135 |   19.117 | 
     | FE_PHC31_RST_fun_scan/A          |  ^   | RST_fun_scan          | BUFX2M    | 0.000 |   0.135 |   19.117 | 
     | FE_PHC31_RST_fun_scan/Y          |  ^   | FE_PHN31_RST_fun_scan | BUFX2M    | 0.096 |   0.231 |   19.213 | 
     | FE_PHC29_RST_fun_scan/A          |  ^   | FE_PHN31_RST_fun_scan | DLY4X1M   | 0.000 |   0.231 |   19.213 | 
     | FE_PHC29_RST_fun_scan/Y          |  ^   | FE_PHN29_RST_fun_scan | DLY4X1M   | 1.065 |   1.296 |   20.278 | 
     | RST_SYNC_I0/Sync_flops_reg_0_/RN |  ^   | FE_PHN29_RST_fun_scan | SDFFRQX2M | 0.000 |   1.296 |   20.279 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                      |            |       |  Time   |   Time   | 
     |----------------------------------+------+----------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK              |            |       |   0.000 |  -18.983 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK              | CLKINVX40M | 0.000 |   0.000 |  -18.982 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0       | CLKINVX40M | 0.038 |   0.038 |  -18.945 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0       | CLKINVX32M | 0.001 |   0.039 |  -18.944 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0       | CLKINVX32M | 0.029 |   0.068 |  -18.915 | 
     | mux2X1_UO/U1/A                   |  ^   | REF_CLK__L2_N0       | MX2X8M     | 0.000 |   0.068 |  -18.915 | 
     | mux2X1_UO/U1/Y                   |  ^   | CLK1_fun_scan        | MX2X8M     | 0.224 |   0.292 |  -18.690 | 
     | CLK1_fun_scan__L1_I0/A           |  ^   | CLK1_fun_scan        | CLKINVX32M | 0.001 |   0.293 |  -18.690 | 
     | CLK1_fun_scan__L1_I0/Y           |  v   | CLK1_fun_scan__L1_N0 | CLKINVX32M | 0.074 |   0.367 |  -18.615 | 
     | CLK1_fun_scan__L2_I0/A           |  v   | CLK1_fun_scan__L1_N0 | CLKINVX40M | 0.001 |   0.368 |  -18.615 | 
     | CLK1_fun_scan__L2_I0/Y           |  ^   | CLK1_fun_scan__L2_N0 | CLKINVX40M | 0.054 |   0.422 |  -18.560 | 
     | CLK1_fun_scan__L3_I0/A           |  ^   | CLK1_fun_scan__L2_N0 | CLKINVX32M | 0.001 |   0.423 |  -18.560 | 
     | CLK1_fun_scan__L3_I0/Y           |  v   | CLK1_fun_scan__L3_N0 | CLKINVX32M | 0.052 |   0.475 |  -18.508 | 
     | CLK1_fun_scan__L4_I0/A           |  v   | CLK1_fun_scan__L3_N0 | CLKINVX40M | 0.001 |   0.476 |  -18.507 | 
     | CLK1_fun_scan__L4_I0/Y           |  ^   | CLK1_fun_scan__L4_N0 | CLKINVX40M | 0.043 |   0.519 |  -18.464 | 
     | CLK1_fun_scan__L5_I0/A           |  ^   | CLK1_fun_scan__L4_N0 | CLKINVX32M | 0.001 |   0.520 |  -18.462 | 
     | CLK1_fun_scan__L5_I0/Y           |  v   | CLK1_fun_scan__L5_N0 | CLKINVX32M | 0.097 |   0.617 |  -18.365 | 
     | CLK1_fun_scan__L6_I0/A           |  v   | CLK1_fun_scan__L5_N0 | CLKINVX40M | 0.004 |   0.621 |  -18.361 | 
     | CLK1_fun_scan__L6_I0/Y           |  ^   | CLK1_fun_scan__L6_N0 | CLKINVX40M | 0.064 |   0.685 |  -18.297 | 
     | CLK1_fun_scan__L7_I0/A           |  ^   | CLK1_fun_scan__L6_N0 | CLKINVX32M | 0.001 |   0.686 |  -18.296 | 
     | CLK1_fun_scan__L7_I0/Y           |  v   | CLK1_fun_scan__L7_N0 | CLKINVX32M | 0.069 |   0.755 |  -18.228 | 
     | CLK1_fun_scan__L8_I0/A           |  v   | CLK1_fun_scan__L7_N0 | CLKINVX40M | 0.001 |   0.755 |  -18.227 | 
     | CLK1_fun_scan__L8_I0/Y           |  ^   | CLK1_fun_scan__L8_N0 | CLKINVX40M | 0.057 |   0.813 |  -18.170 | 
     | RST_SYNC_I0/Sync_flops_reg_0_/CK |  ^   | CLK1_fun_scan__L8_N0 | SDFFRQX2M  | 0.001 |   0.814 |  -18.169 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   par_err                                           (^) checked with  
leading edge of 'Master_UART_CLK'
Beginpoint: UART_I0/UART_RX_I0/deserializer_I/P_DATA_reg_5_/Q (v) triggered by  
leading edge of 'Master_UART_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- External Delay              20833.203
+ Phase Shift                 104166.000
- Uncertainty                   0.200
= Required Time               83332.594
- Arrival Time                  3.672
= Slack Time                  83328.922
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell    | Delay | Arrival |  Required | 
     |                                                    |      |                                        |            |       |  Time   |   Time    | 
     |----------------------------------------------------+------+----------------------------------------+------------+-------+---------+-----------| 
     | UART_CLK                                           |  ^   | UART_CLK                               |            |       |   0.023 | 83328.945 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK                               | CLKINVX40M | 0.000 |   0.023 | 83328.945 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0                        | CLKINVX40M | 0.037 |   0.062 | 83328.984 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0                        | CLKINVX32M | 0.001 |   0.062 | 83328.984 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0                        | CLKINVX32M | 0.028 |   0.094 | 83329.016 | 
     | mux2X1_U1/U1/A                                     |  ^   | UART_CLK__L2_N0                        | MX2X8M     | 0.000 |   0.094 | 83329.016 | 
     | mux2X1_U1/U1/Y                                     |  ^   | CLK2_fun_scan                          | MX2X8M     | 0.222 |   0.312 | 83329.234 | 
     | CLK2_fun_scan__L1_I0/A                             |  ^   | CLK2_fun_scan                          | CLKINVX32M | 0.000 |   0.312 | 83329.234 | 
     | CLK2_fun_scan__L1_I0/Y                             |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M | 0.073 |   0.383 | 83329.305 | 
     | CLK2_fun_scan__L2_I1/A                             |  v   | CLK2_fun_scan__L1_N0                   | CLKBUFX20M | 0.000 |   0.383 | 83329.305 | 
     | CLK2_fun_scan__L2_I1/Y                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.120 |   0.500 | 83329.422 | 
     | CLK2_fun_scan__L3_I0/A                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.000 |   0.500 | 83329.422 | 
     | CLK2_fun_scan__L3_I0/Y                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.119 |   0.617 | 83329.539 | 
     | CLK2_fun_scan__L4_I0/A                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.001 |   0.617 | 83329.539 | 
     | CLK2_fun_scan__L4_I0/Y                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.121 |   0.742 | 83329.664 | 
     | CLK2_fun_scan__L5_I0/A                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.001 |   0.742 | 83329.664 | 
     | CLK2_fun_scan__L5_I0/Y                             |  v   | CLK2_fun_scan__L5_N0                   | CLKBUFX20M | 0.145 |   0.891 | 83329.812 | 
     | CLK2_fun_scan__L6_I0/A                             |  v   | CLK2_fun_scan__L5_N0                   | CLKINVX40M | 0.001 |   0.891 | 83329.812 | 
     | CLK2_fun_scan__L6_I0/Y                             |  ^   | CLK2_fun_scan__L6_N0                   | CLKINVX40M | 0.046 |   0.938 | 83329.859 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/A                  |  ^   | CLK2_fun_scan__L6_N0                   | CLKBUFX40M | 0.000 |   0.938 | 83329.859 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKBUFX40M | 0.107 |   1.047 | 83329.969 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKINVX32M | 0.000 |   1.047 | 83329.969 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX32M | 0.050 |   1.094 | 83330.016 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX40M | 0.001 |   1.094 | 83330.016 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | CLKINVX40M | 0.051 |   1.141 | 83330.062 | 
     | UART_I0/UART_RX_I0/deserializer_I/P_DATA_reg_5_/CK |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M  | 0.001 |   1.141 | 83330.062 | 
     | UART_I0/UART_RX_I0/deserializer_I/P_DATA_reg_5_/Q  |  v   | P_DATA_RX[5]                           | SDFFRQX2M  | 0.480 |   1.617 | 83330.539 | 
     | UART_I0/UART_RX_I0/parity_check_I/U8/A             |  v   | P_DATA_RX[5]                           | XOR3XLM    | 0.000 |   1.617 | 83330.539 | 
     | UART_I0/UART_RX_I0/parity_check_I/U8/Y             |  v   | UART_I0/UART_RX_I0/parity_check_I/n3   | XOR3XLM    | 0.596 |   2.211 | 83331.133 | 
     | UART_I0/UART_RX_I0/parity_check_I/U4/B             |  v   | UART_I0/UART_RX_I0/parity_check_I/n3   | XOR3XLM    | 0.000 |   2.211 | 83331.133 | 
     | UART_I0/UART_RX_I0/parity_check_I/U4/Y             |  v   | UART_I0/UART_RX_I0/parity_check_I/n1   | XOR3XLM    | 0.605 |   2.812 | 83331.734 | 
     | UART_I0/UART_RX_I0/parity_check_I/U3/B             |  v   | UART_I0/UART_RX_I0/parity_check_I/n1   | NOR2BX2M   | 0.000 |   2.812 | 83331.734 | 
     | UART_I0/UART_RX_I0/parity_check_I/U3/Y             |  ^   | UART_I0/UART_RX_I0/FE_OFN20_par_err    | NOR2BX2M   | 0.189 |   3.000 | 83331.922 | 
     | UART_I0/UART_RX_I0/FE_OFC21_par_err/A              |  ^   | UART_I0/UART_RX_I0/FE_OFN20_par_err    | BUFX10M    | 0.000 |   3.000 | 83331.922 | 
     | UART_I0/UART_RX_I0/FE_OFC21_par_err/Y              |  ^   | par_err                                | BUFX10M    | 0.667 |   3.664 | 83332.586 | 
     | par_err                                            |  ^   | par_err                                | SYS_TOP    | 0.007 |   3.672 | 83332.594 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   stp_err                                          (^) checked with  
leading edge of 'Master_UART_CLK'
Beginpoint: UART_I0/UART_RX_I0/RX_FSM/current_state_reg_1_/Q (v) triggered by  
leading edge of 'Master_UART_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- External Delay              20833.203
+ Phase Shift                 104166.000
- Uncertainty                   0.200
= Required Time               83332.594
- Arrival Time                  2.930
= Slack Time                  83329.664
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                    Net                     |    Cell    | Delay | Arrival |  Required | 
     |                                                   |      |                                            |            |       |  Time   |   Time    | 
     |---------------------------------------------------+------+--------------------------------------------+------------+-------+---------+-----------| 
     | UART_CLK                                          |  ^   | UART_CLK                                   |            |       |   0.000 | 83329.664 | 
     | UART_CLK__L1_I0/A                                 |  ^   | UART_CLK                                   | CLKINVX40M | 0.000 |   0.000 | 83329.664 | 
     | UART_CLK__L1_I0/Y                                 |  v   | UART_CLK__L1_N0                            | CLKINVX40M | 0.037 |   0.039 | 83329.703 | 
     | UART_CLK__L2_I0/A                                 |  v   | UART_CLK__L1_N0                            | CLKINVX32M | 0.001 |   0.039 | 83329.703 | 
     | UART_CLK__L2_I0/Y                                 |  ^   | UART_CLK__L2_N0                            | CLKINVX32M | 0.028 |   0.070 | 83329.734 | 
     | mux2X1_U1/U1/A                                    |  ^   | UART_CLK__L2_N0                            | MX2X8M     | 0.000 |   0.070 | 83329.734 | 
     | mux2X1_U1/U1/Y                                    |  ^   | CLK2_fun_scan                              | MX2X8M     | 0.222 |   0.289 | 83329.953 | 
     | CLK2_fun_scan__L1_I0/A                            |  ^   | CLK2_fun_scan                              | CLKINVX32M | 0.000 |   0.289 | 83329.953 | 
     | CLK2_fun_scan__L1_I0/Y                            |  v   | CLK2_fun_scan__L1_N0                       | CLKINVX32M | 0.073 |   0.359 | 83330.023 | 
     | CLK2_fun_scan__L2_I1/A                            |  v   | CLK2_fun_scan__L1_N0                       | CLKBUFX20M | 0.000 |   0.359 | 83330.023 | 
     | CLK2_fun_scan__L2_I1/Y                            |  v   | CLK2_fun_scan__L2_N1                       | CLKBUFX20M | 0.120 |   0.477 | 83330.141 | 
     | CLK2_fun_scan__L3_I0/A                            |  v   | CLK2_fun_scan__L2_N1                       | CLKBUFX20M | 0.000 |   0.477 | 83330.141 | 
     | CLK2_fun_scan__L3_I0/Y                            |  v   | CLK2_fun_scan__L3_N0                       | CLKBUFX20M | 0.119 |   0.594 | 83330.258 | 
     | CLK2_fun_scan__L4_I0/A                            |  v   | CLK2_fun_scan__L3_N0                       | CLKBUFX20M | 0.001 |   0.594 | 83330.258 | 
     | CLK2_fun_scan__L4_I0/Y                            |  v   | CLK2_fun_scan__L4_N0                       | CLKBUFX20M | 0.121 |   0.719 | 83330.383 | 
     | CLK2_fun_scan__L5_I0/A                            |  v   | CLK2_fun_scan__L4_N0                       | CLKBUFX20M | 0.001 |   0.719 | 83330.383 | 
     | CLK2_fun_scan__L5_I0/Y                            |  v   | CLK2_fun_scan__L5_N0                       | CLKBUFX20M | 0.145 |   0.867 | 83330.531 | 
     | CLK2_fun_scan__L6_I0/A                            |  v   | CLK2_fun_scan__L5_N0                       | CLKINVX40M | 0.001 |   0.867 | 83330.531 | 
     | CLK2_fun_scan__L6_I0/Y                            |  ^   | CLK2_fun_scan__L6_N0                       | CLKINVX40M | 0.046 |   0.914 | 83330.578 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/A                 |  ^   | CLK2_fun_scan__L6_N0                       | CLKBUFX40M | 0.000 |   0.914 | 83330.578 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/Y                 |  ^   | UART_I0/CLK2_fun_scan__Fence_N0            | CLKBUFX40M | 0.107 |   1.023 | 83330.687 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/A          |  ^   | UART_I0/CLK2_fun_scan__Fence_N0            | CLKINVX32M | 0.000 |   1.023 | 83330.687 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/Y          |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0     | CLKINVX32M | 0.050 |   1.070 | 83330.734 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/A          |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0     | CLKINVX40M | 0.001 |   1.070 | 83330.734 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/Y          |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0     | CLKINVX40M | 0.051 |   1.117 | 83330.781 | 
     | UART_I0/UART_RX_I0/RX_FSM/current_state_reg_1_/CK |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0     | SDFFRQX1M  | 0.001 |   1.117 | 83330.781 | 
     | UART_I0/UART_RX_I0/RX_FSM/current_state_reg_1_/Q  |  v   | UART_I0/UART_RX_I0/RX_FSM/current_state[1] | SDFFRQX1M  | 0.585 |   1.703 | 83331.367 | 
     | UART_I0/UART_RX_I0/RX_FSM/U19/B                   |  v   | UART_I0/UART_RX_I0/RX_FSM/current_state[1] | NOR3X2M    | 0.000 |   1.703 | 83331.367 | 
     | UART_I0/UART_RX_I0/RX_FSM/U19/Y                   |  ^   | UART_I0/UART_RX_I0/stp_chk_en              | NOR3X2M    | 0.301 |   2.008 | 83331.672 | 
     | UART_I0/UART_RX_I0/stop_check_I/U3/AN             |  ^   | UART_I0/UART_RX_I0/stp_chk_en              | NOR2BX2M   | 0.000 |   2.008 | 83331.672 | 
     | UART_I0/UART_RX_I0/stop_check_I/U3/Y              |  ^   | UART_I0/UART_RX_I0/FE_OFN22_stp_err        | NOR2BX2M   | 0.239 |   2.250 | 83331.914 | 
     | UART_I0/UART_RX_I0/FE_OFC23_stp_err/A             |  ^   | UART_I0/UART_RX_I0/FE_OFN22_stp_err        | BUFX10M    | 0.000 |   2.250 | 83331.914 | 
     | UART_I0/UART_RX_I0/FE_OFC23_stp_err/Y             |  ^   | stp_err                                    | BUFX10M    | 0.669 |   2.922 | 83332.586 | 
     | stp_err                                           |  ^   | stp_err                                    | SYS_TOP    | 0.011 |   2.930 | 83332.594 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_
reg_3_/CK 
Endpoint:   UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_3_/D (v) checked 
with  leading edge of 'Master_UART_CLK'
Beginpoint: RX_IN                                                  (v) 
triggered by  leading edge of 'Master_UART_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.125
- Setup                         0.406
+ Phase Shift                 104166.000
- Uncertainty                   0.200
= Required Time               104166.516
- Arrival Time                20834.727
= Slack Time                  83331.789
     Clock Rise Edge                      0.000
     + Input Delay                      20833.199
     + Drive Adjustment                   0.142
     = Beginpoint Arrival Time          20833.342
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay |  Arrival  |  Required  | 
     |                                                    |      |                                                    |           |       |   Time    |    Time    | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+-----------+------------| 
     | RX_IN                                              |  v   | RX_IN                                              |           |       | 20833.352 | 104165.141 | 
     | UART_I0/UART_RX_I0/RX_FSM/U20/A                    |  v   | RX_IN                                              | NOR4X1M   | 0.002 | 20833.352 | 104165.141 | 
     | UART_I0/UART_RX_I0/RX_FSM/U20/Y                    |  ^   | UART_I0/UART_RX_I0/RX_FSM/n22                      | NOR4X1M   | 0.266 | 20833.617 | 104165.406 | 
     | UART_I0/UART_RX_I0/RX_FSM/U7/A                     |  ^   | UART_I0/UART_RX_I0/RX_FSM/n22                      | OR2X2M    | 0.000 | 20833.617 | 104165.406 | 
     | UART_I0/UART_RX_I0/RX_FSM/U7/Y                     |  ^   | UART_I0/UART_RX_I0/enable                          | OR2X2M    | 0.246 | 20833.867 | 104165.656 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U13/A        |  ^   | UART_I0/UART_RX_I0/enable                          | NAND3X2M  | 0.000 | 20833.867 | 104165.656 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U13/Y        |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/n23          | NAND3X2M  | 0.195 | 20834.062 | 104165.852 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U12/B0       |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/n23          | OAI21X2M  | 0.000 | 20834.062 | 104165.852 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U12/Y        |  ^   | UART_I0/UART_RX_I0/edge_bit_counter_I/n24          | OAI21X2M  | 0.135 | 20834.195 | 104165.984 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U25/B0       |  ^   | UART_I0/UART_RX_I0/edge_bit_counter_I/n24          | OA21X2M   | 0.000 | 20834.195 | 104165.984 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U25/Y        |  ^   | UART_I0/UART_RX_I0/edge_bit_counter_I/n22          | OA21X2M   | 0.205 | 20834.398 | 104166.188 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U24/A        |  ^   | UART_I0/UART_RX_I0/edge_bit_counter_I/n22          | NAND2X2M  | 0.000 | 20834.398 | 104166.188 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U24/Y        |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/n21          | NAND2X2M  | 0.082 | 20834.477 | 104166.266 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U17/B0       |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/n21          | AOI21X2M  | 0.000 | 20834.477 | 104166.266 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U17/Y        |  ^   | UART_I0/UART_RX_I0/edge_bit_counter_I/n20          | AOI21X2M  | 0.139 | 20834.617 | 104166.406 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U15/B0       |  ^   | UART_I0/UART_RX_I0/edge_bit_counter_I/n20          | OAI32X1M  | 0.000 | 20834.617 | 104166.406 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U15/Y        |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_valu | OAI32X1M  | 0.113 | 20834.727 | 104166.516 | 
     |                                                    |      | e[3]                                               |           |       |           |            | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_ |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_valu | SDFFRQX2M | 0.000 | 20834.727 | 104166.516 | 
     | 3_/D                                               |      | e[3]                                               |           |       |           |            | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell    | Delay | Arrival |  Required  | 
     |                                                    |      |                                        |            |       |  Time   |    Time    | 
     |----------------------------------------------------+------+----------------------------------------+------------+-------+---------+------------| 
     | UART_CLK                                           |  ^   | UART_CLK                               |            |       |   0.008 | -83331.781 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK                               | CLKINVX40M | 0.000 |   0.008 | -83331.781 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0                        | CLKINVX40M | 0.037 |   0.047 | -83331.742 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0                        | CLKINVX32M | 0.001 |   0.047 | -83331.742 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0                        | CLKINVX32M | 0.028 |   0.078 | -83331.711 | 
     | mux2X1_U1/U1/A                                     |  ^   | UART_CLK__L2_N0                        | MX2X8M     | 0.000 |   0.078 | -83331.711 | 
     | mux2X1_U1/U1/Y                                     |  ^   | CLK2_fun_scan                          | MX2X8M     | 0.222 |   0.297 | -83331.492 | 
     | CLK2_fun_scan__L1_I0/A                             |  ^   | CLK2_fun_scan                          | CLKINVX32M | 0.000 |   0.297 | -83331.492 | 
     | CLK2_fun_scan__L1_I0/Y                             |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M | 0.073 |   0.367 | -83331.422 | 
     | CLK2_fun_scan__L2_I1/A                             |  v   | CLK2_fun_scan__L1_N0                   | CLKBUFX20M | 0.000 |   0.367 | -83331.422 | 
     | CLK2_fun_scan__L2_I1/Y                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.120 |   0.484 | -83331.305 | 
     | CLK2_fun_scan__L3_I0/A                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.000 |   0.484 | -83331.305 | 
     | CLK2_fun_scan__L3_I0/Y                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.119 |   0.602 | -83331.187 | 
     | CLK2_fun_scan__L4_I0/A                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.001 |   0.602 | -83331.187 | 
     | CLK2_fun_scan__L4_I0/Y                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.121 |   0.727 | -83331.062 | 
     | CLK2_fun_scan__L5_I0/A                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.001 |   0.727 | -83331.062 | 
     | CLK2_fun_scan__L5_I0/Y                             |  v   | CLK2_fun_scan__L5_N0                   | CLKBUFX20M | 0.145 |   0.875 | -83330.914 | 
     | CLK2_fun_scan__L6_I0/A                             |  v   | CLK2_fun_scan__L5_N0                   | CLKINVX40M | 0.001 |   0.875 | -83330.914 | 
     | CLK2_fun_scan__L6_I0/Y                             |  ^   | CLK2_fun_scan__L6_N0                   | CLKINVX40M | 0.046 |   0.922 | -83330.867 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/A                  |  ^   | CLK2_fun_scan__L6_N0                   | CLKBUFX40M | 0.000 |   0.922 | -83330.867 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKBUFX40M | 0.107 |   1.031 | -83330.758 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKINVX32M | 0.000 |   1.031 | -83330.758 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX32M | 0.050 |   1.078 | -83330.711 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX40M | 0.001 |   1.078 | -83330.711 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | CLKINVX40M | 0.051 |   1.125 | -83330.664 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_ |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M  | 0.000 |   1.125 | -83330.664 | 
     | 3_/CK                                              |      |                                        |            |       |         |            | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_
reg_2_/CK 
Endpoint:   UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_2_/D (v) checked 
with  leading edge of 'Master_UART_CLK'
Beginpoint: RX_IN                                                  (v) 
triggered by  leading edge of 'Master_UART_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.125
- Setup                         0.406
+ Phase Shift                 104166.000
- Uncertainty                   0.200
= Required Time               104166.516
- Arrival Time                20834.719
= Slack Time                  83331.797
     Clock Rise Edge                      0.000
     + Input Delay                      20833.199
     + Drive Adjustment                   0.142
     = Beginpoint Arrival Time          20833.342
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay |  Arrival  |  Required  | 
     |                                                    |      |                                                    |            |       |   Time    |    Time    | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+-----------+------------| 
     | RX_IN                                              |  v   | RX_IN                                              |            |       | 20833.344 | 104165.141 | 
     | UART_I0/UART_RX_I0/RX_FSM/U20/A                    |  v   | RX_IN                                              | NOR4X1M    | 0.002 | 20833.344 | 104165.141 | 
     | UART_I0/UART_RX_I0/RX_FSM/U20/Y                    |  ^   | UART_I0/UART_RX_I0/RX_FSM/n22                      | NOR4X1M    | 0.266 | 20833.609 | 104165.406 | 
     | UART_I0/UART_RX_I0/RX_FSM/U7/A                     |  ^   | UART_I0/UART_RX_I0/RX_FSM/n22                      | OR2X2M     | 0.000 | 20833.609 | 104165.406 | 
     | UART_I0/UART_RX_I0/RX_FSM/U7/Y                     |  ^   | UART_I0/UART_RX_I0/enable                          | OR2X2M     | 0.246 | 20833.859 | 104165.656 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U13/A        |  ^   | UART_I0/UART_RX_I0/enable                          | NAND3X2M   | 0.000 | 20833.859 | 104165.656 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U13/Y        |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/n23          | NAND3X2M   | 0.195 | 20834.055 | 104165.852 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U12/B0       |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/n23          | OAI21X2M   | 0.000 | 20834.055 | 104165.852 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U12/Y        |  ^   | UART_I0/UART_RX_I0/edge_bit_counter_I/n24          | OAI21X2M   | 0.135 | 20834.187 | 104165.984 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U25/B0       |  ^   | UART_I0/UART_RX_I0/edge_bit_counter_I/n24          | OA21X2M    | 0.000 | 20834.187 | 104165.984 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U25/Y        |  ^   | UART_I0/UART_RX_I0/edge_bit_counter_I/n22          | OA21X2M    | 0.205 | 20834.391 | 104166.188 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U24/A        |  ^   | UART_I0/UART_RX_I0/edge_bit_counter_I/n22          | NAND2X2M   | 0.000 | 20834.391 | 104166.188 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U24/Y        |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/n21          | NAND2X2M   | 0.082 | 20834.477 | 104166.273 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U22/A0N      |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/n21          | OAI2BB2X1M | 0.000 | 20834.477 | 104166.273 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U22/Y        |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_valu | OAI2BB2X1M | 0.244 | 20834.719 | 104166.516 | 
     |                                                    |      | e[2]                                               |            |       |           |            | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_ |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_valu | SDFFRQX2M  | 0.000 | 20834.719 | 104166.516 | 
     | 2_/D                                               |      | e[2]                                               |            |       |           |            | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell    | Delay | Arrival |  Required  | 
     |                                                    |      |                                        |            |       |  Time   |    Time    | 
     |----------------------------------------------------+------+----------------------------------------+------------+-------+---------+------------| 
     | UART_CLK                                           |  ^   | UART_CLK                               |            |       |   0.008 | -83331.789 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK                               | CLKINVX40M | 0.000 |   0.008 | -83331.789 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0                        | CLKINVX40M | 0.037 |   0.047 | -83331.750 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0                        | CLKINVX32M | 0.001 |   0.047 | -83331.750 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0                        | CLKINVX32M | 0.028 |   0.078 | -83331.719 | 
     | mux2X1_U1/U1/A                                     |  ^   | UART_CLK__L2_N0                        | MX2X8M     | 0.000 |   0.078 | -83331.719 | 
     | mux2X1_U1/U1/Y                                     |  ^   | CLK2_fun_scan                          | MX2X8M     | 0.222 |   0.297 | -83331.500 | 
     | CLK2_fun_scan__L1_I0/A                             |  ^   | CLK2_fun_scan                          | CLKINVX32M | 0.000 |   0.297 | -83331.500 | 
     | CLK2_fun_scan__L1_I0/Y                             |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M | 0.073 |   0.367 | -83331.430 | 
     | CLK2_fun_scan__L2_I1/A                             |  v   | CLK2_fun_scan__L1_N0                   | CLKBUFX20M | 0.000 |   0.367 | -83331.430 | 
     | CLK2_fun_scan__L2_I1/Y                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.120 |   0.484 | -83331.312 | 
     | CLK2_fun_scan__L3_I0/A                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.000 |   0.484 | -83331.312 | 
     | CLK2_fun_scan__L3_I0/Y                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.119 |   0.602 | -83331.195 | 
     | CLK2_fun_scan__L4_I0/A                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.001 |   0.602 | -83331.195 | 
     | CLK2_fun_scan__L4_I0/Y                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.121 |   0.727 | -83331.070 | 
     | CLK2_fun_scan__L5_I0/A                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.001 |   0.727 | -83331.070 | 
     | CLK2_fun_scan__L5_I0/Y                             |  v   | CLK2_fun_scan__L5_N0                   | CLKBUFX20M | 0.145 |   0.875 | -83330.922 | 
     | CLK2_fun_scan__L6_I0/A                             |  v   | CLK2_fun_scan__L5_N0                   | CLKINVX40M | 0.001 |   0.875 | -83330.922 | 
     | CLK2_fun_scan__L6_I0/Y                             |  ^   | CLK2_fun_scan__L6_N0                   | CLKINVX40M | 0.046 |   0.922 | -83330.875 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/A                  |  ^   | CLK2_fun_scan__L6_N0                   | CLKBUFX40M | 0.000 |   0.922 | -83330.875 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKBUFX40M | 0.107 |   1.031 | -83330.766 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKINVX32M | 0.000 |   1.031 | -83330.766 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX32M | 0.050 |   1.078 | -83330.719 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX40M | 0.001 |   1.078 | -83330.719 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | CLKINVX40M | 0.051 |   1.125 | -83330.672 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_ |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M  | 0.001 |   1.125 | -83330.672 | 
     | 2_/CK                                              |      |                                        |            |       |         |            | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_
reg_1_/CK 
Endpoint:   UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_1_/D (^) checked 
with  leading edge of 'Master_UART_CLK'
Beginpoint: RX_IN                                                  (^) 
triggered by  leading edge of 'Master_UART_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.125
- Setup                         0.336
+ Phase Shift                 104166.000
- Uncertainty                   0.200
= Required Time               104166.586
- Arrival Time                20834.609
= Slack Time                  83331.977
     Clock Rise Edge                      0.000
     + Input Delay                      20833.199
     + Drive Adjustment                   0.233
     = Beginpoint Arrival Time          20833.432
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay |  Arrival  |  Required  | 
     |                                                    |      |                                                    |           |       |   Time    |    Time    | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+-----------+------------| 
     | RX_IN                                              |  ^   | RX_IN                                              |           |       | 20833.430 | 104165.406 | 
     | UART_I0/UART_RX_I0/RX_FSM/U20/A                    |  ^   | RX_IN                                              | NOR4X1M   | 0.002 | 20833.430 | 104165.406 | 
     | UART_I0/UART_RX_I0/RX_FSM/U20/Y                    |  v   | UART_I0/UART_RX_I0/RX_FSM/n22                      | NOR4X1M   | 0.152 | 20833.586 | 104165.562 | 
     | UART_I0/UART_RX_I0/RX_FSM/U7/A                     |  v   | UART_I0/UART_RX_I0/RX_FSM/n22                      | OR2X2M    | 0.000 | 20833.586 | 104165.562 | 
     | UART_I0/UART_RX_I0/RX_FSM/U7/Y                     |  v   | UART_I0/UART_RX_I0/enable                          | OR2X2M    | 0.242 | 20833.828 | 104165.805 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U13/A        |  v   | UART_I0/UART_RX_I0/enable                          | NAND3X2M  | 0.000 | 20833.828 | 104165.805 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U13/Y        |  ^   | UART_I0/UART_RX_I0/edge_bit_counter_I/n23          | NAND3X2M  | 0.164 | 20833.992 | 104165.969 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U12/B0       |  ^   | UART_I0/UART_RX_I0/edge_bit_counter_I/n23          | OAI21X2M  | 0.000 | 20833.992 | 104165.969 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U12/Y        |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/n24          | OAI21X2M  | 0.121 | 20834.117 | 104166.094 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U25/B0       |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/n24          | OA21X2M   | 0.000 | 20834.117 | 104166.094 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U25/Y        |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/n22          | OA21X2M   | 0.332 | 20834.445 | 104166.422 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U18/B0       |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/n22          | OAI32X1M  | 0.000 | 20834.445 | 104166.422 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U18/Y        |  ^   | UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_valu | OAI32X1M  | 0.162 | 20834.609 | 104166.586 | 
     |                                                    |      | e[1]                                               |           |       |           |            | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_ |  ^   | UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_valu | SDFFRQX2M | 0.000 | 20834.609 | 104166.586 | 
     | 1_/D                                               |      | e[1]                                               |           |       |           |            | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell    | Delay | Arrival |  Required  | 
     |                                                    |      |                                        |            |       |  Time   |    Time    | 
     |----------------------------------------------------+------+----------------------------------------+------------+-------+---------+------------| 
     | UART_CLK                                           |  ^   | UART_CLK                               |            |       |   0.008 | -83331.969 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK                               | CLKINVX40M | 0.000 |   0.008 | -83331.969 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0                        | CLKINVX40M | 0.037 |   0.047 | -83331.930 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0                        | CLKINVX32M | 0.001 |   0.047 | -83331.930 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0                        | CLKINVX32M | 0.028 |   0.078 | -83331.898 | 
     | mux2X1_U1/U1/A                                     |  ^   | UART_CLK__L2_N0                        | MX2X8M     | 0.000 |   0.078 | -83331.898 | 
     | mux2X1_U1/U1/Y                                     |  ^   | CLK2_fun_scan                          | MX2X8M     | 0.222 |   0.297 | -83331.680 | 
     | CLK2_fun_scan__L1_I0/A                             |  ^   | CLK2_fun_scan                          | CLKINVX32M | 0.000 |   0.297 | -83331.680 | 
     | CLK2_fun_scan__L1_I0/Y                             |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M | 0.073 |   0.367 | -83331.609 | 
     | CLK2_fun_scan__L2_I1/A                             |  v   | CLK2_fun_scan__L1_N0                   | CLKBUFX20M | 0.000 |   0.367 | -83331.609 | 
     | CLK2_fun_scan__L2_I1/Y                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.120 |   0.484 | -83331.492 | 
     | CLK2_fun_scan__L3_I0/A                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.000 |   0.484 | -83331.492 | 
     | CLK2_fun_scan__L3_I0/Y                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.119 |   0.602 | -83331.375 | 
     | CLK2_fun_scan__L4_I0/A                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.001 |   0.602 | -83331.375 | 
     | CLK2_fun_scan__L4_I0/Y                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.121 |   0.727 | -83331.250 | 
     | CLK2_fun_scan__L5_I0/A                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.001 |   0.727 | -83331.250 | 
     | CLK2_fun_scan__L5_I0/Y                             |  v   | CLK2_fun_scan__L5_N0                   | CLKBUFX20M | 0.145 |   0.875 | -83331.102 | 
     | CLK2_fun_scan__L6_I0/A                             |  v   | CLK2_fun_scan__L5_N0                   | CLKINVX40M | 0.001 |   0.875 | -83331.102 | 
     | CLK2_fun_scan__L6_I0/Y                             |  ^   | CLK2_fun_scan__L6_N0                   | CLKINVX40M | 0.046 |   0.922 | -83331.055 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/A                  |  ^   | CLK2_fun_scan__L6_N0                   | CLKBUFX40M | 0.000 |   0.922 | -83331.055 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKBUFX40M | 0.107 |   1.031 | -83330.945 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKINVX32M | 0.000 |   1.031 | -83330.945 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX32M | 0.050 |   1.078 | -83330.898 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX40M | 0.001 |   1.078 | -83330.898 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | CLKINVX40M | 0.051 |   1.125 | -83330.852 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_ |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M  | 0.001 |   1.125 | -83330.852 | 
     | 1_/CK                                              |      |                                        |            |       |         |            | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_
reg_0_/CK 
Endpoint:   UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_0_/D (v) checked 
with  leading edge of 'Master_UART_CLK'
Beginpoint: RX_IN                                                  (v) 
triggered by  leading edge of 'Master_UART_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.125
- Setup                         0.406
+ Phase Shift                 104166.000
- Uncertainty                   0.200
= Required Time               104166.516
- Arrival Time                20834.344
= Slack Time                  83332.172
     Clock Rise Edge                      0.000
     + Input Delay                      20833.199
     + Drive Adjustment                   0.142
     = Beginpoint Arrival Time          20833.342
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay |  Arrival  |  Required  | 
     |                                                    |      |                                                    |           |       |   Time    |    Time    | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+-----------+------------| 
     | RX_IN                                              |  v   | RX_IN                                              |           |       | 20833.344 | 104165.516 | 
     | UART_I0/UART_RX_I0/RX_FSM/U20/A                    |  v   | RX_IN                                              | NOR4X1M   | 0.002 | 20833.344 | 104165.516 | 
     | UART_I0/UART_RX_I0/RX_FSM/U20/Y                    |  ^   | UART_I0/UART_RX_I0/RX_FSM/n22                      | NOR4X1M   | 0.266 | 20833.609 | 104165.781 | 
     | UART_I0/UART_RX_I0/RX_FSM/U7/A                     |  ^   | UART_I0/UART_RX_I0/RX_FSM/n22                      | OR2X2M    | 0.000 | 20833.609 | 104165.781 | 
     | UART_I0/UART_RX_I0/RX_FSM/U7/Y                     |  ^   | UART_I0/UART_RX_I0/enable                          | OR2X2M    | 0.246 | 20833.859 | 104166.031 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U13/A        |  ^   | UART_I0/UART_RX_I0/enable                          | NAND3X2M  | 0.000 | 20833.859 | 104166.031 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U13/Y        |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/n23          | NAND3X2M  | 0.195 | 20834.055 | 104166.227 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U12/B0       |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/n23          | OAI21X2M  | 0.000 | 20834.055 | 104166.227 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U12/Y        |  ^   | UART_I0/UART_RX_I0/edge_bit_counter_I/n24          | OAI21X2M  | 0.135 | 20834.187 | 104166.359 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U21/B1       |  ^   | UART_I0/UART_RX_I0/edge_bit_counter_I/n24          | OAI22X1M  | 0.000 | 20834.187 | 104166.359 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U21/Y        |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_valu | OAI22X1M  | 0.158 | 20834.344 | 104166.516 | 
     |                                                    |      | e[0]                                               |           |       |           |            | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_ |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_valu | SDFFRQX2M | 0.000 | 20834.344 | 104166.516 | 
     | 0_/D                                               |      | e[0]                                               |           |       |           |            | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell    | Delay | Arrival |  Required  | 
     |                                                    |      |                                        |            |       |  Time   |    Time    | 
     |----------------------------------------------------+------+----------------------------------------+------------+-------+---------+------------| 
     | UART_CLK                                           |  ^   | UART_CLK                               |            |       |   0.008 | -83332.164 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK                               | CLKINVX40M | 0.000 |   0.008 | -83332.164 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0                        | CLKINVX40M | 0.037 |   0.047 | -83332.125 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0                        | CLKINVX32M | 0.001 |   0.047 | -83332.125 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0                        | CLKINVX32M | 0.028 |   0.078 | -83332.094 | 
     | mux2X1_U1/U1/A                                     |  ^   | UART_CLK__L2_N0                        | MX2X8M     | 0.000 |   0.078 | -83332.094 | 
     | mux2X1_U1/U1/Y                                     |  ^   | CLK2_fun_scan                          | MX2X8M     | 0.222 |   0.297 | -83331.875 | 
     | CLK2_fun_scan__L1_I0/A                             |  ^   | CLK2_fun_scan                          | CLKINVX32M | 0.000 |   0.297 | -83331.875 | 
     | CLK2_fun_scan__L1_I0/Y                             |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M | 0.073 |   0.367 | -83331.805 | 
     | CLK2_fun_scan__L2_I1/A                             |  v   | CLK2_fun_scan__L1_N0                   | CLKBUFX20M | 0.000 |   0.367 | -83331.805 | 
     | CLK2_fun_scan__L2_I1/Y                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.120 |   0.484 | -83331.687 | 
     | CLK2_fun_scan__L3_I0/A                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.000 |   0.484 | -83331.687 | 
     | CLK2_fun_scan__L3_I0/Y                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.119 |   0.602 | -83331.570 | 
     | CLK2_fun_scan__L4_I0/A                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.001 |   0.602 | -83331.570 | 
     | CLK2_fun_scan__L4_I0/Y                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.121 |   0.727 | -83331.445 | 
     | CLK2_fun_scan__L5_I0/A                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.001 |   0.727 | -83331.445 | 
     | CLK2_fun_scan__L5_I0/Y                             |  v   | CLK2_fun_scan__L5_N0                   | CLKBUFX20M | 0.145 |   0.875 | -83331.297 | 
     | CLK2_fun_scan__L6_I0/A                             |  v   | CLK2_fun_scan__L5_N0                   | CLKINVX40M | 0.001 |   0.875 | -83331.297 | 
     | CLK2_fun_scan__L6_I0/Y                             |  ^   | CLK2_fun_scan__L6_N0                   | CLKINVX40M | 0.046 |   0.922 | -83331.250 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/A                  |  ^   | CLK2_fun_scan__L6_N0                   | CLKBUFX40M | 0.000 |   0.922 | -83331.250 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKBUFX40M | 0.107 |   1.031 | -83331.141 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKINVX32M | 0.000 |   1.031 | -83331.141 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX32M | 0.050 |   1.078 | -83331.094 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX40M | 0.001 |   1.078 | -83331.094 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | CLKINVX40M | 0.051 |   1.125 | -83331.047 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_ |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M  | 0.001 |   1.125 | -83331.047 | 
     | 0_/CK                                              |      |                                        |            |       |         |            | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin UART_I0/UART_RX_I0/RX_FSM/current_state_reg_0_/
CK 
Endpoint:   UART_I0/UART_RX_I0/RX_FSM/current_state_reg_0_/D (v) checked with  
leading edge of 'Master_UART_CLK'
Beginpoint: RX_IN                                            (^) triggered by  
leading edge of 'Master_UART_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.125
- Setup                         0.430
+ Phase Shift                 104166.000
- Uncertainty                   0.200
= Required Time               104166.492
- Arrival Time                20834.242
= Slack Time                  83332.250
     Clock Rise Edge                      0.000
     + Input Delay                      20833.199
     + Drive Adjustment                   0.233
     = Beginpoint Arrival Time          20833.432
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |                   Net                   |   Cell    | Delay |  Arrival  |  Required  | 
     |                                                  |      |                                         |           |       |   Time    |    Time    | 
     |--------------------------------------------------+------+-----------------------------------------+-----------+-------+-----------+------------| 
     | RX_IN                                            |  ^   | RX_IN                                   |           |       | 20833.422 | 104165.672 | 
     | UART_I0/UART_RX_I0/RX_FSM/U20/A                  |  ^   | RX_IN                                   | NOR4X1M   | 0.002 | 20833.422 | 104165.672 | 
     | UART_I0/UART_RX_I0/RX_FSM/U20/Y                  |  v   | UART_I0/UART_RX_I0/RX_FSM/n22           | NOR4X1M   | 0.152 | 20833.578 | 104165.828 | 
     | UART_I0/UART_RX_I0/RX_FSM/U9/C0                  |  v   | UART_I0/UART_RX_I0/RX_FSM/n22           | AOI221XLM | 0.000 | 20833.578 | 104165.828 | 
     | UART_I0/UART_RX_I0/RX_FSM/U9/Y                   |  ^   | UART_I0/UART_RX_I0/RX_FSM/n20           | AOI221XLM | 0.449 | 20834.031 | 104166.281 | 
     | UART_I0/UART_RX_I0/RX_FSM/U8/C0                  |  ^   | UART_I0/UART_RX_I0/RX_FSM/n20           | OAI211X2M | 0.000 | 20834.031 | 104166.281 | 
     | UART_I0/UART_RX_I0/RX_FSM/U8/Y                   |  v   | UART_I0/UART_RX_I0/RX_FSM/next_state[0] | OAI211X2M | 0.209 | 20834.242 | 104166.492 | 
     | UART_I0/UART_RX_I0/RX_FSM/current_state_reg_0_/D |  v   | UART_I0/UART_RX_I0/RX_FSM/next_state[0] | SDFFRQX2M | 0.000 | 20834.242 | 104166.492 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                  Net                   |    Cell    | Delay | Arrival |  Required  | 
     |                                                   |      |                                        |            |       |  Time   |    Time    | 
     |---------------------------------------------------+------+----------------------------------------+------------+-------+---------+------------| 
     | UART_CLK                                          |  ^   | UART_CLK                               |            |       |   0.008 | -83332.242 | 
     | UART_CLK__L1_I0/A                                 |  ^   | UART_CLK                               | CLKINVX40M | 0.000 |   0.008 | -83332.242 | 
     | UART_CLK__L1_I0/Y                                 |  v   | UART_CLK__L1_N0                        | CLKINVX40M | 0.037 |   0.047 | -83332.203 | 
     | UART_CLK__L2_I0/A                                 |  v   | UART_CLK__L1_N0                        | CLKINVX32M | 0.001 |   0.047 | -83332.203 | 
     | UART_CLK__L2_I0/Y                                 |  ^   | UART_CLK__L2_N0                        | CLKINVX32M | 0.028 |   0.078 | -83332.172 | 
     | mux2X1_U1/U1/A                                    |  ^   | UART_CLK__L2_N0                        | MX2X8M     | 0.000 |   0.078 | -83332.172 | 
     | mux2X1_U1/U1/Y                                    |  ^   | CLK2_fun_scan                          | MX2X8M     | 0.222 |   0.297 | -83331.953 | 
     | CLK2_fun_scan__L1_I0/A                            |  ^   | CLK2_fun_scan                          | CLKINVX32M | 0.000 |   0.297 | -83331.953 | 
     | CLK2_fun_scan__L1_I0/Y                            |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M | 0.073 |   0.367 | -83331.883 | 
     | CLK2_fun_scan__L2_I1/A                            |  v   | CLK2_fun_scan__L1_N0                   | CLKBUFX20M | 0.000 |   0.367 | -83331.883 | 
     | CLK2_fun_scan__L2_I1/Y                            |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.120 |   0.484 | -83331.766 | 
     | CLK2_fun_scan__L3_I0/A                            |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.000 |   0.484 | -83331.766 | 
     | CLK2_fun_scan__L3_I0/Y                            |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.119 |   0.602 | -83331.648 | 
     | CLK2_fun_scan__L4_I0/A                            |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.001 |   0.602 | -83331.648 | 
     | CLK2_fun_scan__L4_I0/Y                            |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.121 |   0.727 | -83331.523 | 
     | CLK2_fun_scan__L5_I0/A                            |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.001 |   0.727 | -83331.523 | 
     | CLK2_fun_scan__L5_I0/Y                            |  v   | CLK2_fun_scan__L5_N0                   | CLKBUFX20M | 0.145 |   0.875 | -83331.375 | 
     | CLK2_fun_scan__L6_I0/A                            |  v   | CLK2_fun_scan__L5_N0                   | CLKINVX40M | 0.001 |   0.875 | -83331.375 | 
     | CLK2_fun_scan__L6_I0/Y                            |  ^   | CLK2_fun_scan__L6_N0                   | CLKINVX40M | 0.046 |   0.922 | -83331.328 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/A                 |  ^   | CLK2_fun_scan__L6_N0                   | CLKBUFX40M | 0.000 |   0.922 | -83331.328 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/Y                 |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKBUFX40M | 0.107 |   1.031 | -83331.219 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/A          |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKINVX32M | 0.000 |   1.031 | -83331.219 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/Y          |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX32M | 0.050 |   1.078 | -83331.172 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/A          |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX40M | 0.001 |   1.078 | -83331.172 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/Y          |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | CLKINVX40M | 0.051 |   1.125 | -83331.125 | 
     | UART_I0/UART_RX_I0/RX_FSM/current_state_reg_0_/CK |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M  | 0.001 |   1.125 | -83331.125 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin UART_I0/UART_RX_I0/edge_bit_counter_I/edge_
cnt_reg_2_/CK 
Endpoint:   UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg_2_/D (^) checked 
with  leading edge of 'Master_UART_CLK'
Beginpoint: RX_IN                                                   (v) 
triggered by  leading edge of 'Master_UART_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.125
- Setup                         0.336
+ Phase Shift                 104166.000
- Uncertainty                   0.200
= Required Time               104166.586
- Arrival Time                20834.281
= Slack Time                  83332.305
     Clock Rise Edge                      0.000
     + Input Delay                      20833.199
     + Drive Adjustment                   0.142
     = Beginpoint Arrival Time          20833.342
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay |  Arrival  |  Required  | 
     |                                                    |      |                                                    |           |       |   Time    |    Time    | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+-----------+------------| 
     | RX_IN                                              |  v   | RX_IN                                              |           |       | 20833.336 | 104165.641 | 
     | UART_I0/UART_RX_I0/RX_FSM/U20/A                    |  v   | RX_IN                                              | NOR4X1M   | 0.002 | 20833.336 | 104165.641 | 
     | UART_I0/UART_RX_I0/RX_FSM/U20/Y                    |  ^   | UART_I0/UART_RX_I0/RX_FSM/n22                      | NOR4X1M   | 0.266 | 20833.602 | 104165.906 | 
     | UART_I0/UART_RX_I0/RX_FSM/U7/A                     |  ^   | UART_I0/UART_RX_I0/RX_FSM/n22                      | OR2X2M    | 0.000 | 20833.602 | 104165.906 | 
     | UART_I0/UART_RX_I0/RX_FSM/U7/Y                     |  ^   | UART_I0/UART_RX_I0/enable                          | OR2X2M    | 0.246 | 20833.852 | 104166.156 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U14/B        |  ^   | UART_I0/UART_RX_I0/enable                          | NAND2BX2M | 0.000 | 20833.852 | 104166.156 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U14/Y        |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/n16          | NAND2BX2M | 0.137 | 20833.992 | 104166.297 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U20/B1       |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/n16          | OAI32X1M  | 0.000 | 20833.992 | 104166.297 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U20/Y        |  ^   | UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_val | OAI32X1M  | 0.289 | 20834.281 | 104166.586 | 
     |                                                    |      | ue[2]                                              |           |       |           |            | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg |  ^   | UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_val | SDFFRX1M  | 0.000 | 20834.281 | 104166.586 | 
     | _2_/D                                              |      | ue[2]                                              |           |       |           |            | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell    | Delay | Arrival |  Required  | 
     |                                                    |      |                                        |            |       |  Time   |    Time    | 
     |----------------------------------------------------+------+----------------------------------------+------------+-------+---------+------------| 
     | UART_CLK                                           |  ^   | UART_CLK                               |            |       |   0.008 | -83332.297 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK                               | CLKINVX40M | 0.000 |   0.008 | -83332.297 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0                        | CLKINVX40M | 0.037 |   0.047 | -83332.258 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0                        | CLKINVX32M | 0.001 |   0.047 | -83332.258 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0                        | CLKINVX32M | 0.028 |   0.078 | -83332.227 | 
     | mux2X1_U1/U1/A                                     |  ^   | UART_CLK__L2_N0                        | MX2X8M     | 0.000 |   0.078 | -83332.227 | 
     | mux2X1_U1/U1/Y                                     |  ^   | CLK2_fun_scan                          | MX2X8M     | 0.222 |   0.297 | -83332.008 | 
     | CLK2_fun_scan__L1_I0/A                             |  ^   | CLK2_fun_scan                          | CLKINVX32M | 0.000 |   0.297 | -83332.008 | 
     | CLK2_fun_scan__L1_I0/Y                             |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M | 0.073 |   0.367 | -83331.937 | 
     | CLK2_fun_scan__L2_I1/A                             |  v   | CLK2_fun_scan__L1_N0                   | CLKBUFX20M | 0.000 |   0.367 | -83331.937 | 
     | CLK2_fun_scan__L2_I1/Y                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.120 |   0.484 | -83331.820 | 
     | CLK2_fun_scan__L3_I0/A                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.000 |   0.484 | -83331.820 | 
     | CLK2_fun_scan__L3_I0/Y                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.119 |   0.602 | -83331.703 | 
     | CLK2_fun_scan__L4_I0/A                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.001 |   0.602 | -83331.703 | 
     | CLK2_fun_scan__L4_I0/Y                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.121 |   0.727 | -83331.578 | 
     | CLK2_fun_scan__L5_I0/A                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.001 |   0.727 | -83331.578 | 
     | CLK2_fun_scan__L5_I0/Y                             |  v   | CLK2_fun_scan__L5_N0                   | CLKBUFX20M | 0.145 |   0.875 | -83331.430 | 
     | CLK2_fun_scan__L6_I0/A                             |  v   | CLK2_fun_scan__L5_N0                   | CLKINVX40M | 0.001 |   0.875 | -83331.430 | 
     | CLK2_fun_scan__L6_I0/Y                             |  ^   | CLK2_fun_scan__L6_N0                   | CLKINVX40M | 0.046 |   0.922 | -83331.383 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/A                  |  ^   | CLK2_fun_scan__L6_N0                   | CLKBUFX40M | 0.000 |   0.922 | -83331.383 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKBUFX40M | 0.107 |   1.031 | -83331.273 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKINVX32M | 0.000 |   1.031 | -83331.273 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX32M | 0.050 |   1.078 | -83331.227 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX40M | 0.001 |   1.078 | -83331.227 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | CLKINVX40M | 0.051 |   1.125 | -83331.180 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | SDFFRX1M   | 0.000 |   1.125 | -83331.180 | 
     | _2_/CK                                             |      |                                        |            |       |         |            | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin UART_I0/UART_RX_I0/edge_bit_counter_I/edge_
cnt_reg_0_/CK 
Endpoint:   UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg_0_/D (v) checked 
with  leading edge of 'Master_UART_CLK'
Beginpoint: RX_IN                                                   (^) 
triggered by  leading edge of 'Master_UART_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.125
- Setup                         0.398
+ Phase Shift                 104166.000
- Uncertainty                   0.200
= Required Time               104166.523
- Arrival Time                20834.039
= Slack Time                  83332.484
     Clock Rise Edge                      0.000
     + Input Delay                      20833.199
     + Drive Adjustment                   0.233
     = Beginpoint Arrival Time          20833.432
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay |  Arrival  |  Required  | 
     |                                                    |      |                                                    |           |       |   Time    |    Time    | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+-----------+------------| 
     | RX_IN                                              |  ^   | RX_IN                                              |           |       | 20833.437 | 104165.922 | 
     | UART_I0/UART_RX_I0/RX_FSM/U20/A                    |  ^   | RX_IN                                              | NOR4X1M   | 0.002 | 20833.437 | 104165.922 | 
     | UART_I0/UART_RX_I0/RX_FSM/U20/Y                    |  v   | UART_I0/UART_RX_I0/RX_FSM/n22                      | NOR4X1M   | 0.152 | 20833.586 | 104166.070 | 
     | UART_I0/UART_RX_I0/RX_FSM/U7/A                     |  v   | UART_I0/UART_RX_I0/RX_FSM/n22                      | OR2X2M    | 0.000 | 20833.586 | 104166.070 | 
     | UART_I0/UART_RX_I0/RX_FSM/U7/Y                     |  v   | UART_I0/UART_RX_I0/enable                          | OR2X2M    | 0.242 | 20833.828 | 104166.312 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U14/B        |  v   | UART_I0/UART_RX_I0/enable                          | NAND2BX2M | 0.000 | 20833.828 | 104166.312 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U14/Y        |  ^   | UART_I0/UART_RX_I0/edge_bit_counter_I/n16          | NAND2BX2M | 0.145 | 20833.977 | 104166.461 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U26/B        |  ^   | UART_I0/UART_RX_I0/edge_bit_counter_I/n16          | NOR2X2M   | 0.000 | 20833.977 | 104166.461 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U26/Y        |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_val | NOR2X2M   | 0.064 | 20834.039 | 104166.523 | 
     |                                                    |      | ue[0]                                              |           |       |           |            | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_val | SDFFRQX2M | 0.000 | 20834.039 | 104166.523 | 
     | _0_/D                                              |      | ue[0]                                              |           |       |           |            | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell    | Delay | Arrival |  Required  | 
     |                                                    |      |                                        |            |       |  Time   |    Time    | 
     |----------------------------------------------------+------+----------------------------------------+------------+-------+---------+------------| 
     | UART_CLK                                           |  ^   | UART_CLK                               |            |       |   0.008 | -83332.477 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK                               | CLKINVX40M | 0.000 |   0.008 | -83332.477 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0                        | CLKINVX40M | 0.037 |   0.047 | -83332.437 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0                        | CLKINVX32M | 0.001 |   0.047 | -83332.437 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0                        | CLKINVX32M | 0.028 |   0.078 | -83332.406 | 
     | mux2X1_U1/U1/A                                     |  ^   | UART_CLK__L2_N0                        | MX2X8M     | 0.000 |   0.078 | -83332.406 | 
     | mux2X1_U1/U1/Y                                     |  ^   | CLK2_fun_scan                          | MX2X8M     | 0.222 |   0.297 | -83332.187 | 
     | CLK2_fun_scan__L1_I0/A                             |  ^   | CLK2_fun_scan                          | CLKINVX32M | 0.000 |   0.297 | -83332.187 | 
     | CLK2_fun_scan__L1_I0/Y                             |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M | 0.073 |   0.367 | -83332.117 | 
     | CLK2_fun_scan__L2_I1/A                             |  v   | CLK2_fun_scan__L1_N0                   | CLKBUFX20M | 0.000 |   0.367 | -83332.117 | 
     | CLK2_fun_scan__L2_I1/Y                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.120 |   0.484 | -83332.000 | 
     | CLK2_fun_scan__L3_I0/A                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.000 |   0.484 | -83332.000 | 
     | CLK2_fun_scan__L3_I0/Y                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.119 |   0.602 | -83331.883 | 
     | CLK2_fun_scan__L4_I0/A                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.001 |   0.602 | -83331.883 | 
     | CLK2_fun_scan__L4_I0/Y                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.121 |   0.727 | -83331.758 | 
     | CLK2_fun_scan__L5_I0/A                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.001 |   0.727 | -83331.758 | 
     | CLK2_fun_scan__L5_I0/Y                             |  v   | CLK2_fun_scan__L5_N0                   | CLKBUFX20M | 0.145 |   0.875 | -83331.609 | 
     | CLK2_fun_scan__L6_I0/A                             |  v   | CLK2_fun_scan__L5_N0                   | CLKINVX40M | 0.001 |   0.875 | -83331.609 | 
     | CLK2_fun_scan__L6_I0/Y                             |  ^   | CLK2_fun_scan__L6_N0                   | CLKINVX40M | 0.046 |   0.922 | -83331.562 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/A                  |  ^   | CLK2_fun_scan__L6_N0                   | CLKBUFX40M | 0.000 |   0.922 | -83331.562 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKBUFX40M | 0.107 |   1.031 | -83331.453 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKINVX32M | 0.000 |   1.031 | -83331.453 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX32M | 0.050 |   1.078 | -83331.406 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX40M | 0.001 |   1.078 | -83331.406 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | CLKINVX40M | 0.051 |   1.125 | -83331.359 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M  | 0.000 |   1.125 | -83331.359 | 
     | _0_/CK                                             |      |                                        |            |       |         |            | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin UART_I0/UART_RX_I0/edge_bit_counter_I/edge_
cnt_reg_1_/CK 
Endpoint:   UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg_1_/D (v) checked 
with  leading edge of 'Master_UART_CLK'
Beginpoint: RX_IN                                                   (^) 
triggered by  leading edge of 'Master_UART_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.125
- Setup                         0.398
+ Phase Shift                 104166.000
- Uncertainty                   0.200
= Required Time               104166.523
- Arrival Time                20834.039
= Slack Time                  83332.484
     Clock Rise Edge                      0.000
     + Input Delay                      20833.199
     + Drive Adjustment                   0.233
     = Beginpoint Arrival Time          20833.432
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay |  Arrival  |  Required  | 
     |                                                    |      |                                                    |           |       |   Time    |    Time    | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+-----------+------------| 
     | RX_IN                                              |  ^   | RX_IN                                              |           |       | 20833.437 | 104165.922 | 
     | UART_I0/UART_RX_I0/RX_FSM/U20/A                    |  ^   | RX_IN                                              | NOR4X1M   | 0.002 | 20833.437 | 104165.922 | 
     | UART_I0/UART_RX_I0/RX_FSM/U20/Y                    |  v   | UART_I0/UART_RX_I0/RX_FSM/n22                      | NOR4X1M   | 0.152 | 20833.586 | 104166.070 | 
     | UART_I0/UART_RX_I0/RX_FSM/U7/A                     |  v   | UART_I0/UART_RX_I0/RX_FSM/n22                      | OR2X2M    | 0.000 | 20833.586 | 104166.070 | 
     | UART_I0/UART_RX_I0/RX_FSM/U7/Y                     |  v   | UART_I0/UART_RX_I0/enable                          | OR2X2M    | 0.242 | 20833.828 | 104166.312 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U14/B        |  v   | UART_I0/UART_RX_I0/enable                          | NAND2BX2M | 0.000 | 20833.828 | 104166.312 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U14/Y        |  ^   | UART_I0/UART_RX_I0/edge_bit_counter_I/n16          | NAND2BX2M | 0.145 | 20833.969 | 104166.453 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U27/B        |  ^   | UART_I0/UART_RX_I0/edge_bit_counter_I/n16          | NOR2X2M   | 0.000 | 20833.969 | 104166.453 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U27/Y        |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_val | NOR2X2M   | 0.068 | 20834.039 | 104166.523 | 
     |                                                    |      | ue[1]                                              |           |       |           |            | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_val | SDFFRQX2M | 0.000 | 20834.039 | 104166.523 | 
     | _1_/D                                              |      | ue[1]                                              |           |       |           |            | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell    | Delay | Arrival |  Required  | 
     |                                                    |      |                                        |            |       |  Time   |    Time    | 
     |----------------------------------------------------+------+----------------------------------------+------------+-------+---------+------------| 
     | UART_CLK                                           |  ^   | UART_CLK                               |            |       |   0.008 | -83332.477 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK                               | CLKINVX40M | 0.000 |   0.008 | -83332.477 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0                        | CLKINVX40M | 0.037 |   0.047 | -83332.437 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0                        | CLKINVX32M | 0.001 |   0.047 | -83332.437 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0                        | CLKINVX32M | 0.028 |   0.078 | -83332.406 | 
     | mux2X1_U1/U1/A                                     |  ^   | UART_CLK__L2_N0                        | MX2X8M     | 0.000 |   0.078 | -83332.406 | 
     | mux2X1_U1/U1/Y                                     |  ^   | CLK2_fun_scan                          | MX2X8M     | 0.222 |   0.297 | -83332.187 | 
     | CLK2_fun_scan__L1_I0/A                             |  ^   | CLK2_fun_scan                          | CLKINVX32M | 0.000 |   0.297 | -83332.187 | 
     | CLK2_fun_scan__L1_I0/Y                             |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M | 0.073 |   0.367 | -83332.117 | 
     | CLK2_fun_scan__L2_I1/A                             |  v   | CLK2_fun_scan__L1_N0                   | CLKBUFX20M | 0.000 |   0.367 | -83332.117 | 
     | CLK2_fun_scan__L2_I1/Y                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.120 |   0.484 | -83332.000 | 
     | CLK2_fun_scan__L3_I0/A                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.000 |   0.484 | -83332.000 | 
     | CLK2_fun_scan__L3_I0/Y                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.119 |   0.602 | -83331.883 | 
     | CLK2_fun_scan__L4_I0/A                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.001 |   0.602 | -83331.883 | 
     | CLK2_fun_scan__L4_I0/Y                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.121 |   0.727 | -83331.758 | 
     | CLK2_fun_scan__L5_I0/A                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.001 |   0.727 | -83331.758 | 
     | CLK2_fun_scan__L5_I0/Y                             |  v   | CLK2_fun_scan__L5_N0                   | CLKBUFX20M | 0.145 |   0.875 | -83331.609 | 
     | CLK2_fun_scan__L6_I0/A                             |  v   | CLK2_fun_scan__L5_N0                   | CLKINVX40M | 0.001 |   0.875 | -83331.609 | 
     | CLK2_fun_scan__L6_I0/Y                             |  ^   | CLK2_fun_scan__L6_N0                   | CLKINVX40M | 0.046 |   0.922 | -83331.562 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/A                  |  ^   | CLK2_fun_scan__L6_N0                   | CLKBUFX40M | 0.000 |   0.922 | -83331.562 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKBUFX40M | 0.107 |   1.031 | -83331.453 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKINVX32M | 0.000 |   1.031 | -83331.453 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX32M | 0.050 |   1.078 | -83331.406 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX40M | 0.001 |   1.078 | -83331.406 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | CLKINVX40M | 0.051 |   1.125 | -83331.359 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M  | 0.000 |   1.125 | -83331.359 | 
     | _1_/CK                                             |      |                                        |            |       |         |            | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin UART_I0/UART_RX_I0/data_sampling_I/sample_bit_
1_reg/CK 
Endpoint:   UART_I0/UART_RX_I0/data_sampling_I/sample_bit_1_reg/D (^) checked 
with  leading edge of 'Master_UART_CLK'
Beginpoint: RX_IN                                                 (^) triggered 
by  leading edge of 'Master_UART_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.125
- Setup                         0.297
+ Phase Shift                 104166.000
- Uncertainty                   0.200
= Required Time               104166.625
- Arrival Time                20833.750
= Slack Time                  83332.875
     Clock Rise Edge                      0.000
     + Input Delay                      20833.199
     + Drive Adjustment                   0.233
     = Beginpoint Arrival Time          20833.432
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell    | Delay |  Arrival  |  Required  | 
     |                                                    |      |                                        |            |       |   Time    |    Time    | 
     |----------------------------------------------------+------+----------------------------------------+------------+-------+-----------+------------| 
     | RX_IN                                              |  ^   | RX_IN                                  |            |       | 20833.437 | 104166.312 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U7/A            |  ^   | RX_IN                                  | INVX2M     | 0.002 | 20833.437 | 104166.312 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U7/Y            |  v   | UART_I0/UART_RX_I0/data_sampling_I/n1  | INVX2M     | 0.127 | 20833.562 | 104166.438 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U10/B1          |  v   | UART_I0/UART_RX_I0/data_sampling_I/n1  | OAI2BB2X1M | 0.000 | 20833.562 | 104166.438 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U10/Y           |  ^   | UART_I0/UART_RX_I0/data_sampling_I/n40 | OAI2BB2X1M | 0.188 | 20833.750 | 104166.625 | 
     | UART_I0/UART_RX_I0/data_sampling_I/sample_bit_1_re |  ^   | UART_I0/UART_RX_I0/data_sampling_I/n40 | SDFFRQX2M  | 0.000 | 20833.750 | 104166.625 | 
     | g/D                                                |      |                                        |            |       |           |            | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell    | Delay | Arrival |  Required  | 
     |                                                    |      |                                        |            |       |  Time   |    Time    | 
     |----------------------------------------------------+------+----------------------------------------+------------+-------+---------+------------| 
     | UART_CLK                                           |  ^   | UART_CLK                               |            |       |   0.008 | -83332.867 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK                               | CLKINVX40M | 0.000 |   0.008 | -83332.867 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0                        | CLKINVX40M | 0.037 |   0.047 | -83332.828 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0                        | CLKINVX32M | 0.001 |   0.047 | -83332.828 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0                        | CLKINVX32M | 0.028 |   0.078 | -83332.797 | 
     | mux2X1_U1/U1/A                                     |  ^   | UART_CLK__L2_N0                        | MX2X8M     | 0.000 |   0.078 | -83332.797 | 
     | mux2X1_U1/U1/Y                                     |  ^   | CLK2_fun_scan                          | MX2X8M     | 0.222 |   0.297 | -83332.578 | 
     | CLK2_fun_scan__L1_I0/A                             |  ^   | CLK2_fun_scan                          | CLKINVX32M | 0.000 |   0.297 | -83332.578 | 
     | CLK2_fun_scan__L1_I0/Y                             |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M | 0.073 |   0.367 | -83332.508 | 
     | CLK2_fun_scan__L2_I1/A                             |  v   | CLK2_fun_scan__L1_N0                   | CLKBUFX20M | 0.000 |   0.367 | -83332.508 | 
     | CLK2_fun_scan__L2_I1/Y                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.120 |   0.484 | -83332.391 | 
     | CLK2_fun_scan__L3_I0/A                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.000 |   0.484 | -83332.391 | 
     | CLK2_fun_scan__L3_I0/Y                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.119 |   0.602 | -83332.273 | 
     | CLK2_fun_scan__L4_I0/A                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.001 |   0.602 | -83332.273 | 
     | CLK2_fun_scan__L4_I0/Y                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.121 |   0.727 | -83332.148 | 
     | CLK2_fun_scan__L5_I0/A                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.001 |   0.727 | -83332.148 | 
     | CLK2_fun_scan__L5_I0/Y                             |  v   | CLK2_fun_scan__L5_N0                   | CLKBUFX20M | 0.145 |   0.875 | -83332.000 | 
     | CLK2_fun_scan__L6_I0/A                             |  v   | CLK2_fun_scan__L5_N0                   | CLKINVX40M | 0.001 |   0.875 | -83332.000 | 
     | CLK2_fun_scan__L6_I0/Y                             |  ^   | CLK2_fun_scan__L6_N0                   | CLKINVX40M | 0.046 |   0.922 | -83331.953 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/A                  |  ^   | CLK2_fun_scan__L6_N0                   | CLKBUFX40M | 0.000 |   0.922 | -83331.953 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKBUFX40M | 0.107 |   1.031 | -83331.844 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKINVX32M | 0.000 |   1.031 | -83331.844 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX32M | 0.050 |   1.078 | -83331.797 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX40M | 0.001 |   1.078 | -83331.797 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | CLKINVX40M | 0.051 |   1.125 | -83331.750 | 
     | UART_I0/UART_RX_I0/data_sampling_I/sample_bit_1_re |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M  | 0.001 |   1.125 | -83331.750 | 
     | g/CK                                               |      |                                        |            |       |         |            | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin UART_I0/UART_RX_I0/data_sampling_I/sample_bit_
2_reg/CK 
Endpoint:   UART_I0/UART_RX_I0/data_sampling_I/sample_bit_2_reg/D (^) checked 
with  leading edge of 'Master_UART_CLK'
Beginpoint: RX_IN                                                 (^) triggered 
by  leading edge of 'Master_UART_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.125
- Setup                         0.289
+ Phase Shift                 104166.000
- Uncertainty                   0.200
= Required Time               104166.633
- Arrival Time                20833.711
= Slack Time                  83332.922
     Clock Rise Edge                      0.000
     + Input Delay                      20833.199
     + Drive Adjustment                   0.233
     = Beginpoint Arrival Time          20833.432
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell    | Delay |  Arrival  |  Required  | 
     |                                                    |      |                                        |            |       |   Time    |    Time    | 
     |----------------------------------------------------+------+----------------------------------------+------------+-------+-----------+------------| 
     | RX_IN                                              |  ^   | RX_IN                                  |            |       | 20833.437 | 104166.359 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U7/A            |  ^   | RX_IN                                  | INVX2M     | 0.002 | 20833.437 | 104166.359 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U7/Y            |  v   | UART_I0/UART_RX_I0/data_sampling_I/n1  | INVX2M     | 0.127 | 20833.562 | 104166.484 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U12/B0          |  v   | UART_I0/UART_RX_I0/data_sampling_I/n1  | OAI2BB2X1M | 0.000 | 20833.562 | 104166.484 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U12/Y           |  ^   | UART_I0/UART_RX_I0/data_sampling_I/n42 | OAI2BB2X1M | 0.150 | 20833.711 | 104166.633 | 
     | UART_I0/UART_RX_I0/data_sampling_I/sample_bit_2_re |  ^   | UART_I0/UART_RX_I0/data_sampling_I/n42 | SDFFRQX2M  | 0.000 | 20833.711 | 104166.633 | 
     | g/D                                                |      |                                        |            |       |           |            | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell    | Delay | Arrival |  Required  | 
     |                                                    |      |                                        |            |       |  Time   |    Time    | 
     |----------------------------------------------------+------+----------------------------------------+------------+-------+---------+------------| 
     | UART_CLK                                           |  ^   | UART_CLK                               |            |       |   0.008 | -83332.914 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK                               | CLKINVX40M | 0.000 |   0.008 | -83332.914 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0                        | CLKINVX40M | 0.037 |   0.047 | -83332.875 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0                        | CLKINVX32M | 0.001 |   0.047 | -83332.875 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0                        | CLKINVX32M | 0.028 |   0.078 | -83332.844 | 
     | mux2X1_U1/U1/A                                     |  ^   | UART_CLK__L2_N0                        | MX2X8M     | 0.000 |   0.078 | -83332.844 | 
     | mux2X1_U1/U1/Y                                     |  ^   | CLK2_fun_scan                          | MX2X8M     | 0.222 |   0.297 | -83332.625 | 
     | CLK2_fun_scan__L1_I0/A                             |  ^   | CLK2_fun_scan                          | CLKINVX32M | 0.000 |   0.297 | -83332.625 | 
     | CLK2_fun_scan__L1_I0/Y                             |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M | 0.073 |   0.367 | -83332.555 | 
     | CLK2_fun_scan__L2_I1/A                             |  v   | CLK2_fun_scan__L1_N0                   | CLKBUFX20M | 0.000 |   0.367 | -83332.555 | 
     | CLK2_fun_scan__L2_I1/Y                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.120 |   0.484 | -83332.437 | 
     | CLK2_fun_scan__L3_I0/A                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.000 |   0.484 | -83332.437 | 
     | CLK2_fun_scan__L3_I0/Y                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.119 |   0.602 | -83332.320 | 
     | CLK2_fun_scan__L4_I0/A                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.001 |   0.602 | -83332.320 | 
     | CLK2_fun_scan__L4_I0/Y                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.121 |   0.727 | -83332.195 | 
     | CLK2_fun_scan__L5_I0/A                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.001 |   0.727 | -83332.195 | 
     | CLK2_fun_scan__L5_I0/Y                             |  v   | CLK2_fun_scan__L5_N0                   | CLKBUFX20M | 0.145 |   0.875 | -83332.047 | 
     | CLK2_fun_scan__L6_I0/A                             |  v   | CLK2_fun_scan__L5_N0                   | CLKINVX40M | 0.001 |   0.875 | -83332.047 | 
     | CLK2_fun_scan__L6_I0/Y                             |  ^   | CLK2_fun_scan__L6_N0                   | CLKINVX40M | 0.046 |   0.922 | -83332.000 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/A                  |  ^   | CLK2_fun_scan__L6_N0                   | CLKBUFX40M | 0.000 |   0.922 | -83332.000 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKBUFX40M | 0.107 |   1.031 | -83331.891 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKINVX32M | 0.000 |   1.031 | -83331.891 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX32M | 0.050 |   1.078 | -83331.844 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX40M | 0.001 |   1.078 | -83331.844 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | CLKINVX40M | 0.051 |   1.125 | -83331.797 | 
     | UART_I0/UART_RX_I0/data_sampling_I/sample_bit_2_re |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M  | 0.001 |   1.125 | -83331.797 | 
     | g/CK                                               |      |                                        |            |       |         |            | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin UART_I0/UART_RX_I0/data_sampling_I/sample_bit_
3_reg/CK 
Endpoint:   UART_I0/UART_RX_I0/data_sampling_I/sample_bit_3_reg/D (^) checked 
with  leading edge of 'Master_UART_CLK'
Beginpoint: RX_IN                                                 (^) triggered 
by  leading edge of 'Master_UART_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.125
- Setup                         0.289
+ Phase Shift                 104166.000
- Uncertainty                   0.200
= Required Time               104166.633
- Arrival Time                20833.711
= Slack Time                  83332.922
     Clock Rise Edge                      0.000
     + Input Delay                      20833.199
     + Drive Adjustment                   0.233
     = Beginpoint Arrival Time          20833.432
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell    | Delay |  Arrival  |  Required  | 
     |                                                    |      |                                        |            |       |   Time    |    Time    | 
     |----------------------------------------------------+------+----------------------------------------+------------+-------+-----------+------------| 
     | RX_IN                                              |  ^   | RX_IN                                  |            |       | 20833.437 | 104166.359 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U7/A            |  ^   | RX_IN                                  | INVX2M     | 0.002 | 20833.437 | 104166.359 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U7/Y            |  v   | UART_I0/UART_RX_I0/data_sampling_I/n1  | INVX2M     | 0.127 | 20833.562 | 104166.484 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U11/B0          |  v   | UART_I0/UART_RX_I0/data_sampling_I/n1  | OAI2BB2X1M | 0.000 | 20833.562 | 104166.484 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U11/Y           |  ^   | UART_I0/UART_RX_I0/data_sampling_I/n41 | OAI2BB2X1M | 0.148 | 20833.711 | 104166.633 | 
     | UART_I0/UART_RX_I0/data_sampling_I/sample_bit_3_re |  ^   | UART_I0/UART_RX_I0/data_sampling_I/n41 | SDFFRQX2M  | 0.000 | 20833.711 | 104166.633 | 
     | g/D                                                |      |                                        |            |       |           |            | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell    | Delay | Arrival |  Required  | 
     |                                                    |      |                                        |            |       |  Time   |    Time    | 
     |----------------------------------------------------+------+----------------------------------------+------------+-------+---------+------------| 
     | UART_CLK                                           |  ^   | UART_CLK                               |            |       |   0.008 | -83332.914 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK                               | CLKINVX40M | 0.000 |   0.008 | -83332.914 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0                        | CLKINVX40M | 0.037 |   0.047 | -83332.875 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0                        | CLKINVX32M | 0.001 |   0.047 | -83332.875 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0                        | CLKINVX32M | 0.028 |   0.078 | -83332.844 | 
     | mux2X1_U1/U1/A                                     |  ^   | UART_CLK__L2_N0                        | MX2X8M     | 0.000 |   0.078 | -83332.844 | 
     | mux2X1_U1/U1/Y                                     |  ^   | CLK2_fun_scan                          | MX2X8M     | 0.222 |   0.297 | -83332.625 | 
     | CLK2_fun_scan__L1_I0/A                             |  ^   | CLK2_fun_scan                          | CLKINVX32M | 0.000 |   0.297 | -83332.625 | 
     | CLK2_fun_scan__L1_I0/Y                             |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M | 0.073 |   0.367 | -83332.555 | 
     | CLK2_fun_scan__L2_I1/A                             |  v   | CLK2_fun_scan__L1_N0                   | CLKBUFX20M | 0.000 |   0.367 | -83332.555 | 
     | CLK2_fun_scan__L2_I1/Y                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.120 |   0.484 | -83332.437 | 
     | CLK2_fun_scan__L3_I0/A                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.000 |   0.484 | -83332.437 | 
     | CLK2_fun_scan__L3_I0/Y                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.119 |   0.602 | -83332.320 | 
     | CLK2_fun_scan__L4_I0/A                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.001 |   0.602 | -83332.320 | 
     | CLK2_fun_scan__L4_I0/Y                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.121 |   0.727 | -83332.195 | 
     | CLK2_fun_scan__L5_I0/A                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.001 |   0.727 | -83332.195 | 
     | CLK2_fun_scan__L5_I0/Y                             |  v   | CLK2_fun_scan__L5_N0                   | CLKBUFX20M | 0.145 |   0.875 | -83332.047 | 
     | CLK2_fun_scan__L6_I0/A                             |  v   | CLK2_fun_scan__L5_N0                   | CLKINVX40M | 0.001 |   0.875 | -83332.047 | 
     | CLK2_fun_scan__L6_I0/Y                             |  ^   | CLK2_fun_scan__L6_N0                   | CLKINVX40M | 0.046 |   0.922 | -83332.000 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/A                  |  ^   | CLK2_fun_scan__L6_N0                   | CLKBUFX40M | 0.000 |   0.922 | -83332.000 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKBUFX40M | 0.107 |   1.031 | -83331.891 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKINVX32M | 0.000 |   1.031 | -83331.891 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX32M | 0.050 |   1.078 | -83331.844 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX40M | 0.001 |   1.078 | -83331.844 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | CLKINVX40M | 0.051 |   1.125 | -83331.797 | 
     | UART_I0/UART_RX_I0/data_sampling_I/sample_bit_3_re |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M  | 0.001 |   1.125 | -83331.797 | 
     | g/CK                                               |      |                                        |            |       |         |            | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Recovery Check with Pin RST_SYNC_I1/SYNC_RST_reg/CK 
Endpoint:   RST_SYNC_I1/SYNC_RST_reg/RN (^) checked with  leading edge of 
'Master_UART_CLK'
Beginpoint: RST                         (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.138
- Recovery                      0.352
+ Phase Shift                 104166.000
- Uncertainty                   0.200
= Required Time               104166.586
- Arrival Time                  1.297
= Slack Time                  104165.289
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |          Net          |   Cell    | Delay | Arrival |  Required  | 
     |                             |      |                       |           |       |  Time   |    Time    | 
     |-----------------------------+------+-----------------------+-----------+-------+---------+------------| 
     | RST                         |  ^   | RST                   |           |       |   0.008 | 104165.297 | 
     | mux2X1_U4/U1/A              |  ^   | RST                   | MX2X2M    | 0.000 |   0.008 | 104165.297 | 
     | mux2X1_U4/U1/Y              |  ^   | RST_fun_scan          | MX2X2M    | 0.135 |   0.141 | 104165.430 | 
     | FE_PHC31_RST_fun_scan/A     |  ^   | RST_fun_scan          | BUFX2M    | 0.000 |   0.141 | 104165.430 | 
     | FE_PHC31_RST_fun_scan/Y     |  ^   | FE_PHN31_RST_fun_scan | BUFX2M    | 0.096 |   0.234 | 104165.523 | 
     | FE_PHC29_RST_fun_scan/A     |  ^   | FE_PHN31_RST_fun_scan | DLY4X1M   | 0.000 |   0.234 | 104165.523 | 
     | FE_PHC29_RST_fun_scan/Y     |  ^   | FE_PHN29_RST_fun_scan | DLY4X1M   | 1.065 |   1.297 | 104166.586 | 
     | RST_SYNC_I1/SYNC_RST_reg/RN |  ^   | FE_PHN29_RST_fun_scan | SDFFRQX1M | 0.000 |   1.297 | 104166.586 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |         Net          |    Cell    | Delay | Arrival |  Required   | 
     |                             |      |                      |            |       |  Time   |    Time     | 
     |-----------------------------+------+----------------------+------------+-------+---------+-------------| 
     | UART_CLK                    |  ^   | UART_CLK             |            |       |   0.008 | -104165.281 | 
     | UART_CLK__L1_I0/A           |  ^   | UART_CLK             | CLKINVX40M | 0.000 |   0.008 | -104165.281 | 
     | UART_CLK__L1_I0/Y           |  v   | UART_CLK__L1_N0      | CLKINVX40M | 0.037 |   0.047 | -104165.242 | 
     | UART_CLK__L2_I0/A           |  v   | UART_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.047 | -104165.242 | 
     | UART_CLK__L2_I0/Y           |  ^   | UART_CLK__L2_N0      | CLKINVX32M | 0.028 |   0.078 | -104165.211 | 
     | mux2X1_U1/U1/A              |  ^   | UART_CLK__L2_N0      | MX2X8M     | 0.000 |   0.078 | -104165.211 | 
     | mux2X1_U1/U1/Y              |  ^   | CLK2_fun_scan        | MX2X8M     | 0.222 |   0.297 | -104164.992 | 
     | CLK2_fun_scan__L1_I0/A      |  ^   | CLK2_fun_scan        | CLKINVX32M | 0.000 |   0.297 | -104164.992 | 
     | CLK2_fun_scan__L1_I0/Y      |  v   | CLK2_fun_scan__L1_N0 | CLKINVX32M | 0.073 |   0.367 | -104164.922 | 
     | CLK2_fun_scan__L2_I1/A      |  v   | CLK2_fun_scan__L1_N0 | CLKBUFX20M | 0.000 |   0.367 | -104164.922 | 
     | CLK2_fun_scan__L2_I1/Y      |  v   | CLK2_fun_scan__L2_N1 | CLKBUFX20M | 0.120 |   0.484 | -104164.805 | 
     | CLK2_fun_scan__L3_I0/A      |  v   | CLK2_fun_scan__L2_N1 | CLKBUFX20M | 0.000 |   0.484 | -104164.805 | 
     | CLK2_fun_scan__L3_I0/Y      |  v   | CLK2_fun_scan__L3_N0 | CLKBUFX20M | 0.119 |   0.602 | -104164.688 | 
     | CLK2_fun_scan__L4_I0/A      |  v   | CLK2_fun_scan__L3_N0 | CLKBUFX20M | 0.001 |   0.602 | -104164.688 | 
     | CLK2_fun_scan__L4_I0/Y      |  v   | CLK2_fun_scan__L4_N0 | CLKBUFX20M | 0.121 |   0.727 | -104164.562 | 
     | CLK2_fun_scan__L5_I0/A      |  v   | CLK2_fun_scan__L4_N0 | CLKBUFX20M | 0.001 |   0.727 | -104164.562 | 
     | CLK2_fun_scan__L5_I0/Y      |  v   | CLK2_fun_scan__L5_N0 | CLKBUFX20M | 0.145 |   0.875 | -104164.414 | 
     | CLK2_fun_scan__L6_I0/A      |  v   | CLK2_fun_scan__L5_N0 | CLKINVX40M | 0.001 |   0.875 | -104164.414 | 
     | CLK2_fun_scan__L6_I0/Y      |  ^   | CLK2_fun_scan__L6_N0 | CLKINVX40M | 0.046 |   0.922 | -104164.367 | 
     | CLK2_fun_scan__L7_I0/A      |  ^   | CLK2_fun_scan__L6_N0 | CLKBUFX20M | 0.000 |   0.922 | -104164.367 | 
     | CLK2_fun_scan__L7_I0/Y      |  ^   | CLK2_fun_scan__L7_N0 | CLKBUFX20M | 0.126 |   1.047 | -104164.242 | 
     | CLK2_fun_scan__L8_I0/A      |  ^   | CLK2_fun_scan__L7_N0 | CLKINVX32M | 0.002 |   1.047 | -104164.242 | 
     | CLK2_fun_scan__L8_I0/Y      |  v   | CLK2_fun_scan__L8_N0 | CLKINVX32M | 0.059 |   1.109 | -104164.180 | 
     | CLK2_fun_scan__L9_I0/A      |  v   | CLK2_fun_scan__L8_N0 | CLKINVX32M | 0.002 |   1.109 | -104164.180 | 
     | CLK2_fun_scan__L9_I0/Y      |  ^   | CLK2_fun_scan__L9_N0 | CLKINVX32M | 0.032 |   1.141 | -104164.148 | 
     | RST_SYNC_I1/SYNC_RST_reg/CK |  ^   | CLK2_fun_scan__L9_N0 | SDFFRQX1M  | 0.000 |   1.141 | -104164.148 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 17: MET Recovery Check with Pin RST_SYNC_I1/Sync_flops_reg_0_/CK 
Endpoint:   RST_SYNC_I1/Sync_flops_reg_0_/RN (^) checked with  leading edge of 
'Master_UART_CLK'
Beginpoint: RST                              (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.138
- Recovery                      0.344
+ Phase Shift                 104166.000
- Uncertainty                   0.200
= Required Time               104166.594
- Arrival Time                  1.297
= Slack Time                  104165.297
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |          Net          |   Cell    | Delay | Arrival |  Required  | 
     |                                  |      |                       |           |       |  Time   |    Time    | 
     |----------------------------------+------+-----------------------+-----------+-------+---------+------------| 
     | RST                              |  ^   | RST                   |           |       |   0.008 | 104165.305 | 
     | mux2X1_U4/U1/A                   |  ^   | RST                   | MX2X2M    | 0.000 |   0.008 | 104165.305 | 
     | mux2X1_U4/U1/Y                   |  ^   | RST_fun_scan          | MX2X2M    | 0.135 |   0.141 | 104165.438 | 
     | FE_PHC31_RST_fun_scan/A          |  ^   | RST_fun_scan          | BUFX2M    | 0.000 |   0.141 | 104165.438 | 
     | FE_PHC31_RST_fun_scan/Y          |  ^   | FE_PHN31_RST_fun_scan | BUFX2M    | 0.096 |   0.234 | 104165.531 | 
     | FE_PHC29_RST_fun_scan/A          |  ^   | FE_PHN31_RST_fun_scan | DLY4X1M   | 0.000 |   0.234 | 104165.531 | 
     | FE_PHC29_RST_fun_scan/Y          |  ^   | FE_PHN29_RST_fun_scan | DLY4X1M   | 1.065 |   1.297 | 104166.594 | 
     | RST_SYNC_I1/Sync_flops_reg_0_/RN |  ^   | FE_PHN29_RST_fun_scan | SDFFRQX2M | 0.000 |   1.297 | 104166.594 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |         Net          |    Cell    | Delay | Arrival |  Required   | 
     |                                  |      |                      |            |       |  Time   |    Time     | 
     |----------------------------------+------+----------------------+------------+-------+---------+-------------| 
     | UART_CLK                         |  ^   | UART_CLK             |            |       |   0.008 | -104165.289 | 
     | UART_CLK__L1_I0/A                |  ^   | UART_CLK             | CLKINVX40M | 0.000 |   0.008 | -104165.289 | 
     | UART_CLK__L1_I0/Y                |  v   | UART_CLK__L1_N0      | CLKINVX40M | 0.037 |   0.047 | -104165.250 | 
     | UART_CLK__L2_I0/A                |  v   | UART_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.047 | -104165.250 | 
     | UART_CLK__L2_I0/Y                |  ^   | UART_CLK__L2_N0      | CLKINVX32M | 0.028 |   0.078 | -104165.219 | 
     | mux2X1_U1/U1/A                   |  ^   | UART_CLK__L2_N0      | MX2X8M     | 0.000 |   0.078 | -104165.219 | 
     | mux2X1_U1/U1/Y                   |  ^   | CLK2_fun_scan        | MX2X8M     | 0.222 |   0.297 | -104165.000 | 
     | CLK2_fun_scan__L1_I0/A           |  ^   | CLK2_fun_scan        | CLKINVX32M | 0.000 |   0.297 | -104165.000 | 
     | CLK2_fun_scan__L1_I0/Y           |  v   | CLK2_fun_scan__L1_N0 | CLKINVX32M | 0.073 |   0.367 | -104164.930 | 
     | CLK2_fun_scan__L2_I1/A           |  v   | CLK2_fun_scan__L1_N0 | CLKBUFX20M | 0.000 |   0.367 | -104164.930 | 
     | CLK2_fun_scan__L2_I1/Y           |  v   | CLK2_fun_scan__L2_N1 | CLKBUFX20M | 0.120 |   0.484 | -104164.812 | 
     | CLK2_fun_scan__L3_I0/A           |  v   | CLK2_fun_scan__L2_N1 | CLKBUFX20M | 0.000 |   0.484 | -104164.812 | 
     | CLK2_fun_scan__L3_I0/Y           |  v   | CLK2_fun_scan__L3_N0 | CLKBUFX20M | 0.119 |   0.602 | -104164.695 | 
     | CLK2_fun_scan__L4_I0/A           |  v   | CLK2_fun_scan__L3_N0 | CLKBUFX20M | 0.001 |   0.602 | -104164.695 | 
     | CLK2_fun_scan__L4_I0/Y           |  v   | CLK2_fun_scan__L4_N0 | CLKBUFX20M | 0.121 |   0.727 | -104164.570 | 
     | CLK2_fun_scan__L5_I0/A           |  v   | CLK2_fun_scan__L4_N0 | CLKBUFX20M | 0.001 |   0.727 | -104164.570 | 
     | CLK2_fun_scan__L5_I0/Y           |  v   | CLK2_fun_scan__L5_N0 | CLKBUFX20M | 0.145 |   0.875 | -104164.422 | 
     | CLK2_fun_scan__L6_I0/A           |  v   | CLK2_fun_scan__L5_N0 | CLKINVX40M | 0.001 |   0.875 | -104164.422 | 
     | CLK2_fun_scan__L6_I0/Y           |  ^   | CLK2_fun_scan__L6_N0 | CLKINVX40M | 0.046 |   0.922 | -104164.375 | 
     | CLK2_fun_scan__L7_I0/A           |  ^   | CLK2_fun_scan__L6_N0 | CLKBUFX20M | 0.000 |   0.922 | -104164.375 | 
     | CLK2_fun_scan__L7_I0/Y           |  ^   | CLK2_fun_scan__L7_N0 | CLKBUFX20M | 0.126 |   1.047 | -104164.250 | 
     | CLK2_fun_scan__L8_I0/A           |  ^   | CLK2_fun_scan__L7_N0 | CLKINVX32M | 0.002 |   1.047 | -104164.250 | 
     | CLK2_fun_scan__L8_I0/Y           |  v   | CLK2_fun_scan__L8_N0 | CLKINVX32M | 0.059 |   1.109 | -104164.188 | 
     | CLK2_fun_scan__L9_I0/A           |  v   | CLK2_fun_scan__L8_N0 | CLKINVX32M | 0.002 |   1.109 | -104164.188 | 
     | CLK2_fun_scan__L9_I0/Y           |  ^   | CLK2_fun_scan__L9_N0 | CLKINVX32M | 0.032 |   1.141 | -104164.156 | 
     | RST_SYNC_I1/Sync_flops_reg_0_/CK |  ^   | CLK2_fun_scan__L9_N0 | SDFFRQX2M  | 0.000 |   1.141 | -104164.156 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Late External Delay Assertion 
Endpoint:   TX_OUT                                (^) checked with  leading 
edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/MUX_I/TX_OUT_reg/Q (^) triggered by  leading 
edge of 'TX_clk'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
+ Source Insertion Delay        0.993
- External Delay              20833.180
+ Phase Shift                 833328.000
- Uncertainty                   0.200
= Required Time               812495.625
- Arrival Time                  2.188
= Slack Time                  812493.438
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |                  Net                   |    Cell     | Delay | Arrival |  Required  | 
     |                                          |      |                                        |             |       |  Time   |    Time    | 
     |------------------------------------------+------+----------------------------------------+-------------+-------+---------+------------| 
     | UART_CLK                                 |  ^   | UART_CLK                               |             |       |   0.000 | 812493.438 | 
     | UART_CLK__L1_I0/A                        |  ^   | UART_CLK                               | CLKINVX40M  | 0.000 |   0.000 | 812493.438 | 
     | UART_CLK__L1_I0/Y                        |  v   | UART_CLK__L1_N0                        | CLKINVX40M  | 0.037 |   0.062 | 812493.500 | 
     | UART_CLK__L2_I0/A                        |  v   | UART_CLK__L1_N0                        | CLKINVX32M  | 0.001 |   0.062 | 812493.500 | 
     | UART_CLK__L2_I0/Y                        |  ^   | UART_CLK__L2_N0                        | CLKINVX32M  | 0.028 |   0.062 | 812493.500 | 
     | mux2X1_U1/U1/A                           |  ^   | UART_CLK__L2_N0                        | MX2X8M      | 0.000 |   0.062 | 812493.500 | 
     | mux2X1_U1/U1/Y                           |  ^   | CLK2_fun_scan                          | MX2X8M      | 0.222 |   0.312 | 812493.750 | 
     | CLK2_fun_scan__L1_I0/A                   |  ^   | CLK2_fun_scan                          | CLKINVX32M  | 0.000 |   0.312 | 812493.750 | 
     | CLK2_fun_scan__L1_I0/Y                   |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M  | 0.073 |   0.375 | 812493.812 | 
     | CLK2_fun_scan__L2_I0/A                   |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M  | 0.000 |   0.375 | 812493.812 | 
     | CLK2_fun_scan__L2_I0/Y                   |  ^   | CLK2_fun_scan__L2_N0                   | CLKINVX32M  | 0.045 |   0.438 | 812493.875 | 
     | ClkDiv_I0/o_div_clk_reg/CK               |  ^   | CLK2_fun_scan__L2_N0                   | SDFFRHQX4M  | 0.001 |   0.438 | 812493.875 | 
     | ClkDiv_I0/o_div_clk_reg/Q                |  ^   | TX_CLK                                 | SDFFRHQX4M  | 0.341 |   0.750 | 812494.188 | 
     | mux2X1_U2/U1/A                           |  ^   | TX_CLK                                 | MX2X8M      | 0.000 |   0.750 | 812494.188 | 
     | mux2X1_U2/U1/Y                           |  ^   | CLK3_fun_scan                          | MX2X8M      | 0.244 |   1.000 | 812494.438 | 
     | UART_I0/TX_CLK                           |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   1.000 | 812494.438 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A        |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   1.000 | 812494.438 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y        |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.135 |   1.125 | 812494.562 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   1.125 | 812494.562 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.048 |   1.188 | 812494.625 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   1.188 | 812494.625 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.051 |   1.250 | 812494.688 | 
     | UART_I0/UART_TX_I0/MUX_I/TX_OUT_reg/CK   |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRHQX8M  | 0.001 |   1.250 | 812494.688 | 
     | UART_I0/UART_TX_I0/MUX_I/TX_OUT_reg/Q    |  ^   | FE_OFN15_SO_0_                         | SDFFRHQX8M  | 0.328 |   1.562 | 812495.000 | 
     | FE_OFC16_SO_0_/A                         |  ^   | FE_OFN15_SO_0_                         | BUFX10M     | 0.000 |   1.562 | 812495.000 | 
     | FE_OFC16_SO_0_/Y                         |  ^   | SO[0]                                  | BUFX10M     | 0.641 |   2.188 | 812495.625 | 
     | TX_OUT                                   |  ^   | SO[0]                                  | SYS_TOP     | 0.016 |   2.188 | 812495.625 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |         Net          |    Cell     | Delay | Arrival |  Required   | 
     |                            |      |                      |             |       |  Time   |    Time     | 
     |----------------------------+------+----------------------+-------------+-------+---------+-------------| 
     | UART_CLK                   |  ^   | UART_CLK             |             |       |   0.000 | -812493.438 | 
     | UART_CLK__L1_I0/A          |  ^   | UART_CLK             | CLKINVX40M  | 0.000 |   0.000 | -812493.438 | 
     | UART_CLK__L1_I0/Y          |  v   | UART_CLK__L1_N0      | CLKINVX40M  | 0.037 |   0.062 | -812493.375 | 
     | UART_CLK__L2_I0/A          |  v   | UART_CLK__L1_N0      | CLKINVX32M  | 0.001 |   0.062 | -812493.375 | 
     | UART_CLK__L2_I0/Y          |  ^   | UART_CLK__L2_N0      | CLKINVX32M  | 0.028 |   0.062 | -812493.375 | 
     | mux2X1_U1/U1/A             |  ^   | UART_CLK__L2_N0      | MX2X8M      | 0.000 |   0.062 | -812493.375 | 
     | mux2X1_U1/U1/Y             |  ^   | CLK2_fun_scan        | MX2X8M      | 0.222 |   0.312 | -812493.125 | 
     | CLK2_fun_scan__L1_I0/A     |  ^   | CLK2_fun_scan        | CLKINVX32M  | 0.000 |   0.312 | -812493.125 | 
     | CLK2_fun_scan__L1_I0/Y     |  v   | CLK2_fun_scan__L1_N0 | CLKINVX32M  | 0.073 |   0.375 | -812493.062 | 
     | CLK2_fun_scan__L2_I0/A     |  v   | CLK2_fun_scan__L1_N0 | CLKINVX32M  | 0.000 |   0.375 | -812493.062 | 
     | CLK2_fun_scan__L2_I0/Y     |  ^   | CLK2_fun_scan__L2_N0 | CLKINVX32M  | 0.045 |   0.438 | -812493.000 | 
     | ClkDiv_I0/o_div_clk_reg/CK |  ^   | CLK2_fun_scan__L2_N0 | SDFFRHQX4M  | 0.001 |   0.438 | -812493.000 | 
     | ClkDiv_I0/o_div_clk_reg/Q  |  ^   | TX_CLK               | SDFFRHQX4M  | 0.341 |   0.750 | -812492.688 | 
     | mux2X1_U2/U1/A             |  ^   | TX_CLK               | MX2X8M      | 0.000 |   0.750 | -812492.688 | 
     | mux2X1_U2/U1/Y             |  ^   | CLK3_fun_scan        | MX2X8M      | 0.244 |   1.000 | -812492.438 | 
     | UART_I0/TX_CLK             |  ^   | CLK3_fun_scan        | UART_test_1 |       |   1.000 | -812492.438 | 
     +--------------------------------------------------------------------------------------------------------+ 

