\\ Four bit counter

module counter4bit (
    input wire clk, reset,
    output reg [3:0] q
);

always @(posedge clk or posedge reset) begin
    if (reset) begin
        q <= 4'b0000;  // Reset counter to 0
    end else begin
        q <= q + 1;  // Increment counter by 1
    end
end

endmodule
