#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Dec 17 17:49:53 2022
# Process ID: 8120
# Current directory: C:/SSTU Dosyalar/project_experiment_7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10980 C:\SSTU Dosyalar\project_experiment_7\project_experiment_7.xpr
# Log file: C:/SSTU Dosyalar/project_experiment_7/vivado.log
# Journal file: C:/SSTU Dosyalar/project_experiment_7\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 762.633 ; gain = 135.395
update_compile_order -fileset sources_1
set_property top MAC [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: MAC
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1119.492 ; gain = 168.684
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MAC' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MAC.v:3]
INFO: [Synth 8-6157] synthesizing module 'MULTB' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTB.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MULTB' (1#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTB.v:3]
INFO: [Synth 8-6157] synthesizing module 'CLA_16_bit' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:3]
INFO: [Synth 8-6157] synthesizing module 'CLA' [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:18]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:24]
INFO: [Synth 8-6155] done synthesizing module 'CLA' (2#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:18]
INFO: [Synth 8-6155] done synthesizing module 'CLA_16_bit' (3#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v:3]
WARNING: [Synth 8-567] referenced signal 'count' should be on the sensitivity list [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MAC.v:27]
WARNING: [Synth 8-567] referenced signal 'sum' should be on the sensitivity list [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MAC.v:27]
WARNING: [Synth 8-567] referenced signal 'reset' should be on the sensitivity list [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MAC.v:27]
INFO: [Synth 8-6155] done synthesizing module 'MAC' (4#1) [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MAC.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1158.125 ; gain = 207.316
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1158.125 ; gain = 207.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1158.125 ; gain = 207.316
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc]
WARNING: [Vivado 12-584] No ports matched 'A[0]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[1]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[2]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[3]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[4]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[5]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[6]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[7]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'X[0]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'X[1]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'X[2]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'X[3]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'X[4]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'X[5]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'X[6]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'X[7]'. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: c1). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[0][0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[0][10]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[0][11]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[0][12]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[0][13]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[0][14]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[0][15]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[0][1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[0][2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[0][3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[0][4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[0][5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[0][6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[0][7]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[0][8]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[0][9]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[1][0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[1][10]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[1][11]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[1][12]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[1][13]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[1][14]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[1][15]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[1][1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[1][2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[1][3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[1][4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[1][5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[1][6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[1][7]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[1][8]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[1][9]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[2][0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[2][10]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[2][11]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[2][12]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[2][13]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[2][14]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[2][15]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[2][1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[2][2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[2][3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[2][4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[2][5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[2][6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[2][7]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[2][8]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: product[2][9]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[0][0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[0][10]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[0][11]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[0][12]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[0][13]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[0][14]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[0][15]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[0][1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[0][2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[0][3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[0][4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[0][5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[0][6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[0][7]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[0][8]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[0][9]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[1][0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[1][10]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[1][11]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[1][12]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[1][13]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[1][14]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[1][15]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[1][1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[1][2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[1][3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[1][4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[1][5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[1][6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[1][7]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[1][8]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: sum[1][9]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc:50]
Finished Parsing XDC File [C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master_first.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1293.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1319.672 ; gain = 368.863
13 Infos, 100 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1319.672 ; gain = 556.297
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 17 17:57:48 2022...
