# 8x1-mux-verilog
8x1 Multiplexer implementation in Verilog HDL with testbench and simulation
