Summary
Top-level Name,design67_15_45_top_post_synth

Clocks
Enabled,,\clk,I/O,inf

Fabric Logic Element
Enabled,45,,\clk,0.125,Very_High
Enabled,10126,,\clk,0.125,Typical
Enabled3,,20730,\clk,0.125,Typical,1.000000

BRAM
,0,,,,,,,,,,

DSP

I/O
Enabled,\clk,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,Clock,\clk
Enabled,\rst,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
Enabled,\in,32,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
