// Seed: 1589875044
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input tri id_3
    , id_25,
    input uwire id_4,
    input supply1 id_5,
    input supply1 id_6,
    input supply1 id_7,
    input supply1 id_8,
    output uwire id_9,
    output supply0 id_10,
    output uwire id_11,
    output tri0 id_12,
    output supply1 id_13,
    input tri0 id_14,
    output supply1 id_15,
    input tri id_16,
    input supply0 id_17,
    output wor id_18,
    output supply1 id_19,
    input tri0 id_20
    , id_26,
    output tri1 id_21,
    input uwire id_22,
    input tri0 id_23
);
  wire id_27;
  assign module_1.id_15 = 0;
  wire id_28;
  wire id_29;
  wire id_30;
endmodule
module module_1 (
    input logic id_0,
    output uwire id_1,
    input tri id_2,
    output tri0 id_3,
    input tri1 id_4,
    input tri0 id_5,
    input uwire id_6,
    input wire id_7,
    input tri id_8,
    input logic id_9,
    output tri1 id_10,
    output wor id_11,
    input wire id_12,
    input wire id_13,
    input tri1 id_14,
    input supply1 id_15
    , id_19,
    output wor id_16,
    input supply1 id_17
);
  assign id_1 = 1;
  always {id_9, id_0} <= 1;
  assign id_10 = 1;
  module_0 modCall_1 (
      id_4,
      id_13,
      id_6,
      id_5,
      id_4,
      id_6,
      id_4,
      id_14,
      id_2,
      id_3,
      id_16,
      id_11,
      id_10,
      id_10,
      id_4,
      id_10,
      id_4,
      id_7,
      id_11,
      id_10,
      id_14,
      id_16,
      id_5,
      id_12
  );
  assign id_3 = 1 ? 1 : 1;
  wire id_20;
  assign id_19 = id_11++;
endmodule
