static T_1 F_1 ( T_1 V_1 )\r\n{\r\nT_1 V_2 = V_1 & 0x7f7f7f7f ;\r\nT_1 V_3 = V_1 & 0x80808080 ;\r\nreturn ( V_2 << 1 ) ^ ( V_3 >> 7 ) * 0x1b ;\r\n}\r\nstatic T_1 F_2 ( T_1 V_1 )\r\n{\r\nT_1 V_2 = V_1 & 0x3f3f3f3f ;\r\nT_1 V_3 = V_1 & 0x80808080 ;\r\nT_1 V_4 = V_1 & 0x40404040 ;\r\nreturn ( V_2 << 2 ) ^ ( V_3 >> 7 ) * 0x36 ^ ( V_4 >> 6 ) * 0x1b ;\r\n}\r\nstatic T_1 F_3 ( T_1 V_2 )\r\n{\r\nT_1 V_3 = F_1 ( V_2 ) ^ F_4 ( V_2 , 16 ) ;\r\nreturn V_3 ^ F_4 ( V_2 ^ V_3 , 8 ) ;\r\n}\r\nstatic T_1 F_5 ( T_1 V_2 )\r\n{\r\nT_1 V_3 = F_2 ( V_2 ) ;\r\nreturn F_3 ( V_2 ^ V_3 ^ F_4 ( V_3 , 16 ) ) ;\r\n}\r\nstatic T_2 T_1 F_6 ( T_1 V_5 [] , int V_6 )\r\n{\r\nreturn ( V_7 [ V_5 [ V_6 ] & 0xff ] ) ^\r\n( V_7 [ ( V_5 [ ( V_6 + 1 ) % 4 ] >> 8 ) & 0xff ] << 8 ) ^\r\n( V_7 [ ( V_5 [ ( V_6 + 2 ) % 4 ] >> 16 ) & 0xff ] << 16 ) ^\r\n( V_7 [ ( V_5 [ ( V_6 + 3 ) % 4 ] >> 24 ) & 0xff ] << 24 ) ;\r\n}\r\nstatic T_2 T_1 F_7 ( T_1 V_5 [] , int V_6 )\r\n{\r\nreturn ( V_8 [ V_5 [ V_6 ] & 0xff ] ) ^\r\n( V_8 [ ( V_5 [ ( V_6 + 3 ) % 4 ] >> 8 ) & 0xff ] << 8 ) ^\r\n( V_8 [ ( V_5 [ ( V_6 + 2 ) % 4 ] >> 16 ) & 0xff ] << 16 ) ^\r\n( V_8 [ ( V_5 [ ( V_6 + 1 ) % 4 ] >> 24 ) & 0xff ] << 24 ) ;\r\n}\r\nstatic T_1 F_8 ( T_1 V_5 )\r\n{\r\nreturn ( V_7 [ V_5 & 0xff ] ) ^\r\n( V_7 [ ( V_5 >> 8 ) & 0xff ] << 8 ) ^\r\n( V_7 [ ( V_5 >> 16 ) & 0xff ] << 16 ) ^\r\n( V_7 [ ( V_5 >> 24 ) & 0xff ] << 24 ) ;\r\n}\r\nstatic int F_9 ( struct V_9 * V_10 , const T_3 * V_11 ,\r\nunsigned int V_12 )\r\n{\r\nT_1 V_13 = V_12 / sizeof( T_1 ) ;\r\nT_1 V_14 , V_15 , V_16 ;\r\nif ( V_12 != V_17 &&\r\nV_12 != V_18 &&\r\nV_12 != V_19 )\r\nreturn - V_20 ;\r\nV_10 -> V_21 = V_12 ;\r\nfor ( V_15 = 0 ; V_15 < V_13 ; V_15 ++ )\r\nV_10 -> V_22 [ V_15 ] = F_10 ( V_11 + V_15 * sizeof( T_1 ) ) ;\r\nfor ( V_15 = 0 , V_14 = 1 ; V_15 < 10 ; V_15 ++ , V_14 = F_1 ( V_14 ) ) {\r\nT_1 * V_23 = V_10 -> V_22 + ( V_15 * V_13 ) ;\r\nT_1 * V_24 = V_23 + V_13 ;\r\nV_24 [ 0 ] = F_4 ( F_8 ( V_23 [ V_13 - 1 ] ) , 8 ) ^ V_14 ^ V_23 [ 0 ] ;\r\nV_24 [ 1 ] = V_24 [ 0 ] ^ V_23 [ 1 ] ;\r\nV_24 [ 2 ] = V_24 [ 1 ] ^ V_23 [ 2 ] ;\r\nV_24 [ 3 ] = V_24 [ 2 ] ^ V_23 [ 3 ] ;\r\nif ( V_12 == 24 ) {\r\nif ( V_15 >= 7 )\r\nbreak;\r\nV_24 [ 4 ] = V_24 [ 3 ] ^ V_23 [ 4 ] ;\r\nV_24 [ 5 ] = V_24 [ 4 ] ^ V_23 [ 5 ] ;\r\n} else if ( V_12 == 32 ) {\r\nif ( V_15 >= 6 )\r\nbreak;\r\nV_24 [ 4 ] = F_8 ( V_24 [ 3 ] ) ^ V_23 [ 4 ] ;\r\nV_24 [ 5 ] = V_24 [ 4 ] ^ V_23 [ 5 ] ;\r\nV_24 [ 6 ] = V_24 [ 5 ] ^ V_23 [ 6 ] ;\r\nV_24 [ 7 ] = V_24 [ 6 ] ^ V_23 [ 7 ] ;\r\n}\r\n}\r\nV_10 -> V_25 [ 0 ] = V_10 -> V_22 [ V_12 + 24 ] ;\r\nV_10 -> V_25 [ 1 ] = V_10 -> V_22 [ V_12 + 25 ] ;\r\nV_10 -> V_25 [ 2 ] = V_10 -> V_22 [ V_12 + 26 ] ;\r\nV_10 -> V_25 [ 3 ] = V_10 -> V_22 [ V_12 + 27 ] ;\r\nfor ( V_15 = 4 , V_16 = V_12 + 20 ; V_16 > 0 ; V_15 += 4 , V_16 -= 4 ) {\r\nV_10 -> V_25 [ V_15 ] = F_5 ( V_10 -> V_22 [ V_16 ] ) ;\r\nV_10 -> V_25 [ V_15 + 1 ] = F_5 ( V_10 -> V_22 [ V_16 + 1 ] ) ;\r\nV_10 -> V_25 [ V_15 + 2 ] = F_5 ( V_10 -> V_22 [ V_16 + 2 ] ) ;\r\nV_10 -> V_25 [ V_15 + 3 ] = F_5 ( V_10 -> V_22 [ V_16 + 3 ] ) ;\r\n}\r\nV_10 -> V_25 [ V_15 ] = V_10 -> V_22 [ 0 ] ;\r\nV_10 -> V_25 [ V_15 + 1 ] = V_10 -> V_22 [ 1 ] ;\r\nV_10 -> V_25 [ V_15 + 2 ] = V_10 -> V_22 [ 2 ] ;\r\nV_10 -> V_25 [ V_15 + 3 ] = V_10 -> V_22 [ 3 ] ;\r\nreturn 0 ;\r\n}\r\nstatic int F_11 ( struct V_26 * V_27 , const T_3 * V_11 ,\r\nunsigned int V_12 )\r\n{\r\nstruct V_9 * V_10 = F_12 ( V_27 ) ;\r\nint V_28 ;\r\nV_28 = F_9 ( V_10 , V_11 , V_12 ) ;\r\nif ( V_28 )\r\nreturn V_28 ;\r\nV_10 -> V_22 [ 0 ] ^= V_7 [ 0 ] ^ V_7 [ 128 ] ;\r\nV_10 -> V_22 [ 1 ] ^= V_7 [ 32 ] ^ V_7 [ 160 ] ;\r\nV_10 -> V_22 [ 2 ] ^= V_7 [ 64 ] ^ V_7 [ 192 ] ;\r\nV_10 -> V_22 [ 3 ] ^= V_7 [ 96 ] ^ V_7 [ 224 ] ;\r\nV_10 -> V_25 [ 0 ] ^= V_8 [ 0 ] ^ V_8 [ 128 ] ;\r\nV_10 -> V_25 [ 1 ] ^= V_8 [ 32 ] ^ V_8 [ 160 ] ;\r\nV_10 -> V_25 [ 2 ] ^= V_8 [ 64 ] ^ V_8 [ 192 ] ;\r\nV_10 -> V_25 [ 3 ] ^= V_8 [ 96 ] ^ V_8 [ 224 ] ;\r\nreturn 0 ;\r\n}\r\nstatic void F_13 ( struct V_26 * V_27 , T_3 * V_29 , const T_3 * V_5 )\r\n{\r\nconst struct V_9 * V_10 = F_12 ( V_27 ) ;\r\nconst T_1 * V_30 = V_10 -> V_22 + 4 ;\r\nint V_31 = 6 + V_10 -> V_21 / 4 ;\r\nT_1 V_32 [ 4 ] , V_33 [ 4 ] ;\r\nint V_34 ;\r\nV_32 [ 0 ] = V_10 -> V_22 [ 0 ] ^ F_10 ( V_5 ) ;\r\nV_32 [ 1 ] = V_10 -> V_22 [ 1 ] ^ F_10 ( V_5 + 4 ) ;\r\nV_32 [ 2 ] = V_10 -> V_22 [ 2 ] ^ F_10 ( V_5 + 8 ) ;\r\nV_32 [ 3 ] = V_10 -> V_22 [ 3 ] ^ F_10 ( V_5 + 12 ) ;\r\nV_32 [ 0 ] ^= V_7 [ 0 ] ^ V_7 [ 128 ] ;\r\nV_32 [ 1 ] ^= V_7 [ 32 ] ^ V_7 [ 160 ] ;\r\nV_32 [ 2 ] ^= V_7 [ 64 ] ^ V_7 [ 192 ] ;\r\nV_32 [ 3 ] ^= V_7 [ 96 ] ^ V_7 [ 224 ] ;\r\nfor ( V_34 = 0 ; ; V_34 += 2 , V_30 += 8 ) {\r\nV_33 [ 0 ] = F_3 ( F_6 ( V_32 , 0 ) ) ^ V_30 [ 0 ] ;\r\nV_33 [ 1 ] = F_3 ( F_6 ( V_32 , 1 ) ) ^ V_30 [ 1 ] ;\r\nV_33 [ 2 ] = F_3 ( F_6 ( V_32 , 2 ) ) ^ V_30 [ 2 ] ;\r\nV_33 [ 3 ] = F_3 ( F_6 ( V_32 , 3 ) ) ^ V_30 [ 3 ] ;\r\nif ( V_34 == V_31 - 2 )\r\nbreak;\r\nV_32 [ 0 ] = F_3 ( F_6 ( V_33 , 0 ) ) ^ V_30 [ 4 ] ;\r\nV_32 [ 1 ] = F_3 ( F_6 ( V_33 , 1 ) ) ^ V_30 [ 5 ] ;\r\nV_32 [ 2 ] = F_3 ( F_6 ( V_33 , 2 ) ) ^ V_30 [ 6 ] ;\r\nV_32 [ 3 ] = F_3 ( F_6 ( V_33 , 3 ) ) ^ V_30 [ 7 ] ;\r\n}\r\nF_14 ( F_6 ( V_33 , 0 ) ^ V_30 [ 4 ] , V_29 ) ;\r\nF_14 ( F_6 ( V_33 , 1 ) ^ V_30 [ 5 ] , V_29 + 4 ) ;\r\nF_14 ( F_6 ( V_33 , 2 ) ^ V_30 [ 6 ] , V_29 + 8 ) ;\r\nF_14 ( F_6 ( V_33 , 3 ) ^ V_30 [ 7 ] , V_29 + 12 ) ;\r\n}\r\nstatic void F_15 ( struct V_26 * V_27 , T_3 * V_29 , const T_3 * V_5 )\r\n{\r\nconst struct V_9 * V_10 = F_12 ( V_27 ) ;\r\nconst T_1 * V_30 = V_10 -> V_25 + 4 ;\r\nint V_31 = 6 + V_10 -> V_21 / 4 ;\r\nT_1 V_32 [ 4 ] , V_33 [ 4 ] ;\r\nint V_34 ;\r\nV_32 [ 0 ] = V_10 -> V_25 [ 0 ] ^ F_10 ( V_5 ) ;\r\nV_32 [ 1 ] = V_10 -> V_25 [ 1 ] ^ F_10 ( V_5 + 4 ) ;\r\nV_32 [ 2 ] = V_10 -> V_25 [ 2 ] ^ F_10 ( V_5 + 8 ) ;\r\nV_32 [ 3 ] = V_10 -> V_25 [ 3 ] ^ F_10 ( V_5 + 12 ) ;\r\nV_32 [ 0 ] ^= V_8 [ 0 ] ^ V_8 [ 128 ] ;\r\nV_32 [ 1 ] ^= V_8 [ 32 ] ^ V_8 [ 160 ] ;\r\nV_32 [ 2 ] ^= V_8 [ 64 ] ^ V_8 [ 192 ] ;\r\nV_32 [ 3 ] ^= V_8 [ 96 ] ^ V_8 [ 224 ] ;\r\nfor ( V_34 = 0 ; ; V_34 += 2 , V_30 += 8 ) {\r\nV_33 [ 0 ] = F_5 ( F_7 ( V_32 , 0 ) ) ^ V_30 [ 0 ] ;\r\nV_33 [ 1 ] = F_5 ( F_7 ( V_32 , 1 ) ) ^ V_30 [ 1 ] ;\r\nV_33 [ 2 ] = F_5 ( F_7 ( V_32 , 2 ) ) ^ V_30 [ 2 ] ;\r\nV_33 [ 3 ] = F_5 ( F_7 ( V_32 , 3 ) ) ^ V_30 [ 3 ] ;\r\nif ( V_34 == V_31 - 2 )\r\nbreak;\r\nV_32 [ 0 ] = F_5 ( F_7 ( V_33 , 0 ) ) ^ V_30 [ 4 ] ;\r\nV_32 [ 1 ] = F_5 ( F_7 ( V_33 , 1 ) ) ^ V_30 [ 5 ] ;\r\nV_32 [ 2 ] = F_5 ( F_7 ( V_33 , 2 ) ) ^ V_30 [ 6 ] ;\r\nV_32 [ 3 ] = F_5 ( F_7 ( V_33 , 3 ) ) ^ V_30 [ 7 ] ;\r\n}\r\nF_14 ( F_7 ( V_33 , 0 ) ^ V_30 [ 4 ] , V_29 ) ;\r\nF_14 ( F_7 ( V_33 , 1 ) ^ V_30 [ 5 ] , V_29 + 4 ) ;\r\nF_14 ( F_7 ( V_33 , 2 ) ^ V_30 [ 6 ] , V_29 + 8 ) ;\r\nF_14 ( F_7 ( V_33 , 3 ) ^ V_30 [ 7 ] , V_29 + 12 ) ;\r\n}\r\nstatic int T_4 F_16 ( void )\r\n{\r\nreturn F_17 ( & V_35 ) ;\r\n}\r\nstatic void T_5 F_18 ( void )\r\n{\r\nF_19 ( & V_35 ) ;\r\n}
