<stg><name>load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3</name>


<trans_list>

<trans id="81" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %indvar = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %i1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
newFuncRoot:4 %sext_ln58_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %sext_ln58

]]></Node>
<StgValue><ssdm name="sext_ln58_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="60">
<![CDATA[
newFuncRoot:5 %sext_ln58_cast = sext i60 %sext_ln58_read

]]></Node>
<StgValue><ssdm name="sext_ln58_cast"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %kernel_input, void @empty_16, i32 0, i32 0, void @empty_11, i32 64, i32 0, void @empty_17, void @empty_12, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i14 0, i14 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:8 %store_ln58 = store i8 0, i8 %i1

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i6 0, i6 %indvar

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:10 %store_ln59 = store i8 0, i8 %i2

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.inc:0 %indvar_flatten_load = load i14 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc:1 %icmp_ln58 = icmp_eq  i14 %indvar_flatten_load, i14 12996

]]></Node>
<StgValue><ssdm name="icmp_ln58"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc:2 %add_ln58 = add i14 %indvar_flatten_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln58 = br i1 %icmp_ln58, void %for.inc45, void %for.end50.exitStub

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc45:1 %indvar_load = load i6 %indvar

]]></Node>
<StgValue><ssdm name="indvar_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc45:2 %i1_load = load i8 %i1

]]></Node>
<StgValue><ssdm name="i1_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45:4 %add_ln58_1 = add i8 %i1_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln58_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc45:7 %icmp_ln59 = icmp_eq  i6 %indvar_load, i6 57

]]></Node>
<StgValue><ssdm name="icmp_ln59"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc45:9 %select_ln58_1 = select i1 %icmp_ln59, i8 %add_ln58_1, i8 %i1_load

]]></Node>
<StgValue><ssdm name="select_ln58_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="14" op_0_bw="8">
<![CDATA[
for.inc45:10 %zext_ln77 = zext i8 %select_ln58_1

]]></Node>
<StgValue><ssdm name="zext_ln77"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc45:11 %mul_ln77 = mul i14 %zext_ln77, i14 57

]]></Node>
<StgValue><ssdm name="mul_ln77"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc45:35 %add_ln59_1 = add i6 %indvar_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln59_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc45:36 %select_ln59 = select i1 %icmp_ln59, i6 1, i6 %add_ln59_1

]]></Node>
<StgValue><ssdm name="select_ln59"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc45:37 %store_ln58 = store i14 %add_ln58, i14 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc45:38 %store_ln58 = store i8 %select_ln58_1, i8 %i1

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc45:39 %store_ln59 = store i6 %select_ln59, i6 %indvar

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="35" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc45:11 %mul_ln77 = mul i14 %zext_ln77, i14 57

]]></Node>
<StgValue><ssdm name="mul_ln77"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc45:0 %i2_load = load i8 %i2

]]></Node>
<StgValue><ssdm name="i2_load"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
for.inc45:3 %kernel_input_addr = getelementptr i128 %kernel_input, i64 %sext_ln58_cast

]]></Node>
<StgValue><ssdm name="kernel_input_addr"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc45:8 %select_ln58 = select i1 %icmp_ln59, i8 0, i8 %i2_load

]]></Node>
<StgValue><ssdm name="select_ln58"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc45:11 %mul_ln77 = mul i14 %zext_ln77, i14 57

]]></Node>
<StgValue><ssdm name="mul_ln77"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45:13 %lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %select_ln58, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="14" op_0_bw="6">
<![CDATA[
for.inc45:14 %zext_ln77_1 = zext i6 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln77_1"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc45:15 %add_ln77 = add i14 %mul_ln77, i14 %zext_ln77_1

]]></Node>
<StgValue><ssdm name="add_ln77"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc45:21 %kernel_input_addr_read = read i128 @_ssdm_op_Read.m_axi.p1i128, i128 %kernel_input_addr

]]></Node>
<StgValue><ssdm name="kernel_input_addr_read"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="128">
<![CDATA[
for.inc45:22 %trunc_ln71 = trunc i128 %kernel_input_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln71"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45:23 %trunc_ln71_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %kernel_input_addr_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln71_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45:24 %trunc_ln71_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %kernel_input_addr_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln71_2"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45:25 %trunc_ln71_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %kernel_input_addr_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln71_3"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45:34 %add_ln59 = add i8 %select_ln58, i8 4

]]></Node>
<StgValue><ssdm name="add_ln59"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc45:40 %store_ln59 = store i8 %add_ln59, i8 %i2

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0">
<![CDATA[
for.end50.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc45:5 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_58_2_VITIS_LOOP_59_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc45:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12996, i64 12996, i64 12996

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc45:12 %specpipeline_ln65 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_11

]]></Node>
<StgValue><ssdm name="specpipeline_ln65"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc45:15 %add_ln77 = add i14 %mul_ln77, i14 %zext_ln77_1

]]></Node>
<StgValue><ssdm name="add_ln77"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="14">
<![CDATA[
for.inc45:16 %zext_ln77_2 = zext i14 %add_ln77

]]></Node>
<StgValue><ssdm name="zext_ln77_2"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:17 %input_0_addr = getelementptr i32 %input_0, i64 0, i64 %zext_ln77_2

]]></Node>
<StgValue><ssdm name="input_0_addr"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:18 %input_1_addr = getelementptr i32 %input_1, i64 0, i64 %zext_ln77_2

]]></Node>
<StgValue><ssdm name="input_1_addr"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:19 %input_2_addr = getelementptr i32 %input_2, i64 0, i64 %zext_ln77_2

]]></Node>
<StgValue><ssdm name="input_2_addr"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45:20 %input_3_addr = getelementptr i32 %input_3, i64 0, i64 %zext_ln77_2

]]></Node>
<StgValue><ssdm name="input_3_addr"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
for.inc45:26 %bitcast_ln71 = bitcast i32 %trunc_ln71

]]></Node>
<StgValue><ssdm name="bitcast_ln71"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
for.inc45:27 %bitcast_ln71_1 = bitcast i32 %trunc_ln71_1

]]></Node>
<StgValue><ssdm name="bitcast_ln71_1"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
for.inc45:28 %bitcast_ln71_2 = bitcast i32 %trunc_ln71_2

]]></Node>
<StgValue><ssdm name="bitcast_ln71_2"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32">
<![CDATA[
for.inc45:29 %bitcast_ln71_3 = bitcast i32 %trunc_ln71_3

]]></Node>
<StgValue><ssdm name="bitcast_ln71_3"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
for.inc45:30 %store_ln77 = store i32 %bitcast_ln71, i14 %input_0_addr

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
for.inc45:31 %store_ln78 = store i32 %bitcast_ln71_1, i14 %input_1_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
for.inc45:32 %store_ln79 = store i32 %bitcast_ln71_2, i14 %input_2_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
for.inc45:33 %store_ln80 = store i32 %bitcast_ln71_3, i14 %input_3_addr

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
for.inc45:41 %br_ln59 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="82" name="kernel_input" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="kernel_input"/></StgValue>
</port>
<port id="83" name="sext_ln58" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln58"/></StgValue>
</port>
<port id="84" name="input_0" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="input_0"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="85" name="input_1" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="input_1"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="86" name="input_2" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="input_2"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="87" name="input_3" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="input_3"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="89" from="StgValue_88" to="i2" fromId="88" toId="7">
</dataflow>
<dataflow id="90" from="StgValue_88" to="indvar" fromId="88" toId="8">
</dataflow>
<dataflow id="91" from="StgValue_88" to="i1" fromId="88" toId="9">
</dataflow>
<dataflow id="92" from="StgValue_88" to="indvar_flatten" fromId="88" toId="10">
</dataflow>
<dataflow id="94" from="_ssdm_op_Read.ap_auto.i60" to="sext_ln58_read" fromId="93" toId="11">
</dataflow>
<dataflow id="95" from="sext_ln58" to="sext_ln58_read" fromId="83" toId="11">
</dataflow>
<dataflow id="96" from="sext_ln58_read" to="sext_ln58_cast" fromId="11" toId="12">
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="97" toId="13">
</dataflow>
<dataflow id="99" from="kernel_input" to="specinterface_ln0" fromId="82" toId="13">
</dataflow>
<dataflow id="101" from="empty_16" to="specinterface_ln0" fromId="100" toId="13">
</dataflow>
<dataflow id="103" from="StgValue_102" to="specinterface_ln0" fromId="102" toId="13">
</dataflow>
<dataflow id="104" from="StgValue_102" to="specinterface_ln0" fromId="102" toId="13">
</dataflow>
<dataflow id="106" from="empty_11" to="specinterface_ln0" fromId="105" toId="13">
</dataflow>
<dataflow id="108" from="StgValue_107" to="specinterface_ln0" fromId="107" toId="13">
</dataflow>
<dataflow id="109" from="StgValue_102" to="specinterface_ln0" fromId="102" toId="13">
</dataflow>
<dataflow id="111" from="empty_17" to="specinterface_ln0" fromId="110" toId="13">
</dataflow>
<dataflow id="113" from="empty_12" to="specinterface_ln0" fromId="112" toId="13">
</dataflow>
<dataflow id="114" from="empty_11" to="specinterface_ln0" fromId="105" toId="13">
</dataflow>
<dataflow id="116" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="13">
</dataflow>
<dataflow id="117" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="13">
</dataflow>
<dataflow id="118" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="13">
</dataflow>
<dataflow id="119" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="13">
</dataflow>
<dataflow id="120" from="empty_11" to="specinterface_ln0" fromId="105" toId="13">
</dataflow>
<dataflow id="121" from="empty_11" to="specinterface_ln0" fromId="105" toId="13">
</dataflow>
<dataflow id="123" from="StgValue_122" to="specinterface_ln0" fromId="122" toId="13">
</dataflow>
<dataflow id="124" from="StgValue_102" to="specinterface_ln0" fromId="102" toId="13">
</dataflow>
<dataflow id="126" from="StgValue_125" to="store_ln0" fromId="125" toId="14">
</dataflow>
<dataflow id="127" from="indvar_flatten" to="store_ln0" fromId="10" toId="14">
</dataflow>
<dataflow id="129" from="StgValue_128" to="store_ln58" fromId="128" toId="15">
</dataflow>
<dataflow id="130" from="i1" to="store_ln58" fromId="9" toId="15">
</dataflow>
<dataflow id="132" from="StgValue_131" to="store_ln0" fromId="131" toId="16">
</dataflow>
<dataflow id="133" from="indvar" to="store_ln0" fromId="8" toId="16">
</dataflow>
<dataflow id="134" from="StgValue_128" to="store_ln59" fromId="128" toId="17">
</dataflow>
<dataflow id="135" from="i2" to="store_ln59" fromId="7" toId="17">
</dataflow>
<dataflow id="136" from="indvar_flatten" to="indvar_flatten_load" fromId="10" toId="19">
</dataflow>
<dataflow id="137" from="indvar_flatten_load" to="icmp_ln58" fromId="19" toId="20">
</dataflow>
<dataflow id="139" from="StgValue_138" to="icmp_ln58" fromId="138" toId="20">
</dataflow>
<dataflow id="140" from="indvar_flatten_load" to="add_ln58" fromId="19" toId="21">
</dataflow>
<dataflow id="142" from="StgValue_141" to="add_ln58" fromId="141" toId="21">
</dataflow>
<dataflow id="143" from="icmp_ln58" to="br_ln58" fromId="20" toId="22">
</dataflow>
<dataflow id="144" from="indvar" to="indvar_load" fromId="8" toId="23">
</dataflow>
<dataflow id="145" from="i1" to="i1_load" fromId="9" toId="24">
</dataflow>
<dataflow id="146" from="i1_load" to="add_ln58_1" fromId="24" toId="25">
</dataflow>
<dataflow id="148" from="StgValue_147" to="add_ln58_1" fromId="147" toId="25">
</dataflow>
<dataflow id="149" from="indvar_load" to="icmp_ln59" fromId="23" toId="26">
</dataflow>
<dataflow id="151" from="StgValue_150" to="icmp_ln59" fromId="150" toId="26">
</dataflow>
<dataflow id="152" from="icmp_ln59" to="select_ln58_1" fromId="26" toId="27">
</dataflow>
<dataflow id="153" from="add_ln58_1" to="select_ln58_1" fromId="25" toId="27">
</dataflow>
<dataflow id="154" from="i1_load" to="select_ln58_1" fromId="24" toId="27">
</dataflow>
<dataflow id="155" from="select_ln58_1" to="zext_ln77" fromId="27" toId="28">
</dataflow>
<dataflow id="156" from="zext_ln77" to="mul_ln77" fromId="28" toId="29">
</dataflow>
<dataflow id="158" from="StgValue_157" to="mul_ln77" fromId="157" toId="29">
</dataflow>
<dataflow id="159" from="indvar_load" to="add_ln59_1" fromId="23" toId="30">
</dataflow>
<dataflow id="161" from="StgValue_160" to="add_ln59_1" fromId="160" toId="30">
</dataflow>
<dataflow id="162" from="icmp_ln59" to="select_ln59" fromId="26" toId="31">
</dataflow>
<dataflow id="163" from="StgValue_160" to="select_ln59" fromId="160" toId="31">
</dataflow>
<dataflow id="164" from="add_ln59_1" to="select_ln59" fromId="30" toId="31">
</dataflow>
<dataflow id="165" from="add_ln58" to="store_ln58" fromId="21" toId="32">
</dataflow>
<dataflow id="166" from="indvar_flatten" to="store_ln58" fromId="10" toId="32">
</dataflow>
<dataflow id="167" from="select_ln58_1" to="store_ln58" fromId="27" toId="33">
</dataflow>
<dataflow id="168" from="i1" to="store_ln58" fromId="9" toId="33">
</dataflow>
<dataflow id="169" from="select_ln59" to="store_ln59" fromId="31" toId="34">
</dataflow>
<dataflow id="170" from="indvar" to="store_ln59" fromId="8" toId="34">
</dataflow>
<dataflow id="171" from="zext_ln77" to="mul_ln77" fromId="28" toId="35">
</dataflow>
<dataflow id="172" from="StgValue_157" to="mul_ln77" fromId="157" toId="35">
</dataflow>
<dataflow id="173" from="i2" to="i2_load" fromId="7" toId="36">
</dataflow>
<dataflow id="174" from="kernel_input" to="kernel_input_addr" fromId="82" toId="37">
</dataflow>
<dataflow id="175" from="sext_ln58_cast" to="kernel_input_addr" fromId="12" toId="37">
</dataflow>
<dataflow id="176" from="icmp_ln59" to="select_ln58" fromId="26" toId="38">
</dataflow>
<dataflow id="177" from="StgValue_128" to="select_ln58" fromId="128" toId="38">
</dataflow>
<dataflow id="178" from="i2_load" to="select_ln58" fromId="36" toId="38">
</dataflow>
<dataflow id="179" from="zext_ln77" to="mul_ln77" fromId="28" toId="39">
</dataflow>
<dataflow id="180" from="StgValue_157" to="mul_ln77" fromId="157" toId="39">
</dataflow>
<dataflow id="182" from="_ssdm_op_PartSelect.i6.i8.i32.i32" to="lshr_ln" fromId="181" toId="40">
</dataflow>
<dataflow id="183" from="select_ln58" to="lshr_ln" fromId="38" toId="40">
</dataflow>
<dataflow id="185" from="StgValue_184" to="lshr_ln" fromId="184" toId="40">
</dataflow>
<dataflow id="187" from="StgValue_186" to="lshr_ln" fromId="186" toId="40">
</dataflow>
<dataflow id="188" from="lshr_ln" to="zext_ln77_1" fromId="40" toId="41">
</dataflow>
<dataflow id="189" from="mul_ln77" to="add_ln77" fromId="39" toId="42">
</dataflow>
<dataflow id="190" from="zext_ln77_1" to="add_ln77" fromId="41" toId="42">
</dataflow>
<dataflow id="192" from="_ssdm_op_Read.m_axi.p1i128" to="kernel_input_addr_read" fromId="191" toId="43">
</dataflow>
<dataflow id="193" from="kernel_input_addr" to="kernel_input_addr_read" fromId="37" toId="43">
</dataflow>
<dataflow id="194" from="kernel_input_addr_read" to="trunc_ln71" fromId="43" toId="44">
</dataflow>
<dataflow id="196" from="_ssdm_op_PartSelect.i32.i128.i32.i32" to="trunc_ln71_1" fromId="195" toId="45">
</dataflow>
<dataflow id="197" from="kernel_input_addr_read" to="trunc_ln71_1" fromId="43" toId="45">
</dataflow>
<dataflow id="199" from="StgValue_198" to="trunc_ln71_1" fromId="198" toId="45">
</dataflow>
<dataflow id="201" from="StgValue_200" to="trunc_ln71_1" fromId="200" toId="45">
</dataflow>
<dataflow id="202" from="_ssdm_op_PartSelect.i32.i128.i32.i32" to="trunc_ln71_2" fromId="195" toId="46">
</dataflow>
<dataflow id="203" from="kernel_input_addr_read" to="trunc_ln71_2" fromId="43" toId="46">
</dataflow>
<dataflow id="204" from="StgValue_107" to="trunc_ln71_2" fromId="107" toId="46">
</dataflow>
<dataflow id="206" from="StgValue_205" to="trunc_ln71_2" fromId="205" toId="46">
</dataflow>
<dataflow id="207" from="_ssdm_op_PartSelect.i32.i128.i32.i32" to="trunc_ln71_3" fromId="195" toId="47">
</dataflow>
<dataflow id="208" from="kernel_input_addr_read" to="trunc_ln71_3" fromId="43" toId="47">
</dataflow>
<dataflow id="210" from="StgValue_209" to="trunc_ln71_3" fromId="209" toId="47">
</dataflow>
<dataflow id="212" from="StgValue_211" to="trunc_ln71_3" fromId="211" toId="47">
</dataflow>
<dataflow id="213" from="select_ln58" to="add_ln59" fromId="38" toId="48">
</dataflow>
<dataflow id="215" from="StgValue_214" to="add_ln59" fromId="214" toId="48">
</dataflow>
<dataflow id="216" from="add_ln59" to="store_ln59" fromId="48" toId="49">
</dataflow>
<dataflow id="217" from="i2" to="store_ln59" fromId="7" toId="49">
</dataflow>
<dataflow id="219" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="218" toId="50">
</dataflow>
<dataflow id="221" from="VITIS_LOOP_58_2_VITIS_LOOP_59_3_str" to="specloopname_ln0" fromId="220" toId="50">
</dataflow>
<dataflow id="223" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="222" toId="51">
</dataflow>
<dataflow id="225" from="StgValue_224" to="speclooptripcount_ln0" fromId="224" toId="51">
</dataflow>
<dataflow id="226" from="StgValue_224" to="speclooptripcount_ln0" fromId="224" toId="51">
</dataflow>
<dataflow id="227" from="StgValue_224" to="speclooptripcount_ln0" fromId="224" toId="51">
</dataflow>
<dataflow id="229" from="_ssdm_op_SpecPipeline" to="specpipeline_ln65" fromId="228" toId="52">
</dataflow>
<dataflow id="230" from="StgValue_88" to="specpipeline_ln65" fromId="88" toId="52">
</dataflow>
<dataflow id="231" from="StgValue_102" to="specpipeline_ln65" fromId="102" toId="52">
</dataflow>
<dataflow id="232" from="StgValue_102" to="specpipeline_ln65" fromId="102" toId="52">
</dataflow>
<dataflow id="233" from="StgValue_102" to="specpipeline_ln65" fromId="102" toId="52">
</dataflow>
<dataflow id="234" from="empty_11" to="specpipeline_ln65" fromId="105" toId="52">
</dataflow>
<dataflow id="235" from="mul_ln77" to="add_ln77" fromId="39" toId="53">
</dataflow>
<dataflow id="236" from="zext_ln77_1" to="add_ln77" fromId="41" toId="53">
</dataflow>
<dataflow id="237" from="add_ln77" to="zext_ln77_2" fromId="53" toId="54">
</dataflow>
<dataflow id="238" from="input_0" to="input_0_addr" fromId="84" toId="55">
</dataflow>
<dataflow id="240" from="StgValue_239" to="input_0_addr" fromId="239" toId="55">
</dataflow>
<dataflow id="241" from="zext_ln77_2" to="input_0_addr" fromId="54" toId="55">
</dataflow>
<dataflow id="242" from="input_1" to="input_1_addr" fromId="85" toId="56">
</dataflow>
<dataflow id="243" from="StgValue_239" to="input_1_addr" fromId="239" toId="56">
</dataflow>
<dataflow id="244" from="zext_ln77_2" to="input_1_addr" fromId="54" toId="56">
</dataflow>
<dataflow id="245" from="input_2" to="input_2_addr" fromId="86" toId="57">
</dataflow>
<dataflow id="246" from="StgValue_239" to="input_2_addr" fromId="239" toId="57">
</dataflow>
<dataflow id="247" from="zext_ln77_2" to="input_2_addr" fromId="54" toId="57">
</dataflow>
<dataflow id="248" from="input_3" to="input_3_addr" fromId="87" toId="58">
</dataflow>
<dataflow id="249" from="StgValue_239" to="input_3_addr" fromId="239" toId="58">
</dataflow>
<dataflow id="250" from="zext_ln77_2" to="input_3_addr" fromId="54" toId="58">
</dataflow>
<dataflow id="251" from="trunc_ln71" to="bitcast_ln71" fromId="44" toId="59">
</dataflow>
<dataflow id="252" from="trunc_ln71_1" to="bitcast_ln71_1" fromId="45" toId="60">
</dataflow>
<dataflow id="253" from="trunc_ln71_2" to="bitcast_ln71_2" fromId="46" toId="61">
</dataflow>
<dataflow id="254" from="trunc_ln71_3" to="bitcast_ln71_3" fromId="47" toId="62">
</dataflow>
<dataflow id="255" from="bitcast_ln71" to="store_ln77" fromId="59" toId="63">
</dataflow>
<dataflow id="256" from="input_0_addr" to="store_ln77" fromId="55" toId="63">
</dataflow>
<dataflow id="257" from="bitcast_ln71_1" to="store_ln78" fromId="60" toId="64">
</dataflow>
<dataflow id="258" from="input_1_addr" to="store_ln78" fromId="56" toId="64">
</dataflow>
<dataflow id="259" from="bitcast_ln71_2" to="store_ln79" fromId="61" toId="65">
</dataflow>
<dataflow id="260" from="input_2_addr" to="store_ln79" fromId="57" toId="65">
</dataflow>
<dataflow id="261" from="bitcast_ln71_3" to="store_ln80" fromId="62" toId="66">
</dataflow>
<dataflow id="262" from="input_3_addr" to="store_ln80" fromId="58" toId="66">
</dataflow>
<dataflow id="263" from="icmp_ln58" to="StgValue_2" fromId="20" toId="2">
</dataflow>
<dataflow id="264" from="icmp_ln59" to="StgValue_4" fromId="26" toId="4">
</dataflow>
<dataflow id="265" from="icmp_ln58" to="StgValue_4" fromId="20" toId="4">
</dataflow>
</dataflows>


</stg>
