<stg><name>test_Pipeline_VITIS_LOOP_36_1</name>


<trans_list>

<trans id="354" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="128" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="128" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %add6836 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add6836"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="128" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %add68_12137 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add68_12137"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="128" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %add68_238 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add68_238"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="128" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %add68_339 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add68_339"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="128" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %add68_440 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add68_440"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="128" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %add68_541 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add68_541"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="128" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %add68_642 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add68_642"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="128" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %add68_743 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add68_743"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:10 %conv39_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv39

]]></Node>
<StgValue><ssdm name="conv39_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:11 %zext_ln54_6_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %zext_ln54_6

]]></Node>
<StgValue><ssdm name="zext_ln54_6_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:12 %conv58_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv58

]]></Node>
<StgValue><ssdm name="conv58_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:13 %mul40_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %mul40

]]></Node>
<StgValue><ssdm name="mul40_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:14 %arg2_r_7_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_7_reload

]]></Node>
<StgValue><ssdm name="arg2_r_7_reload_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
newFuncRoot:15 %arg2_r_1_cast_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %arg2_r_1_cast

]]></Node>
<StgValue><ssdm name="arg2_r_1_cast_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
newFuncRoot:16 %arg2_r_2_cast_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %arg2_r_2_cast

]]></Node>
<StgValue><ssdm name="arg2_r_2_cast_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
newFuncRoot:17 %arg2_r_3_cast_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %arg2_r_3_cast

]]></Node>
<StgValue><ssdm name="arg2_r_3_cast_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
newFuncRoot:18 %arg2_r_4_cast_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %arg2_r_4_cast

]]></Node>
<StgValue><ssdm name="arg2_r_4_cast_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
newFuncRoot:19 %arg2_r_5_cast_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %arg2_r_5_cast

]]></Node>
<StgValue><ssdm name="arg2_r_5_cast_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
newFuncRoot:20 %arg2_r_6_cast_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %arg2_r_6_cast

]]></Node>
<StgValue><ssdm name="arg2_r_6_cast_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:21 %arg2_r_5_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_5_reload

]]></Node>
<StgValue><ssdm name="arg2_r_5_reload_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:22 %arg2_r_3_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_3_reload

]]></Node>
<StgValue><ssdm name="arg2_r_3_reload_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:23 %arg2_r_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_1_reload

]]></Node>
<StgValue><ssdm name="arg2_r_1_reload_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
newFuncRoot:24 %arg2_r_8_cast_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %arg2_r_8_cast

]]></Node>
<StgValue><ssdm name="arg2_r_8_cast_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
newFuncRoot:25 %arg2_r_7_cast_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %arg2_r_7_cast

]]></Node>
<StgValue><ssdm name="arg2_r_7_cast_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:26 %arg2_r_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_reload

]]></Node>
<StgValue><ssdm name="arg2_r_reload_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:27 %arg1_r_7_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_7_reload

]]></Node>
<StgValue><ssdm name="arg1_r_7_reload_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:28 %arg1_r_5_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_5_reload

]]></Node>
<StgValue><ssdm name="arg1_r_5_reload_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:29 %arg1_r_3_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_3_reload

]]></Node>
<StgValue><ssdm name="arg1_r_3_reload_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:30 %arg1_r_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_1_reload

]]></Node>
<StgValue><ssdm name="arg1_r_1_reload_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:31 %arg1_r_8_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_8_reload

]]></Node>
<StgValue><ssdm name="arg1_r_8_reload_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:32 %arg2_r_8_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_8_reload

]]></Node>
<StgValue><ssdm name="arg2_r_8_reload_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:33 %arg2_r_6_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_6_reload

]]></Node>
<StgValue><ssdm name="arg2_r_6_reload_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:34 %arg2_r_4_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_4_reload

]]></Node>
<StgValue><ssdm name="arg2_r_4_reload_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:35 %arg2_r_2_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_2_reload

]]></Node>
<StgValue><ssdm name="arg2_r_2_reload_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:36 %arg1_r_6_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_6_reload

]]></Node>
<StgValue><ssdm name="arg1_r_6_reload_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:37 %arg1_r_4_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_4_reload

]]></Node>
<StgValue><ssdm name="arg1_r_4_reload_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:38 %arg1_r_2_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_2_reload

]]></Node>
<StgValue><ssdm name="arg1_r_2_reload_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:39 %arg1_r_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_reload

]]></Node>
<StgValue><ssdm name="arg1_r_reload_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="128" op_0_bw="64">
<![CDATA[
newFuncRoot:40 %conv39_cast = zext i64 %conv39_read

]]></Node>
<StgValue><ssdm name="conv39_cast"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="128" op_0_bw="64">
<![CDATA[
newFuncRoot:41 %zext_ln54_6_cast = zext i64 %zext_ln54_6_read

]]></Node>
<StgValue><ssdm name="zext_ln54_6_cast"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="128" op_0_bw="64">
<![CDATA[
newFuncRoot:42 %conv58_cast = zext i64 %conv58_read

]]></Node>
<StgValue><ssdm name="conv58_cast"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:43 %store_ln0 = store i4 8, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:44 %store_ln0 = store i128 0, i128 %add68_743

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:45 %store_ln0 = store i128 0, i128 %add68_642

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:46 %store_ln0 = store i128 0, i128 %add68_541

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:47 %store_ln0 = store i128 0, i128 %add68_440

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:48 %store_ln0 = store i128 0, i128 %add68_339

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:49 %store_ln0 = store i128 0, i128 %add68_238

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:50 %store_ln0 = store i128 0, i128 %add68_12137

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:51 %store_ln0 = store i128 0, i128 %add6836

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:52 %store_ln0 = store i128 0, i128 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:53 %br_ln0 = br void %for.inc93.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc93.1:0 %i_1 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc93.1:1 %icmp_ln36 = icmp_eq  i4 %i_1, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc93.1:2 %br_ln36 = br i1 %icmp_ln36, void %for.inc93.1.split, void %for.end104.exitStub

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc93.1.split:12 %sub_ln39 = sub i4 8, i4 %i_1

]]></Node>
<StgValue><ssdm name="sub_ln39"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="3" op_0_bw="4">
<![CDATA[
for.inc93.1.split:13 %trunc_ln44 = trunc i4 %sub_ln39

]]></Node>
<StgValue><ssdm name="trunc_ln44"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc93.1.split:19 %empty_28 = add i4 %i_1, i4 15

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
for.inc93.1.split:23 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc93.1.split:24 %select_ln54 = select i1 %tmp_22, i4 7, i4 8

]]></Node>
<StgValue><ssdm name="select_ln54"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc93.1.split:32 %icmp_ln52 = icmp_ugt  i4 %i_1, i4 6

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="1">
<![CDATA[
for.inc93.1.split:33 %zext_ln53 = zext i1 %icmp_ln52

]]></Node>
<StgValue><ssdm name="zext_ln53"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc93.1.split:34 %sub_ln54_6 = sub i4 %select_ln54, i4 %zext_ln53

]]></Node>
<StgValue><ssdm name="sub_ln54_6"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc93.1.split:40 %icmp_ln52_1 = icmp_ugt  i4 %i_1, i4 5

]]></Node>
<StgValue><ssdm name="icmp_ln52_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="4" op_0_bw="1">
<![CDATA[
for.inc93.1.split:41 %zext_ln53_1 = zext i1 %icmp_ln52_1

]]></Node>
<StgValue><ssdm name="zext_ln53_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc93.1.split:42 %sub_ln54_7 = sub i4 %sub_ln54_6, i4 %zext_ln53_1

]]></Node>
<StgValue><ssdm name="sub_ln54_7"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc93.1.split:49 %icmp_ln52_2 = icmp_ugt  i4 %i_1, i4 4

]]></Node>
<StgValue><ssdm name="icmp_ln52_2"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="1">
<![CDATA[
for.inc93.1.split:50 %zext_ln53_2 = zext i1 %icmp_ln52_2

]]></Node>
<StgValue><ssdm name="zext_ln53_2"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc93.1.split:51 %sub_ln54 = sub i4 %sub_ln54_7, i4 %zext_ln53_2

]]></Node>
<StgValue><ssdm name="sub_ln54"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc93.1.split:52 %icmp_ln54_1 = icmp_eq  i4 %sub_ln39, i4 6

]]></Node>
<StgValue><ssdm name="icmp_ln54_1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93.1.split:59 %tmp_23 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i_1, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc93.1.split:60 %icmp_ln52_3 = icmp_ne  i2 %tmp_23, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln52_3"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="4" op_0_bw="1">
<![CDATA[
for.inc93.1.split:61 %zext_ln53_3 = zext i1 %icmp_ln52_3

]]></Node>
<StgValue><ssdm name="zext_ln53_3"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc93.1.split:62 %sub_ln54_1 = sub i4 %sub_ln54, i4 %zext_ln53_3

]]></Node>
<StgValue><ssdm name="sub_ln54_1"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc93.1.split:69 %icmp_ln52_4 = icmp_ugt  i4 %i_1, i4 2

]]></Node>
<StgValue><ssdm name="icmp_ln52_4"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="4" op_0_bw="1">
<![CDATA[
for.inc93.1.split:70 %zext_ln53_4 = zext i1 %icmp_ln52_4

]]></Node>
<StgValue><ssdm name="zext_ln53_4"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc93.1.split:71 %sub_ln54_2 = sub i4 %sub_ln54_1, i4 %zext_ln53_4

]]></Node>
<StgValue><ssdm name="sub_ln54_2"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc93.1.split:92 %add_ln36 = add i4 %i_1, i4 14

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc93.1.split:105 %icmp_ln52_5 = icmp_eq  i4 %empty_28, i4 7

]]></Node>
<StgValue><ssdm name="icmp_ln52_5"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc93.1.split:106 %select_ln54_3 = select i1 %icmp_ln52_5, i4 7, i4 8

]]></Node>
<StgValue><ssdm name="select_ln54_3"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc93.1.split:125 %icmp_ln52_6 = icmp_sgt  i4 %empty_28, i4 5

]]></Node>
<StgValue><ssdm name="icmp_ln52_6"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="4" op_0_bw="1">
<![CDATA[
for.inc93.1.split:126 %zext_ln53_5 = zext i1 %icmp_ln52_6

]]></Node>
<StgValue><ssdm name="zext_ln53_5"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc93.1.split:127 %sub_ln54_8 = sub i4 %select_ln54_3, i4 %zext_ln53_5

]]></Node>
<StgValue><ssdm name="sub_ln54_8"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc93.1.split:148 %icmp_ln52_7 = icmp_sgt  i4 %empty_28, i4 4

]]></Node>
<StgValue><ssdm name="icmp_ln52_7"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="4" op_0_bw="1">
<![CDATA[
for.inc93.1.split:149 %zext_ln53_6 = zext i1 %icmp_ln52_7

]]></Node>
<StgValue><ssdm name="zext_ln53_6"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc93.1.split:150 %sub_ln54_9 = sub i4 %sub_ln54_8, i4 %zext_ln53_6

]]></Node>
<StgValue><ssdm name="sub_ln54_9"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93.1.split:171 %tmp_25 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %empty_28, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc93.1.split:172 %icmp_ln52_8 = icmp_eq  i2 %tmp_25, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln52_8"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="4" op_0_bw="1">
<![CDATA[
for.inc93.1.split:173 %zext_ln53_7 = zext i1 %icmp_ln52_8

]]></Node>
<StgValue><ssdm name="zext_ln53_7"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc93.1.split:174 %sub_ln54_3 = sub i4 %sub_ln54_9, i4 %zext_ln53_7

]]></Node>
<StgValue><ssdm name="sub_ln54_3"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc93.1.split:195 %icmp_ln52_9 = icmp_sgt  i4 %empty_28, i4 2

]]></Node>
<StgValue><ssdm name="icmp_ln52_9"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="4" op_0_bw="1">
<![CDATA[
for.inc93.1.split:196 %zext_ln53_8 = zext i1 %icmp_ln52_9

]]></Node>
<StgValue><ssdm name="zext_ln53_8"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc93.1.split:197 %sub_ln54_4 = sub i4 %sub_ln54_3, i4 %zext_ln53_8

]]></Node>
<StgValue><ssdm name="sub_ln54_4"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93.1.split:198 %tmp_26 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %empty_28, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc93.1.split:199 %icmp_ln54_9 = icmp_ne  i2 %tmp_26, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln54_9"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93.1.split:219 %tmp_27 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %empty_28, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc93.1.split:220 %icmp_ln52_10 = icmp_sgt  i3 %tmp_27, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln52_10"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="4" op_0_bw="1">
<![CDATA[
for.inc93.1.split:221 %zext_ln53_9 = zext i1 %icmp_ln52_10

]]></Node>
<StgValue><ssdm name="zext_ln53_9"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc93.1.split:222 %sub_ln54_5 = sub i4 %sub_ln54_4, i4 %zext_ln53_9

]]></Node>
<StgValue><ssdm name="sub_ln54_5"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93.1.split:241 %tmp_28 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %empty_28, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc93.1.split:242 %icmp_ln54_11 = icmp_slt  i3 %tmp_28, i3 1

]]></Node>
<StgValue><ssdm name="icmp_ln54_11"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc93.1.split:251 %store_ln36 = store i4 %add_ln36, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="110" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="3">
<![CDATA[
for.inc93.1.split:14 %tmp = mux i64 @_ssdm_op_Mux.ap_auto.7i64.i3, i64 %arg1_r_reload_read, i64 0, i64 %arg1_r_2_reload_read, i64 0, i64 %arg1_r_4_reload_read, i64 0, i64 %arg1_r_6_reload_read, i3 %trunc_ln44

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="128" op_0_bw="64">
<![CDATA[
for.inc93.1.split:15 %zext_ln44 = zext i64 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln44"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="4">
<![CDATA[
for.inc93.1.split:16 %tmp_1 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 0, i64 0, i64 %arg2_r_2_reload_read, i64 0, i64 %arg2_r_4_reload_read, i64 0, i64 %arg2_r_6_reload_read, i64 0, i64 %arg2_r_8_reload_read, i4 %i_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="128" op_0_bw="64">
<![CDATA[
for.inc93.1.split:17 %zext_ln44_1 = zext i64 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln44_1"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc93.1.split:18 %icmp_ln44 = icmp_eq  i4 %i_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln44"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="4">
<![CDATA[
for.inc93.1.split:20 %tmp_2 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 0, i64 0, i64 %arg1_r_2_reload_read, i64 0, i64 %arg1_r_4_reload_read, i64 0, i64 %arg1_r_6_reload_read, i64 0, i64 %arg1_r_8_reload_read, i4 %i_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="128" op_0_bw="64">
<![CDATA[
for.inc93.1.split:21 %zext_ln52 = zext i64 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
for.inc93.1.split:22 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="4">
<![CDATA[
for.inc93.1.split:25 %tmp_3 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 0, i64 0, i64 %arg1_r_1_reload_read, i64 0, i64 %arg1_r_3_reload_read, i64 0, i64 %arg1_r_5_reload_read, i64 0, i64 %arg1_r_7_reload_read, i4 %i_1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="128" op_0_bw="64">
<![CDATA[
for.inc93.1.split:26 %zext_ln54 = zext i64 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="3">
<![CDATA[
for.inc93.1.split:27 %tmp_4 = mux i64 @_ssdm_op_Mux.ap_auto.7i64.i3, i64 %arg2_r_reload_read, i64 0, i64 %arg2_r_2_reload_read, i64 0, i64 %arg2_r_4_reload_read, i64 0, i64 %arg2_r_6_reload_read, i3 %trunc_ln44

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="128" op_0_bw="64">
<![CDATA[
for.inc93.1.split:28 %zext_ln54_1 = zext i64 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln54_1"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="63" op_0_bw="1" op_1_bw="63" op_2_bw="63">
<![CDATA[
for.inc93.1.split:29 %select_ln52 = select i1 %tmp_21, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read

]]></Node>
<StgValue><ssdm name="select_ln52"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
for.inc93.1.split:30 %shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %select_ln52, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="128" op_0_bw="64">
<![CDATA[
for.inc93.1.split:31 %zext_ln52_1 = zext i64 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln52_1"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="3">
<![CDATA[
for.inc93.1.split:35 %tmp_6 = mux i64 @_ssdm_op_Mux.ap_auto.7i64.i3, i64 0, i64 0, i64 %arg2_r_1_reload_read, i64 0, i64 %arg2_r_3_reload_read, i64 0, i64 %arg2_r_5_reload_read, i3 %trunc_ln44

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="128" op_0_bw="64">
<![CDATA[
for.inc93.1.split:36 %zext_ln54_2 = zext i64 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln54_2"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="63" op_3_bw="63" op_4_bw="63" op_5_bw="63" op_6_bw="63" op_7_bw="63" op_8_bw="63" op_9_bw="63" op_10_bw="4">
<![CDATA[
for.inc93.1.split:37 %tmp_7 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 0, i63 0, i63 0, i63 0, i63 0, i63 0, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read, i4 %sub_ln54_6

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
for.inc93.1.split:38 %shl_ln52_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_7, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln52_1"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="128" op_0_bw="64">
<![CDATA[
for.inc93.1.split:39 %zext_ln52_2 = zext i64 %shl_ln52_1

]]></Node>
<StgValue><ssdm name="zext_ln52_2"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="3">
<![CDATA[
for.inc93.1.split:43 %tmp_8 = mux i64 @_ssdm_op_Mux.ap_auto.7i64.i3, i64 0, i64 0, i64 %arg2_r_reload_read, i64 0, i64 %arg2_r_2_reload_read, i64 0, i64 %arg2_r_4_reload_read, i3 %trunc_ln44

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="128" op_0_bw="64">
<![CDATA[
for.inc93.1.split:44 %zext_ln54_3 = zext i64 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln54_3"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc93.1.split:45 %icmp_ln54 = icmp_ult  i4 %i_1, i4 7

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="63" op_3_bw="63" op_4_bw="63" op_5_bw="63" op_6_bw="63" op_7_bw="63" op_8_bw="63" op_9_bw="63" op_10_bw="4">
<![CDATA[
for.inc93.1.split:46 %tmp_9 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 0, i63 0, i63 0, i63 0, i63 0, i63 %arg2_r_5_cast_read, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read, i4 %sub_ln54_7

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
for.inc93.1.split:47 %shl_ln52_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_9, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln52_2"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="128" op_0_bw="64">
<![CDATA[
for.inc93.1.split:48 %zext_ln52_3 = zext i64 %shl_ln52_2

]]></Node>
<StgValue><ssdm name="zext_ln52_3"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc93.1.split:53 %select_ln54_1 = select i1 %icmp_ln54_1, i64 %arg2_r_3_reload_read, i64 %arg2_r_1_reload_read

]]></Node>
<StgValue><ssdm name="select_ln54_1"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="128" op_0_bw="64">
<![CDATA[
for.inc93.1.split:54 %zext_ln54_4 = zext i64 %select_ln54_1

]]></Node>
<StgValue><ssdm name="zext_ln54_4"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc93.1.split:55 %icmp_ln54_2 = icmp_ult  i4 %i_1, i4 6

]]></Node>
<StgValue><ssdm name="icmp_ln54_2"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="63" op_3_bw="63" op_4_bw="63" op_5_bw="63" op_6_bw="63" op_7_bw="63" op_8_bw="63" op_9_bw="63" op_10_bw="4">
<![CDATA[
for.inc93.1.split:56 %tmp_s = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 0, i63 0, i63 0, i63 0, i63 %arg2_r_4_cast_read, i63 %arg2_r_5_cast_read, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read, i4 %sub_ln54

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
for.inc93.1.split:57 %shl_ln52_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_s, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln52_3"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="128" op_0_bw="64">
<![CDATA[
for.inc93.1.split:58 %zext_ln52_4 = zext i64 %shl_ln52_3

]]></Node>
<StgValue><ssdm name="zext_ln52_4"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc93.1.split:63 %select_ln54_2 = select i1 %icmp_ln54_1, i64 %arg2_r_2_reload_read, i64 %arg2_r_reload_read

]]></Node>
<StgValue><ssdm name="select_ln54_2"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="128" op_0_bw="64">
<![CDATA[
for.inc93.1.split:64 %zext_ln54_5 = zext i64 %select_ln54_2

]]></Node>
<StgValue><ssdm name="zext_ln54_5"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc93.1.split:65 %icmp_ln54_3 = icmp_ult  i4 %i_1, i4 5

]]></Node>
<StgValue><ssdm name="icmp_ln54_3"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="63" op_3_bw="63" op_4_bw="63" op_5_bw="63" op_6_bw="63" op_7_bw="63" op_8_bw="63" op_9_bw="63" op_10_bw="4">
<![CDATA[
for.inc93.1.split:66 %tmp_5 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 0, i63 0, i63 0, i63 %arg2_r_3_cast_read, i63 %arg2_r_4_cast_read, i63 %arg2_r_5_cast_read, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read, i4 %sub_ln54_1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
for.inc93.1.split:67 %shl_ln52_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_5, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln52_4"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="128" op_0_bw="64">
<![CDATA[
for.inc93.1.split:68 %zext_ln52_5 = zext i64 %shl_ln52_4

]]></Node>
<StgValue><ssdm name="zext_ln52_5"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc93.1.split:72 %tmp_24 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i_1, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc93.1.split:73 %icmp_ln54_4 = icmp_eq  i2 %tmp_24, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln54_4"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="63" op_3_bw="63" op_4_bw="63" op_5_bw="63" op_6_bw="63" op_7_bw="63" op_8_bw="63" op_9_bw="63" op_10_bw="4">
<![CDATA[
for.inc93.1.split:74 %tmp_10 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 0, i63 0, i63 %arg2_r_2_cast_read, i63 %arg2_r_3_cast_read, i63 %arg2_r_4_cast_read, i63 %arg2_r_5_cast_read, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read, i4 %sub_ln54_2

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
for.inc93.1.split:75 %shl_ln52_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_10, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln52_5"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="128" op_0_bw="64">
<![CDATA[
for.inc93.1.split:76 %zext_ln52_6 = zext i64 %shl_ln52_5

]]></Node>
<StgValue><ssdm name="zext_ln52_6"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc93.1.split:77 %icmp_ln54_5 = icmp_ult  i4 %i_1, i4 3

]]></Node>
<StgValue><ssdm name="icmp_ln54_5"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="63" op_3_bw="63" op_4_bw="63" op_5_bw="63" op_6_bw="63" op_7_bw="63" op_8_bw="63" op_9_bw="63" op_10_bw="4">
<![CDATA[
for.inc93.1.split:78 %tmp_11 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 0, i63 0, i63 %arg2_r_1_cast_read, i63 %arg2_r_2_cast_read, i63 %arg2_r_3_cast_read, i63 %arg2_r_4_cast_read, i63 %arg2_r_5_cast_read, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i4 %sub_ln54_2

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="3">
<![CDATA[
for.inc93.1.split:81 %tmp_12 = mux i64 @_ssdm_op_Mux.ap_auto.7i64.i3, i64 %arg1_r_1_reload_read, i64 0, i64 %arg1_r_3_reload_read, i64 0, i64 %arg1_r_5_reload_read, i64 0, i64 %arg1_r_7_reload_read, i3 %trunc_ln44

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="128" op_0_bw="64">
<![CDATA[
for.inc93.1.split:82 %zext_ln44_2 = zext i64 %tmp_12

]]></Node>
<StgValue><ssdm name="zext_ln44_2"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="4">
<![CDATA[
for.inc93.1.split:83 %tmp_13 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 0, i64 0, i64 %arg2_r_1_reload_read, i64 0, i64 %arg2_r_3_reload_read, i64 0, i64 %arg2_r_5_reload_read, i64 0, i64 %arg2_r_7_reload_read, i4 %i_1

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="128" op_0_bw="64">
<![CDATA[
for.inc93.1.split:84 %zext_ln44_3 = zext i64 %tmp_13

]]></Node>
<StgValue><ssdm name="zext_ln44_3"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:85 %mul_ln44 = mul i128 %zext_ln44_3, i128 %zext_ln44_2

]]></Node>
<StgValue><ssdm name="mul_ln44"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:86 %mul_ln44_1 = mul i128 %zext_ln44_1, i128 %zext_ln44

]]></Node>
<StgValue><ssdm name="mul_ln44_1"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:89 %add_ln44 = add i128 %mul_ln44_1, i128 %mul_ln44

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="4">
<![CDATA[
for.inc93.1.split:93 %tmp_14 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 0, i64 0, i64 %arg1_r_reload_read, i64 0, i64 %arg1_r_2_reload_read, i64 0, i64 %arg1_r_4_reload_read, i64 0, i64 %arg1_r_6_reload_read, i4 %i_1

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="128" op_0_bw="64">
<![CDATA[
for.inc93.1.split:94 %zext_ln54_7 = zext i64 %tmp_14

]]></Node>
<StgValue><ssdm name="zext_ln54_7"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="3">
<![CDATA[
for.inc93.1.split:95 %tmp_15 = mux i64 @_ssdm_op_Mux.ap_auto.7i64.i3, i64 %arg2_r_1_reload_read, i64 0, i64 %arg2_r_3_reload_read, i64 0, i64 %arg2_r_5_reload_read, i64 0, i64 %arg2_r_7_reload_read, i3 %trunc_ln44

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="128" op_0_bw="64">
<![CDATA[
for.inc93.1.split:96 %zext_ln54_8 = zext i64 %tmp_15

]]></Node>
<StgValue><ssdm name="zext_ln54_8"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:100 %mul_ln54_1 = mul i128 %zext_ln54_8, i128 %zext_ln54_7

]]></Node>
<StgValue><ssdm name="mul_ln54_1"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:101 %mul_ln54_2 = mul i128 %zext_ln54_1, i128 %zext_ln54

]]></Node>
<StgValue><ssdm name="mul_ln54_2"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:102 %add_ln54 = add i128 %mul_ln54_2, i128 %mul_ln54_1

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:107 %mul_ln54_3 = mul i128 %zext_ln54_7, i128 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="mul_ln54_3"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:108 %mul_ln54_4 = mul i128 %zext_ln54_2, i128 %zext_ln54

]]></Node>
<StgValue><ssdm name="mul_ln54_4"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:109 %mul_ln54_5 = mul i128 %zext_ln54, i128 %conv58_cast

]]></Node>
<StgValue><ssdm name="mul_ln54_5"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:110 %mul_ln54_6 = mul i128 %zext_ln52_1, i128 %zext_ln52

]]></Node>
<StgValue><ssdm name="mul_ln54_6"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc93.1.split:111 %xor_ln54 = xor i1 %tmp_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln54"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc93.1.split:112 %select_ln54_5 = select i1 %xor_ln54, i128 340282366920938463463374607431768211455, i128 0

]]></Node>
<StgValue><ssdm name="select_ln54_5"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:113 %and_ln54_1 = and i128 %mul_ln54_4, i128 %select_ln54_5

]]></Node>
<StgValue><ssdm name="and_ln54_1"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc93.1.split:114 %select_ln54_6 = select i1 %icmp_ln52_5, i128 340282366920938463463374607431768211455, i128 0

]]></Node>
<StgValue><ssdm name="select_ln54_6"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:115 %and_ln54_2 = and i128 %mul_ln54_5, i128 %select_ln54_6

]]></Node>
<StgValue><ssdm name="and_ln54_2"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc93.1.split:116 %select_ln54_7 = select i1 %icmp_ln52, i128 340282366920938463463374607431768211455, i128 0

]]></Node>
<StgValue><ssdm name="select_ln54_7"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:117 %and_ln54_3 = and i128 %mul_ln54_6, i128 %select_ln54_7

]]></Node>
<StgValue><ssdm name="and_ln54_3"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:118 %add_ln54_3 = add i128 %and_ln54_2, i128 %and_ln54_1

]]></Node>
<StgValue><ssdm name="add_ln54_3"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:119 %add_ln54_4 = add i128 %and_ln54_3, i128 %mul_ln54_3

]]></Node>
<StgValue><ssdm name="add_ln54_4"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="63" op_0_bw="1" op_1_bw="63" op_2_bw="63">
<![CDATA[
for.inc93.1.split:122 %select_ln52_1 = select i1 %icmp_ln52_5, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read

]]></Node>
<StgValue><ssdm name="select_ln52_1"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
for.inc93.1.split:123 %shl_ln52_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %select_ln52_1, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln52_7"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="128" op_0_bw="64">
<![CDATA[
for.inc93.1.split:124 %zext_ln52_8 = zext i64 %shl_ln52_7

]]></Node>
<StgValue><ssdm name="zext_ln52_8"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc93.1.split:128 %icmp_ln54_6 = icmp_ne  i4 %empty_28, i4 7

]]></Node>
<StgValue><ssdm name="icmp_ln54_6"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:129 %mul_ln54_7 = mul i128 %zext_ln54_7, i128 %zext_ln54_2

]]></Node>
<StgValue><ssdm name="mul_ln54_7"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc93.1.split:130 %select_ln54_8 = select i1 %icmp_ln54_6, i128 340282366920938463463374607431768211455, i128 0

]]></Node>
<StgValue><ssdm name="select_ln54_8"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:131 %and_ln54_4 = and i128 %mul_ln54_7, i128 %select_ln54_8

]]></Node>
<StgValue><ssdm name="and_ln54_4"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:132 %mul_ln54_8 = mul i128 %zext_ln54_3, i128 %zext_ln54

]]></Node>
<StgValue><ssdm name="mul_ln54_8"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:133 %mul_ln54_9 = mul i128 %zext_ln52_8, i128 %zext_ln54

]]></Node>
<StgValue><ssdm name="mul_ln54_9"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:134 %mul_ln54_10 = mul i128 %zext_ln52_2, i128 %zext_ln52

]]></Node>
<StgValue><ssdm name="mul_ln54_10"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc93.1.split:135 %select_ln54_9 = select i1 %icmp_ln54, i128 340282366920938463463374607431768211455, i128 0

]]></Node>
<StgValue><ssdm name="select_ln54_9"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:136 %and_ln54_5 = and i128 %mul_ln54_8, i128 %select_ln54_9

]]></Node>
<StgValue><ssdm name="and_ln54_5"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc93.1.split:137 %select_ln54_10 = select i1 %icmp_ln52_6, i128 340282366920938463463374607431768211455, i128 0

]]></Node>
<StgValue><ssdm name="select_ln54_10"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:138 %and_ln54_6 = and i128 %mul_ln54_9, i128 %select_ln54_10

]]></Node>
<StgValue><ssdm name="and_ln54_6"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc93.1.split:139 %select_ln54_11 = select i1 %icmp_ln52_1, i128 340282366920938463463374607431768211455, i128 0

]]></Node>
<StgValue><ssdm name="select_ln54_11"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:140 %and_ln54_7 = and i128 %mul_ln54_10, i128 %select_ln54_11

]]></Node>
<StgValue><ssdm name="and_ln54_7"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:141 %add_ln54_7 = add i128 %and_ln54_5, i128 %and_ln54_7

]]></Node>
<StgValue><ssdm name="add_ln54_7"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:142 %add_ln54_8 = add i128 %and_ln54_4, i128 %and_ln54_6

]]></Node>
<StgValue><ssdm name="add_ln54_8"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="63" op_3_bw="63" op_4_bw="63" op_5_bw="63" op_6_bw="63" op_7_bw="63" op_8_bw="63" op_9_bw="63" op_10_bw="4">
<![CDATA[
for.inc93.1.split:145 %tmp_16 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 0, i63 0, i63 0, i63 0, i63 0, i63 0, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read, i4 %sub_ln54_8

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
for.inc93.1.split:146 %shl_ln52_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_16, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln52_8"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="128" op_0_bw="64">
<![CDATA[
for.inc93.1.split:147 %zext_ln52_9 = zext i64 %shl_ln52_8

]]></Node>
<StgValue><ssdm name="zext_ln52_9"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc93.1.split:151 %icmp_ln54_7 = icmp_slt  i4 %empty_28, i4 6

]]></Node>
<StgValue><ssdm name="icmp_ln54_7"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:152 %mul_ln54_11 = mul i128 %zext_ln54_7, i128 %zext_ln54_3

]]></Node>
<StgValue><ssdm name="mul_ln54_11"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc93.1.split:153 %select_ln54_12 = select i1 %icmp_ln54_7, i128 340282366920938463463374607431768211455, i128 0

]]></Node>
<StgValue><ssdm name="select_ln54_12"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:154 %and_ln54_8 = and i128 %mul_ln54_11, i128 %select_ln54_12

]]></Node>
<StgValue><ssdm name="and_ln54_8"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:155 %mul_ln54_12 = mul i128 %zext_ln54_4, i128 %zext_ln54

]]></Node>
<StgValue><ssdm name="mul_ln54_12"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:156 %mul_ln54_13 = mul i128 %zext_ln52_9, i128 %zext_ln54

]]></Node>
<StgValue><ssdm name="mul_ln54_13"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:157 %mul_ln54_14 = mul i128 %zext_ln52_3, i128 %zext_ln52

]]></Node>
<StgValue><ssdm name="mul_ln54_14"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc93.1.split:158 %select_ln54_13 = select i1 %icmp_ln54_2, i128 340282366920938463463374607431768211455, i128 0

]]></Node>
<StgValue><ssdm name="select_ln54_13"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:159 %and_ln54_9 = and i128 %mul_ln54_12, i128 %select_ln54_13

]]></Node>
<StgValue><ssdm name="and_ln54_9"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc93.1.split:160 %select_ln54_14 = select i1 %icmp_ln52_7, i128 340282366920938463463374607431768211455, i128 0

]]></Node>
<StgValue><ssdm name="select_ln54_14"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:161 %and_ln54_10 = and i128 %mul_ln54_13, i128 %select_ln54_14

]]></Node>
<StgValue><ssdm name="and_ln54_10"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc93.1.split:162 %select_ln54_15 = select i1 %icmp_ln52_2, i128 340282366920938463463374607431768211455, i128 0

]]></Node>
<StgValue><ssdm name="select_ln54_15"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:163 %and_ln54_11 = and i128 %mul_ln54_14, i128 %select_ln54_15

]]></Node>
<StgValue><ssdm name="and_ln54_11"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:164 %add_ln54_11 = add i128 %and_ln54_9, i128 %and_ln54_11

]]></Node>
<StgValue><ssdm name="add_ln54_11"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:165 %add_ln54_12 = add i128 %and_ln54_8, i128 %and_ln54_10

]]></Node>
<StgValue><ssdm name="add_ln54_12"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="63" op_3_bw="63" op_4_bw="63" op_5_bw="63" op_6_bw="63" op_7_bw="63" op_8_bw="63" op_9_bw="63" op_10_bw="4">
<![CDATA[
for.inc93.1.split:168 %tmp_17 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 0, i63 0, i63 0, i63 0, i63 0, i63 %arg2_r_5_cast_read, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read, i4 %sub_ln54_9

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
for.inc93.1.split:169 %shl_ln52_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_17, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln52_9"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="128" op_0_bw="64">
<![CDATA[
for.inc93.1.split:170 %zext_ln52_10 = zext i64 %shl_ln52_9

]]></Node>
<StgValue><ssdm name="zext_ln52_10"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc93.1.split:175 %icmp_ln54_8 = icmp_slt  i4 %empty_28, i4 5

]]></Node>
<StgValue><ssdm name="icmp_ln54_8"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:176 %mul_ln54_15 = mul i128 %zext_ln54_7, i128 %zext_ln54_4

]]></Node>
<StgValue><ssdm name="mul_ln54_15"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc93.1.split:177 %select_ln54_16 = select i1 %icmp_ln54_8, i128 340282366920938463463374607431768211455, i128 0

]]></Node>
<StgValue><ssdm name="select_ln54_16"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:178 %and_ln54_12 = and i128 %mul_ln54_15, i128 %select_ln54_16

]]></Node>
<StgValue><ssdm name="and_ln54_12"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:179 %mul_ln54_16 = mul i128 %zext_ln54_5, i128 %zext_ln54

]]></Node>
<StgValue><ssdm name="mul_ln54_16"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:180 %mul_ln54_17 = mul i128 %zext_ln52_10, i128 %zext_ln54

]]></Node>
<StgValue><ssdm name="mul_ln54_17"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:181 %mul_ln54_18 = mul i128 %zext_ln52_4, i128 %zext_ln52

]]></Node>
<StgValue><ssdm name="mul_ln54_18"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc93.1.split:182 %select_ln54_17 = select i1 %icmp_ln54_3, i128 340282366920938463463374607431768211455, i128 0

]]></Node>
<StgValue><ssdm name="select_ln54_17"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:183 %and_ln54_13 = and i128 %mul_ln54_16, i128 %select_ln54_17

]]></Node>
<StgValue><ssdm name="and_ln54_13"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc93.1.split:184 %select_ln54_18 = select i1 %icmp_ln52_8, i128 340282366920938463463374607431768211455, i128 0

]]></Node>
<StgValue><ssdm name="select_ln54_18"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:185 %and_ln54_14 = and i128 %mul_ln54_17, i128 %select_ln54_18

]]></Node>
<StgValue><ssdm name="and_ln54_14"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc93.1.split:186 %select_ln54_19 = select i1 %icmp_ln52_3, i128 340282366920938463463374607431768211455, i128 0

]]></Node>
<StgValue><ssdm name="select_ln54_19"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:187 %and_ln54_15 = and i128 %mul_ln54_18, i128 %select_ln54_19

]]></Node>
<StgValue><ssdm name="and_ln54_15"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:188 %add_ln54_15 = add i128 %and_ln54_13, i128 %and_ln54_15

]]></Node>
<StgValue><ssdm name="add_ln54_15"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:189 %add_ln54_16 = add i128 %and_ln54_12, i128 %and_ln54_14

]]></Node>
<StgValue><ssdm name="add_ln54_16"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="63" op_3_bw="63" op_4_bw="63" op_5_bw="63" op_6_bw="63" op_7_bw="63" op_8_bw="63" op_9_bw="63" op_10_bw="4">
<![CDATA[
for.inc93.1.split:192 %tmp_18 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 0, i63 0, i63 0, i63 0, i63 %arg2_r_4_cast_read, i63 %arg2_r_5_cast_read, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read, i4 %sub_ln54_3

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
for.inc93.1.split:193 %shl_ln52_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_18, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln52_s"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="128" op_0_bw="64">
<![CDATA[
for.inc93.1.split:194 %zext_ln52_11 = zext i64 %shl_ln52_s

]]></Node>
<StgValue><ssdm name="zext_ln52_11"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:200 %mul_ln54_19 = mul i128 %zext_ln54_7, i128 %zext_ln54_5

]]></Node>
<StgValue><ssdm name="mul_ln54_19"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc93.1.split:201 %select_ln54_20 = select i1 %icmp_ln54_9, i128 340282366920938463463374607431768211455, i128 0

]]></Node>
<StgValue><ssdm name="select_ln54_20"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:202 %and_ln54_16 = and i128 %mul_ln54_19, i128 %select_ln54_20

]]></Node>
<StgValue><ssdm name="and_ln54_16"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:203 %mul_ln54_20 = mul i128 %zext_ln54_6_cast, i128 %zext_ln54

]]></Node>
<StgValue><ssdm name="mul_ln54_20"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:204 %mul_ln54_21 = mul i128 %zext_ln52_11, i128 %zext_ln54

]]></Node>
<StgValue><ssdm name="mul_ln54_21"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:205 %mul_ln54_22 = mul i128 %zext_ln52_5, i128 %zext_ln52

]]></Node>
<StgValue><ssdm name="mul_ln54_22"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc93.1.split:206 %select_ln54_21 = select i1 %icmp_ln54_4, i128 340282366920938463463374607431768211455, i128 0

]]></Node>
<StgValue><ssdm name="select_ln54_21"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:207 %and_ln54_17 = and i128 %mul_ln54_20, i128 %select_ln54_21

]]></Node>
<StgValue><ssdm name="and_ln54_17"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc93.1.split:208 %select_ln54_22 = select i1 %icmp_ln52_9, i128 340282366920938463463374607431768211455, i128 0

]]></Node>
<StgValue><ssdm name="select_ln54_22"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:209 %and_ln54_18 = and i128 %mul_ln54_21, i128 %select_ln54_22

]]></Node>
<StgValue><ssdm name="and_ln54_18"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc93.1.split:210 %select_ln54_23 = select i1 %icmp_ln52_4, i128 340282366920938463463374607431768211455, i128 0

]]></Node>
<StgValue><ssdm name="select_ln54_23"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:211 %and_ln54_19 = and i128 %mul_ln54_22, i128 %select_ln54_23

]]></Node>
<StgValue><ssdm name="and_ln54_19"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:212 %add_ln54_19 = add i128 %and_ln54_17, i128 %and_ln54_19

]]></Node>
<StgValue><ssdm name="add_ln54_19"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:213 %add_ln54_20 = add i128 %and_ln54_16, i128 %and_ln54_18

]]></Node>
<StgValue><ssdm name="add_ln54_20"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="63" op_3_bw="63" op_4_bw="63" op_5_bw="63" op_6_bw="63" op_7_bw="63" op_8_bw="63" op_9_bw="63" op_10_bw="4">
<![CDATA[
for.inc93.1.split:216 %tmp_19 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 0, i63 0, i63 0, i63 %arg2_r_3_cast_read, i63 %arg2_r_4_cast_read, i63 %arg2_r_5_cast_read, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read, i4 %sub_ln54_4

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
for.inc93.1.split:217 %shl_ln52_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_19, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln52_10"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="128" op_0_bw="64">
<![CDATA[
for.inc93.1.split:218 %zext_ln52_12 = zext i64 %shl_ln52_10

]]></Node>
<StgValue><ssdm name="zext_ln52_12"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc93.1.split:223 %icmp_ln54_10 = icmp_slt  i4 %empty_28, i4 3

]]></Node>
<StgValue><ssdm name="icmp_ln54_10"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:224 %mul_ln54_23 = mul i128 %zext_ln52_6, i128 %zext_ln52

]]></Node>
<StgValue><ssdm name="mul_ln54_23"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:225 %mul_ln54_24 = mul i128 %conv39_cast, i128 %zext_ln54

]]></Node>
<StgValue><ssdm name="mul_ln54_24"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:226 %mul_ln54_25 = mul i128 %zext_ln52_12, i128 %zext_ln54

]]></Node>
<StgValue><ssdm name="mul_ln54_25"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:227 %mul_ln54_26 = mul i128 %zext_ln54_7, i128 %zext_ln54_6_cast

]]></Node>
<StgValue><ssdm name="mul_ln54_26"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc93.1.split:228 %select_ln54_24 = select i1 %icmp_ln54_5, i128 340282366920938463463374607431768211455, i128 0

]]></Node>
<StgValue><ssdm name="select_ln54_24"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:229 %and_ln54_20 = and i128 %mul_ln54_24, i128 %select_ln54_24

]]></Node>
<StgValue><ssdm name="and_ln54_20"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc93.1.split:230 %select_ln54_25 = select i1 %icmp_ln52_10, i128 340282366920938463463374607431768211455, i128 0

]]></Node>
<StgValue><ssdm name="select_ln54_25"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:231 %and_ln54_21 = and i128 %mul_ln54_25, i128 %select_ln54_25

]]></Node>
<StgValue><ssdm name="and_ln54_21"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc93.1.split:232 %select_ln54_26 = select i1 %icmp_ln54_10, i128 340282366920938463463374607431768211455, i128 0

]]></Node>
<StgValue><ssdm name="select_ln54_26"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:233 %and_ln54_22 = and i128 %mul_ln54_26, i128 %select_ln54_26

]]></Node>
<StgValue><ssdm name="and_ln54_22"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:234 %add_ln54_23 = add i128 %mul_ln54_23, i128 %and_ln54_20

]]></Node>
<StgValue><ssdm name="add_ln54_23"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:235 %add_ln54_24 = add i128 %and_ln54_22, i128 %and_ln54_21

]]></Node>
<StgValue><ssdm name="add_ln54_24"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="63" op_3_bw="63" op_4_bw="63" op_5_bw="63" op_6_bw="63" op_7_bw="63" op_8_bw="63" op_9_bw="63" op_10_bw="4">
<![CDATA[
for.inc93.1.split:238 %tmp_20 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 0, i63 0, i63 %arg2_r_2_cast_read, i63 %arg2_r_3_cast_read, i63 %arg2_r_4_cast_read, i63 %arg2_r_5_cast_read, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read, i4 %sub_ln54_5

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
for.inc93.1.split:239 %shl_ln52_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_20, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln52_11"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="128" op_0_bw="64">
<![CDATA[
for.inc93.1.split:240 %zext_ln52_13 = zext i64 %shl_ln52_11

]]></Node>
<StgValue><ssdm name="zext_ln52_13"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:243 %mul_ln54_27 = mul i128 %zext_ln54_7, i128 %conv39_cast

]]></Node>
<StgValue><ssdm name="mul_ln54_27"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc93.1.split:244 %select_ln54_27 = select i1 %icmp_ln54_11, i128 340282366920938463463374607431768211455, i128 0

]]></Node>
<StgValue><ssdm name="select_ln54_27"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:245 %and_ln54_23 = and i128 %mul_ln54_27, i128 %select_ln54_27

]]></Node>
<StgValue><ssdm name="and_ln54_23"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:247 %mul_ln54_29 = mul i128 %zext_ln52_13, i128 %zext_ln54

]]></Node>
<StgValue><ssdm name="mul_ln54_29"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:248 %add_ln54_27 = add i128 %and_ln54_23, i128 %mul_ln54_29

]]></Node>
<StgValue><ssdm name="add_ln54_27"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.end104.exitStub:0 %p_load59 = load i128 %empty

]]></Node>
<StgValue><ssdm name="p_load59"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.end104.exitStub:1 %add6836_load_1 = load i128 %add6836

]]></Node>
<StgValue><ssdm name="add6836_load_1"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.end104.exitStub:2 %add68_12137_load_1 = load i128 %add68_12137

]]></Node>
<StgValue><ssdm name="add68_12137_load_1"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.end104.exitStub:3 %add68_238_load_1 = load i128 %add68_238

]]></Node>
<StgValue><ssdm name="add68_238_load_1"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.end104.exitStub:4 %add68_339_load_1 = load i128 %add68_339

]]></Node>
<StgValue><ssdm name="add68_339_load_1"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.end104.exitStub:5 %add68_440_load_1 = load i128 %add68_440

]]></Node>
<StgValue><ssdm name="add68_440_load_1"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.end104.exitStub:6 %add68_541_load_1 = load i128 %add68_541

]]></Node>
<StgValue><ssdm name="add68_541_load_1"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.end104.exitStub:7 %add68_642_load_1 = load i128 %add68_642

]]></Node>
<StgValue><ssdm name="add68_642_load_1"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.end104.exitStub:8 %add68_743_load_1 = load i128 %add68_743

]]></Node>
<StgValue><ssdm name="add68_743_load_1"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.end104.exitStub:9 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %add68_743_out, i128 %add68_743_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.end104.exitStub:10 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %add68_642_out, i128 %add68_642_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.end104.exitStub:11 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %add68_541_out, i128 %add68_541_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.end104.exitStub:12 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %add68_440_out, i128 %add68_440_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.end104.exitStub:13 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %add68_339_out, i128 %add68_339_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.end104.exitStub:14 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %add68_238_out, i128 %add68_238_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.end104.exitStub:15 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %add68_12137_out, i128 %add68_12137_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.end104.exitStub:16 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %add6836_out, i128 %add6836_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.end104.exitStub:17 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %p_out, i128 %p_load59

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0">
<![CDATA[
for.end104.exitStub:18 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="277" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.inc93.1.split:0 %p_load = load i128 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.inc93.1.split:1 %add6836_load = load i128 %add6836

]]></Node>
<StgValue><ssdm name="add6836_load"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.inc93.1.split:2 %add68_12137_load = load i128 %add68_12137

]]></Node>
<StgValue><ssdm name="add68_12137_load"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.inc93.1.split:3 %add68_238_load = load i128 %add68_238

]]></Node>
<StgValue><ssdm name="add68_238_load"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.inc93.1.split:4 %add68_339_load = load i128 %add68_339

]]></Node>
<StgValue><ssdm name="add68_339_load"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.inc93.1.split:5 %add68_440_load = load i128 %add68_440

]]></Node>
<StgValue><ssdm name="add68_440_load"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.inc93.1.split:6 %add68_541_load = load i128 %add68_541

]]></Node>
<StgValue><ssdm name="add68_541_load"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.inc93.1.split:7 %add68_642_load = load i128 %add68_642

]]></Node>
<StgValue><ssdm name="add68_642_load"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.inc93.1.split:8 %add68_743_load = load i128 %add68_743

]]></Node>
<StgValue><ssdm name="add68_743_load"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc93.1.split:9 %specpipeline_ln38 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14

]]></Node>
<StgValue><ssdm name="specpipeline_ln38"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc93.1.split:10 %speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln34"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc93.1.split:11 %specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln36"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
for.inc93.1.split:79 %shl_ln52_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_11, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln52_6"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="128" op_0_bw="64">
<![CDATA[
for.inc93.1.split:80 %zext_ln52_7 = zext i64 %shl_ln52_6

]]></Node>
<StgValue><ssdm name="zext_ln52_7"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc93.1.split:87 %select_ln44 = select i1 %icmp_ln44, i128 340282366920938463463374607431768211455, i128 0

]]></Node>
<StgValue><ssdm name="select_ln44"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:88 %and_ln44 = and i128 %mul40_read, i128 %select_ln44

]]></Node>
<StgValue><ssdm name="and_ln44"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:90 %add_ln44_1 = add i128 %add_ln44, i128 %and_ln44

]]></Node>
<StgValue><ssdm name="add_ln44_1"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:91 %add_ln44_2 = add i128 %p_load, i128 %add_ln44_1

]]></Node>
<StgValue><ssdm name="add_ln44_2"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:97 %mul_ln54 = mul i128 %zext_ln52, i128 %conv58_cast

]]></Node>
<StgValue><ssdm name="mul_ln54"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc93.1.split:98 %select_ln54_4 = select i1 %tmp_22, i128 340282366920938463463374607431768211455, i128 0

]]></Node>
<StgValue><ssdm name="select_ln54_4"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:99 %and_ln54 = and i128 %mul_ln54, i128 %select_ln54_4

]]></Node>
<StgValue><ssdm name="and_ln54"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:103 %add_ln54_1 = add i128 %add_ln54, i128 %and_ln54

]]></Node>
<StgValue><ssdm name="add_ln54_1"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:104 %add_ln54_2 = add i128 %add6836_load, i128 %add_ln54_1

]]></Node>
<StgValue><ssdm name="add_ln54_2"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:120 %add_ln54_5 = add i128 %add_ln54_4, i128 %add_ln54_3

]]></Node>
<StgValue><ssdm name="add_ln54_5"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:121 %add_ln54_6 = add i128 %add68_12137_load, i128 %add_ln54_5

]]></Node>
<StgValue><ssdm name="add_ln54_6"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:143 %add_ln54_9 = add i128 %add_ln54_8, i128 %add_ln54_7

]]></Node>
<StgValue><ssdm name="add_ln54_9"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:144 %add_ln54_10 = add i128 %add68_238_load, i128 %add_ln54_9

]]></Node>
<StgValue><ssdm name="add_ln54_10"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:166 %add_ln54_13 = add i128 %add_ln54_12, i128 %add_ln54_11

]]></Node>
<StgValue><ssdm name="add_ln54_13"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:167 %add_ln54_14 = add i128 %add68_339_load, i128 %add_ln54_13

]]></Node>
<StgValue><ssdm name="add_ln54_14"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:190 %add_ln54_17 = add i128 %add_ln54_16, i128 %add_ln54_15

]]></Node>
<StgValue><ssdm name="add_ln54_17"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:191 %add_ln54_18 = add i128 %add68_440_load, i128 %add_ln54_17

]]></Node>
<StgValue><ssdm name="add_ln54_18"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:214 %add_ln54_21 = add i128 %add_ln54_20, i128 %add_ln54_19

]]></Node>
<StgValue><ssdm name="add_ln54_21"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:215 %add_ln54_22 = add i128 %add68_541_load, i128 %add_ln54_21

]]></Node>
<StgValue><ssdm name="add_ln54_22"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:236 %add_ln54_25 = add i128 %add_ln54_24, i128 %add_ln54_23

]]></Node>
<StgValue><ssdm name="add_ln54_25"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:237 %add_ln54_26 = add i128 %add68_642_load, i128 %add_ln54_25

]]></Node>
<StgValue><ssdm name="add_ln54_26"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:246 %mul_ln54_28 = mul i128 %zext_ln52_7, i128 %zext_ln52

]]></Node>
<StgValue><ssdm name="mul_ln54_28"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:249 %add_ln54_28 = add i128 %add_ln54_27, i128 %mul_ln54_28

]]></Node>
<StgValue><ssdm name="add_ln54_28"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc93.1.split:250 %add_ln54_29 = add i128 %add68_743_load, i128 %add_ln54_28

]]></Node>
<StgValue><ssdm name="add_ln54_29"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc93.1.split:252 %store_ln36 = store i128 %add_ln54_29, i128 %add68_743

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc93.1.split:253 %store_ln36 = store i128 %add_ln54_26, i128 %add68_642

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc93.1.split:254 %store_ln36 = store i128 %add_ln54_22, i128 %add68_541

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc93.1.split:255 %store_ln36 = store i128 %add_ln54_18, i128 %add68_440

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc93.1.split:256 %store_ln36 = store i128 %add_ln54_14, i128 %add68_339

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc93.1.split:257 %store_ln36 = store i128 %add_ln54_10, i128 %add68_238

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc93.1.split:258 %store_ln36 = store i128 %add_ln54_6, i128 %add68_12137

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc93.1.split:259 %store_ln36 = store i128 %add_ln54_2, i128 %add6836

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc93.1.split:260 %store_ln36 = store i128 %add_ln44_2, i128 %empty

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0">
<![CDATA[
for.inc93.1.split:261 %br_ln36 = br void %for.inc93.1

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
