
---------- Begin Simulation Statistics ----------
final_tick                                57446302000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 137625                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724104                       # Number of bytes of host memory used
host_op_rate                                   149387                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   726.61                       # Real time elapsed on the host
host_tick_rate                               79060557                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     108545994                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057446                       # Number of seconds simulated
sim_ticks                                 57446302000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     108545994                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.148926                       # CPI: cycles per instruction
system.cpu.discardedOps                        354604                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         3447191                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.870378                       # IPC: instructions per cycle
system.cpu.numCycles                        114892604                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                71947168     66.28%     66.28% # Class of committed instruction
system.cpu.op_class_0::IntMult                 542828      0.50%     66.78% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     66.78% # Class of committed instruction
system.cpu.op_class_0::MemRead               21574996     19.88%     86.66% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14481002     13.34%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                108545994                       # Class of committed instruction
system.cpu.tickCycles                       111445413                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5314                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         43915                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           53                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        51256                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          523                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       104042                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            524                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                842                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5277                       # Transaction distribution
system.membus.trans_dist::CleanEvict               36                       # Transaction distribution
system.membus.trans_dist::ReadExReq             37760                       # Transaction distribution
system.membus.trans_dist::ReadExResp            37760                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           842                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        82517                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  82517                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2808256                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2808256                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             38602                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   38602    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               38602                       # Request fanout histogram
system.membus.reqLayer0.occupancy            73377000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          204957500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  57446302000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             15020                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        53463                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3624                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            37772                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           37772                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           518                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        14502                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1036                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       155798                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                156834                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        33152                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6429440                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6462592                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            5837                       # Total snoops (count)
system.tol2bus.snoopTraffic                    337728                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            58629                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009961                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.099479                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  58046     99.01%     99.01% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    582      0.99%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              58629                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          100207000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          78413994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            777000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  57446302000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    4                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                14180                       # number of demand (read+write) hits
system.l2.demand_hits::total                    14184                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   4                       # number of overall hits
system.l2.overall_hits::.cpu.data               14180                       # number of overall hits
system.l2.overall_hits::total                   14184                       # number of overall hits
system.l2.demand_misses::.cpu.inst                514                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              38094                       # number of demand (read+write) misses
system.l2.demand_misses::total                  38608                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               514                       # number of overall misses
system.l2.overall_misses::.cpu.data             38094                       # number of overall misses
system.l2.overall_misses::total                 38608                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     38626000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3009944000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3048570000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     38626000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3009944000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3048570000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              518                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            52274                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                52792                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             518                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           52274                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               52792                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.992278                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.728737                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.731323                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.992278                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.728737                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.731323                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75147.859922                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79013.597942                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78962.132201                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75147.859922                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79013.597942                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78962.132201                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                5277                       # number of writebacks
system.l2.writebacks::total                      5277                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           514                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         38088                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             38602                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          514                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        38088                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            38602                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     33486000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2628660500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2662146500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     33486000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2628660500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2662146500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.992278                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.728622                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.731209                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.992278                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.728622                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.731209                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65147.859922                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69015.451061                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68963.952645                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65147.859922                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69015.451061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68963.952645                       # average overall mshr miss latency
system.l2.replacements                           5837                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        48186                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            48186                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        48186                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        48186                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    12                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           37760                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               37760                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2981623500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2981623500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         37772                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             37772                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999682                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999682                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78962.486758                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78962.486758                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        37760                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          37760                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2604023500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2604023500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999682                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999682                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68962.486758                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68962.486758                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          514                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              514                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     38626000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     38626000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          518                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            518                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.992278                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.992278                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75147.859922                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75147.859922                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          514                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          514                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     33486000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33486000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.992278                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.992278                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65147.859922                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65147.859922                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         14168                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14168                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          334                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             334                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     28320500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     28320500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        14502                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         14502                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.023031                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.023031                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84791.916168                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84791.916168                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          328                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          328                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     24637000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     24637000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.022618                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.022618                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75112.804878                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75112.804878                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  57446302000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 25946.923534                       # Cycle average of tags in use
system.l2.tags.total_refs                      103983                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     38605                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.693511                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.203346                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       341.955554                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     25604.764634                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.010436                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.781395                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.791837                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          361                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3403                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        28966                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    870517                       # Number of tag accesses
system.l2.tags.data_accesses                   870517                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57446302000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      5277.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       514.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     38088.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018325856500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          292                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          292                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               97216                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               4977                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       38602                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5277                       # Number of write requests accepted
system.mem_ctrls.readBursts                     38602                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5277                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       8.04                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 38602                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5277                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   38477                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          292                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     132.184932                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.118859                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1914.360583                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          291     99.66%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.34%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           292                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          292                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.006849                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.006667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.082618                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              290     99.32%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.68%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           292                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2470528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               337728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     43.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      5.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   57443996000                       # Total gap between requests
system.mem_ctrls.avgGap                    1309145.51                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        32896                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2437632                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       336512                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 572639.123054430936                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 42433227.468671530485                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 5857853.130389490165                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          514                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        38088                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         5277                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     12452500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1065988750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 446196841750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24226.65                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27987.52                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  84555020.23                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        32896                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2437632                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2470528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        32896                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        32896                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       337728                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       337728                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          514                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        38088                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          38602                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         5277                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          5277                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       572639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     42433227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         43005867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       572639                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       572639                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      5879021                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         5879021                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      5879021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       572639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     42433227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        48884887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                38602                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                5258                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2373                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2350                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2353                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2477                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2477                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2480                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2486                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2465                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2491                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2464                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2487                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2353                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2319                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2310                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2374                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2343                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          276                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          270                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          291                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          370                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          333                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          392                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          377                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          387                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          395                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          393                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          384                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          266                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          271                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          261                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          301                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          291                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               354653750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             193010000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1078441250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9187.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           27937.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               29265                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               4499                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            75.81                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           85.56                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        10095                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   278.049728                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   218.145675                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   231.138087                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          798      7.90%      7.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         6691     66.28%     74.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          752      7.45%     81.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          291      2.88%     84.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          439      4.35%     88.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          284      2.81%     91.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          136      1.35%     93.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          533      5.28%     98.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          171      1.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        10095                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2470528                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             336512                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               43.005867                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                5.857853                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.38                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               76.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy        35100240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        18652425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      136666740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      13373640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4534199280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  12056628030                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  11906430240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   28701050595                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   499.615286                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  30847362500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1918020000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  24680919500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy        36985200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        19658100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      138951540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      14073120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4534199280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  12342013350                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  11666105760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   28751986350                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   500.501953                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  30219942250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1918020000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  25308339750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  57446302000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  57446302000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     30453810                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         30453810                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     30453810                       # number of overall hits
system.cpu.icache.overall_hits::total        30453810                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          518                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            518                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          518                       # number of overall misses
system.cpu.icache.overall_misses::total           518                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     39967000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39967000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     39967000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39967000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     30454328                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     30454328                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     30454328                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     30454328                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000017                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000017                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77156.370656                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77156.370656                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77156.370656                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77156.370656                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          518                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          518                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          518                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          518                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     39449000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     39449000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     39449000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     39449000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76156.370656                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76156.370656                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76156.370656                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76156.370656                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     30453810                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        30453810                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          518                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           518                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     39967000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39967000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     30454328                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     30454328                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77156.370656                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77156.370656                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          518                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          518                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     39449000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     39449000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76156.370656                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76156.370656                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57446302000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           515.575916                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            30454328                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               518                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          58792.138996                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   515.575916                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.251746                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.251746                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          518                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          518                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.252930                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          60909174                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         60909174                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57446302000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  108545994                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57446302000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57446302000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     35325465                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35325465                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35328483                       # number of overall hits
system.cpu.dcache.overall_hits::total        35328483                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        68764                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          68764                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        68803                       # number of overall misses
system.cpu.dcache.overall_misses::total         68803                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4384036000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4384036000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4384036000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4384036000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35394229                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35394229                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35397286                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35397286                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001943                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001943                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001944                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001944                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63754.813565                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63754.813565                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63718.675058                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63718.675058                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        48186                       # number of writebacks
system.cpu.dcache.writebacks::total             48186                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        16525                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16525                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        16525                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16525                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        52239                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        52239                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        52273                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        52273                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3235896000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3235896000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3237213500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3237213500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001476                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001476                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001477                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001477                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61944.064779                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61944.064779                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61928.978631                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61928.978631                       # average overall mshr miss latency
system.cpu.dcache.replacements                  51250                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21451302                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21451302                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14478                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14478                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    212884000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    212884000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21465780                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21465780                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000674                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000674                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14703.964636                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14703.964636                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        14467                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        14467                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    197487500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    197487500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000674                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000674                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13650.895141                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13650.895141                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13874163                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13874163                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        54286                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        54286                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4171152000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4171152000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13928449                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13928449                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003897                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003897                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76836.606123                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76836.606123                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16514                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16514                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        37772                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        37772                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3038408500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3038408500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002712                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002712                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80440.762999                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80440.762999                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3018                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3018                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           39                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           39                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3057                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3057                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.012758                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.012758                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           34                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           34                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1317500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1317500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.011122                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.011122                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        38750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        38750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        84956                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        84956                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        84957                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        84957                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000012                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        84957                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        84957                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        84957                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        84957                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57446302000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.261312                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35550670                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             52274                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            680.083215                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            195500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.261312                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996349                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996349                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          522                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          410                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          71186674                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         71186674                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57446302000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  57446302000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                20568843                       # Number of BP lookups
system.cpu.branchPred.condPredicted          15666929                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            123297                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9469877                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9468744                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.988036                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1001405                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                299                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          328169                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             285510                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            42659                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1077                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions            47316840                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           18439565                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9797834                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57446302000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57446302000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
