{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1537996973629 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus Prime " "Running Quartus Prime Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1537996973645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 26 16:22:53 2018 " "Processing started: Wed Sep 26 16:22:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1537996973645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1537996973645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off seven_seg_decoder -c seven_seg_decoder --analyze_file=U:/cpre281/labs/lab05/lab5step0/seven_seg_decoder.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off seven_seg_decoder -c seven_seg_decoder --analyze_file=U:/cpre281/labs/lab05/lab5step0/seven_seg_decoder.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1537996973645 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1537996974129 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1537996974129 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 seven_seg_decoder.v(13) " "Verilog HDL Expression warning at seven_seg_decoder.v(13): truncated literal to match 4 bits" {  } { { "seven_seg_decoder.v" "" { Text "U:/cpre281/labs/lab05/lab5step0/seven_seg_decoder.v" 13 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1537996981873 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 seven_seg_decoder.v(14) " "Verilog HDL Expression warning at seven_seg_decoder.v(14): truncated literal to match 4 bits" {  } { { "seven_seg_decoder.v" "" { Text "U:/cpre281/labs/lab05/lab5step0/seven_seg_decoder.v" 14 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1537996981873 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 seven_seg_decoder.v(15) " "Verilog HDL Expression warning at seven_seg_decoder.v(15): truncated literal to match 4 bits" {  } { { "seven_seg_decoder.v" "" { Text "U:/cpre281/labs/lab05/lab5step0/seven_seg_decoder.v" 15 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1537996981873 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 seven_seg_decoder.v(16) " "Verilog HDL Expression warning at seven_seg_decoder.v(16): truncated literal to match 4 bits" {  } { { "seven_seg_decoder.v" "" { Text "U:/cpre281/labs/lab05/lab5step0/seven_seg_decoder.v" 16 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1537996981873 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 seven_seg_decoder.v(17) " "Verilog HDL Expression warning at seven_seg_decoder.v(17): truncated literal to match 4 bits" {  } { { "seven_seg_decoder.v" "" { Text "U:/cpre281/labs/lab05/lab5step0/seven_seg_decoder.v" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1537996981873 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 seven_seg_decoder.v(18) " "Verilog HDL Expression warning at seven_seg_decoder.v(18): truncated literal to match 4 bits" {  } { { "seven_seg_decoder.v" "" { Text "U:/cpre281/labs/lab05/lab5step0/seven_seg_decoder.v" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1537996981889 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 seven_seg_decoder.v(19) " "Verilog HDL Expression warning at seven_seg_decoder.v(19): truncated literal to match 4 bits" {  } { { "seven_seg_decoder.v" "" { Text "U:/cpre281/labs/lab05/lab5step0/seven_seg_decoder.v" 19 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1537996981889 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 seven_seg_decoder.v(20) " "Verilog HDL Expression warning at seven_seg_decoder.v(20): truncated literal to match 4 bits" {  } { { "seven_seg_decoder.v" "" { Text "U:/cpre281/labs/lab05/lab5step0/seven_seg_decoder.v" 20 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1537996981889 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 seven_seg_decoder.v(21) " "Verilog HDL Expression warning at seven_seg_decoder.v(21): truncated literal to match 4 bits" {  } { { "seven_seg_decoder.v" "" { Text "U:/cpre281/labs/lab05/lab5step0/seven_seg_decoder.v" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1537996981889 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 seven_seg_decoder.v(22) " "Verilog HDL Expression warning at seven_seg_decoder.v(22): truncated literal to match 4 bits" {  } { { "seven_seg_decoder.v" "" { Text "U:/cpre281/labs/lab05/lab5step0/seven_seg_decoder.v" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1537996981889 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 seven_seg_decoder.v(23) " "Verilog HDL Expression warning at seven_seg_decoder.v(23): truncated literal to match 4 bits" {  } { { "seven_seg_decoder.v" "" { Text "U:/cpre281/labs/lab05/lab5step0/seven_seg_decoder.v" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1537996981889 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 seven_seg_decoder.v(24) " "Verilog HDL Expression warning at seven_seg_decoder.v(24): truncated literal to match 4 bits" {  } { { "seven_seg_decoder.v" "" { Text "U:/cpre281/labs/lab05/lab5step0/seven_seg_decoder.v" 24 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1537996981889 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analyze Current File 0 s 13 s Quartus Prime " "Quartus Prime Analyze Current File was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "597 " "Peak virtual memory: 597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1537996981904 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 26 16:23:01 2018 " "Processing ended: Wed Sep 26 16:23:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1537996981904 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1537996981904 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1537996981904 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1537996981904 ""}
