// Seed: 2101105859
module module_0 (
    input wire id_0
);
  tri1 id_2 = 1 - id_0;
  tri1 id_3;
  assign id_3 = 1;
  assign id_2 = id_0;
endmodule
module module_1 (
    output logic id_0,
    input uwire id_1,
    input wire id_2,
    input uwire id_3,
    input supply1 id_4,
    input wand id_5,
    output logic id_6,
    input tri0 id_7
);
  logic [7:0] id_9, id_10;
  always_latch begin : LABEL_0
    id_10 += id_5;
    if (1) id_0 <= id_9;
    else for (id_6 = -1; 1 == "" & -1'b0; id_6 = -1'b0) if (-1 + "") $clog2(26);
    ;
    id_6 += id_1;
    id_10[-1] <= (id_2);
  end
  module_0 modCall_1 (id_1);
  assign modCall_1.id_3 = 0;
endmodule
