// Seed: 560211736
module module_0 (
    input tri1 id_0
    , id_11,
    output tri id_1,
    input uwire id_2,
    input wand id_3,
    output supply1 id_4,
    output tri0 id_5,
    input tri1 id_6,
    input wor id_7,
    input wand id_8,
    input uwire id_9
);
  wire id_12;
  assign id_5 = id_7;
  wire id_13;
endmodule
module module_1 (
    input wor  id_0,
    input tri1 id_1
);
  tri id_3;
  assign id_3 = id_0;
  id_4(
      .id_0(id_3), .id_1(), .id_2(1)
  );
  assign id_3 = 1;
  module_0(
      id_3, id_3, id_0, id_3, id_3, id_3, id_3, id_1, id_3, id_0
  );
  assign id_3 = id_1;
endmodule
