--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml anasema.twx anasema.ncd -o anasema.twr anasema.pcf

Design file:              anasema.ncd
Physical constraint file: anasema.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock mClk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
echo        |    3.955(R)|    0.613(R)|mClk_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock mClk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
an<0>       |    8.307(R)|mClk_BUFGP        |   0.000|
an<1>       |    8.655(R)|mClk_BUFGP        |   0.000|
an<2>       |    9.185(R)|mClk_BUFGP        |   0.000|
led<0>      |    7.606(R)|mClk_BUFGP        |   0.000|
led<1>      |    7.168(R)|mClk_BUFGP        |   0.000|
led<2>      |    6.698(R)|mClk_BUFGP        |   0.000|
led<3>      |    6.672(R)|mClk_BUFGP        |   0.000|
led<4>      |    7.140(R)|mClk_BUFGP        |   0.000|
seg<0>      |    9.125(R)|mClk_BUFGP        |   0.000|
seg<1>      |    8.617(R)|mClk_BUFGP        |   0.000|
seg<2>      |    9.636(R)|mClk_BUFGP        |   0.000|
seg<3>      |    9.748(R)|mClk_BUFGP        |   0.000|
seg<4>      |    9.498(R)|mClk_BUFGP        |   0.000|
seg<5>      |    8.608(R)|mClk_BUFGP        |   0.000|
seg<6>      |    9.283(R)|mClk_BUFGP        |   0.000|
trig        |    8.323(R)|mClk_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock mClk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mClk           |    5.898|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Nov 22 18:42:57 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 142 MB



