

================================================================
== Vitis HLS Report for 'updateWeightBias_8_4_s'
================================================================
* Date:           Sat Apr 12 12:19:16 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.698 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       30|       30|  0.300 us|  0.300 us|   30|   30|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
        |                                                           |                                                |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                   |
        |                          Instance                         |                     Module                     |   min   |   max   |    min    |    max    | min | max |                      Type                     |
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
        |grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532   |updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1   |       10|       10|   0.100 us|   0.100 us|    9|    9|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546   |updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1   |        6|        6|  60.000 ns|  60.000 ns|    5|    5|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574  |updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1  |        9|        9|  90.000 ns|  90.000 ns|    5|    5|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   25|     863|    763|    -|
|Memory           |        0|    -|     400|     16|    0|
|Multiplexer      |        -|    -|       0|    665|    -|
|Register         |        -|    -|       9|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   25|    1272|   1444|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    6|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |                          Instance                         |                     Module                     | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574  |updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1  |        0|   9|  656|  424|    0|
    |grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532   |updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1   |        0|   0|  202|   62|    0|
    |grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546   |updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1   |        0|  16|    5|  277|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                      |                                                |        0|  25|  863|  763|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory        |                        Module                        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |update_temp_mat_U     |updateWeightBias_8_4_s_update_temp_mat_RAM_AUTO_1R1W  |        0|  50|   2|    0|     4|   25|     1|          100|
    |update_temp_mat_8_U   |updateWeightBias_8_4_s_update_temp_mat_RAM_AUTO_1R1W  |        0|  50|   2|    0|     4|   25|     1|          100|
    |update_temp_mat_9_U   |updateWeightBias_8_4_s_update_temp_mat_RAM_AUTO_1R1W  |        0|  50|   2|    0|     4|   25|     1|          100|
    |update_temp_mat_10_U  |updateWeightBias_8_4_s_update_temp_mat_RAM_AUTO_1R1W  |        0|  50|   2|    0|     4|   25|     1|          100|
    |update_temp_mat_11_U  |updateWeightBias_8_4_s_update_temp_mat_RAM_AUTO_1R1W  |        0|  50|   2|    0|     4|   25|     1|          100|
    |update_temp_mat_12_U  |updateWeightBias_8_4_s_update_temp_mat_RAM_AUTO_1R1W  |        0|  50|   2|    0|     4|   25|     1|          100|
    |update_temp_mat_13_U  |updateWeightBias_8_4_s_update_temp_mat_RAM_AUTO_1R1W  |        0|  50|   2|    0|     4|   25|     1|          100|
    |update_temp_mat_14_U  |updateWeightBias_8_4_s_update_temp_mat_RAM_AUTO_1R1W  |        0|  50|   2|    0|     4|   25|     1|          100|
    +----------------------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                 |                                                      |        0| 400|  16|    0|    32|  200|     8|          800|
    +----------------------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  37|          7|    1|          7|
    |biases_0_o                         |   9|          2|   25|         50|
    |biases_1_o                         |   9|          2|   25|         50|
    |biases_2_o                         |   9|          2|   25|         50|
    |biases_3_o                         |   9|          2|   25|         50|
    |update_temp_mat_10_address0        |  14|          3|    2|          6|
    |update_temp_mat_10_address0_local  |  14|          3|    2|          6|
    |update_temp_mat_10_address1_local  |  14|          3|    2|          6|
    |update_temp_mat_10_ce0             |  14|          3|    1|          3|
    |update_temp_mat_10_d0              |   9|          2|   25|         50|
    |update_temp_mat_10_we0             |   9|          2|    1|          2|
    |update_temp_mat_11_address0        |  14|          3|    2|          6|
    |update_temp_mat_11_address0_local  |  14|          3|    2|          6|
    |update_temp_mat_11_address1_local  |  14|          3|    2|          6|
    |update_temp_mat_11_ce0             |  14|          3|    1|          3|
    |update_temp_mat_11_d0              |   9|          2|   25|         50|
    |update_temp_mat_11_we0             |   9|          2|    1|          2|
    |update_temp_mat_12_address0        |  14|          3|    2|          6|
    |update_temp_mat_12_address0_local  |  14|          3|    2|          6|
    |update_temp_mat_12_address1_local  |  14|          3|    2|          6|
    |update_temp_mat_12_ce0             |  14|          3|    1|          3|
    |update_temp_mat_12_d0              |   9|          2|   25|         50|
    |update_temp_mat_12_we0             |   9|          2|    1|          2|
    |update_temp_mat_13_address0        |  14|          3|    2|          6|
    |update_temp_mat_13_address0_local  |  14|          3|    2|          6|
    |update_temp_mat_13_address1_local  |  14|          3|    2|          6|
    |update_temp_mat_13_ce0             |  14|          3|    1|          3|
    |update_temp_mat_13_d0              |   9|          2|   25|         50|
    |update_temp_mat_13_we0             |   9|          2|    1|          2|
    |update_temp_mat_14_address0        |  14|          3|    2|          6|
    |update_temp_mat_14_address0_local  |  14|          3|    2|          6|
    |update_temp_mat_14_address1_local  |  14|          3|    2|          6|
    |update_temp_mat_14_ce0             |  14|          3|    1|          3|
    |update_temp_mat_14_d0              |   9|          2|   25|         50|
    |update_temp_mat_14_we0             |   9|          2|    1|          2|
    |update_temp_mat_8_address0         |  14|          3|    2|          6|
    |update_temp_mat_8_address0_local   |  14|          3|    2|          6|
    |update_temp_mat_8_address1_local   |  14|          3|    2|          6|
    |update_temp_mat_8_ce0              |  14|          3|    1|          3|
    |update_temp_mat_8_d0               |   9|          2|   25|         50|
    |update_temp_mat_8_we0              |   9|          2|    1|          2|
    |update_temp_mat_9_address0         |  14|          3|    2|          6|
    |update_temp_mat_9_address0_local   |  14|          3|    2|          6|
    |update_temp_mat_9_address1_local   |  14|          3|    2|          6|
    |update_temp_mat_9_ce0              |  14|          3|    1|          3|
    |update_temp_mat_9_d0               |   9|          2|   25|         50|
    |update_temp_mat_9_we0              |   9|          2|    1|          2|
    |update_temp_mat_address0           |  14|          3|    2|          6|
    |update_temp_mat_address0_local     |  14|          3|    2|          6|
    |update_temp_mat_address1_local     |  14|          3|    2|          6|
    |update_temp_mat_ce0                |  14|          3|    1|          3|
    |update_temp_mat_d0                 |   9|          2|   25|         50|
    |update_temp_mat_we0                |   9|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 665|        143|  365|        791|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------+---+----+-----+-----------+
    |                                  Name                                  | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                               |  6|   0|    6|          0|
    |grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_ap_start_reg  |  1|   0|    1|          0|
    |grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_start_reg   |  1|   0|    1|          0|
    |grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_ap_start_reg   |  1|   0|    1|          0|
    +------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                   |  9|   0|    9|          0|
    +------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------+-----+-----+------------+------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  updateWeightBias<8, 4>|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  updateWeightBias<8, 4>|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  updateWeightBias<8, 4>|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  updateWeightBias<8, 4>|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  updateWeightBias<8, 4>|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  updateWeightBias<8, 4>|  return value|
|weights_0_address0  |  out|    2|   ap_memory|               weights_0|         array|
|weights_0_ce0       |  out|    1|   ap_memory|               weights_0|         array|
|weights_0_we0       |  out|    1|   ap_memory|               weights_0|         array|
|weights_0_d0        |  out|   25|   ap_memory|               weights_0|         array|
|weights_0_address1  |  out|    2|   ap_memory|               weights_0|         array|
|weights_0_ce1       |  out|    1|   ap_memory|               weights_0|         array|
|weights_0_q1        |   in|   25|   ap_memory|               weights_0|         array|
|weights_1_address0  |  out|    2|   ap_memory|               weights_1|         array|
|weights_1_ce0       |  out|    1|   ap_memory|               weights_1|         array|
|weights_1_we0       |  out|    1|   ap_memory|               weights_1|         array|
|weights_1_d0        |  out|   25|   ap_memory|               weights_1|         array|
|weights_1_address1  |  out|    2|   ap_memory|               weights_1|         array|
|weights_1_ce1       |  out|    1|   ap_memory|               weights_1|         array|
|weights_1_q1        |   in|   25|   ap_memory|               weights_1|         array|
|weights_2_address0  |  out|    2|   ap_memory|               weights_2|         array|
|weights_2_ce0       |  out|    1|   ap_memory|               weights_2|         array|
|weights_2_we0       |  out|    1|   ap_memory|               weights_2|         array|
|weights_2_d0        |  out|   25|   ap_memory|               weights_2|         array|
|weights_2_address1  |  out|    2|   ap_memory|               weights_2|         array|
|weights_2_ce1       |  out|    1|   ap_memory|               weights_2|         array|
|weights_2_q1        |   in|   25|   ap_memory|               weights_2|         array|
|weights_3_address0  |  out|    2|   ap_memory|               weights_3|         array|
|weights_3_ce0       |  out|    1|   ap_memory|               weights_3|         array|
|weights_3_we0       |  out|    1|   ap_memory|               weights_3|         array|
|weights_3_d0        |  out|   25|   ap_memory|               weights_3|         array|
|weights_3_address1  |  out|    2|   ap_memory|               weights_3|         array|
|weights_3_ce1       |  out|    1|   ap_memory|               weights_3|         array|
|weights_3_q1        |   in|   25|   ap_memory|               weights_3|         array|
|weights_4_address0  |  out|    2|   ap_memory|               weights_4|         array|
|weights_4_ce0       |  out|    1|   ap_memory|               weights_4|         array|
|weights_4_we0       |  out|    1|   ap_memory|               weights_4|         array|
|weights_4_d0        |  out|   25|   ap_memory|               weights_4|         array|
|weights_4_address1  |  out|    2|   ap_memory|               weights_4|         array|
|weights_4_ce1       |  out|    1|   ap_memory|               weights_4|         array|
|weights_4_q1        |   in|   25|   ap_memory|               weights_4|         array|
|weights_5_address0  |  out|    2|   ap_memory|               weights_5|         array|
|weights_5_ce0       |  out|    1|   ap_memory|               weights_5|         array|
|weights_5_we0       |  out|    1|   ap_memory|               weights_5|         array|
|weights_5_d0        |  out|   25|   ap_memory|               weights_5|         array|
|weights_5_address1  |  out|    2|   ap_memory|               weights_5|         array|
|weights_5_ce1       |  out|    1|   ap_memory|               weights_5|         array|
|weights_5_q1        |   in|   25|   ap_memory|               weights_5|         array|
|weights_6_address0  |  out|    2|   ap_memory|               weights_6|         array|
|weights_6_ce0       |  out|    1|   ap_memory|               weights_6|         array|
|weights_6_we0       |  out|    1|   ap_memory|               weights_6|         array|
|weights_6_d0        |  out|   25|   ap_memory|               weights_6|         array|
|weights_6_address1  |  out|    2|   ap_memory|               weights_6|         array|
|weights_6_ce1       |  out|    1|   ap_memory|               weights_6|         array|
|weights_6_q1        |   in|   25|   ap_memory|               weights_6|         array|
|weights_7_address0  |  out|    2|   ap_memory|               weights_7|         array|
|weights_7_ce0       |  out|    1|   ap_memory|               weights_7|         array|
|weights_7_we0       |  out|    1|   ap_memory|               weights_7|         array|
|weights_7_d0        |  out|   25|   ap_memory|               weights_7|         array|
|weights_7_address1  |  out|    2|   ap_memory|               weights_7|         array|
|weights_7_ce1       |  out|    1|   ap_memory|               weights_7|         array|
|weights_7_q1        |   in|   25|   ap_memory|               weights_7|         array|
|biases_0_i          |   in|   25|     ap_ovld|                biases_0|       pointer|
|biases_0_o          |  out|   25|     ap_ovld|                biases_0|       pointer|
|biases_0_o_ap_vld   |  out|    1|     ap_ovld|                biases_0|       pointer|
|biases_1_i          |   in|   25|     ap_ovld|                biases_1|       pointer|
|biases_1_o          |  out|   25|     ap_ovld|                biases_1|       pointer|
|biases_1_o_ap_vld   |  out|    1|     ap_ovld|                biases_1|       pointer|
|biases_2_i          |   in|   25|     ap_ovld|                biases_2|       pointer|
|biases_2_o          |  out|   25|     ap_ovld|                biases_2|       pointer|
|biases_2_o_ap_vld   |  out|    1|     ap_ovld|                biases_2|       pointer|
|biases_3_i          |   in|   25|     ap_ovld|                biases_3|       pointer|
|biases_3_o          |  out|   25|     ap_ovld|                biases_3|       pointer|
|biases_3_o_ap_vld   |  out|    1|     ap_ovld|                biases_3|       pointer|
|input_0_address0    |  out|    3|   ap_memory|                 input_0|         array|
|input_0_ce0         |  out|    1|   ap_memory|                 input_0|         array|
|input_0_q0          |   in|   24|   ap_memory|                 input_0|         array|
|p_read              |   in|   25|     ap_none|                  p_read|        scalar|
|p_read1             |   in|   25|     ap_none|                 p_read1|        scalar|
|p_read2             |   in|   25|     ap_none|                 p_read2|        scalar|
|p_read3             |   in|   25|     ap_none|                 p_read3|        scalar|
+--------------------+-----+-----+------------+------------------------+--------------+

