\subsection{ddr2\+\_\+example\+\_\+top\+\_\+tb Entity Reference}
\label{classddr2__example__top__tb}\index{ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}}


Inheritance diagram for ddr2\+\_\+example\+\_\+top\+\_\+tb\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{d9/dff/classddr2__example__top__tb__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for ddr2\+\_\+example\+\_\+top\+\_\+tb\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{dd/dfe/classddr2__example__top__tb__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf rtl} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf std\+\_\+logic\+\_\+unsigned}   
\item 
{\bf numeric\+\_\+std}   
\item 
{\bf textio}   
\end{DoxyCompactItemize}
\subsubsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
{\bf g\+M\+E\+M\+\_\+\+C\+H\+I\+P\+S\+E\+LS} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }}} 
\item 
{\bf g\+M\+E\+M\+\_\+\+C\+S\+\_\+\+P\+E\+R\+\_\+\+R\+A\+NK} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }}} 
\item 
{\bf g\+M\+E\+M\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }}} 
\item 
{\bf g\+M\+E\+M\+\_\+\+B\+A\+N\+K\+\_\+\+B\+I\+TS} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }}} 
\item 
{\bf g\+M\+E\+M\+\_\+\+R\+O\+W\+\_\+\+B\+I\+TS} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{13} \textcolor{vhdlchar}{ }}} 
\item 
{\bf g\+M\+E\+M\+\_\+\+C\+O\+L\+\_\+\+B\+I\+TS} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }}} 
\item 
{\bf g\+M\+E\+M\+\_\+\+A\+D\+D\+R\+\_\+\+B\+I\+TS} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{13} \textcolor{vhdlchar}{ }}} 
\item 
{\bf g\+M\+E\+M\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }}} 
\item 
{\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }}} 
\item 
{\bf D\+M\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }}} 
\item 
{\bf g\+L\+O\+C\+A\+L\+\_\+\+D\+A\+T\+A\+\_\+\+B\+I\+TS} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{32} \textcolor{vhdlchar}{ }}} 
\item 
{\bf g\+L\+O\+C\+A\+L\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+T\+H\+\_\+\+A\+F\+T\+E\+R\+\_\+\+E\+CC} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{32} \textcolor{vhdlchar}{ }}} 
\item 
{\bf g\+N\+U\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+P\+A\+I\+RS} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }}} 
\item 
{\bf R\+T\+L\+\_\+\+R\+O\+U\+N\+D\+T\+R\+I\+P\+\_\+\+C\+L\+O\+C\+KS} {\bfseries {\bfseries \textcolor{comment}{real}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{.} \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }}} 
\item 
{\bf C\+L\+O\+C\+K\+\_\+\+T\+I\+C\+K\+\_\+\+I\+N\+\_\+\+PS} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6666} \textcolor{vhdlchar}{ }}} 
\item 
{\bf R\+E\+G\+I\+S\+T\+E\+R\+E\+D\+\_\+\+D\+I\+MM} {\bfseries {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{false}\textcolor{vhdlchar}{ }}} 
\item 
{\bf B\+O\+A\+R\+D\+\_\+\+D\+Q\+S\+\_\+\+D\+E\+L\+AY} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }}} 
\item 
{\bf B\+O\+A\+R\+D\+\_\+\+C\+L\+K\+\_\+\+D\+E\+L\+AY} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }}} 
\item 
{\bf T\+I\+N\+I\+T\+\_\+\+C\+L\+O\+C\+KS} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{30004} \textcolor{vhdlchar}{ }}} 
\item 
{\bf R\+E\+F\+\_\+\+C\+L\+O\+C\+K\+\_\+\+T\+I\+C\+K\+\_\+\+I\+N\+\_\+\+PS} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{37037} \textcolor{vhdlchar}{ }}} 
\item 
{\bf g\+M\+E\+M\+\_\+\+C\+L\+K\+\_\+\+P\+H\+A\+S\+E\+\_\+\+EN} {\bfseries {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{false}\textcolor{vhdlchar}{ }}} 
\item 
{\bf g\+M\+E\+M\+\_\+\+C\+L\+K\+\_\+\+P\+H\+A\+SE} {\bfseries {\bfseries \textcolor{comment}{real}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{.} \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }}} 
\item 
{\bf g\+M\+E\+M\+\_\+\+T\+Q\+H\+S\+\_\+\+PS} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{300} \textcolor{vhdlchar}{ }}} 
\item 
{\bf g\+M\+E\+M\+\_\+\+T\+A\+C\+\_\+\+PS} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{400} \textcolor{vhdlchar}{ }}} 
\item 
{\bf g\+M\+E\+M\+\_\+\+T\+D\+Q\+S\+Q\+\_\+\+PS} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{200} \textcolor{vhdlchar}{ }}} 
\item 
{\bf g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+R\+C\+D\+\_\+\+NS} {\bfseries {\bfseries \textcolor{comment}{real}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{.} \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }}} 
\item 
{\bf g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+W\+T\+R\+\_\+\+CK} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }}} 
\item 
{\bf g\+M\+E\+M\+\_\+\+T\+D\+S\+S\+\_\+\+CK} {\bfseries {\bfseries \textcolor{comment}{real}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{.} \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }}} 
\item 
{\bf g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+R\+F\+C\+\_\+\+NS} {\bfseries {\bfseries \textcolor{comment}{real}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{127} \textcolor{vhdlchar}{.} \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }}} 
\item 
{\bf g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+R\+P\+\_\+\+NS} {\bfseries {\bfseries \textcolor{comment}{real}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{.} \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }}} 
\item 
{\bf R\+T\+L\+\_\+\+D\+E\+L\+A\+YS} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }}} 
\item 
{\bf U\+S\+E\+\_\+\+G\+E\+N\+E\+R\+I\+C\+\_\+\+M\+E\+M\+O\+R\+Y\+\_\+\+M\+O\+D\+EL} {\bfseries {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{F\+A\+L\+SE}\textcolor{vhdlchar}{ }}} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 77} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.



\subsubsection{Member Data Documentation}
\index{ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}!B\+O\+A\+R\+D\+\_\+\+C\+L\+K\+\_\+\+D\+E\+L\+AY@{B\+O\+A\+R\+D\+\_\+\+C\+L\+K\+\_\+\+D\+E\+L\+AY}}
\index{B\+O\+A\+R\+D\+\_\+\+C\+L\+K\+\_\+\+D\+E\+L\+AY@{B\+O\+A\+R\+D\+\_\+\+C\+L\+K\+\_\+\+D\+E\+L\+AY}!ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}}
\paragraph[{B\+O\+A\+R\+D\+\_\+\+C\+L\+K\+\_\+\+D\+E\+L\+AY}]{\setlength{\rightskip}{0pt plus 5cm}{\bf B\+O\+A\+R\+D\+\_\+\+C\+L\+K\+\_\+\+D\+E\+L\+AY} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__example__top__tb_a2777bebaf569c1dbc28917723114672f}


Definition at line {\bf 99} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}!B\+O\+A\+R\+D\+\_\+\+D\+Q\+S\+\_\+\+D\+E\+L\+AY@{B\+O\+A\+R\+D\+\_\+\+D\+Q\+S\+\_\+\+D\+E\+L\+AY}}
\index{B\+O\+A\+R\+D\+\_\+\+D\+Q\+S\+\_\+\+D\+E\+L\+AY@{B\+O\+A\+R\+D\+\_\+\+D\+Q\+S\+\_\+\+D\+E\+L\+AY}!ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}}
\paragraph[{B\+O\+A\+R\+D\+\_\+\+D\+Q\+S\+\_\+\+D\+E\+L\+AY}]{\setlength{\rightskip}{0pt plus 5cm}{\bf B\+O\+A\+R\+D\+\_\+\+D\+Q\+S\+\_\+\+D\+E\+L\+AY} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__example__top__tb_a6f74bac22092b12947eca36f01b93264}


Definition at line {\bf 98} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}!C\+L\+O\+C\+K\+\_\+\+T\+I\+C\+K\+\_\+\+I\+N\+\_\+\+PS@{C\+L\+O\+C\+K\+\_\+\+T\+I\+C\+K\+\_\+\+I\+N\+\_\+\+PS}}
\index{C\+L\+O\+C\+K\+\_\+\+T\+I\+C\+K\+\_\+\+I\+N\+\_\+\+PS@{C\+L\+O\+C\+K\+\_\+\+T\+I\+C\+K\+\_\+\+I\+N\+\_\+\+PS}!ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}}
\paragraph[{C\+L\+O\+C\+K\+\_\+\+T\+I\+C\+K\+\_\+\+I\+N\+\_\+\+PS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C\+L\+O\+C\+K\+\_\+\+T\+I\+C\+K\+\_\+\+I\+N\+\_\+\+PS} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6666} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__example__top__tb_a81a9ef4811c631281bb032caaa6e79c0}


Definition at line {\bf 96} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}!D\+M\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH@{D\+M\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}}
\index{D\+M\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH@{D\+M\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}!ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}}
\paragraph[{D\+M\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf D\+M\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__example__top__tb_a0b218cc12d400806e79e8247d60d41e9}


Definition at line {\bf 91} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}!D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO@{D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}}
\index{D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO@{D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}!ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}}
\paragraph[{D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}]{\setlength{\rightskip}{0pt plus 5cm}{\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__example__top__tb_a446e82b8db9280523c93eb434c554689}


Definition at line {\bf 90} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}!g\+L\+O\+C\+A\+L\+\_\+\+D\+A\+T\+A\+\_\+\+B\+I\+TS@{g\+L\+O\+C\+A\+L\+\_\+\+D\+A\+T\+A\+\_\+\+B\+I\+TS}}
\index{g\+L\+O\+C\+A\+L\+\_\+\+D\+A\+T\+A\+\_\+\+B\+I\+TS@{g\+L\+O\+C\+A\+L\+\_\+\+D\+A\+T\+A\+\_\+\+B\+I\+TS}!ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}}
\paragraph[{g\+L\+O\+C\+A\+L\+\_\+\+D\+A\+T\+A\+\_\+\+B\+I\+TS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf g\+L\+O\+C\+A\+L\+\_\+\+D\+A\+T\+A\+\_\+\+B\+I\+TS} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{32} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__example__top__tb_a57b3b5540ae728d861511de6fd735360}


Definition at line {\bf 92} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}!g\+L\+O\+C\+A\+L\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+T\+H\+\_\+\+A\+F\+T\+E\+R\+\_\+\+E\+CC@{g\+L\+O\+C\+A\+L\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+T\+H\+\_\+\+A\+F\+T\+E\+R\+\_\+\+E\+CC}}
\index{g\+L\+O\+C\+A\+L\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+T\+H\+\_\+\+A\+F\+T\+E\+R\+\_\+\+E\+CC@{g\+L\+O\+C\+A\+L\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+T\+H\+\_\+\+A\+F\+T\+E\+R\+\_\+\+E\+CC}!ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}}
\paragraph[{g\+L\+O\+C\+A\+L\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+T\+H\+\_\+\+A\+F\+T\+E\+R\+\_\+\+E\+CC}]{\setlength{\rightskip}{0pt plus 5cm}{\bf g\+L\+O\+C\+A\+L\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+T\+H\+\_\+\+A\+F\+T\+E\+R\+\_\+\+E\+CC} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{32} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__example__top__tb_aca6cda459195997285f42af737103fe4}


Definition at line {\bf 93} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}!g\+M\+E\+M\+\_\+\+A\+D\+D\+R\+\_\+\+B\+I\+TS@{g\+M\+E\+M\+\_\+\+A\+D\+D\+R\+\_\+\+B\+I\+TS}}
\index{g\+M\+E\+M\+\_\+\+A\+D\+D\+R\+\_\+\+B\+I\+TS@{g\+M\+E\+M\+\_\+\+A\+D\+D\+R\+\_\+\+B\+I\+TS}!ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}}
\paragraph[{g\+M\+E\+M\+\_\+\+A\+D\+D\+R\+\_\+\+B\+I\+TS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf g\+M\+E\+M\+\_\+\+A\+D\+D\+R\+\_\+\+B\+I\+TS} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{13} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__example__top__tb_a2689410586ae392d77a5c576d5406530}


Definition at line {\bf 88} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}!g\+M\+E\+M\+\_\+\+B\+A\+N\+K\+\_\+\+B\+I\+TS@{g\+M\+E\+M\+\_\+\+B\+A\+N\+K\+\_\+\+B\+I\+TS}}
\index{g\+M\+E\+M\+\_\+\+B\+A\+N\+K\+\_\+\+B\+I\+TS@{g\+M\+E\+M\+\_\+\+B\+A\+N\+K\+\_\+\+B\+I\+TS}!ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}}
\paragraph[{g\+M\+E\+M\+\_\+\+B\+A\+N\+K\+\_\+\+B\+I\+TS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf g\+M\+E\+M\+\_\+\+B\+A\+N\+K\+\_\+\+B\+I\+TS} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__example__top__tb_aee3250b37de12d80663586bb3ae15f62}


Definition at line {\bf 85} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}!g\+M\+E\+M\+\_\+\+C\+H\+I\+P\+S\+E\+LS@{g\+M\+E\+M\+\_\+\+C\+H\+I\+P\+S\+E\+LS}}
\index{g\+M\+E\+M\+\_\+\+C\+H\+I\+P\+S\+E\+LS@{g\+M\+E\+M\+\_\+\+C\+H\+I\+P\+S\+E\+LS}!ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}}
\paragraph[{g\+M\+E\+M\+\_\+\+C\+H\+I\+P\+S\+E\+LS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf g\+M\+E\+M\+\_\+\+C\+H\+I\+P\+S\+E\+LS} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__example__top__tb_aef54fa88f623c3b1ffab698e99af1d49}


Definition at line {\bf 82} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}!g\+M\+E\+M\+\_\+\+C\+L\+K\+\_\+\+P\+H\+A\+SE@{g\+M\+E\+M\+\_\+\+C\+L\+K\+\_\+\+P\+H\+A\+SE}}
\index{g\+M\+E\+M\+\_\+\+C\+L\+K\+\_\+\+P\+H\+A\+SE@{g\+M\+E\+M\+\_\+\+C\+L\+K\+\_\+\+P\+H\+A\+SE}!ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}}
\paragraph[{g\+M\+E\+M\+\_\+\+C\+L\+K\+\_\+\+P\+H\+A\+SE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf g\+M\+E\+M\+\_\+\+C\+L\+K\+\_\+\+P\+H\+A\+SE} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{real}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{.} \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__example__top__tb_a000fb74a4eeb92f738155d4d00494b62}


Definition at line {\bf 107} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}!g\+M\+E\+M\+\_\+\+C\+L\+K\+\_\+\+P\+H\+A\+S\+E\+\_\+\+EN@{g\+M\+E\+M\+\_\+\+C\+L\+K\+\_\+\+P\+H\+A\+S\+E\+\_\+\+EN}}
\index{g\+M\+E\+M\+\_\+\+C\+L\+K\+\_\+\+P\+H\+A\+S\+E\+\_\+\+EN@{g\+M\+E\+M\+\_\+\+C\+L\+K\+\_\+\+P\+H\+A\+S\+E\+\_\+\+EN}!ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}}
\paragraph[{g\+M\+E\+M\+\_\+\+C\+L\+K\+\_\+\+P\+H\+A\+S\+E\+\_\+\+EN}]{\setlength{\rightskip}{0pt plus 5cm}{\bf g\+M\+E\+M\+\_\+\+C\+L\+K\+\_\+\+P\+H\+A\+S\+E\+\_\+\+EN} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{false}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__example__top__tb_a5702fd28c71e56584f2d9ea377fd26e5}


Definition at line {\bf 106} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}!g\+M\+E\+M\+\_\+\+C\+O\+L\+\_\+\+B\+I\+TS@{g\+M\+E\+M\+\_\+\+C\+O\+L\+\_\+\+B\+I\+TS}}
\index{g\+M\+E\+M\+\_\+\+C\+O\+L\+\_\+\+B\+I\+TS@{g\+M\+E\+M\+\_\+\+C\+O\+L\+\_\+\+B\+I\+TS}!ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}}
\paragraph[{g\+M\+E\+M\+\_\+\+C\+O\+L\+\_\+\+B\+I\+TS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf g\+M\+E\+M\+\_\+\+C\+O\+L\+\_\+\+B\+I\+TS} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__example__top__tb_a790afc8c524dd1ded4042bbf7f085899}


Definition at line {\bf 87} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}!g\+M\+E\+M\+\_\+\+C\+S\+\_\+\+P\+E\+R\+\_\+\+R\+A\+NK@{g\+M\+E\+M\+\_\+\+C\+S\+\_\+\+P\+E\+R\+\_\+\+R\+A\+NK}}
\index{g\+M\+E\+M\+\_\+\+C\+S\+\_\+\+P\+E\+R\+\_\+\+R\+A\+NK@{g\+M\+E\+M\+\_\+\+C\+S\+\_\+\+P\+E\+R\+\_\+\+R\+A\+NK}!ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}}
\paragraph[{g\+M\+E\+M\+\_\+\+C\+S\+\_\+\+P\+E\+R\+\_\+\+R\+A\+NK}]{\setlength{\rightskip}{0pt plus 5cm}{\bf g\+M\+E\+M\+\_\+\+C\+S\+\_\+\+P\+E\+R\+\_\+\+R\+A\+NK} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__example__top__tb_a454c1540c98d6da31845521c04f543af}


Definition at line {\bf 83} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}!g\+M\+E\+M\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS@{g\+M\+E\+M\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS}}
\index{g\+M\+E\+M\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS@{g\+M\+E\+M\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS}!ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}}
\paragraph[{g\+M\+E\+M\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf g\+M\+E\+M\+\_\+\+D\+Q\+\_\+\+P\+E\+R\+\_\+\+D\+QS} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__example__top__tb_afc3471527ed49bee0800b82e7f03680e}


Definition at line {\bf 89} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}!g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+R\+C\+D\+\_\+\+NS@{g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+R\+C\+D\+\_\+\+NS}}
\index{g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+R\+C\+D\+\_\+\+NS@{g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+R\+C\+D\+\_\+\+NS}!ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}}
\paragraph[{g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+R\+C\+D\+\_\+\+NS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+R\+C\+D\+\_\+\+NS} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{real}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{.} \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__example__top__tb_a191e2130c09806313ce25016e5d12638}


Definition at line {\bf 113} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}!g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+R\+F\+C\+\_\+\+NS@{g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+R\+F\+C\+\_\+\+NS}}
\index{g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+R\+F\+C\+\_\+\+NS@{g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+R\+F\+C\+\_\+\+NS}!ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}}
\paragraph[{g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+R\+F\+C\+\_\+\+NS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+R\+F\+C\+\_\+\+NS} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{real}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{127} \textcolor{vhdlchar}{.} \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__example__top__tb_a67e48e60961d8e13cee4f248aad1a289}


Definition at line {\bf 116} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}!g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+R\+P\+\_\+\+NS@{g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+R\+P\+\_\+\+NS}}
\index{g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+R\+P\+\_\+\+NS@{g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+R\+P\+\_\+\+NS}!ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}}
\paragraph[{g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+R\+P\+\_\+\+NS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+R\+P\+\_\+\+NS} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{real}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{.} \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__example__top__tb_a6e15a77f90aef207fdf47960d1dbb3ae}


Definition at line {\bf 117} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}!g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+W\+T\+R\+\_\+\+CK@{g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+W\+T\+R\+\_\+\+CK}}
\index{g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+W\+T\+R\+\_\+\+CK@{g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+W\+T\+R\+\_\+\+CK}!ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}}
\paragraph[{g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+W\+T\+R\+\_\+\+CK}]{\setlength{\rightskip}{0pt plus 5cm}{\bf g\+M\+E\+M\+\_\+\+I\+F\+\_\+\+T\+W\+T\+R\+\_\+\+CK} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__example__top__tb_ac30db0522e6bad310f5c8b92238a2b59}


Definition at line {\bf 114} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}!g\+M\+E\+M\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS@{g\+M\+E\+M\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}}
\index{g\+M\+E\+M\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS@{g\+M\+E\+M\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}!ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}}
\paragraph[{g\+M\+E\+M\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf g\+M\+E\+M\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__example__top__tb_ab5d22cedecc707a13814336671e8bcd4}


Definition at line {\bf 84} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}!g\+M\+E\+M\+\_\+\+R\+O\+W\+\_\+\+B\+I\+TS@{g\+M\+E\+M\+\_\+\+R\+O\+W\+\_\+\+B\+I\+TS}}
\index{g\+M\+E\+M\+\_\+\+R\+O\+W\+\_\+\+B\+I\+TS@{g\+M\+E\+M\+\_\+\+R\+O\+W\+\_\+\+B\+I\+TS}!ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}}
\paragraph[{g\+M\+E\+M\+\_\+\+R\+O\+W\+\_\+\+B\+I\+TS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf g\+M\+E\+M\+\_\+\+R\+O\+W\+\_\+\+B\+I\+TS} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{13} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__example__top__tb_a0688727c45b9c64cd140a57725e28126}


Definition at line {\bf 86} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}!g\+M\+E\+M\+\_\+\+T\+A\+C\+\_\+\+PS@{g\+M\+E\+M\+\_\+\+T\+A\+C\+\_\+\+PS}}
\index{g\+M\+E\+M\+\_\+\+T\+A\+C\+\_\+\+PS@{g\+M\+E\+M\+\_\+\+T\+A\+C\+\_\+\+PS}!ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}}
\paragraph[{g\+M\+E\+M\+\_\+\+T\+A\+C\+\_\+\+PS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf g\+M\+E\+M\+\_\+\+T\+A\+C\+\_\+\+PS} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{400} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__example__top__tb_a7afb18143a02bc16a46c95839126e05a}


Definition at line {\bf 111} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}!g\+M\+E\+M\+\_\+\+T\+D\+Q\+S\+Q\+\_\+\+PS@{g\+M\+E\+M\+\_\+\+T\+D\+Q\+S\+Q\+\_\+\+PS}}
\index{g\+M\+E\+M\+\_\+\+T\+D\+Q\+S\+Q\+\_\+\+PS@{g\+M\+E\+M\+\_\+\+T\+D\+Q\+S\+Q\+\_\+\+PS}!ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}}
\paragraph[{g\+M\+E\+M\+\_\+\+T\+D\+Q\+S\+Q\+\_\+\+PS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf g\+M\+E\+M\+\_\+\+T\+D\+Q\+S\+Q\+\_\+\+PS} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{200} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__example__top__tb_af3e105513d06d48077cc795e2191af3d}


Definition at line {\bf 112} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}!g\+M\+E\+M\+\_\+\+T\+D\+S\+S\+\_\+\+CK@{g\+M\+E\+M\+\_\+\+T\+D\+S\+S\+\_\+\+CK}}
\index{g\+M\+E\+M\+\_\+\+T\+D\+S\+S\+\_\+\+CK@{g\+M\+E\+M\+\_\+\+T\+D\+S\+S\+\_\+\+CK}!ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}}
\paragraph[{g\+M\+E\+M\+\_\+\+T\+D\+S\+S\+\_\+\+CK}]{\setlength{\rightskip}{0pt plus 5cm}{\bf g\+M\+E\+M\+\_\+\+T\+D\+S\+S\+\_\+\+CK} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{real}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{.} \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__example__top__tb_a006bb77d06cdc4e28f4f582e60a5d2e8}


Definition at line {\bf 115} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}!g\+M\+E\+M\+\_\+\+T\+Q\+H\+S\+\_\+\+PS@{g\+M\+E\+M\+\_\+\+T\+Q\+H\+S\+\_\+\+PS}}
\index{g\+M\+E\+M\+\_\+\+T\+Q\+H\+S\+\_\+\+PS@{g\+M\+E\+M\+\_\+\+T\+Q\+H\+S\+\_\+\+PS}!ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}}
\paragraph[{g\+M\+E\+M\+\_\+\+T\+Q\+H\+S\+\_\+\+PS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf g\+M\+E\+M\+\_\+\+T\+Q\+H\+S\+\_\+\+PS} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{300} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__example__top__tb_ada33b9f414a2f2335c1401f36f49cc77}


Definition at line {\bf 110} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}!g\+N\+U\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+P\+A\+I\+RS@{g\+N\+U\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+P\+A\+I\+RS}}
\index{g\+N\+U\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+P\+A\+I\+RS@{g\+N\+U\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+P\+A\+I\+RS}!ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}}
\paragraph[{g\+N\+U\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+P\+A\+I\+RS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf g\+N\+U\+M\+\_\+\+C\+L\+O\+C\+K\+\_\+\+P\+A\+I\+RS} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__example__top__tb_ad2e7565a4ea0b8d8003731a816ac40e1}


Definition at line {\bf 94} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}!ieee@{ieee}}
\index{ieee@{ieee}!ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classddr2__example__top__tb_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 70} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__example__top__tb_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 73} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}!R\+E\+F\+\_\+\+C\+L\+O\+C\+K\+\_\+\+T\+I\+C\+K\+\_\+\+I\+N\+\_\+\+PS@{R\+E\+F\+\_\+\+C\+L\+O\+C\+K\+\_\+\+T\+I\+C\+K\+\_\+\+I\+N\+\_\+\+PS}}
\index{R\+E\+F\+\_\+\+C\+L\+O\+C\+K\+\_\+\+T\+I\+C\+K\+\_\+\+I\+N\+\_\+\+PS@{R\+E\+F\+\_\+\+C\+L\+O\+C\+K\+\_\+\+T\+I\+C\+K\+\_\+\+I\+N\+\_\+\+PS}!ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}}
\paragraph[{R\+E\+F\+\_\+\+C\+L\+O\+C\+K\+\_\+\+T\+I\+C\+K\+\_\+\+I\+N\+\_\+\+PS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf R\+E\+F\+\_\+\+C\+L\+O\+C\+K\+\_\+\+T\+I\+C\+K\+\_\+\+I\+N\+\_\+\+PS} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{37037} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__example__top__tb_a52abc48ce721db33b108270bfbbec8b8}


Definition at line {\bf 102} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}!R\+E\+G\+I\+S\+T\+E\+R\+E\+D\+\_\+\+D\+I\+MM@{R\+E\+G\+I\+S\+T\+E\+R\+E\+D\+\_\+\+D\+I\+MM}}
\index{R\+E\+G\+I\+S\+T\+E\+R\+E\+D\+\_\+\+D\+I\+MM@{R\+E\+G\+I\+S\+T\+E\+R\+E\+D\+\_\+\+D\+I\+MM}!ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}}
\paragraph[{R\+E\+G\+I\+S\+T\+E\+R\+E\+D\+\_\+\+D\+I\+MM}]{\setlength{\rightskip}{0pt plus 5cm}{\bf R\+E\+G\+I\+S\+T\+E\+R\+E\+D\+\_\+\+D\+I\+MM} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{false}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__example__top__tb_a686494a41ffe0c4f83408962113e9e9b}


Definition at line {\bf 97} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}!R\+T\+L\+\_\+\+D\+E\+L\+A\+YS@{R\+T\+L\+\_\+\+D\+E\+L\+A\+YS}}
\index{R\+T\+L\+\_\+\+D\+E\+L\+A\+YS@{R\+T\+L\+\_\+\+D\+E\+L\+A\+YS}!ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}}
\paragraph[{R\+T\+L\+\_\+\+D\+E\+L\+A\+YS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf R\+T\+L\+\_\+\+D\+E\+L\+A\+YS} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__example__top__tb_ac728d35cf2ae82657164af3a44424180}


Definition at line {\bf 121} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}!R\+T\+L\+\_\+\+R\+O\+U\+N\+D\+T\+R\+I\+P\+\_\+\+C\+L\+O\+C\+KS@{R\+T\+L\+\_\+\+R\+O\+U\+N\+D\+T\+R\+I\+P\+\_\+\+C\+L\+O\+C\+KS}}
\index{R\+T\+L\+\_\+\+R\+O\+U\+N\+D\+T\+R\+I\+P\+\_\+\+C\+L\+O\+C\+KS@{R\+T\+L\+\_\+\+R\+O\+U\+N\+D\+T\+R\+I\+P\+\_\+\+C\+L\+O\+C\+KS}!ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}}
\paragraph[{R\+T\+L\+\_\+\+R\+O\+U\+N\+D\+T\+R\+I\+P\+\_\+\+C\+L\+O\+C\+KS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf R\+T\+L\+\_\+\+R\+O\+U\+N\+D\+T\+R\+I\+P\+\_\+\+C\+L\+O\+C\+KS} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{real}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{.} \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__example__top__tb_ac5308ef87e50823474635b3249eb1a4a}


Definition at line {\bf 95} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__example__top__tb_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 71} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}!std\+\_\+logic\+\_\+unsigned@{std\+\_\+logic\+\_\+unsigned}}
\index{std\+\_\+logic\+\_\+unsigned@{std\+\_\+logic\+\_\+unsigned}!ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}}
\paragraph[{std\+\_\+logic\+\_\+unsigned}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+unsigned}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__example__top__tb_a598da929e807d58939b47499e8bc9fa8}


Definition at line {\bf 72} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}!textio@{textio}}
\index{textio@{textio}!ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}}
\paragraph[{textio}]{\setlength{\rightskip}{0pt plus 5cm}{\bf textio}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__example__top__tb_aa8c4e25998323a84db5b1fa701b92fcb}


Definition at line {\bf 74} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}!T\+I\+N\+I\+T\+\_\+\+C\+L\+O\+C\+KS@{T\+I\+N\+I\+T\+\_\+\+C\+L\+O\+C\+KS}}
\index{T\+I\+N\+I\+T\+\_\+\+C\+L\+O\+C\+KS@{T\+I\+N\+I\+T\+\_\+\+C\+L\+O\+C\+KS}!ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}}
\paragraph[{T\+I\+N\+I\+T\+\_\+\+C\+L\+O\+C\+KS}]{\setlength{\rightskip}{0pt plus 5cm}{\bf T\+I\+N\+I\+T\+\_\+\+C\+L\+O\+C\+KS} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{30004} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__example__top__tb_a554ab0af37189c3b3948cd7fe4393799}


Definition at line {\bf 101} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.

\index{ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}!U\+S\+E\+\_\+\+G\+E\+N\+E\+R\+I\+C\+\_\+\+M\+E\+M\+O\+R\+Y\+\_\+\+M\+O\+D\+EL@{U\+S\+E\+\_\+\+G\+E\+N\+E\+R\+I\+C\+\_\+\+M\+E\+M\+O\+R\+Y\+\_\+\+M\+O\+D\+EL}}
\index{U\+S\+E\+\_\+\+G\+E\+N\+E\+R\+I\+C\+\_\+\+M\+E\+M\+O\+R\+Y\+\_\+\+M\+O\+D\+EL@{U\+S\+E\+\_\+\+G\+E\+N\+E\+R\+I\+C\+\_\+\+M\+E\+M\+O\+R\+Y\+\_\+\+M\+O\+D\+EL}!ddr2\+\_\+example\+\_\+top\+\_\+tb@{ddr2\+\_\+example\+\_\+top\+\_\+tb}}
\paragraph[{U\+S\+E\+\_\+\+G\+E\+N\+E\+R\+I\+C\+\_\+\+M\+E\+M\+O\+R\+Y\+\_\+\+M\+O\+D\+EL}]{\setlength{\rightskip}{0pt plus 5cm}{\bf U\+S\+E\+\_\+\+G\+E\+N\+E\+R\+I\+C\+\_\+\+M\+E\+M\+O\+R\+Y\+\_\+\+M\+O\+D\+EL} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{F\+A\+L\+SE}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__example__top__tb_a9ae6d35e66382976c7ba220b9be4c6fc}


Definition at line {\bf 124} of file {\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}.



The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/testbench/{\bf ddr2\+\_\+example\+\_\+top\+\_\+tb.\+vhd}\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/testbench/{\bf ddr2\+\_\+example\+\_\+top\+\_\+tb\+\_\+1.\+vhd}\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/testbench/{\bf ddr2\+\_\+example\+\_\+top\+\_\+tb\+\_\+2.\+vhd}\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/testbench/{\bf ddr2\+\_\+example\+\_\+top\+\_\+tb\+\_\+3.\+vhd}\end{DoxyCompactItemize}
