Detailed Resource Usage
Module Name,Fabric 4LUT,Fabric DFF,Interface 4LUT,Interface DFF,uSRAM 1K,Chip Globals
COREFIFO_C0_0/COREFIFO_C0_0/L31.U_corefifo_async/Primitives,66,58,0,0,0,0
COREFIFO_C0_0/COREFIFO_C0_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/Primitives,0,14,0,0,0,0
COREFIFO_C0_0/COREFIFO_C0_0/L31.U_corefifo_async/Rd_corefifo_grayToBinConv/Primitives,6,0,0,0,0,0
COREFIFO_C0_0/COREFIFO_C0_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/Primitives,0,14,0,0,0,0
COREFIFO_C0_0/COREFIFO_C0_0/L31.U_corefifo_async/Wr_corefifo_grayToBinConv/Primitives,6,0,0,0,0,0
COREFIFO_C0_0/COREFIFO_C0_0/Primitives,19,19,0,0,0,0
COREFIFO_C0_0/COREFIFO_C0_0/R1.r_corefifo_resetSync/Primitives,0,2,0,0,0,1
COREFIFO_C0_0/COREFIFO_C0_0/R1.w_corefifo_resetSync/Primitives,0,2,0,0,0,1
COREFIFO_C0_0/COREFIFO_C0_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/Primitives,0,0,36,36,1,0
Primitives/Primitives,337,329,0,0,0,3
