# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by: KEERTHANA S
RegisterNumber: 23010209  
/*


## Output:

## CODE:

![image](https://github.com/keerthanasivakumar02/Experiment--02-Implementation-of-combinational-logic-/assets/150827397/f724417a-9751-4b70-a251-4e8ba1d0796b)

## TRUTH TABLE:

![image](https://github.com/keerthanasivakumar02/Experiment--02-Implementation-of-combinational-logic-/assets/150827397/7ff55219-40d0-4f06-b146-4a7276909177)
## RTL DIAGRAM:

![image](https://github.com/keerthanasivakumar02/Experiment--02-Implementation-of-combinational-logic-/assets/150827397/3dbe1c71-056a-4b40-82cd-78e489ab5960)


## Timing Diagram

![image](https://github.com/keerthanasivakumar02/Experiment--02-Implementation-of-combinational-logic-/assets/150827397/9cf5dd4e-f74f-467f-b98a-4a51ec9ceb59)

## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
