#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Jul 26 15:23:59 2020
# Process ID: 10752
# Current directory: D:/verilog_docs/HDMI_Demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15316 D:\verilog_docs\HDMI_Demo\HDMI_Demo.xpr
# Log file: D:/verilog_docs/HDMI_Demo/vivado.log
# Journal file: D:/verilog_docs/HDMI_Demo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/verilog_docs/HDMI_Demo/HDMI_Demo.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'c:/Users/Fanxin_meng/Desktop/100.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'c:/Users/Fanxin_meng/Desktop/200.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'c:/Users/Fanxin_meng/Desktop/Xilinx.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/verilog_docs/RGB2DVI_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/verilog_docs/FPGA_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx_2019/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:rgb2dvi:1.2'. The one found in IP location 'd:/verilog_docs/RGB2DVI_IP' will take precedence over the same IP in location d:/verilog_docs/FPGA_IP/Mini-HDMI-IP/IP/RGB2DVI_IP
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 841.344 ; gain = 185.828
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files c:/Users/Fanxin_meng/Desktop/100.coe] -no_script -reset -force -quiet
remove_files  c:/Users/Fanxin_meng/Desktop/100.coe
export_ip_user_files -of_objects  [get_files c:/Users/Fanxin_meng/Desktop/200.coe] -no_script -reset -force -quiet
remove_files  c:/Users/Fanxin_meng/Desktop/200.coe
reset_run Picture_R_Rom_synth_1
reset_run Picture_G_Rom_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'Picture_B_Rom'. Target already exists and is up to date.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Picture_B_Rom, cache-ID = 73d319c7ab194b46; cache size = 2.489 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom/Picture_B_Rom.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0.xci' is already up-to-date
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'Picture_R_Rom'. Target already exists and is up to date.
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source 'D:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom/Picture_R_Rom.xci'
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'Picture_G_Rom'. Target already exists and is up to date.
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source 'D:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom/Picture_G_Rom.xci'
[Sun Jul 26 15:25:57 2020] Launched Picture_R_Rom_synth_1, Picture_G_Rom_synth_1...
Run output will be captured here:
Picture_R_Rom_synth_1: D:/verilog_docs/HDMI_Demo/HDMI_Demo.runs/Picture_R_Rom_synth_1/runme.log
Picture_G_Rom_synth_1: D:/verilog_docs/HDMI_Demo/HDMI_Demo.runs/Picture_G_Rom_synth_1/runme.log
[Sun Jul 26 15:25:57 2020] Launched synth_1...
Run output will be captured here: D:/verilog_docs/HDMI_Demo/HDMI_Demo.runs/synth_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom/Picture_B_Rom.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'D:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom/Picture_B_Rom.xci'
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tfgg484-2
Top: Lab_10
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1316.496 ; gain = 168.363
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Lab_10' [D:/verilog_docs/lab_9_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/verilog_docs/HDMI_Demo/.Xil/Vivado-10752-LAPTOP-6PEOUARA/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [D:/verilog_docs/HDMI_Demo/.Xil/Vivado-10752-LAPTOP-6PEOUARA/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'rgb2dvi_0' [D:/verilog_docs/HDMI_Demo/.Xil/Vivado-10752-LAPTOP-6PEOUARA/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rgb2dvi_0' (2#1) [D:/verilog_docs/HDMI_Demo/.Xil/Vivado-10752-LAPTOP-6PEOUARA/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'drive' [D:/verilog_docs/HDMI_drive.v:5]
	Parameter H_ACTIVE_1280_720 bound to: 16'b0000010100000000 
	Parameter H_FP_1280_720 bound to: 16'b0000000001101110 
	Parameter H_SYNC_1280_720 bound to: 16'b0000000000101000 
	Parameter H_BP_1280_720 bound to: 16'b0000000011011100 
	Parameter V_ACTIVE_1280_720 bound to: 16'b0000001011010000 
	Parameter V_FP_1280_720 bound to: 16'b0000000000000101 
	Parameter V_SYNC_1280_720 bound to: 16'b0000000000000101 
	Parameter V_BP_1280_720 bound to: 16'b0000000000010100 
	Parameter H_TOTAL_1280_720 bound to: 16'b0000011001110010 
	Parameter V_TOTAL_1280_720 bound to: 16'b0000001011101110 
	Parameter H_ACTIVE_1920_1080 bound to: 16'b0000011110000000 
	Parameter H_FP_1920_1080 bound to: 16'b0000000001011000 
	Parameter H_SYNC_1920_1080 bound to: 16'b0000000000101100 
	Parameter H_BP_1920_1080 bound to: 16'b0000000010010100 
	Parameter V_ACTIVE_1920_1080 bound to: 16'b0000010000111000 
	Parameter V_FP_1920_1080 bound to: 16'b0000000000000100 
	Parameter V_SYNC_1920_1080 bound to: 16'b0000000000000101 
	Parameter V_BP_1920_1080 bound to: 16'b0000000000100100 
	Parameter H_TOTAL_1920_1080 bound to: 16'b0000100010011000 
	Parameter V_TOTAL_1920_1080 bound to: 16'b0000010001100101 
INFO: [Synth 8-6155] done synthesizing module 'drive' (3#1) [D:/verilog_docs/HDMI_drive.v:5]
INFO: [Synth 8-6157] synthesizing module 'Video_Generator' [D:/verilog_docs/Video_Generator.v:1]
INFO: [Synth 8-6157] synthesizing module 'Picture_R_Rom' [D:/verilog_docs/HDMI_Demo/.Xil/Vivado-10752-LAPTOP-6PEOUARA/realtime/Picture_R_Rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Picture_R_Rom' (4#1) [D:/verilog_docs/HDMI_Demo/.Xil/Vivado-10752-LAPTOP-6PEOUARA/realtime/Picture_R_Rom_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Picture_G_Rom' [D:/verilog_docs/HDMI_Demo/.Xil/Vivado-10752-LAPTOP-6PEOUARA/realtime/Picture_G_Rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Picture_G_Rom' (5#1) [D:/verilog_docs/HDMI_Demo/.Xil/Vivado-10752-LAPTOP-6PEOUARA/realtime/Picture_G_Rom_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Picture_B_Rom' [D:/verilog_docs/HDMI_Demo/.Xil/Vivado-10752-LAPTOP-6PEOUARA/realtime/Picture_B_Rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Picture_B_Rom' (6#1) [D:/verilog_docs/HDMI_Demo/.Xil/Vivado-10752-LAPTOP-6PEOUARA/realtime/Picture_B_Rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Video_Generator' (7#1) [D:/verilog_docs/Video_Generator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Lab_10' (8#1) [D:/verilog_docs/lab_9_top.v:1]
WARNING: [Synth 8-3331] design Video_Generator has unconnected port RGB_VDE
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1358.383 ; gain = 210.250
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1358.383 ; gain = 210.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1358.383 ; gain = 210.250
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0.dcp' for cell 'clk_10'
INFO: [Project 1-454] Reading design checkpoint 'd:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/rgb2dvi_0_1/rgb2dvi_0.dcp' for cell 'rgb2dvi'
INFO: [Project 1-454] Reading design checkpoint 'd:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom/Picture_R_Rom.dcp' for cell 'Video_Generator0/R_ROM'
INFO: [Project 1-454] Reading design checkpoint 'd:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom/Picture_G_Rom.dcp' for cell 'Video_Generator0/G_ROM'
INFO: [Project 1-454] Reading design checkpoint 'd:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom/Picture_B_Rom.dcp' for cell 'Video_Generator0/B_ROM'
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0_board.xdc] for cell 'clk_10/inst'
Finished Parsing XDC File [d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0_board.xdc] for cell 'clk_10/inst'
Parsing XDC File [d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0.xdc] for cell 'clk_10/inst'
Finished Parsing XDC File [d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0.xdc] for cell 'clk_10/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Lab_10_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Lab_10_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/rgb2dvi_0_1/src/rgb2dvi.xdc] for cell 'rgb2dvi/U0'
Finished Parsing XDC File [d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/rgb2dvi_0_1/src/rgb2dvi.xdc] for cell 'rgb2dvi/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/constrs_1/new/hdmi.xdc]
Finished Parsing XDC File [D:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/constrs_1/new/hdmi.xdc]
Parsing XDC File [d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/rgb2dvi_0_1/src/rgb2dvi_clocks.xdc] for cell 'rgb2dvi/U0'
Finished Parsing XDC File [d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/rgb2dvi_0_1/src/rgb2dvi_clocks.xdc] for cell 'rgb2dvi/U0'
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1479.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 1555.773 ; gain = 407.641
30 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1555.773 ; gain = 619.781
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
export_ip_user_files -of_objects  [get_files D:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom/Picture_R_Rom.xci] -no_script -reset -force -quiet
remove_files  -fileset Picture_R_Rom D:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom/Picture_R_Rom.xci
INFO: [Project 1-386] Moving file 'D:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom/Picture_R_Rom.xci' from fileset 'Picture_R_Rom' to fileset 'sources_1'.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name Picture_R_Rom -dir d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {Picture_R_Rom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {10000} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Fanxin_meng/Desktop/Xilinx.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips Picture_R_Rom]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'Picture_R_Rom' to 'Picture_R_Rom' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom_1/Picture_R_Rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Picture_R_Rom'...
update_compile_order -fileset sources_1
generate_target all [get_files  d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom_1/Picture_R_Rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Picture_R_Rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Picture_R_Rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'Picture_R_Rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Picture_R_Rom'...
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1725.957 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all Picture_R_Rom] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Picture_R_Rom, cache-ID = 73d319c7ab194b46; cache size = 2.489 MB.
export_ip_user_files -of_objects [get_files d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom_1/Picture_R_Rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom_1/Picture_R_Rom.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom_1/Picture_R_Rom.xci'
export_simulation -of_objects [get_files d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom_1/Picture_R_Rom.xci] -directory D:/verilog_docs/HDMI_Demo/HDMI_Demo.ip_user_files/sim_scripts -ip_user_files_dir D:/verilog_docs/HDMI_Demo/HDMI_Demo.ip_user_files -ipstatic_source_dir D:/verilog_docs/HDMI_Demo/HDMI_Demo.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/verilog_docs/HDMI_Demo/HDMI_Demo.cache/compile_simlib/modelsim} {questa=D:/verilog_docs/HDMI_Demo/HDMI_Demo.cache/compile_simlib/questa} {riviera=D:/verilog_docs/HDMI_Demo/HDMI_Demo.cache/compile_simlib/riviera} {activehdl=D:/verilog_docs/HDMI_Demo/HDMI_Demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom/Picture_B_Rom.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom_1/Picture_R_Rom.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/clk_wiz_0_2/clk_wiz_0.xci' is already up-to-date
[Sun Jul 26 15:57:21 2020] Launched synth_1...
Run output will be captured here: D:/verilog_docs/HDMI_Demo/HDMI_Demo.runs/synth_1/runme.log
[Sun Jul 26 15:57:21 2020] Launched impl_1...
Run output will be captured here: D:/verilog_docs/HDMI_Demo/HDMI_Demo.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul 26 16:00:18 2020...
