$date
	Sat Jul 13 12:39:32 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ha_tb $end
$var wire 1 ! cout $end
$var wire 1 " s $end
$var reg 1 # a $end
$var reg 1 $ b $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#1000
1"
1$
#2000
0$
1#
#3000
0$
#4000
0"
0$
0#
#5000
1!
1#
1$
#6000
0!
0$
0#
#7000
1"
1$
