

================================================================
== Vitis HLS Report for 'FIR_filter_transposed'
================================================================
* Date:           Sun Nov 16 16:33:12 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Multirate_v4
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.396 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  30.000 ns|  30.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.99>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_n_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x_n" [FIR_HLS.cpp:80]   --->   Operation 5 'read' 'x_n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln84 = sext i16 %x_n_read" [FIR_HLS.cpp:84]   --->   Operation 6 'sext' 'sext_ln84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [3/3] (0.99ns) (grouped into DSP with root node add_ln87_62)   --->   "%mul_ln87_50 = mul i32 %sext_ln84, i32 33914" [FIR_HLS.cpp:87]   --->   Operation 7 'mul' 'mul_ln87_50' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 8 [2/3] (0.99ns) (grouped into DSP with root node add_ln87_62)   --->   "%mul_ln87_50 = mul i32 %sext_ln84, i32 33914" [FIR_HLS.cpp:87]   --->   Operation 8 'mul' 'mul_ln87_50' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 3.39>
ST_3 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln84_7 = sext i16 %x_n_read" [FIR_HLS.cpp:84]   --->   Operation 9 'sext' 'sext_ln84_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln84_8 = sext i16 %x_n_read" [FIR_HLS.cpp:84]   --->   Operation 10 'sext' 'sext_ln84_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln84_9 = sext i16 %x_n_read" [FIR_HLS.cpp:84]   --->   Operation 11 'sext' 'sext_ln84_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln84_10 = sext i16 %x_n_read" [FIR_HLS.cpp:84]   --->   Operation 12 'sext' 'sext_ln84_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln84_11 = sext i16 %x_n_read" [FIR_HLS.cpp:84]   --->   Operation 13 'sext' 'sext_ln84_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln84_12 = sext i16 %x_n_read" [FIR_HLS.cpp:84]   --->   Operation 14 'sext' 'sext_ln84_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln84_13 = sext i16 %x_n_read" [FIR_HLS.cpp:84]   --->   Operation 15 'sext' 'sext_ln84_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln84_14 = sext i16 %x_n_read" [FIR_HLS.cpp:84]   --->   Operation 16 'sext' 'sext_ln84_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln84_15 = sext i16 %x_n_read" [FIR_HLS.cpp:84]   --->   Operation 17 'sext' 'sext_ln84_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %x_n_read, i7 0" [FIR_HLS.cpp:84]   --->   Operation 18 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %x_n_read, i2 0" [FIR_HLS.cpp:84]   --->   Operation 19 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln84_17 = sext i18 %tmp_1" [FIR_HLS.cpp:84]   --->   Operation 20 'sext' 'sext_ln84_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.92ns)   --->   "%sub_ln84 = sub i23 %p_shl, i23 %sext_ln84_17" [FIR_HLS.cpp:84]   --->   Operation 21 'sub' 'sub_ln84' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (2.38ns)   --->   "%mul_ln87 = mul i25 %sext_ln84_14, i25 33554222" [FIR_HLS.cpp:87]   --->   Operation 22 'mul' 'mul_ln87' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln87_12 = sext i16 %x_n_read" [FIR_HLS.cpp:87]   --->   Operation 23 'sext' 'sext_ln87_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.85ns)   --->   "%sub_ln87 = sub i17 0, i17 %sext_ln87_12" [FIR_HLS.cpp:87]   --->   Operation 24 'sub' 'sub_ln87' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i17.i1, i17 %sub_ln87, i1 0" [FIR_HLS.cpp:87]   --->   Operation 25 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln87_65 = sext i18 %tmp" [FIR_HLS.cpp:87]   --->   Operation 26 'sext' 'sext_ln87_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (2.38ns)   --->   "%mul_ln87_6 = mul i24 %sext_ln84_13, i24 76" [FIR_HLS.cpp:87]   --->   Operation 27 'mul' 'mul_ln87_6' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln87_67 = sext i24 %mul_ln87_6" [FIR_HLS.cpp:87]   --->   Operation 28 'sext' 'sext_ln87_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %x_n_read, i5 0" [FIR_HLS.cpp:87]   --->   Operation 29 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln87_68 = sext i21 %tmp_2" [FIR_HLS.cpp:87]   --->   Operation 30 'sext' 'sext_ln87_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.90ns)   --->   "%sub_ln87_1 = sub i22 0, i22 %sext_ln87_68" [FIR_HLS.cpp:87]   --->   Operation 31 'sub' 'sub_ln87_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln87_69 = sext i22 %sub_ln87_1" [FIR_HLS.cpp:87]   --->   Operation 32 'sext' 'sext_ln87_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (2.38ns)   --->   "%mul_ln87_7 = mul i24 %sext_ln84_13, i24 16777106" [FIR_HLS.cpp:87]   --->   Operation 33 'mul' 'mul_ln87_7' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln87_70 = sext i24 %mul_ln87_7" [FIR_HLS.cpp:87]   --->   Operation 34 'sext' 'sext_ln87_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.38ns)   --->   "%mul_ln87_8 = mul i22 %sext_ln84_12, i22 22" [FIR_HLS.cpp:87]   --->   Operation 35 'mul' 'mul_ln87_8' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln87_71 = sext i22 %mul_ln87_8" [FIR_HLS.cpp:87]   --->   Operation 36 'sext' 'sext_ln87_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (2.38ns)   --->   "%mul_ln87_9 = mul i24 %sext_ln84_13, i24 110" [FIR_HLS.cpp:87]   --->   Operation 37 'mul' 'mul_ln87_9' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln87_72 = sext i24 %mul_ln87_9" [FIR_HLS.cpp:87]   --->   Operation 38 'sext' 'sext_ln87_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (2.38ns)   --->   "%mul_ln87_10 = mul i23 %sext_ln84_15, i23 8388562" [FIR_HLS.cpp:87]   --->   Operation 39 'mul' 'mul_ln87_10' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln87_19 = sext i23 %mul_ln87_10" [FIR_HLS.cpp:87]   --->   Operation 40 'sext' 'sext_ln87_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln87_73 = sext i23 %mul_ln87_10" [FIR_HLS.cpp:87]   --->   Operation 41 'sext' 'sext_ln87_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln87_74 = sext i23 %p_shl" [FIR_HLS.cpp:87]   --->   Operation 42 'sext' 'sext_ln87_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.92ns)   --->   "%sub_ln87_2 = sub i25 0, i25 %sext_ln87_74" [FIR_HLS.cpp:87]   --->   Operation 43 'sub' 'sub_ln87_2' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %x_n_read, i1 0" [FIR_HLS.cpp:87]   --->   Operation 44 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln87_75 = sext i17 %tmp_3" [FIR_HLS.cpp:87]   --->   Operation 45 'sext' 'sext_ln87_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.94ns)   --->   "%sub_ln87_3 = sub i25 %sub_ln87_2, i25 %sext_ln87_75" [FIR_HLS.cpp:87]   --->   Operation 46 'sub' 'sub_ln87_3' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln87_76 = sext i25 %sub_ln87_3" [FIR_HLS.cpp:87]   --->   Operation 47 'sext' 'sext_ln87_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln87_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %x_n_read, i6 0" [FIR_HLS.cpp:87]   --->   Operation 48 'bitconcatenate' 'shl_ln87_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln87_21 = sext i22 %shl_ln87_1" [FIR_HLS.cpp:87]   --->   Operation 49 'sext' 'sext_ln87_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (2.38ns)   --->   "%mul_ln87_11 = mul i25 %sext_ln84_14, i25 138" [FIR_HLS.cpp:87]   --->   Operation 50 'mul' 'mul_ln87_11' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln87_22 = sext i25 %mul_ln87_11" [FIR_HLS.cpp:87]   --->   Operation 51 'sext' 'sext_ln87_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (2.38ns)   --->   "%mul_ln87_12 = mul i24 %sext_ln84_13, i24 16777122" [FIR_HLS.cpp:87]   --->   Operation 52 'mul' 'mul_ln87_12' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln87_23 = sext i24 %mul_ln87_12" [FIR_HLS.cpp:87]   --->   Operation 53 'sext' 'sext_ln87_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (2.38ns)   --->   "%mul_ln87_13 = mul i25 %sext_ln84_14, i25 33554282" [FIR_HLS.cpp:87]   --->   Operation 54 'mul' 'mul_ln87_13' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln87_24 = sext i25 %mul_ln87_13" [FIR_HLS.cpp:87]   --->   Operation 55 'sext' 'sext_ln87_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln87_77 = sext i23 %p_shl" [FIR_HLS.cpp:87]   --->   Operation 56 'sext' 'sext_ln87_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln87_78 = sext i18 %tmp_1" [FIR_HLS.cpp:87]   --->   Operation 57 'sext' 'sext_ln87_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.92ns)   --->   "%sub_ln87_4 = sub i24 %sext_ln87_77, i24 %sext_ln87_78" [FIR_HLS.cpp:87]   --->   Operation 58 'sub' 'sub_ln87_4' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln87_25 = sext i24 %sub_ln87_4" [FIR_HLS.cpp:87]   --->   Operation 59 'sext' 'sext_ln87_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln87 = trunc i24 %sub_ln87_4" [FIR_HLS.cpp:87]   --->   Operation 60 'trunc' 'trunc_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (2.38ns)   --->   "%mul_ln87_14 = mul i25 %sext_ln84_14, i25 154" [FIR_HLS.cpp:87]   --->   Operation 61 'mul' 'mul_ln87_14' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln87_26 = sext i25 %mul_ln87_14" [FIR_HLS.cpp:87]   --->   Operation 62 'sext' 'sext_ln87_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (2.38ns)   --->   "%mul_ln87_15 = mul i25 %sext_ln84_14, i25 33554270" [FIR_HLS.cpp:87]   --->   Operation 63 'mul' 'mul_ln87_15' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln87_27 = sext i25 %mul_ln87_15" [FIR_HLS.cpp:87]   --->   Operation 64 'sext' 'sext_ln87_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (2.38ns)   --->   "%mul_ln87_16 = mul i25 %sext_ln84_14, i25 33554274" [FIR_HLS.cpp:87]   --->   Operation 65 'mul' 'mul_ln87_16' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln87_28 = sext i25 %mul_ln87_16" [FIR_HLS.cpp:87]   --->   Operation 66 'sext' 'sext_ln87_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (2.38ns)   --->   "%mul_ln87_17 = mul i25 %sext_ln84_14, i25 202" [FIR_HLS.cpp:87]   --->   Operation 67 'mul' 'mul_ln87_17' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln87_29 = sext i25 %mul_ln87_17" [FIR_HLS.cpp:87]   --->   Operation 68 'sext' 'sext_ln87_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (2.38ns)   --->   "%mul_ln87_18 = mul i25 %sext_ln84_14, i25 152" [FIR_HLS.cpp:87]   --->   Operation 69 'mul' 'mul_ln87_18' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln87_30 = sext i25 %mul_ln87_18" [FIR_HLS.cpp:87]   --->   Operation 70 'sext' 'sext_ln87_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (2.38ns)   --->   "%mul_ln87_19 = mul i25 %sext_ln84_14, i25 33554182" [FIR_HLS.cpp:87]   --->   Operation 71 'mul' 'mul_ln87_19' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln87_31 = sext i25 %mul_ln87_19" [FIR_HLS.cpp:87]   --->   Operation 72 'sext' 'sext_ln87_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %x_n_read, i4 0" [FIR_HLS.cpp:87]   --->   Operation 73 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln87_79 = sext i20 %tmp_4" [FIR_HLS.cpp:87]   --->   Operation 74 'sext' 'sext_ln87_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.94ns)   --->   "%sub_ln87_5 = sub i25 %sub_ln87_2, i25 %sext_ln87_79" [FIR_HLS.cpp:87]   --->   Operation 75 'sub' 'sub_ln87_5' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln87_32 = sext i25 %sub_ln87_5" [FIR_HLS.cpp:87]   --->   Operation 76 'sext' 'sext_ln87_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (2.38ns)   --->   "%mul_ln87_20 = mul i26 %sext_ln84_11, i26 298" [FIR_HLS.cpp:87]   --->   Operation 77 'mul' 'mul_ln87_20' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln87_33 = sext i26 %mul_ln87_20" [FIR_HLS.cpp:87]   --->   Operation 78 'sext' 'sext_ln87_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln87_80 = sext i17 %tmp_3" [FIR_HLS.cpp:87]   --->   Operation 79 'sext' 'sext_ln87_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.92ns)   --->   "%sub_ln87_6 = sub i24 %sext_ln87_77, i24 %sext_ln87_80" [FIR_HLS.cpp:87]   --->   Operation 80 'sub' 'sub_ln87_6' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln87_34 = sext i24 %sub_ln87_6" [FIR_HLS.cpp:87]   --->   Operation 81 'sext' 'sext_ln87_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (2.38ns)   --->   "%mul_ln87_21 = mul i26 %sext_ln84_11, i26 67108510" [FIR_HLS.cpp:87]   --->   Operation 82 'mul' 'mul_ln87_21' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln87_35 = sext i26 %mul_ln87_21" [FIR_HLS.cpp:87]   --->   Operation 83 'sext' 'sext_ln87_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (2.38ns)   --->   "%mul_ln87_22 = mul i24 %sext_ln84_13, i24 16777114" [FIR_HLS.cpp:87]   --->   Operation 84 'mul' 'mul_ln87_22' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln87_36 = sext i24 %mul_ln87_22" [FIR_HLS.cpp:87]   --->   Operation 85 'sext' 'sext_ln87_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (2.38ns)   --->   "%mul_ln87_23 = mul i26 %sext_ln84_11, i26 410" [FIR_HLS.cpp:87]   --->   Operation 86 'mul' 'mul_ln87_23' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln87_37 = sext i26 %mul_ln87_23" [FIR_HLS.cpp:87]   --->   Operation 87 'sext' 'sext_ln87_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (2.38ns)   --->   "%mul_ln87_24 = mul i26 %sext_ln84_11, i26 67108392" [FIR_HLS.cpp:87]   --->   Operation 88 'mul' 'mul_ln87_24' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln87_38 = sext i26 %mul_ln87_24" [FIR_HLS.cpp:87]   --->   Operation 89 'sext' 'sext_ln87_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln87_81 = sext i20 %tmp_4" [FIR_HLS.cpp:87]   --->   Operation 90 'sext' 'sext_ln87_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln87_7 = sub i22 0, i22 %sext_ln87_81" [FIR_HLS.cpp:87]   --->   Operation 91 'sub' 'sub_ln87_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln87_82 = sext i17 %tmp_3" [FIR_HLS.cpp:87]   --->   Operation 92 'sext' 'sext_ln87_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%sub_ln87_8 = sub i22 %sub_ln87_7, i22 %sext_ln87_82" [FIR_HLS.cpp:87]   --->   Operation 93 'sub' 'sub_ln87_8' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln87_39 = sext i22 %sub_ln87_8" [FIR_HLS.cpp:87]   --->   Operation 94 'sext' 'sext_ln87_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (2.38ns)   --->   "%mul_ln87_25 = mul i27 %sext_ln84_10, i27 532" [FIR_HLS.cpp:87]   --->   Operation 95 'mul' 'mul_ln87_25' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln87_40 = sext i27 %mul_ln87_25" [FIR_HLS.cpp:87]   --->   Operation 96 'sext' 'sext_ln87_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (2.38ns)   --->   "%mul_ln87_26 = mul i27 %sext_ln84_10, i27 134217130" [FIR_HLS.cpp:87]   --->   Operation 97 'mul' 'mul_ln87_26' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln87_41 = sext i27 %mul_ln87_26" [FIR_HLS.cpp:87]   --->   Operation 98 'sext' 'sext_ln87_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %x_n_read, i3 0" [FIR_HLS.cpp:87]   --->   Operation 99 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln87_83 = sext i19 %tmp_5" [FIR_HLS.cpp:87]   --->   Operation 100 'sext' 'sext_ln87_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.92ns)   --->   "%sub_ln87_9 = sub i24 %sext_ln87_77, i24 %sext_ln87_83" [FIR_HLS.cpp:87]   --->   Operation 101 'sub' 'sub_ln87_9' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln87_42 = sext i24 %sub_ln87_9" [FIR_HLS.cpp:87]   --->   Operation 102 'sext' 'sext_ln87_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (2.38ns)   --->   "%mul_ln87_27 = mul i27 %sext_ln84_10, i27 660" [FIR_HLS.cpp:87]   --->   Operation 103 'mul' 'mul_ln87_27' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln87_43 = sext i27 %mul_ln87_27" [FIR_HLS.cpp:87]   --->   Operation 104 'sext' 'sext_ln87_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (2.38ns)   --->   "%mul_ln87_28 = mul i25 %sext_ln84_14, i25 33554214" [FIR_HLS.cpp:87]   --->   Operation 105 'mul' 'mul_ln87_28' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln87_44 = sext i25 %mul_ln87_28" [FIR_HLS.cpp:87]   --->   Operation 106 'sext' 'sext_ln87_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (2.38ns)   --->   "%mul_ln87_29 = mul i27 %sext_ln84_10, i27 134217002" [FIR_HLS.cpp:87]   --->   Operation 107 'mul' 'mul_ln87_29' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln87_45 = sext i27 %mul_ln87_29" [FIR_HLS.cpp:87]   --->   Operation 108 'sext' 'sext_ln87_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (2.38ns)   --->   "%mul_ln87_30 = mul i26 %sext_ln84_11, i26 330" [FIR_HLS.cpp:87]   --->   Operation 109 'mul' 'mul_ln87_30' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln87_46 = sext i26 %mul_ln87_30" [FIR_HLS.cpp:87]   --->   Operation 110 'sext' 'sext_ln87_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (2.38ns)   --->   "%mul_ln87_31 = mul i27 %sext_ln84_10, i27 786" [FIR_HLS.cpp:87]   --->   Operation 111 'mul' 'mul_ln87_31' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln87_47 = sext i27 %mul_ln87_31" [FIR_HLS.cpp:87]   --->   Operation 112 'sext' 'sext_ln87_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (2.38ns)   --->   "%mul_ln87_32 = mul i26 %sext_ln84_11, i26 67108390" [FIR_HLS.cpp:87]   --->   Operation 113 'mul' 'mul_ln87_32' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln87_48 = sext i26 %mul_ln87_32" [FIR_HLS.cpp:87]   --->   Operation 114 'sext' 'sext_ln87_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (2.38ns)   --->   "%mul_ln87_33 = mul i27 %sext_ln84_10, i27 134216880" [FIR_HLS.cpp:87]   --->   Operation 115 'mul' 'mul_ln87_33' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln87_49 = sext i27 %mul_ln87_33" [FIR_HLS.cpp:87]   --->   Operation 116 'sext' 'sext_ln87_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (2.38ns)   --->   "%mul_ln87_34 = mul i27 %sext_ln84_10, i27 644" [FIR_HLS.cpp:87]   --->   Operation 117 'mul' 'mul_ln87_34' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln87_50 = sext i27 %mul_ln87_34" [FIR_HLS.cpp:87]   --->   Operation 118 'sext' 'sext_ln87_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (2.38ns)   --->   "%mul_ln87_35 = mul i27 %sext_ln84_10, i27 902" [FIR_HLS.cpp:87]   --->   Operation 119 'mul' 'mul_ln87_35' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln87_51 = sext i27 %mul_ln87_35" [FIR_HLS.cpp:87]   --->   Operation 120 'sext' 'sext_ln87_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (2.38ns)   --->   "%mul_ln87_36 = mul i27 %sext_ln84_10, i27 134216868" [FIR_HLS.cpp:87]   --->   Operation 121 'mul' 'mul_ln87_36' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln87_52 = sext i27 %mul_ln87_36" [FIR_HLS.cpp:87]   --->   Operation 122 'sext' 'sext_ln87_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (2.38ns)   --->   "%mul_ln87_37 = mul i27 %sext_ln84_10, i27 134216770" [FIR_HLS.cpp:87]   --->   Operation 123 'mul' 'mul_ln87_37' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln87_53 = sext i27 %mul_ln87_37" [FIR_HLS.cpp:87]   --->   Operation 124 'sext' 'sext_ln87_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (2.38ns)   --->   "%mul_ln87_38 = mul i28 %sext_ln84_9, i28 1128" [FIR_HLS.cpp:87]   --->   Operation 125 'mul' 'mul_ln87_38' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln87_54 = sext i28 %mul_ln87_38" [FIR_HLS.cpp:87]   --->   Operation 126 'sext' 'sext_ln87_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (2.38ns)   --->   "%mul_ln87_39 = mul i27 %sext_ln84_10, i27 1004" [FIR_HLS.cpp:87]   --->   Operation 127 'mul' 'mul_ln87_39' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln87_55 = sext i27 %mul_ln87_39" [FIR_HLS.cpp:87]   --->   Operation 128 'sext' 'sext_ln87_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (2.38ns)   --->   "%mul_ln87_40 = mul i28 %sext_ln84_9, i28 268433972" [FIR_HLS.cpp:87]   --->   Operation 129 'mul' 'mul_ln87_40' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln87_56 = sext i28 %mul_ln87_40" [FIR_HLS.cpp:87]   --->   Operation 130 'sext' 'sext_ln87_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (2.38ns)   --->   "%mul_ln87_41 = mul i28 %sext_ln84_9, i28 268434410" [FIR_HLS.cpp:87]   --->   Operation 131 'mul' 'mul_ln87_41' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln87_57 = sext i28 %mul_ln87_41" [FIR_HLS.cpp:87]   --->   Operation 132 'sext' 'sext_ln87_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (2.38ns)   --->   "%mul_ln87_42 = mul i28 %sext_ln84_9, i28 1972" [FIR_HLS.cpp:87]   --->   Operation 133 'mul' 'mul_ln87_42' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln87_58 = sext i28 %mul_ln87_42" [FIR_HLS.cpp:87]   --->   Operation 134 'sext' 'sext_ln87_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (2.38ns)   --->   "%mul_ln87_43 = mul i28 %sext_ln84_9, i28 1080" [FIR_HLS.cpp:87]   --->   Operation 135 'mul' 'mul_ln87_43' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln87_59 = sext i28 %mul_ln87_43" [FIR_HLS.cpp:87]   --->   Operation 136 'sext' 'sext_ln87_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (2.38ns)   --->   "%mul_ln87_44 = mul i29 %sext_ln84_8, i29 536868204" [FIR_HLS.cpp:87]   --->   Operation 137 'mul' 'mul_ln87_44' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln87_60 = sext i29 %mul_ln87_44" [FIR_HLS.cpp:87]   --->   Operation 138 'sext' 'sext_ln87_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (2.38ns)   --->   "%mul_ln87_45 = mul i28 %sext_ln84_9, i28 268434346" [FIR_HLS.cpp:87]   --->   Operation 139 'mul' 'mul_ln87_45' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln87_61 = sext i28 %mul_ln87_45" [FIR_HLS.cpp:87]   --->   Operation 140 'sext' 'sext_ln87_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (2.38ns)   --->   "%mul_ln87_46 = mul i29 %sext_ln84_8, i29 3974" [FIR_HLS.cpp:87]   --->   Operation 141 'mul' 'mul_ln87_46' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln87_62 = sext i29 %mul_ln87_46" [FIR_HLS.cpp:87]   --->   Operation 142 'sext' 'sext_ln87_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (2.38ns)   --->   "%mul_ln87_47 = mul i30 %sext_ln84_7, i30 1073734990" [FIR_HLS.cpp:87]   --->   Operation 143 'mul' 'mul_ln87_47' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln87_63 = sext i30 %mul_ln87_47" [FIR_HLS.cpp:87]   --->   Operation 144 'sext' 'sext_ln87_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (2.38ns)   --->   "%mul_ln87_48 = mul i28 %sext_ln84_9, i28 268434312" [FIR_HLS.cpp:87]   --->   Operation 145 'mul' 'mul_ln87_48' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln87_64 = sext i28 %mul_ln87_48" [FIR_HLS.cpp:87]   --->   Operation 146 'sext' 'sext_ln87_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (2.38ns)   --->   "%mul_ln87_49 = mul i32 %sext_ln84, i32 20820" [FIR_HLS.cpp:87]   --->   Operation 147 'mul' 'mul_ln87_49' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/3] (0.00ns) (grouped into DSP with root node add_ln87_62)   --->   "%mul_ln87_50 = mul i32 %sext_ln84, i32 33914" [FIR_HLS.cpp:87]   --->   Operation 148 'mul' 'mul_ln87_50' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_58_load = load i32 %p_ZL10H_accu_FIR_58" [FIR_HLS.cpp:87]   --->   Operation 149 'load' 'p_ZL10H_accu_FIR_58_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln87_62 = add i32 %p_ZL10H_accu_FIR_58_load, i32 %mul_ln87_50" [FIR_HLS.cpp:87]   --->   Operation 150 'add' 'add_ln87_62' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_59_load = load i32 %p_ZL10H_accu_FIR_59" [FIR_HLS.cpp:87]   --->   Operation 151 'load' 'p_ZL10H_accu_FIR_59_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (1.01ns)   --->   "%add_ln87_63 = add i32 %p_ZL10H_accu_FIR_59_load, i32 %mul_ln87_49" [FIR_HLS.cpp:87]   --->   Operation 152 'add' 'add_ln87_63' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_60_load = load i32 %p_ZL10H_accu_FIR_60" [FIR_HLS.cpp:87]   --->   Operation 153 'load' 'p_ZL10H_accu_FIR_60_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (1.01ns)   --->   "%add_ln87_64 = add i32 %p_ZL10H_accu_FIR_60_load, i32 %sext_ln87_64" [FIR_HLS.cpp:87]   --->   Operation 154 'add' 'add_ln87_64' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_61_load = load i32 %p_ZL10H_accu_FIR_61" [FIR_HLS.cpp:87]   --->   Operation 155 'load' 'p_ZL10H_accu_FIR_61_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (1.01ns)   --->   "%add_ln87_65 = add i32 %p_ZL10H_accu_FIR_61_load, i32 %sext_ln87_63" [FIR_HLS.cpp:87]   --->   Operation 156 'add' 'add_ln87_65' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_62_load = load i32 %p_ZL10H_accu_FIR_62" [FIR_HLS.cpp:87]   --->   Operation 157 'load' 'p_ZL10H_accu_FIR_62_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (1.01ns)   --->   "%add_ln87_66 = add i32 %p_ZL10H_accu_FIR_62_load, i32 %sext_ln87_54" [FIR_HLS.cpp:87]   --->   Operation 158 'add' 'add_ln87_66' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_63_load = load i32 %p_ZL10H_accu_FIR_63" [FIR_HLS.cpp:87]   --->   Operation 159 'load' 'p_ZL10H_accu_FIR_63_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (1.01ns)   --->   "%add_ln87_67 = add i32 %p_ZL10H_accu_FIR_63_load, i32 %sext_ln87_62" [FIR_HLS.cpp:87]   --->   Operation 160 'add' 'add_ln87_67' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_64_load = load i32 %p_ZL10H_accu_FIR_64" [FIR_HLS.cpp:87]   --->   Operation 161 'load' 'p_ZL10H_accu_FIR_64_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (1.01ns)   --->   "%add_ln87_68 = add i32 %p_ZL10H_accu_FIR_64_load, i32 %sext_ln87_61" [FIR_HLS.cpp:87]   --->   Operation 162 'add' 'add_ln87_68' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_65_load = load i32 %p_ZL10H_accu_FIR_65" [FIR_HLS.cpp:87]   --->   Operation 163 'load' 'p_ZL10H_accu_FIR_65_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (1.01ns)   --->   "%add_ln87_69 = add i32 %p_ZL10H_accu_FIR_65_load, i32 %sext_ln87_60" [FIR_HLS.cpp:87]   --->   Operation 164 'add' 'add_ln87_69' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_66_load = load i32 %p_ZL10H_accu_FIR_66" [FIR_HLS.cpp:87]   --->   Operation 165 'load' 'p_ZL10H_accu_FIR_66_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (1.01ns)   --->   "%add_ln87_70 = add i32 %p_ZL10H_accu_FIR_66_load, i32 %sext_ln87_59" [FIR_HLS.cpp:87]   --->   Operation 166 'add' 'add_ln87_70' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_67_load = load i32 %p_ZL10H_accu_FIR_67" [FIR_HLS.cpp:87]   --->   Operation 167 'load' 'p_ZL10H_accu_FIR_67_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (1.01ns)   --->   "%add_ln87_71 = add i32 %p_ZL10H_accu_FIR_67_load, i32 %sext_ln87_58" [FIR_HLS.cpp:87]   --->   Operation 168 'add' 'add_ln87_71' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_68_load = load i32 %p_ZL10H_accu_FIR_68" [FIR_HLS.cpp:87]   --->   Operation 169 'load' 'p_ZL10H_accu_FIR_68_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (1.01ns)   --->   "%add_ln87_72 = add i32 %p_ZL10H_accu_FIR_68_load, i32 %sext_ln87_57" [FIR_HLS.cpp:87]   --->   Operation 170 'add' 'add_ln87_72' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_69_load = load i32 %p_ZL10H_accu_FIR_69" [FIR_HLS.cpp:87]   --->   Operation 171 'load' 'p_ZL10H_accu_FIR_69_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (1.01ns)   --->   "%add_ln87_73 = add i32 %p_ZL10H_accu_FIR_69_load, i32 %sext_ln87_56" [FIR_HLS.cpp:87]   --->   Operation 172 'add' 'add_ln87_73' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_70_load = load i32 %p_ZL10H_accu_FIR_70" [FIR_HLS.cpp:87]   --->   Operation 173 'load' 'p_ZL10H_accu_FIR_70_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (1.01ns)   --->   "%add_ln87_74 = add i32 %p_ZL10H_accu_FIR_70_load, i32 %sext_ln87_55" [FIR_HLS.cpp:87]   --->   Operation 174 'add' 'add_ln87_74' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_71_load = load i32 %p_ZL10H_accu_FIR_71" [FIR_HLS.cpp:87]   --->   Operation 175 'load' 'p_ZL10H_accu_FIR_71_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (1.01ns)   --->   "%add_ln87_75 = add i32 %p_ZL10H_accu_FIR_71_load, i32 %sext_ln87_54" [FIR_HLS.cpp:87]   --->   Operation 176 'add' 'add_ln87_75' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_72_load = load i32 %p_ZL10H_accu_FIR_72" [FIR_HLS.cpp:87]   --->   Operation 177 'load' 'p_ZL10H_accu_FIR_72_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (1.01ns)   --->   "%add_ln87_76 = add i32 %p_ZL10H_accu_FIR_72_load, i32 %sext_ln87_53" [FIR_HLS.cpp:87]   --->   Operation 178 'add' 'add_ln87_76' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_73_load = load i32 %p_ZL10H_accu_FIR_73" [FIR_HLS.cpp:87]   --->   Operation 179 'load' 'p_ZL10H_accu_FIR_73_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (1.01ns)   --->   "%add_ln87_77 = add i32 %p_ZL10H_accu_FIR_73_load, i32 %sext_ln87_52" [FIR_HLS.cpp:87]   --->   Operation 180 'add' 'add_ln87_77' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_74_load = load i32 %p_ZL10H_accu_FIR_74" [FIR_HLS.cpp:87]   --->   Operation 181 'load' 'p_ZL10H_accu_FIR_74_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (1.01ns)   --->   "%add_ln87_78 = add i32 %p_ZL10H_accu_FIR_74_load, i32 %sext_ln87_51" [FIR_HLS.cpp:87]   --->   Operation 182 'add' 'add_ln87_78' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_75_load = load i32 %p_ZL10H_accu_FIR_75" [FIR_HLS.cpp:87]   --->   Operation 183 'load' 'p_ZL10H_accu_FIR_75_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (1.01ns)   --->   "%add_ln87_79 = add i32 %p_ZL10H_accu_FIR_75_load, i32 %sext_ln87_50" [FIR_HLS.cpp:87]   --->   Operation 184 'add' 'add_ln87_79' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_76_load = load i32 %p_ZL10H_accu_FIR_76" [FIR_HLS.cpp:87]   --->   Operation 185 'load' 'p_ZL10H_accu_FIR_76_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (1.01ns)   --->   "%add_ln87_80 = add i32 %p_ZL10H_accu_FIR_76_load, i32 %sext_ln87_49" [FIR_HLS.cpp:87]   --->   Operation 186 'add' 'add_ln87_80' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_77_load = load i32 %p_ZL10H_accu_FIR_77" [FIR_HLS.cpp:87]   --->   Operation 187 'load' 'p_ZL10H_accu_FIR_77_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (1.01ns)   --->   "%add_ln87_81 = add i32 %p_ZL10H_accu_FIR_77_load, i32 %sext_ln87_48" [FIR_HLS.cpp:87]   --->   Operation 188 'add' 'add_ln87_81' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_78_load = load i32 %p_ZL10H_accu_FIR_78" [FIR_HLS.cpp:87]   --->   Operation 189 'load' 'p_ZL10H_accu_FIR_78_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (1.01ns)   --->   "%add_ln87_82 = add i32 %p_ZL10H_accu_FIR_78_load, i32 %sext_ln87_47" [FIR_HLS.cpp:87]   --->   Operation 190 'add' 'add_ln87_82' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_79_load = load i32 %p_ZL10H_accu_FIR_79" [FIR_HLS.cpp:87]   --->   Operation 191 'load' 'p_ZL10H_accu_FIR_79_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (1.01ns)   --->   "%add_ln87_83 = add i32 %p_ZL10H_accu_FIR_79_load, i32 %sext_ln87_46" [FIR_HLS.cpp:87]   --->   Operation 192 'add' 'add_ln87_83' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_80_load = load i32 %p_ZL10H_accu_FIR_80" [FIR_HLS.cpp:87]   --->   Operation 193 'load' 'p_ZL10H_accu_FIR_80_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (1.01ns)   --->   "%add_ln87_84 = add i32 %p_ZL10H_accu_FIR_80_load, i32 %sext_ln87_45" [FIR_HLS.cpp:87]   --->   Operation 194 'add' 'add_ln87_84' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_81_load = load i32 %p_ZL10H_accu_FIR_81" [FIR_HLS.cpp:87]   --->   Operation 195 'load' 'p_ZL10H_accu_FIR_81_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (1.01ns)   --->   "%add_ln87_85 = add i32 %p_ZL10H_accu_FIR_81_load, i32 %sext_ln87_44" [FIR_HLS.cpp:87]   --->   Operation 196 'add' 'add_ln87_85' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_82_load = load i32 %p_ZL10H_accu_FIR_82" [FIR_HLS.cpp:87]   --->   Operation 197 'load' 'p_ZL10H_accu_FIR_82_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (1.01ns)   --->   "%add_ln87_86 = add i32 %p_ZL10H_accu_FIR_82_load, i32 %sext_ln87_43" [FIR_HLS.cpp:87]   --->   Operation 198 'add' 'add_ln87_86' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_83_load = load i32 %p_ZL10H_accu_FIR_83" [FIR_HLS.cpp:87]   --->   Operation 199 'load' 'p_ZL10H_accu_FIR_83_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (1.01ns)   --->   "%add_ln87_87 = add i32 %p_ZL10H_accu_FIR_83_load, i32 %sext_ln87_42" [FIR_HLS.cpp:87]   --->   Operation 200 'add' 'add_ln87_87' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_84_load = load i32 %p_ZL10H_accu_FIR_84" [FIR_HLS.cpp:87]   --->   Operation 201 'load' 'p_ZL10H_accu_FIR_84_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (1.01ns)   --->   "%add_ln87_88 = add i32 %p_ZL10H_accu_FIR_84_load, i32 %sext_ln87_41" [FIR_HLS.cpp:87]   --->   Operation 202 'add' 'add_ln87_88' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_85_load = load i32 %p_ZL10H_accu_FIR_85" [FIR_HLS.cpp:87]   --->   Operation 203 'load' 'p_ZL10H_accu_FIR_85_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (1.01ns)   --->   "%add_ln87_89 = add i32 %p_ZL10H_accu_FIR_85_load, i32 %sext_ln87_19" [FIR_HLS.cpp:87]   --->   Operation 204 'add' 'add_ln87_89' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_86_load = load i32 %p_ZL10H_accu_FIR_86" [FIR_HLS.cpp:87]   --->   Operation 205 'load' 'p_ZL10H_accu_FIR_86_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (1.01ns)   --->   "%add_ln87_90 = add i32 %p_ZL10H_accu_FIR_86_load, i32 %sext_ln87_40" [FIR_HLS.cpp:87]   --->   Operation 206 'add' 'add_ln87_90' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_87_load = load i32 %p_ZL10H_accu_FIR_87" [FIR_HLS.cpp:87]   --->   Operation 207 'load' 'p_ZL10H_accu_FIR_87_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (1.01ns)   --->   "%add_ln87_91 = add i32 %p_ZL10H_accu_FIR_87_load, i32 %sext_ln87_39" [FIR_HLS.cpp:87]   --->   Operation 208 'add' 'add_ln87_91' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_88_load = load i32 %p_ZL10H_accu_FIR_88" [FIR_HLS.cpp:87]   --->   Operation 209 'load' 'p_ZL10H_accu_FIR_88_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (1.01ns)   --->   "%add_ln87_92 = add i32 %p_ZL10H_accu_FIR_88_load, i32 %sext_ln87_38" [FIR_HLS.cpp:87]   --->   Operation 210 'add' 'add_ln87_92' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_89_load = load i32 %p_ZL10H_accu_FIR_89" [FIR_HLS.cpp:87]   --->   Operation 211 'load' 'p_ZL10H_accu_FIR_89_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (1.01ns)   --->   "%add_ln87_93 = add i32 %p_ZL10H_accu_FIR_89_load, i32 %sext_ln87_21" [FIR_HLS.cpp:87]   --->   Operation 212 'add' 'add_ln87_93' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_90_load = load i32 %p_ZL10H_accu_FIR_90" [FIR_HLS.cpp:87]   --->   Operation 213 'load' 'p_ZL10H_accu_FIR_90_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (1.01ns)   --->   "%add_ln87_94 = add i32 %p_ZL10H_accu_FIR_90_load, i32 %sext_ln87_37" [FIR_HLS.cpp:87]   --->   Operation 214 'add' 'add_ln87_94' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_91_load = load i32 %p_ZL10H_accu_FIR_91" [FIR_HLS.cpp:87]   --->   Operation 215 'load' 'p_ZL10H_accu_FIR_91_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (1.01ns)   --->   "%add_ln87_95 = add i32 %p_ZL10H_accu_FIR_91_load, i32 %sext_ln87_36" [FIR_HLS.cpp:87]   --->   Operation 216 'add' 'add_ln87_95' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_92_load = load i32 %p_ZL10H_accu_FIR_92" [FIR_HLS.cpp:87]   --->   Operation 217 'load' 'p_ZL10H_accu_FIR_92_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (1.01ns)   --->   "%add_ln87_96 = add i32 %p_ZL10H_accu_FIR_92_load, i32 %sext_ln87_35" [FIR_HLS.cpp:87]   --->   Operation 218 'add' 'add_ln87_96' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_93_load = load i32 %p_ZL10H_accu_FIR_93" [FIR_HLS.cpp:87]   --->   Operation 219 'load' 'p_ZL10H_accu_FIR_93_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (1.01ns)   --->   "%add_ln87_97 = add i32 %p_ZL10H_accu_FIR_93_load, i32 %sext_ln87_34" [FIR_HLS.cpp:87]   --->   Operation 220 'add' 'add_ln87_97' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_94_load = load i32 %p_ZL10H_accu_FIR_94" [FIR_HLS.cpp:87]   --->   Operation 221 'load' 'p_ZL10H_accu_FIR_94_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (1.01ns)   --->   "%add_ln87_98 = add i32 %p_ZL10H_accu_FIR_94_load, i32 %sext_ln87_33" [FIR_HLS.cpp:87]   --->   Operation 222 'add' 'add_ln87_98' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_95_load = load i32 %p_ZL10H_accu_FIR_95" [FIR_HLS.cpp:87]   --->   Operation 223 'load' 'p_ZL10H_accu_FIR_95_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (1.01ns)   --->   "%add_ln87_99 = add i32 %p_ZL10H_accu_FIR_95_load, i32 %sext_ln87_32" [FIR_HLS.cpp:87]   --->   Operation 224 'add' 'add_ln87_99' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_96_load = load i32 %p_ZL10H_accu_FIR_96" [FIR_HLS.cpp:87]   --->   Operation 225 'load' 'p_ZL10H_accu_FIR_96_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (1.01ns)   --->   "%add_ln87_100 = add i32 %p_ZL10H_accu_FIR_96_load, i32 %sext_ln87_31" [FIR_HLS.cpp:87]   --->   Operation 226 'add' 'add_ln87_100' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_97_load = load i32 %p_ZL10H_accu_FIR_97" [FIR_HLS.cpp:87]   --->   Operation 227 'load' 'p_ZL10H_accu_FIR_97_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (1.01ns)   --->   "%add_ln87_101 = add i32 %p_ZL10H_accu_FIR_97_load, i32 %sext_ln87_30" [FIR_HLS.cpp:87]   --->   Operation 228 'add' 'add_ln87_101' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_98_load = load i32 %p_ZL10H_accu_FIR_98" [FIR_HLS.cpp:87]   --->   Operation 229 'load' 'p_ZL10H_accu_FIR_98_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (1.01ns)   --->   "%add_ln87_102 = add i32 %p_ZL10H_accu_FIR_98_load, i32 %sext_ln87_29" [FIR_HLS.cpp:87]   --->   Operation 230 'add' 'add_ln87_102' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_99_load = load i32 %p_ZL10H_accu_FIR_99" [FIR_HLS.cpp:87]   --->   Operation 231 'load' 'p_ZL10H_accu_FIR_99_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (1.01ns)   --->   "%add_ln87_103 = add i32 %p_ZL10H_accu_FIR_99_load, i32 %sext_ln87_28" [FIR_HLS.cpp:87]   --->   Operation 232 'add' 'add_ln87_103' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_100_load = load i32 %p_ZL10H_accu_FIR_100" [FIR_HLS.cpp:87]   --->   Operation 233 'load' 'p_ZL10H_accu_FIR_100_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (1.01ns)   --->   "%add_ln87_104 = add i32 %p_ZL10H_accu_FIR_100_load, i32 %sext_ln87_27" [FIR_HLS.cpp:87]   --->   Operation 234 'add' 'add_ln87_104' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_101_load = load i32 %p_ZL10H_accu_FIR_101" [FIR_HLS.cpp:87]   --->   Operation 235 'load' 'p_ZL10H_accu_FIR_101_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (1.01ns)   --->   "%add_ln87_105 = add i32 %p_ZL10H_accu_FIR_101_load, i32 %sext_ln87_26" [FIR_HLS.cpp:87]   --->   Operation 236 'add' 'add_ln87_105' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_102_load = load i32 %p_ZL10H_accu_FIR_102" [FIR_HLS.cpp:87]   --->   Operation 237 'load' 'p_ZL10H_accu_FIR_102_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (1.01ns)   --->   "%add_ln87_106 = add i32 %p_ZL10H_accu_FIR_102_load, i32 %sext_ln87_25" [FIR_HLS.cpp:87]   --->   Operation 238 'add' 'add_ln87_106' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_103_load = load i32 %p_ZL10H_accu_FIR_103" [FIR_HLS.cpp:87]   --->   Operation 239 'load' 'p_ZL10H_accu_FIR_103_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (1.01ns)   --->   "%add_ln87_107 = add i32 %p_ZL10H_accu_FIR_103_load, i32 %sext_ln87_24" [FIR_HLS.cpp:87]   --->   Operation 240 'add' 'add_ln87_107' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_104_load = load i32 %p_ZL10H_accu_FIR_104" [FIR_HLS.cpp:87]   --->   Operation 241 'load' 'p_ZL10H_accu_FIR_104_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (1.01ns)   --->   "%add_ln87_108 = add i32 %p_ZL10H_accu_FIR_104_load, i32 %sext_ln87_23" [FIR_HLS.cpp:87]   --->   Operation 242 'add' 'add_ln87_108' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_105_load = load i32 %p_ZL10H_accu_FIR_105" [FIR_HLS.cpp:87]   --->   Operation 243 'load' 'p_ZL10H_accu_FIR_105_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (1.01ns)   --->   "%add_ln87_109 = add i32 %p_ZL10H_accu_FIR_105_load, i32 %sext_ln87_22" [FIR_HLS.cpp:87]   --->   Operation 244 'add' 'add_ln87_109' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_106_load = load i31 %p_ZL10H_accu_FIR_106" [FIR_HLS.cpp:87]   --->   Operation 245 'load' 'p_ZL10H_accu_FIR_106_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln87_84 = sext i31 %p_ZL10H_accu_FIR_106_load" [FIR_HLS.cpp:87]   --->   Operation 246 'sext' 'sext_ln87_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (1.00ns)   --->   "%add_ln87_110 = add i32 %sext_ln87_84, i32 %sext_ln87_21" [FIR_HLS.cpp:87]   --->   Operation 247 'add' 'add_ln87_110' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_107_load = load i30 %p_ZL10H_accu_FIR_107" [FIR_HLS.cpp:87]   --->   Operation 248 'load' 'p_ZL10H_accu_FIR_107_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln87_85 = sext i30 %p_ZL10H_accu_FIR_107_load" [FIR_HLS.cpp:87]   --->   Operation 249 'sext' 'sext_ln87_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.99ns)   --->   "%add_ln87_111 = add i31 %sext_ln87_85, i31 %sext_ln87_76" [FIR_HLS.cpp:87]   --->   Operation 250 'add' 'add_ln87_111' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_108_load = load i29 %p_ZL10H_accu_FIR_108" [FIR_HLS.cpp:87]   --->   Operation 251 'load' 'p_ZL10H_accu_FIR_108_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln87_86 = sext i29 %p_ZL10H_accu_FIR_108_load" [FIR_HLS.cpp:87]   --->   Operation 252 'sext' 'sext_ln87_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (0.98ns)   --->   "%add_ln87_112 = add i30 %sext_ln87_86, i30 %sext_ln87_73" [FIR_HLS.cpp:87]   --->   Operation 253 'add' 'add_ln87_112' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_109_load = load i28 %p_ZL10H_accu_FIR_109" [FIR_HLS.cpp:87]   --->   Operation 254 'load' 'p_ZL10H_accu_FIR_109_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln87_87 = sext i28 %p_ZL10H_accu_FIR_109_load" [FIR_HLS.cpp:87]   --->   Operation 255 'sext' 'sext_ln87_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.97ns)   --->   "%add_ln87_113 = add i29 %sext_ln87_87, i29 %sext_ln87_72" [FIR_HLS.cpp:87]   --->   Operation 256 'add' 'add_ln87_113' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_110_load = load i27 %p_ZL10H_accu_FIR_110" [FIR_HLS.cpp:87]   --->   Operation 257 'load' 'p_ZL10H_accu_FIR_110_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln87_88 = sext i27 %p_ZL10H_accu_FIR_110_load" [FIR_HLS.cpp:87]   --->   Operation 258 'sext' 'sext_ln87_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.96ns)   --->   "%add_ln87_114 = add i28 %sext_ln87_88, i28 %sext_ln87_71" [FIR_HLS.cpp:87]   --->   Operation 259 'add' 'add_ln87_114' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_111_load = load i26 %p_ZL10H_accu_FIR_111" [FIR_HLS.cpp:87]   --->   Operation 260 'load' 'p_ZL10H_accu_FIR_111_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln87_89 = sext i26 %p_ZL10H_accu_FIR_111_load" [FIR_HLS.cpp:87]   --->   Operation 261 'sext' 'sext_ln87_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (0.95ns)   --->   "%add_ln87_115 = add i27 %sext_ln87_89, i27 %sext_ln87_70" [FIR_HLS.cpp:87]   --->   Operation 262 'add' 'add_ln87_115' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_112_load = load i26 %p_ZL10H_accu_FIR_112" [FIR_HLS.cpp:87]   --->   Operation 263 'load' 'p_ZL10H_accu_FIR_112_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (0.95ns)   --->   "%add_ln87_116 = add i26 %p_ZL10H_accu_FIR_112_load, i26 %sext_ln87_69" [FIR_HLS.cpp:87]   --->   Operation 264 'add' 'add_ln87_116' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_113_load = load i25 %p_ZL10H_accu_FIR_113" [FIR_HLS.cpp:87]   --->   Operation 265 'load' 'p_ZL10H_accu_FIR_113_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln87_90 = sext i25 %p_ZL10H_accu_FIR_113_load" [FIR_HLS.cpp:87]   --->   Operation 266 'sext' 'sext_ln87_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (0.94ns)   --->   "%add_ln87_117 = add i26 %sext_ln87_90, i26 %sext_ln87_67" [FIR_HLS.cpp:87]   --->   Operation 267 'add' 'add_ln87_117' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_114_load = load i25 %p_ZL10H_accu_FIR_114" [FIR_HLS.cpp:87]   --->   Operation 268 'load' 'p_ZL10H_accu_FIR_114_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 269 [1/1] (0.94ns)   --->   "%add_ln87_118 = add i25 %p_ZL10H_accu_FIR_114_load, i25 %sext_ln87_65" [FIR_HLS.cpp:87]   --->   Operation 269 'add' 'add_ln87_118' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_115_load = load i23 %p_ZL10H_accu_FIR_115" [FIR_HLS.cpp:87]   --->   Operation 270 'load' 'p_ZL10H_accu_FIR_115_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln87_66 = sext i23 %p_ZL10H_accu_FIR_115_load" [FIR_HLS.cpp:87]   --->   Operation 271 'sext' 'sext_ln87_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.94ns)   --->   "%add_ln87_119 = add i25 %sext_ln87_66, i25 %mul_ln87" [FIR_HLS.cpp:87]   --->   Operation 272 'add' 'add_ln87_119' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_63, i32 %p_ZL10H_accu_FIR_58" [FIR_HLS.cpp:87]   --->   Operation 273 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_64, i32 %p_ZL10H_accu_FIR_59" [FIR_HLS.cpp:87]   --->   Operation 274 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_65, i32 %p_ZL10H_accu_FIR_60" [FIR_HLS.cpp:87]   --->   Operation 275 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_66, i32 %p_ZL10H_accu_FIR_61" [FIR_HLS.cpp:87]   --->   Operation 276 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 277 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_67, i32 %p_ZL10H_accu_FIR_62" [FIR_HLS.cpp:87]   --->   Operation 277 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_68, i32 %p_ZL10H_accu_FIR_63" [FIR_HLS.cpp:87]   --->   Operation 278 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_69, i32 %p_ZL10H_accu_FIR_64" [FIR_HLS.cpp:87]   --->   Operation 279 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_70, i32 %p_ZL10H_accu_FIR_65" [FIR_HLS.cpp:87]   --->   Operation 280 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_71, i32 %p_ZL10H_accu_FIR_66" [FIR_HLS.cpp:87]   --->   Operation 281 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_72, i32 %p_ZL10H_accu_FIR_67" [FIR_HLS.cpp:87]   --->   Operation 282 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_73, i32 %p_ZL10H_accu_FIR_68" [FIR_HLS.cpp:87]   --->   Operation 283 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_74, i32 %p_ZL10H_accu_FIR_69" [FIR_HLS.cpp:87]   --->   Operation 284 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_75, i32 %p_ZL10H_accu_FIR_70" [FIR_HLS.cpp:87]   --->   Operation 285 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_76, i32 %p_ZL10H_accu_FIR_71" [FIR_HLS.cpp:87]   --->   Operation 286 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_77, i32 %p_ZL10H_accu_FIR_72" [FIR_HLS.cpp:87]   --->   Operation 287 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_78, i32 %p_ZL10H_accu_FIR_73" [FIR_HLS.cpp:87]   --->   Operation 288 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 289 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_79, i32 %p_ZL10H_accu_FIR_74" [FIR_HLS.cpp:87]   --->   Operation 289 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_80, i32 %p_ZL10H_accu_FIR_75" [FIR_HLS.cpp:87]   --->   Operation 290 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_81, i32 %p_ZL10H_accu_FIR_76" [FIR_HLS.cpp:87]   --->   Operation 291 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_82, i32 %p_ZL10H_accu_FIR_77" [FIR_HLS.cpp:87]   --->   Operation 292 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_83, i32 %p_ZL10H_accu_FIR_78" [FIR_HLS.cpp:87]   --->   Operation 293 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_84, i32 %p_ZL10H_accu_FIR_79" [FIR_HLS.cpp:87]   --->   Operation 294 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_85, i32 %p_ZL10H_accu_FIR_80" [FIR_HLS.cpp:87]   --->   Operation 295 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 296 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_86, i32 %p_ZL10H_accu_FIR_81" [FIR_HLS.cpp:87]   --->   Operation 296 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_87, i32 %p_ZL10H_accu_FIR_82" [FIR_HLS.cpp:87]   --->   Operation 297 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_88, i32 %p_ZL10H_accu_FIR_83" [FIR_HLS.cpp:87]   --->   Operation 298 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_89, i32 %p_ZL10H_accu_FIR_84" [FIR_HLS.cpp:87]   --->   Operation 299 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_90, i32 %p_ZL10H_accu_FIR_85" [FIR_HLS.cpp:87]   --->   Operation 300 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_91, i32 %p_ZL10H_accu_FIR_86" [FIR_HLS.cpp:87]   --->   Operation 301 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_92, i32 %p_ZL10H_accu_FIR_87" [FIR_HLS.cpp:87]   --->   Operation 302 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_93, i32 %p_ZL10H_accu_FIR_88" [FIR_HLS.cpp:87]   --->   Operation 303 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_94, i32 %p_ZL10H_accu_FIR_89" [FIR_HLS.cpp:87]   --->   Operation 304 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_95, i32 %p_ZL10H_accu_FIR_90" [FIR_HLS.cpp:87]   --->   Operation 305 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_96, i32 %p_ZL10H_accu_FIR_91" [FIR_HLS.cpp:87]   --->   Operation 306 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_97, i32 %p_ZL10H_accu_FIR_92" [FIR_HLS.cpp:87]   --->   Operation 307 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 308 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_98, i32 %p_ZL10H_accu_FIR_93" [FIR_HLS.cpp:87]   --->   Operation 308 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_99, i32 %p_ZL10H_accu_FIR_94" [FIR_HLS.cpp:87]   --->   Operation 309 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 310 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_100, i32 %p_ZL10H_accu_FIR_95" [FIR_HLS.cpp:87]   --->   Operation 310 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 311 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_101, i32 %p_ZL10H_accu_FIR_96" [FIR_HLS.cpp:87]   --->   Operation 311 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_102, i32 %p_ZL10H_accu_FIR_97" [FIR_HLS.cpp:87]   --->   Operation 312 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_103, i32 %p_ZL10H_accu_FIR_98" [FIR_HLS.cpp:87]   --->   Operation 313 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 314 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_104, i32 %p_ZL10H_accu_FIR_99" [FIR_HLS.cpp:87]   --->   Operation 314 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 315 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_105, i32 %p_ZL10H_accu_FIR_100" [FIR_HLS.cpp:87]   --->   Operation 315 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 316 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_106, i32 %p_ZL10H_accu_FIR_101" [FIR_HLS.cpp:87]   --->   Operation 316 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 317 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_107, i32 %p_ZL10H_accu_FIR_102" [FIR_HLS.cpp:87]   --->   Operation 317 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 318 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_108, i32 %p_ZL10H_accu_FIR_103" [FIR_HLS.cpp:87]   --->   Operation 318 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_109, i32 %p_ZL10H_accu_FIR_104" [FIR_HLS.cpp:87]   --->   Operation 319 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_110, i32 %p_ZL10H_accu_FIR_105" [FIR_HLS.cpp:87]   --->   Operation 320 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 321 [1/1] (0.00ns)   --->   "%store_ln87 = store i31 %add_ln87_111, i31 %p_ZL10H_accu_FIR_106" [FIR_HLS.cpp:87]   --->   Operation 321 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%store_ln87 = store i30 %add_ln87_112, i30 %p_ZL10H_accu_FIR_107" [FIR_HLS.cpp:87]   --->   Operation 322 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%store_ln87 = store i29 %add_ln87_113, i29 %p_ZL10H_accu_FIR_108" [FIR_HLS.cpp:87]   --->   Operation 323 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (0.00ns)   --->   "%store_ln87 = store i28 %add_ln87_114, i28 %p_ZL10H_accu_FIR_109" [FIR_HLS.cpp:87]   --->   Operation 324 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 325 [1/1] (0.00ns)   --->   "%store_ln87 = store i27 %add_ln87_115, i27 %p_ZL10H_accu_FIR_110" [FIR_HLS.cpp:87]   --->   Operation 325 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "%store_ln87 = store i26 %add_ln87_116, i26 %p_ZL10H_accu_FIR_111" [FIR_HLS.cpp:87]   --->   Operation 326 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "%store_ln87 = store i26 %add_ln87_117, i26 %p_ZL10H_accu_FIR_112" [FIR_HLS.cpp:87]   --->   Operation 327 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 328 [1/1] (0.00ns)   --->   "%store_ln87 = store i25 %add_ln87_118, i25 %p_ZL10H_accu_FIR_113" [FIR_HLS.cpp:87]   --->   Operation 328 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%store_ln87 = store i25 %add_ln87_119, i25 %p_ZL10H_accu_FIR_114" [FIR_HLS.cpp:87]   --->   Operation 329 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 330 [1/1] (0.00ns)   --->   "%store_ln87 = store i23 %trunc_ln87, i23 %p_ZL10H_accu_FIR_115" [FIR_HLS.cpp:87]   --->   Operation 330 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.01>
ST_4 : Operation 331 [1/1] (0.00ns)   --->   "%specpipeline_ln80 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [FIR_HLS.cpp:80]   --->   Operation 331 'specpipeline' 'specpipeline_ln80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 332 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_0_load = load i32 %p_ZL10H_accu_FIR_0" [FIR_HLS.cpp:84]   --->   Operation 332 'load' 'p_ZL10H_accu_FIR_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln84_16 = sext i23 %sub_ln84" [FIR_HLS.cpp:84]   --->   Operation 333 'sext' 'sext_ln84_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 334 [1/1] (1.01ns)   --->   "%add_ln84 = add i32 %sext_ln84_16, i32 %p_ZL10H_accu_FIR_0_load" [FIR_HLS.cpp:84]   --->   Operation 334 'add' 'add_ln84' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 335 [1/1] (0.00ns)   --->   "%y = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln84, i32 16, i32 31" [FIR_HLS.cpp:84]   --->   Operation 335 'partselect' 'y' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 336 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_1_load = load i32 %p_ZL10H_accu_FIR_1" [FIR_HLS.cpp:87]   --->   Operation 336 'load' 'p_ZL10H_accu_FIR_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln87 = sext i25 %mul_ln87" [FIR_HLS.cpp:87]   --->   Operation 337 'sext' 'sext_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 338 [1/1] (1.01ns)   --->   "%add_ln87 = add i32 %p_ZL10H_accu_FIR_1_load, i32 %sext_ln87" [FIR_HLS.cpp:87]   --->   Operation 338 'add' 'add_ln87' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln87_13 = sext i18 %tmp" [FIR_HLS.cpp:87]   --->   Operation 339 'sext' 'sext_ln87_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln87_14 = sext i24 %mul_ln87_6" [FIR_HLS.cpp:87]   --->   Operation 340 'sext' 'sext_ln87_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln87_15 = sext i22 %sub_ln87_1" [FIR_HLS.cpp:87]   --->   Operation 341 'sext' 'sext_ln87_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln87_16 = sext i24 %mul_ln87_7" [FIR_HLS.cpp:87]   --->   Operation 342 'sext' 'sext_ln87_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln87_17 = sext i22 %mul_ln87_8" [FIR_HLS.cpp:87]   --->   Operation 343 'sext' 'sext_ln87_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln87_18 = sext i24 %mul_ln87_9" [FIR_HLS.cpp:87]   --->   Operation 344 'sext' 'sext_ln87_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln87_20 = sext i25 %sub_ln87_3" [FIR_HLS.cpp:87]   --->   Operation 345 'sext' 'sext_ln87_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 346 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_2_load = load i32 %p_ZL10H_accu_FIR_2" [FIR_HLS.cpp:87]   --->   Operation 346 'load' 'p_ZL10H_accu_FIR_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 347 [1/1] (1.01ns)   --->   "%add_ln87_6 = add i32 %p_ZL10H_accu_FIR_2_load, i32 %sext_ln87_13" [FIR_HLS.cpp:87]   --->   Operation 347 'add' 'add_ln87_6' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 348 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_3_load = load i32 %p_ZL10H_accu_FIR_3" [FIR_HLS.cpp:87]   --->   Operation 348 'load' 'p_ZL10H_accu_FIR_3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 349 [1/1] (1.01ns)   --->   "%add_ln87_7 = add i32 %p_ZL10H_accu_FIR_3_load, i32 %sext_ln87_14" [FIR_HLS.cpp:87]   --->   Operation 349 'add' 'add_ln87_7' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 350 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_4_load = load i32 %p_ZL10H_accu_FIR_4" [FIR_HLS.cpp:87]   --->   Operation 350 'load' 'p_ZL10H_accu_FIR_4_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 351 [1/1] (1.01ns)   --->   "%add_ln87_8 = add i32 %p_ZL10H_accu_FIR_4_load, i32 %sext_ln87_15" [FIR_HLS.cpp:87]   --->   Operation 351 'add' 'add_ln87_8' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 352 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_5_load = load i32 %p_ZL10H_accu_FIR_5" [FIR_HLS.cpp:87]   --->   Operation 352 'load' 'p_ZL10H_accu_FIR_5_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 353 [1/1] (1.01ns)   --->   "%add_ln87_9 = add i32 %p_ZL10H_accu_FIR_5_load, i32 %sext_ln87_16" [FIR_HLS.cpp:87]   --->   Operation 353 'add' 'add_ln87_9' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 354 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_6_load = load i32 %p_ZL10H_accu_FIR_6" [FIR_HLS.cpp:87]   --->   Operation 354 'load' 'p_ZL10H_accu_FIR_6_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 355 [1/1] (1.01ns)   --->   "%add_ln87_10 = add i32 %p_ZL10H_accu_FIR_6_load, i32 %sext_ln87_17" [FIR_HLS.cpp:87]   --->   Operation 355 'add' 'add_ln87_10' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 356 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_7_load = load i32 %p_ZL10H_accu_FIR_7" [FIR_HLS.cpp:87]   --->   Operation 356 'load' 'p_ZL10H_accu_FIR_7_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 357 [1/1] (1.01ns)   --->   "%add_ln87_11 = add i32 %p_ZL10H_accu_FIR_7_load, i32 %sext_ln87_18" [FIR_HLS.cpp:87]   --->   Operation 357 'add' 'add_ln87_11' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 358 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_8_load = load i32 %p_ZL10H_accu_FIR_8" [FIR_HLS.cpp:87]   --->   Operation 358 'load' 'p_ZL10H_accu_FIR_8_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 359 [1/1] (1.01ns)   --->   "%add_ln87_12 = add i32 %p_ZL10H_accu_FIR_8_load, i32 %sext_ln87_19" [FIR_HLS.cpp:87]   --->   Operation 359 'add' 'add_ln87_12' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 360 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_9_load = load i32 %p_ZL10H_accu_FIR_9" [FIR_HLS.cpp:87]   --->   Operation 360 'load' 'p_ZL10H_accu_FIR_9_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 361 [1/1] (1.01ns)   --->   "%add_ln87_13 = add i32 %p_ZL10H_accu_FIR_9_load, i32 %sext_ln87_20" [FIR_HLS.cpp:87]   --->   Operation 361 'add' 'add_ln87_13' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 362 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_10_load = load i32 %p_ZL10H_accu_FIR_10" [FIR_HLS.cpp:87]   --->   Operation 362 'load' 'p_ZL10H_accu_FIR_10_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 363 [1/1] (1.01ns)   --->   "%add_ln87_14 = add i32 %p_ZL10H_accu_FIR_10_load, i32 %sext_ln87_21" [FIR_HLS.cpp:87]   --->   Operation 363 'add' 'add_ln87_14' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 364 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_11_load = load i32 %p_ZL10H_accu_FIR_11" [FIR_HLS.cpp:87]   --->   Operation 364 'load' 'p_ZL10H_accu_FIR_11_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 365 [1/1] (1.01ns)   --->   "%add_ln87_15 = add i32 %p_ZL10H_accu_FIR_11_load, i32 %sext_ln87_22" [FIR_HLS.cpp:87]   --->   Operation 365 'add' 'add_ln87_15' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 366 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_12_load = load i32 %p_ZL10H_accu_FIR_12" [FIR_HLS.cpp:87]   --->   Operation 366 'load' 'p_ZL10H_accu_FIR_12_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 367 [1/1] (1.01ns)   --->   "%add_ln87_16 = add i32 %p_ZL10H_accu_FIR_12_load, i32 %sext_ln87_23" [FIR_HLS.cpp:87]   --->   Operation 367 'add' 'add_ln87_16' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 368 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_13_load = load i32 %p_ZL10H_accu_FIR_13" [FIR_HLS.cpp:87]   --->   Operation 368 'load' 'p_ZL10H_accu_FIR_13_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 369 [1/1] (1.01ns)   --->   "%add_ln87_17 = add i32 %p_ZL10H_accu_FIR_13_load, i32 %sext_ln87_24" [FIR_HLS.cpp:87]   --->   Operation 369 'add' 'add_ln87_17' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 370 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_14_load = load i32 %p_ZL10H_accu_FIR_14" [FIR_HLS.cpp:87]   --->   Operation 370 'load' 'p_ZL10H_accu_FIR_14_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 371 [1/1] (1.01ns)   --->   "%add_ln87_18 = add i32 %p_ZL10H_accu_FIR_14_load, i32 %sext_ln87_25" [FIR_HLS.cpp:87]   --->   Operation 371 'add' 'add_ln87_18' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 372 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_15_load = load i32 %p_ZL10H_accu_FIR_15" [FIR_HLS.cpp:87]   --->   Operation 372 'load' 'p_ZL10H_accu_FIR_15_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 373 [1/1] (1.01ns)   --->   "%add_ln87_19 = add i32 %p_ZL10H_accu_FIR_15_load, i32 %sext_ln87_26" [FIR_HLS.cpp:87]   --->   Operation 373 'add' 'add_ln87_19' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 374 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_16_load = load i32 %p_ZL10H_accu_FIR_16" [FIR_HLS.cpp:87]   --->   Operation 374 'load' 'p_ZL10H_accu_FIR_16_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 375 [1/1] (1.01ns)   --->   "%add_ln87_20 = add i32 %p_ZL10H_accu_FIR_16_load, i32 %sext_ln87_27" [FIR_HLS.cpp:87]   --->   Operation 375 'add' 'add_ln87_20' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 376 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_17_load = load i32 %p_ZL10H_accu_FIR_17" [FIR_HLS.cpp:87]   --->   Operation 376 'load' 'p_ZL10H_accu_FIR_17_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 377 [1/1] (1.01ns)   --->   "%add_ln87_21 = add i32 %p_ZL10H_accu_FIR_17_load, i32 %sext_ln87_28" [FIR_HLS.cpp:87]   --->   Operation 377 'add' 'add_ln87_21' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 378 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_18_load = load i32 %p_ZL10H_accu_FIR_18" [FIR_HLS.cpp:87]   --->   Operation 378 'load' 'p_ZL10H_accu_FIR_18_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 379 [1/1] (1.01ns)   --->   "%add_ln87_22 = add i32 %p_ZL10H_accu_FIR_18_load, i32 %sext_ln87_29" [FIR_HLS.cpp:87]   --->   Operation 379 'add' 'add_ln87_22' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 380 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_19_load = load i32 %p_ZL10H_accu_FIR_19" [FIR_HLS.cpp:87]   --->   Operation 380 'load' 'p_ZL10H_accu_FIR_19_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 381 [1/1] (1.01ns)   --->   "%add_ln87_23 = add i32 %p_ZL10H_accu_FIR_19_load, i32 %sext_ln87_30" [FIR_HLS.cpp:87]   --->   Operation 381 'add' 'add_ln87_23' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 382 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_20_load = load i32 %p_ZL10H_accu_FIR_20" [FIR_HLS.cpp:87]   --->   Operation 382 'load' 'p_ZL10H_accu_FIR_20_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 383 [1/1] (1.01ns)   --->   "%add_ln87_24 = add i32 %p_ZL10H_accu_FIR_20_load, i32 %sext_ln87_31" [FIR_HLS.cpp:87]   --->   Operation 383 'add' 'add_ln87_24' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 384 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_21_load = load i32 %p_ZL10H_accu_FIR_21" [FIR_HLS.cpp:87]   --->   Operation 384 'load' 'p_ZL10H_accu_FIR_21_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 385 [1/1] (1.01ns)   --->   "%add_ln87_25 = add i32 %p_ZL10H_accu_FIR_21_load, i32 %sext_ln87_32" [FIR_HLS.cpp:87]   --->   Operation 385 'add' 'add_ln87_25' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 386 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_22_load = load i32 %p_ZL10H_accu_FIR_22" [FIR_HLS.cpp:87]   --->   Operation 386 'load' 'p_ZL10H_accu_FIR_22_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 387 [1/1] (1.01ns)   --->   "%add_ln87_26 = add i32 %p_ZL10H_accu_FIR_22_load, i32 %sext_ln87_33" [FIR_HLS.cpp:87]   --->   Operation 387 'add' 'add_ln87_26' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 388 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_23_load = load i32 %p_ZL10H_accu_FIR_23" [FIR_HLS.cpp:87]   --->   Operation 388 'load' 'p_ZL10H_accu_FIR_23_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 389 [1/1] (1.01ns)   --->   "%add_ln87_27 = add i32 %p_ZL10H_accu_FIR_23_load, i32 %sext_ln87_34" [FIR_HLS.cpp:87]   --->   Operation 389 'add' 'add_ln87_27' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 390 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_24_load = load i32 %p_ZL10H_accu_FIR_24" [FIR_HLS.cpp:87]   --->   Operation 390 'load' 'p_ZL10H_accu_FIR_24_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 391 [1/1] (1.01ns)   --->   "%add_ln87_28 = add i32 %p_ZL10H_accu_FIR_24_load, i32 %sext_ln87_35" [FIR_HLS.cpp:87]   --->   Operation 391 'add' 'add_ln87_28' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 392 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_25_load = load i32 %p_ZL10H_accu_FIR_25" [FIR_HLS.cpp:87]   --->   Operation 392 'load' 'p_ZL10H_accu_FIR_25_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 393 [1/1] (1.01ns)   --->   "%add_ln87_29 = add i32 %p_ZL10H_accu_FIR_25_load, i32 %sext_ln87_36" [FIR_HLS.cpp:87]   --->   Operation 393 'add' 'add_ln87_29' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 394 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_26_load = load i32 %p_ZL10H_accu_FIR_26" [FIR_HLS.cpp:87]   --->   Operation 394 'load' 'p_ZL10H_accu_FIR_26_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 395 [1/1] (1.01ns)   --->   "%add_ln87_30 = add i32 %p_ZL10H_accu_FIR_26_load, i32 %sext_ln87_37" [FIR_HLS.cpp:87]   --->   Operation 395 'add' 'add_ln87_30' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 396 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_27_load = load i32 %p_ZL10H_accu_FIR_27" [FIR_HLS.cpp:87]   --->   Operation 396 'load' 'p_ZL10H_accu_FIR_27_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 397 [1/1] (1.01ns)   --->   "%add_ln87_31 = add i32 %p_ZL10H_accu_FIR_27_load, i32 %sext_ln87_21" [FIR_HLS.cpp:87]   --->   Operation 397 'add' 'add_ln87_31' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 398 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_28_load = load i32 %p_ZL10H_accu_FIR_28" [FIR_HLS.cpp:87]   --->   Operation 398 'load' 'p_ZL10H_accu_FIR_28_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 399 [1/1] (1.01ns)   --->   "%add_ln87_32 = add i32 %p_ZL10H_accu_FIR_28_load, i32 %sext_ln87_38" [FIR_HLS.cpp:87]   --->   Operation 399 'add' 'add_ln87_32' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 400 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_29_load = load i32 %p_ZL10H_accu_FIR_29" [FIR_HLS.cpp:87]   --->   Operation 400 'load' 'p_ZL10H_accu_FIR_29_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 401 [1/1] (1.01ns)   --->   "%add_ln87_33 = add i32 %p_ZL10H_accu_FIR_29_load, i32 %sext_ln87_39" [FIR_HLS.cpp:87]   --->   Operation 401 'add' 'add_ln87_33' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 402 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_30_load = load i32 %p_ZL10H_accu_FIR_30" [FIR_HLS.cpp:87]   --->   Operation 402 'load' 'p_ZL10H_accu_FIR_30_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 403 [1/1] (1.01ns)   --->   "%add_ln87_34 = add i32 %p_ZL10H_accu_FIR_30_load, i32 %sext_ln87_40" [FIR_HLS.cpp:87]   --->   Operation 403 'add' 'add_ln87_34' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 404 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_31_load = load i32 %p_ZL10H_accu_FIR_31" [FIR_HLS.cpp:87]   --->   Operation 404 'load' 'p_ZL10H_accu_FIR_31_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 405 [1/1] (1.01ns)   --->   "%add_ln87_35 = add i32 %p_ZL10H_accu_FIR_31_load, i32 %sext_ln87_19" [FIR_HLS.cpp:87]   --->   Operation 405 'add' 'add_ln87_35' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 406 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_32_load = load i32 %p_ZL10H_accu_FIR_32" [FIR_HLS.cpp:87]   --->   Operation 406 'load' 'p_ZL10H_accu_FIR_32_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 407 [1/1] (1.01ns)   --->   "%add_ln87_36 = add i32 %p_ZL10H_accu_FIR_32_load, i32 %sext_ln87_41" [FIR_HLS.cpp:87]   --->   Operation 407 'add' 'add_ln87_36' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 408 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_33_load = load i32 %p_ZL10H_accu_FIR_33" [FIR_HLS.cpp:87]   --->   Operation 408 'load' 'p_ZL10H_accu_FIR_33_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 409 [1/1] (1.01ns)   --->   "%add_ln87_37 = add i32 %p_ZL10H_accu_FIR_33_load, i32 %sext_ln87_42" [FIR_HLS.cpp:87]   --->   Operation 409 'add' 'add_ln87_37' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 410 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_34_load = load i32 %p_ZL10H_accu_FIR_34" [FIR_HLS.cpp:87]   --->   Operation 410 'load' 'p_ZL10H_accu_FIR_34_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 411 [1/1] (1.01ns)   --->   "%add_ln87_38 = add i32 %p_ZL10H_accu_FIR_34_load, i32 %sext_ln87_43" [FIR_HLS.cpp:87]   --->   Operation 411 'add' 'add_ln87_38' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 412 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_35_load = load i32 %p_ZL10H_accu_FIR_35" [FIR_HLS.cpp:87]   --->   Operation 412 'load' 'p_ZL10H_accu_FIR_35_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 413 [1/1] (1.01ns)   --->   "%add_ln87_39 = add i32 %p_ZL10H_accu_FIR_35_load, i32 %sext_ln87_44" [FIR_HLS.cpp:87]   --->   Operation 413 'add' 'add_ln87_39' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 414 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_36_load = load i32 %p_ZL10H_accu_FIR_36" [FIR_HLS.cpp:87]   --->   Operation 414 'load' 'p_ZL10H_accu_FIR_36_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 415 [1/1] (1.01ns)   --->   "%add_ln87_40 = add i32 %p_ZL10H_accu_FIR_36_load, i32 %sext_ln87_45" [FIR_HLS.cpp:87]   --->   Operation 415 'add' 'add_ln87_40' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 416 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_37_load = load i32 %p_ZL10H_accu_FIR_37" [FIR_HLS.cpp:87]   --->   Operation 416 'load' 'p_ZL10H_accu_FIR_37_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 417 [1/1] (1.01ns)   --->   "%add_ln87_41 = add i32 %p_ZL10H_accu_FIR_37_load, i32 %sext_ln87_46" [FIR_HLS.cpp:87]   --->   Operation 417 'add' 'add_ln87_41' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 418 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_38_load = load i32 %p_ZL10H_accu_FIR_38" [FIR_HLS.cpp:87]   --->   Operation 418 'load' 'p_ZL10H_accu_FIR_38_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 419 [1/1] (1.01ns)   --->   "%add_ln87_42 = add i32 %p_ZL10H_accu_FIR_38_load, i32 %sext_ln87_47" [FIR_HLS.cpp:87]   --->   Operation 419 'add' 'add_ln87_42' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 420 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_39_load = load i32 %p_ZL10H_accu_FIR_39" [FIR_HLS.cpp:87]   --->   Operation 420 'load' 'p_ZL10H_accu_FIR_39_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 421 [1/1] (1.01ns)   --->   "%add_ln87_43 = add i32 %p_ZL10H_accu_FIR_39_load, i32 %sext_ln87_48" [FIR_HLS.cpp:87]   --->   Operation 421 'add' 'add_ln87_43' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 422 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_40_load = load i32 %p_ZL10H_accu_FIR_40" [FIR_HLS.cpp:87]   --->   Operation 422 'load' 'p_ZL10H_accu_FIR_40_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 423 [1/1] (1.01ns)   --->   "%add_ln87_44 = add i32 %p_ZL10H_accu_FIR_40_load, i32 %sext_ln87_49" [FIR_HLS.cpp:87]   --->   Operation 423 'add' 'add_ln87_44' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 424 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_41_load = load i32 %p_ZL10H_accu_FIR_41" [FIR_HLS.cpp:87]   --->   Operation 424 'load' 'p_ZL10H_accu_FIR_41_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 425 [1/1] (1.01ns)   --->   "%add_ln87_45 = add i32 %p_ZL10H_accu_FIR_41_load, i32 %sext_ln87_50" [FIR_HLS.cpp:87]   --->   Operation 425 'add' 'add_ln87_45' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 426 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_42_load = load i32 %p_ZL10H_accu_FIR_42" [FIR_HLS.cpp:87]   --->   Operation 426 'load' 'p_ZL10H_accu_FIR_42_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 427 [1/1] (1.01ns)   --->   "%add_ln87_46 = add i32 %p_ZL10H_accu_FIR_42_load, i32 %sext_ln87_51" [FIR_HLS.cpp:87]   --->   Operation 427 'add' 'add_ln87_46' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 428 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_43_load = load i32 %p_ZL10H_accu_FIR_43" [FIR_HLS.cpp:87]   --->   Operation 428 'load' 'p_ZL10H_accu_FIR_43_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 429 [1/1] (1.01ns)   --->   "%add_ln87_47 = add i32 %p_ZL10H_accu_FIR_43_load, i32 %sext_ln87_52" [FIR_HLS.cpp:87]   --->   Operation 429 'add' 'add_ln87_47' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 430 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_44_load = load i32 %p_ZL10H_accu_FIR_44" [FIR_HLS.cpp:87]   --->   Operation 430 'load' 'p_ZL10H_accu_FIR_44_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 431 [1/1] (1.01ns)   --->   "%add_ln87_48 = add i32 %p_ZL10H_accu_FIR_44_load, i32 %sext_ln87_53" [FIR_HLS.cpp:87]   --->   Operation 431 'add' 'add_ln87_48' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 432 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_45_load = load i32 %p_ZL10H_accu_FIR_45" [FIR_HLS.cpp:87]   --->   Operation 432 'load' 'p_ZL10H_accu_FIR_45_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 433 [1/1] (1.01ns)   --->   "%add_ln87_49 = add i32 %p_ZL10H_accu_FIR_45_load, i32 %sext_ln87_54" [FIR_HLS.cpp:87]   --->   Operation 433 'add' 'add_ln87_49' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 434 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_46_load = load i32 %p_ZL10H_accu_FIR_46" [FIR_HLS.cpp:87]   --->   Operation 434 'load' 'p_ZL10H_accu_FIR_46_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 435 [1/1] (1.01ns)   --->   "%add_ln87_50 = add i32 %p_ZL10H_accu_FIR_46_load, i32 %sext_ln87_55" [FIR_HLS.cpp:87]   --->   Operation 435 'add' 'add_ln87_50' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 436 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_47_load = load i32 %p_ZL10H_accu_FIR_47" [FIR_HLS.cpp:87]   --->   Operation 436 'load' 'p_ZL10H_accu_FIR_47_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 437 [1/1] (1.01ns)   --->   "%add_ln87_51 = add i32 %p_ZL10H_accu_FIR_47_load, i32 %sext_ln87_56" [FIR_HLS.cpp:87]   --->   Operation 437 'add' 'add_ln87_51' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 438 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_48_load = load i32 %p_ZL10H_accu_FIR_48" [FIR_HLS.cpp:87]   --->   Operation 438 'load' 'p_ZL10H_accu_FIR_48_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 439 [1/1] (1.01ns)   --->   "%add_ln87_52 = add i32 %p_ZL10H_accu_FIR_48_load, i32 %sext_ln87_57" [FIR_HLS.cpp:87]   --->   Operation 439 'add' 'add_ln87_52' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 440 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_49_load = load i32 %p_ZL10H_accu_FIR_49" [FIR_HLS.cpp:87]   --->   Operation 440 'load' 'p_ZL10H_accu_FIR_49_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 441 [1/1] (1.01ns)   --->   "%add_ln87_53 = add i32 %p_ZL10H_accu_FIR_49_load, i32 %sext_ln87_58" [FIR_HLS.cpp:87]   --->   Operation 441 'add' 'add_ln87_53' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 442 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_50_load = load i32 %p_ZL10H_accu_FIR_50" [FIR_HLS.cpp:87]   --->   Operation 442 'load' 'p_ZL10H_accu_FIR_50_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 443 [1/1] (1.01ns)   --->   "%add_ln87_54 = add i32 %p_ZL10H_accu_FIR_50_load, i32 %sext_ln87_59" [FIR_HLS.cpp:87]   --->   Operation 443 'add' 'add_ln87_54' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 444 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_51_load = load i32 %p_ZL10H_accu_FIR_51" [FIR_HLS.cpp:87]   --->   Operation 444 'load' 'p_ZL10H_accu_FIR_51_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 445 [1/1] (1.01ns)   --->   "%add_ln87_55 = add i32 %p_ZL10H_accu_FIR_51_load, i32 %sext_ln87_60" [FIR_HLS.cpp:87]   --->   Operation 445 'add' 'add_ln87_55' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 446 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_52_load = load i32 %p_ZL10H_accu_FIR_52" [FIR_HLS.cpp:87]   --->   Operation 446 'load' 'p_ZL10H_accu_FIR_52_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 447 [1/1] (1.01ns)   --->   "%add_ln87_56 = add i32 %p_ZL10H_accu_FIR_52_load, i32 %sext_ln87_61" [FIR_HLS.cpp:87]   --->   Operation 447 'add' 'add_ln87_56' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 448 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_53_load = load i32 %p_ZL10H_accu_FIR_53" [FIR_HLS.cpp:87]   --->   Operation 448 'load' 'p_ZL10H_accu_FIR_53_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 449 [1/1] (1.01ns)   --->   "%add_ln87_57 = add i32 %p_ZL10H_accu_FIR_53_load, i32 %sext_ln87_62" [FIR_HLS.cpp:87]   --->   Operation 449 'add' 'add_ln87_57' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 450 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_54_load = load i32 %p_ZL10H_accu_FIR_54" [FIR_HLS.cpp:87]   --->   Operation 450 'load' 'p_ZL10H_accu_FIR_54_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 451 [1/1] (1.01ns)   --->   "%add_ln87_58 = add i32 %p_ZL10H_accu_FIR_54_load, i32 %sext_ln87_54" [FIR_HLS.cpp:87]   --->   Operation 451 'add' 'add_ln87_58' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 452 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_55_load = load i32 %p_ZL10H_accu_FIR_55" [FIR_HLS.cpp:87]   --->   Operation 452 'load' 'p_ZL10H_accu_FIR_55_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 453 [1/1] (1.01ns)   --->   "%add_ln87_59 = add i32 %p_ZL10H_accu_FIR_55_load, i32 %sext_ln87_63" [FIR_HLS.cpp:87]   --->   Operation 453 'add' 'add_ln87_59' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 454 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_56_load = load i32 %p_ZL10H_accu_FIR_56" [FIR_HLS.cpp:87]   --->   Operation 454 'load' 'p_ZL10H_accu_FIR_56_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 455 [1/1] (1.01ns)   --->   "%add_ln87_60 = add i32 %p_ZL10H_accu_FIR_56_load, i32 %sext_ln87_64" [FIR_HLS.cpp:87]   --->   Operation 455 'add' 'add_ln87_60' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 456 [1/1] (0.00ns)   --->   "%p_ZL10H_accu_FIR_57_load = load i32 %p_ZL10H_accu_FIR_57" [FIR_HLS.cpp:87]   --->   Operation 456 'load' 'p_ZL10H_accu_FIR_57_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 457 [1/1] (1.01ns)   --->   "%add_ln87_61 = add i32 %p_ZL10H_accu_FIR_57_load, i32 %mul_ln87_49" [FIR_HLS.cpp:87]   --->   Operation 457 'add' 'add_ln87_61' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 458 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln87_62 = add i32 %p_ZL10H_accu_FIR_58_load, i32 %mul_ln87_50" [FIR_HLS.cpp:87]   --->   Operation 458 'add' 'add_ln87_62' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 459 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87, i32 %p_ZL10H_accu_FIR_0" [FIR_HLS.cpp:87]   --->   Operation 459 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 460 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_6, i32 %p_ZL10H_accu_FIR_1" [FIR_HLS.cpp:87]   --->   Operation 460 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 461 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_7, i32 %p_ZL10H_accu_FIR_2" [FIR_HLS.cpp:87]   --->   Operation 461 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 462 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_8, i32 %p_ZL10H_accu_FIR_3" [FIR_HLS.cpp:87]   --->   Operation 462 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 463 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_9, i32 %p_ZL10H_accu_FIR_4" [FIR_HLS.cpp:87]   --->   Operation 463 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 464 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_10, i32 %p_ZL10H_accu_FIR_5" [FIR_HLS.cpp:87]   --->   Operation 464 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 465 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_11, i32 %p_ZL10H_accu_FIR_6" [FIR_HLS.cpp:87]   --->   Operation 465 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 466 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_12, i32 %p_ZL10H_accu_FIR_7" [FIR_HLS.cpp:87]   --->   Operation 466 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 467 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_13, i32 %p_ZL10H_accu_FIR_8" [FIR_HLS.cpp:87]   --->   Operation 467 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 468 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_14, i32 %p_ZL10H_accu_FIR_9" [FIR_HLS.cpp:87]   --->   Operation 468 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 469 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_15, i32 %p_ZL10H_accu_FIR_10" [FIR_HLS.cpp:87]   --->   Operation 469 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 470 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_16, i32 %p_ZL10H_accu_FIR_11" [FIR_HLS.cpp:87]   --->   Operation 470 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 471 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_17, i32 %p_ZL10H_accu_FIR_12" [FIR_HLS.cpp:87]   --->   Operation 471 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 472 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_18, i32 %p_ZL10H_accu_FIR_13" [FIR_HLS.cpp:87]   --->   Operation 472 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 473 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_19, i32 %p_ZL10H_accu_FIR_14" [FIR_HLS.cpp:87]   --->   Operation 473 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 474 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_20, i32 %p_ZL10H_accu_FIR_15" [FIR_HLS.cpp:87]   --->   Operation 474 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 475 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_21, i32 %p_ZL10H_accu_FIR_16" [FIR_HLS.cpp:87]   --->   Operation 475 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 476 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_22, i32 %p_ZL10H_accu_FIR_17" [FIR_HLS.cpp:87]   --->   Operation 476 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 477 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_23, i32 %p_ZL10H_accu_FIR_18" [FIR_HLS.cpp:87]   --->   Operation 477 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 478 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_24, i32 %p_ZL10H_accu_FIR_19" [FIR_HLS.cpp:87]   --->   Operation 478 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 479 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_25, i32 %p_ZL10H_accu_FIR_20" [FIR_HLS.cpp:87]   --->   Operation 479 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 480 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_26, i32 %p_ZL10H_accu_FIR_21" [FIR_HLS.cpp:87]   --->   Operation 480 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 481 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_27, i32 %p_ZL10H_accu_FIR_22" [FIR_HLS.cpp:87]   --->   Operation 481 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 482 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_28, i32 %p_ZL10H_accu_FIR_23" [FIR_HLS.cpp:87]   --->   Operation 482 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 483 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_29, i32 %p_ZL10H_accu_FIR_24" [FIR_HLS.cpp:87]   --->   Operation 483 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 484 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_30, i32 %p_ZL10H_accu_FIR_25" [FIR_HLS.cpp:87]   --->   Operation 484 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 485 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_31, i32 %p_ZL10H_accu_FIR_26" [FIR_HLS.cpp:87]   --->   Operation 485 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 486 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_32, i32 %p_ZL10H_accu_FIR_27" [FIR_HLS.cpp:87]   --->   Operation 486 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 487 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_33, i32 %p_ZL10H_accu_FIR_28" [FIR_HLS.cpp:87]   --->   Operation 487 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 488 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_34, i32 %p_ZL10H_accu_FIR_29" [FIR_HLS.cpp:87]   --->   Operation 488 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 489 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_35, i32 %p_ZL10H_accu_FIR_30" [FIR_HLS.cpp:87]   --->   Operation 489 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 490 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_36, i32 %p_ZL10H_accu_FIR_31" [FIR_HLS.cpp:87]   --->   Operation 490 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 491 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_37, i32 %p_ZL10H_accu_FIR_32" [FIR_HLS.cpp:87]   --->   Operation 491 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 492 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_38, i32 %p_ZL10H_accu_FIR_33" [FIR_HLS.cpp:87]   --->   Operation 492 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 493 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_39, i32 %p_ZL10H_accu_FIR_34" [FIR_HLS.cpp:87]   --->   Operation 493 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 494 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_40, i32 %p_ZL10H_accu_FIR_35" [FIR_HLS.cpp:87]   --->   Operation 494 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 495 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_41, i32 %p_ZL10H_accu_FIR_36" [FIR_HLS.cpp:87]   --->   Operation 495 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 496 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_42, i32 %p_ZL10H_accu_FIR_37" [FIR_HLS.cpp:87]   --->   Operation 496 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 497 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_43, i32 %p_ZL10H_accu_FIR_38" [FIR_HLS.cpp:87]   --->   Operation 497 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 498 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_44, i32 %p_ZL10H_accu_FIR_39" [FIR_HLS.cpp:87]   --->   Operation 498 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 499 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_45, i32 %p_ZL10H_accu_FIR_40" [FIR_HLS.cpp:87]   --->   Operation 499 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 500 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_46, i32 %p_ZL10H_accu_FIR_41" [FIR_HLS.cpp:87]   --->   Operation 500 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 501 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_47, i32 %p_ZL10H_accu_FIR_42" [FIR_HLS.cpp:87]   --->   Operation 501 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 502 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_48, i32 %p_ZL10H_accu_FIR_43" [FIR_HLS.cpp:87]   --->   Operation 502 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 503 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_49, i32 %p_ZL10H_accu_FIR_44" [FIR_HLS.cpp:87]   --->   Operation 503 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 504 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_50, i32 %p_ZL10H_accu_FIR_45" [FIR_HLS.cpp:87]   --->   Operation 504 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 505 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_51, i32 %p_ZL10H_accu_FIR_46" [FIR_HLS.cpp:87]   --->   Operation 505 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 506 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_52, i32 %p_ZL10H_accu_FIR_47" [FIR_HLS.cpp:87]   --->   Operation 506 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 507 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_53, i32 %p_ZL10H_accu_FIR_48" [FIR_HLS.cpp:87]   --->   Operation 507 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 508 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_54, i32 %p_ZL10H_accu_FIR_49" [FIR_HLS.cpp:87]   --->   Operation 508 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 509 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_55, i32 %p_ZL10H_accu_FIR_50" [FIR_HLS.cpp:87]   --->   Operation 509 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 510 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_56, i32 %p_ZL10H_accu_FIR_51" [FIR_HLS.cpp:87]   --->   Operation 510 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 511 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_57, i32 %p_ZL10H_accu_FIR_52" [FIR_HLS.cpp:87]   --->   Operation 511 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 512 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_58, i32 %p_ZL10H_accu_FIR_53" [FIR_HLS.cpp:87]   --->   Operation 512 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 513 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_59, i32 %p_ZL10H_accu_FIR_54" [FIR_HLS.cpp:87]   --->   Operation 513 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 514 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_60, i32 %p_ZL10H_accu_FIR_55" [FIR_HLS.cpp:87]   --->   Operation 514 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 515 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_61, i32 %p_ZL10H_accu_FIR_56" [FIR_HLS.cpp:87]   --->   Operation 515 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 516 [1/1] (0.00ns)   --->   "%store_ln87 = store i32 %add_ln87_62, i32 %p_ZL10H_accu_FIR_57" [FIR_HLS.cpp:87]   --->   Operation 516 'store' 'store_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 517 [1/1] (0.00ns)   --->   "%ret_ln89 = ret i16 %y" [FIR_HLS.cpp:89]   --->   Operation 517 'ret' 'ret_ln89' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.996ns
The critical path consists of the following:
	wire read operation ('x_n_read', FIR_HLS.cpp:80) on port 'x_n' (FIR_HLS.cpp:80) [119]  (0.000 ns)
	'mul' operation 32 bit of DSP[388] ('mul_ln87_50', FIR_HLS.cpp:87) [274]  (0.996 ns)

 <State 2>: 0.996ns
The critical path consists of the following:
	'mul' operation 32 bit of DSP[388] ('mul_ln87_50', FIR_HLS.cpp:87) [274]  (0.996 ns)

 <State 3>: 3.396ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln87_49', FIR_HLS.cpp:87) [273]  (2.380 ns)
	'add' operation 32 bit ('add_ln87_63', FIR_HLS.cpp:87) [390]  (1.016 ns)

 <State 4>: 1.016ns
The critical path consists of the following:
	'load' operation 32 bit ('p_ZL10H_accu_FIR_0_load', FIR_HLS.cpp:84) on static variable 'p_ZL10H_accu_FIR_0' [130]  (0.000 ns)
	'add' operation 32 bit ('add_ln84', FIR_HLS.cpp:84) [136]  (1.016 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
