#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Thu Apr 21 15:12:45 2016
# Process ID: 5480
# Log file: C:/Users/zhangbb/Desktop/project_4/vivado.log
# Journal file: C:/Users/zhangbb/Desktop/project_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:\Users\zhangbb\Desktop\project_4\project_4.xpr}
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/0.9/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/1.0/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
Scanning sources...
Finished scanning sources
close [ open C:/Users/zhangbb/Desktop/project_4/project_4.srcs/sources_1/new/adder_full.vhd w ]
add_files C:/Users/zhangbb/Desktop/project_4/project_4.srcs/sources_1/new/adder_full.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/zhangbb/Desktop/project_4/project_4.srcs/sim_1/new/adderFull_test.vhd w ]
add_files -fileset sim_1 C:/Users/zhangbb/Desktop/project_4/project_4.srcs/sim_1/new/adderFull_test.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot adderFull_test_behav --prj C:/Users/zhangbb/Desktop/project_4/project_4.sim/sim_1/behav/adderFull_test.prj   xil_defaultlib.adderFull_test"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot adderFull_test_behav --prj C:/Users/zhangbb/Desktop/project_4/project_4.sim/sim_1/behav/adderFull_test.prj xil_defaultlib.adderFull_test 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/zhangbb/Desktop/project_4/project_4.srcs/sources_1/new/adder_half.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/zhangbb/Desktop/project_4/project_4.srcs/sources_1/new/adder_full.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/zhangbb/Desktop/project_4/project_4.srcs/sim_1/new/adderFull_test.vhd" into library xil_defaultlib
ERROR: [VRFC 10-91] a is not declared [C:/Users/zhangbb/Desktop/project_4/project_4.srcs/sim_1/new/adderFull_test.vhd:51]
ERROR: [VRFC 10-283] actual of formal out port sum cannot be an expression [C:/Users/zhangbb/Desktop/project_4/project_4.srcs/sim_1/new/adderFull_test.vhd:51]
ERROR: [VRFC 10-91] a is not declared [C:/Users/zhangbb/Desktop/project_4/project_4.srcs/sim_1/new/adderFull_test.vhd:56]
ERROR: [VRFC 10-91] b is not declared [C:/Users/zhangbb/Desktop/project_4/project_4.srcs/sim_1/new/adderFull_test.vhd:57]
ERROR: [VRFC 10-91] c is not declared [C:/Users/zhangbb/Desktop/project_4/project_4.srcs/sim_1/new/adderFull_test.vhd:58]
ERROR: [VRFC 10-91] a is not declared [C:/Users/zhangbb/Desktop/project_4/project_4.srcs/sim_1/new/adderFull_test.vhd:61]
ERROR: [VRFC 10-91] b is not declared [C:/Users/zhangbb/Desktop/project_4/project_4.srcs/sim_1/new/adderFull_test.vhd:62]
ERROR: [VRFC 10-91] c is not declared [C:/Users/zhangbb/Desktop/project_4/project_4.srcs/sim_1/new/adderFull_test.vhd:63]
ERROR: [VRFC 10-91] a is not declared [C:/Users/zhangbb/Desktop/project_4/project_4.srcs/sim_1/new/adderFull_test.vhd:66]
ERROR: [VRFC 10-91] b is not declared [C:/Users/zhangbb/Desktop/project_4/project_4.srcs/sim_1/new/adderFull_test.vhd:67]
ERROR: [VRFC 10-91] c is not declared [C:/Users/zhangbb/Desktop/project_4/project_4.srcs/sim_1/new/adderFull_test.vhd:68]
ERROR: [VRFC 10-91] a is not declared [C:/Users/zhangbb/Desktop/project_4/project_4.srcs/sim_1/new/adderFull_test.vhd:71]
ERROR: [VRFC 10-91] b is not declared [C:/Users/zhangbb/Desktop/project_4/project_4.srcs/sim_1/new/adderFull_test.vhd:72]
ERROR: [VRFC 10-91] c is not declared [C:/Users/zhangbb/Desktop/project_4/project_4.srcs/sim_1/new/adderFull_test.vhd:73]
ERROR: [VRFC 10-91] a is not declared [C:/Users/zhangbb/Desktop/project_4/project_4.srcs/sim_1/new/adderFull_test.vhd:75]
ERROR: [VRFC 10-91] b is not declared [C:/Users/zhangbb/Desktop/project_4/project_4.srcs/sim_1/new/adderFull_test.vhd:76]
ERROR: [VRFC 10-91] c is not declared [C:/Users/zhangbb/Desktop/project_4/project_4.srcs/sim_1/new/adderFull_test.vhd:77]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/zhangbb/Desktop/project_4/project_4.srcs/sim_1/new/adderFull_test.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/Users/zhangbb/Desktop/project_4/project_4.srcs/sim_1/new/adderFull_test.vhd ignored due to errors
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'C:/Users/zhangbb/Desktop/project_4/project_4.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot adderFull_test_behav --prj C:/Users/zhangbb/Desktop/project_4/project_4.sim/sim_1/behav/adderFull_test.prj   xil_defaultlib.adderFull_test"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot adderFull_test_behav --prj C:/Users/zhangbb/Desktop/project_4/project_4.sim/sim_1/behav/adderFull_test.prj xil_defaultlib.adderFull_test 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/zhangbb/Desktop/project_4/project_4.srcs/sources_1/new/adder_half.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/zhangbb/Desktop/project_4/project_4.srcs/sources_1/new/adder_full.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/zhangbb/Desktop/project_4/project_4.srcs/sim_1/new/adderFull_test.vhd" into library xil_defaultlib
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.adder_half [adder_half_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_full [adder_full_default]
Compiling architecture behavioral of entity xil_defaultlib.adderfull_test
Built simulation snapshot adderFull_test_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "adderFull_test_behav -key {Behavioral:sim_1:Functional:adderFull_test} -tclbatch {adderFull_test.tcl} -log {adderFull_test_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'adderFull_test_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 863.277 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot adderFull_test_behav --prj C:/Users/zhangbb/Desktop/project_4/project_4.sim/sim_1/behav/adderFull_test.prj   xil_defaultlib.adderFull_test"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot adderFull_test_behav --prj C:/Users/zhangbb/Desktop/project_4/project_4.sim/sim_1/behav/adderFull_test.prj xil_defaultlib.adderFull_test 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/zhangbb/Desktop/project_4/project_4.srcs/sources_1/new/adder_half.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/zhangbb/Desktop/project_4/project_4.srcs/sources_1/new/adder_full.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/zhangbb/Desktop/project_4/project_4.srcs/sim_1/new/adderFull_test.vhd" into library xil_defaultlib
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.adder_half [adder_half_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_full [adder_full_default]
Compiling architecture behavioral of entity xil_defaultlib.adderfull_test
Built simulation snapshot adderFull_test_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "adderFull_test_behav -key {Behavioral:sim_1:Functional:adderFull_test} -tclbatch {adderFull_test.tcl} -log {adderFull_test_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'adderFull_test_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot adderFull_test_behav --prj C:/Users/zhangbb/Desktop/project_4/project_4.sim/sim_1/behav/adderFull_test.prj   xil_defaultlib.adderFull_test"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot adderFull_test_behav --prj C:/Users/zhangbb/Desktop/project_4/project_4.sim/sim_1/behav/adderFull_test.prj xil_defaultlib.adderFull_test 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/zhangbb/Desktop/project_4/project_4.srcs/sources_1/new/adder_half.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/zhangbb/Desktop/project_4/project_4.srcs/sources_1/new/adder_full.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/zhangbb/Desktop/project_4/project_4.srcs/sim_1/new/adderFull_test.vhd" into library xil_defaultlib
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.adder_half [adder_half_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_full [adder_full_default]
Compiling architecture behavioral of entity xil_defaultlib.adderfull_test
Built simulation snapshot adderFull_test_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "adderFull_test_behav -key {Behavioral:sim_1:Functional:adderFull_test} -tclbatch {adderFull_test.tcl} -log {adderFull_test_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'adderFull_test_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 21 15:58:06 2016...
