#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Mar  4 15:35:27 2019
# Process ID: 39556
# Current directory: D:/GitHub/ENES-246/-8SevenSegDisplays/3_d7SegDisplay
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent48612 D:\GitHub\ENES-246\-8SevenSegDisplays\3_d7SegDisplay\d7segDisplay.xpr
# Log file: D:/GitHub/ENES-246/-8SevenSegDisplays/3_d7SegDisplay/vivado.log
# Journal file: D:/GitHub/ENES-246/-8SevenSegDisplays/3_d7SegDisplay\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/GitHub/ENES-246/-8SevenSegDisplays/3_d7SegDisplay/d7segDisplay.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/-7FourSevenSegDisplays/3_d7SegDisplay' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:nexys4_ddr:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 688.320 ; gain = 106.859
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: d7segDisplay
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 814.543 ; gain = 57.230
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'd7segDisplay' [D:/GitHub/ENES-246/-8SevenSegDisplays/3_d7SegDisplay/d7segDisplay.srcs/sources_1/new/d7segDisplay.v:3]
INFO: [Synth 8-6157] synthesizing module 'm16x4Mux' [D:/GitHub/ENES-246/-8SevenSegDisplays/3_d7SegDisplay/d7segDisplay.srcs/sources_1/imports/new/m16x4Mux.v:3]
INFO: [Synth 8-6157] synthesizing module 'm4x2Mux' [D:/GitHub/ENES-246/-8SevenSegDisplays/3_d7SegDisplay/d7segDisplay.srcs/sources_1/imports/new/m4x2Mux.v:3]
INFO: [Synth 8-6157] synthesizing module 'm2x1Mux' [D:/GitHub/ENES-246/-8SevenSegDisplays/3_d7SegDisplay/d7segDisplay.srcs/sources_1/imports/new/m2x1mux.v:2]
INFO: [Synth 8-6155] done synthesizing module 'm2x1Mux' (1#1) [D:/GitHub/ENES-246/-8SevenSegDisplays/3_d7SegDisplay/d7segDisplay.srcs/sources_1/imports/new/m2x1mux.v:2]
INFO: [Synth 8-6155] done synthesizing module 'm4x2Mux' (2#1) [D:/GitHub/ENES-246/-8SevenSegDisplays/3_d7SegDisplay/d7segDisplay.srcs/sources_1/imports/new/m4x2Mux.v:3]
INFO: [Synth 8-6157] synthesizing module 'vcb' [D:/GitHub/ENES-246/-8SevenSegDisplays/3_d7SegDisplay/d7segDisplay.srcs/sources_1/imports/new/vcb.v:3]
INFO: [Synth 8-6155] done synthesizing module 'vcb' (3#1) [D:/GitHub/ENES-246/-8SevenSegDisplays/3_d7SegDisplay/d7segDisplay.srcs/sources_1/imports/new/vcb.v:3]
INFO: [Synth 8-6155] done synthesizing module 'm16x4Mux' (4#1) [D:/GitHub/ENES-246/-8SevenSegDisplays/3_d7SegDisplay/d7segDisplay.srcs/sources_1/imports/new/m16x4Mux.v:3]
INFO: [Synth 8-6155] done synthesizing module 'd7segDisplay' (5#1) [D:/GitHub/ENES-246/-8SevenSegDisplays/3_d7SegDisplay/d7segDisplay.srcs/sources_1/new/d7segDisplay.v:3]
WARNING: [Synth 8-3917] design d7segDisplay has port AN[7] driven by constant 1
WARNING: [Synth 8-3917] design d7segDisplay has port AN[6] driven by constant 1
WARNING: [Synth 8-3917] design d7segDisplay has port AN[5] driven by constant 1
WARNING: [Synth 8-3917] design d7segDisplay has port AN[4] driven by constant 1
WARNING: [Synth 8-3917] design d7segDisplay has port AN[3] driven by constant 1
WARNING: [Synth 8-3917] design d7segDisplay has port AN[2] driven by constant 1
WARNING: [Synth 8-3917] design d7segDisplay has port AN[1] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 855.270 ; gain = 97.957
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 855.270 ; gain = 97.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 855.270 ; gain = 97.957
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 7 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/GitHub/ENES-246/-8SevenSegDisplays/3_d7SegDisplay/d7segDisplay.srcs/constrs_1/imports/CONSTANTS/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [D:/GitHub/ENES-246/-8SevenSegDisplays/3_d7SegDisplay/d7segDisplay.srcs/constrs_1/imports/CONSTANTS/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1201.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1226.766 ; gain = 469.453
15 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1226.766 ; gain = 469.453
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Mar  4 15:45:01 2019] Launched synth_1...
Run output will be captured here: D:/GitHub/ENES-246/-8SevenSegDisplays/3_d7SegDisplay/d7segDisplay.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Mar  4 15:46:57 2019] Launched impl_1...
Run output will be captured here: D:/GitHub/ENES-246/-8SevenSegDisplays/3_d7SegDisplay/d7segDisplay.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar  4 15:48:17 2019] Launched impl_1...
Run output will be captured here: D:/GitHub/ENES-246/-8SevenSegDisplays/3_d7SegDisplay/d7segDisplay.runs/impl_1/runme.log
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1890.453 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1890.453 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1890.453 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1955.035 ; gain = 679.445
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A4023DA
set_property PROGRAM.FILE {D:/GitHub/ENES-246/-8SevenSegDisplays/3_d7SegDisplay/d7segDisplay.runs/impl_1/d7segDisplay.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/GitHub/ENES-246/-8SevenSegDisplays/3_d7SegDisplay/d7segDisplay.runs/impl_1/d7segDisplay.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/GitHub/ENES-246/-8SevenSegDisplays/3_d7SegDisplay/d7segDisplay.srcs/constrs_1/imports/CONSTANTS/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [D:/GitHub/ENES-246/-8SevenSegDisplays/3_d7SegDisplay/d7segDisplay.srcs/constrs_1/imports/CONSTANTS/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2962.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar  4 16:27:09 2019...
