# Piplined-Mips-processor-2017
this an implementation to a piplined mips procesor using verilog language.
