TimeQuest Timing Analyzer report for cpu_core
Tue Apr 16 11:23:37 2019
Quartus II 64-Bit Version 13.1.4 Build 182 03/12/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_CORE_CLK'
 13. Slow 1200mV 85C Model Hold: 'i_CORE_CLK'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'i_CORE_CLK'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Slow 1200mV 85C Model Metastability Report
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'i_CORE_CLK'
 27. Slow 1200mV 0C Model Hold: 'i_CORE_CLK'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'i_CORE_CLK'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Slow 1200mV 0C Model Metastability Report
 34. Fast 1200mV 0C Model Setup Summary
 35. Fast 1200mV 0C Model Hold Summary
 36. Fast 1200mV 0C Model Recovery Summary
 37. Fast 1200mV 0C Model Removal Summary
 38. Fast 1200mV 0C Model Minimum Pulse Width Summary
 39. Fast 1200mV 0C Model Setup: 'i_CORE_CLK'
 40. Fast 1200mV 0C Model Hold: 'i_CORE_CLK'
 41. Fast 1200mV 0C Model Minimum Pulse Width: 'i_CORE_CLK'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Fast 1200mV 0C Model Metastability Report
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Slow Corner Signal Integrity Metrics
 55. Fast Corner Signal Integrity Metrics
 56. Setup Transfers
 57. Hold Transfers
 58. Report TCCS
 59. Report RSKM
 60. Unconstrained Paths
 61. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.4 Build 182 03/12/2014 SJ Web Edition ;
; Revision Name      ; cpu_core                                           ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F256C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                 ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets        ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+
; i_CORE_CLK ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_CORE_CLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 241.02 MHz ; 241.02 MHz      ; i_CORE_CLK ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; i_CORE_CLK ; -3.149 ; -226.921      ;
+------------+--------+---------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; i_CORE_CLK ; 0.311 ; 0.000         ;
+------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+------------+--------+-----------------------------+
; Clock      ; Slack  ; End Point TNS               ;
+------------+--------+-----------------------------+
; i_CORE_CLK ; -3.000 ; -241.656                    ;
+------------+--------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_CORE_CLK'                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.149 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.289      ; 4.433      ;
; -3.004 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.291      ; 4.290      ;
; -2.999 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.290      ; 4.284      ;
; -2.960 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.381     ; 3.574      ;
; -2.960 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.293      ; 4.248      ;
; -2.957 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.294      ; 4.246      ;
; -2.947 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.293      ; 4.235      ;
; -2.920 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.289      ; 4.204      ;
; -2.913 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.293      ; 4.201      ;
; -2.890 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.381     ; 3.504      ;
; -2.886 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.289      ; 4.170      ;
; -2.883 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.294      ; 4.172      ;
; -2.882 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.294      ; 4.171      ;
; -2.880 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.289      ; 4.164      ;
; -2.859 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.295      ; 4.149      ;
; -2.856 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.381     ; 3.470      ;
; -2.854 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.293      ; 4.142      ;
; -2.847 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.292      ; 4.134      ;
; -2.846 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[7]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.296      ; 4.137      ;
; -2.842 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.294      ; 4.131      ;
; -2.841 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.381     ; 3.455      ;
; -2.841 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.288      ; 4.124      ;
; -2.838 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.291      ; 4.124      ;
; -2.838 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.292      ; 4.125      ;
; -2.837 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.292      ; 4.124      ;
; -2.829 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.291      ; 4.115      ;
; -2.826 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.381     ; 3.440      ;
; -2.813 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.380     ; 3.428      ;
; -2.812 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.380     ; 3.427      ;
; -2.803 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.293      ; 4.091      ;
; -2.789 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.380     ; 3.404      ;
; -2.786 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.380     ; 3.401      ;
; -2.785 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.295      ; 4.075      ;
; -2.762 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.290      ; 4.047      ;
; -2.761 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.293      ; 4.049      ;
; -2.756 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.293      ; 4.044      ;
; -2.728 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.294      ; 4.017      ;
; -2.724 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.292      ; 4.011      ;
; -2.718 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.288      ; 4.001      ;
; -2.712 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.294      ; 4.001      ;
; -2.702 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.293      ; 3.990      ;
; -2.688 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.295      ; 3.978      ;
; -2.683 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.297      ; 3.975      ;
; -2.674 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.288      ; 3.957      ;
; -2.673 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.380     ; 3.288      ;
; -2.669 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.380     ; 3.284      ;
; -2.669 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.291      ; 3.955      ;
; -2.669 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.293      ; 3.957      ;
; -2.668 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.380     ; 3.283      ;
; -2.668 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.296      ; 3.959      ;
; -2.664 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.295      ; 3.954      ;
; -2.663 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.295      ; 3.953      ;
; -2.659 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.297      ; 3.951      ;
; -2.658 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.289      ; 3.942      ;
; -2.656 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.294      ; 3.945      ;
; -2.650 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.291      ; 3.936      ;
; -2.649 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.380     ; 3.264      ;
; -2.649 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.380     ; 3.264      ;
; -2.648 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.380     ; 3.263      ;
; -2.648 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.380     ; 3.263      ;
; -2.647 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[3]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.294      ; 3.936      ;
; -2.640 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[3]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.292      ; 3.927      ;
; -2.637 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.290      ; 3.922      ;
; -2.630 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.291      ; 3.916      ;
; -2.620 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.287      ; 3.902      ;
; -2.617 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.296      ; 3.908      ;
; -2.617 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.292      ; 3.904      ;
; -2.613 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.289      ; 3.897      ;
; -2.605 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.295      ; 3.895      ;
; -2.605 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.293      ; 3.893      ;
; -2.603 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[3]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.293      ; 3.891      ;
; -2.601 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.292      ; 3.888      ;
; -2.594 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.288      ; 3.877      ;
; -2.577 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.288      ; 3.860      ;
; -2.574 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.288      ; 3.857      ;
; -2.572 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.295      ; 3.862      ;
; -2.567 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.293      ; 3.855      ;
; -2.567 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.297      ; 3.859      ;
; -2.567 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.292      ; 3.854      ;
; -2.561 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.292      ; 3.848      ;
; -2.557 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]                                                         ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.290      ; 3.842      ;
; -2.556 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.294      ; 3.845      ;
; -2.549 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.297      ; 3.841      ;
; -2.548 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.294      ; 3.837      ;
; -2.546 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.293      ; 3.834      ;
; -2.544 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.294      ; 3.833      ;
; -2.531 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.295      ; 3.821      ;
; -2.527 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.290      ; 3.812      ;
; -2.522 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.295      ; 3.812      ;
; -2.521 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.290      ; 3.806      ;
; -2.515 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.287      ; 3.797      ;
; -2.514 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.290      ; 3.799      ;
; -2.514 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.292      ; 3.801      ;
; -2.503 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.294      ; 3.792      ;
; -2.494 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.290      ; 3.779      ;
; -2.488 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[3]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.289      ; 3.772      ;
; -2.485 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.290      ; 3.770      ;
; -2.484 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.292      ; 3.771      ;
; -2.481 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.290      ; 3.766      ;
; -2.473 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.286      ; 3.754      ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_CORE_CLK'                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.311 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.379      ; 0.877      ;
; 0.318 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.382      ; 0.887      ;
; 0.337 ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.382      ; 0.906      ;
; 0.344 ; ALU:INST_ALU|r_ALU_Result[7]                                   ; ALU:INST_ALU|r_ALU_Result[7]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; ALU:INST_ALU|r_ALU_Result[0]                                   ; ALU:INST_ALU|r_ALU_Result[0]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; ALU:INST_ALU|r_ALU_Result[4]                                   ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; ALU:INST_ALU|r_ALU_Result[3]                                   ; ALU:INST_ALU|r_ALU_Result[3]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; ALU:INST_ALU|r_ALU_Result[2]                                   ; ALU:INST_ALU|r_ALU_Result[2]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.076      ; 0.577      ;
; 0.345 ; ALU:INST_ALU|tmp[8]                                            ; ALU:INST_ALU|tmp[8]                                                                                                     ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; ALU:INST_ALU|r_ALU_Result[1]                                   ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.075      ; 0.577      ;
; 0.359 ; ALU:INST_ALU|r_ALU_carry_flag                                  ; ALU:INST_ALU|r_ALU_carry_flag                                                                                           ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.577      ;
; 0.362 ; control_unit:INST_control_unit|r_state[4]                      ; control_unit:INST_control_unit|r_state[4]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; control_unit:INST_control_unit|r_state[1]                      ; control_unit:INST_control_unit|r_state[1]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; control_unit:INST_control_unit|r_state[3]                      ; control_unit:INST_control_unit|r_state[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.580      ;
; 0.371 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[14]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.590      ;
; 0.375 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[0] ; branch_control:INST_branch_control|o_ADDRESS[0]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[1] ; branch_control:INST_branch_control|o_ADDRESS[1]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; control_unit:INST_control_unit|r_state[3]                      ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.428      ; 0.961      ;
; 0.381 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[2] ; branch_control:INST_branch_control|o_ADDRESS[2]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.599      ;
; 0.401 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]   ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[3]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.619      ;
; 0.402 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]   ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[3]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.620      ;
; 0.414 ; control_unit:INST_control_unit|r_state[0]                      ; control_unit:INST_control_unit|r_state[1]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.632      ;
; 0.416 ; control_unit:INST_control_unit|r_state[0]                      ; control_unit:INST_control_unit|r_state[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.634      ;
; 0.497 ; control_unit:INST_control_unit|r_state[4]                      ; control_unit:INST_control_unit|r_state[0]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.715      ;
; 0.498 ; control_unit:INST_control_unit|r_state[4]                      ; control_unit:INST_control_unit|r_state[5]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.716      ;
; 0.515 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3] ; branch_control:INST_branch_control|o_ADDRESS[3]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.064      ; 0.736      ;
; 0.516 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[13]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.735      ;
; 0.516 ; control_unit:INST_control_unit|r_state[1]                      ; control_unit:INST_control_unit|r_state[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.734      ;
; 0.517 ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.382      ; 1.086      ;
; 0.538 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[8] ; branch_control:INST_branch_control|o_ADDRESS[8]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.756      ;
; 0.550 ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.385      ; 1.122      ;
; 0.553 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[17]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.772      ;
; 0.557 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[15]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.776      ;
; 0.559 ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.389      ; 1.135      ;
; 0.563 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.378      ; 1.128      ;
; 0.567 ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.389      ; 1.143      ;
; 0.567 ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a18~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.387      ; 1.141      ;
; 0.572 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a18~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.387      ; 1.146      ;
; 0.574 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.379      ; 1.140      ;
; 0.578 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.382      ; 1.147      ;
; 0.578 ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a18~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.384      ; 1.149      ;
; 0.580 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a18~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.384      ; 1.151      ;
; 0.587 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.373      ; 1.147      ;
; 0.591 ; control_unit:INST_control_unit|r_state[3]                      ; control_unit:INST_control_unit|r_state[4]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.809      ;
; 0.592 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.385      ; 1.164      ;
; 0.596 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.382      ; 1.165      ;
; 0.598 ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a18~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.387      ; 1.172      ;
; 0.598 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.373      ; 1.158      ;
; 0.599 ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.379      ; 1.165      ;
; 0.599 ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.389      ; 1.175      ;
; 0.602 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[16]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.821      ;
; 0.603 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.378      ; 1.168      ;
; 0.604 ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.382      ; 1.173      ;
; 0.606 ; control_unit:INST_control_unit|r_state[4]                      ; control_unit:INST_control_unit|r_state[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.824      ;
; 0.610 ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.386      ; 1.183      ;
; 0.612 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.379      ; 1.178      ;
; 0.612 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.378      ; 1.177      ;
; 0.613 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.379      ; 1.179      ;
; 0.613 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.373      ; 1.173      ;
; 0.613 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.373      ; 1.173      ;
; 0.615 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.382      ; 1.184      ;
; 0.633 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.386      ; 1.206      ;
; 0.637 ; control_unit:INST_control_unit|r_state[3]                      ; control_unit:INST_control_unit|r_state[5]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.855      ;
; 0.649 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[7] ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                                      ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.867      ;
; 0.649 ; control_unit:INST_control_unit|r_state[3]                      ; ALU:INST_ALU|r_ALU_Result[0]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.436      ; 1.242      ;
; 0.649 ; control_unit:INST_control_unit|r_state[3]                      ; ALU:INST_ALU|r_ALU_Result[3]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.436      ; 1.242      ;
; 0.662 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4]   ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[9]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.880      ;
; 0.682 ; control_unit:INST_control_unit|r_state[3]                      ; ALU:INST_ALU|tmp[8]                                                                                                     ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.400      ; 1.239      ;
; 0.686 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]   ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[1]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.904      ;
; 0.688 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]   ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[1]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.906      ;
; 0.688 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[7] ; branch_control:INST_branch_control|o_ADDRESS[7]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.906      ;
; 0.692 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[15]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.911      ;
; 0.692 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a18~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.384      ; 1.263      ;
; 0.694 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[13]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.913      ;
; 0.697 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[11]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.916      ;
; 0.697 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[21]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.916      ;
; 0.699 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[16]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; -0.265     ; 0.591      ;
; 0.702 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[9] ; branch_control:INST_branch_control|o_ADDRESS[9]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.059      ; 0.918      ;
; 0.708 ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.386      ; 1.281      ;
; 0.719 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.386      ; 1.292      ;
; 0.722 ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a18~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.384      ; 1.293      ;
; 0.726 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.382      ; 1.295      ;
; 0.727 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[23]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.946      ;
; 0.727 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[17]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.946      ;
; 0.727 ; control_unit:INST_control_unit|r_state[5]                      ; control_unit:INST_control_unit|r_state[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 0.945      ;
; 0.734 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[22]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.953      ;
; 0.737 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[20]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 0.956      ;
; 0.786 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                                      ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 1.004      ;
; 0.788 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                                      ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 1.006      ;
; 0.791 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]   ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[5]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.059      ; 1.007      ;
; 0.792 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]       ; ALU:INST_ALU|r_ALU_negative_flag                                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.062      ; 1.011      ;
; 0.793 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]   ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[5]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.059      ; 1.009      ;
; 0.794 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]       ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.427      ; 1.378      ;
; 0.800 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[18]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; -0.265     ; 0.692      ;
; 0.804 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                      ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                                      ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.057      ; 1.018      ;
; 0.808 ; control_unit:INST_control_unit|r_state[1]                      ; control_unit:INST_control_unit|r_state[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.061      ; 1.026      ;
; 0.813 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.373      ; 1.373      ;
; 0.813 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                      ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                                      ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.053      ; 1.023      ;
; 0.814 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                      ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                                      ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.053      ; 1.024      ;
; 0.815 ; branch_control:INST_branch_control|o_ADDRESS[2]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.059      ; 1.031      ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'i_CORE_CLK'                                                                                                                                                 ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock      ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; i_CORE_CLK ; Rise       ; i_CORE_CLK                                                                                                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[0]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[10]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[11]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[12]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[13]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[14]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[15]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[16]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[17]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[18]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[19]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[1]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[20]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[21]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[22]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[23]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[24]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[25]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[26]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[27]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[28]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[29]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[2]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[30]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[31]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[3]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[4]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[5]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[6]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[7]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[8]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[9]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_we_reg              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_we_reg              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[0]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[2]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[3]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[5]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[6]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[7]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_carry_flag                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_negative_flag                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_overflow_flag                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_zero_flag                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|tmp[8]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[3]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[7]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[0]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[1]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[2]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[3]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[4]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[5]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[6]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[7]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[8]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[9]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_PC_LOAD                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[0]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[1]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[2]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[3]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[4]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[5]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[0]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[1]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[2]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[4]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[5]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[6]                                                          ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; 0.493 ; 0.618 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; 0.250 ; 0.110 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]  ; i_CORE_CLK ; 6.944 ; 7.078 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0] ; i_CORE_CLK ; 5.893 ; 5.886 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1] ; i_CORE_CLK ; 6.157 ; 6.166 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2] ; i_CORE_CLK ; 6.140 ; 6.165 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3] ; i_CORE_CLK ; 6.944 ; 7.078 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4] ; i_CORE_CLK ; 6.200 ; 6.196 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5] ; i_CORE_CLK ; 6.384 ; 6.396 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6] ; i_CORE_CLK ; 6.393 ; 6.413 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7] ; i_CORE_CLK ; 6.115 ; 6.093 ; Rise       ; i_CORE_CLK      ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]  ; i_CORE_CLK ; 5.760 ; 5.752 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0] ; i_CORE_CLK ; 5.760 ; 5.752 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1] ; i_CORE_CLK ; 6.014 ; 6.020 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2] ; i_CORE_CLK ; 5.997 ; 6.018 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3] ; i_CORE_CLK ; 6.821 ; 6.952 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4] ; i_CORE_CLK ; 6.054 ; 6.048 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5] ; i_CORE_CLK ; 6.231 ; 6.240 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6] ; i_CORE_CLK ; 6.239 ; 6.256 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7] ; i_CORE_CLK ; 5.974 ; 5.950 ; Rise       ; i_CORE_CLK      ;
+------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 269.76 MHz ; 250.0 MHz       ; i_CORE_CLK ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------+
; Slow 1200mV 0C Model Setup Summary  ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; i_CORE_CLK ; -2.707 ; -187.511      ;
+------------+--------+---------------+


+------------------------------------+
; Slow 1200mV 0C Model Hold Summary  ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; i_CORE_CLK ; 0.299 ; 0.000         ;
+------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+------------+--------+----------------------------+
; Clock      ; Slack  ; End Point TNS              ;
+------------+--------+----------------------------+
; i_CORE_CLK ; -3.000 ; -241.656                   ;
+------------+--------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_CORE_CLK'                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.707 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.258      ; 3.960      ;
; -2.609 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.259      ; 3.863      ;
; -2.567 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.259      ; 3.821      ;
; -2.563 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.342     ; 3.216      ;
; -2.545 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.261      ; 3.801      ;
; -2.537 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.260      ; 3.792      ;
; -2.535 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.261      ; 3.791      ;
; -2.516 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.342     ; 3.169      ;
; -2.509 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.261      ; 3.765      ;
; -2.503 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.259      ; 3.757      ;
; -2.503 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.261      ; 3.759      ;
; -2.493 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.258      ; 3.746      ;
; -2.483 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.342     ; 3.136      ;
; -2.476 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.342     ; 3.129      ;
; -2.473 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.261      ; 3.729      ;
; -2.471 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.258      ; 3.724      ;
; -2.466 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.261      ; 3.722      ;
; -2.463 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.261      ; 3.719      ;
; -2.461 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.258      ; 3.714      ;
; -2.460 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.342     ; 3.113      ;
; -2.459 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.262      ; 3.716      ;
; -2.449 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[7]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.263      ; 3.707      ;
; -2.443 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.258      ; 3.696      ;
; -2.442 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.259      ; 3.696      ;
; -2.440 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.260      ; 3.695      ;
; -2.424 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.259      ; 3.678      ;
; -2.419 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.261      ; 3.675      ;
; -2.418 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.340     ; 3.073      ;
; -2.418 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.339     ; 3.074      ;
; -2.417 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.258      ; 3.670      ;
; -2.399 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.260      ; 3.654      ;
; -2.398 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.340     ; 3.053      ;
; -2.394 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.339     ; 3.050      ;
; -2.385 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.261      ; 3.641      ;
; -2.380 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.262      ; 3.637      ;
; -2.370 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.260      ; 3.625      ;
; -2.360 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.262      ; 3.617      ;
; -2.360 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.264      ; 3.619      ;
; -2.356 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.259      ; 3.610      ;
; -2.355 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.261      ; 3.611      ;
; -2.346 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.260      ; 3.601      ;
; -2.339 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.262      ; 3.596      ;
; -2.339 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.264      ; 3.598      ;
; -2.335 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.261      ; 3.591      ;
; -2.332 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.260      ; 3.587      ;
; -2.318 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.258      ; 3.571      ;
; -2.308 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.263      ; 3.566      ;
; -2.304 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.258      ; 3.557      ;
; -2.303 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.339     ; 2.959      ;
; -2.303 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.259      ; 3.557      ;
; -2.300 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.340     ; 2.955      ;
; -2.300 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.339     ; 2.956      ;
; -2.300 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.258      ; 3.553      ;
; -2.298 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.259      ; 3.552      ;
; -2.295 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[3]                                                               ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.259      ; 3.549      ;
; -2.295 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[3]                                                               ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.261      ; 3.551      ;
; -2.283 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.339     ; 2.939      ;
; -2.283 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[6] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.339     ; 2.939      ;
; -2.283 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[7] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.339     ; 2.939      ;
; -2.280 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_B[0] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.339     ; 2.936      ;
; -2.271 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.259      ; 3.525      ;
; -2.270 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.260      ; 3.525      ;
; -2.266 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.262      ; 3.523      ;
; -2.257 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.258      ; 3.510      ;
; -2.252 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.256      ; 3.503      ;
; -2.244 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.258      ; 3.497      ;
; -2.242 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.264      ; 3.501      ;
; -2.241 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.262      ; 3.498      ;
; -2.232 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.261      ; 3.488      ;
; -2.231 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.263      ; 3.489      ;
; -2.231 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.261      ; 3.487      ;
; -2.228 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.260      ; 3.483      ;
; -2.221 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.264      ; 3.480      ;
; -2.219 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.260      ; 3.474      ;
; -2.219 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.257      ; 3.471      ;
; -2.217 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.259      ; 3.471      ;
; -2.216 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.258      ; 3.469      ;
; -2.210 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.261      ; 3.466      ;
; -2.208 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.262      ; 3.465      ;
; -2.204 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[3]                                                               ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.260      ; 3.459      ;
; -2.199 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.258      ; 3.452      ;
; -2.189 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.260      ; 3.444      ;
; -2.187 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.261      ; 3.443      ;
; -2.186 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.261      ; 3.442      ;
; -2.171 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]                                                         ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.259      ; 3.425      ;
; -2.170 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.259      ; 3.424      ;
; -2.169 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.261      ; 3.425      ;
; -2.168 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.261      ; 3.424      ;
; -2.162 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.262      ; 3.419      ;
; -2.157 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.259      ; 3.411      ;
; -2.145 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.256      ; 3.396      ;
; -2.144 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[0]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.262      ; 3.401      ;
; -2.140 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.258      ; 3.393      ;
; -2.134 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.259      ; 3.388      ;
; -2.133 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_negative_flag          ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.052     ; 3.076      ;
; -2.127 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.260      ; 3.382      ;
; -2.123 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[3]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.258      ; 3.376      ;
; -2.117 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.258      ; 3.370      ;
; -2.113 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[5]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.261      ; 3.369      ;
; -2.112 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]              ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.256      ; 3.363      ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_CORE_CLK'                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.299 ; ALU:INST_ALU|r_ALU_Result[7]                                   ; ALU:INST_ALU|r_ALU_Result[7]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; ALU:INST_ALU|r_ALU_Result[0]                                   ; ALU:INST_ALU|r_ALU_Result[0]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; ALU:INST_ALU|r_ALU_Result[1]                                   ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; ALU:INST_ALU|r_ALU_Result[4]                                   ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; ALU:INST_ALU|r_ALU_Result[3]                                   ; ALU:INST_ALU|r_ALU_Result[3]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; ALU:INST_ALU|r_ALU_Result[2]                                   ; ALU:INST_ALU|r_ALU_Result[2]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.068      ; 0.511      ;
; 0.301 ; ALU:INST_ALU|tmp[8]                                            ; ALU:INST_ALU|tmp[8]                                                                                                     ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.066      ; 0.511      ;
; 0.308 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.339      ; 0.816      ;
; 0.310 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.342      ; 0.821      ;
; 0.313 ; ALU:INST_ALU|r_ALU_carry_flag                                  ; ALU:INST_ALU|r_ALU_carry_flag                                                                                           ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; control_unit:INST_control_unit|r_state[4]                      ; control_unit:INST_control_unit|r_state[4]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; control_unit:INST_control_unit|r_state[1]                      ; control_unit:INST_control_unit|r_state[1]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; control_unit:INST_control_unit|r_state[3]                      ; control_unit:INST_control_unit|r_state[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.519      ;
; 0.329 ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.342      ; 0.840      ;
; 0.332 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[14]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.530      ;
; 0.339 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[1] ; branch_control:INST_branch_control|o_ADDRESS[1]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.538      ;
; 0.341 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[0] ; branch_control:INST_branch_control|o_ADDRESS[0]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.539      ;
; 0.344 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[2] ; branch_control:INST_branch_control|o_ADDRESS[2]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.543      ;
; 0.350 ; control_unit:INST_control_unit|r_state[3]                      ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.383      ; 0.877      ;
; 0.364 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]   ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[3]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.562      ;
; 0.365 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]   ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[3]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.563      ;
; 0.365 ; control_unit:INST_control_unit|r_state[0]                      ; control_unit:INST_control_unit|r_state[1]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.564      ;
; 0.374 ; control_unit:INST_control_unit|r_state[0]                      ; control_unit:INST_control_unit|r_state[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.573      ;
; 0.438 ; control_unit:INST_control_unit|r_state[4]                      ; control_unit:INST_control_unit|r_state[5]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.637      ;
; 0.438 ; control_unit:INST_control_unit|r_state[4]                      ; control_unit:INST_control_unit|r_state[0]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.637      ;
; 0.462 ; control_unit:INST_control_unit|r_state[1]                      ; control_unit:INST_control_unit|r_state[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.661      ;
; 0.470 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3] ; branch_control:INST_branch_control|o_ADDRESS[3]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.057      ; 0.671      ;
; 0.477 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[13]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.676      ;
; 0.485 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[8] ; branch_control:INST_branch_control|o_ADDRESS[8]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.683      ;
; 0.496 ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.342      ; 1.007      ;
; 0.498 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[17]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.696      ;
; 0.502 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[15]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.700      ;
; 0.522 ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.345      ; 1.036      ;
; 0.528 ; control_unit:INST_control_unit|r_state[3]                      ; control_unit:INST_control_unit|r_state[4]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.727      ;
; 0.534 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 1.041      ;
; 0.535 ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.347      ; 1.051      ;
; 0.537 ; control_unit:INST_control_unit|r_state[4]                      ; control_unit:INST_control_unit|r_state[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.736      ;
; 0.539 ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a18~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.345      ; 1.053      ;
; 0.540 ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.347      ; 1.056      ;
; 0.543 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[16]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.741      ;
; 0.544 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.339      ; 1.052      ;
; 0.545 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a18~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.345      ; 1.059      ;
; 0.548 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.342      ; 1.059      ;
; 0.550 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a18~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.342      ; 1.061      ;
; 0.551 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.335      ; 1.055      ;
; 0.556 ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a18~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.342      ; 1.067      ;
; 0.563 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.345      ; 1.077      ;
; 0.565 ; control_unit:INST_control_unit|r_state[3]                      ; control_unit:INST_control_unit|r_state[5]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.764      ;
; 0.566 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.335      ; 1.070      ;
; 0.567 ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a18~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.345      ; 1.081      ;
; 0.568 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.342      ; 1.079      ;
; 0.569 ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.347      ; 1.085      ;
; 0.571 ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.339      ; 1.079      ;
; 0.572 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 1.079      ;
; 0.577 ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.342      ; 1.088      ;
; 0.580 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.338      ; 1.087      ;
; 0.580 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.335      ; 1.084      ;
; 0.581 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.335      ; 1.085      ;
; 0.583 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.339      ; 1.091      ;
; 0.586 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.339      ; 1.094      ;
; 0.587 ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.344      ; 1.100      ;
; 0.587 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.342      ; 1.098      ;
; 0.593 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[7] ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                                      ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.791      ;
; 0.600 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4]   ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[9]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.798      ;
; 0.601 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.344      ; 1.114      ;
; 0.604 ; control_unit:INST_control_unit|r_state[3]                      ; ALU:INST_ALU|r_ALU_Result[0]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.388      ; 1.136      ;
; 0.604 ; control_unit:INST_control_unit|r_state[3]                      ; ALU:INST_ALU|r_ALU_Result[3]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.388      ; 1.136      ;
; 0.622 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[16]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; -0.236     ; 0.530      ;
; 0.627 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]   ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[1]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.825      ;
; 0.628 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]   ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[1]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.826      ;
; 0.628 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[7] ; branch_control:INST_branch_control|o_ADDRESS[7]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.826      ;
; 0.628 ; control_unit:INST_control_unit|r_state[3]                      ; ALU:INST_ALU|tmp[8]                                                                                                     ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.354      ; 1.126      ;
; 0.629 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[13]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.827      ;
; 0.631 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[15]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.830      ;
; 0.636 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[11]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.835      ;
; 0.636 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[21]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.835      ;
; 0.644 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[9] ; branch_control:INST_branch_control|o_ADDRESS[9]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.053      ; 0.841      ;
; 0.648 ; control_unit:INST_control_unit|r_state[5]                      ; control_unit:INST_control_unit|r_state[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.847      ;
; 0.660 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a18~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.342      ; 1.171      ;
; 0.665 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[23]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.864      ;
; 0.665 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[17]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.864      ;
; 0.674 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[22]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.873      ;
; 0.676 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[20]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.875      ;
; 0.679 ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.344      ; 1.192      ;
; 0.684 ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a18~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.342      ; 1.195      ;
; 0.687 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.342      ; 1.198      ;
; 0.689 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.344      ; 1.202      ;
; 0.710 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                                      ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.908      ;
; 0.711 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[18]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; -0.236     ; 0.619      ;
; 0.712 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                                      ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.054      ; 0.910      ;
; 0.718 ; control_unit:INST_control_unit|r_state[1]                      ; control_unit:INST_control_unit|r_state[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.917      ;
; 0.719 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]       ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.382      ; 1.245      ;
; 0.720 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]       ; ALU:INST_ALU|r_ALU_negative_flag                                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.055      ; 0.919      ;
; 0.732 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]   ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[5]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.052      ; 0.928      ;
; 0.734 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]   ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[5]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.052      ; 0.930      ;
; 0.735 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                      ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                                      ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.050      ; 0.929      ;
; 0.744 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                      ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                                      ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.047      ; 0.935      ;
; 0.746 ; branch_control:INST_branch_control|o_PC_LOAD                   ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.050      ; 0.940      ;
; 0.746 ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                      ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                                      ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.047      ; 0.937      ;
; 0.747 ; branch_control:INST_branch_control|o_ADDRESS[2]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.053      ; 0.944      ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'i_CORE_CLK'                                                                                                                                                  ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock      ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; i_CORE_CLK ; Rise       ; i_CORE_CLK                                                                                                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[0]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[10]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[11]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[12]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[13]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[14]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[15]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[16]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[17]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[18]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[19]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[1]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[20]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[21]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[22]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[23]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[24]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[25]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[26]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[27]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[28]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[29]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[2]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[30]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[31]                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[3]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[4]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[5]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[6]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[7]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[8]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[9]                                                                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_we_reg              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_datain_reg0         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_we_reg              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; i_CORE_CLK ; Rise       ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[0]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[2]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[3]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[5]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[6]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[7]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_carry_flag                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_negative_flag                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_overflow_flag                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_zero_flag                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|tmp[8]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[3]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[7]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[0]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[1]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[2]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[3]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[4]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[5]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[6]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[7]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[8]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[9]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_PC_LOAD                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[0]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[1]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[2]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[3]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[4]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[5]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[0]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[1]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[2]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[4]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[5]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[6]                                                          ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; 0.458 ; 0.623 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; 0.209 ; 0.027 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]  ; i_CORE_CLK ; 6.647 ; 6.753 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0] ; i_CORE_CLK ; 5.569 ; 5.544 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1] ; i_CORE_CLK ; 5.818 ; 5.797 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2] ; i_CORE_CLK ; 5.800 ; 5.770 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3] ; i_CORE_CLK ; 6.647 ; 6.753 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4] ; i_CORE_CLK ; 5.861 ; 5.843 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5] ; i_CORE_CLK ; 6.022 ; 5.997 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6] ; i_CORE_CLK ; 6.039 ; 6.022 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7] ; i_CORE_CLK ; 5.781 ; 5.740 ; Rise       ; i_CORE_CLK      ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]  ; i_CORE_CLK ; 5.450 ; 5.424 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0] ; i_CORE_CLK ; 5.450 ; 5.424 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1] ; i_CORE_CLK ; 5.688 ; 5.666 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2] ; i_CORE_CLK ; 5.672 ; 5.641 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3] ; i_CORE_CLK ; 6.536 ; 6.641 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4] ; i_CORE_CLK ; 5.729 ; 5.710 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5] ; i_CORE_CLK ; 5.885 ; 5.859 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6] ; i_CORE_CLK ; 5.901 ; 5.883 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7] ; i_CORE_CLK ; 5.654 ; 5.613 ; Rise       ; i_CORE_CLK      ;
+------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------+
; Fast 1200mV 0C Model Setup Summary  ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; i_CORE_CLK ; -1.336 ; -56.966       ;
+------------+--------+---------------+


+------------------------------------+
; Fast 1200mV 0C Model Hold Summary  ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; i_CORE_CLK ; 0.152 ; 0.000         ;
+------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+------------+--------+----------------------------+
; Clock      ; Slack  ; End Point TNS              ;
+------------+--------+----------------------------+
; i_CORE_CLK ; -3.000 ; -203.836                   ;
+------------+--------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_CORE_CLK'                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.336 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[6]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.153      ; 2.476      ;
; -1.288 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.157      ; 2.432      ;
; -1.274 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[0]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.158      ; 2.419      ;
; -1.273 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.153      ; 2.413      ;
; -1.257 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[7]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.156      ; 2.400      ;
; -1.256 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.157      ; 2.400      ;
; -1.244 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.154      ; 2.385      ;
; -1.239 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[5]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.153      ; 2.379      ;
; -1.233 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[5]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.153      ; 2.373      ;
; -1.229 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[3]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.158      ; 2.374      ;
; -1.222 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[0]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.158      ; 2.367      ;
; -1.220 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[3]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.158      ; 2.365      ;
; -1.208 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.152      ; 2.347      ;
; -1.201 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.155      ; 2.343      ;
; -1.189 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.157      ; 2.333      ;
; -1.184 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[4]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.155      ; 2.326      ;
; -1.183 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[7]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.156      ; 2.326      ;
; -1.181 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[4]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.155      ; 2.323      ;
; -1.180 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[7]                                                               ; ALU:INST_ALU|r_ALU_Result[7]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.158      ; 2.325      ;
; -1.176 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[2]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.155      ; 2.318      ;
; -1.174 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[3]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.158      ; 2.319      ;
; -1.168 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.158      ; 2.313      ;
; -1.159 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[6]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.153      ; 2.299      ;
; -1.157 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[3]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.157      ; 2.301      ;
; -1.157 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.154      ; 2.298      ;
; -1.139 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.152      ; 2.278      ;
; -1.138 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.153      ; 2.278      ;
; -1.121 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.158      ; 2.266      ;
; -1.117 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[0]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.158      ; 2.262      ;
; -1.113 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[7]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.158      ; 2.258      ;
; -1.108 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[6]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.153      ; 2.248      ;
; -1.106 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[0]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.158      ; 2.251      ;
; -1.104 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.155      ; 2.246      ;
; -1.099 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[5]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.152      ; 2.238      ;
; -1.090 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[4]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.157      ; 2.234      ;
; -1.089 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[5]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.155      ; 2.231      ;
; -1.089 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[7]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.155      ; 2.231      ;
; -1.088 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                               ; ALU:INST_ALU|r_ALU_Result[1]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.152      ; 2.227      ;
; -1.084 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[0]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.158      ; 2.229      ;
; -1.083 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[3]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.160      ; 2.230      ;
; -1.081 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[4]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.157      ; 2.225      ;
; -1.080 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]                                                         ; ALU:INST_ALU|r_ALU_Result[0]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.153      ; 2.220      ;
; -1.077 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.155      ; 2.219      ;
; -1.075 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[0]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.157      ; 2.219      ;
; -1.074 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[3]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.160      ; 2.221      ;
; -1.071 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[7]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.156      ; 2.214      ;
; -1.066 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[6]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.155      ; 2.208      ;
; -1.064 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.153      ; 2.204      ;
; -1.063 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.154      ; 2.204      ;
; -1.063 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[3]                                                               ; ALU:INST_ALU|r_ALU_Result[4]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.155      ; 2.205      ;
; -1.062 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[4]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.154      ; 2.203      ;
; -1.062 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[3]                                                               ; ALU:INST_ALU|r_ALU_Result[3]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.158      ; 2.207      ;
; -1.061 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[3]                                                               ; ALU:INST_ALU|r_ALU_Result[7]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.156      ; 2.204      ;
; -1.060 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.153      ; 2.200      ;
; -1.056 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.152      ; 2.195      ;
; -1.055 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.156      ; 2.198      ;
; -1.051 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[6]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.152      ; 2.190      ;
; -1.049 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.155      ; 2.191      ;
; -1.048 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[5]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.155      ; 2.190      ;
; -1.046 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[7]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.158      ; 2.191      ;
; -1.042 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                               ; ALU:INST_ALU|r_ALU_Result[5]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.153      ; 2.182      ;
; -1.038 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.155      ; 2.180      ;
; -1.034 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.156      ; 2.177      ;
; -1.033 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.158      ; 2.178      ;
; -1.030 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[3]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.158      ; 2.175      ;
; -1.029 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.156      ; 2.172      ;
; -1.023 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]                                                             ; Program_counter:INST_Program_counter|r_PROG_COUNT[8] ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.035     ; 1.975      ;
; -1.019 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[0]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.158      ; 2.164      ;
; -1.016 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.224     ; 1.779      ;
; -1.015 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                               ; ALU:INST_ALU|r_ALU_Result[0]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.160      ; 2.162      ;
; -1.011 ; register32x8:INST_GPR|o_GPR_ALU_data_A[7]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.156      ; 2.154      ;
; -1.010 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[2]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.155      ; 2.152      ;
; -1.006 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_Result[0]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.160      ; 2.153      ;
; -1.006 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.153      ; 2.146      ;
; -1.005 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.152      ; 2.144      ;
; -1.004 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.155      ; 2.146      ;
; -0.999 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.156      ; 2.142      ;
; -0.999 ; register32x8:INST_GPR|o_GPR_ALU_data_A[6]                                                                        ; ALU:INST_ALU|r_ALU_Result[4]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.155      ; 2.141      ;
; -0.996 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                               ; ALU:INST_ALU|r_ALU_Result[2]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.154      ; 2.137      ;
; -0.995 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.154      ; 2.136      ;
; -0.995 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[3]                                                               ; ALU:INST_ALU|r_ALU_Result[5]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.153      ; 2.135      ;
; -0.989 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[4]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.155      ; 2.131      ;
; -0.982 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[5]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.224     ; 1.745      ;
; -0.979 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.152      ; 2.118      ;
; -0.974 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[2]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.154      ; 2.115      ;
; -0.973 ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                        ; ALU:INST_ALU|r_ALU_Result[0]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.157      ; 2.117      ;
; -0.972 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.153      ; 2.112      ;
; -0.971 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[5]                                                                 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 1.924      ;
; -0.971 ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                        ; ALU:INST_ALU|r_ALU_Result[7]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.155      ; 2.113      ;
; -0.971 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                               ; ALU:INST_ALU|r_ALU_Result[1]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.152      ; 2.110      ;
; -0.970 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[5]                                                                 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 1.923      ;
; -0.969 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[6]                                                                 ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 1.922      ;
; -0.968 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[6]                                                                 ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.034     ; 1.921      ;
; -0.964 ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                        ; ALU:INST_ALU|r_ALU_Result[1]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.151      ; 2.102      ;
; -0.963 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[0]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.224     ; 1.726      ;
; -0.962 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[3]                                                               ; ALU:INST_ALU|tmp[8]                                  ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.137      ; 2.086      ;
; -0.961 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[6]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.153      ; 2.101      ;
; -0.956 ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~portb_address_reg0 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]            ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.224     ; 1.719      ;
; -0.956 ; register32x8:INST_GPR|o_GPR_ALU_data_A[4]                                                                        ; ALU:INST_ALU|r_ALU_Result[5]                         ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; 0.153      ; 2.096      ;
; -0.955 ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                               ; ALU:INST_ALU|r_ALU_negative_flag                     ; i_CORE_CLK   ; i_CORE_CLK  ; 1.000        ; -0.028     ; 1.914      ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_CORE_CLK'                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.152 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.220      ; 0.476      ;
; 0.159 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.222      ; 0.485      ;
; 0.170 ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.222      ; 0.496      ;
; 0.180 ; ALU:INST_ALU|r_ALU_Result[7]                                   ; ALU:INST_ALU|r_ALU_Result[7]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ALU:INST_ALU|r_ALU_Result[0]                                   ; ALU:INST_ALU|r_ALU_Result[0]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ALU:INST_ALU|r_ALU_Result[1]                                   ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ALU:INST_ALU|r_ALU_Result[4]                                   ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ALU:INST_ALU|r_ALU_Result[3]                                   ; ALU:INST_ALU|r_ALU_Result[3]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ALU:INST_ALU|r_ALU_Result[2]                                   ; ALU:INST_ALU|r_ALU_Result[2]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; ALU:INST_ALU|tmp[8]                                            ; ALU:INST_ALU|tmp[8]                                                                                                     ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; ALU:INST_ALU|r_ALU_carry_flag                                  ; ALU:INST_ALU|r_ALU_carry_flag                                                                                           ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[14]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; control_unit:INST_control_unit|r_state[4]                      ; control_unit:INST_control_unit|r_state[4]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; control_unit:INST_control_unit|r_state[1]                      ; control_unit:INST_control_unit|r_state[1]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; control_unit:INST_control_unit|r_state[3]                      ; control_unit:INST_control_unit|r_state[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[0] ; branch_control:INST_branch_control|o_ADDRESS[0]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[1] ; branch_control:INST_branch_control|o_ADDRESS[1]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; control_unit:INST_control_unit|r_state[3]                      ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.233      ; 0.513      ;
; 0.197 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[2] ; branch_control:INST_branch_control|o_ADDRESS[2]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.317      ;
; 0.209 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]   ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[3]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.329      ;
; 0.210 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]   ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[3]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.330      ;
; 0.219 ; control_unit:INST_control_unit|r_state[0]                      ; control_unit:INST_control_unit|r_state[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.338      ;
; 0.225 ; control_unit:INST_control_unit|r_state[0]                      ; control_unit:INST_control_unit|r_state[1]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.344      ;
; 0.261 ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.222      ; 0.587      ;
; 0.264 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3] ; branch_control:INST_branch_control|o_ADDRESS[3]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.037      ; 0.385      ;
; 0.266 ; control_unit:INST_control_unit|r_state[4]                      ; control_unit:INST_control_unit|r_state[5]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.385      ;
; 0.266 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[13]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[1]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.386      ;
; 0.269 ; control_unit:INST_control_unit|r_state[4]                      ; control_unit:INST_control_unit|r_state[0]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.388      ;
; 0.275 ; control_unit:INST_control_unit|r_state[1]                      ; control_unit:INST_control_unit|r_state[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.394      ;
; 0.280 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[8] ; branch_control:INST_branch_control|o_ADDRESS[8]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.399      ;
; 0.282 ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.224      ; 0.610      ;
; 0.295 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[17]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.219      ; 0.619      ;
; 0.297 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.220      ; 0.621      ;
; 0.298 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[15]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a18~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.224      ; 0.627      ;
; 0.299 ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a18~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.226      ; 0.629      ;
; 0.304 ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a18~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.224      ; 0.632      ;
; 0.306 ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.228      ; 0.638      ;
; 0.306 ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.228      ; 0.638      ;
; 0.306 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.222      ; 0.632      ;
; 0.306 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a18~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.226      ; 0.636      ;
; 0.311 ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.224      ; 0.639      ;
; 0.313 ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.220      ; 0.637      ;
; 0.316 ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.222      ; 0.642      ;
; 0.316 ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a18~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.226      ; 0.646      ;
; 0.316 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.214      ; 0.634      ;
; 0.317 ; control_unit:INST_control_unit|r_state[3]                      ; control_unit:INST_control_unit|r_state[4]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.436      ;
; 0.319 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.220      ; 0.643      ;
; 0.320 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.219      ; 0.643      ;
; 0.322 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[16]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.442      ;
; 0.323 ; control_unit:INST_control_unit|r_state[4]                      ; control_unit:INST_control_unit|r_state[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.442      ;
; 0.324 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.222      ; 0.650      ;
; 0.325 ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.228      ; 0.657      ;
; 0.326 ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.226      ; 0.656      ;
; 0.326 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_1|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.219      ; 0.649      ;
; 0.327 ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.220      ; 0.651      ;
; 0.327 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[1]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.214      ; 0.645      ;
; 0.331 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.222      ; 0.657      ;
; 0.332 ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.226      ; 0.662      ;
; 0.335 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.214      ; 0.653      ;
; 0.336 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[3]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.214      ; 0.654      ;
; 0.340 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[7] ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                                      ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.459      ;
; 0.340 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[4]   ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[9]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.460      ;
; 0.342 ; control_unit:INST_control_unit|r_state[3]                      ; control_unit:INST_control_unit|r_state[5]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.461      ;
; 0.351 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]   ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[1]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.471      ;
; 0.353 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[0]   ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[1]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.473      ;
; 0.353 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[7] ; branch_control:INST_branch_control|o_ADDRESS[7]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.472      ;
; 0.363 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[15]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.483      ;
; 0.364 ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[13]              ; register32x8:INST_GPR|o_GPR_ALU_data_A[1]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.484      ;
; 0.367 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[11]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[0]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.487      ;
; 0.367 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[21]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.487      ;
; 0.367 ; control_unit:INST_control_unit|r_state[3]                      ; ALU:INST_ALU|tmp[8]                                                                                                     ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.217      ; 0.668      ;
; 0.369 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a18~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.224      ; 0.697      ;
; 0.369 ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[9] ; branch_control:INST_branch_control|o_ADDRESS[9]                                                                         ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.034      ; 0.487      ;
; 0.369 ; control_unit:INST_control_unit|r_state[3]                      ; ALU:INST_ALU|r_ALU_Result[0]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.239      ; 0.692      ;
; 0.369 ; control_unit:INST_control_unit|r_state[3]                      ; ALU:INST_ALU|r_ALU_Result[3]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.239      ; 0.692      ;
; 0.371 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[16]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; -0.140     ; 0.315      ;
; 0.377 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[23]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[6]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.497      ;
; 0.379 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[17]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.499      ;
; 0.383 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[20]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[4]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.503      ;
; 0.383 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[22]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.503      ;
; 0.387 ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.226      ; 0.717      ;
; 0.393 ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a18~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.224      ; 0.721      ;
; 0.394 ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.226      ; 0.724      ;
; 0.395 ; control_unit:INST_control_unit|r_state[5]                      ; control_unit:INST_control_unit|r_state[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.514      ;
; 0.406 ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]           ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.222      ; 0.732      ;
; 0.411 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                                      ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.530      ;
; 0.413 ; instruction_decoder:INST_instruction_decoder|o_IMM_enable      ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                                      ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.532      ;
; 0.416 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]       ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.233      ; 0.733      ;
; 0.417 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]       ; ALU:INST_ALU|r_ALU_negative_flag                                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.036      ; 0.537      ;
; 0.427 ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[18]              ; register32x8:INST_GPR|o_GPR_ALU_data_B[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; -0.140     ; 0.371      ;
; 0.428 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]   ; register32x8:INST_GPR|r_REGISTER_rtl_0_bypass[5]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.033      ; 0.545      ;
; 0.429 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]   ; register32x8:INST_GPR|r_REGISTER_rtl_1_bypass[5]                                                                        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.033      ; 0.546      ;
; 0.431 ; branch_control:INST_branch_control|o_ADDRESS[2]                ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]                                                                    ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.034      ; 0.549      ;
; 0.431 ; instruction_decoder:INST_instruction_decoder|o_OPCODE[1]       ; ALU:INST_ALU|r_ALU_Result[0]                                                                                            ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.232      ; 0.747      ;
; 0.432 ; instruction_decoder:INST_instruction_decoder|o_REGISTER_C[2]   ; register32x8:INST_GPR|altsyncram:r_REGISTER_rtl_0|altsyncram_6bn1:auto_generated|ram_block1a0~porta_address_reg0        ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.214      ; 0.750      ;
; 0.437 ; control_unit:INST_control_unit|r_state[1]                      ; control_unit:INST_control_unit|r_state[3]                                                                               ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.035      ; 0.556      ;
; 0.440 ; register32x8:INST_GPR|o_GPR_ALU_data_B[2]                      ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                                      ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.030      ; 0.554      ;
; 0.441 ; register32x8:INST_GPR|o_GPR_ALU_data_B[5]                      ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                                      ; i_CORE_CLK   ; i_CORE_CLK  ; 0.000        ; 0.027      ; 0.552      ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'i_CORE_CLK'                                                                                                                                                  ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock      ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; i_CORE_CLK ; Rise       ; i_CORE_CLK                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[0]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[1]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[2]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[3]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[4]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[5]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[6]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_Result[7]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_carry_flag                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_negative_flag                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_overflow_flag                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|r_ALU_zero_flag                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; ALU:INST_ALU|tmp[8]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[0]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[1]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[2]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[3]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[4]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[5]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[6]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; B_imm_multiplexer:INST_B_imm_multiplexer|o_DATA[7]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[0]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[10]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[11]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[12]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[13]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[14]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[15]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[16]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[17]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[18]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[19]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[1]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[20]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[21]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[22]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[23]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[24]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[25]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[26]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[27]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[28]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[29]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[2]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[30]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[31]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[3]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[4]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[5]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[6]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[7]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[8]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; InstrucReg:INST_InstrucReg|r_register[9]                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; PROGRAM_MEMORY:INST_PROGRAM_MEMORY|altsyncram:RAM_rtl_0|altsyncram_sp71:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[0]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[1]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[2]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[3]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[4]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[5]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[6]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[7]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[8]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; Program_counter:INST_Program_counter|r_PROG_COUNT[9]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[0]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[1]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[2]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[3]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[4]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[5]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[6]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[7]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[8]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_ADDRESS[9]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; branch_control:INST_branch_control|o_PC_LOAD                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[0]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[1]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[2]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[3]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[4]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; control_unit:INST_control_unit|r_state[5]                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[0]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[1]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[2]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[3]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[4]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[5]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[6]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[7]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[8]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_Address_PROG[9]                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_BRANCH_CONTROL[0]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_BRANCH_CONTROL[1]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_BRANCH_CONTROL[2]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_IMM_enable                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i_CORE_CLK ; Rise       ; instruction_decoder:INST_instruction_decoder|o_OPCODE[0]                                                                ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; 0.291 ; 0.558 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+--------------+------------+-------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+--------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; 0.168 ; -0.141 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]  ; i_CORE_CLK ; 4.282 ; 4.425 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0] ; i_CORE_CLK ; 3.453 ; 3.515 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1] ; i_CORE_CLK ; 3.617 ; 3.723 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2] ; i_CORE_CLK ; 3.607 ; 3.693 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3] ; i_CORE_CLK ; 4.282 ; 4.425 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4] ; i_CORE_CLK ; 3.636 ; 3.741 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5] ; i_CORE_CLK ; 3.743 ; 3.853 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6] ; i_CORE_CLK ; 3.757 ; 3.869 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7] ; i_CORE_CLK ; 3.593 ; 3.672 ; Rise       ; i_CORE_CLK      ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]  ; i_CORE_CLK ; 3.377 ; 3.436 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0] ; i_CORE_CLK ; 3.377 ; 3.436 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1] ; i_CORE_CLK ; 3.534 ; 3.635 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2] ; i_CORE_CLK ; 3.524 ; 3.607 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3] ; i_CORE_CLK ; 4.210 ; 4.351 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4] ; i_CORE_CLK ; 3.552 ; 3.652 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5] ; i_CORE_CLK ; 3.655 ; 3.760 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6] ; i_CORE_CLK ; 3.668 ; 3.775 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7] ; i_CORE_CLK ; 3.513 ; 3.587 ; Rise       ; i_CORE_CLK      ;
+------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.149   ; 0.152 ; N/A      ; N/A     ; -3.000              ;
;  i_CORE_CLK      ; -3.149   ; 0.152 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -226.921 ; 0.0   ; 0.0      ; 0.0     ; -241.656            ;
;  i_CORE_CLK      ; -226.921 ; 0.000 ; N/A      ; N/A     ; -241.656            ;
+------------------+----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; 0.493 ; 0.623 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; i_CORE_RESET ; i_CORE_CLK ; 0.250 ; 0.110 ; Rise       ; i_CORE_CLK      ;
+--------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]  ; i_CORE_CLK ; 6.944 ; 7.078 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0] ; i_CORE_CLK ; 5.893 ; 5.886 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1] ; i_CORE_CLK ; 6.157 ; 6.166 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2] ; i_CORE_CLK ; 6.140 ; 6.165 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3] ; i_CORE_CLK ; 6.944 ; 7.078 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4] ; i_CORE_CLK ; 6.200 ; 6.196 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5] ; i_CORE_CLK ; 6.384 ; 6.396 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6] ; i_CORE_CLK ; 6.393 ; 6.413 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7] ; i_CORE_CLK ; 6.115 ; 6.093 ; Rise       ; i_CORE_CLK      ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; o_DATA[*]  ; i_CORE_CLK ; 3.377 ; 3.436 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[0] ; i_CORE_CLK ; 3.377 ; 3.436 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[1] ; i_CORE_CLK ; 3.534 ; 3.635 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[2] ; i_CORE_CLK ; 3.524 ; 3.607 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[3] ; i_CORE_CLK ; 4.210 ; 4.351 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[4] ; i_CORE_CLK ; 3.552 ; 3.652 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[5] ; i_CORE_CLK ; 3.655 ; 3.760 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[6] ; i_CORE_CLK ; 3.668 ; 3.775 ; Rise       ; i_CORE_CLK      ;
;  o_DATA[7] ; i_CORE_CLK ; 3.513 ; 3.587 ; Rise       ; i_CORE_CLK      ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_DATA[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DATA[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_CORE_HALT             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_CORE_CLK              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_CORE_RESET            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_DATA[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.33 V              ; -0.00341 V          ; 0.17 V                               ; 0.084 V                              ; 3.33e-09 s                  ; 3.24e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.33 V             ; -0.00341 V         ; 0.17 V                              ; 0.084 V                             ; 3.33e-09 s                 ; 3.24e-09 s                 ; Yes                       ; Yes                       ;
; o_DATA[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_DATA[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; o_DATA[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_DATA[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------+
; Setup Transfers                                                     ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; i_CORE_CLK ; i_CORE_CLK ; 1494     ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Hold Transfers                                                      ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; i_CORE_CLK ; i_CORE_CLK ; 1494     ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 16    ; 16   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.4 Build 182 03/12/2014 SJ Web Edition
    Info: Processing started: Tue Apr 16 11:23:36 2019
Info: Command: quartus_sta cpu_core -c cpu_core
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'cpu_core.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_CORE_CLK i_CORE_CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.149
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.149            -226.921 i_CORE_CLK 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.311               0.000 i_CORE_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -241.656 i_CORE_CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.707
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.707            -187.511 i_CORE_CLK 
Info (332146): Worst-case hold slack is 0.299
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.299               0.000 i_CORE_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -241.656 i_CORE_CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.336
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.336             -56.966 i_CORE_CLK 
Info (332146): Worst-case hold slack is 0.152
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.152               0.000 i_CORE_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -203.836 i_CORE_CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4634 megabytes
    Info: Processing ended: Tue Apr 16 11:23:37 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


