#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5608ac942c50 .scope module, "And" "And" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_1"
    .port_info 1 /INPUT 1 "input_2"
    .port_info 2 /OUTPUT 1 "out"
L_0x7f2f4c08b018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
o0x7f2f4c0d4138 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5608ac941300 .functor NMOS 1, L_0x7f2f4c08b018, o0x7f2f4c0d4138, C4<0>, C4<0>;
o0x7f2f4c0d4108 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5608ac941370 .functor NMOS 1, L_0x5608ac941300, o0x7f2f4c0d4108, C4<0>, C4<0>;
L_0x7f2f4c08b060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5608ac9661f0 .functor PMOS 1, L_0x7f2f4c08b060, o0x7f2f4c0d4108, C4<0>, C4<0>;
L_0x7f2f4c08b0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5608ac966350 .functor PMOS 1, L_0x7f2f4c08b0a8, o0x7f2f4c0d4138, C4<0>, C4<0>;
L_0x7f2f4c08b0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
RS_0x7f2f4c0d41c8 .resolv tri, L_0x5608ac941370, L_0x5608ac9661f0, L_0x5608ac966350;
L_0x5608ac966490 .functor NMOS 1, L_0x7f2f4c08b0f0, RS_0x7f2f4c0d41c8, C4<0>, C4<0>;
L_0x7f2f4c08b138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5608ac966590 .functor PMOS 1, L_0x7f2f4c08b138, RS_0x7f2f4c0d41c8, C4<0>, C4<0>;
v0x5608ac942fa0_0 .net/2s *"_s0", 0 0, L_0x7f2f4c08b018;  1 drivers
v0x5608ac9629c0_0 .net/2s *"_s2", 0 0, L_0x7f2f4c08b060;  1 drivers
v0x5608ac962aa0_0 .net/2s *"_s4", 0 0, L_0x7f2f4c08b0a8;  1 drivers
v0x5608ac962b60_0 .net/2s *"_s6", 0 0, L_0x7f2f4c08b0f0;  1 drivers
v0x5608ac962c40_0 .net/2s *"_s8", 0 0, L_0x7f2f4c08b138;  1 drivers
v0x5608ac962d70_0 .net "input_1", 0 0, o0x7f2f4c0d4108;  0 drivers
v0x5608ac962e30_0 .net "input_2", 0 0, o0x7f2f4c0d4138;  0 drivers
v0x5608ac962ef0_0 .net8 "intermediary", 0 0, L_0x5608ac941300;  1 drivers, strength-aware
RS_0x7f2f4c0d4198 .resolv tri, L_0x5608ac966490, L_0x5608ac966590;
v0x5608ac962fb0_0 .net8 "out", 0 0, RS_0x7f2f4c0d4198;  2 drivers, strength-aware
v0x5608ac963070_0 .net8 "out_nand", 0 0, RS_0x7f2f4c0d41c8;  3 drivers, strength-aware
S_0x5608ac942e20 .scope module, "test" "test" 3 1;
 .timescale 0 0;
v0x5608ac965c60_0 .var "clk", 0 0;
v0x5608ac965d20_0 .var "out", 0 0;
v0x5608ac965de0_0 .var "reset", 0 0;
v0x5608ac965ed0_0 .var "set", 0 0;
RS_0x7f2f4c0d46a8 .resolv tri, L_0x5608ac967380, L_0x5608ac967440, L_0x5608ac967500;
v0x5608ac965fc0_0 .net8 "w_dot_out", 0 0, RS_0x7f2f4c0d46a8;  3 drivers, strength-aware
RS_0x7f2f4c0d4708 .resolv tri, L_0x5608ac967010, L_0x5608ac967110, L_0x5608ac9671d0;
v0x5608ac9660b0_0 .net8 "w_out", 0 0, RS_0x7f2f4c0d4708;  3 drivers, strength-aware
E_0x5608ac934030 .event posedge, v0x5608ac964130_0, v0x5608ac9638a0_0;
S_0x5608ac9631d0 .scope module, "s1" "SR_latch" 3 16, 4 1 0, S_0x5608ac942e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S"
    .port_info 1 /INPUT 1 "R"
    .port_info 2 /OUTPUT 1 "Q"
    .port_info 3 /OUTPUT 1 "Q_dot"
    .port_info 4 /INPUT 1 "clk"
v0x5608ac9655b0_0 .net8 "Q", 0 0, RS_0x7f2f4c0d4708;  alias, 3 drivers, strength-aware
v0x5608ac9656a0_0 .net8 "Q_dot", 0 0, RS_0x7f2f4c0d46a8;  alias, 3 drivers, strength-aware
v0x5608ac9657b0_0 .net "R", 0 0, v0x5608ac965de0_0;  1 drivers
v0x5608ac965850_0 .net "S", 0 0, v0x5608ac965ed0_0;  1 drivers
v0x5608ac965920_0 .net "clk", 0 0, v0x5608ac965c60_0;  1 drivers
RS_0x7f2f4c0d4558 .resolv tri, L_0x5608ac966c70, L_0x5608ac966ce0, L_0x5608ac966e70;
v0x5608ac965a60_0 .net8 "r_gated", 0 0, RS_0x7f2f4c0d4558;  3 drivers, strength-aware
RS_0x7f2f4c0d43a8 .resolv tri, L_0x5608ac966830, L_0x5608ac9668f0, L_0x5608ac966a80;
v0x5608ac965b50_0 .net8 "s_gated", 0 0, RS_0x7f2f4c0d43a8;  3 drivers, strength-aware
S_0x5608ac963370 .scope module, "a1" "Nand" 4 16, 5 1 0, S_0x5608ac9631d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_1"
    .port_info 1 /INPUT 1 "input_2"
    .port_info 2 /OUTPUT 1 "out"
L_0x7f2f4c08b180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5608ac966730 .functor NMOS 1, L_0x7f2f4c08b180, v0x5608ac965c60_0, C4<0>, C4<0>;
L_0x5608ac966830 .functor NMOS 1, L_0x5608ac966730, v0x5608ac965ed0_0, C4<0>, C4<0>;
L_0x7f2f4c08b1c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5608ac9668f0 .functor PMOS 1, L_0x7f2f4c08b1c8, v0x5608ac965ed0_0, C4<0>, C4<0>;
L_0x7f2f4c08b210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5608ac966a80 .functor PMOS 1, L_0x7f2f4c08b210, v0x5608ac965c60_0, C4<0>, C4<0>;
v0x5608ac9635d0_0 .net/2s *"_s0", 0 0, L_0x7f2f4c08b180;  1 drivers
v0x5608ac9636d0_0 .net/2s *"_s2", 0 0, L_0x7f2f4c08b1c8;  1 drivers
v0x5608ac9637b0_0 .net/2s *"_s4", 0 0, L_0x7f2f4c08b210;  1 drivers
v0x5608ac9638a0_0 .net "input_1", 0 0, v0x5608ac965ed0_0;  alias, 1 drivers
v0x5608ac963960_0 .net "input_2", 0 0, v0x5608ac965c60_0;  alias, 1 drivers
v0x5608ac963a70_0 .net8 "intermediary", 0 0, L_0x5608ac966730;  1 drivers, strength-aware
v0x5608ac963b30_0 .net8 "out", 0 0, RS_0x7f2f4c0d43a8;  alias, 3 drivers, strength-aware
S_0x5608ac963c70 .scope module, "a2" "Nand" 4 17, 5 1 0, S_0x5608ac9631d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_1"
    .port_info 1 /INPUT 1 "input_2"
    .port_info 2 /OUTPUT 1 "out"
L_0x7f2f4c08b258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5608ac966b20 .functor NMOS 1, L_0x7f2f4c08b258, v0x5608ac965c60_0, C4<0>, C4<0>;
L_0x5608ac966c70 .functor NMOS 1, L_0x5608ac966b20, v0x5608ac965de0_0, C4<0>, C4<0>;
L_0x7f2f4c08b2a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5608ac966ce0 .functor PMOS 1, L_0x7f2f4c08b2a0, v0x5608ac965de0_0, C4<0>, C4<0>;
L_0x7f2f4c08b2e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5608ac966e70 .functor PMOS 1, L_0x7f2f4c08b2e8, v0x5608ac965c60_0, C4<0>, C4<0>;
v0x5608ac963e90_0 .net/2s *"_s0", 0 0, L_0x7f2f4c08b258;  1 drivers
v0x5608ac963f90_0 .net/2s *"_s2", 0 0, L_0x7f2f4c08b2a0;  1 drivers
v0x5608ac964070_0 .net/2s *"_s4", 0 0, L_0x7f2f4c08b2e8;  1 drivers
v0x5608ac964130_0 .net "input_1", 0 0, v0x5608ac965de0_0;  alias, 1 drivers
v0x5608ac9641f0_0 .net "input_2", 0 0, v0x5608ac965c60_0;  alias, 1 drivers
v0x5608ac9642e0_0 .net8 "intermediary", 0 0, L_0x5608ac966b20;  1 drivers, strength-aware
v0x5608ac964380_0 .net8 "out", 0 0, RS_0x7f2f4c0d4558;  alias, 3 drivers, strength-aware
S_0x5608ac9644c0 .scope module, "n1" "Nand" 4 19, 5 1 0, S_0x5608ac9631d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_1"
    .port_info 1 /INPUT 1 "input_2"
    .port_info 2 /OUTPUT 1 "out"
L_0x7f2f4c08b330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5608ac966f10 .functor NMOS 1, L_0x7f2f4c08b330, RS_0x7f2f4c0d46a8, C4<0>, C4<0>;
L_0x5608ac967010 .functor NMOS 1, L_0x5608ac966f10, RS_0x7f2f4c0d43a8, C4<0>, C4<0>;
L_0x7f2f4c08b378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5608ac967110 .functor PMOS 1, L_0x7f2f4c08b378, RS_0x7f2f4c0d43a8, C4<0>, C4<0>;
L_0x7f2f4c08b3c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5608ac9671d0 .functor PMOS 1, L_0x7f2f4c08b3c0, RS_0x7f2f4c0d46a8, C4<0>, C4<0>;
v0x5608ac964710_0 .net/2s *"_s0", 0 0, L_0x7f2f4c08b330;  1 drivers
v0x5608ac9647f0_0 .net/2s *"_s2", 0 0, L_0x7f2f4c08b378;  1 drivers
v0x5608ac9648d0_0 .net/2s *"_s4", 0 0, L_0x7f2f4c08b3c0;  1 drivers
v0x5608ac9649c0_0 .net8 "input_1", 0 0, RS_0x7f2f4c0d43a8;  alias, 3 drivers, strength-aware
v0x5608ac964a90_0 .net8 "input_2", 0 0, RS_0x7f2f4c0d46a8;  alias, 3 drivers, strength-aware
v0x5608ac964b80_0 .net8 "intermediary", 0 0, L_0x5608ac966f10;  1 drivers, strength-aware
v0x5608ac964c40_0 .net8 "out", 0 0, RS_0x7f2f4c0d4708;  alias, 3 drivers, strength-aware
S_0x5608ac964d80 .scope module, "n2" "Nand" 4 20, 5 1 0, S_0x5608ac9631d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_1"
    .port_info 1 /INPUT 1 "input_2"
    .port_info 2 /OUTPUT 1 "out"
L_0x7f2f4c08b408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5608ac9672c0 .functor NMOS 1, L_0x7f2f4c08b408, RS_0x7f2f4c0d4708, C4<0>, C4<0>;
L_0x5608ac967380 .functor NMOS 1, L_0x5608ac9672c0, RS_0x7f2f4c0d4558, C4<0>, C4<0>;
L_0x7f2f4c08b450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5608ac967440 .functor PMOS 1, L_0x7f2f4c08b450, RS_0x7f2f4c0d4558, C4<0>, C4<0>;
L_0x7f2f4c08b498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5608ac967500 .functor PMOS 1, L_0x7f2f4c08b498, RS_0x7f2f4c0d4708, C4<0>, C4<0>;
v0x5608ac964fa0_0 .net/2s *"_s0", 0 0, L_0x7f2f4c08b408;  1 drivers
v0x5608ac9650a0_0 .net/2s *"_s2", 0 0, L_0x7f2f4c08b450;  1 drivers
v0x5608ac965180_0 .net/2s *"_s4", 0 0, L_0x7f2f4c08b498;  1 drivers
v0x5608ac965240_0 .net8 "input_1", 0 0, RS_0x7f2f4c0d4558;  alias, 3 drivers, strength-aware
v0x5608ac965310_0 .net8 "input_2", 0 0, RS_0x7f2f4c0d4708;  alias, 3 drivers, strength-aware
v0x5608ac965400_0 .net8 "intermediary", 0 0, L_0x5608ac9672c0;  1 drivers, strength-aware
v0x5608ac9654a0_0 .net8 "out", 0 0, RS_0x7f2f4c0d46a8;  alias, 3 drivers, strength-aware
    .scope S_0x5608ac942e20;
T_0 ;
    %delay 100, 0;
    %vpi_call 3 3 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x5608ac942e20;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5608ac965c60_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x5608ac942e20;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5608ac965ed0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x5608ac942e20;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5608ac965de0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x5608ac942e20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5608ac965d20_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x5608ac942e20;
T_5 ;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5608ac965de0_0, 0, 1;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5608ac965ed0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5608ac965ed0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5608ac965de0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5608ac965de0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5608ac942e20;
T_6 ;
    %delay 1, 0;
    %load/vec4 v0x5608ac965c60_0;
    %nor/r;
    %store/vec4 v0x5608ac965c60_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5608ac942e20;
T_7 ;
    %wait E_0x5608ac934030;
    %load/vec4 v0x5608ac9660b0_0;
    %cassign/vec4 v0x5608ac965d20_0;
    %cassign/link v0x5608ac965d20_0, v0x5608ac9660b0_0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5608ac942e20;
T_8 ;
    %vpi_call 3 38 "$dumpfile", "gated_sr_latch.vcd" {0 0 0};
    %vpi_call 3 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5608ac942e20 {0 0 0};
    %vpi_call 3 40 "$monitor", "At time %t, set = (%0d), reset = (%0d), output = (%0d)", $time, v0x5608ac965ed0_0, v0x5608ac965de0_0, v0x5608ac965d20_0 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "../and/and.v";
    "gated_sr_latch_tb.v";
    "gated_sr_latch.v";
    "../nand/nand.v";
