{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764724392449 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764724392450 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  2 19:13:12 2025 " "Processing started: Tue Dec  2 19:13:12 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764724392450 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764724392450 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tank_game -c tank_game " "Command: quartus_map --read_settings_files=on --write_settings_files=off tank_game -c tank_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764724392450 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764724392710 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764724392710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank-behavioral " "Found design unit 1: tank-behavioral" {  } { { "tank.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764724399000 ""} { "Info" "ISGN_ENTITY_NAME" "1 tank " "Found entity 1: tank" {  } { { "tank.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764724399000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764724399000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank_components.vhd 2 0 " "Found 2 design units, including 0 entities, in source file tank_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank_components " "Found design unit 1: tank_components" {  } { { "tank_components.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764724399001 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 tank_components-body " "Found design unit 2: tank_components-body" {  } { { "tank_components.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_components.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764724399001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764724399001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank_game.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tank_game.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank_game-structural " "Found design unit 1: tank_game-structural" {  } { { "tank_game.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764724399003 ""} { "Info" "ISGN_ENTITY_NAME" "1 tank_game " "Found entity 1: tank_game" {  } { { "tank_game.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764724399003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764724399003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-arch " "Found design unit 1: counter-arch" {  } { { "counter.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/counter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764724399004 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/counter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764724399004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764724399004 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "bullet.vhd " "Can't analyze file -- file bullet.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1764724399006 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tank_game " "Elaborating entity \"tank_game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764724399036 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps2_scan_code tank_game.vhd(100) " "Verilog HDL or VHDL warning at tank_game.vhd(100): object \"ps2_scan_code\" assigned a value but never read" {  } { { "tank_game.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764724399037 "|tank_game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps2_scan_ready tank_game.vhd(101) " "Verilog HDL or VHDL warning at tank_game.vhd(101): object \"ps2_scan_ready\" assigned a value but never read" {  } { { "tank_game.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764724399037 "|tank_game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps2_hist3 tank_game.vhd(102) " "Verilog HDL or VHDL warning at tank_game.vhd(102): object \"ps2_hist3\" assigned a value but never read" {  } { { "tank_game.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764724399037 "|tank_game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps2_hist2 tank_game.vhd(103) " "Verilog HDL or VHDL warning at tank_game.vhd(103): object \"ps2_hist2\" assigned a value but never read" {  } { { "tank_game.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764724399037 "|tank_game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps2_hist1 tank_game.vhd(104) " "Verilog HDL or VHDL warning at tank_game.vhd(104): object \"ps2_hist1\" assigned a value but never read" {  } { { "tank_game.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764724399037 "|tank_game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps2_hist0 tank_game.vhd(105) " "Verilog HDL or VHDL warning at tank_game.vhd(105): object \"ps2_hist0\" assigned a value but never read" {  } { { "tank_game.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764724399037 "|tank_game"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ps2_key_S tank_game.vhd(107) " "VHDL Signal Declaration warning at tank_game.vhd(107): used implicit default value for signal \"ps2_key_S\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "tank_game.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd" 107 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1764724399037 "|tank_game"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ps2_key_L tank_game.vhd(109) " "VHDL Signal Declaration warning at tank_game.vhd(109): used implicit default value for signal \"ps2_key_L\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "tank_game.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd" 109 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1764724399037 "|tank_game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps2_hex0 tank_game.vhd(110) " "Verilog HDL or VHDL warning at tank_game.vhd(110): object \"ps2_hex0\" assigned a value but never read" {  } { { "tank_game.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764724399037 "|tank_game"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:game_cnt " "Elaborating entity \"counter\" for hierarchy \"counter:game_cnt\"" {  } { { "tank_game.vhd" "game_cnt" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764724399038 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pulse counter.vhd(35) " "VHDL Process Statement warning at counter.vhd(35): signal \"pulse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/counter.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764724399038 "|tank_game|counter:game_cnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tank tank:tank1 " "Elaborating entity \"tank\" for hierarchy \"tank:tank1\"" {  } { { "tank_game.vhd" "tank1" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764724399039 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "y_t tank.vhd(26) " "VHDL Signal Declaration warning at tank.vhd(26): used explicit default value for signal \"y_t\" because signal was never assigned a value" {  } { { "tank.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1764724399039 "|tank_game|tank:tank1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "key_curr tank.vhd(32) " "VHDL Signal Declaration warning at tank.vhd(32): used explicit default value for signal \"key_curr\" because signal was never assigned a value" {  } { { "tank.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1764724399039 "|tank_game|tank:tank1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "key_nxt tank.vhd(33) " "Verilog HDL or VHDL warning at tank.vhd(33): object \"key_nxt\" assigned a value but never read" {  } { { "tank.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764724399039 "|tank_game|tank:tank1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "spd_curr tank.vhd(107) " "VHDL Process Statement warning at tank.vhd(107): signal \"spd_curr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764724399039 "|tank_game|tank:tank1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_curr tank.vhd(109) " "VHDL Process Statement warning at tank.vhd(109): signal \"key_curr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764724399039 "|tank_game|tank:tank1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_curr tank.vhd(113) " "VHDL Process Statement warning at tank.vhd(113): signal \"key_curr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764724399039 "|tank_game|tank:tank1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_curr tank.vhd(117) " "VHDL Process Statement warning at tank.vhd(117): signal \"key_curr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764724399039 "|tank_game|tank:tank1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "spd_curr tank.vhd(124) " "VHDL Process Statement warning at tank.vhd(124): signal \"spd_curr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764724399039 "|tank_game|tank:tank1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "spd_nxt tank.vhd(83) " "VHDL Process Statement warning at tank.vhd(83): inferring latch(es) for signal or variable \"spd_nxt\", which holds its previous value in one or more paths through the process" {  } { { "tank.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd" 83 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1764724399040 "|tank_game|tank:tank1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spd_nxt\[0\] tank.vhd(83) " "Inferred latch for \"spd_nxt\[0\]\" at tank.vhd(83)" {  } { { "tank.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764724399040 "|tank_game|tank:tank1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spd_nxt\[1\] tank.vhd(83) " "Inferred latch for \"spd_nxt\[1\]\" at tank.vhd(83)" {  } { { "tank.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764724399040 "|tank_game|tank:tank1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tank tank:tank2 " "Elaborating entity \"tank\" for hierarchy \"tank:tank2\"" {  } { { "tank_game.vhd" "tank2" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764724399040 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "y_t tank.vhd(26) " "VHDL Signal Declaration warning at tank.vhd(26): used explicit default value for signal \"y_t\" because signal was never assigned a value" {  } { { "tank.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1764724399041 "|tank_game|tank:tank2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "key_curr tank.vhd(32) " "VHDL Signal Declaration warning at tank.vhd(32): used explicit default value for signal \"key_curr\" because signal was never assigned a value" {  } { { "tank.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1764724399041 "|tank_game|tank:tank2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "key_nxt tank.vhd(33) " "Verilog HDL or VHDL warning at tank.vhd(33): object \"key_nxt\" assigned a value but never read" {  } { { "tank.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764724399041 "|tank_game|tank:tank2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "spd_curr tank.vhd(107) " "VHDL Process Statement warning at tank.vhd(107): signal \"spd_curr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764724399041 "|tank_game|tank:tank2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_curr tank.vhd(109) " "VHDL Process Statement warning at tank.vhd(109): signal \"key_curr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764724399041 "|tank_game|tank:tank2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_curr tank.vhd(113) " "VHDL Process Statement warning at tank.vhd(113): signal \"key_curr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764724399041 "|tank_game|tank:tank2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_curr tank.vhd(117) " "VHDL Process Statement warning at tank.vhd(117): signal \"key_curr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764724399041 "|tank_game|tank:tank2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "spd_curr tank.vhd(124) " "VHDL Process Statement warning at tank.vhd(124): signal \"spd_curr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764724399041 "|tank_game|tank:tank2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "spd_nxt tank.vhd(83) " "VHDL Process Statement warning at tank.vhd(83): inferring latch(es) for signal or variable \"spd_nxt\", which holds its previous value in one or more paths through the process" {  } { { "tank.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd" 83 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1764724399041 "|tank_game|tank:tank2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spd_nxt\[0\] tank.vhd(83) " "Inferred latch for \"spd_nxt\[0\]\" at tank.vhd(83)" {  } { { "tank.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764724399041 "|tank_game|tank:tank2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spd_nxt\[1\] tank.vhd(83) " "Inferred latch for \"spd_nxt\[1\]\" at tank.vhd(83)" {  } { { "tank.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764724399041 "|tank_game|tank:tank2"}
{ "Warning" "WSGN_SEARCH_FILE" "vga_top_level.vhd 2 1 " "Using design file vga_top_level.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_top_level-structural " "Found design unit 1: vga_top_level-structural" {  } { { "vga_top_level.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/vga_top_level.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764724399047 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_top_level " "Found entity 1: vga_top_level" {  } { { "vga_top_level.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/vga_top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764724399047 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1764724399047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_top_level vga_top_level:vga_top " "Elaborating entity \"vga_top_level\" for hierarchy \"vga_top_level:vga_top\"" {  } { { "tank_game.vhd" "vga_top" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764724399047 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pixelgenerator.vhd 2 1 " "Using design file pixelgenerator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixelGenerator-behavioral " "Found design unit 1: pixelGenerator-behavioral" {  } { { "pixelgenerator.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/pixelgenerator.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764724399056 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixelGenerator " "Found entity 1: pixelGenerator" {  } { { "pixelgenerator.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/pixelgenerator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764724399056 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1764724399056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixelGenerator vga_top_level:vga_top\|pixelGenerator:videoGen " "Elaborating entity \"pixelGenerator\" for hierarchy \"vga_top_level:vga_top\|pixelGenerator:videoGen\"" {  } { { "vga_top_level.vhd" "videoGen" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/vga_top_level.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764724399056 ""}
{ "Warning" "WSGN_SEARCH_FILE" "colorrom.vhd 2 1 " "Using design file colorrom.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 colorrom-SYN " "Found design unit 1: colorrom-SYN" {  } { { "colorrom.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/colorrom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764724399063 ""} { "Info" "ISGN_ENTITY_NAME" "1 colorROM " "Found entity 1: colorROM" {  } { { "colorrom.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/colorrom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764724399063 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1764724399063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colorROM vga_top_level:vga_top\|pixelGenerator:videoGen\|colorROM:colors " "Elaborating entity \"colorROM\" for hierarchy \"vga_top_level:vga_top\|pixelGenerator:videoGen\|colorROM:colors\"" {  } { { "pixelgenerator.vhd" "colors" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/pixelgenerator.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764724399064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_top_level:vga_top\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_top_level:vga_top\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\"" {  } { { "colorrom.vhd" "altsyncram_component" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/colorrom.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764724399093 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_top_level:vga_top\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_top_level:vga_top\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\"" {  } { { "colorrom.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/colorrom.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764724399094 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_top_level:vga_top\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_top_level:vga_top\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764724399094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764724399094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file colorROM.mif " "Parameter \"init_file\" = \"colorROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764724399094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764724399094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764724399094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764724399094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764724399094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764724399094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764724399094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764724399094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764724399094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764724399094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764724399094 ""}  } { { "colorrom.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/colorrom.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764724399094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e481.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e481.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e481 " "Found entity 1: altsyncram_e481" {  } { { "db/altsyncram_e481.tdf" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/db/altsyncram_e481.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764724399126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764724399126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e481 vga_top_level:vga_top\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\|altsyncram_e481:auto_generated " "Elaborating entity \"altsyncram_e481\" for hierarchy \"vga_top_level:vga_top\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\|altsyncram_e481:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764724399127 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_sync.vhd 2 1 " "Using design file vga_sync.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync-behavioral " "Found design unit 1: vga_sync-behavioral" {  } { { "vga_sync.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/vga_sync.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764724399135 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "vga_sync.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/vga_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764724399135 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1764724399135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga_top_level:vga_top\|vga_sync:videoSync " "Elaborating entity \"vga_sync\" for hierarchy \"vga_top_level:vga_top\|vga_sync:videoSync\"" {  } { { "vga_top_level.vhd" "videoSync" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/vga_top_level.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764724399136 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ps2.vhd 2 1 " "Using design file ps2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2-structural " "Found design unit 1: ps2-structural" {  } { { "ps2.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/ps2.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764724399143 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2 " "Found entity 1: ps2" {  } { { "ps2.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/ps2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764724399143 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1764724399143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2 ps2:kb_ps2 " "Elaborating entity \"ps2\" for hierarchy \"ps2:kb_ps2\"" {  } { { "tank_game.vhd" "kb_ps2" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764724399144 ""}
{ "Warning" "WSGN_SEARCH_FILE" "keyboard.vhd 2 1 " "Using design file keyboard.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard-a " "Found design unit 1: keyboard-a" {  } { { "keyboard.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/keyboard.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764724399150 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/keyboard.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764724399150 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1764724399150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard ps2:kb_ps2\|keyboard:u1 " "Elaborating entity \"keyboard\" for hierarchy \"ps2:kb_ps2\|keyboard:u1\"" {  } { { "ps2.vhd" "u1" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/ps2.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764724399151 ""}
{ "Warning" "WSGN_SEARCH_FILE" "oneshot.vhd 2 1 " "Using design file oneshot.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneshot-dd " "Found design unit 1: oneshot-dd" {  } { { "oneshot.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/oneshot.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764724399158 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneshot " "Found entity 1: oneshot" {  } { { "oneshot.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/oneshot.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764724399158 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1764724399158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneshot ps2:kb_ps2\|oneshot:pulser " "Elaborating entity \"oneshot\" for hierarchy \"ps2:kb_ps2\|oneshot:pulser\"" {  } { { "ps2.vhd" "pulser" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/ps2.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764724399158 ""}
{ "Warning" "WSGN_SEARCH_FILE" "leddcd.vhd 2 1 " "Using design file leddcd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leddcd-data_flow " "Found design unit 1: leddcd-data_flow" {  } { { "leddcd.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/leddcd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764724399165 ""} { "Info" "ISGN_ENTITY_NAME" "1 leddcd " "Found entity 1: leddcd" {  } { { "leddcd.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/leddcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764724399165 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1764724399165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leddcd ps2:kb_ps2\|leddcd:u_led0 " "Elaborating entity \"leddcd\" for hierarchy \"ps2:kb_ps2\|leddcd:u_led0\"" {  } { { "ps2.vhd" "u_led0" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/ps2.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764724399165 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "tank.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd" 70 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1764724399750 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1764724399750 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "kb_leds\[0\] GND " "Pin \"kb_leds\[0\]\" is stuck at GND" {  } { { "tank_game.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764724399806 "|tank_game|kb_leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "kb_leds\[2\] GND " "Pin \"kb_leds\[2\]\" is stuck at GND" {  } { { "tank_game.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764724399806 "|tank_game|kb_leds[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1764724399806 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1764724399882 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764724400442 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764724400442 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "552 " "Implemented 552 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764724400497 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764724400497 ""} { "Info" "ICUT_CUT_TM_LCELLS" "492 " "Implemented 492 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764724400497 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1764724400497 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764724400497 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4944 " "Peak virtual memory: 4944 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764724400513 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  2 19:13:20 2025 " "Processing ended: Tue Dec  2 19:13:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764724400513 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764724400513 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764724400513 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764724400513 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1764724401699 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764724401700 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  2 19:13:21 2025 " "Processing started: Tue Dec  2 19:13:21 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764724401700 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1764724401700 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tank_game -c tank_game " "Command: quartus_fit --read_settings_files=off --write_settings_files=off tank_game -c tank_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1764724401700 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1764724401774 ""}
{ "Info" "0" "" "Project  = tank_game" {  } {  } 0 0 "Project  = tank_game" 0 0 "Fitter" 0 0 1764724401775 ""}
{ "Info" "0" "" "Revision = tank_game" {  } {  } 0 0 "Revision = tank_game" 0 0 "Fitter" 0 0 1764724401775 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1764724401828 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1764724401829 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tank_game EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"tank_game\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1764724401835 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1764724401882 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1764724401882 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1764724402155 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1764724402160 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764724402229 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764724402229 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764724402229 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764724402229 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764724402229 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764724402229 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764724402229 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764724402229 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764724402229 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1764724402229 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/" { { 0 { 0 ""} 0 1183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1764724402231 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/" { { 0 { 0 ""} 0 1185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1764724402231 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/" { { 0 { 0 ""} 0 1187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1764724402231 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/" { { 0 { 0 ""} 0 1189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1764724402231 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/" { { 0 { 0 ""} 0 1191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1764724402231 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1764724402231 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1764724402232 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1764724402284 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1764724402946 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tank_game.sdc " "Synopsys Design Constraints File file not found: 'tank_game.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1764724402947 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1764724402947 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1764724402952 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1764724402953 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1764724402953 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1764724402979 ""}  } { { "tank_game.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/" { { 0 { 0 ""} 0 1175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764724402979 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_top_level:vga_top\|vga_sync:videoSync\|pixel_clock_int  " "Automatically promoted node vga_top_level:vga_top\|vga_sync:videoSync\|pixel_clock_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1764724402979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_top_level:vga_top\|vga_sync:videoSync\|pixel_clock_int~0 " "Destination node vga_top_level:vga_top\|vga_sync:videoSync\|pixel_clock_int~0" {  } { { "vga_sync.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/vga_sync.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/" { { 0 { 0 ""} 0 992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764724402979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_clk~output " "Destination node vga_clk~output" {  } { { "tank_game.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/" { { 0 { 0 ""} 0 1170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764724402979 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1764724402979 ""}  } { { "vga_sync.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/vga_sync.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764724402979 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counter:game_cnt\|pulse  " "Automatically promoted node counter:game_cnt\|pulse " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1764724402979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter:game_cnt\|pulse~0 " "Destination node counter:game_cnt\|pulse~0" {  } { { "counter.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/counter.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/" { { 0 { 0 ""} 0 910 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764724402979 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1764724402979 ""}  } { { "counter.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/counter.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764724402979 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps2:kb_ps2\|keyboard:u1\|keyboard_clk_filtered  " "Automatically promoted node ps2:kb_ps2\|keyboard:u1\|keyboard_clk_filtered " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1764724402979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2:kb_ps2\|keyboard:u1\|keyboard_clk_filtered~1 " "Destination node ps2:kb_ps2\|keyboard:u1\|keyboard_clk_filtered~1" {  } { { "keyboard.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/keyboard.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/" { { 0 { 0 ""} 0 881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764724402979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2:kb_ps2\|keyboard:u1\|keyboard_clk_filtered~2 " "Destination node ps2:kb_ps2\|keyboard:u1\|keyboard_clk_filtered~2" {  } { { "keyboard.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/keyboard.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/" { { 0 { 0 ""} 0 882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764724402979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2:kb_ps2\|keyboard:u1\|keyboard_clk_filtered~3 " "Destination node ps2:kb_ps2\|keyboard:u1\|keyboard_clk_filtered~3" {  } { { "keyboard.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/keyboard.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/" { { 0 { 0 ""} 0 883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764724402979 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1764724402979 ""}  } { { "keyboard.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/keyboard.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764724402979 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps2:kb_ps2\|keyboard:u1\|scan_ready  " "Automatically promoted node ps2:kb_ps2\|keyboard:u1\|scan_ready " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1764724402979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2:kb_ps2\|oneshot:pulser\|process_0~0 " "Destination node ps2:kb_ps2\|oneshot:pulser\|process_0~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/" { { 0 { 0 ""} 0 893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764724402979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2:kb_ps2\|oneshot:pulser\|delay~0 " "Destination node ps2:kb_ps2\|oneshot:pulser\|delay~0" {  } { { "oneshot.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/oneshot.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/" { { 0 { 0 ""} 0 917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764724402979 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1764724402979 ""}  } { { "keyboard.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/keyboard.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764724402979 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps2:kb_ps2\|key_L_reg  " "Automatically promoted node ps2:kb_ps2\|key_L_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1764724402979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2:kb_ps2\|key_L_reg~1 " "Destination node ps2:kb_ps2\|key_L_reg~1" {  } { { "ps2.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/ps2.vhd" 121 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/" { { 0 { 0 ""} 0 991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764724402979 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1764724402979 ""}  } { { "ps2.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/ps2.vhd" 121 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764724402979 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps2:kb_ps2\|key_S_reg  " "Automatically promoted node ps2:kb_ps2\|key_S_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1764724402979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2:kb_ps2\|key_S_reg~0 " "Destination node ps2:kb_ps2\|key_S_reg~0" {  } { { "ps2.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/ps2.vhd" 121 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/" { { 0 { 0 ""} 0 989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764724402979 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1764724402979 ""}  } { { "ps2.vhd" "" { Text "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/ps2.vhd" 121 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764724402979 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1764724403209 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1764724403210 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1764724403210 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1764724403210 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1764724403211 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1764724403212 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1764724403212 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1764724403212 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1764724403239 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1764724403240 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1764724403240 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764724403306 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764724403306 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764724403306 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764724403306 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764724403306 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764724403306 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764724403306 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764724403306 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764724403306 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764724403306 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764724403306 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764724403306 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764724403306 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764724403306 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_out " "Node \"led_out\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led_out" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1764724403306 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1764724403306 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764724403307 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1764724403323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1764724404684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764724404816 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1764724404847 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1764724410282 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764724410282 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1764724410536 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X104_Y12 X115_Y23 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23" {  } { { "loc" "" { Generic "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23"} { { 12 { 0 ""} 104 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1764724412886 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1764724412886 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1764724413848 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1764724413848 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764724413853 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.59 " "Total time spent on timing analysis during the Fitter is 0.59 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1764724413963 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1764724413980 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1764724414167 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1764724414168 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1764724414354 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764724414727 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1764724414995 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/output_files/tank_game.fit.smsg " "Generated suppressed messages file C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/output_files/tank_game.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1764724415040 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 22 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6446 " "Peak virtual memory: 6446 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764724415391 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  2 19:13:35 2025 " "Processing ended: Tue Dec  2 19:13:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764724415391 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764724415391 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764724415391 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1764724415391 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1764724416391 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764724416392 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  2 19:13:36 2025 " "Processing started: Tue Dec  2 19:13:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764724416392 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1764724416392 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tank_game -c tank_game " "Command: quartus_asm --read_settings_files=off --write_settings_files=off tank_game -c tank_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1764724416392 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1764724416648 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1764724418244 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1764724418351 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4987 " "Peak virtual memory: 4987 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764724418591 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  2 19:13:38 2025 " "Processing ended: Tue Dec  2 19:13:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764724418591 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764724418591 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764724418591 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1764724418591 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1764724419270 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1764724419775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764724419776 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  2 19:13:39 2025 " "Processing started: Tue Dec  2 19:13:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764724419776 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1764724419776 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tank_game -c tank_game " "Command: quartus_sta tank_game -c tank_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1764724419776 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1764724419864 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1764724419971 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1764724419971 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764724420017 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764724420017 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1764724420361 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tank_game.sdc " "Synopsys Design Constraints File file not found: 'tank_game.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1764724420422 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1764724420423 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_top_level:vga_top\|vga_sync:videoSync\|pixel_clock_int vga_top_level:vga_top\|vga_sync:videoSync\|pixel_clock_int " "create_clock -period 1.000 -name vga_top_level:vga_top\|vga_sync:videoSync\|pixel_clock_int vga_top_level:vga_top\|vga_sync:videoSync\|pixel_clock_int" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1764724420424 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50 clk_50 " "create_clock -period 1.000 -name clk_50 clk_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1764724420424 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter:game_cnt\|pulse counter:game_cnt\|pulse " "create_clock -period 1.000 -name counter:game_cnt\|pulse counter:game_cnt\|pulse" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1764724420424 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2:kb_ps2\|key_L_reg ps2:kb_ps2\|key_L_reg " "create_clock -period 1.000 -name ps2:kb_ps2\|key_L_reg ps2:kb_ps2\|key_L_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1764724420424 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2:kb_ps2\|keyboard:u1\|scan_ready ps2:kb_ps2\|keyboard:u1\|scan_ready " "create_clock -period 1.000 -name ps2:kb_ps2\|keyboard:u1\|scan_ready ps2:kb_ps2\|keyboard:u1\|scan_ready" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1764724420424 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2:kb_ps2\|keyboard:u1\|keyboard_clk_filtered ps2:kb_ps2\|keyboard:u1\|keyboard_clk_filtered " "create_clock -period 1.000 -name ps2:kb_ps2\|keyboard:u1\|keyboard_clk_filtered ps2:kb_ps2\|keyboard:u1\|keyboard_clk_filtered" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1764724420424 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2:kb_ps2\|keyboard:u1\|ready_set ps2:kb_ps2\|keyboard:u1\|ready_set " "create_clock -period 1.000 -name ps2:kb_ps2\|keyboard:u1\|ready_set ps2:kb_ps2\|keyboard:u1\|ready_set" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1764724420424 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2:kb_ps2\|key_S_reg ps2:kb_ps2\|key_S_reg " "create_clock -period 1.000 -name ps2:kb_ps2\|key_S_reg ps2:kb_ps2\|key_S_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1764724420424 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764724420424 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1764724420428 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764724420429 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1764724420429 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1764724420441 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1764724420475 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1764724420475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.839 " "Worst-case setup slack is -4.839" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.839            -126.690 clk_50  " "   -4.839            -126.690 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.152            -143.527 counter:game_cnt\|pulse  " "   -4.152            -143.527 counter:game_cnt\|pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.852             -31.844 ps2:kb_ps2\|keyboard:u1\|keyboard_clk_filtered  " "   -2.852             -31.844 ps2:kb_ps2\|keyboard:u1\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.760              -8.364 ps2:kb_ps2\|keyboard:u1\|scan_ready  " "   -2.760              -8.364 ps2:kb_ps2\|keyboard:u1\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.645             -80.230 vga_top_level:vga_top\|vga_sync:videoSync\|pixel_clock_int  " "   -2.645             -80.230 vga_top_level:vga_top\|vga_sync:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.429              -2.596 ps2:kb_ps2\|key_S_reg  " "   -1.429              -2.596 ps2:kb_ps2\|key_S_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.047              -1.927 ps2:kb_ps2\|key_L_reg  " "   -1.047              -1.927 ps2:kb_ps2\|key_L_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764724420479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.104 " "Worst-case hold slack is 0.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104               0.000 ps2:kb_ps2\|key_L_reg  " "    0.104               0.000 ps2:kb_ps2\|key_L_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 vga_top_level:vga_top\|vga_sync:videoSync\|pixel_clock_int  " "    0.323               0.000 vga_top_level:vga_top\|vga_sync:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 clk_50  " "    0.391               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 ps2:kb_ps2\|keyboard:u1\|keyboard_clk_filtered  " "    0.405               0.000 ps2:kb_ps2\|keyboard:u1\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 ps2:kb_ps2\|keyboard:u1\|scan_ready  " "    0.405               0.000 ps2:kb_ps2\|keyboard:u1\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 counter:game_cnt\|pulse  " "    0.406               0.000 counter:game_cnt\|pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 ps2:kb_ps2\|key_S_reg  " "    0.438               0.000 ps2:kb_ps2\|key_S_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764724420485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.228 " "Worst-case recovery slack is -1.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.228              -1.228 ps2:kb_ps2\|keyboard:u1\|ready_set  " "   -1.228              -1.228 ps2:kb_ps2\|keyboard:u1\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420490 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764724420490 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.657 " "Worst-case removal slack is 1.657" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.657               0.000 ps2:kb_ps2\|keyboard:u1\|ready_set  " "    1.657               0.000 ps2:kb_ps2\|keyboard:u1\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764724420495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -64.680 clk_50  " "   -3.000             -64.680 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693             -60.518 vga_top_level:vga_top\|vga_sync:videoSync\|pixel_clock_int  " "   -2.693             -60.518 vga_top_level:vga_top\|vga_sync:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -59.110 counter:game_cnt\|pulse  " "   -1.285             -59.110 counter:game_cnt\|pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -29.555 ps2:kb_ps2\|keyboard:u1\|keyboard_clk_filtered  " "   -1.285             -29.555 ps2:kb_ps2\|keyboard:u1\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 ps2:kb_ps2\|keyboard:u1\|scan_ready  " "   -1.285              -6.425 ps2:kb_ps2\|keyboard:u1\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 ps2:kb_ps2\|keyboard:u1\|ready_set  " "   -1.285              -1.285 ps2:kb_ps2\|keyboard:u1\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 ps2:kb_ps2\|key_S_reg  " "    0.392               0.000 ps2:kb_ps2\|key_S_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 ps2:kb_ps2\|key_L_reg  " "    0.398               0.000 ps2:kb_ps2\|key_L_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764724420499 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1764724420618 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1764724420635 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1764724420823 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764724420892 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1764724420903 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1764724420903 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.294 " "Worst-case setup slack is -4.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.294            -111.708 clk_50  " "   -4.294            -111.708 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.730            -127.059 counter:game_cnt\|pulse  " "   -3.730            -127.059 counter:game_cnt\|pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.561             -27.156 ps2:kb_ps2\|keyboard:u1\|keyboard_clk_filtered  " "   -2.561             -27.156 ps2:kb_ps2\|keyboard:u1\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.391              -7.093 ps2:kb_ps2\|keyboard:u1\|scan_ready  " "   -2.391              -7.093 ps2:kb_ps2\|keyboard:u1\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.333             -68.945 vga_top_level:vga_top\|vga_sync:videoSync\|pixel_clock_int  " "   -2.333             -68.945 vga_top_level:vga_top\|vga_sync:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.316              -2.373 ps2:kb_ps2\|key_S_reg  " "   -1.316              -2.373 ps2:kb_ps2\|key_S_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.951              -1.760 ps2:kb_ps2\|key_L_reg  " "   -0.951              -1.760 ps2:kb_ps2\|key_L_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420910 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764724420910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 ps2:kb_ps2\|key_L_reg  " "    0.188               0.000 ps2:kb_ps2\|key_L_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 vga_top_level:vga_top\|vga_sync:videoSync\|pixel_clock_int  " "    0.349               0.000 vga_top_level:vga_top\|vga_sync:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350               0.000 clk_50  " "    0.350               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 counter:game_cnt\|pulse  " "    0.356               0.000 counter:game_cnt\|pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 ps2:kb_ps2\|keyboard:u1\|keyboard_clk_filtered  " "    0.356               0.000 ps2:kb_ps2\|keyboard:u1\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 ps2:kb_ps2\|keyboard:u1\|scan_ready  " "    0.356               0.000 ps2:kb_ps2\|keyboard:u1\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.487               0.000 ps2:kb_ps2\|key_S_reg  " "    0.487               0.000 ps2:kb_ps2\|key_S_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420919 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764724420919 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.958 " "Worst-case recovery slack is -0.958" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.958              -0.958 ps2:kb_ps2\|keyboard:u1\|ready_set  " "   -0.958              -0.958 ps2:kb_ps2\|keyboard:u1\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764724420928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.439 " "Worst-case removal slack is 1.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.439               0.000 ps2:kb_ps2\|keyboard:u1\|ready_set  " "    1.439               0.000 ps2:kb_ps2\|keyboard:u1\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764724420935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -64.680 clk_50  " "   -3.000             -64.680 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649             -60.474 vga_top_level:vga_top\|vga_sync:videoSync\|pixel_clock_int  " "   -2.649             -60.474 vga_top_level:vga_top\|vga_sync:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -59.110 counter:game_cnt\|pulse  " "   -1.285             -59.110 counter:game_cnt\|pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -29.555 ps2:kb_ps2\|keyboard:u1\|keyboard_clk_filtered  " "   -1.285             -29.555 ps2:kb_ps2\|keyboard:u1\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 ps2:kb_ps2\|keyboard:u1\|scan_ready  " "   -1.285              -6.425 ps2:kb_ps2\|keyboard:u1\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 ps2:kb_ps2\|keyboard:u1\|ready_set  " "   -1.285              -1.285 ps2:kb_ps2\|keyboard:u1\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 ps2:kb_ps2\|key_S_reg  " "    0.454               0.000 ps2:kb_ps2\|key_S_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.471               0.000 ps2:kb_ps2\|key_L_reg  " "    0.471               0.000 ps2:kb_ps2\|key_L_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724420940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764724420940 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1764724421095 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764724421153 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1764724421155 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1764724421155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.747 " "Worst-case setup slack is -1.747" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724421165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724421165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.747             -39.253 clk_50  " "   -1.747             -39.253 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724421165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.558             -49.123 counter:game_cnt\|pulse  " "   -1.558             -49.123 counter:game_cnt\|pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724421165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.014              -3.755 ps2:kb_ps2\|keyboard:u1\|keyboard_clk_filtered  " "   -1.014              -3.755 ps2:kb_ps2\|keyboard:u1\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724421165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.898              -1.731 ps2:kb_ps2\|keyboard:u1\|scan_ready  " "   -0.898              -1.731 ps2:kb_ps2\|keyboard:u1\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724421165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.726             -16.540 vga_top_level:vga_top\|vga_sync:videoSync\|pixel_clock_int  " "   -0.726             -16.540 vga_top_level:vga_top\|vga_sync:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724421165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.334              -0.535 ps2:kb_ps2\|key_S_reg  " "   -0.334              -0.535 ps2:kb_ps2\|key_S_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724421165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.106              -0.137 ps2:kb_ps2\|key_L_reg  " "   -0.106              -0.137 ps2:kb_ps2\|key_L_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724421165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764724421165 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.131 " "Worst-case hold slack is 0.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724421174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724421174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 ps2:kb_ps2\|key_L_reg  " "    0.131               0.000 ps2:kb_ps2\|key_L_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724421174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 vga_top_level:vga_top\|vga_sync:videoSync\|pixel_clock_int  " "    0.140               0.000 vga_top_level:vga_top\|vga_sync:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724421174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 clk_50  " "    0.158               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724421174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 counter:game_cnt\|pulse  " "    0.183               0.000 counter:game_cnt\|pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724421174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 ps2:kb_ps2\|keyboard:u1\|keyboard_clk_filtered  " "    0.184               0.000 ps2:kb_ps2\|keyboard:u1\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724421174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 ps2:kb_ps2\|keyboard:u1\|scan_ready  " "    0.184               0.000 ps2:kb_ps2\|keyboard:u1\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724421174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314               0.000 ps2:kb_ps2\|key_S_reg  " "    0.314               0.000 ps2:kb_ps2\|key_S_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724421174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764724421174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.253 " "Worst-case recovery slack is -0.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724421183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724421183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.253              -0.253 ps2:kb_ps2\|keyboard:u1\|ready_set  " "   -0.253              -0.253 ps2:kb_ps2\|keyboard:u1\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724421183 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764724421183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.947 " "Worst-case removal slack is 0.947" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724421191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724421191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.947               0.000 ps2:kb_ps2\|keyboard:u1\|ready_set  " "    0.947               0.000 ps2:kb_ps2\|keyboard:u1\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724421191 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764724421191 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724421198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724421198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -53.918 clk_50  " "   -3.000             -53.918 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724421198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -46.000 counter:game_cnt\|pulse  " "   -1.000             -46.000 counter:game_cnt\|pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724421198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -46.000 vga_top_level:vga_top\|vga_sync:videoSync\|pixel_clock_int  " "   -1.000             -46.000 vga_top_level:vga_top\|vga_sync:videoSync\|pixel_clock_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724421198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -23.000 ps2:kb_ps2\|keyboard:u1\|keyboard_clk_filtered  " "   -1.000             -23.000 ps2:kb_ps2\|keyboard:u1\|keyboard_clk_filtered " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724421198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 ps2:kb_ps2\|keyboard:u1\|scan_ready  " "   -1.000              -5.000 ps2:kb_ps2\|keyboard:u1\|scan_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724421198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 ps2:kb_ps2\|keyboard:u1\|ready_set  " "   -1.000              -1.000 ps2:kb_ps2\|keyboard:u1\|ready_set " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724421198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 ps2:kb_ps2\|key_L_reg  " "    0.325               0.000 ps2:kb_ps2\|key_L_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724421198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 ps2:kb_ps2\|key_S_reg  " "    0.341               0.000 ps2:kb_ps2\|key_S_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764724421198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764724421198 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1764724421674 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1764724421675 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4980 " "Peak virtual memory: 4980 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764724421755 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  2 19:13:41 2025 " "Processing ended: Tue Dec  2 19:13:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764724421755 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764724421755 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764724421755 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1764724421755 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 70 s " "Quartus Prime Full Compilation was successful. 0 errors, 70 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1764724422455 ""}
