Classic Timing Analyzer report for tutor3
Tue Mar 05 17:31:40 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK_50Mhz'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                 ;
+------------------------------+-------+---------------+----------------------------------+------------------------------+----------------------------------------------------------------------------------------+------------+-----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                         ; To                                                                                     ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------------------------+----------------------------------------------------------------------------------------+------------+-----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.197 ns                         ; KEY3_ACLR                    ; LCD_Display:inst1|CLK_COUNT_400HZ[0]                                                   ; --         ; CLK_50Mhz ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 15.450 ns                        ; LCD_Display:inst1|LCD_RW_INT ; LCD_RW                                                                                 ; CLK_50Mhz  ; --        ; 0            ;
; Worst-case th                ; N/A   ; None          ; 5.332 ns                         ; SW2_MODE                     ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; --         ; CLK_50Mhz ; 0            ;
; Clock Setup: 'CLK_50Mhz'     ; N/A   ; None          ; 176.58 MHz ( period = 5.663 ns ) ; clk_div:inst|clock_10Khz_int ; clk_div:inst|clock_10Khz_reg                                                           ; CLK_50Mhz  ; CLK_50Mhz ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                              ;                                                                                        ;            ;           ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------------------------+----------------------------------------------------------------------------------------+------------+-----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; Off                ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK_50Mhz       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_50Mhz'                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------+---------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                   ; To                                          ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------+---------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 176.58 MHz ( period = 5.663 ns )                    ; clk_div:inst|clock_10Khz_int                                                           ; clk_div:inst|clock_10Khz_reg                ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 0.819 ns                ;
; N/A                                     ; 204.71 MHz ( period = 4.885 ns )                    ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.668 ns                ;
; N/A                                     ; 206.74 MHz ( period = 4.837 ns )                    ; clk_div:inst|clock_100hz_int                                                           ; clk_div:inst|clock_100hz_reg                ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 0.710 ns                ;
; N/A                                     ; 209.16 MHz ( period = 4.781 ns )                    ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.564 ns                ;
; N/A                                     ; 213.04 MHz ( period = 4.694 ns )                    ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.477 ns                ;
; N/A                                     ; 219.59 MHz ( period = 4.554 ns )                    ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.335 ns                ;
; N/A                                     ; 220.02 MHz ( period = 4.545 ns )                    ; clk_div:inst|clock_1Khz_int                                                            ; clk_div:inst|clock_1Khz_reg                 ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 0.712 ns                ;
; N/A                                     ; 222.47 MHz ( period = 4.495 ns )                    ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.282 ns                ;
; N/A                                     ; 223.02 MHz ( period = 4.484 ns )                    ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.267 ns                ;
; N/A                                     ; 224.72 MHz ( period = 4.450 ns )                    ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.231 ns                ;
; N/A                                     ; 226.45 MHz ( period = 4.416 ns )                    ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.200 ns                ;
; N/A                                     ; 227.74 MHz ( period = 4.391 ns )                    ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.178 ns                ;
; N/A                                     ; 229.20 MHz ( period = 4.363 ns )                    ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.144 ns                ;
; N/A                                     ; 231.91 MHz ( period = 4.312 ns )                    ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.096 ns                ;
; N/A                                     ; 232.34 MHz ( period = 4.304 ns )                    ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.091 ns                ;
; N/A                                     ; 232.45 MHz ( period = 4.302 ns )                    ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.086 ns                ;
; N/A                                     ; 232.45 MHz ( period = 4.302 ns )                    ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.086 ns                ;
; N/A                                     ; 233.21 MHz ( period = 4.288 ns )                    ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.069 ns                ;
; N/A                                     ; 233.64 MHz ( period = 4.280 ns )                    ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.064 ns                ;
; N/A                                     ; 233.64 MHz ( period = 4.280 ns )                    ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.677 ns                ;
; N/A                                     ; 235.24 MHz ( period = 4.251 ns )                    ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.038 ns                ;
; N/A                                     ; 236.69 MHz ( period = 4.225 ns )                    ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 4.009 ns                ;
; N/A                                     ; 238.21 MHz ( period = 4.198 ns )                    ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; 238.21 MHz ( period = 4.198 ns )                    ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; 239.46 MHz ( period = 4.176 ns )                    ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.960 ns                ;
; N/A                                     ; 243.25 MHz ( period = 4.111 ns )                    ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.895 ns                ;
; N/A                                     ; 243.25 MHz ( period = 4.111 ns )                    ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.895 ns                ;
; N/A                                     ; 244.56 MHz ( period = 4.089 ns )                    ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.873 ns                ;
; N/A                                     ; 247.40 MHz ( period = 4.042 ns )                    ; clk_div:inst|clock_100Khz_int                                                          ; clk_div:inst|clock_100Khz_reg               ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 0.541 ns                ;
; N/A                                     ; 249.07 MHz ( period = 4.015 ns )                    ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.799 ns                ;
; N/A                                     ; 252.97 MHz ( period = 3.953 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[9]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.739 ns                ;
; N/A                                     ; 252.97 MHz ( period = 3.953 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[7]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.739 ns                ;
; N/A                                     ; 252.97 MHz ( period = 3.953 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[6]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.739 ns                ;
; N/A                                     ; 252.97 MHz ( period = 3.953 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[5]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.739 ns                ;
; N/A                                     ; 252.97 MHz ( period = 3.953 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[8]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.739 ns                ;
; N/A                                     ; 252.97 MHz ( period = 3.953 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[4]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.739 ns                ;
; N/A                                     ; 252.97 MHz ( period = 3.953 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[3]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.739 ns                ;
; N/A                                     ; 252.97 MHz ( period = 3.953 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[2]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.739 ns                ;
; N/A                                     ; 252.97 MHz ( period = 3.953 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[1]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.739 ns                ;
; N/A                                     ; 252.97 MHz ( period = 3.953 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[0]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.739 ns                ;
; N/A                                     ; 253.23 MHz ( period = 3.949 ns )                    ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.344 ns                ;
; N/A                                     ; 253.42 MHz ( period = 3.946 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[9]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.732 ns                ;
; N/A                                     ; 253.42 MHz ( period = 3.946 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[7]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.732 ns                ;
; N/A                                     ; 253.42 MHz ( period = 3.946 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[6]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.732 ns                ;
; N/A                                     ; 253.42 MHz ( period = 3.946 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[5]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.732 ns                ;
; N/A                                     ; 253.42 MHz ( period = 3.946 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[8]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.732 ns                ;
; N/A                                     ; 253.42 MHz ( period = 3.946 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[4]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.732 ns                ;
; N/A                                     ; 253.42 MHz ( period = 3.946 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[3]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.732 ns                ;
; N/A                                     ; 253.42 MHz ( period = 3.946 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[2]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.732 ns                ;
; N/A                                     ; 253.42 MHz ( period = 3.946 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[1]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.732 ns                ;
; N/A                                     ; 253.42 MHz ( period = 3.946 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[0]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.732 ns                ;
; N/A                                     ; 253.61 MHz ( period = 3.943 ns )                    ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.340 ns                ;
; N/A                                     ; 254.97 MHz ( period = 3.922 ns )                    ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.319 ns                ;
; N/A                                     ; 256.34 MHz ( period = 3.901 ns )                    ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.685 ns                ;
; N/A                                     ; 256.34 MHz ( period = 3.901 ns )                    ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.685 ns                ;
; N/A                                     ; 257.07 MHz ( period = 3.890 ns )                    ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.673 ns                ;
; N/A                                     ; 257.80 MHz ( period = 3.879 ns )                    ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.663 ns                ;
; N/A                                     ; 258.60 MHz ( period = 3.867 ns )                    ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.262 ns                ;
; N/A                                     ; 260.69 MHz ( period = 3.836 ns )                    ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.233 ns                ;
; N/A                                     ; 262.19 MHz ( period = 3.814 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[9]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.600 ns                ;
; N/A                                     ; 262.19 MHz ( period = 3.814 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[7]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.600 ns                ;
; N/A                                     ; 262.19 MHz ( period = 3.814 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[6]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.600 ns                ;
; N/A                                     ; 262.19 MHz ( period = 3.814 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[5]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.600 ns                ;
; N/A                                     ; 262.19 MHz ( period = 3.814 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[8]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.600 ns                ;
; N/A                                     ; 262.19 MHz ( period = 3.814 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[4]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.600 ns                ;
; N/A                                     ; 262.19 MHz ( period = 3.814 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[3]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.600 ns                ;
; N/A                                     ; 262.19 MHz ( period = 3.814 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[2]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.600 ns                ;
; N/A                                     ; 262.19 MHz ( period = 3.814 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[1]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.600 ns                ;
; N/A                                     ; 262.19 MHz ( period = 3.814 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[0]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.600 ns                ;
; N/A                                     ; 262.47 MHz ( period = 3.810 ns )                    ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.211 ns                ;
; N/A                                     ; 263.30 MHz ( period = 3.798 ns )                    ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; 264.62 MHz ( period = 3.779 ns )                    ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.566 ns                ;
; N/A                                     ; 265.18 MHz ( period = 3.771 ns )                    ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.168 ns                ;
; N/A                                     ; 265.96 MHz ( period = 3.760 ns )                    ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.157 ns                ;
; N/A                                     ; 270.20 MHz ( period = 3.701 ns )                    ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.096 ns                ;
; N/A                                     ; 270.93 MHz ( period = 3.691 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[9]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.477 ns                ;
; N/A                                     ; 270.93 MHz ( period = 3.691 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[7]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.477 ns                ;
; N/A                                     ; 270.93 MHz ( period = 3.691 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[6]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.477 ns                ;
; N/A                                     ; 270.93 MHz ( period = 3.691 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[5]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.477 ns                ;
; N/A                                     ; 270.93 MHz ( period = 3.691 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[8]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.477 ns                ;
; N/A                                     ; 270.93 MHz ( period = 3.691 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[4]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.477 ns                ;
; N/A                                     ; 270.93 MHz ( period = 3.691 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[3]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.477 ns                ;
; N/A                                     ; 270.93 MHz ( period = 3.691 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[2]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.477 ns                ;
; N/A                                     ; 270.93 MHz ( period = 3.691 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[1]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.477 ns                ;
; N/A                                     ; 270.93 MHz ( period = 3.691 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[0]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.477 ns                ;
; N/A                                     ; 271.08 MHz ( period = 3.689 ns )                    ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.084 ns                ;
; N/A                                     ; 271.15 MHz ( period = 3.688 ns )                    ; LCD_Display:inst1|state.DROP_LCD_E                                                     ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.480 ns                ;
; N/A                                     ; 271.44 MHz ( period = 3.684 ns )                    ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.079 ns                ;
; N/A                                     ; 278.47 MHz ( period = 3.591 ns )                    ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.372 ns                ;
; N/A                                     ; 278.47 MHz ( period = 3.591 ns )                    ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.986 ns                ;
; N/A                                     ; 283.29 MHz ( period = 3.530 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[12]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.314 ns                ;
; N/A                                     ; 283.29 MHz ( period = 3.530 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[15]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.314 ns                ;
; N/A                                     ; 283.29 MHz ( period = 3.530 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[14]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.314 ns                ;
; N/A                                     ; 283.29 MHz ( period = 3.530 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[13]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.314 ns                ;
; N/A                                     ; 283.29 MHz ( period = 3.530 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[19]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.314 ns                ;
; N/A                                     ; 283.29 MHz ( period = 3.530 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[17]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.314 ns                ;
; N/A                                     ; 283.29 MHz ( period = 3.530 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[18]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.314 ns                ;
; N/A                                     ; 283.29 MHz ( period = 3.530 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[16]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.314 ns                ;
; N/A                                     ; 283.29 MHz ( period = 3.530 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[11]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.314 ns                ;
; N/A                                     ; 283.29 MHz ( period = 3.530 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[10]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.314 ns                ;
; N/A                                     ; 283.69 MHz ( period = 3.525 ns )                    ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.923 ns                ;
; N/A                                     ; 283.85 MHz ( period = 3.523 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[12]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.307 ns                ;
; N/A                                     ; 283.85 MHz ( period = 3.523 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[15]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.307 ns                ;
; N/A                                     ; 283.85 MHz ( period = 3.523 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[14]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.307 ns                ;
; N/A                                     ; 283.85 MHz ( period = 3.523 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[13]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.307 ns                ;
; N/A                                     ; 283.85 MHz ( period = 3.523 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[19]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.307 ns                ;
; N/A                                     ; 283.85 MHz ( period = 3.523 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[17]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.307 ns                ;
; N/A                                     ; 283.85 MHz ( period = 3.523 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[18]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.307 ns                ;
; N/A                                     ; 283.85 MHz ( period = 3.523 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[16]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.307 ns                ;
; N/A                                     ; 283.85 MHz ( period = 3.523 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[11]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.307 ns                ;
; N/A                                     ; 283.85 MHz ( period = 3.523 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[10]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.307 ns                ;
; N/A                                     ; 284.58 MHz ( period = 3.514 ns )                    ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.915 ns                ;
; N/A                                     ; 284.66 MHz ( period = 3.513 ns )                    ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.911 ns                ;
; N/A                                     ; 285.31 MHz ( period = 3.505 ns )                    ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.900 ns                ;
; N/A                                     ; 285.88 MHz ( period = 3.498 ns )                    ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.895 ns                ;
; N/A                                     ; 286.86 MHz ( period = 3.486 ns )                    ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; LCD_Display:inst1|DATA_BUS_VALUE[2]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.883 ns                ;
; N/A                                     ; 290.19 MHz ( period = 3.446 ns )                    ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.847 ns                ;
; N/A                                     ; 290.28 MHz ( period = 3.445 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[9]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.231 ns                ;
; N/A                                     ; 290.28 MHz ( period = 3.445 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[7]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.231 ns                ;
; N/A                                     ; 290.28 MHz ( period = 3.445 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[6]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.231 ns                ;
; N/A                                     ; 290.28 MHz ( period = 3.445 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[5]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.231 ns                ;
; N/A                                     ; 290.28 MHz ( period = 3.445 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[8]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.231 ns                ;
; N/A                                     ; 290.28 MHz ( period = 3.445 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[4]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.231 ns                ;
; N/A                                     ; 290.28 MHz ( period = 3.445 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[3]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.231 ns                ;
; N/A                                     ; 290.28 MHz ( period = 3.445 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[2]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.231 ns                ;
; N/A                                     ; 290.28 MHz ( period = 3.445 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[1]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.231 ns                ;
; N/A                                     ; 290.28 MHz ( period = 3.445 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[0]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.231 ns                ;
; N/A                                     ; 290.70 MHz ( period = 3.440 ns )                    ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; LCD_Display:inst1|DATA_BUS_VALUE[3]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.835 ns                ;
; N/A                                     ; 291.38 MHz ( period = 3.432 ns )                    ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.830 ns                ;
; N/A                                     ; 292.91 MHz ( period = 3.414 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[15]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.202 ns                ;
; N/A                                     ; 292.91 MHz ( period = 3.414 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[15]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.202 ns                ;
; N/A                                     ; 292.91 MHz ( period = 3.414 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[15]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.202 ns                ;
; N/A                                     ; 292.91 MHz ( period = 3.414 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[15]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.202 ns                ;
; N/A                                     ; 292.91 MHz ( period = 3.414 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[15]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.202 ns                ;
; N/A                                     ; 292.91 MHz ( period = 3.414 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[15]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.202 ns                ;
; N/A                                     ; 292.91 MHz ( period = 3.414 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[15]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.202 ns                ;
; N/A                                     ; 292.91 MHz ( period = 3.414 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[15]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.202 ns                ;
; N/A                                     ; 292.91 MHz ( period = 3.414 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[15]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.202 ns                ;
; N/A                                     ; 292.91 MHz ( period = 3.414 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[15]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.202 ns                ;
; N/A                                     ; 293.08 MHz ( period = 3.412 ns )                    ; LCD_Display:inst1|state.DROP_LCD_E                                                     ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.201 ns                ;
; N/A                                     ; 293.17 MHz ( period = 3.411 ns )                    ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.809 ns                ;
; N/A                                     ; 293.17 MHz ( period = 3.411 ns )                    ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.809 ns                ;
; N/A                                     ; 294.20 MHz ( period = 3.399 ns )                    ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.797 ns                ;
; N/A                                     ; 294.20 MHz ( period = 3.399 ns )                    ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.797 ns                ;
; N/A                                     ; 294.90 MHz ( period = 3.391 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[12]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.175 ns                ;
; N/A                                     ; 294.90 MHz ( period = 3.391 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[15]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.175 ns                ;
; N/A                                     ; 294.90 MHz ( period = 3.391 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[14]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.175 ns                ;
; N/A                                     ; 294.90 MHz ( period = 3.391 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[13]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.175 ns                ;
; N/A                                     ; 294.90 MHz ( period = 3.391 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[19]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.175 ns                ;
; N/A                                     ; 294.90 MHz ( period = 3.391 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[17]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.175 ns                ;
; N/A                                     ; 294.90 MHz ( period = 3.391 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[18]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.175 ns                ;
; N/A                                     ; 294.90 MHz ( period = 3.391 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[16]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.175 ns                ;
; N/A                                     ; 294.90 MHz ( period = 3.391 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[11]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.175 ns                ;
; N/A                                     ; 294.90 MHz ( period = 3.391 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[10]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.175 ns                ;
; N/A                                     ; 295.07 MHz ( period = 3.389 ns )                    ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.787 ns                ;
; N/A                                     ; 295.77 MHz ( period = 3.381 ns )                    ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.782 ns                ;
; N/A                                     ; 295.86 MHz ( period = 3.380 ns )                    ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; LCD_Display:inst1|DATA_BUS_VALUE[1]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.781 ns                ;
; N/A                                     ; 295.95 MHz ( period = 3.379 ns )                    ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.777 ns                ;
; N/A                                     ; 296.12 MHz ( period = 3.377 ns )                    ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.775 ns                ;
; N/A                                     ; 297.00 MHz ( period = 3.367 ns )                    ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.765 ns                ;
; N/A                                     ; 301.39 MHz ( period = 3.318 ns )                    ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.716 ns                ;
; N/A                                     ; 301.39 MHz ( period = 3.318 ns )                    ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.716 ns                ;
; N/A                                     ; 302.85 MHz ( period = 3.302 ns )                    ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.700 ns                ;
; N/A                                     ; 303.21 MHz ( period = 3.298 ns )                    ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.696 ns                ;
; N/A                                     ; 303.40 MHz ( period = 3.296 ns )                    ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.694 ns                ;
; N/A                                     ; 306.00 MHz ( period = 3.268 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[12]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.052 ns                ;
; N/A                                     ; 306.00 MHz ( period = 3.268 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[15]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.052 ns                ;
; N/A                                     ; 306.00 MHz ( period = 3.268 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[14]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.052 ns                ;
; N/A                                     ; 306.00 MHz ( period = 3.268 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[13]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.052 ns                ;
; N/A                                     ; 306.00 MHz ( period = 3.268 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[19]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.052 ns                ;
; N/A                                     ; 306.00 MHz ( period = 3.268 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[17]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.052 ns                ;
; N/A                                     ; 306.00 MHz ( period = 3.268 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[18]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.052 ns                ;
; N/A                                     ; 306.00 MHz ( period = 3.268 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[16]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.052 ns                ;
; N/A                                     ; 306.00 MHz ( period = 3.268 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[11]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.052 ns                ;
; N/A                                     ; 306.00 MHz ( period = 3.268 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; LCD_Display:inst1|CLK_COUNT_400HZ[10]       ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.052 ns                ;
; N/A                                     ; 307.41 MHz ( period = 3.253 ns )                    ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; LCD_Display:inst1|DATA_BUS_VALUE[5]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.651 ns                ;
; N/A                                     ; 307.41 MHz ( period = 3.253 ns )                    ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; LCD_Display:inst1|DATA_BUS_VALUE[4]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.651 ns                ;
; N/A                                     ; 308.07 MHz ( period = 3.246 ns )                    ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; LCD_Display:inst1|next_command.Print_String ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.033 ns                ;
; N/A                                     ; 309.02 MHz ( period = 3.236 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[14]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.024 ns                ;
; N/A                                     ; 309.02 MHz ( period = 3.236 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[14]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.024 ns                ;
; N/A                                     ; 309.02 MHz ( period = 3.236 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[14]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.024 ns                ;
; N/A                                     ; 309.02 MHz ( period = 3.236 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[14]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.024 ns                ;
; N/A                                     ; 309.02 MHz ( period = 3.236 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[14]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.024 ns                ;
; N/A                                     ; 309.02 MHz ( period = 3.236 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[14]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.024 ns                ;
; N/A                                     ; 309.02 MHz ( period = 3.236 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[14]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.024 ns                ;
; N/A                                     ; 309.02 MHz ( period = 3.236 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[14]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.024 ns                ;
; N/A                                     ; 309.02 MHz ( period = 3.236 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[14]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.024 ns                ;
; N/A                                     ; 309.02 MHz ( period = 3.236 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[14]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.024 ns                ;
; N/A                                     ; 309.50 MHz ( period = 3.231 ns )                    ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; LCD_Display:inst1|DATA_BUS_VALUE[6]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 2.629 ns                ;
; N/A                                     ; 310.17 MHz ( period = 3.224 ns )                    ; LCD_Display:inst1|state.DISPLAY_CLEAR                                                  ; LCD_Display:inst1|DATA_BUS_VALUE[0]         ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.010 ns                ;
; N/A                                     ; 310.75 MHz ( period = 3.218 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[19]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[9]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.006 ns                ;
; N/A                                     ; 310.75 MHz ( period = 3.218 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[19]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[7]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.006 ns                ;
; N/A                                     ; 310.75 MHz ( period = 3.218 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[19]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[6]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.006 ns                ;
; N/A                                     ; 310.75 MHz ( period = 3.218 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[19]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[5]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.006 ns                ;
; N/A                                     ; 310.75 MHz ( period = 3.218 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[19]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[8]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.006 ns                ;
; N/A                                     ; 310.75 MHz ( period = 3.218 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[19]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[4]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.006 ns                ;
; N/A                                     ; 310.75 MHz ( period = 3.218 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[19]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[3]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.006 ns                ;
; N/A                                     ; 310.75 MHz ( period = 3.218 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[19]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[2]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.006 ns                ;
; N/A                                     ; 310.75 MHz ( period = 3.218 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[19]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[1]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.006 ns                ;
; N/A                                     ; 310.75 MHz ( period = 3.218 ns )                    ; LCD_Display:inst1|CLK_COUNT_400HZ[19]                                                  ; LCD_Display:inst1|CLK_COUNT_400HZ[0]        ; CLK_50Mhz  ; CLK_50Mhz ; None                        ; None                      ; 3.006 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                        ;                                             ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------+---------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                ;
+-------+--------------+------------+-----------+----------------------------------------------------------------------------------------+-----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                                                                                     ; To Clock  ;
+-------+--------------+------------+-----------+----------------------------------------------------------------------------------------+-----------+
; N/A   ; None         ; 6.197 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; CLK_50Mhz ;
; N/A   ; None         ; 6.197 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; CLK_50Mhz ;
; N/A   ; None         ; 6.197 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; CLK_50Mhz ;
; N/A   ; None         ; 6.197 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; CLK_50Mhz ;
; N/A   ; None         ; 6.197 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; CLK_50Mhz ;
; N/A   ; None         ; 6.197 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[4]                                                   ; CLK_50Mhz ;
; N/A   ; None         ; 6.197 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[3]                                                   ; CLK_50Mhz ;
; N/A   ; None         ; 6.197 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[2]                                                   ; CLK_50Mhz ;
; N/A   ; None         ; 6.197 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[1]                                                   ; CLK_50Mhz ;
; N/A   ; None         ; 6.197 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[0]                                                   ; CLK_50Mhz ;
; N/A   ; None         ; 5.774 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[12]                                                  ; CLK_50Mhz ;
; N/A   ; None         ; 5.774 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[15]                                                  ; CLK_50Mhz ;
; N/A   ; None         ; 5.774 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[14]                                                  ; CLK_50Mhz ;
; N/A   ; None         ; 5.774 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[13]                                                  ; CLK_50Mhz ;
; N/A   ; None         ; 5.774 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[19]                                                  ; CLK_50Mhz ;
; N/A   ; None         ; 5.774 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[17]                                                  ; CLK_50Mhz ;
; N/A   ; None         ; 5.774 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[18]                                                  ; CLK_50Mhz ;
; N/A   ; None         ; 5.774 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[16]                                                  ; CLK_50Mhz ;
; N/A   ; None         ; 5.774 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[11]                                                  ; CLK_50Mhz ;
; N/A   ; None         ; 5.774 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[10]                                                  ; CLK_50Mhz ;
; N/A   ; None         ; 4.463 ns   ; KEY3_ACLR ; LCD_Display:inst1|CLK_400HZ                                                            ; CLK_50Mhz ;
; N/A   ; None         ; 0.991 ns   ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; 0.991 ns   ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; 0.991 ns   ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; 0.991 ns   ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; 0.991 ns   ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; CLK_50Mhz ;
; N/A   ; None         ; -2.800 ns  ; SW0_PULSE ; debounce:inst3|SHIFT_PB[3]                                                             ; CLK_50Mhz ;
; N/A   ; None         ; -4.124 ns  ; SW2_MODE  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; CLK_50Mhz ;
; N/A   ; None         ; -4.195 ns  ; SW2_MODE  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; CLK_50Mhz ;
; N/A   ; None         ; -4.266 ns  ; SW2_MODE  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; CLK_50Mhz ;
; N/A   ; None         ; -4.337 ns  ; SW2_MODE  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ; CLK_50Mhz ;
; N/A   ; None         ; -4.408 ns  ; SW2_MODE  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; CLK_50Mhz ;
; N/A   ; None         ; -4.479 ns  ; SW2_MODE  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; CLK_50Mhz ;
; N/A   ; None         ; -4.550 ns  ; SW2_MODE  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; CLK_50Mhz ;
; N/A   ; None         ; -5.027 ns  ; SW2_MODE  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; CLK_50Mhz ;
+-------+--------------+------------+-----------+----------------------------------------------------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------+
; tco                                                                                                ;
+-------+--------------+------------+-------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                ; To          ; From Clock ;
+-------+--------------+------------+-------------------------------------+-------------+------------+
; N/A   ; None         ; 15.450 ns  ; LCD_Display:inst1|LCD_RW_INT        ; LCD_RW      ; CLK_50Mhz  ;
; N/A   ; None         ; 15.418 ns  ; LCD_Display:inst1|LCD_RW_INT        ; DATA_BUS[7] ; CLK_50Mhz  ;
; N/A   ; None         ; 15.412 ns  ; LCD_Display:inst1|LCD_RW_INT        ; DATA_BUS[0] ; CLK_50Mhz  ;
; N/A   ; None         ; 15.412 ns  ; LCD_Display:inst1|LCD_RW_INT        ; DATA_BUS[1] ; CLK_50Mhz  ;
; N/A   ; None         ; 15.135 ns  ; LCD_Display:inst1|LCD_RW_INT        ; DATA_BUS[2] ; CLK_50Mhz  ;
; N/A   ; None         ; 15.135 ns  ; LCD_Display:inst1|LCD_RW_INT        ; DATA_BUS[3] ; CLK_50Mhz  ;
; N/A   ; None         ; 15.135 ns  ; LCD_Display:inst1|LCD_RW_INT        ; DATA_BUS[6] ; CLK_50Mhz  ;
; N/A   ; None         ; 15.125 ns  ; LCD_Display:inst1|LCD_RW_INT        ; DATA_BUS[5] ; CLK_50Mhz  ;
; N/A   ; None         ; 15.115 ns  ; LCD_Display:inst1|LCD_RW_INT        ; DATA_BUS[4] ; CLK_50Mhz  ;
; N/A   ; None         ; 15.060 ns  ; LCD_Display:inst1|DATA_BUS_VALUE[1] ; DATA_BUS[1] ; CLK_50Mhz  ;
; N/A   ; None         ; 15.040 ns  ; LCD_Display:inst1|DATA_BUS_VALUE[6] ; DATA_BUS[6] ; CLK_50Mhz  ;
; N/A   ; None         ; 14.802 ns  ; LCD_Display:inst1|DATA_BUS_VALUE[2] ; DATA_BUS[2] ; CLK_50Mhz  ;
; N/A   ; None         ; 14.500 ns  ; LCD_Display:inst1|DATA_BUS_VALUE[0] ; DATA_BUS[0] ; CLK_50Mhz  ;
; N/A   ; None         ; 14.388 ns  ; LCD_Display:inst1|LCD_E             ; LCD_EN      ; CLK_50Mhz  ;
; N/A   ; None         ; 14.163 ns  ; LCD_Display:inst1|DATA_BUS_VALUE[7] ; DATA_BUS[7] ; CLK_50Mhz  ;
; N/A   ; None         ; 13.261 ns  ; LCD_Display:inst1|LCD_RS            ; LCD_RS      ; CLK_50Mhz  ;
; N/A   ; None         ; 13.252 ns  ; LCD_Display:inst1|DATA_BUS_VALUE[3] ; DATA_BUS[3] ; CLK_50Mhz  ;
; N/A   ; None         ; 13.133 ns  ; LCD_Display:inst1|DATA_BUS_VALUE[5] ; DATA_BUS[5] ; CLK_50Mhz  ;
; N/A   ; None         ; 13.059 ns  ; LCD_Display:inst1|DATA_BUS_VALUE[4] ; DATA_BUS[4] ; CLK_50Mhz  ;
+-------+--------------+------------+-------------------------------------+-------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                       ;
+---------------+-------------+-----------+-----------+----------------------------------------------------------------------------------------+-----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                                                                                     ; To Clock  ;
+---------------+-------------+-----------+-----------+----------------------------------------------------------------------------------------+-----------+
; N/A           ; None        ; 5.332 ns  ; SW2_MODE  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3] ; CLK_50Mhz ;
; N/A           ; None        ; 5.331 ns  ; SW2_MODE  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[1] ; CLK_50Mhz ;
; N/A           ; None        ; 5.264 ns  ; SW2_MODE  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[2] ; CLK_50Mhz ;
; N/A           ; None        ; 5.264 ns  ; SW2_MODE  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[4] ; CLK_50Mhz ;
; N/A           ; None        ; 5.262 ns  ; SW2_MODE  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[6] ; CLK_50Mhz ;
; N/A           ; None        ; 5.261 ns  ; SW2_MODE  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[5] ; CLK_50Mhz ;
; N/A           ; None        ; 5.257 ns  ; SW2_MODE  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[0] ; CLK_50Mhz ;
; N/A           ; None        ; 4.874 ns  ; SW2_MODE  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[7] ; CLK_50Mhz ;
; N/A           ; None        ; 3.030 ns  ; SW0_PULSE ; debounce:inst3|SHIFT_PB[3]                                                             ; CLK_50Mhz ;
; N/A           ; None        ; -0.761 ns ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[3]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; -0.761 ns ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[2]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; -0.761 ns ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[0]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; -0.761 ns ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[1]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; -0.761 ns ; KEY3_ACLR ; LCD_Display:inst1|CHAR_COUNT[4]                                                        ; CLK_50Mhz ;
; N/A           ; None        ; -4.233 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_400HZ                                                            ; CLK_50Mhz ;
; N/A           ; None        ; -5.544 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[12]                                                  ; CLK_50Mhz ;
; N/A           ; None        ; -5.544 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[15]                                                  ; CLK_50Mhz ;
; N/A           ; None        ; -5.544 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[14]                                                  ; CLK_50Mhz ;
; N/A           ; None        ; -5.544 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[13]                                                  ; CLK_50Mhz ;
; N/A           ; None        ; -5.544 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[19]                                                  ; CLK_50Mhz ;
; N/A           ; None        ; -5.544 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[17]                                                  ; CLK_50Mhz ;
; N/A           ; None        ; -5.544 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[18]                                                  ; CLK_50Mhz ;
; N/A           ; None        ; -5.544 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[16]                                                  ; CLK_50Mhz ;
; N/A           ; None        ; -5.544 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[11]                                                  ; CLK_50Mhz ;
; N/A           ; None        ; -5.544 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[10]                                                  ; CLK_50Mhz ;
; N/A           ; None        ; -5.967 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[9]                                                   ; CLK_50Mhz ;
; N/A           ; None        ; -5.967 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[7]                                                   ; CLK_50Mhz ;
; N/A           ; None        ; -5.967 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[6]                                                   ; CLK_50Mhz ;
; N/A           ; None        ; -5.967 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[5]                                                   ; CLK_50Mhz ;
; N/A           ; None        ; -5.967 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[8]                                                   ; CLK_50Mhz ;
; N/A           ; None        ; -5.967 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[4]                                                   ; CLK_50Mhz ;
; N/A           ; None        ; -5.967 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[3]                                                   ; CLK_50Mhz ;
; N/A           ; None        ; -5.967 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[2]                                                   ; CLK_50Mhz ;
; N/A           ; None        ; -5.967 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[1]                                                   ; CLK_50Mhz ;
; N/A           ; None        ; -5.967 ns ; KEY3_ACLR ; LCD_Display:inst1|CLK_COUNT_400HZ[0]                                                   ; CLK_50Mhz ;
+---------------+-------------+-----------+-----------+----------------------------------------------------------------------------------------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Mar 05 17:31:39 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off tutor3 -c tutor3 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK_50Mhz" is an undefined clock
Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clk_div:inst|clock_1Mhz_reg" as buffer
    Info: Detected ripple clock "clk_div:inst|clock_100Khz_reg" as buffer
    Info: Detected ripple clock "clk_div:inst|clock_10Khz_reg" as buffer
    Info: Detected ripple clock "clk_div:inst|clock_1Khz_reg" as buffer
    Info: Detected ripple clock "clk_div:inst|clock_100Hz" as buffer
    Info: Detected ripple clock "debounce:inst3|pb_debounced" as buffer
    Info: Detected ripple clock "LCD_Display:inst1|CLK_400HZ" as buffer
Info: Clock "CLK_50Mhz" has Internal fmax of 176.58 MHz between source register "clk_div:inst|clock_10Khz_int" and destination register "clk_div:inst|clock_10Khz_reg" (period= 5.663 ns)
    Info: + Longest register to register delay is 0.819 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y20_N17; Fanout = 2; REG Node = 'clk_div:inst|clock_10Khz_int'
        Info: 2: + IC(0.490 ns) + CELL(0.245 ns) = 0.735 ns; Loc. = LCCOMB_X24_Y19_N20; Fanout = 1; COMB Node = 'clk_div:inst|clock_10Khz_reg~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.819 ns; Loc. = LCFF_X24_Y19_N21; Fanout = 1; REG Node = 'clk_div:inst|clock_10Khz_reg'
        Info: Total cell delay = 0.329 ns ( 40.17 % )
        Info: Total interconnect delay = 0.490 ns ( 59.83 % )
    Info: - Smallest clock skew is -4.630 ns
        Info: + Shortest clock path from clock "CLK_50Mhz" to destination register is 2.608 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_50Mhz'
            Info: 2: + IC(1.072 ns) + CELL(0.537 ns) = 2.608 ns; Loc. = LCFF_X24_Y19_N21; Fanout = 1; REG Node = 'clk_div:inst|clock_10Khz_reg'
            Info: Total cell delay = 1.536 ns ( 58.90 % )
            Info: Total interconnect delay = 1.072 ns ( 41.10 % )
        Info: - Longest clock path from clock "CLK_50Mhz" to source register is 7.238 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_50Mhz'
            Info: 2: + IC(1.376 ns) + CELL(0.787 ns) = 3.162 ns; Loc. = LCFF_X23_Y25_N21; Fanout = 1; REG Node = 'clk_div:inst|clock_100Khz_reg'
            Info: 3: + IC(2.515 ns) + CELL(0.000 ns) = 5.677 ns; Loc. = CLKCTRL_G13; Fanout = 4; COMB Node = 'clk_div:inst|clock_100Khz_reg~clkctrl'
            Info: 4: + IC(1.024 ns) + CELL(0.537 ns) = 7.238 ns; Loc. = LCFF_X24_Y20_N17; Fanout = 2; REG Node = 'clk_div:inst|clock_10Khz_int'
            Info: Total cell delay = 2.323 ns ( 32.09 % )
            Info: Total interconnect delay = 4.915 ns ( 67.91 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "LCD_Display:inst1|CLK_COUNT_400HZ[9]" (data pin = "KEY3_ACLR", clock pin = "CLK_50Mhz") is 6.197 ns
    Info: + Longest pin to register delay is 8.932 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 8; PIN Node = 'KEY3_ACLR'
        Info: 2: + IC(6.620 ns) + CELL(0.275 ns) = 7.757 ns; Loc. = LCCOMB_X28_Y34_N22; Fanout = 20; COMB Node = 'LCD_Display:inst1|CLK_COUNT_400HZ[3]~54'
        Info: 3: + IC(0.665 ns) + CELL(0.510 ns) = 8.932 ns; Loc. = LCFF_X28_Y35_N31; Fanout = 3; REG Node = 'LCD_Display:inst1|CLK_COUNT_400HZ[9]'
        Info: Total cell delay = 1.647 ns ( 18.44 % )
        Info: Total interconnect delay = 7.285 ns ( 81.56 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK_50Mhz" to destination register is 2.699 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_50Mhz'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 29; COMB Node = 'CLK_50Mhz~clkctrl'
        Info: 3: + IC(1.045 ns) + CELL(0.537 ns) = 2.699 ns; Loc. = LCFF_X28_Y35_N31; Fanout = 3; REG Node = 'LCD_Display:inst1|CLK_COUNT_400HZ[9]'
        Info: Total cell delay = 1.536 ns ( 56.91 % )
        Info: Total interconnect delay = 1.163 ns ( 43.09 % )
Info: tco from clock "CLK_50Mhz" to destination pin "LCD_RW" through register "LCD_Display:inst1|LCD_RW_INT" is 15.450 ns
    Info: + Longest clock path from clock "CLK_50Mhz" to source register is 7.608 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_50Mhz'
        Info: 2: + IC(2.163 ns) + CELL(0.787 ns) = 3.949 ns; Loc. = LCFF_X29_Y35_N15; Fanout = 2; REG Node = 'LCD_Display:inst1|CLK_400HZ'
        Info: 3: + IC(2.104 ns) + CELL(0.000 ns) = 6.053 ns; Loc. = CLKCTRL_G9; Fanout = 39; COMB Node = 'LCD_Display:inst1|CLK_400HZ~clkctrl'
        Info: 4: + IC(1.018 ns) + CELL(0.537 ns) = 7.608 ns; Loc. = LCFF_X57_Y32_N19; Fanout = 9; REG Node = 'LCD_Display:inst1|LCD_RW_INT'
        Info: Total cell delay = 2.323 ns ( 30.53 % )
        Info: Total interconnect delay = 5.285 ns ( 69.47 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 7.592 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y32_N19; Fanout = 9; REG Node = 'LCD_Display:inst1|LCD_RW_INT'
        Info: 2: + IC(4.960 ns) + CELL(2.632 ns) = 7.592 ns; Loc. = PIN_K4; Fanout = 0; PIN Node = 'LCD_RW'
        Info: Total cell delay = 2.632 ns ( 34.67 % )
        Info: Total interconnect delay = 4.960 ns ( 65.33 % )
Info: th for register "lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3]" (data pin = "SW2_MODE", clock pin = "CLK_50Mhz") is 5.332 ns
    Info: + Longest clock path from clock "CLK_50Mhz" to destination register is 7.996 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_50Mhz'
        Info: 2: + IC(1.072 ns) + CELL(0.787 ns) = 2.858 ns; Loc. = LCFF_X24_Y19_N15; Fanout = 2; REG Node = 'clk_div:inst|clock_100Hz'
        Info: 3: + IC(1.791 ns) + CELL(0.787 ns) = 5.436 ns; Loc. = LCFF_X32_Y1_N19; Fanout = 1; REG Node = 'debounce:inst3|pb_debounced'
        Info: 4: + IC(0.991 ns) + CELL(0.000 ns) = 6.427 ns; Loc. = CLKCTRL_G12; Fanout = 8; COMB Node = 'debounce:inst3|pb_debounced~clkctrl'
        Info: 5: + IC(1.032 ns) + CELL(0.537 ns) = 7.996 ns; Loc. = LCFF_X55_Y32_N21; Fanout = 3; REG Node = 'lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3]'
        Info: Total cell delay = 3.110 ns ( 38.89 % )
        Info: Total interconnect delay = 4.886 ns ( 61.11 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.930 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 14; PIN Node = 'SW2_MODE'
        Info: 2: + IC(1.427 ns) + CELL(0.420 ns) = 2.846 ns; Loc. = LCCOMB_X55_Y32_N20; Fanout = 1; COMB Node = 'lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|counter_comb_bita3'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.930 ns; Loc. = LCFF_X55_Y32_N21; Fanout = 3; REG Node = 'lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_9qg:auto_generated|safe_q[3]'
        Info: Total cell delay = 1.503 ns ( 51.30 % )
        Info: Total interconnect delay = 1.427 ns ( 48.70 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 174 megabytes
    Info: Processing ended: Tue Mar 05 17:31:42 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


