
nucleoL476rg.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004d94  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  08004f24  08004f24  00014f24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004fa8  08004fa8  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08004fa8  08004fa8  00014fa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004fb0  08004fb0  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004fb0  08004fb0  00014fb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004fb4  08004fb4  00014fb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004fb8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000124  20000070  08005028  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000194  08005028  00020194  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ef2b  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e2c  00000000  00000000  0002efcb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c80  00000000  00000000  00030df8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000bc8  00000000  00000000  00031a78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027cdb  00000000  00000000  00032640  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cfc1  00000000  00000000  0005a31b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fc9ae  00000000  00000000  000672dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00163c8a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003810  00000000  00000000  00163ce0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004f0c 	.word	0x08004f0c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08004f0c 	.word	0x08004f0c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b084      	sub	sp, #16
 800057c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800057e:	f000 fb3b 	bl	8000bf8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000582:	f000 f82f 	bl	80005e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000586:	f000 f925 	bl	80007d4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800058a:	f000 f8f3 	bl	8000774 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 800058e:	f000 f87b 	bl	8000688 <MX_ADC1_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // Get ADC value
	    HAL_ADC_Start(&hadc1);
 8000592:	4811      	ldr	r0, [pc, #68]	; (80005d8 <main+0x60>)
 8000594:	f000 ff0a 	bl	80013ac <HAL_ADC_Start>
	    HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000598:	f04f 31ff 	mov.w	r1, #4294967295
 800059c:	480e      	ldr	r0, [pc, #56]	; (80005d8 <main+0x60>)
 800059e:	f000 ffbf 	bl	8001520 <HAL_ADC_PollForConversion>
	    raw = HAL_ADC_GetValue(&hadc1);
 80005a2:	480d      	ldr	r0, [pc, #52]	; (80005d8 <main+0x60>)
 80005a4:	f001 f894 	bl	80016d0 <HAL_ADC_GetValue>
 80005a8:	4603      	mov	r3, r0
 80005aa:	81fb      	strh	r3, [r7, #14]

	    // Convert to string and print
	    sprintf(msg, "%hu\r\n", raw);
 80005ac:	89fa      	ldrh	r2, [r7, #14]
 80005ae:	1d3b      	adds	r3, r7, #4
 80005b0:	490a      	ldr	r1, [pc, #40]	; (80005dc <main+0x64>)
 80005b2:	4618      	mov	r0, r3
 80005b4:	f004 f87c 	bl	80046b0 <siprintf>
	    HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80005b8:	1d3b      	adds	r3, r7, #4
 80005ba:	4618      	mov	r0, r3
 80005bc:	f7ff fe08 	bl	80001d0 <strlen>
 80005c0:	4603      	mov	r3, r0
 80005c2:	b29a      	uxth	r2, r3
 80005c4:	1d39      	adds	r1, r7, #4
 80005c6:	f04f 33ff 	mov.w	r3, #4294967295
 80005ca:	4805      	ldr	r0, [pc, #20]	; (80005e0 <main+0x68>)
 80005cc:	f003 fbb8 	bl	8003d40 <HAL_UART_Transmit>

	    // Pretend we have to do something else for a while
	    HAL_Delay(1);
 80005d0:	2001      	movs	r0, #1
 80005d2:	f000 fb8d 	bl	8000cf0 <HAL_Delay>
	    HAL_ADC_Start(&hadc1);
 80005d6:	e7dc      	b.n	8000592 <main+0x1a>
 80005d8:	20000098 	.word	0x20000098
 80005dc:	08004f24 	.word	0x08004f24
 80005e0:	200000fc 	.word	0x200000fc

080005e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b096      	sub	sp, #88	; 0x58
 80005e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ea:	f107 0314 	add.w	r3, r7, #20
 80005ee:	2244      	movs	r2, #68	; 0x44
 80005f0:	2100      	movs	r1, #0
 80005f2:	4618      	mov	r0, r3
 80005f4:	f004 f854 	bl	80046a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005f8:	463b      	mov	r3, r7
 80005fa:	2200      	movs	r2, #0
 80005fc:	601a      	str	r2, [r3, #0]
 80005fe:	605a      	str	r2, [r3, #4]
 8000600:	609a      	str	r2, [r3, #8]
 8000602:	60da      	str	r2, [r3, #12]
 8000604:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000606:	f44f 7000 	mov.w	r0, #512	; 0x200
 800060a:	f002 f84d 	bl	80026a8 <HAL_PWREx_ControlVoltageScaling>
 800060e:	4603      	mov	r3, r0
 8000610:	2b00      	cmp	r3, #0
 8000612:	d001      	beq.n	8000618 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000614:	f000 f946 	bl	80008a4 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000618:	2302      	movs	r3, #2
 800061a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800061c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000620:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000622:	2310      	movs	r3, #16
 8000624:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000626:	2302      	movs	r3, #2
 8000628:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800062a:	2302      	movs	r3, #2
 800062c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800062e:	2301      	movs	r3, #1
 8000630:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000632:	230a      	movs	r3, #10
 8000634:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000636:	2307      	movs	r3, #7
 8000638:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800063a:	2302      	movs	r3, #2
 800063c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800063e:	2302      	movs	r3, #2
 8000640:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000642:	f107 0314 	add.w	r3, r7, #20
 8000646:	4618      	mov	r0, r3
 8000648:	f002 f884 	bl	8002754 <HAL_RCC_OscConfig>
 800064c:	4603      	mov	r3, r0
 800064e:	2b00      	cmp	r3, #0
 8000650:	d001      	beq.n	8000656 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000652:	f000 f927 	bl	80008a4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000656:	230f      	movs	r3, #15
 8000658:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800065a:	2303      	movs	r3, #3
 800065c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800065e:	2300      	movs	r3, #0
 8000660:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000662:	2300      	movs	r3, #0
 8000664:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000666:	2300      	movs	r3, #0
 8000668:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800066a:	463b      	mov	r3, r7
 800066c:	2104      	movs	r1, #4
 800066e:	4618      	mov	r0, r3
 8000670:	f002 fc56 	bl	8002f20 <HAL_RCC_ClockConfig>
 8000674:	4603      	mov	r3, r0
 8000676:	2b00      	cmp	r3, #0
 8000678:	d001      	beq.n	800067e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800067a:	f000 f913 	bl	80008a4 <Error_Handler>
  }
}
 800067e:	bf00      	nop
 8000680:	3758      	adds	r7, #88	; 0x58
 8000682:	46bd      	mov	sp, r7
 8000684:	bd80      	pop	{r7, pc}
	...

08000688 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b08a      	sub	sp, #40	; 0x28
 800068c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800068e:	f107 031c 	add.w	r3, r7, #28
 8000692:	2200      	movs	r2, #0
 8000694:	601a      	str	r2, [r3, #0]
 8000696:	605a      	str	r2, [r3, #4]
 8000698:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800069a:	1d3b      	adds	r3, r7, #4
 800069c:	2200      	movs	r2, #0
 800069e:	601a      	str	r2, [r3, #0]
 80006a0:	605a      	str	r2, [r3, #4]
 80006a2:	609a      	str	r2, [r3, #8]
 80006a4:	60da      	str	r2, [r3, #12]
 80006a6:	611a      	str	r2, [r3, #16]
 80006a8:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80006aa:	4b2f      	ldr	r3, [pc, #188]	; (8000768 <MX_ADC1_Init+0xe0>)
 80006ac:	4a2f      	ldr	r2, [pc, #188]	; (800076c <MX_ADC1_Init+0xe4>)
 80006ae:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80006b0:	4b2d      	ldr	r3, [pc, #180]	; (8000768 <MX_ADC1_Init+0xe0>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80006b6:	4b2c      	ldr	r3, [pc, #176]	; (8000768 <MX_ADC1_Init+0xe0>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80006bc:	4b2a      	ldr	r3, [pc, #168]	; (8000768 <MX_ADC1_Init+0xe0>)
 80006be:	2200      	movs	r2, #0
 80006c0:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80006c2:	4b29      	ldr	r3, [pc, #164]	; (8000768 <MX_ADC1_Init+0xe0>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80006c8:	4b27      	ldr	r3, [pc, #156]	; (8000768 <MX_ADC1_Init+0xe0>)
 80006ca:	2204      	movs	r2, #4
 80006cc:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80006ce:	4b26      	ldr	r3, [pc, #152]	; (8000768 <MX_ADC1_Init+0xe0>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80006d4:	4b24      	ldr	r3, [pc, #144]	; (8000768 <MX_ADC1_Init+0xe0>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80006da:	4b23      	ldr	r3, [pc, #140]	; (8000768 <MX_ADC1_Init+0xe0>)
 80006dc:	2201      	movs	r2, #1
 80006de:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80006e0:	4b21      	ldr	r3, [pc, #132]	; (8000768 <MX_ADC1_Init+0xe0>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80006e8:	4b1f      	ldr	r3, [pc, #124]	; (8000768 <MX_ADC1_Init+0xe0>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80006ee:	4b1e      	ldr	r3, [pc, #120]	; (8000768 <MX_ADC1_Init+0xe0>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80006f4:	4b1c      	ldr	r3, [pc, #112]	; (8000768 <MX_ADC1_Init+0xe0>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80006fc:	4b1a      	ldr	r3, [pc, #104]	; (8000768 <MX_ADC1_Init+0xe0>)
 80006fe:	2200      	movs	r2, #0
 8000700:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000702:	4b19      	ldr	r3, [pc, #100]	; (8000768 <MX_ADC1_Init+0xe0>)
 8000704:	2200      	movs	r2, #0
 8000706:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800070a:	4817      	ldr	r0, [pc, #92]	; (8000768 <MX_ADC1_Init+0xe0>)
 800070c:	f000 fcf8 	bl	8001100 <HAL_ADC_Init>
 8000710:	4603      	mov	r3, r0
 8000712:	2b00      	cmp	r3, #0
 8000714:	d001      	beq.n	800071a <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8000716:	f000 f8c5 	bl	80008a4 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800071a:	2300      	movs	r3, #0
 800071c:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800071e:	f107 031c 	add.w	r3, r7, #28
 8000722:	4619      	mov	r1, r3
 8000724:	4810      	ldr	r0, [pc, #64]	; (8000768 <MX_ADC1_Init+0xe0>)
 8000726:	f001 fc59 	bl	8001fdc <HAL_ADCEx_MultiModeConfigChannel>
 800072a:	4603      	mov	r3, r0
 800072c:	2b00      	cmp	r3, #0
 800072e:	d001      	beq.n	8000734 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000730:	f000 f8b8 	bl	80008a4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000734:	4b0e      	ldr	r3, [pc, #56]	; (8000770 <MX_ADC1_Init+0xe8>)
 8000736:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000738:	2306      	movs	r3, #6
 800073a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800073c:	2300      	movs	r3, #0
 800073e:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000740:	237f      	movs	r3, #127	; 0x7f
 8000742:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000744:	2304      	movs	r3, #4
 8000746:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000748:	2300      	movs	r3, #0
 800074a:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800074c:	1d3b      	adds	r3, r7, #4
 800074e:	4619      	mov	r1, r3
 8000750:	4805      	ldr	r0, [pc, #20]	; (8000768 <MX_ADC1_Init+0xe0>)
 8000752:	f000 ffcb 	bl	80016ec <HAL_ADC_ConfigChannel>
 8000756:	4603      	mov	r3, r0
 8000758:	2b00      	cmp	r3, #0
 800075a:	d001      	beq.n	8000760 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 800075c:	f000 f8a2 	bl	80008a4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000760:	bf00      	nop
 8000762:	3728      	adds	r7, #40	; 0x28
 8000764:	46bd      	mov	sp, r7
 8000766:	bd80      	pop	{r7, pc}
 8000768:	20000098 	.word	0x20000098
 800076c:	50040000 	.word	0x50040000
 8000770:	14f00020 	.word	0x14f00020

08000774 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000778:	4b14      	ldr	r3, [pc, #80]	; (80007cc <MX_USART2_UART_Init+0x58>)
 800077a:	4a15      	ldr	r2, [pc, #84]	; (80007d0 <MX_USART2_UART_Init+0x5c>)
 800077c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800077e:	4b13      	ldr	r3, [pc, #76]	; (80007cc <MX_USART2_UART_Init+0x58>)
 8000780:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000784:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000786:	4b11      	ldr	r3, [pc, #68]	; (80007cc <MX_USART2_UART_Init+0x58>)
 8000788:	2200      	movs	r2, #0
 800078a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800078c:	4b0f      	ldr	r3, [pc, #60]	; (80007cc <MX_USART2_UART_Init+0x58>)
 800078e:	2200      	movs	r2, #0
 8000790:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000792:	4b0e      	ldr	r3, [pc, #56]	; (80007cc <MX_USART2_UART_Init+0x58>)
 8000794:	2200      	movs	r2, #0
 8000796:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000798:	4b0c      	ldr	r3, [pc, #48]	; (80007cc <MX_USART2_UART_Init+0x58>)
 800079a:	220c      	movs	r2, #12
 800079c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800079e:	4b0b      	ldr	r3, [pc, #44]	; (80007cc <MX_USART2_UART_Init+0x58>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007a4:	4b09      	ldr	r3, [pc, #36]	; (80007cc <MX_USART2_UART_Init+0x58>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007aa:	4b08      	ldr	r3, [pc, #32]	; (80007cc <MX_USART2_UART_Init+0x58>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007b0:	4b06      	ldr	r3, [pc, #24]	; (80007cc <MX_USART2_UART_Init+0x58>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007b6:	4805      	ldr	r0, [pc, #20]	; (80007cc <MX_USART2_UART_Init+0x58>)
 80007b8:	f003 fa74 	bl	8003ca4 <HAL_UART_Init>
 80007bc:	4603      	mov	r3, r0
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d001      	beq.n	80007c6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80007c2:	f000 f86f 	bl	80008a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007c6:	bf00      	nop
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	200000fc 	.word	0x200000fc
 80007d0:	40004400 	.word	0x40004400

080007d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b08a      	sub	sp, #40	; 0x28
 80007d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007da:	f107 0314 	add.w	r3, r7, #20
 80007de:	2200      	movs	r2, #0
 80007e0:	601a      	str	r2, [r3, #0]
 80007e2:	605a      	str	r2, [r3, #4]
 80007e4:	609a      	str	r2, [r3, #8]
 80007e6:	60da      	str	r2, [r3, #12]
 80007e8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007ea:	4b2b      	ldr	r3, [pc, #172]	; (8000898 <MX_GPIO_Init+0xc4>)
 80007ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007ee:	4a2a      	ldr	r2, [pc, #168]	; (8000898 <MX_GPIO_Init+0xc4>)
 80007f0:	f043 0304 	orr.w	r3, r3, #4
 80007f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80007f6:	4b28      	ldr	r3, [pc, #160]	; (8000898 <MX_GPIO_Init+0xc4>)
 80007f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007fa:	f003 0304 	and.w	r3, r3, #4
 80007fe:	613b      	str	r3, [r7, #16]
 8000800:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000802:	4b25      	ldr	r3, [pc, #148]	; (8000898 <MX_GPIO_Init+0xc4>)
 8000804:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000806:	4a24      	ldr	r2, [pc, #144]	; (8000898 <MX_GPIO_Init+0xc4>)
 8000808:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800080c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800080e:	4b22      	ldr	r3, [pc, #136]	; (8000898 <MX_GPIO_Init+0xc4>)
 8000810:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000812:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000816:	60fb      	str	r3, [r7, #12]
 8000818:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800081a:	4b1f      	ldr	r3, [pc, #124]	; (8000898 <MX_GPIO_Init+0xc4>)
 800081c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800081e:	4a1e      	ldr	r2, [pc, #120]	; (8000898 <MX_GPIO_Init+0xc4>)
 8000820:	f043 0301 	orr.w	r3, r3, #1
 8000824:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000826:	4b1c      	ldr	r3, [pc, #112]	; (8000898 <MX_GPIO_Init+0xc4>)
 8000828:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800082a:	f003 0301 	and.w	r3, r3, #1
 800082e:	60bb      	str	r3, [r7, #8]
 8000830:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000832:	4b19      	ldr	r3, [pc, #100]	; (8000898 <MX_GPIO_Init+0xc4>)
 8000834:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000836:	4a18      	ldr	r2, [pc, #96]	; (8000898 <MX_GPIO_Init+0xc4>)
 8000838:	f043 0302 	orr.w	r3, r3, #2
 800083c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800083e:	4b16      	ldr	r3, [pc, #88]	; (8000898 <MX_GPIO_Init+0xc4>)
 8000840:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000842:	f003 0302 	and.w	r3, r3, #2
 8000846:	607b      	str	r3, [r7, #4]
 8000848:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800084a:	2200      	movs	r2, #0
 800084c:	2120      	movs	r1, #32
 800084e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000852:	f001 ff03 	bl	800265c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000856:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800085a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800085c:	4b0f      	ldr	r3, [pc, #60]	; (800089c <MX_GPIO_Init+0xc8>)
 800085e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000860:	2300      	movs	r3, #0
 8000862:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000864:	f107 0314 	add.w	r3, r7, #20
 8000868:	4619      	mov	r1, r3
 800086a:	480d      	ldr	r0, [pc, #52]	; (80008a0 <MX_GPIO_Init+0xcc>)
 800086c:	f001 fd4c 	bl	8002308 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000870:	2320      	movs	r3, #32
 8000872:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000874:	2301      	movs	r3, #1
 8000876:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000878:	2300      	movs	r3, #0
 800087a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800087c:	2300      	movs	r3, #0
 800087e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000880:	f107 0314 	add.w	r3, r7, #20
 8000884:	4619      	mov	r1, r3
 8000886:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800088a:	f001 fd3d 	bl	8002308 <HAL_GPIO_Init>

}
 800088e:	bf00      	nop
 8000890:	3728      	adds	r7, #40	; 0x28
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}
 8000896:	bf00      	nop
 8000898:	40021000 	.word	0x40021000
 800089c:	10210000 	.word	0x10210000
 80008a0:	48000800 	.word	0x48000800

080008a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008a4:	b480      	push	{r7}
 80008a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008a8:	b672      	cpsid	i
}
 80008aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008ac:	e7fe      	b.n	80008ac <Error_Handler+0x8>
	...

080008b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008b0:	b480      	push	{r7}
 80008b2:	b083      	sub	sp, #12
 80008b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008b6:	4b0f      	ldr	r3, [pc, #60]	; (80008f4 <HAL_MspInit+0x44>)
 80008b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80008ba:	4a0e      	ldr	r2, [pc, #56]	; (80008f4 <HAL_MspInit+0x44>)
 80008bc:	f043 0301 	orr.w	r3, r3, #1
 80008c0:	6613      	str	r3, [r2, #96]	; 0x60
 80008c2:	4b0c      	ldr	r3, [pc, #48]	; (80008f4 <HAL_MspInit+0x44>)
 80008c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80008c6:	f003 0301 	and.w	r3, r3, #1
 80008ca:	607b      	str	r3, [r7, #4]
 80008cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008ce:	4b09      	ldr	r3, [pc, #36]	; (80008f4 <HAL_MspInit+0x44>)
 80008d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80008d2:	4a08      	ldr	r2, [pc, #32]	; (80008f4 <HAL_MspInit+0x44>)
 80008d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008d8:	6593      	str	r3, [r2, #88]	; 0x58
 80008da:	4b06      	ldr	r3, [pc, #24]	; (80008f4 <HAL_MspInit+0x44>)
 80008dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80008de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008e2:	603b      	str	r3, [r7, #0]
 80008e4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008e6:	bf00      	nop
 80008e8:	370c      	adds	r7, #12
 80008ea:	46bd      	mov	sp, r7
 80008ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f0:	4770      	bx	lr
 80008f2:	bf00      	nop
 80008f4:	40021000 	.word	0x40021000

080008f8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b0ac      	sub	sp, #176	; 0xb0
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000900:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000904:	2200      	movs	r2, #0
 8000906:	601a      	str	r2, [r3, #0]
 8000908:	605a      	str	r2, [r3, #4]
 800090a:	609a      	str	r2, [r3, #8]
 800090c:	60da      	str	r2, [r3, #12]
 800090e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000910:	f107 0314 	add.w	r3, r7, #20
 8000914:	2288      	movs	r2, #136	; 0x88
 8000916:	2100      	movs	r1, #0
 8000918:	4618      	mov	r0, r3
 800091a:	f003 fec1 	bl	80046a0 <memset>
  if(hadc->Instance==ADC1)
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	4a27      	ldr	r2, [pc, #156]	; (80009c0 <HAL_ADC_MspInit+0xc8>)
 8000924:	4293      	cmp	r3, r2
 8000926:	d147      	bne.n	80009b8 <HAL_ADC_MspInit+0xc0>
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000928:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800092c:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800092e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000932:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8000936:	2302      	movs	r3, #2
 8000938:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800093a:	2301      	movs	r3, #1
 800093c:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 800093e:	2308      	movs	r3, #8
 8000940:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000942:	2307      	movs	r3, #7
 8000944:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000946:	2302      	movs	r3, #2
 8000948:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800094a:	2302      	movs	r3, #2
 800094c:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 800094e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000952:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000954:	f107 0314 	add.w	r3, r7, #20
 8000958:	4618      	mov	r0, r3
 800095a:	f002 fce7 	bl	800332c <HAL_RCCEx_PeriphCLKConfig>
 800095e:	4603      	mov	r3, r0
 8000960:	2b00      	cmp	r3, #0
 8000962:	d001      	beq.n	8000968 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8000964:	f7ff ff9e 	bl	80008a4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000968:	4b16      	ldr	r3, [pc, #88]	; (80009c4 <HAL_ADC_MspInit+0xcc>)
 800096a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800096c:	4a15      	ldr	r2, [pc, #84]	; (80009c4 <HAL_ADC_MspInit+0xcc>)
 800096e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000972:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000974:	4b13      	ldr	r3, [pc, #76]	; (80009c4 <HAL_ADC_MspInit+0xcc>)
 8000976:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000978:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800097c:	613b      	str	r3, [r7, #16]
 800097e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000980:	4b10      	ldr	r3, [pc, #64]	; (80009c4 <HAL_ADC_MspInit+0xcc>)
 8000982:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000984:	4a0f      	ldr	r2, [pc, #60]	; (80009c4 <HAL_ADC_MspInit+0xcc>)
 8000986:	f043 0301 	orr.w	r3, r3, #1
 800098a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800098c:	4b0d      	ldr	r3, [pc, #52]	; (80009c4 <HAL_ADC_MspInit+0xcc>)
 800098e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000990:	f003 0301 	and.w	r3, r3, #1
 8000994:	60fb      	str	r3, [r7, #12]
 8000996:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000998:	2301      	movs	r3, #1
 800099a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800099e:	230b      	movs	r3, #11
 80009a0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a4:	2300      	movs	r3, #0
 80009a6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009aa:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80009ae:	4619      	mov	r1, r3
 80009b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009b4:	f001 fca8 	bl	8002308 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80009b8:	bf00      	nop
 80009ba:	37b0      	adds	r7, #176	; 0xb0
 80009bc:	46bd      	mov	sp, r7
 80009be:	bd80      	pop	{r7, pc}
 80009c0:	50040000 	.word	0x50040000
 80009c4:	40021000 	.word	0x40021000

080009c8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b0ac      	sub	sp, #176	; 0xb0
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009d0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80009d4:	2200      	movs	r2, #0
 80009d6:	601a      	str	r2, [r3, #0]
 80009d8:	605a      	str	r2, [r3, #4]
 80009da:	609a      	str	r2, [r3, #8]
 80009dc:	60da      	str	r2, [r3, #12]
 80009de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80009e0:	f107 0314 	add.w	r3, r7, #20
 80009e4:	2288      	movs	r2, #136	; 0x88
 80009e6:	2100      	movs	r1, #0
 80009e8:	4618      	mov	r0, r3
 80009ea:	f003 fe59 	bl	80046a0 <memset>
  if(huart->Instance==USART2)
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	4a21      	ldr	r2, [pc, #132]	; (8000a78 <HAL_UART_MspInit+0xb0>)
 80009f4:	4293      	cmp	r3, r2
 80009f6:	d13b      	bne.n	8000a70 <HAL_UART_MspInit+0xa8>
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80009f8:	2302      	movs	r3, #2
 80009fa:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80009fc:	2300      	movs	r3, #0
 80009fe:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a00:	f107 0314 	add.w	r3, r7, #20
 8000a04:	4618      	mov	r0, r3
 8000a06:	f002 fc91 	bl	800332c <HAL_RCCEx_PeriphCLKConfig>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d001      	beq.n	8000a14 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000a10:	f7ff ff48 	bl	80008a4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a14:	4b19      	ldr	r3, [pc, #100]	; (8000a7c <HAL_UART_MspInit+0xb4>)
 8000a16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a18:	4a18      	ldr	r2, [pc, #96]	; (8000a7c <HAL_UART_MspInit+0xb4>)
 8000a1a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a1e:	6593      	str	r3, [r2, #88]	; 0x58
 8000a20:	4b16      	ldr	r3, [pc, #88]	; (8000a7c <HAL_UART_MspInit+0xb4>)
 8000a22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a28:	613b      	str	r3, [r7, #16]
 8000a2a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a2c:	4b13      	ldr	r3, [pc, #76]	; (8000a7c <HAL_UART_MspInit+0xb4>)
 8000a2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a30:	4a12      	ldr	r2, [pc, #72]	; (8000a7c <HAL_UART_MspInit+0xb4>)
 8000a32:	f043 0301 	orr.w	r3, r3, #1
 8000a36:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a38:	4b10      	ldr	r3, [pc, #64]	; (8000a7c <HAL_UART_MspInit+0xb4>)
 8000a3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a3c:	f003 0301 	and.w	r3, r3, #1
 8000a40:	60fb      	str	r3, [r7, #12]
 8000a42:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000a44:	230c      	movs	r3, #12
 8000a46:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a4a:	2302      	movs	r3, #2
 8000a4c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a50:	2300      	movs	r3, #0
 8000a52:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a56:	2303      	movs	r3, #3
 8000a58:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a5c:	2307      	movs	r3, #7
 8000a5e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a62:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000a66:	4619      	mov	r1, r3
 8000a68:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a6c:	f001 fc4c 	bl	8002308 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000a70:	bf00      	nop
 8000a72:	37b0      	adds	r7, #176	; 0xb0
 8000a74:	46bd      	mov	sp, r7
 8000a76:	bd80      	pop	{r7, pc}
 8000a78:	40004400 	.word	0x40004400
 8000a7c:	40021000 	.word	0x40021000

08000a80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a84:	e7fe      	b.n	8000a84 <NMI_Handler+0x4>

08000a86 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a86:	b480      	push	{r7}
 8000a88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a8a:	e7fe      	b.n	8000a8a <HardFault_Handler+0x4>

08000a8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a90:	e7fe      	b.n	8000a90 <MemManage_Handler+0x4>

08000a92 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a92:	b480      	push	{r7}
 8000a94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a96:	e7fe      	b.n	8000a96 <BusFault_Handler+0x4>

08000a98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a9c:	e7fe      	b.n	8000a9c <UsageFault_Handler+0x4>

08000a9e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a9e:	b480      	push	{r7}
 8000aa0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000aa2:	bf00      	nop
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aaa:	4770      	bx	lr

08000aac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000aac:	b480      	push	{r7}
 8000aae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ab0:	bf00      	nop
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab8:	4770      	bx	lr

08000aba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000aba:	b480      	push	{r7}
 8000abc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000abe:	bf00      	nop
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac6:	4770      	bx	lr

08000ac8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000acc:	f000 f8f0 	bl	8000cb0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ad0:	bf00      	nop
 8000ad2:	bd80      	pop	{r7, pc}

08000ad4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b086      	sub	sp, #24
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000adc:	4a14      	ldr	r2, [pc, #80]	; (8000b30 <_sbrk+0x5c>)
 8000ade:	4b15      	ldr	r3, [pc, #84]	; (8000b34 <_sbrk+0x60>)
 8000ae0:	1ad3      	subs	r3, r2, r3
 8000ae2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ae4:	697b      	ldr	r3, [r7, #20]
 8000ae6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ae8:	4b13      	ldr	r3, [pc, #76]	; (8000b38 <_sbrk+0x64>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d102      	bne.n	8000af6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000af0:	4b11      	ldr	r3, [pc, #68]	; (8000b38 <_sbrk+0x64>)
 8000af2:	4a12      	ldr	r2, [pc, #72]	; (8000b3c <_sbrk+0x68>)
 8000af4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000af6:	4b10      	ldr	r3, [pc, #64]	; (8000b38 <_sbrk+0x64>)
 8000af8:	681a      	ldr	r2, [r3, #0]
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	4413      	add	r3, r2
 8000afe:	693a      	ldr	r2, [r7, #16]
 8000b00:	429a      	cmp	r2, r3
 8000b02:	d207      	bcs.n	8000b14 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b04:	f003 fda2 	bl	800464c <__errno>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	220c      	movs	r2, #12
 8000b0c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b0e:	f04f 33ff 	mov.w	r3, #4294967295
 8000b12:	e009      	b.n	8000b28 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b14:	4b08      	ldr	r3, [pc, #32]	; (8000b38 <_sbrk+0x64>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b1a:	4b07      	ldr	r3, [pc, #28]	; (8000b38 <_sbrk+0x64>)
 8000b1c:	681a      	ldr	r2, [r3, #0]
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	4413      	add	r3, r2
 8000b22:	4a05      	ldr	r2, [pc, #20]	; (8000b38 <_sbrk+0x64>)
 8000b24:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b26:	68fb      	ldr	r3, [r7, #12]
}
 8000b28:	4618      	mov	r0, r3
 8000b2a:	3718      	adds	r7, #24
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	bd80      	pop	{r7, pc}
 8000b30:	20018000 	.word	0x20018000
 8000b34:	00000400 	.word	0x00000400
 8000b38:	2000008c 	.word	0x2000008c
 8000b3c:	20000198 	.word	0x20000198

08000b40 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000b40:	b480      	push	{r7}
 8000b42:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000b44:	4b15      	ldr	r3, [pc, #84]	; (8000b9c <SystemInit+0x5c>)
 8000b46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b4a:	4a14      	ldr	r2, [pc, #80]	; (8000b9c <SystemInit+0x5c>)
 8000b4c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b50:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000b54:	4b12      	ldr	r3, [pc, #72]	; (8000ba0 <SystemInit+0x60>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	4a11      	ldr	r2, [pc, #68]	; (8000ba0 <SystemInit+0x60>)
 8000b5a:	f043 0301 	orr.w	r3, r3, #1
 8000b5e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000b60:	4b0f      	ldr	r3, [pc, #60]	; (8000ba0 <SystemInit+0x60>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000b66:	4b0e      	ldr	r3, [pc, #56]	; (8000ba0 <SystemInit+0x60>)
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	4a0d      	ldr	r2, [pc, #52]	; (8000ba0 <SystemInit+0x60>)
 8000b6c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000b70:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000b74:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000b76:	4b0a      	ldr	r3, [pc, #40]	; (8000ba0 <SystemInit+0x60>)
 8000b78:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000b7c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000b7e:	4b08      	ldr	r3, [pc, #32]	; (8000ba0 <SystemInit+0x60>)
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	4a07      	ldr	r2, [pc, #28]	; (8000ba0 <SystemInit+0x60>)
 8000b84:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b88:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000b8a:	4b05      	ldr	r3, [pc, #20]	; (8000ba0 <SystemInit+0x60>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	619a      	str	r2, [r3, #24]
}
 8000b90:	bf00      	nop
 8000b92:	46bd      	mov	sp, r7
 8000b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b98:	4770      	bx	lr
 8000b9a:	bf00      	nop
 8000b9c:	e000ed00 	.word	0xe000ed00
 8000ba0:	40021000 	.word	0x40021000

08000ba4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000ba4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000bdc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ba8:	f7ff ffca 	bl	8000b40 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000bac:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000bae:	e003      	b.n	8000bb8 <LoopCopyDataInit>

08000bb0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000bb0:	4b0b      	ldr	r3, [pc, #44]	; (8000be0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000bb2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000bb4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000bb6:	3104      	adds	r1, #4

08000bb8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000bb8:	480a      	ldr	r0, [pc, #40]	; (8000be4 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000bba:	4b0b      	ldr	r3, [pc, #44]	; (8000be8 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000bbc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000bbe:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000bc0:	d3f6      	bcc.n	8000bb0 <CopyDataInit>
	ldr	r2, =_sbss
 8000bc2:	4a0a      	ldr	r2, [pc, #40]	; (8000bec <LoopForever+0x12>)
	b	LoopFillZerobss
 8000bc4:	e002      	b.n	8000bcc <LoopFillZerobss>

08000bc6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000bc6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000bc8:	f842 3b04 	str.w	r3, [r2], #4

08000bcc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000bcc:	4b08      	ldr	r3, [pc, #32]	; (8000bf0 <LoopForever+0x16>)
	cmp	r2, r3
 8000bce:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000bd0:	d3f9      	bcc.n	8000bc6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000bd2:	f003 fd41 	bl	8004658 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000bd6:	f7ff fccf 	bl	8000578 <main>

08000bda <LoopForever>:

LoopForever:
    b LoopForever
 8000bda:	e7fe      	b.n	8000bda <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000bdc:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8000be0:	08004fb8 	.word	0x08004fb8
	ldr	r0, =_sdata
 8000be4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000be8:	20000070 	.word	0x20000070
	ldr	r2, =_sbss
 8000bec:	20000070 	.word	0x20000070
	ldr	r3, = _ebss
 8000bf0:	20000194 	.word	0x20000194

08000bf4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000bf4:	e7fe      	b.n	8000bf4 <ADC1_2_IRQHandler>
	...

08000bf8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b082      	sub	sp, #8
 8000bfc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c02:	4b0c      	ldr	r3, [pc, #48]	; (8000c34 <HAL_Init+0x3c>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	4a0b      	ldr	r2, [pc, #44]	; (8000c34 <HAL_Init+0x3c>)
 8000c08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c0c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c0e:	2003      	movs	r0, #3
 8000c10:	f001 fb46 	bl	80022a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c14:	2000      	movs	r0, #0
 8000c16:	f000 f80f 	bl	8000c38 <HAL_InitTick>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d002      	beq.n	8000c26 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000c20:	2301      	movs	r3, #1
 8000c22:	71fb      	strb	r3, [r7, #7]
 8000c24:	e001      	b.n	8000c2a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000c26:	f7ff fe43 	bl	80008b0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c2a:	79fb      	ldrb	r3, [r7, #7]
}
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	3708      	adds	r7, #8
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bd80      	pop	{r7, pc}
 8000c34:	40022000 	.word	0x40022000

08000c38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b084      	sub	sp, #16
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000c40:	2300      	movs	r3, #0
 8000c42:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000c44:	4b17      	ldr	r3, [pc, #92]	; (8000ca4 <HAL_InitTick+0x6c>)
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d023      	beq.n	8000c94 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000c4c:	4b16      	ldr	r3, [pc, #88]	; (8000ca8 <HAL_InitTick+0x70>)
 8000c4e:	681a      	ldr	r2, [r3, #0]
 8000c50:	4b14      	ldr	r3, [pc, #80]	; (8000ca4 <HAL_InitTick+0x6c>)
 8000c52:	781b      	ldrb	r3, [r3, #0]
 8000c54:	4619      	mov	r1, r3
 8000c56:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c5a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c62:	4618      	mov	r0, r3
 8000c64:	f001 fb43 	bl	80022ee <HAL_SYSTICK_Config>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d10f      	bne.n	8000c8e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	2b0f      	cmp	r3, #15
 8000c72:	d809      	bhi.n	8000c88 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c74:	2200      	movs	r2, #0
 8000c76:	6879      	ldr	r1, [r7, #4]
 8000c78:	f04f 30ff 	mov.w	r0, #4294967295
 8000c7c:	f001 fb1b 	bl	80022b6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c80:	4a0a      	ldr	r2, [pc, #40]	; (8000cac <HAL_InitTick+0x74>)
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	6013      	str	r3, [r2, #0]
 8000c86:	e007      	b.n	8000c98 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000c88:	2301      	movs	r3, #1
 8000c8a:	73fb      	strb	r3, [r7, #15]
 8000c8c:	e004      	b.n	8000c98 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000c8e:	2301      	movs	r3, #1
 8000c90:	73fb      	strb	r3, [r7, #15]
 8000c92:	e001      	b.n	8000c98 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000c94:	2301      	movs	r3, #1
 8000c96:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000c98:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	3710      	adds	r7, #16
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	bf00      	nop
 8000ca4:	20000008 	.word	0x20000008
 8000ca8:	20000000 	.word	0x20000000
 8000cac:	20000004 	.word	0x20000004

08000cb0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000cb4:	4b06      	ldr	r3, [pc, #24]	; (8000cd0 <HAL_IncTick+0x20>)
 8000cb6:	781b      	ldrb	r3, [r3, #0]
 8000cb8:	461a      	mov	r2, r3
 8000cba:	4b06      	ldr	r3, [pc, #24]	; (8000cd4 <HAL_IncTick+0x24>)
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	4413      	add	r3, r2
 8000cc0:	4a04      	ldr	r2, [pc, #16]	; (8000cd4 <HAL_IncTick+0x24>)
 8000cc2:	6013      	str	r3, [r2, #0]
}
 8000cc4:	bf00      	nop
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ccc:	4770      	bx	lr
 8000cce:	bf00      	nop
 8000cd0:	20000008 	.word	0x20000008
 8000cd4:	20000180 	.word	0x20000180

08000cd8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	af00      	add	r7, sp, #0
  return uwTick;
 8000cdc:	4b03      	ldr	r3, [pc, #12]	; (8000cec <HAL_GetTick+0x14>)
 8000cde:	681b      	ldr	r3, [r3, #0]
}
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce8:	4770      	bx	lr
 8000cea:	bf00      	nop
 8000cec:	20000180 	.word	0x20000180

08000cf0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b084      	sub	sp, #16
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000cf8:	f7ff ffee 	bl	8000cd8 <HAL_GetTick>
 8000cfc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d02:	68fb      	ldr	r3, [r7, #12]
 8000d04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d08:	d005      	beq.n	8000d16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000d0a:	4b0a      	ldr	r3, [pc, #40]	; (8000d34 <HAL_Delay+0x44>)
 8000d0c:	781b      	ldrb	r3, [r3, #0]
 8000d0e:	461a      	mov	r2, r3
 8000d10:	68fb      	ldr	r3, [r7, #12]
 8000d12:	4413      	add	r3, r2
 8000d14:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000d16:	bf00      	nop
 8000d18:	f7ff ffde 	bl	8000cd8 <HAL_GetTick>
 8000d1c:	4602      	mov	r2, r0
 8000d1e:	68bb      	ldr	r3, [r7, #8]
 8000d20:	1ad3      	subs	r3, r2, r3
 8000d22:	68fa      	ldr	r2, [r7, #12]
 8000d24:	429a      	cmp	r2, r3
 8000d26:	d8f7      	bhi.n	8000d18 <HAL_Delay+0x28>
  {
  }
}
 8000d28:	bf00      	nop
 8000d2a:	bf00      	nop
 8000d2c:	3710      	adds	r7, #16
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}
 8000d32:	bf00      	nop
 8000d34:	20000008 	.word	0x20000008

08000d38 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	b083      	sub	sp, #12
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
 8000d40:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	689b      	ldr	r3, [r3, #8]
 8000d46:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8000d4a:	683b      	ldr	r3, [r7, #0]
 8000d4c:	431a      	orrs	r2, r3
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	609a      	str	r2, [r3, #8]
}
 8000d52:	bf00      	nop
 8000d54:	370c      	adds	r7, #12
 8000d56:	46bd      	mov	sp, r7
 8000d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5c:	4770      	bx	lr

08000d5e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000d5e:	b480      	push	{r7}
 8000d60:	b083      	sub	sp, #12
 8000d62:	af00      	add	r7, sp, #0
 8000d64:	6078      	str	r0, [r7, #4]
 8000d66:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	689b      	ldr	r3, [r3, #8]
 8000d6c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8000d70:	683b      	ldr	r3, [r7, #0]
 8000d72:	431a      	orrs	r2, r3
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	609a      	str	r2, [r3, #8]
}
 8000d78:	bf00      	nop
 8000d7a:	370c      	adds	r7, #12
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d82:	4770      	bx	lr

08000d84 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000d84:	b480      	push	{r7}
 8000d86:	b083      	sub	sp, #12
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	689b      	ldr	r3, [r3, #8]
 8000d90:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8000d94:	4618      	mov	r0, r3
 8000d96:	370c      	adds	r7, #12
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9e:	4770      	bx	lr

08000da0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8000da0:	b480      	push	{r7}
 8000da2:	b087      	sub	sp, #28
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	60f8      	str	r0, [r7, #12]
 8000da8:	60b9      	str	r1, [r7, #8]
 8000daa:	607a      	str	r2, [r7, #4]
 8000dac:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000dae:	68fb      	ldr	r3, [r7, #12]
 8000db0:	3360      	adds	r3, #96	; 0x60
 8000db2:	461a      	mov	r2, r3
 8000db4:	68bb      	ldr	r3, [r7, #8]
 8000db6:	009b      	lsls	r3, r3, #2
 8000db8:	4413      	add	r3, r2
 8000dba:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000dbc:	697b      	ldr	r3, [r7, #20]
 8000dbe:	681a      	ldr	r2, [r3, #0]
 8000dc0:	4b08      	ldr	r3, [pc, #32]	; (8000de4 <LL_ADC_SetOffset+0x44>)
 8000dc2:	4013      	ands	r3, r2
 8000dc4:	687a      	ldr	r2, [r7, #4]
 8000dc6:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8000dca:	683a      	ldr	r2, [r7, #0]
 8000dcc:	430a      	orrs	r2, r1
 8000dce:	4313      	orrs	r3, r2
 8000dd0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8000dd4:	697b      	ldr	r3, [r7, #20]
 8000dd6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8000dd8:	bf00      	nop
 8000dda:	371c      	adds	r7, #28
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de2:	4770      	bx	lr
 8000de4:	03fff000 	.word	0x03fff000

08000de8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8000de8:	b480      	push	{r7}
 8000dea:	b085      	sub	sp, #20
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
 8000df0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	3360      	adds	r3, #96	; 0x60
 8000df6:	461a      	mov	r2, r3
 8000df8:	683b      	ldr	r3, [r7, #0]
 8000dfa:	009b      	lsls	r3, r3, #2
 8000dfc:	4413      	add	r3, r2
 8000dfe:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8000e08:	4618      	mov	r0, r3
 8000e0a:	3714      	adds	r7, #20
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e12:	4770      	bx	lr

08000e14 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8000e14:	b480      	push	{r7}
 8000e16:	b087      	sub	sp, #28
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	60f8      	str	r0, [r7, #12]
 8000e1c:	60b9      	str	r1, [r7, #8]
 8000e1e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	3360      	adds	r3, #96	; 0x60
 8000e24:	461a      	mov	r2, r3
 8000e26:	68bb      	ldr	r3, [r7, #8]
 8000e28:	009b      	lsls	r3, r3, #2
 8000e2a:	4413      	add	r3, r2
 8000e2c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000e2e:	697b      	ldr	r3, [r7, #20]
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	431a      	orrs	r2, r3
 8000e3a:	697b      	ldr	r3, [r7, #20]
 8000e3c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8000e3e:	bf00      	nop
 8000e40:	371c      	adds	r7, #28
 8000e42:	46bd      	mov	sp, r7
 8000e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e48:	4770      	bx	lr

08000e4a <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8000e4a:	b480      	push	{r7}
 8000e4c:	b083      	sub	sp, #12
 8000e4e:	af00      	add	r7, sp, #0
 8000e50:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	68db      	ldr	r3, [r3, #12]
 8000e56:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d101      	bne.n	8000e62 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8000e5e:	2301      	movs	r3, #1
 8000e60:	e000      	b.n	8000e64 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8000e62:	2300      	movs	r3, #0
}
 8000e64:	4618      	mov	r0, r3
 8000e66:	370c      	adds	r7, #12
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6e:	4770      	bx	lr

08000e70 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000e70:	b480      	push	{r7}
 8000e72:	b087      	sub	sp, #28
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	60f8      	str	r0, [r7, #12]
 8000e78:	60b9      	str	r1, [r7, #8]
 8000e7a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8000e7c:	68fb      	ldr	r3, [r7, #12]
 8000e7e:	3330      	adds	r3, #48	; 0x30
 8000e80:	461a      	mov	r2, r3
 8000e82:	68bb      	ldr	r3, [r7, #8]
 8000e84:	0a1b      	lsrs	r3, r3, #8
 8000e86:	009b      	lsls	r3, r3, #2
 8000e88:	f003 030c 	and.w	r3, r3, #12
 8000e8c:	4413      	add	r3, r2
 8000e8e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000e90:	697b      	ldr	r3, [r7, #20]
 8000e92:	681a      	ldr	r2, [r3, #0]
 8000e94:	68bb      	ldr	r3, [r7, #8]
 8000e96:	f003 031f 	and.w	r3, r3, #31
 8000e9a:	211f      	movs	r1, #31
 8000e9c:	fa01 f303 	lsl.w	r3, r1, r3
 8000ea0:	43db      	mvns	r3, r3
 8000ea2:	401a      	ands	r2, r3
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	0e9b      	lsrs	r3, r3, #26
 8000ea8:	f003 011f 	and.w	r1, r3, #31
 8000eac:	68bb      	ldr	r3, [r7, #8]
 8000eae:	f003 031f 	and.w	r3, r3, #31
 8000eb2:	fa01 f303 	lsl.w	r3, r1, r3
 8000eb6:	431a      	orrs	r2, r3
 8000eb8:	697b      	ldr	r3, [r7, #20]
 8000eba:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000ebc:	bf00      	nop
 8000ebe:	371c      	adds	r7, #28
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec6:	4770      	bx	lr

08000ec8 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	b087      	sub	sp, #28
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	60f8      	str	r0, [r7, #12]
 8000ed0:	60b9      	str	r1, [r7, #8]
 8000ed2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	3314      	adds	r3, #20
 8000ed8:	461a      	mov	r2, r3
 8000eda:	68bb      	ldr	r3, [r7, #8]
 8000edc:	0e5b      	lsrs	r3, r3, #25
 8000ede:	009b      	lsls	r3, r3, #2
 8000ee0:	f003 0304 	and.w	r3, r3, #4
 8000ee4:	4413      	add	r3, r2
 8000ee6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000ee8:	697b      	ldr	r3, [r7, #20]
 8000eea:	681a      	ldr	r2, [r3, #0]
 8000eec:	68bb      	ldr	r3, [r7, #8]
 8000eee:	0d1b      	lsrs	r3, r3, #20
 8000ef0:	f003 031f 	and.w	r3, r3, #31
 8000ef4:	2107      	movs	r1, #7
 8000ef6:	fa01 f303 	lsl.w	r3, r1, r3
 8000efa:	43db      	mvns	r3, r3
 8000efc:	401a      	ands	r2, r3
 8000efe:	68bb      	ldr	r3, [r7, #8]
 8000f00:	0d1b      	lsrs	r3, r3, #20
 8000f02:	f003 031f 	and.w	r3, r3, #31
 8000f06:	6879      	ldr	r1, [r7, #4]
 8000f08:	fa01 f303 	lsl.w	r3, r1, r3
 8000f0c:	431a      	orrs	r2, r3
 8000f0e:	697b      	ldr	r3, [r7, #20]
 8000f10:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8000f12:	bf00      	nop
 8000f14:	371c      	adds	r7, #28
 8000f16:	46bd      	mov	sp, r7
 8000f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1c:	4770      	bx	lr
	...

08000f20 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8000f20:	b480      	push	{r7}
 8000f22:	b085      	sub	sp, #20
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	60f8      	str	r0, [r7, #12]
 8000f28:	60b9      	str	r1, [r7, #8]
 8000f2a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8000f32:	68bb      	ldr	r3, [r7, #8]
 8000f34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000f38:	43db      	mvns	r3, r3
 8000f3a:	401a      	ands	r2, r3
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	f003 0318 	and.w	r3, r3, #24
 8000f42:	4908      	ldr	r1, [pc, #32]	; (8000f64 <LL_ADC_SetChannelSingleDiff+0x44>)
 8000f44:	40d9      	lsrs	r1, r3
 8000f46:	68bb      	ldr	r3, [r7, #8]
 8000f48:	400b      	ands	r3, r1
 8000f4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000f4e:	431a      	orrs	r2, r3
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8000f56:	bf00      	nop
 8000f58:	3714      	adds	r7, #20
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f60:	4770      	bx	lr
 8000f62:	bf00      	nop
 8000f64:	0007ffff 	.word	0x0007ffff

08000f68 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	b083      	sub	sp, #12
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	689b      	ldr	r3, [r3, #8]
 8000f74:	f003 031f 	and.w	r3, r3, #31
}
 8000f78:	4618      	mov	r0, r3
 8000f7a:	370c      	adds	r7, #12
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f82:	4770      	bx	lr

08000f84 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000f84:	b480      	push	{r7}
 8000f86:	b083      	sub	sp, #12
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	689b      	ldr	r3, [r3, #8]
 8000f90:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8000f94:	4618      	mov	r0, r3
 8000f96:	370c      	adds	r7, #12
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9e:	4770      	bx	lr

08000fa0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	b083      	sub	sp, #12
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	689b      	ldr	r3, [r3, #8]
 8000fac:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8000fb0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000fb4:	687a      	ldr	r2, [r7, #4]
 8000fb6:	6093      	str	r3, [r2, #8]
}
 8000fb8:	bf00      	nop
 8000fba:	370c      	adds	r7, #12
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc2:	4770      	bx	lr

08000fc4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	b083      	sub	sp, #12
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	689b      	ldr	r3, [r3, #8]
 8000fd0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000fd4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000fd8:	d101      	bne.n	8000fde <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8000fda:	2301      	movs	r3, #1
 8000fdc:	e000      	b.n	8000fe0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8000fde:	2300      	movs	r3, #0
}
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	370c      	adds	r7, #12
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fea:	4770      	bx	lr

08000fec <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000fec:	b480      	push	{r7}
 8000fee:	b083      	sub	sp, #12
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	689b      	ldr	r3, [r3, #8]
 8000ff8:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8000ffc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001000:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001008:	bf00      	nop
 800100a:	370c      	adds	r7, #12
 800100c:	46bd      	mov	sp, r7
 800100e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001012:	4770      	bx	lr

08001014 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001014:	b480      	push	{r7}
 8001016:	b083      	sub	sp, #12
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	689b      	ldr	r3, [r3, #8]
 8001020:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001024:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001028:	d101      	bne.n	800102e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800102a:	2301      	movs	r3, #1
 800102c:	e000      	b.n	8001030 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800102e:	2300      	movs	r3, #0
}
 8001030:	4618      	mov	r0, r3
 8001032:	370c      	adds	r7, #12
 8001034:	46bd      	mov	sp, r7
 8001036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103a:	4770      	bx	lr

0800103c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	689b      	ldr	r3, [r3, #8]
 8001048:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800104c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001050:	f043 0201 	orr.w	r2, r3, #1
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001058:	bf00      	nop
 800105a:	370c      	adds	r7, #12
 800105c:	46bd      	mov	sp, r7
 800105e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001062:	4770      	bx	lr

08001064 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001064:	b480      	push	{r7}
 8001066:	b083      	sub	sp, #12
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	689b      	ldr	r3, [r3, #8]
 8001070:	f003 0301 	and.w	r3, r3, #1
 8001074:	2b01      	cmp	r3, #1
 8001076:	d101      	bne.n	800107c <LL_ADC_IsEnabled+0x18>
 8001078:	2301      	movs	r3, #1
 800107a:	e000      	b.n	800107e <LL_ADC_IsEnabled+0x1a>
 800107c:	2300      	movs	r3, #0
}
 800107e:	4618      	mov	r0, r3
 8001080:	370c      	adds	r7, #12
 8001082:	46bd      	mov	sp, r7
 8001084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001088:	4770      	bx	lr

0800108a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800108a:	b480      	push	{r7}
 800108c:	b083      	sub	sp, #12
 800108e:	af00      	add	r7, sp, #0
 8001090:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	689b      	ldr	r3, [r3, #8]
 8001096:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800109a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800109e:	f043 0204 	orr.w	r2, r3, #4
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80010a6:	bf00      	nop
 80010a8:	370c      	adds	r7, #12
 80010aa:	46bd      	mov	sp, r7
 80010ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b0:	4770      	bx	lr

080010b2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80010b2:	b480      	push	{r7}
 80010b4:	b083      	sub	sp, #12
 80010b6:	af00      	add	r7, sp, #0
 80010b8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	689b      	ldr	r3, [r3, #8]
 80010be:	f003 0304 	and.w	r3, r3, #4
 80010c2:	2b04      	cmp	r3, #4
 80010c4:	d101      	bne.n	80010ca <LL_ADC_REG_IsConversionOngoing+0x18>
 80010c6:	2301      	movs	r3, #1
 80010c8:	e000      	b.n	80010cc <LL_ADC_REG_IsConversionOngoing+0x1a>
 80010ca:	2300      	movs	r3, #0
}
 80010cc:	4618      	mov	r0, r3
 80010ce:	370c      	adds	r7, #12
 80010d0:	46bd      	mov	sp, r7
 80010d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d6:	4770      	bx	lr

080010d8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80010d8:	b480      	push	{r7}
 80010da:	b083      	sub	sp, #12
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	689b      	ldr	r3, [r3, #8]
 80010e4:	f003 0308 	and.w	r3, r3, #8
 80010e8:	2b08      	cmp	r3, #8
 80010ea:	d101      	bne.n	80010f0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80010ec:	2301      	movs	r3, #1
 80010ee:	e000      	b.n	80010f2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80010f0:	2300      	movs	r3, #0
}
 80010f2:	4618      	mov	r0, r3
 80010f4:	370c      	adds	r7, #12
 80010f6:	46bd      	mov	sp, r7
 80010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fc:	4770      	bx	lr
	...

08001100 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001100:	b590      	push	{r4, r7, lr}
 8001102:	b089      	sub	sp, #36	; 0x24
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001108:	2300      	movs	r3, #0
 800110a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800110c:	2300      	movs	r3, #0
 800110e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d101      	bne.n	800111a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001116:	2301      	movs	r3, #1
 8001118:	e136      	b.n	8001388 <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	691b      	ldr	r3, [r3, #16]
 800111e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001124:	2b00      	cmp	r3, #0
 8001126:	d109      	bne.n	800113c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001128:	6878      	ldr	r0, [r7, #4]
 800112a:	f7ff fbe5 	bl	80008f8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	2200      	movs	r2, #0
 8001132:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	2200      	movs	r2, #0
 8001138:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	4618      	mov	r0, r3
 8001142:	f7ff ff3f 	bl	8000fc4 <LL_ADC_IsDeepPowerDownEnabled>
 8001146:	4603      	mov	r3, r0
 8001148:	2b00      	cmp	r3, #0
 800114a:	d004      	beq.n	8001156 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	4618      	mov	r0, r3
 8001152:	f7ff ff25 	bl	8000fa0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	4618      	mov	r0, r3
 800115c:	f7ff ff5a 	bl	8001014 <LL_ADC_IsInternalRegulatorEnabled>
 8001160:	4603      	mov	r3, r0
 8001162:	2b00      	cmp	r3, #0
 8001164:	d115      	bne.n	8001192 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	4618      	mov	r0, r3
 800116c:	f7ff ff3e 	bl	8000fec <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001170:	4b87      	ldr	r3, [pc, #540]	; (8001390 <HAL_ADC_Init+0x290>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	099b      	lsrs	r3, r3, #6
 8001176:	4a87      	ldr	r2, [pc, #540]	; (8001394 <HAL_ADC_Init+0x294>)
 8001178:	fba2 2303 	umull	r2, r3, r2, r3
 800117c:	099b      	lsrs	r3, r3, #6
 800117e:	3301      	adds	r3, #1
 8001180:	005b      	lsls	r3, r3, #1
 8001182:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001184:	e002      	b.n	800118c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001186:	68bb      	ldr	r3, [r7, #8]
 8001188:	3b01      	subs	r3, #1
 800118a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800118c:	68bb      	ldr	r3, [r7, #8]
 800118e:	2b00      	cmp	r3, #0
 8001190:	d1f9      	bne.n	8001186 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	4618      	mov	r0, r3
 8001198:	f7ff ff3c 	bl	8001014 <LL_ADC_IsInternalRegulatorEnabled>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d10d      	bne.n	80011be <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80011a6:	f043 0210 	orr.w	r2, r3, #16
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011b2:	f043 0201 	orr.w	r2, r3, #1
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80011ba:	2301      	movs	r3, #1
 80011bc:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	4618      	mov	r0, r3
 80011c4:	f7ff ff75 	bl	80010b2 <LL_ADC_REG_IsConversionOngoing>
 80011c8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80011ce:	f003 0310 	and.w	r3, r3, #16
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	f040 80cf 	bne.w	8001376 <HAL_ADC_Init+0x276>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80011d8:	697b      	ldr	r3, [r7, #20]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	f040 80cb 	bne.w	8001376 <HAL_ADC_Init+0x276>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80011e4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80011e8:	f043 0202 	orr.w	r2, r3, #2
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4618      	mov	r0, r3
 80011f6:	f7ff ff35 	bl	8001064 <LL_ADC_IsEnabled>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d115      	bne.n	800122c <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001200:	4865      	ldr	r0, [pc, #404]	; (8001398 <HAL_ADC_Init+0x298>)
 8001202:	f7ff ff2f 	bl	8001064 <LL_ADC_IsEnabled>
 8001206:	4604      	mov	r4, r0
 8001208:	4864      	ldr	r0, [pc, #400]	; (800139c <HAL_ADC_Init+0x29c>)
 800120a:	f7ff ff2b 	bl	8001064 <LL_ADC_IsEnabled>
 800120e:	4603      	mov	r3, r0
 8001210:	431c      	orrs	r4, r3
 8001212:	4863      	ldr	r0, [pc, #396]	; (80013a0 <HAL_ADC_Init+0x2a0>)
 8001214:	f7ff ff26 	bl	8001064 <LL_ADC_IsEnabled>
 8001218:	4603      	mov	r3, r0
 800121a:	4323      	orrs	r3, r4
 800121c:	2b00      	cmp	r3, #0
 800121e:	d105      	bne.n	800122c <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	685b      	ldr	r3, [r3, #4]
 8001224:	4619      	mov	r1, r3
 8001226:	485f      	ldr	r0, [pc, #380]	; (80013a4 <HAL_ADC_Init+0x2a4>)
 8001228:	f7ff fd86 	bl	8000d38 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	7e5b      	ldrb	r3, [r3, #25]
 8001230:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001236:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 800123c:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8001242:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	f893 3020 	ldrb.w	r3, [r3, #32]
 800124a:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800124c:	4313      	orrs	r3, r2
 800124e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001256:	2b01      	cmp	r3, #1
 8001258:	d106      	bne.n	8001268 <HAL_ADC_Init+0x168>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800125e:	3b01      	subs	r3, #1
 8001260:	045b      	lsls	r3, r3, #17
 8001262:	69ba      	ldr	r2, [r7, #24]
 8001264:	4313      	orrs	r3, r2
 8001266:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800126c:	2b00      	cmp	r3, #0
 800126e:	d009      	beq.n	8001284 <HAL_ADC_Init+0x184>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001274:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800127c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800127e:	69ba      	ldr	r2, [r7, #24]
 8001280:	4313      	orrs	r3, r2
 8001282:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	68da      	ldr	r2, [r3, #12]
 800128a:	4b47      	ldr	r3, [pc, #284]	; (80013a8 <HAL_ADC_Init+0x2a8>)
 800128c:	4013      	ands	r3, r2
 800128e:	687a      	ldr	r2, [r7, #4]
 8001290:	6812      	ldr	r2, [r2, #0]
 8001292:	69b9      	ldr	r1, [r7, #24]
 8001294:	430b      	orrs	r3, r1
 8001296:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4618      	mov	r0, r3
 800129e:	f7ff ff08 	bl	80010b2 <LL_ADC_REG_IsConversionOngoing>
 80012a2:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4618      	mov	r0, r3
 80012aa:	f7ff ff15 	bl	80010d8 <LL_ADC_INJ_IsConversionOngoing>
 80012ae:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80012b0:	693b      	ldr	r3, [r7, #16]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d13d      	bne.n	8001332 <HAL_ADC_Init+0x232>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d13a      	bne.n	8001332 <HAL_ADC_Init+0x232>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80012c0:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80012c8:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80012ca:	4313      	orrs	r3, r2
 80012cc:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	68db      	ldr	r3, [r3, #12]
 80012d4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80012d8:	f023 0302 	bic.w	r3, r3, #2
 80012dc:	687a      	ldr	r2, [r7, #4]
 80012de:	6812      	ldr	r2, [r2, #0]
 80012e0:	69b9      	ldr	r1, [r7, #24]
 80012e2:	430b      	orrs	r3, r1
 80012e4:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80012ec:	2b01      	cmp	r3, #1
 80012ee:	d118      	bne.n	8001322 <HAL_ADC_Init+0x222>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	691b      	ldr	r3, [r3, #16]
 80012f6:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80012fa:	f023 0304 	bic.w	r3, r3, #4
 80012fe:	687a      	ldr	r2, [r7, #4]
 8001300:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8001302:	687a      	ldr	r2, [r7, #4]
 8001304:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001306:	4311      	orrs	r1, r2
 8001308:	687a      	ldr	r2, [r7, #4]
 800130a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800130c:	4311      	orrs	r1, r2
 800130e:	687a      	ldr	r2, [r7, #4]
 8001310:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001312:	430a      	orrs	r2, r1
 8001314:	431a      	orrs	r2, r3
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f042 0201 	orr.w	r2, r2, #1
 800131e:	611a      	str	r2, [r3, #16]
 8001320:	e007      	b.n	8001332 <HAL_ADC_Init+0x232>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	691a      	ldr	r2, [r3, #16]
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f022 0201 	bic.w	r2, r2, #1
 8001330:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	691b      	ldr	r3, [r3, #16]
 8001336:	2b01      	cmp	r3, #1
 8001338:	d10c      	bne.n	8001354 <HAL_ADC_Init+0x254>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001340:	f023 010f 	bic.w	r1, r3, #15
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	69db      	ldr	r3, [r3, #28]
 8001348:	1e5a      	subs	r2, r3, #1
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	430a      	orrs	r2, r1
 8001350:	631a      	str	r2, [r3, #48]	; 0x30
 8001352:	e007      	b.n	8001364 <HAL_ADC_Init+0x264>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f022 020f 	bic.w	r2, r2, #15
 8001362:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001368:	f023 0303 	bic.w	r3, r3, #3
 800136c:	f043 0201 	orr.w	r2, r3, #1
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	655a      	str	r2, [r3, #84]	; 0x54
 8001374:	e007      	b.n	8001386 <HAL_ADC_Init+0x286>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800137a:	f043 0210 	orr.w	r2, r3, #16
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8001382:	2301      	movs	r3, #1
 8001384:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001386:	7ffb      	ldrb	r3, [r7, #31]
}
 8001388:	4618      	mov	r0, r3
 800138a:	3724      	adds	r7, #36	; 0x24
 800138c:	46bd      	mov	sp, r7
 800138e:	bd90      	pop	{r4, r7, pc}
 8001390:	20000000 	.word	0x20000000
 8001394:	053e2d63 	.word	0x053e2d63
 8001398:	50040000 	.word	0x50040000
 800139c:	50040100 	.word	0x50040100
 80013a0:	50040200 	.word	0x50040200
 80013a4:	50040300 	.word	0x50040300
 80013a8:	fff0c007 	.word	0xfff0c007

080013ac <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b086      	sub	sp, #24
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80013b4:	4857      	ldr	r0, [pc, #348]	; (8001514 <HAL_ADC_Start+0x168>)
 80013b6:	f7ff fdd7 	bl	8000f68 <LL_ADC_GetMultimode>
 80013ba:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	4618      	mov	r0, r3
 80013c2:	f7ff fe76 	bl	80010b2 <LL_ADC_REG_IsConversionOngoing>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	f040 809c 	bne.w	8001506 <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80013d4:	2b01      	cmp	r3, #1
 80013d6:	d101      	bne.n	80013dc <HAL_ADC_Start+0x30>
 80013d8:	2302      	movs	r3, #2
 80013da:	e097      	b.n	800150c <HAL_ADC_Start+0x160>
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	2201      	movs	r2, #1
 80013e0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80013e4:	6878      	ldr	r0, [r7, #4]
 80013e6:	f000 fd71 	bl	8001ecc <ADC_Enable>
 80013ea:	4603      	mov	r3, r0
 80013ec:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80013ee:	7dfb      	ldrb	r3, [r7, #23]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	f040 8083 	bne.w	80014fc <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80013fa:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80013fe:	f023 0301 	bic.w	r3, r3, #1
 8001402:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	4a42      	ldr	r2, [pc, #264]	; (8001518 <HAL_ADC_Start+0x16c>)
 8001410:	4293      	cmp	r3, r2
 8001412:	d002      	beq.n	800141a <HAL_ADC_Start+0x6e>
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	e000      	b.n	800141c <HAL_ADC_Start+0x70>
 800141a:	4b40      	ldr	r3, [pc, #256]	; (800151c <HAL_ADC_Start+0x170>)
 800141c:	687a      	ldr	r2, [r7, #4]
 800141e:	6812      	ldr	r2, [r2, #0]
 8001420:	4293      	cmp	r3, r2
 8001422:	d002      	beq.n	800142a <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001424:	693b      	ldr	r3, [r7, #16]
 8001426:	2b00      	cmp	r3, #0
 8001428:	d105      	bne.n	8001436 <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800142e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800143a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800143e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001442:	d106      	bne.n	8001452 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001448:	f023 0206 	bic.w	r2, r3, #6
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	659a      	str	r2, [r3, #88]	; 0x58
 8001450:	e002      	b.n	8001458 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	2200      	movs	r2, #0
 8001456:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	221c      	movs	r2, #28
 800145e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	2200      	movs	r2, #0
 8001464:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4a2a      	ldr	r2, [pc, #168]	; (8001518 <HAL_ADC_Start+0x16c>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d002      	beq.n	8001478 <HAL_ADC_Start+0xcc>
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	e000      	b.n	800147a <HAL_ADC_Start+0xce>
 8001478:	4b28      	ldr	r3, [pc, #160]	; (800151c <HAL_ADC_Start+0x170>)
 800147a:	687a      	ldr	r2, [r7, #4]
 800147c:	6812      	ldr	r2, [r2, #0]
 800147e:	4293      	cmp	r3, r2
 8001480:	d008      	beq.n	8001494 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001482:	693b      	ldr	r3, [r7, #16]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d005      	beq.n	8001494 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001488:	693b      	ldr	r3, [r7, #16]
 800148a:	2b05      	cmp	r3, #5
 800148c:	d002      	beq.n	8001494 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800148e:	693b      	ldr	r3, [r7, #16]
 8001490:	2b09      	cmp	r3, #9
 8001492:	d114      	bne.n	80014be <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	68db      	ldr	r3, [r3, #12]
 800149a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d007      	beq.n	80014b2 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014a6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80014aa:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	4618      	mov	r0, r3
 80014b8:	f7ff fde7 	bl	800108a <LL_ADC_REG_StartConversion>
 80014bc:	e025      	b.n	800150a <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014c2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	4a12      	ldr	r2, [pc, #72]	; (8001518 <HAL_ADC_Start+0x16c>)
 80014d0:	4293      	cmp	r3, r2
 80014d2:	d002      	beq.n	80014da <HAL_ADC_Start+0x12e>
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	e000      	b.n	80014dc <HAL_ADC_Start+0x130>
 80014da:	4b10      	ldr	r3, [pc, #64]	; (800151c <HAL_ADC_Start+0x170>)
 80014dc:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	68db      	ldr	r3, [r3, #12]
 80014e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d00f      	beq.n	800150a <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014ee:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80014f2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	655a      	str	r2, [r3, #84]	; 0x54
 80014fa:	e006      	b.n	800150a <HAL_ADC_Start+0x15e>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	2200      	movs	r2, #0
 8001500:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8001504:	e001      	b.n	800150a <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001506:	2302      	movs	r3, #2
 8001508:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800150a:	7dfb      	ldrb	r3, [r7, #23]
}
 800150c:	4618      	mov	r0, r3
 800150e:	3718      	adds	r7, #24
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}
 8001514:	50040300 	.word	0x50040300
 8001518:	50040100 	.word	0x50040100
 800151c:	50040000 	.word	0x50040000

08001520 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b088      	sub	sp, #32
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
 8001528:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800152a:	4866      	ldr	r0, [pc, #408]	; (80016c4 <HAL_ADC_PollForConversion+0x1a4>)
 800152c:	f7ff fd1c 	bl	8000f68 <LL_ADC_GetMultimode>
 8001530:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	695b      	ldr	r3, [r3, #20]
 8001536:	2b08      	cmp	r3, #8
 8001538:	d102      	bne.n	8001540 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800153a:	2308      	movs	r3, #8
 800153c:	61fb      	str	r3, [r7, #28]
 800153e:	e02a      	b.n	8001596 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001540:	697b      	ldr	r3, [r7, #20]
 8001542:	2b00      	cmp	r3, #0
 8001544:	d005      	beq.n	8001552 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001546:	697b      	ldr	r3, [r7, #20]
 8001548:	2b05      	cmp	r3, #5
 800154a:	d002      	beq.n	8001552 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800154c:	697b      	ldr	r3, [r7, #20]
 800154e:	2b09      	cmp	r3, #9
 8001550:	d111      	bne.n	8001576 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	68db      	ldr	r3, [r3, #12]
 8001558:	f003 0301 	and.w	r3, r3, #1
 800155c:	2b00      	cmp	r3, #0
 800155e:	d007      	beq.n	8001570 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001564:	f043 0220 	orr.w	r2, r3, #32
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 800156c:	2301      	movs	r3, #1
 800156e:	e0a4      	b.n	80016ba <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001570:	2304      	movs	r3, #4
 8001572:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001574:	e00f      	b.n	8001596 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001576:	4853      	ldr	r0, [pc, #332]	; (80016c4 <HAL_ADC_PollForConversion+0x1a4>)
 8001578:	f7ff fd04 	bl	8000f84 <LL_ADC_GetMultiDMATransfer>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d007      	beq.n	8001592 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001586:	f043 0220 	orr.w	r2, r3, #32
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 800158e:	2301      	movs	r3, #1
 8001590:	e093      	b.n	80016ba <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001592:	2304      	movs	r3, #4
 8001594:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001596:	f7ff fb9f 	bl	8000cd8 <HAL_GetTick>
 800159a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800159c:	e021      	b.n	80015e2 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015a4:	d01d      	beq.n	80015e2 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80015a6:	f7ff fb97 	bl	8000cd8 <HAL_GetTick>
 80015aa:	4602      	mov	r2, r0
 80015ac:	693b      	ldr	r3, [r7, #16]
 80015ae:	1ad3      	subs	r3, r2, r3
 80015b0:	683a      	ldr	r2, [r7, #0]
 80015b2:	429a      	cmp	r2, r3
 80015b4:	d302      	bcc.n	80015bc <HAL_ADC_PollForConversion+0x9c>
 80015b6:	683b      	ldr	r3, [r7, #0]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d112      	bne.n	80015e2 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	681a      	ldr	r2, [r3, #0]
 80015c2:	69fb      	ldr	r3, [r7, #28]
 80015c4:	4013      	ands	r3, r2
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d10b      	bne.n	80015e2 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015ce:	f043 0204 	orr.w	r2, r3, #4
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	2200      	movs	r2, #0
 80015da:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 80015de:	2303      	movs	r3, #3
 80015e0:	e06b      	b.n	80016ba <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	681a      	ldr	r2, [r3, #0]
 80015e8:	69fb      	ldr	r3, [r7, #28]
 80015ea:	4013      	ands	r3, r2
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d0d6      	beq.n	800159e <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015f4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	4618      	mov	r0, r3
 8001602:	f7ff fc22 	bl	8000e4a <LL_ADC_REG_IsTriggerSourceSWStart>
 8001606:	4603      	mov	r3, r0
 8001608:	2b00      	cmp	r3, #0
 800160a:	d01c      	beq.n	8001646 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	7e5b      	ldrb	r3, [r3, #25]
 8001610:	2b00      	cmp	r3, #0
 8001612:	d118      	bne.n	8001646 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f003 0308 	and.w	r3, r3, #8
 800161e:	2b08      	cmp	r3, #8
 8001620:	d111      	bne.n	8001646 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001626:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001632:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001636:	2b00      	cmp	r3, #0
 8001638:	d105      	bne.n	8001646 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800163e:	f043 0201 	orr.w	r2, r3, #1
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	655a      	str	r2, [r3, #84]	; 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	4a1f      	ldr	r2, [pc, #124]	; (80016c8 <HAL_ADC_PollForConversion+0x1a8>)
 800164c:	4293      	cmp	r3, r2
 800164e:	d002      	beq.n	8001656 <HAL_ADC_PollForConversion+0x136>
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	e000      	b.n	8001658 <HAL_ADC_PollForConversion+0x138>
 8001656:	4b1d      	ldr	r3, [pc, #116]	; (80016cc <HAL_ADC_PollForConversion+0x1ac>)
 8001658:	687a      	ldr	r2, [r7, #4]
 800165a:	6812      	ldr	r2, [r2, #0]
 800165c:	4293      	cmp	r3, r2
 800165e:	d008      	beq.n	8001672 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001660:	697b      	ldr	r3, [r7, #20]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d005      	beq.n	8001672 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001666:	697b      	ldr	r3, [r7, #20]
 8001668:	2b05      	cmp	r3, #5
 800166a:	d002      	beq.n	8001672 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800166c:	697b      	ldr	r3, [r7, #20]
 800166e:	2b09      	cmp	r3, #9
 8001670:	d104      	bne.n	800167c <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	68db      	ldr	r3, [r3, #12]
 8001678:	61bb      	str	r3, [r7, #24]
 800167a:	e00c      	b.n	8001696 <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4a11      	ldr	r2, [pc, #68]	; (80016c8 <HAL_ADC_PollForConversion+0x1a8>)
 8001682:	4293      	cmp	r3, r2
 8001684:	d002      	beq.n	800168c <HAL_ADC_PollForConversion+0x16c>
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	e000      	b.n	800168e <HAL_ADC_PollForConversion+0x16e>
 800168c:	4b0f      	ldr	r3, [pc, #60]	; (80016cc <HAL_ADC_PollForConversion+0x1ac>)
 800168e:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	68db      	ldr	r3, [r3, #12]
 8001694:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8001696:	69fb      	ldr	r3, [r7, #28]
 8001698:	2b08      	cmp	r3, #8
 800169a:	d104      	bne.n	80016a6 <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	2208      	movs	r2, #8
 80016a2:	601a      	str	r2, [r3, #0]
 80016a4:	e008      	b.n	80016b8 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80016a6:	69bb      	ldr	r3, [r7, #24]
 80016a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d103      	bne.n	80016b8 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	220c      	movs	r2, #12
 80016b6:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80016b8:	2300      	movs	r3, #0
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	3720      	adds	r7, #32
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	50040300 	.word	0x50040300
 80016c8:	50040100 	.word	0x50040100
 80016cc:	50040000 	.word	0x50040000

080016d0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80016d0:	b480      	push	{r7}
 80016d2:	b083      	sub	sp, #12
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80016de:	4618      	mov	r0, r3
 80016e0:	370c      	adds	r7, #12
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr
	...

080016ec <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b0b6      	sub	sp, #216	; 0xd8
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
 80016f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80016f6:	2300      	movs	r3, #0
 80016f8:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80016fc:	2300      	movs	r3, #0
 80016fe:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001706:	2b01      	cmp	r3, #1
 8001708:	d101      	bne.n	800170e <HAL_ADC_ConfigChannel+0x22>
 800170a:	2302      	movs	r3, #2
 800170c:	e3c7      	b.n	8001e9e <HAL_ADC_ConfigChannel+0x7b2>
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	2201      	movs	r2, #1
 8001712:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	4618      	mov	r0, r3
 800171c:	f7ff fcc9 	bl	80010b2 <LL_ADC_REG_IsConversionOngoing>
 8001720:	4603      	mov	r3, r0
 8001722:	2b00      	cmp	r3, #0
 8001724:	f040 83a8 	bne.w	8001e78 <HAL_ADC_ConfigChannel+0x78c>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	685b      	ldr	r3, [r3, #4]
 800172c:	2b05      	cmp	r3, #5
 800172e:	d824      	bhi.n	800177a <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	685b      	ldr	r3, [r3, #4]
 8001734:	3b02      	subs	r3, #2
 8001736:	2b03      	cmp	r3, #3
 8001738:	d81b      	bhi.n	8001772 <HAL_ADC_ConfigChannel+0x86>
 800173a:	a201      	add	r2, pc, #4	; (adr r2, 8001740 <HAL_ADC_ConfigChannel+0x54>)
 800173c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001740:	08001751 	.word	0x08001751
 8001744:	08001759 	.word	0x08001759
 8001748:	08001761 	.word	0x08001761
 800174c:	08001769 	.word	0x08001769
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	220c      	movs	r2, #12
 8001754:	605a      	str	r2, [r3, #4]
          break;
 8001756:	e011      	b.n	800177c <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	2212      	movs	r2, #18
 800175c:	605a      	str	r2, [r3, #4]
          break;
 800175e:	e00d      	b.n	800177c <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	2218      	movs	r2, #24
 8001764:	605a      	str	r2, [r3, #4]
          break;
 8001766:	e009      	b.n	800177c <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800176e:	605a      	str	r2, [r3, #4]
          break;
 8001770:	e004      	b.n	800177c <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	2206      	movs	r2, #6
 8001776:	605a      	str	r2, [r3, #4]
          break;
 8001778:	e000      	b.n	800177c <HAL_ADC_ConfigChannel+0x90>
      }
    }
 800177a:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	6818      	ldr	r0, [r3, #0]
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	6859      	ldr	r1, [r3, #4]
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	461a      	mov	r2, r3
 800178a:	f7ff fb71 	bl	8000e70 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	4618      	mov	r0, r3
 8001794:	f7ff fc8d 	bl	80010b2 <LL_ADC_REG_IsConversionOngoing>
 8001798:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	4618      	mov	r0, r3
 80017a2:	f7ff fc99 	bl	80010d8 <LL_ADC_INJ_IsConversionOngoing>
 80017a6:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80017aa:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	f040 81a6 	bne.w	8001b00 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80017b4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	f040 81a1 	bne.w	8001b00 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	6818      	ldr	r0, [r3, #0]
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	6819      	ldr	r1, [r3, #0]
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	689b      	ldr	r3, [r3, #8]
 80017ca:	461a      	mov	r2, r3
 80017cc:	f7ff fb7c 	bl	8000ec8 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	695a      	ldr	r2, [r3, #20]
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	68db      	ldr	r3, [r3, #12]
 80017da:	08db      	lsrs	r3, r3, #3
 80017dc:	f003 0303 	and.w	r3, r3, #3
 80017e0:	005b      	lsls	r3, r3, #1
 80017e2:	fa02 f303 	lsl.w	r3, r2, r3
 80017e6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	691b      	ldr	r3, [r3, #16]
 80017ee:	2b04      	cmp	r3, #4
 80017f0:	d00a      	beq.n	8001808 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6818      	ldr	r0, [r3, #0]
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	6919      	ldr	r1, [r3, #16]
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	681a      	ldr	r2, [r3, #0]
 80017fe:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001802:	f7ff facd 	bl	8000da0 <LL_ADC_SetOffset>
 8001806:	e17b      	b.n	8001b00 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	2100      	movs	r1, #0
 800180e:	4618      	mov	r0, r3
 8001810:	f7ff faea 	bl	8000de8 <LL_ADC_GetOffsetChannel>
 8001814:	4603      	mov	r3, r0
 8001816:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800181a:	2b00      	cmp	r3, #0
 800181c:	d10a      	bne.n	8001834 <HAL_ADC_ConfigChannel+0x148>
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	2100      	movs	r1, #0
 8001824:	4618      	mov	r0, r3
 8001826:	f7ff fadf 	bl	8000de8 <LL_ADC_GetOffsetChannel>
 800182a:	4603      	mov	r3, r0
 800182c:	0e9b      	lsrs	r3, r3, #26
 800182e:	f003 021f 	and.w	r2, r3, #31
 8001832:	e01e      	b.n	8001872 <HAL_ADC_ConfigChannel+0x186>
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	2100      	movs	r1, #0
 800183a:	4618      	mov	r0, r3
 800183c:	f7ff fad4 	bl	8000de8 <LL_ADC_GetOffsetChannel>
 8001840:	4603      	mov	r3, r0
 8001842:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001846:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800184a:	fa93 f3a3 	rbit	r3, r3
 800184e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001852:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001856:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800185a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800185e:	2b00      	cmp	r3, #0
 8001860:	d101      	bne.n	8001866 <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 8001862:	2320      	movs	r3, #32
 8001864:	e004      	b.n	8001870 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 8001866:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800186a:	fab3 f383 	clz	r3, r3
 800186e:	b2db      	uxtb	r3, r3
 8001870:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800187a:	2b00      	cmp	r3, #0
 800187c:	d105      	bne.n	800188a <HAL_ADC_ConfigChannel+0x19e>
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	0e9b      	lsrs	r3, r3, #26
 8001884:	f003 031f 	and.w	r3, r3, #31
 8001888:	e018      	b.n	80018bc <HAL_ADC_ConfigChannel+0x1d0>
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001892:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001896:	fa93 f3a3 	rbit	r3, r3
 800189a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 800189e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80018a2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80018a6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d101      	bne.n	80018b2 <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 80018ae:	2320      	movs	r3, #32
 80018b0:	e004      	b.n	80018bc <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 80018b2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80018b6:	fab3 f383 	clz	r3, r3
 80018ba:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80018bc:	429a      	cmp	r2, r3
 80018be:	d106      	bne.n	80018ce <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	2200      	movs	r2, #0
 80018c6:	2100      	movs	r1, #0
 80018c8:	4618      	mov	r0, r3
 80018ca:	f7ff faa3 	bl	8000e14 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	2101      	movs	r1, #1
 80018d4:	4618      	mov	r0, r3
 80018d6:	f7ff fa87 	bl	8000de8 <LL_ADC_GetOffsetChannel>
 80018da:	4603      	mov	r3, r0
 80018dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d10a      	bne.n	80018fa <HAL_ADC_ConfigChannel+0x20e>
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	2101      	movs	r1, #1
 80018ea:	4618      	mov	r0, r3
 80018ec:	f7ff fa7c 	bl	8000de8 <LL_ADC_GetOffsetChannel>
 80018f0:	4603      	mov	r3, r0
 80018f2:	0e9b      	lsrs	r3, r3, #26
 80018f4:	f003 021f 	and.w	r2, r3, #31
 80018f8:	e01e      	b.n	8001938 <HAL_ADC_ConfigChannel+0x24c>
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	2101      	movs	r1, #1
 8001900:	4618      	mov	r0, r3
 8001902:	f7ff fa71 	bl	8000de8 <LL_ADC_GetOffsetChannel>
 8001906:	4603      	mov	r3, r0
 8001908:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800190c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001910:	fa93 f3a3 	rbit	r3, r3
 8001914:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8001918:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800191c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8001920:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001924:	2b00      	cmp	r3, #0
 8001926:	d101      	bne.n	800192c <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 8001928:	2320      	movs	r3, #32
 800192a:	e004      	b.n	8001936 <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 800192c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001930:	fab3 f383 	clz	r3, r3
 8001934:	b2db      	uxtb	r3, r3
 8001936:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001940:	2b00      	cmp	r3, #0
 8001942:	d105      	bne.n	8001950 <HAL_ADC_ConfigChannel+0x264>
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	0e9b      	lsrs	r3, r3, #26
 800194a:	f003 031f 	and.w	r3, r3, #31
 800194e:	e018      	b.n	8001982 <HAL_ADC_ConfigChannel+0x296>
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001958:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800195c:	fa93 f3a3 	rbit	r3, r3
 8001960:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8001964:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001968:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 800196c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001970:	2b00      	cmp	r3, #0
 8001972:	d101      	bne.n	8001978 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8001974:	2320      	movs	r3, #32
 8001976:	e004      	b.n	8001982 <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 8001978:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800197c:	fab3 f383 	clz	r3, r3
 8001980:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001982:	429a      	cmp	r2, r3
 8001984:	d106      	bne.n	8001994 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	2200      	movs	r2, #0
 800198c:	2101      	movs	r1, #1
 800198e:	4618      	mov	r0, r3
 8001990:	f7ff fa40 	bl	8000e14 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	2102      	movs	r1, #2
 800199a:	4618      	mov	r0, r3
 800199c:	f7ff fa24 	bl	8000de8 <LL_ADC_GetOffsetChannel>
 80019a0:	4603      	mov	r3, r0
 80019a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d10a      	bne.n	80019c0 <HAL_ADC_ConfigChannel+0x2d4>
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	2102      	movs	r1, #2
 80019b0:	4618      	mov	r0, r3
 80019b2:	f7ff fa19 	bl	8000de8 <LL_ADC_GetOffsetChannel>
 80019b6:	4603      	mov	r3, r0
 80019b8:	0e9b      	lsrs	r3, r3, #26
 80019ba:	f003 021f 	and.w	r2, r3, #31
 80019be:	e01e      	b.n	80019fe <HAL_ADC_ConfigChannel+0x312>
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	2102      	movs	r1, #2
 80019c6:	4618      	mov	r0, r3
 80019c8:	f7ff fa0e 	bl	8000de8 <LL_ADC_GetOffsetChannel>
 80019cc:	4603      	mov	r3, r0
 80019ce:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80019d6:	fa93 f3a3 	rbit	r3, r3
 80019da:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 80019de:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80019e2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 80019e6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d101      	bne.n	80019f2 <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 80019ee:	2320      	movs	r3, #32
 80019f0:	e004      	b.n	80019fc <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 80019f2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80019f6:	fab3 f383 	clz	r3, r3
 80019fa:	b2db      	uxtb	r3, r3
 80019fc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d105      	bne.n	8001a16 <HAL_ADC_ConfigChannel+0x32a>
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	0e9b      	lsrs	r3, r3, #26
 8001a10:	f003 031f 	and.w	r3, r3, #31
 8001a14:	e016      	b.n	8001a44 <HAL_ADC_ConfigChannel+0x358>
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a1e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001a22:	fa93 f3a3 	rbit	r3, r3
 8001a26:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8001a28:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001a2a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8001a2e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d101      	bne.n	8001a3a <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 8001a36:	2320      	movs	r3, #32
 8001a38:	e004      	b.n	8001a44 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 8001a3a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001a3e:	fab3 f383 	clz	r3, r3
 8001a42:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001a44:	429a      	cmp	r2, r3
 8001a46:	d106      	bne.n	8001a56 <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	2102      	movs	r1, #2
 8001a50:	4618      	mov	r0, r3
 8001a52:	f7ff f9df 	bl	8000e14 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	2103      	movs	r1, #3
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f7ff f9c3 	bl	8000de8 <LL_ADC_GetOffsetChannel>
 8001a62:	4603      	mov	r3, r0
 8001a64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d10a      	bne.n	8001a82 <HAL_ADC_ConfigChannel+0x396>
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	2103      	movs	r1, #3
 8001a72:	4618      	mov	r0, r3
 8001a74:	f7ff f9b8 	bl	8000de8 <LL_ADC_GetOffsetChannel>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	0e9b      	lsrs	r3, r3, #26
 8001a7c:	f003 021f 	and.w	r2, r3, #31
 8001a80:	e017      	b.n	8001ab2 <HAL_ADC_ConfigChannel+0x3c6>
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	2103      	movs	r1, #3
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f7ff f9ad 	bl	8000de8 <LL_ADC_GetOffsetChannel>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a92:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001a94:	fa93 f3a3 	rbit	r3, r3
 8001a98:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8001a9a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001a9c:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8001a9e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d101      	bne.n	8001aa8 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8001aa4:	2320      	movs	r3, #32
 8001aa6:	e003      	b.n	8001ab0 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8001aa8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001aaa:	fab3 f383 	clz	r3, r3
 8001aae:	b2db      	uxtb	r3, r3
 8001ab0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d105      	bne.n	8001aca <HAL_ADC_ConfigChannel+0x3de>
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	0e9b      	lsrs	r3, r3, #26
 8001ac4:	f003 031f 	and.w	r3, r3, #31
 8001ac8:	e011      	b.n	8001aee <HAL_ADC_ConfigChannel+0x402>
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ad0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001ad2:	fa93 f3a3 	rbit	r3, r3
 8001ad6:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8001ad8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001ada:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8001adc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d101      	bne.n	8001ae6 <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8001ae2:	2320      	movs	r3, #32
 8001ae4:	e003      	b.n	8001aee <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8001ae6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001ae8:	fab3 f383 	clz	r3, r3
 8001aec:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001aee:	429a      	cmp	r2, r3
 8001af0:	d106      	bne.n	8001b00 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	2200      	movs	r2, #0
 8001af8:	2103      	movs	r1, #3
 8001afa:	4618      	mov	r0, r3
 8001afc:	f7ff f98a 	bl	8000e14 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4618      	mov	r0, r3
 8001b06:	f7ff faad 	bl	8001064 <LL_ADC_IsEnabled>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	f040 813f 	bne.w	8001d90 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6818      	ldr	r0, [r3, #0]
 8001b16:	683b      	ldr	r3, [r7, #0]
 8001b18:	6819      	ldr	r1, [r3, #0]
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	68db      	ldr	r3, [r3, #12]
 8001b1e:	461a      	mov	r2, r3
 8001b20:	f7ff f9fe 	bl	8000f20 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	68db      	ldr	r3, [r3, #12]
 8001b28:	4a8e      	ldr	r2, [pc, #568]	; (8001d64 <HAL_ADC_ConfigChannel+0x678>)
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	f040 8130 	bne.w	8001d90 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d10b      	bne.n	8001b58 <HAL_ADC_ConfigChannel+0x46c>
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	0e9b      	lsrs	r3, r3, #26
 8001b46:	3301      	adds	r3, #1
 8001b48:	f003 031f 	and.w	r3, r3, #31
 8001b4c:	2b09      	cmp	r3, #9
 8001b4e:	bf94      	ite	ls
 8001b50:	2301      	movls	r3, #1
 8001b52:	2300      	movhi	r3, #0
 8001b54:	b2db      	uxtb	r3, r3
 8001b56:	e019      	b.n	8001b8c <HAL_ADC_ConfigChannel+0x4a0>
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b5e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b60:	fa93 f3a3 	rbit	r3, r3
 8001b64:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8001b66:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001b68:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8001b6a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d101      	bne.n	8001b74 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8001b70:	2320      	movs	r3, #32
 8001b72:	e003      	b.n	8001b7c <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8001b74:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001b76:	fab3 f383 	clz	r3, r3
 8001b7a:	b2db      	uxtb	r3, r3
 8001b7c:	3301      	adds	r3, #1
 8001b7e:	f003 031f 	and.w	r3, r3, #31
 8001b82:	2b09      	cmp	r3, #9
 8001b84:	bf94      	ite	ls
 8001b86:	2301      	movls	r3, #1
 8001b88:	2300      	movhi	r3, #0
 8001b8a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d079      	beq.n	8001c84 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d107      	bne.n	8001bac <HAL_ADC_ConfigChannel+0x4c0>
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	0e9b      	lsrs	r3, r3, #26
 8001ba2:	3301      	adds	r3, #1
 8001ba4:	069b      	lsls	r3, r3, #26
 8001ba6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001baa:	e015      	b.n	8001bd8 <HAL_ADC_ConfigChannel+0x4ec>
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bb2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001bb4:	fa93 f3a3 	rbit	r3, r3
 8001bb8:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001bba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001bbc:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8001bbe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d101      	bne.n	8001bc8 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8001bc4:	2320      	movs	r3, #32
 8001bc6:	e003      	b.n	8001bd0 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8001bc8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001bca:	fab3 f383 	clz	r3, r3
 8001bce:	b2db      	uxtb	r3, r3
 8001bd0:	3301      	adds	r3, #1
 8001bd2:	069b      	lsls	r3, r3, #26
 8001bd4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d109      	bne.n	8001bf8 <HAL_ADC_ConfigChannel+0x50c>
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	0e9b      	lsrs	r3, r3, #26
 8001bea:	3301      	adds	r3, #1
 8001bec:	f003 031f 	and.w	r3, r3, #31
 8001bf0:	2101      	movs	r1, #1
 8001bf2:	fa01 f303 	lsl.w	r3, r1, r3
 8001bf6:	e017      	b.n	8001c28 <HAL_ADC_ConfigChannel+0x53c>
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bfe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c00:	fa93 f3a3 	rbit	r3, r3
 8001c04:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8001c06:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001c08:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8001c0a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d101      	bne.n	8001c14 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8001c10:	2320      	movs	r3, #32
 8001c12:	e003      	b.n	8001c1c <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 8001c14:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001c16:	fab3 f383 	clz	r3, r3
 8001c1a:	b2db      	uxtb	r3, r3
 8001c1c:	3301      	adds	r3, #1
 8001c1e:	f003 031f 	and.w	r3, r3, #31
 8001c22:	2101      	movs	r1, #1
 8001c24:	fa01 f303 	lsl.w	r3, r1, r3
 8001c28:	ea42 0103 	orr.w	r1, r2, r3
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d10a      	bne.n	8001c4e <HAL_ADC_ConfigChannel+0x562>
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	0e9b      	lsrs	r3, r3, #26
 8001c3e:	3301      	adds	r3, #1
 8001c40:	f003 021f 	and.w	r2, r3, #31
 8001c44:	4613      	mov	r3, r2
 8001c46:	005b      	lsls	r3, r3, #1
 8001c48:	4413      	add	r3, r2
 8001c4a:	051b      	lsls	r3, r3, #20
 8001c4c:	e018      	b.n	8001c80 <HAL_ADC_ConfigChannel+0x594>
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c56:	fa93 f3a3 	rbit	r3, r3
 8001c5a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8001c5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c5e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8001c60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d101      	bne.n	8001c6a <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 8001c66:	2320      	movs	r3, #32
 8001c68:	e003      	b.n	8001c72 <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8001c6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c6c:	fab3 f383 	clz	r3, r3
 8001c70:	b2db      	uxtb	r3, r3
 8001c72:	3301      	adds	r3, #1
 8001c74:	f003 021f 	and.w	r2, r3, #31
 8001c78:	4613      	mov	r3, r2
 8001c7a:	005b      	lsls	r3, r3, #1
 8001c7c:	4413      	add	r3, r2
 8001c7e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001c80:	430b      	orrs	r3, r1
 8001c82:	e080      	b.n	8001d86 <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d107      	bne.n	8001ca0 <HAL_ADC_ConfigChannel+0x5b4>
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	0e9b      	lsrs	r3, r3, #26
 8001c96:	3301      	adds	r3, #1
 8001c98:	069b      	lsls	r3, r3, #26
 8001c9a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001c9e:	e015      	b.n	8001ccc <HAL_ADC_ConfigChannel+0x5e0>
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ca6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ca8:	fa93 f3a3 	rbit	r3, r3
 8001cac:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8001cae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cb0:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8001cb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d101      	bne.n	8001cbc <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8001cb8:	2320      	movs	r3, #32
 8001cba:	e003      	b.n	8001cc4 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8001cbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cbe:	fab3 f383 	clz	r3, r3
 8001cc2:	b2db      	uxtb	r3, r3
 8001cc4:	3301      	adds	r3, #1
 8001cc6:	069b      	lsls	r3, r3, #26
 8001cc8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d109      	bne.n	8001cec <HAL_ADC_ConfigChannel+0x600>
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	0e9b      	lsrs	r3, r3, #26
 8001cde:	3301      	adds	r3, #1
 8001ce0:	f003 031f 	and.w	r3, r3, #31
 8001ce4:	2101      	movs	r1, #1
 8001ce6:	fa01 f303 	lsl.w	r3, r1, r3
 8001cea:	e017      	b.n	8001d1c <HAL_ADC_ConfigChannel+0x630>
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cf2:	6a3b      	ldr	r3, [r7, #32]
 8001cf4:	fa93 f3a3 	rbit	r3, r3
 8001cf8:	61fb      	str	r3, [r7, #28]
  return result;
 8001cfa:	69fb      	ldr	r3, [r7, #28]
 8001cfc:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8001cfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d101      	bne.n	8001d08 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8001d04:	2320      	movs	r3, #32
 8001d06:	e003      	b.n	8001d10 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8001d08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d0a:	fab3 f383 	clz	r3, r3
 8001d0e:	b2db      	uxtb	r3, r3
 8001d10:	3301      	adds	r3, #1
 8001d12:	f003 031f 	and.w	r3, r3, #31
 8001d16:	2101      	movs	r1, #1
 8001d18:	fa01 f303 	lsl.w	r3, r1, r3
 8001d1c:	ea42 0103 	orr.w	r1, r2, r3
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d10d      	bne.n	8001d48 <HAL_ADC_ConfigChannel+0x65c>
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	0e9b      	lsrs	r3, r3, #26
 8001d32:	3301      	adds	r3, #1
 8001d34:	f003 021f 	and.w	r2, r3, #31
 8001d38:	4613      	mov	r3, r2
 8001d3a:	005b      	lsls	r3, r3, #1
 8001d3c:	4413      	add	r3, r2
 8001d3e:	3b1e      	subs	r3, #30
 8001d40:	051b      	lsls	r3, r3, #20
 8001d42:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001d46:	e01d      	b.n	8001d84 <HAL_ADC_ConfigChannel+0x698>
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d4e:	697b      	ldr	r3, [r7, #20]
 8001d50:	fa93 f3a3 	rbit	r3, r3
 8001d54:	613b      	str	r3, [r7, #16]
  return result;
 8001d56:	693b      	ldr	r3, [r7, #16]
 8001d58:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001d5a:	69bb      	ldr	r3, [r7, #24]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d103      	bne.n	8001d68 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8001d60:	2320      	movs	r3, #32
 8001d62:	e005      	b.n	8001d70 <HAL_ADC_ConfigChannel+0x684>
 8001d64:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8001d68:	69bb      	ldr	r3, [r7, #24]
 8001d6a:	fab3 f383 	clz	r3, r3
 8001d6e:	b2db      	uxtb	r3, r3
 8001d70:	3301      	adds	r3, #1
 8001d72:	f003 021f 	and.w	r2, r3, #31
 8001d76:	4613      	mov	r3, r2
 8001d78:	005b      	lsls	r3, r3, #1
 8001d7a:	4413      	add	r3, r2
 8001d7c:	3b1e      	subs	r3, #30
 8001d7e:	051b      	lsls	r3, r3, #20
 8001d80:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001d84:	430b      	orrs	r3, r1
 8001d86:	683a      	ldr	r2, [r7, #0]
 8001d88:	6892      	ldr	r2, [r2, #8]
 8001d8a:	4619      	mov	r1, r3
 8001d8c:	f7ff f89c 	bl	8000ec8 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	681a      	ldr	r2, [r3, #0]
 8001d94:	4b44      	ldr	r3, [pc, #272]	; (8001ea8 <HAL_ADC_ConfigChannel+0x7bc>)
 8001d96:	4013      	ands	r3, r2
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d07a      	beq.n	8001e92 <HAL_ADC_ConfigChannel+0x7a6>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001d9c:	4843      	ldr	r0, [pc, #268]	; (8001eac <HAL_ADC_ConfigChannel+0x7c0>)
 8001d9e:	f7fe fff1 	bl	8000d84 <LL_ADC_GetCommonPathInternalCh>
 8001da2:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4a41      	ldr	r2, [pc, #260]	; (8001eb0 <HAL_ADC_ConfigChannel+0x7c4>)
 8001dac:	4293      	cmp	r3, r2
 8001dae:	d12c      	bne.n	8001e0a <HAL_ADC_ConfigChannel+0x71e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001db0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001db4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d126      	bne.n	8001e0a <HAL_ADC_ConfigChannel+0x71e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a3c      	ldr	r2, [pc, #240]	; (8001eb4 <HAL_ADC_ConfigChannel+0x7c8>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d004      	beq.n	8001dd0 <HAL_ADC_ConfigChannel+0x6e4>
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4a3b      	ldr	r2, [pc, #236]	; (8001eb8 <HAL_ADC_ConfigChannel+0x7cc>)
 8001dcc:	4293      	cmp	r3, r2
 8001dce:	d15d      	bne.n	8001e8c <HAL_ADC_ConfigChannel+0x7a0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001dd0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001dd4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001dd8:	4619      	mov	r1, r3
 8001dda:	4834      	ldr	r0, [pc, #208]	; (8001eac <HAL_ADC_ConfigChannel+0x7c0>)
 8001ddc:	f7fe ffbf 	bl	8000d5e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001de0:	4b36      	ldr	r3, [pc, #216]	; (8001ebc <HAL_ADC_ConfigChannel+0x7d0>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	099b      	lsrs	r3, r3, #6
 8001de6:	4a36      	ldr	r2, [pc, #216]	; (8001ec0 <HAL_ADC_ConfigChannel+0x7d4>)
 8001de8:	fba2 2303 	umull	r2, r3, r2, r3
 8001dec:	099b      	lsrs	r3, r3, #6
 8001dee:	1c5a      	adds	r2, r3, #1
 8001df0:	4613      	mov	r3, r2
 8001df2:	005b      	lsls	r3, r3, #1
 8001df4:	4413      	add	r3, r2
 8001df6:	009b      	lsls	r3, r3, #2
 8001df8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001dfa:	e002      	b.n	8001e02 <HAL_ADC_ConfigChannel+0x716>
          {
            wait_loop_index--;
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	3b01      	subs	r3, #1
 8001e00:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d1f9      	bne.n	8001dfc <HAL_ADC_ConfigChannel+0x710>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001e08:	e040      	b.n	8001e8c <HAL_ADC_ConfigChannel+0x7a0>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	4a2d      	ldr	r2, [pc, #180]	; (8001ec4 <HAL_ADC_ConfigChannel+0x7d8>)
 8001e10:	4293      	cmp	r3, r2
 8001e12:	d118      	bne.n	8001e46 <HAL_ADC_ConfigChannel+0x75a>
 8001e14:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001e18:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d112      	bne.n	8001e46 <HAL_ADC_ConfigChannel+0x75a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4a23      	ldr	r2, [pc, #140]	; (8001eb4 <HAL_ADC_ConfigChannel+0x7c8>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d004      	beq.n	8001e34 <HAL_ADC_ConfigChannel+0x748>
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4a22      	ldr	r2, [pc, #136]	; (8001eb8 <HAL_ADC_ConfigChannel+0x7cc>)
 8001e30:	4293      	cmp	r3, r2
 8001e32:	d12d      	bne.n	8001e90 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001e34:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001e38:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001e3c:	4619      	mov	r1, r3
 8001e3e:	481b      	ldr	r0, [pc, #108]	; (8001eac <HAL_ADC_ConfigChannel+0x7c0>)
 8001e40:	f7fe ff8d 	bl	8000d5e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001e44:	e024      	b.n	8001e90 <HAL_ADC_ConfigChannel+0x7a4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	4a1f      	ldr	r2, [pc, #124]	; (8001ec8 <HAL_ADC_ConfigChannel+0x7dc>)
 8001e4c:	4293      	cmp	r3, r2
 8001e4e:	d120      	bne.n	8001e92 <HAL_ADC_ConfigChannel+0x7a6>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001e50:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001e54:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d11a      	bne.n	8001e92 <HAL_ADC_ConfigChannel+0x7a6>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4a14      	ldr	r2, [pc, #80]	; (8001eb4 <HAL_ADC_ConfigChannel+0x7c8>)
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d115      	bne.n	8001e92 <HAL_ADC_ConfigChannel+0x7a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001e66:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001e6a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001e6e:	4619      	mov	r1, r3
 8001e70:	480e      	ldr	r0, [pc, #56]	; (8001eac <HAL_ADC_ConfigChannel+0x7c0>)
 8001e72:	f7fe ff74 	bl	8000d5e <LL_ADC_SetCommonPathInternalCh>
 8001e76:	e00c      	b.n	8001e92 <HAL_ADC_ConfigChannel+0x7a6>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e7c:	f043 0220 	orr.w	r2, r3, #32
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8001e84:	2301      	movs	r3, #1
 8001e86:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8001e8a:	e002      	b.n	8001e92 <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001e8c:	bf00      	nop
 8001e8e:	e000      	b.n	8001e92 <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001e90:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	2200      	movs	r2, #0
 8001e96:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8001e9a:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	37d8      	adds	r7, #216	; 0xd8
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	80080000 	.word	0x80080000
 8001eac:	50040300 	.word	0x50040300
 8001eb0:	c7520000 	.word	0xc7520000
 8001eb4:	50040000 	.word	0x50040000
 8001eb8:	50040200 	.word	0x50040200
 8001ebc:	20000000 	.word	0x20000000
 8001ec0:	053e2d63 	.word	0x053e2d63
 8001ec4:	cb840000 	.word	0xcb840000
 8001ec8:	80000001 	.word	0x80000001

08001ecc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b084      	sub	sp, #16
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f7ff f8c3 	bl	8001064 <LL_ADC_IsEnabled>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d14d      	bne.n	8001f80 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	689a      	ldr	r2, [r3, #8]
 8001eea:	4b28      	ldr	r3, [pc, #160]	; (8001f8c <ADC_Enable+0xc0>)
 8001eec:	4013      	ands	r3, r2
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d00d      	beq.n	8001f0e <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ef6:	f043 0210 	orr.w	r2, r3, #16
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f02:	f043 0201 	orr.w	r2, r3, #1
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	e039      	b.n	8001f82 <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	4618      	mov	r0, r3
 8001f14:	f7ff f892 	bl	800103c <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8001f18:	f7fe fede 	bl	8000cd8 <HAL_GetTick>
 8001f1c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001f1e:	e028      	b.n	8001f72 <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4618      	mov	r0, r3
 8001f26:	f7ff f89d 	bl	8001064 <LL_ADC_IsEnabled>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d104      	bne.n	8001f3a <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4618      	mov	r0, r3
 8001f36:	f7ff f881 	bl	800103c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001f3a:	f7fe fecd 	bl	8000cd8 <HAL_GetTick>
 8001f3e:	4602      	mov	r2, r0
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	1ad3      	subs	r3, r2, r3
 8001f44:	2b02      	cmp	r3, #2
 8001f46:	d914      	bls.n	8001f72 <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f003 0301 	and.w	r3, r3, #1
 8001f52:	2b01      	cmp	r3, #1
 8001f54:	d00d      	beq.n	8001f72 <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f5a:	f043 0210 	orr.w	r2, r3, #16
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f66:	f043 0201 	orr.w	r2, r3, #1
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	e007      	b.n	8001f82 <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f003 0301 	and.w	r3, r3, #1
 8001f7c:	2b01      	cmp	r3, #1
 8001f7e:	d1cf      	bne.n	8001f20 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001f80:	2300      	movs	r3, #0
}
 8001f82:	4618      	mov	r0, r3
 8001f84:	3710      	adds	r7, #16
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	bf00      	nop
 8001f8c:	8000003f 	.word	0x8000003f

08001f90 <LL_ADC_IsEnabled>:
{
 8001f90:	b480      	push	{r7}
 8001f92:	b083      	sub	sp, #12
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	689b      	ldr	r3, [r3, #8]
 8001f9c:	f003 0301 	and.w	r3, r3, #1
 8001fa0:	2b01      	cmp	r3, #1
 8001fa2:	d101      	bne.n	8001fa8 <LL_ADC_IsEnabled+0x18>
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	e000      	b.n	8001faa <LL_ADC_IsEnabled+0x1a>
 8001fa8:	2300      	movs	r3, #0
}
 8001faa:	4618      	mov	r0, r3
 8001fac:	370c      	adds	r7, #12
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb4:	4770      	bx	lr

08001fb6 <LL_ADC_REG_IsConversionOngoing>:
{
 8001fb6:	b480      	push	{r7}
 8001fb8:	b083      	sub	sp, #12
 8001fba:	af00      	add	r7, sp, #0
 8001fbc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	689b      	ldr	r3, [r3, #8]
 8001fc2:	f003 0304 	and.w	r3, r3, #4
 8001fc6:	2b04      	cmp	r3, #4
 8001fc8:	d101      	bne.n	8001fce <LL_ADC_REG_IsConversionOngoing+0x18>
 8001fca:	2301      	movs	r3, #1
 8001fcc:	e000      	b.n	8001fd0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001fce:	2300      	movs	r3, #0
}
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	370c      	adds	r7, #12
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fda:	4770      	bx	lr

08001fdc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8001fdc:	b590      	push	{r4, r7, lr}
 8001fde:	b09f      	sub	sp, #124	; 0x7c
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
 8001fe4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001ff2:	2b01      	cmp	r3, #1
 8001ff4:	d101      	bne.n	8001ffa <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8001ff6:	2302      	movs	r3, #2
 8001ff8:	e093      	b.n	8002122 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2201      	movs	r2, #1
 8001ffe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8002002:	2300      	movs	r3, #0
 8002004:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8002006:	2300      	movs	r3, #0
 8002008:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	4a47      	ldr	r2, [pc, #284]	; (800212c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002010:	4293      	cmp	r3, r2
 8002012:	d102      	bne.n	800201a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002014:	4b46      	ldr	r3, [pc, #280]	; (8002130 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002016:	60bb      	str	r3, [r7, #8]
 8002018:	e001      	b.n	800201e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800201a:	2300      	movs	r3, #0
 800201c:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800201e:	68bb      	ldr	r3, [r7, #8]
 8002020:	2b00      	cmp	r3, #0
 8002022:	d10b      	bne.n	800203c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002028:	f043 0220 	orr.w	r2, r3, #32
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2200      	movs	r2, #0
 8002034:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8002038:	2301      	movs	r3, #1
 800203a:	e072      	b.n	8002122 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800203c:	68bb      	ldr	r3, [r7, #8]
 800203e:	4618      	mov	r0, r3
 8002040:	f7ff ffb9 	bl	8001fb6 <LL_ADC_REG_IsConversionOngoing>
 8002044:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4618      	mov	r0, r3
 800204c:	f7ff ffb3 	bl	8001fb6 <LL_ADC_REG_IsConversionOngoing>
 8002050:	4603      	mov	r3, r0
 8002052:	2b00      	cmp	r3, #0
 8002054:	d154      	bne.n	8002100 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8002056:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002058:	2b00      	cmp	r3, #0
 800205a:	d151      	bne.n	8002100 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800205c:	4b35      	ldr	r3, [pc, #212]	; (8002134 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 800205e:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	2b00      	cmp	r3, #0
 8002066:	d02c      	beq.n	80020c2 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002068:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800206a:	689b      	ldr	r3, [r3, #8]
 800206c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	6859      	ldr	r1, [r3, #4]
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800207a:	035b      	lsls	r3, r3, #13
 800207c:	430b      	orrs	r3, r1
 800207e:	431a      	orrs	r2, r3
 8002080:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002082:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002084:	4829      	ldr	r0, [pc, #164]	; (800212c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002086:	f7ff ff83 	bl	8001f90 <LL_ADC_IsEnabled>
 800208a:	4604      	mov	r4, r0
 800208c:	4828      	ldr	r0, [pc, #160]	; (8002130 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800208e:	f7ff ff7f 	bl	8001f90 <LL_ADC_IsEnabled>
 8002092:	4603      	mov	r3, r0
 8002094:	431c      	orrs	r4, r3
 8002096:	4828      	ldr	r0, [pc, #160]	; (8002138 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8002098:	f7ff ff7a 	bl	8001f90 <LL_ADC_IsEnabled>
 800209c:	4603      	mov	r3, r0
 800209e:	4323      	orrs	r3, r4
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d137      	bne.n	8002114 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80020a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80020a6:	689b      	ldr	r3, [r3, #8]
 80020a8:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80020ac:	f023 030f 	bic.w	r3, r3, #15
 80020b0:	683a      	ldr	r2, [r7, #0]
 80020b2:	6811      	ldr	r1, [r2, #0]
 80020b4:	683a      	ldr	r2, [r7, #0]
 80020b6:	6892      	ldr	r2, [r2, #8]
 80020b8:	430a      	orrs	r2, r1
 80020ba:	431a      	orrs	r2, r3
 80020bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80020be:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80020c0:	e028      	b.n	8002114 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80020c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80020c4:	689b      	ldr	r3, [r3, #8]
 80020c6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80020ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80020cc:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80020ce:	4817      	ldr	r0, [pc, #92]	; (800212c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80020d0:	f7ff ff5e 	bl	8001f90 <LL_ADC_IsEnabled>
 80020d4:	4604      	mov	r4, r0
 80020d6:	4816      	ldr	r0, [pc, #88]	; (8002130 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80020d8:	f7ff ff5a 	bl	8001f90 <LL_ADC_IsEnabled>
 80020dc:	4603      	mov	r3, r0
 80020de:	431c      	orrs	r4, r3
 80020e0:	4815      	ldr	r0, [pc, #84]	; (8002138 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80020e2:	f7ff ff55 	bl	8001f90 <LL_ADC_IsEnabled>
 80020e6:	4603      	mov	r3, r0
 80020e8:	4323      	orrs	r3, r4
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d112      	bne.n	8002114 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80020ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80020f0:	689b      	ldr	r3, [r3, #8]
 80020f2:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80020f6:	f023 030f 	bic.w	r3, r3, #15
 80020fa:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80020fc:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80020fe:	e009      	b.n	8002114 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002104:	f043 0220 	orr.w	r2, r3, #32
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800210c:	2301      	movs	r3, #1
 800210e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8002112:	e000      	b.n	8002116 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002114:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	2200      	movs	r2, #0
 800211a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800211e:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8002122:	4618      	mov	r0, r3
 8002124:	377c      	adds	r7, #124	; 0x7c
 8002126:	46bd      	mov	sp, r7
 8002128:	bd90      	pop	{r4, r7, pc}
 800212a:	bf00      	nop
 800212c:	50040000 	.word	0x50040000
 8002130:	50040100 	.word	0x50040100
 8002134:	50040300 	.word	0x50040300
 8002138:	50040200 	.word	0x50040200

0800213c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800213c:	b480      	push	{r7}
 800213e:	b085      	sub	sp, #20
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	f003 0307 	and.w	r3, r3, #7
 800214a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800214c:	4b0c      	ldr	r3, [pc, #48]	; (8002180 <__NVIC_SetPriorityGrouping+0x44>)
 800214e:	68db      	ldr	r3, [r3, #12]
 8002150:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002152:	68ba      	ldr	r2, [r7, #8]
 8002154:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002158:	4013      	ands	r3, r2
 800215a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002160:	68bb      	ldr	r3, [r7, #8]
 8002162:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002164:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002168:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800216c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800216e:	4a04      	ldr	r2, [pc, #16]	; (8002180 <__NVIC_SetPriorityGrouping+0x44>)
 8002170:	68bb      	ldr	r3, [r7, #8]
 8002172:	60d3      	str	r3, [r2, #12]
}
 8002174:	bf00      	nop
 8002176:	3714      	adds	r7, #20
 8002178:	46bd      	mov	sp, r7
 800217a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217e:	4770      	bx	lr
 8002180:	e000ed00 	.word	0xe000ed00

08002184 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002184:	b480      	push	{r7}
 8002186:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002188:	4b04      	ldr	r3, [pc, #16]	; (800219c <__NVIC_GetPriorityGrouping+0x18>)
 800218a:	68db      	ldr	r3, [r3, #12]
 800218c:	0a1b      	lsrs	r3, r3, #8
 800218e:	f003 0307 	and.w	r3, r3, #7
}
 8002192:	4618      	mov	r0, r3
 8002194:	46bd      	mov	sp, r7
 8002196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219a:	4770      	bx	lr
 800219c:	e000ed00 	.word	0xe000ed00

080021a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021a0:	b480      	push	{r7}
 80021a2:	b083      	sub	sp, #12
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	4603      	mov	r3, r0
 80021a8:	6039      	str	r1, [r7, #0]
 80021aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	db0a      	blt.n	80021ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	b2da      	uxtb	r2, r3
 80021b8:	490c      	ldr	r1, [pc, #48]	; (80021ec <__NVIC_SetPriority+0x4c>)
 80021ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021be:	0112      	lsls	r2, r2, #4
 80021c0:	b2d2      	uxtb	r2, r2
 80021c2:	440b      	add	r3, r1
 80021c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80021c8:	e00a      	b.n	80021e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	b2da      	uxtb	r2, r3
 80021ce:	4908      	ldr	r1, [pc, #32]	; (80021f0 <__NVIC_SetPriority+0x50>)
 80021d0:	79fb      	ldrb	r3, [r7, #7]
 80021d2:	f003 030f 	and.w	r3, r3, #15
 80021d6:	3b04      	subs	r3, #4
 80021d8:	0112      	lsls	r2, r2, #4
 80021da:	b2d2      	uxtb	r2, r2
 80021dc:	440b      	add	r3, r1
 80021de:	761a      	strb	r2, [r3, #24]
}
 80021e0:	bf00      	nop
 80021e2:	370c      	adds	r7, #12
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr
 80021ec:	e000e100 	.word	0xe000e100
 80021f0:	e000ed00 	.word	0xe000ed00

080021f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021f4:	b480      	push	{r7}
 80021f6:	b089      	sub	sp, #36	; 0x24
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	60f8      	str	r0, [r7, #12]
 80021fc:	60b9      	str	r1, [r7, #8]
 80021fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	f003 0307 	and.w	r3, r3, #7
 8002206:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002208:	69fb      	ldr	r3, [r7, #28]
 800220a:	f1c3 0307 	rsb	r3, r3, #7
 800220e:	2b04      	cmp	r3, #4
 8002210:	bf28      	it	cs
 8002212:	2304      	movcs	r3, #4
 8002214:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002216:	69fb      	ldr	r3, [r7, #28]
 8002218:	3304      	adds	r3, #4
 800221a:	2b06      	cmp	r3, #6
 800221c:	d902      	bls.n	8002224 <NVIC_EncodePriority+0x30>
 800221e:	69fb      	ldr	r3, [r7, #28]
 8002220:	3b03      	subs	r3, #3
 8002222:	e000      	b.n	8002226 <NVIC_EncodePriority+0x32>
 8002224:	2300      	movs	r3, #0
 8002226:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002228:	f04f 32ff 	mov.w	r2, #4294967295
 800222c:	69bb      	ldr	r3, [r7, #24]
 800222e:	fa02 f303 	lsl.w	r3, r2, r3
 8002232:	43da      	mvns	r2, r3
 8002234:	68bb      	ldr	r3, [r7, #8]
 8002236:	401a      	ands	r2, r3
 8002238:	697b      	ldr	r3, [r7, #20]
 800223a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800223c:	f04f 31ff 	mov.w	r1, #4294967295
 8002240:	697b      	ldr	r3, [r7, #20]
 8002242:	fa01 f303 	lsl.w	r3, r1, r3
 8002246:	43d9      	mvns	r1, r3
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800224c:	4313      	orrs	r3, r2
         );
}
 800224e:	4618      	mov	r0, r3
 8002250:	3724      	adds	r7, #36	; 0x24
 8002252:	46bd      	mov	sp, r7
 8002254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002258:	4770      	bx	lr
	...

0800225c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b082      	sub	sp, #8
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	3b01      	subs	r3, #1
 8002268:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800226c:	d301      	bcc.n	8002272 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800226e:	2301      	movs	r3, #1
 8002270:	e00f      	b.n	8002292 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002272:	4a0a      	ldr	r2, [pc, #40]	; (800229c <SysTick_Config+0x40>)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	3b01      	subs	r3, #1
 8002278:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800227a:	210f      	movs	r1, #15
 800227c:	f04f 30ff 	mov.w	r0, #4294967295
 8002280:	f7ff ff8e 	bl	80021a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002284:	4b05      	ldr	r3, [pc, #20]	; (800229c <SysTick_Config+0x40>)
 8002286:	2200      	movs	r2, #0
 8002288:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800228a:	4b04      	ldr	r3, [pc, #16]	; (800229c <SysTick_Config+0x40>)
 800228c:	2207      	movs	r2, #7
 800228e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002290:	2300      	movs	r3, #0
}
 8002292:	4618      	mov	r0, r3
 8002294:	3708      	adds	r7, #8
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	e000e010 	.word	0xe000e010

080022a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b082      	sub	sp, #8
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80022a8:	6878      	ldr	r0, [r7, #4]
 80022aa:	f7ff ff47 	bl	800213c <__NVIC_SetPriorityGrouping>
}
 80022ae:	bf00      	nop
 80022b0:	3708      	adds	r7, #8
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}

080022b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022b6:	b580      	push	{r7, lr}
 80022b8:	b086      	sub	sp, #24
 80022ba:	af00      	add	r7, sp, #0
 80022bc:	4603      	mov	r3, r0
 80022be:	60b9      	str	r1, [r7, #8]
 80022c0:	607a      	str	r2, [r7, #4]
 80022c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80022c4:	2300      	movs	r3, #0
 80022c6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80022c8:	f7ff ff5c 	bl	8002184 <__NVIC_GetPriorityGrouping>
 80022cc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80022ce:	687a      	ldr	r2, [r7, #4]
 80022d0:	68b9      	ldr	r1, [r7, #8]
 80022d2:	6978      	ldr	r0, [r7, #20]
 80022d4:	f7ff ff8e 	bl	80021f4 <NVIC_EncodePriority>
 80022d8:	4602      	mov	r2, r0
 80022da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022de:	4611      	mov	r1, r2
 80022e0:	4618      	mov	r0, r3
 80022e2:	f7ff ff5d 	bl	80021a0 <__NVIC_SetPriority>
}
 80022e6:	bf00      	nop
 80022e8:	3718      	adds	r7, #24
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}

080022ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80022ee:	b580      	push	{r7, lr}
 80022f0:	b082      	sub	sp, #8
 80022f2:	af00      	add	r7, sp, #0
 80022f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80022f6:	6878      	ldr	r0, [r7, #4]
 80022f8:	f7ff ffb0 	bl	800225c <SysTick_Config>
 80022fc:	4603      	mov	r3, r0
}
 80022fe:	4618      	mov	r0, r3
 8002300:	3708      	adds	r7, #8
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}
	...

08002308 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002308:	b480      	push	{r7}
 800230a:	b087      	sub	sp, #28
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
 8002310:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002312:	2300      	movs	r3, #0
 8002314:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002316:	e17f      	b.n	8002618 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	681a      	ldr	r2, [r3, #0]
 800231c:	2101      	movs	r1, #1
 800231e:	697b      	ldr	r3, [r7, #20]
 8002320:	fa01 f303 	lsl.w	r3, r1, r3
 8002324:	4013      	ands	r3, r2
 8002326:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	2b00      	cmp	r3, #0
 800232c:	f000 8171 	beq.w	8002612 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	2b01      	cmp	r3, #1
 8002336:	d00b      	beq.n	8002350 <HAL_GPIO_Init+0x48>
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	2b02      	cmp	r3, #2
 800233e:	d007      	beq.n	8002350 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002344:	2b11      	cmp	r3, #17
 8002346:	d003      	beq.n	8002350 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	2b12      	cmp	r3, #18
 800234e:	d130      	bne.n	80023b2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	689b      	ldr	r3, [r3, #8]
 8002354:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002356:	697b      	ldr	r3, [r7, #20]
 8002358:	005b      	lsls	r3, r3, #1
 800235a:	2203      	movs	r2, #3
 800235c:	fa02 f303 	lsl.w	r3, r2, r3
 8002360:	43db      	mvns	r3, r3
 8002362:	693a      	ldr	r2, [r7, #16]
 8002364:	4013      	ands	r3, r2
 8002366:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	68da      	ldr	r2, [r3, #12]
 800236c:	697b      	ldr	r3, [r7, #20]
 800236e:	005b      	lsls	r3, r3, #1
 8002370:	fa02 f303 	lsl.w	r3, r2, r3
 8002374:	693a      	ldr	r2, [r7, #16]
 8002376:	4313      	orrs	r3, r2
 8002378:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	693a      	ldr	r2, [r7, #16]
 800237e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002386:	2201      	movs	r2, #1
 8002388:	697b      	ldr	r3, [r7, #20]
 800238a:	fa02 f303 	lsl.w	r3, r2, r3
 800238e:	43db      	mvns	r3, r3
 8002390:	693a      	ldr	r2, [r7, #16]
 8002392:	4013      	ands	r3, r2
 8002394:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	091b      	lsrs	r3, r3, #4
 800239c:	f003 0201 	and.w	r2, r3, #1
 80023a0:	697b      	ldr	r3, [r7, #20]
 80023a2:	fa02 f303 	lsl.w	r3, r2, r3
 80023a6:	693a      	ldr	r2, [r7, #16]
 80023a8:	4313      	orrs	r3, r2
 80023aa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	693a      	ldr	r2, [r7, #16]
 80023b0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	f003 0303 	and.w	r3, r3, #3
 80023ba:	2b03      	cmp	r3, #3
 80023bc:	d118      	bne.n	80023f0 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023c2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80023c4:	2201      	movs	r2, #1
 80023c6:	697b      	ldr	r3, [r7, #20]
 80023c8:	fa02 f303 	lsl.w	r3, r2, r3
 80023cc:	43db      	mvns	r3, r3
 80023ce:	693a      	ldr	r2, [r7, #16]
 80023d0:	4013      	ands	r3, r2
 80023d2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	08db      	lsrs	r3, r3, #3
 80023da:	f003 0201 	and.w	r2, r3, #1
 80023de:	697b      	ldr	r3, [r7, #20]
 80023e0:	fa02 f303 	lsl.w	r3, r2, r3
 80023e4:	693a      	ldr	r2, [r7, #16]
 80023e6:	4313      	orrs	r3, r2
 80023e8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	693a      	ldr	r2, [r7, #16]
 80023ee:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	68db      	ldr	r3, [r3, #12]
 80023f4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80023f6:	697b      	ldr	r3, [r7, #20]
 80023f8:	005b      	lsls	r3, r3, #1
 80023fa:	2203      	movs	r2, #3
 80023fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002400:	43db      	mvns	r3, r3
 8002402:	693a      	ldr	r2, [r7, #16]
 8002404:	4013      	ands	r3, r2
 8002406:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	689a      	ldr	r2, [r3, #8]
 800240c:	697b      	ldr	r3, [r7, #20]
 800240e:	005b      	lsls	r3, r3, #1
 8002410:	fa02 f303 	lsl.w	r3, r2, r3
 8002414:	693a      	ldr	r2, [r7, #16]
 8002416:	4313      	orrs	r3, r2
 8002418:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	693a      	ldr	r2, [r7, #16]
 800241e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	2b02      	cmp	r3, #2
 8002426:	d003      	beq.n	8002430 <HAL_GPIO_Init+0x128>
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	2b12      	cmp	r3, #18
 800242e:	d123      	bne.n	8002478 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002430:	697b      	ldr	r3, [r7, #20]
 8002432:	08da      	lsrs	r2, r3, #3
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	3208      	adds	r2, #8
 8002438:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800243c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800243e:	697b      	ldr	r3, [r7, #20]
 8002440:	f003 0307 	and.w	r3, r3, #7
 8002444:	009b      	lsls	r3, r3, #2
 8002446:	220f      	movs	r2, #15
 8002448:	fa02 f303 	lsl.w	r3, r2, r3
 800244c:	43db      	mvns	r3, r3
 800244e:	693a      	ldr	r2, [r7, #16]
 8002450:	4013      	ands	r3, r2
 8002452:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	691a      	ldr	r2, [r3, #16]
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	f003 0307 	and.w	r3, r3, #7
 800245e:	009b      	lsls	r3, r3, #2
 8002460:	fa02 f303 	lsl.w	r3, r2, r3
 8002464:	693a      	ldr	r2, [r7, #16]
 8002466:	4313      	orrs	r3, r2
 8002468:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800246a:	697b      	ldr	r3, [r7, #20]
 800246c:	08da      	lsrs	r2, r3, #3
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	3208      	adds	r2, #8
 8002472:	6939      	ldr	r1, [r7, #16]
 8002474:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800247e:	697b      	ldr	r3, [r7, #20]
 8002480:	005b      	lsls	r3, r3, #1
 8002482:	2203      	movs	r2, #3
 8002484:	fa02 f303 	lsl.w	r3, r2, r3
 8002488:	43db      	mvns	r3, r3
 800248a:	693a      	ldr	r2, [r7, #16]
 800248c:	4013      	ands	r3, r2
 800248e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	f003 0203 	and.w	r2, r3, #3
 8002498:	697b      	ldr	r3, [r7, #20]
 800249a:	005b      	lsls	r3, r3, #1
 800249c:	fa02 f303 	lsl.w	r3, r2, r3
 80024a0:	693a      	ldr	r2, [r7, #16]
 80024a2:	4313      	orrs	r3, r2
 80024a4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	693a      	ldr	r2, [r7, #16]
 80024aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	f000 80ac 	beq.w	8002612 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024ba:	4b5f      	ldr	r3, [pc, #380]	; (8002638 <HAL_GPIO_Init+0x330>)
 80024bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024be:	4a5e      	ldr	r2, [pc, #376]	; (8002638 <HAL_GPIO_Init+0x330>)
 80024c0:	f043 0301 	orr.w	r3, r3, #1
 80024c4:	6613      	str	r3, [r2, #96]	; 0x60
 80024c6:	4b5c      	ldr	r3, [pc, #368]	; (8002638 <HAL_GPIO_Init+0x330>)
 80024c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024ca:	f003 0301 	and.w	r3, r3, #1
 80024ce:	60bb      	str	r3, [r7, #8]
 80024d0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80024d2:	4a5a      	ldr	r2, [pc, #360]	; (800263c <HAL_GPIO_Init+0x334>)
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	089b      	lsrs	r3, r3, #2
 80024d8:	3302      	adds	r3, #2
 80024da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024de:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80024e0:	697b      	ldr	r3, [r7, #20]
 80024e2:	f003 0303 	and.w	r3, r3, #3
 80024e6:	009b      	lsls	r3, r3, #2
 80024e8:	220f      	movs	r2, #15
 80024ea:	fa02 f303 	lsl.w	r3, r2, r3
 80024ee:	43db      	mvns	r3, r3
 80024f0:	693a      	ldr	r2, [r7, #16]
 80024f2:	4013      	ands	r3, r2
 80024f4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80024fc:	d025      	beq.n	800254a <HAL_GPIO_Init+0x242>
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	4a4f      	ldr	r2, [pc, #316]	; (8002640 <HAL_GPIO_Init+0x338>)
 8002502:	4293      	cmp	r3, r2
 8002504:	d01f      	beq.n	8002546 <HAL_GPIO_Init+0x23e>
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	4a4e      	ldr	r2, [pc, #312]	; (8002644 <HAL_GPIO_Init+0x33c>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d019      	beq.n	8002542 <HAL_GPIO_Init+0x23a>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	4a4d      	ldr	r2, [pc, #308]	; (8002648 <HAL_GPIO_Init+0x340>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d013      	beq.n	800253e <HAL_GPIO_Init+0x236>
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	4a4c      	ldr	r2, [pc, #304]	; (800264c <HAL_GPIO_Init+0x344>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d00d      	beq.n	800253a <HAL_GPIO_Init+0x232>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	4a4b      	ldr	r2, [pc, #300]	; (8002650 <HAL_GPIO_Init+0x348>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d007      	beq.n	8002536 <HAL_GPIO_Init+0x22e>
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	4a4a      	ldr	r2, [pc, #296]	; (8002654 <HAL_GPIO_Init+0x34c>)
 800252a:	4293      	cmp	r3, r2
 800252c:	d101      	bne.n	8002532 <HAL_GPIO_Init+0x22a>
 800252e:	2306      	movs	r3, #6
 8002530:	e00c      	b.n	800254c <HAL_GPIO_Init+0x244>
 8002532:	2307      	movs	r3, #7
 8002534:	e00a      	b.n	800254c <HAL_GPIO_Init+0x244>
 8002536:	2305      	movs	r3, #5
 8002538:	e008      	b.n	800254c <HAL_GPIO_Init+0x244>
 800253a:	2304      	movs	r3, #4
 800253c:	e006      	b.n	800254c <HAL_GPIO_Init+0x244>
 800253e:	2303      	movs	r3, #3
 8002540:	e004      	b.n	800254c <HAL_GPIO_Init+0x244>
 8002542:	2302      	movs	r3, #2
 8002544:	e002      	b.n	800254c <HAL_GPIO_Init+0x244>
 8002546:	2301      	movs	r3, #1
 8002548:	e000      	b.n	800254c <HAL_GPIO_Init+0x244>
 800254a:	2300      	movs	r3, #0
 800254c:	697a      	ldr	r2, [r7, #20]
 800254e:	f002 0203 	and.w	r2, r2, #3
 8002552:	0092      	lsls	r2, r2, #2
 8002554:	4093      	lsls	r3, r2
 8002556:	693a      	ldr	r2, [r7, #16]
 8002558:	4313      	orrs	r3, r2
 800255a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800255c:	4937      	ldr	r1, [pc, #220]	; (800263c <HAL_GPIO_Init+0x334>)
 800255e:	697b      	ldr	r3, [r7, #20]
 8002560:	089b      	lsrs	r3, r3, #2
 8002562:	3302      	adds	r3, #2
 8002564:	693a      	ldr	r2, [r7, #16]
 8002566:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800256a:	4b3b      	ldr	r3, [pc, #236]	; (8002658 <HAL_GPIO_Init+0x350>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	43db      	mvns	r3, r3
 8002574:	693a      	ldr	r2, [r7, #16]
 8002576:	4013      	ands	r3, r2
 8002578:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	685b      	ldr	r3, [r3, #4]
 800257e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002582:	2b00      	cmp	r3, #0
 8002584:	d003      	beq.n	800258e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002586:	693a      	ldr	r2, [r7, #16]
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	4313      	orrs	r3, r2
 800258c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800258e:	4a32      	ldr	r2, [pc, #200]	; (8002658 <HAL_GPIO_Init+0x350>)
 8002590:	693b      	ldr	r3, [r7, #16]
 8002592:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8002594:	4b30      	ldr	r3, [pc, #192]	; (8002658 <HAL_GPIO_Init+0x350>)
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	43db      	mvns	r3, r3
 800259e:	693a      	ldr	r2, [r7, #16]
 80025a0:	4013      	ands	r3, r2
 80025a2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d003      	beq.n	80025b8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80025b0:	693a      	ldr	r2, [r7, #16]
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	4313      	orrs	r3, r2
 80025b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80025b8:	4a27      	ldr	r2, [pc, #156]	; (8002658 <HAL_GPIO_Init+0x350>)
 80025ba:	693b      	ldr	r3, [r7, #16]
 80025bc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80025be:	4b26      	ldr	r3, [pc, #152]	; (8002658 <HAL_GPIO_Init+0x350>)
 80025c0:	689b      	ldr	r3, [r3, #8]
 80025c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	43db      	mvns	r3, r3
 80025c8:	693a      	ldr	r2, [r7, #16]
 80025ca:	4013      	ands	r3, r2
 80025cc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d003      	beq.n	80025e2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80025da:	693a      	ldr	r2, [r7, #16]
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	4313      	orrs	r3, r2
 80025e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80025e2:	4a1d      	ldr	r2, [pc, #116]	; (8002658 <HAL_GPIO_Init+0x350>)
 80025e4:	693b      	ldr	r3, [r7, #16]
 80025e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80025e8:	4b1b      	ldr	r3, [pc, #108]	; (8002658 <HAL_GPIO_Init+0x350>)
 80025ea:	68db      	ldr	r3, [r3, #12]
 80025ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	43db      	mvns	r3, r3
 80025f2:	693a      	ldr	r2, [r7, #16]
 80025f4:	4013      	ands	r3, r2
 80025f6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002600:	2b00      	cmp	r3, #0
 8002602:	d003      	beq.n	800260c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002604:	693a      	ldr	r2, [r7, #16]
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	4313      	orrs	r3, r2
 800260a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800260c:	4a12      	ldr	r2, [pc, #72]	; (8002658 <HAL_GPIO_Init+0x350>)
 800260e:	693b      	ldr	r3, [r7, #16]
 8002610:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	3301      	adds	r3, #1
 8002616:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	681a      	ldr	r2, [r3, #0]
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	fa22 f303 	lsr.w	r3, r2, r3
 8002622:	2b00      	cmp	r3, #0
 8002624:	f47f ae78 	bne.w	8002318 <HAL_GPIO_Init+0x10>
  }
}
 8002628:	bf00      	nop
 800262a:	bf00      	nop
 800262c:	371c      	adds	r7, #28
 800262e:	46bd      	mov	sp, r7
 8002630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002634:	4770      	bx	lr
 8002636:	bf00      	nop
 8002638:	40021000 	.word	0x40021000
 800263c:	40010000 	.word	0x40010000
 8002640:	48000400 	.word	0x48000400
 8002644:	48000800 	.word	0x48000800
 8002648:	48000c00 	.word	0x48000c00
 800264c:	48001000 	.word	0x48001000
 8002650:	48001400 	.word	0x48001400
 8002654:	48001800 	.word	0x48001800
 8002658:	40010400 	.word	0x40010400

0800265c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800265c:	b480      	push	{r7}
 800265e:	b083      	sub	sp, #12
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
 8002664:	460b      	mov	r3, r1
 8002666:	807b      	strh	r3, [r7, #2]
 8002668:	4613      	mov	r3, r2
 800266a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800266c:	787b      	ldrb	r3, [r7, #1]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d003      	beq.n	800267a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002672:	887a      	ldrh	r2, [r7, #2]
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002678:	e002      	b.n	8002680 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800267a:	887a      	ldrh	r2, [r7, #2]
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002680:	bf00      	nop
 8002682:	370c      	adds	r7, #12
 8002684:	46bd      	mov	sp, r7
 8002686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268a:	4770      	bx	lr

0800268c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800268c:	b480      	push	{r7}
 800268e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002690:	4b04      	ldr	r3, [pc, #16]	; (80026a4 <HAL_PWREx_GetVoltageRange+0x18>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002698:	4618      	mov	r0, r3
 800269a:	46bd      	mov	sp, r7
 800269c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a0:	4770      	bx	lr
 80026a2:	bf00      	nop
 80026a4:	40007000 	.word	0x40007000

080026a8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b085      	sub	sp, #20
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80026b6:	d130      	bne.n	800271a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80026b8:	4b23      	ldr	r3, [pc, #140]	; (8002748 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80026c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80026c4:	d038      	beq.n	8002738 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80026c6:	4b20      	ldr	r3, [pc, #128]	; (8002748 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80026ce:	4a1e      	ldr	r2, [pc, #120]	; (8002748 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026d0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80026d4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80026d6:	4b1d      	ldr	r3, [pc, #116]	; (800274c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	2232      	movs	r2, #50	; 0x32
 80026dc:	fb02 f303 	mul.w	r3, r2, r3
 80026e0:	4a1b      	ldr	r2, [pc, #108]	; (8002750 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80026e2:	fba2 2303 	umull	r2, r3, r2, r3
 80026e6:	0c9b      	lsrs	r3, r3, #18
 80026e8:	3301      	adds	r3, #1
 80026ea:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80026ec:	e002      	b.n	80026f4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	3b01      	subs	r3, #1
 80026f2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80026f4:	4b14      	ldr	r3, [pc, #80]	; (8002748 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026f6:	695b      	ldr	r3, [r3, #20]
 80026f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002700:	d102      	bne.n	8002708 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	2b00      	cmp	r3, #0
 8002706:	d1f2      	bne.n	80026ee <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002708:	4b0f      	ldr	r3, [pc, #60]	; (8002748 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800270a:	695b      	ldr	r3, [r3, #20]
 800270c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002710:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002714:	d110      	bne.n	8002738 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002716:	2303      	movs	r3, #3
 8002718:	e00f      	b.n	800273a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800271a:	4b0b      	ldr	r3, [pc, #44]	; (8002748 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002722:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002726:	d007      	beq.n	8002738 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002728:	4b07      	ldr	r3, [pc, #28]	; (8002748 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002730:	4a05      	ldr	r2, [pc, #20]	; (8002748 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002732:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002736:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002738:	2300      	movs	r3, #0
}
 800273a:	4618      	mov	r0, r3
 800273c:	3714      	adds	r7, #20
 800273e:	46bd      	mov	sp, r7
 8002740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002744:	4770      	bx	lr
 8002746:	bf00      	nop
 8002748:	40007000 	.word	0x40007000
 800274c:	20000000 	.word	0x20000000
 8002750:	431bde83 	.word	0x431bde83

08002754 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b088      	sub	sp, #32
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d101      	bne.n	8002766 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002762:	2301      	movs	r3, #1
 8002764:	e3d4      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002766:	4ba1      	ldr	r3, [pc, #644]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 8002768:	689b      	ldr	r3, [r3, #8]
 800276a:	f003 030c 	and.w	r3, r3, #12
 800276e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002770:	4b9e      	ldr	r3, [pc, #632]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 8002772:	68db      	ldr	r3, [r3, #12]
 8002774:	f003 0303 	and.w	r3, r3, #3
 8002778:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f003 0310 	and.w	r3, r3, #16
 8002782:	2b00      	cmp	r3, #0
 8002784:	f000 80e4 	beq.w	8002950 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002788:	69bb      	ldr	r3, [r7, #24]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d007      	beq.n	800279e <HAL_RCC_OscConfig+0x4a>
 800278e:	69bb      	ldr	r3, [r7, #24]
 8002790:	2b0c      	cmp	r3, #12
 8002792:	f040 808b 	bne.w	80028ac <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002796:	697b      	ldr	r3, [r7, #20]
 8002798:	2b01      	cmp	r3, #1
 800279a:	f040 8087 	bne.w	80028ac <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800279e:	4b93      	ldr	r3, [pc, #588]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f003 0302 	and.w	r3, r3, #2
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d005      	beq.n	80027b6 <HAL_RCC_OscConfig+0x62>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	699b      	ldr	r3, [r3, #24]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d101      	bne.n	80027b6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	e3ac      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6a1a      	ldr	r2, [r3, #32]
 80027ba:	4b8c      	ldr	r3, [pc, #560]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f003 0308 	and.w	r3, r3, #8
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d004      	beq.n	80027d0 <HAL_RCC_OscConfig+0x7c>
 80027c6:	4b89      	ldr	r3, [pc, #548]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80027ce:	e005      	b.n	80027dc <HAL_RCC_OscConfig+0x88>
 80027d0:	4b86      	ldr	r3, [pc, #536]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 80027d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80027d6:	091b      	lsrs	r3, r3, #4
 80027d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80027dc:	4293      	cmp	r3, r2
 80027de:	d223      	bcs.n	8002828 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6a1b      	ldr	r3, [r3, #32]
 80027e4:	4618      	mov	r0, r3
 80027e6:	f000 fd41 	bl	800326c <RCC_SetFlashLatencyFromMSIRange>
 80027ea:	4603      	mov	r3, r0
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d001      	beq.n	80027f4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80027f0:	2301      	movs	r3, #1
 80027f2:	e38d      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80027f4:	4b7d      	ldr	r3, [pc, #500]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a7c      	ldr	r2, [pc, #496]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 80027fa:	f043 0308 	orr.w	r3, r3, #8
 80027fe:	6013      	str	r3, [r2, #0]
 8002800:	4b7a      	ldr	r3, [pc, #488]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6a1b      	ldr	r3, [r3, #32]
 800280c:	4977      	ldr	r1, [pc, #476]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 800280e:	4313      	orrs	r3, r2
 8002810:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002812:	4b76      	ldr	r3, [pc, #472]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	69db      	ldr	r3, [r3, #28]
 800281e:	021b      	lsls	r3, r3, #8
 8002820:	4972      	ldr	r1, [pc, #456]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 8002822:	4313      	orrs	r3, r2
 8002824:	604b      	str	r3, [r1, #4]
 8002826:	e025      	b.n	8002874 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002828:	4b70      	ldr	r3, [pc, #448]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4a6f      	ldr	r2, [pc, #444]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 800282e:	f043 0308 	orr.w	r3, r3, #8
 8002832:	6013      	str	r3, [r2, #0]
 8002834:	4b6d      	ldr	r3, [pc, #436]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6a1b      	ldr	r3, [r3, #32]
 8002840:	496a      	ldr	r1, [pc, #424]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 8002842:	4313      	orrs	r3, r2
 8002844:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002846:	4b69      	ldr	r3, [pc, #420]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	69db      	ldr	r3, [r3, #28]
 8002852:	021b      	lsls	r3, r3, #8
 8002854:	4965      	ldr	r1, [pc, #404]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 8002856:	4313      	orrs	r3, r2
 8002858:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800285a:	69bb      	ldr	r3, [r7, #24]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d109      	bne.n	8002874 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6a1b      	ldr	r3, [r3, #32]
 8002864:	4618      	mov	r0, r3
 8002866:	f000 fd01 	bl	800326c <RCC_SetFlashLatencyFromMSIRange>
 800286a:	4603      	mov	r3, r0
 800286c:	2b00      	cmp	r3, #0
 800286e:	d001      	beq.n	8002874 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002870:	2301      	movs	r3, #1
 8002872:	e34d      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002874:	f000 fc36 	bl	80030e4 <HAL_RCC_GetSysClockFreq>
 8002878:	4602      	mov	r2, r0
 800287a:	4b5c      	ldr	r3, [pc, #368]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 800287c:	689b      	ldr	r3, [r3, #8]
 800287e:	091b      	lsrs	r3, r3, #4
 8002880:	f003 030f 	and.w	r3, r3, #15
 8002884:	495a      	ldr	r1, [pc, #360]	; (80029f0 <HAL_RCC_OscConfig+0x29c>)
 8002886:	5ccb      	ldrb	r3, [r1, r3]
 8002888:	f003 031f 	and.w	r3, r3, #31
 800288c:	fa22 f303 	lsr.w	r3, r2, r3
 8002890:	4a58      	ldr	r2, [pc, #352]	; (80029f4 <HAL_RCC_OscConfig+0x2a0>)
 8002892:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002894:	4b58      	ldr	r3, [pc, #352]	; (80029f8 <HAL_RCC_OscConfig+0x2a4>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4618      	mov	r0, r3
 800289a:	f7fe f9cd 	bl	8000c38 <HAL_InitTick>
 800289e:	4603      	mov	r3, r0
 80028a0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80028a2:	7bfb      	ldrb	r3, [r7, #15]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d052      	beq.n	800294e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80028a8:	7bfb      	ldrb	r3, [r7, #15]
 80028aa:	e331      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	699b      	ldr	r3, [r3, #24]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d032      	beq.n	800291a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80028b4:	4b4d      	ldr	r3, [pc, #308]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4a4c      	ldr	r2, [pc, #304]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 80028ba:	f043 0301 	orr.w	r3, r3, #1
 80028be:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80028c0:	f7fe fa0a 	bl	8000cd8 <HAL_GetTick>
 80028c4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80028c6:	e008      	b.n	80028da <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80028c8:	f7fe fa06 	bl	8000cd8 <HAL_GetTick>
 80028cc:	4602      	mov	r2, r0
 80028ce:	693b      	ldr	r3, [r7, #16]
 80028d0:	1ad3      	subs	r3, r2, r3
 80028d2:	2b02      	cmp	r3, #2
 80028d4:	d901      	bls.n	80028da <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80028d6:	2303      	movs	r3, #3
 80028d8:	e31a      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80028da:	4b44      	ldr	r3, [pc, #272]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f003 0302 	and.w	r3, r3, #2
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d0f0      	beq.n	80028c8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80028e6:	4b41      	ldr	r3, [pc, #260]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4a40      	ldr	r2, [pc, #256]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 80028ec:	f043 0308 	orr.w	r3, r3, #8
 80028f0:	6013      	str	r3, [r2, #0]
 80028f2:	4b3e      	ldr	r3, [pc, #248]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6a1b      	ldr	r3, [r3, #32]
 80028fe:	493b      	ldr	r1, [pc, #236]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 8002900:	4313      	orrs	r3, r2
 8002902:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002904:	4b39      	ldr	r3, [pc, #228]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	69db      	ldr	r3, [r3, #28]
 8002910:	021b      	lsls	r3, r3, #8
 8002912:	4936      	ldr	r1, [pc, #216]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 8002914:	4313      	orrs	r3, r2
 8002916:	604b      	str	r3, [r1, #4]
 8002918:	e01a      	b.n	8002950 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800291a:	4b34      	ldr	r3, [pc, #208]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	4a33      	ldr	r2, [pc, #204]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 8002920:	f023 0301 	bic.w	r3, r3, #1
 8002924:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002926:	f7fe f9d7 	bl	8000cd8 <HAL_GetTick>
 800292a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800292c:	e008      	b.n	8002940 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800292e:	f7fe f9d3 	bl	8000cd8 <HAL_GetTick>
 8002932:	4602      	mov	r2, r0
 8002934:	693b      	ldr	r3, [r7, #16]
 8002936:	1ad3      	subs	r3, r2, r3
 8002938:	2b02      	cmp	r3, #2
 800293a:	d901      	bls.n	8002940 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800293c:	2303      	movs	r3, #3
 800293e:	e2e7      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002940:	4b2a      	ldr	r3, [pc, #168]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f003 0302 	and.w	r3, r3, #2
 8002948:	2b00      	cmp	r3, #0
 800294a:	d1f0      	bne.n	800292e <HAL_RCC_OscConfig+0x1da>
 800294c:	e000      	b.n	8002950 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800294e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f003 0301 	and.w	r3, r3, #1
 8002958:	2b00      	cmp	r3, #0
 800295a:	d074      	beq.n	8002a46 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800295c:	69bb      	ldr	r3, [r7, #24]
 800295e:	2b08      	cmp	r3, #8
 8002960:	d005      	beq.n	800296e <HAL_RCC_OscConfig+0x21a>
 8002962:	69bb      	ldr	r3, [r7, #24]
 8002964:	2b0c      	cmp	r3, #12
 8002966:	d10e      	bne.n	8002986 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	2b03      	cmp	r3, #3
 800296c:	d10b      	bne.n	8002986 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800296e:	4b1f      	ldr	r3, [pc, #124]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002976:	2b00      	cmp	r3, #0
 8002978:	d064      	beq.n	8002a44 <HAL_RCC_OscConfig+0x2f0>
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	685b      	ldr	r3, [r3, #4]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d160      	bne.n	8002a44 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002982:	2301      	movs	r3, #1
 8002984:	e2c4      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800298e:	d106      	bne.n	800299e <HAL_RCC_OscConfig+0x24a>
 8002990:	4b16      	ldr	r3, [pc, #88]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a15      	ldr	r2, [pc, #84]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 8002996:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800299a:	6013      	str	r3, [r2, #0]
 800299c:	e01d      	b.n	80029da <HAL_RCC_OscConfig+0x286>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	685b      	ldr	r3, [r3, #4]
 80029a2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80029a6:	d10c      	bne.n	80029c2 <HAL_RCC_OscConfig+0x26e>
 80029a8:	4b10      	ldr	r3, [pc, #64]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a0f      	ldr	r2, [pc, #60]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 80029ae:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80029b2:	6013      	str	r3, [r2, #0]
 80029b4:	4b0d      	ldr	r3, [pc, #52]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4a0c      	ldr	r2, [pc, #48]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 80029ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029be:	6013      	str	r3, [r2, #0]
 80029c0:	e00b      	b.n	80029da <HAL_RCC_OscConfig+0x286>
 80029c2:	4b0a      	ldr	r3, [pc, #40]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	4a09      	ldr	r2, [pc, #36]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 80029c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029cc:	6013      	str	r3, [r2, #0]
 80029ce:	4b07      	ldr	r3, [pc, #28]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4a06      	ldr	r2, [pc, #24]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 80029d4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80029d8:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d01c      	beq.n	8002a1c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029e2:	f7fe f979 	bl	8000cd8 <HAL_GetTick>
 80029e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029e8:	e011      	b.n	8002a0e <HAL_RCC_OscConfig+0x2ba>
 80029ea:	bf00      	nop
 80029ec:	40021000 	.word	0x40021000
 80029f0:	08004f2c 	.word	0x08004f2c
 80029f4:	20000000 	.word	0x20000000
 80029f8:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029fc:	f7fe f96c 	bl	8000cd8 <HAL_GetTick>
 8002a00:	4602      	mov	r2, r0
 8002a02:	693b      	ldr	r3, [r7, #16]
 8002a04:	1ad3      	subs	r3, r2, r3
 8002a06:	2b64      	cmp	r3, #100	; 0x64
 8002a08:	d901      	bls.n	8002a0e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002a0a:	2303      	movs	r3, #3
 8002a0c:	e280      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a0e:	4baf      	ldr	r3, [pc, #700]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d0f0      	beq.n	80029fc <HAL_RCC_OscConfig+0x2a8>
 8002a1a:	e014      	b.n	8002a46 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a1c:	f7fe f95c 	bl	8000cd8 <HAL_GetTick>
 8002a20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a22:	e008      	b.n	8002a36 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a24:	f7fe f958 	bl	8000cd8 <HAL_GetTick>
 8002a28:	4602      	mov	r2, r0
 8002a2a:	693b      	ldr	r3, [r7, #16]
 8002a2c:	1ad3      	subs	r3, r2, r3
 8002a2e:	2b64      	cmp	r3, #100	; 0x64
 8002a30:	d901      	bls.n	8002a36 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002a32:	2303      	movs	r3, #3
 8002a34:	e26c      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a36:	4ba5      	ldr	r3, [pc, #660]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d1f0      	bne.n	8002a24 <HAL_RCC_OscConfig+0x2d0>
 8002a42:	e000      	b.n	8002a46 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f003 0302 	and.w	r3, r3, #2
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d060      	beq.n	8002b14 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002a52:	69bb      	ldr	r3, [r7, #24]
 8002a54:	2b04      	cmp	r3, #4
 8002a56:	d005      	beq.n	8002a64 <HAL_RCC_OscConfig+0x310>
 8002a58:	69bb      	ldr	r3, [r7, #24]
 8002a5a:	2b0c      	cmp	r3, #12
 8002a5c:	d119      	bne.n	8002a92 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002a5e:	697b      	ldr	r3, [r7, #20]
 8002a60:	2b02      	cmp	r3, #2
 8002a62:	d116      	bne.n	8002a92 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a64:	4b99      	ldr	r3, [pc, #612]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d005      	beq.n	8002a7c <HAL_RCC_OscConfig+0x328>
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	68db      	ldr	r3, [r3, #12]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d101      	bne.n	8002a7c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002a78:	2301      	movs	r3, #1
 8002a7a:	e249      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a7c:	4b93      	ldr	r3, [pc, #588]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	691b      	ldr	r3, [r3, #16]
 8002a88:	061b      	lsls	r3, r3, #24
 8002a8a:	4990      	ldr	r1, [pc, #576]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a90:	e040      	b.n	8002b14 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	68db      	ldr	r3, [r3, #12]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d023      	beq.n	8002ae2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a9a:	4b8c      	ldr	r3, [pc, #560]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4a8b      	ldr	r2, [pc, #556]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002aa0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002aa4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aa6:	f7fe f917 	bl	8000cd8 <HAL_GetTick>
 8002aaa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002aac:	e008      	b.n	8002ac0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002aae:	f7fe f913 	bl	8000cd8 <HAL_GetTick>
 8002ab2:	4602      	mov	r2, r0
 8002ab4:	693b      	ldr	r3, [r7, #16]
 8002ab6:	1ad3      	subs	r3, r2, r3
 8002ab8:	2b02      	cmp	r3, #2
 8002aba:	d901      	bls.n	8002ac0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002abc:	2303      	movs	r3, #3
 8002abe:	e227      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ac0:	4b82      	ldr	r3, [pc, #520]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d0f0      	beq.n	8002aae <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002acc:	4b7f      	ldr	r3, [pc, #508]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	691b      	ldr	r3, [r3, #16]
 8002ad8:	061b      	lsls	r3, r3, #24
 8002ada:	497c      	ldr	r1, [pc, #496]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002adc:	4313      	orrs	r3, r2
 8002ade:	604b      	str	r3, [r1, #4]
 8002ae0:	e018      	b.n	8002b14 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ae2:	4b7a      	ldr	r3, [pc, #488]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4a79      	ldr	r2, [pc, #484]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002ae8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002aec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aee:	f7fe f8f3 	bl	8000cd8 <HAL_GetTick>
 8002af2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002af4:	e008      	b.n	8002b08 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002af6:	f7fe f8ef 	bl	8000cd8 <HAL_GetTick>
 8002afa:	4602      	mov	r2, r0
 8002afc:	693b      	ldr	r3, [r7, #16]
 8002afe:	1ad3      	subs	r3, r2, r3
 8002b00:	2b02      	cmp	r3, #2
 8002b02:	d901      	bls.n	8002b08 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002b04:	2303      	movs	r3, #3
 8002b06:	e203      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b08:	4b70      	ldr	r3, [pc, #448]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d1f0      	bne.n	8002af6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f003 0308 	and.w	r3, r3, #8
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d03c      	beq.n	8002b9a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	695b      	ldr	r3, [r3, #20]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d01c      	beq.n	8002b62 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b28:	4b68      	ldr	r3, [pc, #416]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002b2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b2e:	4a67      	ldr	r2, [pc, #412]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002b30:	f043 0301 	orr.w	r3, r3, #1
 8002b34:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b38:	f7fe f8ce 	bl	8000cd8 <HAL_GetTick>
 8002b3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b3e:	e008      	b.n	8002b52 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b40:	f7fe f8ca 	bl	8000cd8 <HAL_GetTick>
 8002b44:	4602      	mov	r2, r0
 8002b46:	693b      	ldr	r3, [r7, #16]
 8002b48:	1ad3      	subs	r3, r2, r3
 8002b4a:	2b02      	cmp	r3, #2
 8002b4c:	d901      	bls.n	8002b52 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002b4e:	2303      	movs	r3, #3
 8002b50:	e1de      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b52:	4b5e      	ldr	r3, [pc, #376]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002b54:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b58:	f003 0302 	and.w	r3, r3, #2
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d0ef      	beq.n	8002b40 <HAL_RCC_OscConfig+0x3ec>
 8002b60:	e01b      	b.n	8002b9a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b62:	4b5a      	ldr	r3, [pc, #360]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002b64:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b68:	4a58      	ldr	r2, [pc, #352]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002b6a:	f023 0301 	bic.w	r3, r3, #1
 8002b6e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b72:	f7fe f8b1 	bl	8000cd8 <HAL_GetTick>
 8002b76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b78:	e008      	b.n	8002b8c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b7a:	f7fe f8ad 	bl	8000cd8 <HAL_GetTick>
 8002b7e:	4602      	mov	r2, r0
 8002b80:	693b      	ldr	r3, [r7, #16]
 8002b82:	1ad3      	subs	r3, r2, r3
 8002b84:	2b02      	cmp	r3, #2
 8002b86:	d901      	bls.n	8002b8c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002b88:	2303      	movs	r3, #3
 8002b8a:	e1c1      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b8c:	4b4f      	ldr	r3, [pc, #316]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002b8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b92:	f003 0302 	and.w	r3, r3, #2
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d1ef      	bne.n	8002b7a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f003 0304 	and.w	r3, r3, #4
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	f000 80a6 	beq.w	8002cf4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002bac:	4b47      	ldr	r3, [pc, #284]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002bae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bb0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d10d      	bne.n	8002bd4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002bb8:	4b44      	ldr	r3, [pc, #272]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002bba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bbc:	4a43      	ldr	r2, [pc, #268]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002bbe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002bc2:	6593      	str	r3, [r2, #88]	; 0x58
 8002bc4:	4b41      	ldr	r3, [pc, #260]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002bc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bc8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bcc:	60bb      	str	r3, [r7, #8]
 8002bce:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002bd4:	4b3e      	ldr	r3, [pc, #248]	; (8002cd0 <HAL_RCC_OscConfig+0x57c>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d118      	bne.n	8002c12 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002be0:	4b3b      	ldr	r3, [pc, #236]	; (8002cd0 <HAL_RCC_OscConfig+0x57c>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4a3a      	ldr	r2, [pc, #232]	; (8002cd0 <HAL_RCC_OscConfig+0x57c>)
 8002be6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bea:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002bec:	f7fe f874 	bl	8000cd8 <HAL_GetTick>
 8002bf0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002bf2:	e008      	b.n	8002c06 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bf4:	f7fe f870 	bl	8000cd8 <HAL_GetTick>
 8002bf8:	4602      	mov	r2, r0
 8002bfa:	693b      	ldr	r3, [r7, #16]
 8002bfc:	1ad3      	subs	r3, r2, r3
 8002bfe:	2b02      	cmp	r3, #2
 8002c00:	d901      	bls.n	8002c06 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002c02:	2303      	movs	r3, #3
 8002c04:	e184      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c06:	4b32      	ldr	r3, [pc, #200]	; (8002cd0 <HAL_RCC_OscConfig+0x57c>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d0f0      	beq.n	8002bf4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	689b      	ldr	r3, [r3, #8]
 8002c16:	2b01      	cmp	r3, #1
 8002c18:	d108      	bne.n	8002c2c <HAL_RCC_OscConfig+0x4d8>
 8002c1a:	4b2c      	ldr	r3, [pc, #176]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002c1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c20:	4a2a      	ldr	r2, [pc, #168]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002c22:	f043 0301 	orr.w	r3, r3, #1
 8002c26:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002c2a:	e024      	b.n	8002c76 <HAL_RCC_OscConfig+0x522>
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	689b      	ldr	r3, [r3, #8]
 8002c30:	2b05      	cmp	r3, #5
 8002c32:	d110      	bne.n	8002c56 <HAL_RCC_OscConfig+0x502>
 8002c34:	4b25      	ldr	r3, [pc, #148]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002c36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c3a:	4a24      	ldr	r2, [pc, #144]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002c3c:	f043 0304 	orr.w	r3, r3, #4
 8002c40:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002c44:	4b21      	ldr	r3, [pc, #132]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002c46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c4a:	4a20      	ldr	r2, [pc, #128]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002c4c:	f043 0301 	orr.w	r3, r3, #1
 8002c50:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002c54:	e00f      	b.n	8002c76 <HAL_RCC_OscConfig+0x522>
 8002c56:	4b1d      	ldr	r3, [pc, #116]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002c58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c5c:	4a1b      	ldr	r2, [pc, #108]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002c5e:	f023 0301 	bic.w	r3, r3, #1
 8002c62:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002c66:	4b19      	ldr	r3, [pc, #100]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002c68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c6c:	4a17      	ldr	r2, [pc, #92]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002c6e:	f023 0304 	bic.w	r3, r3, #4
 8002c72:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	689b      	ldr	r3, [r3, #8]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d016      	beq.n	8002cac <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c7e:	f7fe f82b 	bl	8000cd8 <HAL_GetTick>
 8002c82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c84:	e00a      	b.n	8002c9c <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c86:	f7fe f827 	bl	8000cd8 <HAL_GetTick>
 8002c8a:	4602      	mov	r2, r0
 8002c8c:	693b      	ldr	r3, [r7, #16]
 8002c8e:	1ad3      	subs	r3, r2, r3
 8002c90:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d901      	bls.n	8002c9c <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8002c98:	2303      	movs	r3, #3
 8002c9a:	e139      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c9c:	4b0b      	ldr	r3, [pc, #44]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002c9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ca2:	f003 0302 	and.w	r3, r3, #2
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d0ed      	beq.n	8002c86 <HAL_RCC_OscConfig+0x532>
 8002caa:	e01a      	b.n	8002ce2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cac:	f7fe f814 	bl	8000cd8 <HAL_GetTick>
 8002cb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002cb2:	e00f      	b.n	8002cd4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cb4:	f7fe f810 	bl	8000cd8 <HAL_GetTick>
 8002cb8:	4602      	mov	r2, r0
 8002cba:	693b      	ldr	r3, [r7, #16]
 8002cbc:	1ad3      	subs	r3, r2, r3
 8002cbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d906      	bls.n	8002cd4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002cc6:	2303      	movs	r3, #3
 8002cc8:	e122      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
 8002cca:	bf00      	nop
 8002ccc:	40021000 	.word	0x40021000
 8002cd0:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002cd4:	4b90      	ldr	r3, [pc, #576]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002cd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cda:	f003 0302 	and.w	r3, r3, #2
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d1e8      	bne.n	8002cb4 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002ce2:	7ffb      	ldrb	r3, [r7, #31]
 8002ce4:	2b01      	cmp	r3, #1
 8002ce6:	d105      	bne.n	8002cf4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ce8:	4b8b      	ldr	r3, [pc, #556]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002cea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cec:	4a8a      	ldr	r2, [pc, #552]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002cee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002cf2:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	f000 8108 	beq.w	8002f0e <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d02:	2b02      	cmp	r3, #2
 8002d04:	f040 80d0 	bne.w	8002ea8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002d08:	4b83      	ldr	r3, [pc, #524]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002d0a:	68db      	ldr	r3, [r3, #12]
 8002d0c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d0e:	697b      	ldr	r3, [r7, #20]
 8002d10:	f003 0203 	and.w	r2, r3, #3
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d18:	429a      	cmp	r2, r3
 8002d1a:	d130      	bne.n	8002d7e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002d1c:	697b      	ldr	r3, [r7, #20]
 8002d1e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d26:	3b01      	subs	r3, #1
 8002d28:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d2a:	429a      	cmp	r2, r3
 8002d2c:	d127      	bne.n	8002d7e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002d2e:	697b      	ldr	r3, [r7, #20]
 8002d30:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d38:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002d3a:	429a      	cmp	r2, r3
 8002d3c:	d11f      	bne.n	8002d7e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002d3e:	697b      	ldr	r3, [r7, #20]
 8002d40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d44:	687a      	ldr	r2, [r7, #4]
 8002d46:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002d48:	2a07      	cmp	r2, #7
 8002d4a:	bf14      	ite	ne
 8002d4c:	2201      	movne	r2, #1
 8002d4e:	2200      	moveq	r2, #0
 8002d50:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d113      	bne.n	8002d7e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d56:	697b      	ldr	r3, [r7, #20]
 8002d58:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d60:	085b      	lsrs	r3, r3, #1
 8002d62:	3b01      	subs	r3, #1
 8002d64:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002d66:	429a      	cmp	r2, r3
 8002d68:	d109      	bne.n	8002d7e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002d6a:	697b      	ldr	r3, [r7, #20]
 8002d6c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d74:	085b      	lsrs	r3, r3, #1
 8002d76:	3b01      	subs	r3, #1
 8002d78:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d7a:	429a      	cmp	r2, r3
 8002d7c:	d06e      	beq.n	8002e5c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002d7e:	69bb      	ldr	r3, [r7, #24]
 8002d80:	2b0c      	cmp	r3, #12
 8002d82:	d069      	beq.n	8002e58 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002d84:	4b64      	ldr	r3, [pc, #400]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d105      	bne.n	8002d9c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002d90:	4b61      	ldr	r3, [pc, #388]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d001      	beq.n	8002da0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	e0b7      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002da0:	4b5d      	ldr	r3, [pc, #372]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a5c      	ldr	r2, [pc, #368]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002da6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002daa:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002dac:	f7fd ff94 	bl	8000cd8 <HAL_GetTick>
 8002db0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002db2:	e008      	b.n	8002dc6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002db4:	f7fd ff90 	bl	8000cd8 <HAL_GetTick>
 8002db8:	4602      	mov	r2, r0
 8002dba:	693b      	ldr	r3, [r7, #16]
 8002dbc:	1ad3      	subs	r3, r2, r3
 8002dbe:	2b02      	cmp	r3, #2
 8002dc0:	d901      	bls.n	8002dc6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002dc2:	2303      	movs	r3, #3
 8002dc4:	e0a4      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002dc6:	4b54      	ldr	r3, [pc, #336]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d1f0      	bne.n	8002db4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002dd2:	4b51      	ldr	r3, [pc, #324]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002dd4:	68da      	ldr	r2, [r3, #12]
 8002dd6:	4b51      	ldr	r3, [pc, #324]	; (8002f1c <HAL_RCC_OscConfig+0x7c8>)
 8002dd8:	4013      	ands	r3, r2
 8002dda:	687a      	ldr	r2, [r7, #4]
 8002ddc:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002dde:	687a      	ldr	r2, [r7, #4]
 8002de0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002de2:	3a01      	subs	r2, #1
 8002de4:	0112      	lsls	r2, r2, #4
 8002de6:	4311      	orrs	r1, r2
 8002de8:	687a      	ldr	r2, [r7, #4]
 8002dea:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002dec:	0212      	lsls	r2, r2, #8
 8002dee:	4311      	orrs	r1, r2
 8002df0:	687a      	ldr	r2, [r7, #4]
 8002df2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002df4:	0852      	lsrs	r2, r2, #1
 8002df6:	3a01      	subs	r2, #1
 8002df8:	0552      	lsls	r2, r2, #21
 8002dfa:	4311      	orrs	r1, r2
 8002dfc:	687a      	ldr	r2, [r7, #4]
 8002dfe:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002e00:	0852      	lsrs	r2, r2, #1
 8002e02:	3a01      	subs	r2, #1
 8002e04:	0652      	lsls	r2, r2, #25
 8002e06:	4311      	orrs	r1, r2
 8002e08:	687a      	ldr	r2, [r7, #4]
 8002e0a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002e0c:	0912      	lsrs	r2, r2, #4
 8002e0e:	0452      	lsls	r2, r2, #17
 8002e10:	430a      	orrs	r2, r1
 8002e12:	4941      	ldr	r1, [pc, #260]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002e14:	4313      	orrs	r3, r2
 8002e16:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002e18:	4b3f      	ldr	r3, [pc, #252]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a3e      	ldr	r2, [pc, #248]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002e1e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e22:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002e24:	4b3c      	ldr	r3, [pc, #240]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002e26:	68db      	ldr	r3, [r3, #12]
 8002e28:	4a3b      	ldr	r2, [pc, #236]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002e2a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e2e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002e30:	f7fd ff52 	bl	8000cd8 <HAL_GetTick>
 8002e34:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e36:	e008      	b.n	8002e4a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e38:	f7fd ff4e 	bl	8000cd8 <HAL_GetTick>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	693b      	ldr	r3, [r7, #16]
 8002e40:	1ad3      	subs	r3, r2, r3
 8002e42:	2b02      	cmp	r3, #2
 8002e44:	d901      	bls.n	8002e4a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002e46:	2303      	movs	r3, #3
 8002e48:	e062      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e4a:	4b33      	ldr	r3, [pc, #204]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d0f0      	beq.n	8002e38 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002e56:	e05a      	b.n	8002f0e <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e059      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e5c:	4b2e      	ldr	r3, [pc, #184]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d152      	bne.n	8002f0e <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002e68:	4b2b      	ldr	r3, [pc, #172]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a2a      	ldr	r2, [pc, #168]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002e6e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e72:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002e74:	4b28      	ldr	r3, [pc, #160]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002e76:	68db      	ldr	r3, [r3, #12]
 8002e78:	4a27      	ldr	r2, [pc, #156]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002e7a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e7e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002e80:	f7fd ff2a 	bl	8000cd8 <HAL_GetTick>
 8002e84:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e86:	e008      	b.n	8002e9a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e88:	f7fd ff26 	bl	8000cd8 <HAL_GetTick>
 8002e8c:	4602      	mov	r2, r0
 8002e8e:	693b      	ldr	r3, [r7, #16]
 8002e90:	1ad3      	subs	r3, r2, r3
 8002e92:	2b02      	cmp	r3, #2
 8002e94:	d901      	bls.n	8002e9a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002e96:	2303      	movs	r3, #3
 8002e98:	e03a      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e9a:	4b1f      	ldr	r3, [pc, #124]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d0f0      	beq.n	8002e88 <HAL_RCC_OscConfig+0x734>
 8002ea6:	e032      	b.n	8002f0e <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002ea8:	69bb      	ldr	r3, [r7, #24]
 8002eaa:	2b0c      	cmp	r3, #12
 8002eac:	d02d      	beq.n	8002f0a <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002eae:	4b1a      	ldr	r3, [pc, #104]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4a19      	ldr	r2, [pc, #100]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002eb4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002eb8:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8002eba:	4b17      	ldr	r3, [pc, #92]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d105      	bne.n	8002ed2 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002ec6:	4b14      	ldr	r3, [pc, #80]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002ec8:	68db      	ldr	r3, [r3, #12]
 8002eca:	4a13      	ldr	r2, [pc, #76]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002ecc:	f023 0303 	bic.w	r3, r3, #3
 8002ed0:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002ed2:	4b11      	ldr	r3, [pc, #68]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002ed4:	68db      	ldr	r3, [r3, #12]
 8002ed6:	4a10      	ldr	r2, [pc, #64]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002ed8:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002edc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ee0:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ee2:	f7fd fef9 	bl	8000cd8 <HAL_GetTick>
 8002ee6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ee8:	e008      	b.n	8002efc <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002eea:	f7fd fef5 	bl	8000cd8 <HAL_GetTick>
 8002eee:	4602      	mov	r2, r0
 8002ef0:	693b      	ldr	r3, [r7, #16]
 8002ef2:	1ad3      	subs	r3, r2, r3
 8002ef4:	2b02      	cmp	r3, #2
 8002ef6:	d901      	bls.n	8002efc <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8002ef8:	2303      	movs	r3, #3
 8002efa:	e009      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002efc:	4b06      	ldr	r3, [pc, #24]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d1f0      	bne.n	8002eea <HAL_RCC_OscConfig+0x796>
 8002f08:	e001      	b.n	8002f0e <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	e000      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8002f0e:	2300      	movs	r3, #0
}
 8002f10:	4618      	mov	r0, r3
 8002f12:	3720      	adds	r7, #32
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}
 8002f18:	40021000 	.word	0x40021000
 8002f1c:	f99d808c 	.word	0xf99d808c

08002f20 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b084      	sub	sp, #16
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
 8002f28:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d101      	bne.n	8002f34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f30:	2301      	movs	r3, #1
 8002f32:	e0c8      	b.n	80030c6 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002f34:	4b66      	ldr	r3, [pc, #408]	; (80030d0 <HAL_RCC_ClockConfig+0x1b0>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f003 0307 	and.w	r3, r3, #7
 8002f3c:	683a      	ldr	r2, [r7, #0]
 8002f3e:	429a      	cmp	r2, r3
 8002f40:	d910      	bls.n	8002f64 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f42:	4b63      	ldr	r3, [pc, #396]	; (80030d0 <HAL_RCC_ClockConfig+0x1b0>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f023 0207 	bic.w	r2, r3, #7
 8002f4a:	4961      	ldr	r1, [pc, #388]	; (80030d0 <HAL_RCC_ClockConfig+0x1b0>)
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f52:	4b5f      	ldr	r3, [pc, #380]	; (80030d0 <HAL_RCC_ClockConfig+0x1b0>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f003 0307 	and.w	r3, r3, #7
 8002f5a:	683a      	ldr	r2, [r7, #0]
 8002f5c:	429a      	cmp	r2, r3
 8002f5e:	d001      	beq.n	8002f64 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002f60:	2301      	movs	r3, #1
 8002f62:	e0b0      	b.n	80030c6 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f003 0301 	and.w	r3, r3, #1
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d04c      	beq.n	800300a <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	2b03      	cmp	r3, #3
 8002f76:	d107      	bne.n	8002f88 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f78:	4b56      	ldr	r3, [pc, #344]	; (80030d4 <HAL_RCC_ClockConfig+0x1b4>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d121      	bne.n	8002fc8 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8002f84:	2301      	movs	r3, #1
 8002f86:	e09e      	b.n	80030c6 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	2b02      	cmp	r3, #2
 8002f8e:	d107      	bne.n	8002fa0 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f90:	4b50      	ldr	r3, [pc, #320]	; (80030d4 <HAL_RCC_ClockConfig+0x1b4>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d115      	bne.n	8002fc8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	e092      	b.n	80030c6 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d107      	bne.n	8002fb8 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002fa8:	4b4a      	ldr	r3, [pc, #296]	; (80030d4 <HAL_RCC_ClockConfig+0x1b4>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f003 0302 	and.w	r3, r3, #2
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d109      	bne.n	8002fc8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	e086      	b.n	80030c6 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002fb8:	4b46      	ldr	r3, [pc, #280]	; (80030d4 <HAL_RCC_ClockConfig+0x1b4>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d101      	bne.n	8002fc8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	e07e      	b.n	80030c6 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002fc8:	4b42      	ldr	r3, [pc, #264]	; (80030d4 <HAL_RCC_ClockConfig+0x1b4>)
 8002fca:	689b      	ldr	r3, [r3, #8]
 8002fcc:	f023 0203 	bic.w	r2, r3, #3
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	493f      	ldr	r1, [pc, #252]	; (80030d4 <HAL_RCC_ClockConfig+0x1b4>)
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002fda:	f7fd fe7d 	bl	8000cd8 <HAL_GetTick>
 8002fde:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fe0:	e00a      	b.n	8002ff8 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fe2:	f7fd fe79 	bl	8000cd8 <HAL_GetTick>
 8002fe6:	4602      	mov	r2, r0
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	1ad3      	subs	r3, r2, r3
 8002fec:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d901      	bls.n	8002ff8 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8002ff4:	2303      	movs	r3, #3
 8002ff6:	e066      	b.n	80030c6 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ff8:	4b36      	ldr	r3, [pc, #216]	; (80030d4 <HAL_RCC_ClockConfig+0x1b4>)
 8002ffa:	689b      	ldr	r3, [r3, #8]
 8002ffc:	f003 020c 	and.w	r2, r3, #12
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	685b      	ldr	r3, [r3, #4]
 8003004:	009b      	lsls	r3, r3, #2
 8003006:	429a      	cmp	r2, r3
 8003008:	d1eb      	bne.n	8002fe2 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f003 0302 	and.w	r3, r3, #2
 8003012:	2b00      	cmp	r3, #0
 8003014:	d008      	beq.n	8003028 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003016:	4b2f      	ldr	r3, [pc, #188]	; (80030d4 <HAL_RCC_ClockConfig+0x1b4>)
 8003018:	689b      	ldr	r3, [r3, #8]
 800301a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	689b      	ldr	r3, [r3, #8]
 8003022:	492c      	ldr	r1, [pc, #176]	; (80030d4 <HAL_RCC_ClockConfig+0x1b4>)
 8003024:	4313      	orrs	r3, r2
 8003026:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003028:	4b29      	ldr	r3, [pc, #164]	; (80030d0 <HAL_RCC_ClockConfig+0x1b0>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 0307 	and.w	r3, r3, #7
 8003030:	683a      	ldr	r2, [r7, #0]
 8003032:	429a      	cmp	r2, r3
 8003034:	d210      	bcs.n	8003058 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003036:	4b26      	ldr	r3, [pc, #152]	; (80030d0 <HAL_RCC_ClockConfig+0x1b0>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f023 0207 	bic.w	r2, r3, #7
 800303e:	4924      	ldr	r1, [pc, #144]	; (80030d0 <HAL_RCC_ClockConfig+0x1b0>)
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	4313      	orrs	r3, r2
 8003044:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003046:	4b22      	ldr	r3, [pc, #136]	; (80030d0 <HAL_RCC_ClockConfig+0x1b0>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f003 0307 	and.w	r3, r3, #7
 800304e:	683a      	ldr	r2, [r7, #0]
 8003050:	429a      	cmp	r2, r3
 8003052:	d001      	beq.n	8003058 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8003054:	2301      	movs	r3, #1
 8003056:	e036      	b.n	80030c6 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f003 0304 	and.w	r3, r3, #4
 8003060:	2b00      	cmp	r3, #0
 8003062:	d008      	beq.n	8003076 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003064:	4b1b      	ldr	r3, [pc, #108]	; (80030d4 <HAL_RCC_ClockConfig+0x1b4>)
 8003066:	689b      	ldr	r3, [r3, #8]
 8003068:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	68db      	ldr	r3, [r3, #12]
 8003070:	4918      	ldr	r1, [pc, #96]	; (80030d4 <HAL_RCC_ClockConfig+0x1b4>)
 8003072:	4313      	orrs	r3, r2
 8003074:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f003 0308 	and.w	r3, r3, #8
 800307e:	2b00      	cmp	r3, #0
 8003080:	d009      	beq.n	8003096 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003082:	4b14      	ldr	r3, [pc, #80]	; (80030d4 <HAL_RCC_ClockConfig+0x1b4>)
 8003084:	689b      	ldr	r3, [r3, #8]
 8003086:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	691b      	ldr	r3, [r3, #16]
 800308e:	00db      	lsls	r3, r3, #3
 8003090:	4910      	ldr	r1, [pc, #64]	; (80030d4 <HAL_RCC_ClockConfig+0x1b4>)
 8003092:	4313      	orrs	r3, r2
 8003094:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003096:	f000 f825 	bl	80030e4 <HAL_RCC_GetSysClockFreq>
 800309a:	4602      	mov	r2, r0
 800309c:	4b0d      	ldr	r3, [pc, #52]	; (80030d4 <HAL_RCC_ClockConfig+0x1b4>)
 800309e:	689b      	ldr	r3, [r3, #8]
 80030a0:	091b      	lsrs	r3, r3, #4
 80030a2:	f003 030f 	and.w	r3, r3, #15
 80030a6:	490c      	ldr	r1, [pc, #48]	; (80030d8 <HAL_RCC_ClockConfig+0x1b8>)
 80030a8:	5ccb      	ldrb	r3, [r1, r3]
 80030aa:	f003 031f 	and.w	r3, r3, #31
 80030ae:	fa22 f303 	lsr.w	r3, r2, r3
 80030b2:	4a0a      	ldr	r2, [pc, #40]	; (80030dc <HAL_RCC_ClockConfig+0x1bc>)
 80030b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80030b6:	4b0a      	ldr	r3, [pc, #40]	; (80030e0 <HAL_RCC_ClockConfig+0x1c0>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4618      	mov	r0, r3
 80030bc:	f7fd fdbc 	bl	8000c38 <HAL_InitTick>
 80030c0:	4603      	mov	r3, r0
 80030c2:	72fb      	strb	r3, [r7, #11]

  return status;
 80030c4:	7afb      	ldrb	r3, [r7, #11]
}
 80030c6:	4618      	mov	r0, r3
 80030c8:	3710      	adds	r7, #16
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bd80      	pop	{r7, pc}
 80030ce:	bf00      	nop
 80030d0:	40022000 	.word	0x40022000
 80030d4:	40021000 	.word	0x40021000
 80030d8:	08004f2c 	.word	0x08004f2c
 80030dc:	20000000 	.word	0x20000000
 80030e0:	20000004 	.word	0x20000004

080030e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030e4:	b480      	push	{r7}
 80030e6:	b089      	sub	sp, #36	; 0x24
 80030e8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80030ea:	2300      	movs	r3, #0
 80030ec:	61fb      	str	r3, [r7, #28]
 80030ee:	2300      	movs	r3, #0
 80030f0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80030f2:	4b3e      	ldr	r3, [pc, #248]	; (80031ec <HAL_RCC_GetSysClockFreq+0x108>)
 80030f4:	689b      	ldr	r3, [r3, #8]
 80030f6:	f003 030c 	and.w	r3, r3, #12
 80030fa:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80030fc:	4b3b      	ldr	r3, [pc, #236]	; (80031ec <HAL_RCC_GetSysClockFreq+0x108>)
 80030fe:	68db      	ldr	r3, [r3, #12]
 8003100:	f003 0303 	and.w	r3, r3, #3
 8003104:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003106:	693b      	ldr	r3, [r7, #16]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d005      	beq.n	8003118 <HAL_RCC_GetSysClockFreq+0x34>
 800310c:	693b      	ldr	r3, [r7, #16]
 800310e:	2b0c      	cmp	r3, #12
 8003110:	d121      	bne.n	8003156 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	2b01      	cmp	r3, #1
 8003116:	d11e      	bne.n	8003156 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003118:	4b34      	ldr	r3, [pc, #208]	; (80031ec <HAL_RCC_GetSysClockFreq+0x108>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f003 0308 	and.w	r3, r3, #8
 8003120:	2b00      	cmp	r3, #0
 8003122:	d107      	bne.n	8003134 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003124:	4b31      	ldr	r3, [pc, #196]	; (80031ec <HAL_RCC_GetSysClockFreq+0x108>)
 8003126:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800312a:	0a1b      	lsrs	r3, r3, #8
 800312c:	f003 030f 	and.w	r3, r3, #15
 8003130:	61fb      	str	r3, [r7, #28]
 8003132:	e005      	b.n	8003140 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003134:	4b2d      	ldr	r3, [pc, #180]	; (80031ec <HAL_RCC_GetSysClockFreq+0x108>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	091b      	lsrs	r3, r3, #4
 800313a:	f003 030f 	and.w	r3, r3, #15
 800313e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003140:	4a2b      	ldr	r2, [pc, #172]	; (80031f0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003142:	69fb      	ldr	r3, [r7, #28]
 8003144:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003148:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800314a:	693b      	ldr	r3, [r7, #16]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d10d      	bne.n	800316c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003150:	69fb      	ldr	r3, [r7, #28]
 8003152:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003154:	e00a      	b.n	800316c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003156:	693b      	ldr	r3, [r7, #16]
 8003158:	2b04      	cmp	r3, #4
 800315a:	d102      	bne.n	8003162 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800315c:	4b25      	ldr	r3, [pc, #148]	; (80031f4 <HAL_RCC_GetSysClockFreq+0x110>)
 800315e:	61bb      	str	r3, [r7, #24]
 8003160:	e004      	b.n	800316c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003162:	693b      	ldr	r3, [r7, #16]
 8003164:	2b08      	cmp	r3, #8
 8003166:	d101      	bne.n	800316c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003168:	4b23      	ldr	r3, [pc, #140]	; (80031f8 <HAL_RCC_GetSysClockFreq+0x114>)
 800316a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800316c:	693b      	ldr	r3, [r7, #16]
 800316e:	2b0c      	cmp	r3, #12
 8003170:	d134      	bne.n	80031dc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003172:	4b1e      	ldr	r3, [pc, #120]	; (80031ec <HAL_RCC_GetSysClockFreq+0x108>)
 8003174:	68db      	ldr	r3, [r3, #12]
 8003176:	f003 0303 	and.w	r3, r3, #3
 800317a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800317c:	68bb      	ldr	r3, [r7, #8]
 800317e:	2b02      	cmp	r3, #2
 8003180:	d003      	beq.n	800318a <HAL_RCC_GetSysClockFreq+0xa6>
 8003182:	68bb      	ldr	r3, [r7, #8]
 8003184:	2b03      	cmp	r3, #3
 8003186:	d003      	beq.n	8003190 <HAL_RCC_GetSysClockFreq+0xac>
 8003188:	e005      	b.n	8003196 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800318a:	4b1a      	ldr	r3, [pc, #104]	; (80031f4 <HAL_RCC_GetSysClockFreq+0x110>)
 800318c:	617b      	str	r3, [r7, #20]
      break;
 800318e:	e005      	b.n	800319c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003190:	4b19      	ldr	r3, [pc, #100]	; (80031f8 <HAL_RCC_GetSysClockFreq+0x114>)
 8003192:	617b      	str	r3, [r7, #20]
      break;
 8003194:	e002      	b.n	800319c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003196:	69fb      	ldr	r3, [r7, #28]
 8003198:	617b      	str	r3, [r7, #20]
      break;
 800319a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800319c:	4b13      	ldr	r3, [pc, #76]	; (80031ec <HAL_RCC_GetSysClockFreq+0x108>)
 800319e:	68db      	ldr	r3, [r3, #12]
 80031a0:	091b      	lsrs	r3, r3, #4
 80031a2:	f003 0307 	and.w	r3, r3, #7
 80031a6:	3301      	adds	r3, #1
 80031a8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80031aa:	4b10      	ldr	r3, [pc, #64]	; (80031ec <HAL_RCC_GetSysClockFreq+0x108>)
 80031ac:	68db      	ldr	r3, [r3, #12]
 80031ae:	0a1b      	lsrs	r3, r3, #8
 80031b0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80031b4:	697a      	ldr	r2, [r7, #20]
 80031b6:	fb02 f203 	mul.w	r2, r2, r3
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80031c0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80031c2:	4b0a      	ldr	r3, [pc, #40]	; (80031ec <HAL_RCC_GetSysClockFreq+0x108>)
 80031c4:	68db      	ldr	r3, [r3, #12]
 80031c6:	0e5b      	lsrs	r3, r3, #25
 80031c8:	f003 0303 	and.w	r3, r3, #3
 80031cc:	3301      	adds	r3, #1
 80031ce:	005b      	lsls	r3, r3, #1
 80031d0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80031d2:	697a      	ldr	r2, [r7, #20]
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80031da:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80031dc:	69bb      	ldr	r3, [r7, #24]
}
 80031de:	4618      	mov	r0, r3
 80031e0:	3724      	adds	r7, #36	; 0x24
 80031e2:	46bd      	mov	sp, r7
 80031e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e8:	4770      	bx	lr
 80031ea:	bf00      	nop
 80031ec:	40021000 	.word	0x40021000
 80031f0:	08004f44 	.word	0x08004f44
 80031f4:	00f42400 	.word	0x00f42400
 80031f8:	007a1200 	.word	0x007a1200

080031fc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80031fc:	b480      	push	{r7}
 80031fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003200:	4b03      	ldr	r3, [pc, #12]	; (8003210 <HAL_RCC_GetHCLKFreq+0x14>)
 8003202:	681b      	ldr	r3, [r3, #0]
}
 8003204:	4618      	mov	r0, r3
 8003206:	46bd      	mov	sp, r7
 8003208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320c:	4770      	bx	lr
 800320e:	bf00      	nop
 8003210:	20000000 	.word	0x20000000

08003214 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003218:	f7ff fff0 	bl	80031fc <HAL_RCC_GetHCLKFreq>
 800321c:	4602      	mov	r2, r0
 800321e:	4b06      	ldr	r3, [pc, #24]	; (8003238 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003220:	689b      	ldr	r3, [r3, #8]
 8003222:	0a1b      	lsrs	r3, r3, #8
 8003224:	f003 0307 	and.w	r3, r3, #7
 8003228:	4904      	ldr	r1, [pc, #16]	; (800323c <HAL_RCC_GetPCLK1Freq+0x28>)
 800322a:	5ccb      	ldrb	r3, [r1, r3]
 800322c:	f003 031f 	and.w	r3, r3, #31
 8003230:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003234:	4618      	mov	r0, r3
 8003236:	bd80      	pop	{r7, pc}
 8003238:	40021000 	.word	0x40021000
 800323c:	08004f3c 	.word	0x08004f3c

08003240 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003244:	f7ff ffda 	bl	80031fc <HAL_RCC_GetHCLKFreq>
 8003248:	4602      	mov	r2, r0
 800324a:	4b06      	ldr	r3, [pc, #24]	; (8003264 <HAL_RCC_GetPCLK2Freq+0x24>)
 800324c:	689b      	ldr	r3, [r3, #8]
 800324e:	0adb      	lsrs	r3, r3, #11
 8003250:	f003 0307 	and.w	r3, r3, #7
 8003254:	4904      	ldr	r1, [pc, #16]	; (8003268 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003256:	5ccb      	ldrb	r3, [r1, r3]
 8003258:	f003 031f 	and.w	r3, r3, #31
 800325c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003260:	4618      	mov	r0, r3
 8003262:	bd80      	pop	{r7, pc}
 8003264:	40021000 	.word	0x40021000
 8003268:	08004f3c 	.word	0x08004f3c

0800326c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b086      	sub	sp, #24
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003274:	2300      	movs	r3, #0
 8003276:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003278:	4b2a      	ldr	r3, [pc, #168]	; (8003324 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800327a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800327c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003280:	2b00      	cmp	r3, #0
 8003282:	d003      	beq.n	800328c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003284:	f7ff fa02 	bl	800268c <HAL_PWREx_GetVoltageRange>
 8003288:	6178      	str	r0, [r7, #20]
 800328a:	e014      	b.n	80032b6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800328c:	4b25      	ldr	r3, [pc, #148]	; (8003324 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800328e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003290:	4a24      	ldr	r2, [pc, #144]	; (8003324 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003292:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003296:	6593      	str	r3, [r2, #88]	; 0x58
 8003298:	4b22      	ldr	r3, [pc, #136]	; (8003324 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800329a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800329c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032a0:	60fb      	str	r3, [r7, #12]
 80032a2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80032a4:	f7ff f9f2 	bl	800268c <HAL_PWREx_GetVoltageRange>
 80032a8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80032aa:	4b1e      	ldr	r3, [pc, #120]	; (8003324 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80032ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032ae:	4a1d      	ldr	r2, [pc, #116]	; (8003324 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80032b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80032b4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80032b6:	697b      	ldr	r3, [r7, #20]
 80032b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80032bc:	d10b      	bne.n	80032d6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2b80      	cmp	r3, #128	; 0x80
 80032c2:	d919      	bls.n	80032f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2ba0      	cmp	r3, #160	; 0xa0
 80032c8:	d902      	bls.n	80032d0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80032ca:	2302      	movs	r3, #2
 80032cc:	613b      	str	r3, [r7, #16]
 80032ce:	e013      	b.n	80032f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80032d0:	2301      	movs	r3, #1
 80032d2:	613b      	str	r3, [r7, #16]
 80032d4:	e010      	b.n	80032f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2b80      	cmp	r3, #128	; 0x80
 80032da:	d902      	bls.n	80032e2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80032dc:	2303      	movs	r3, #3
 80032de:	613b      	str	r3, [r7, #16]
 80032e0:	e00a      	b.n	80032f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	2b80      	cmp	r3, #128	; 0x80
 80032e6:	d102      	bne.n	80032ee <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80032e8:	2302      	movs	r3, #2
 80032ea:	613b      	str	r3, [r7, #16]
 80032ec:	e004      	b.n	80032f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2b70      	cmp	r3, #112	; 0x70
 80032f2:	d101      	bne.n	80032f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80032f4:	2301      	movs	r3, #1
 80032f6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80032f8:	4b0b      	ldr	r3, [pc, #44]	; (8003328 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f023 0207 	bic.w	r2, r3, #7
 8003300:	4909      	ldr	r1, [pc, #36]	; (8003328 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003302:	693b      	ldr	r3, [r7, #16]
 8003304:	4313      	orrs	r3, r2
 8003306:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003308:	4b07      	ldr	r3, [pc, #28]	; (8003328 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f003 0307 	and.w	r3, r3, #7
 8003310:	693a      	ldr	r2, [r7, #16]
 8003312:	429a      	cmp	r2, r3
 8003314:	d001      	beq.n	800331a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003316:	2301      	movs	r3, #1
 8003318:	e000      	b.n	800331c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800331a:	2300      	movs	r3, #0
}
 800331c:	4618      	mov	r0, r3
 800331e:	3718      	adds	r7, #24
 8003320:	46bd      	mov	sp, r7
 8003322:	bd80      	pop	{r7, pc}
 8003324:	40021000 	.word	0x40021000
 8003328:	40022000 	.word	0x40022000

0800332c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b086      	sub	sp, #24
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003334:	2300      	movs	r3, #0
 8003336:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003338:	2300      	movs	r3, #0
 800333a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003344:	2b00      	cmp	r3, #0
 8003346:	d041      	beq.n	80033cc <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800334c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003350:	d02a      	beq.n	80033a8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003352:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003356:	d824      	bhi.n	80033a2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003358:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800335c:	d008      	beq.n	8003370 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800335e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003362:	d81e      	bhi.n	80033a2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003364:	2b00      	cmp	r3, #0
 8003366:	d00a      	beq.n	800337e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003368:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800336c:	d010      	beq.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800336e:	e018      	b.n	80033a2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003370:	4b86      	ldr	r3, [pc, #536]	; (800358c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003372:	68db      	ldr	r3, [r3, #12]
 8003374:	4a85      	ldr	r2, [pc, #532]	; (800358c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003376:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800337a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800337c:	e015      	b.n	80033aa <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	3304      	adds	r3, #4
 8003382:	2100      	movs	r1, #0
 8003384:	4618      	mov	r0, r3
 8003386:	f000 fabb 	bl	8003900 <RCCEx_PLLSAI1_Config>
 800338a:	4603      	mov	r3, r0
 800338c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800338e:	e00c      	b.n	80033aa <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	3320      	adds	r3, #32
 8003394:	2100      	movs	r1, #0
 8003396:	4618      	mov	r0, r3
 8003398:	f000 fba6 	bl	8003ae8 <RCCEx_PLLSAI2_Config>
 800339c:	4603      	mov	r3, r0
 800339e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80033a0:	e003      	b.n	80033aa <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	74fb      	strb	r3, [r7, #19]
      break;
 80033a6:	e000      	b.n	80033aa <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80033a8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80033aa:	7cfb      	ldrb	r3, [r7, #19]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d10b      	bne.n	80033c8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80033b0:	4b76      	ldr	r3, [pc, #472]	; (800358c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033b6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80033be:	4973      	ldr	r1, [pc, #460]	; (800358c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033c0:	4313      	orrs	r3, r2
 80033c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80033c6:	e001      	b.n	80033cc <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033c8:	7cfb      	ldrb	r3, [r7, #19]
 80033ca:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d041      	beq.n	800345c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80033dc:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80033e0:	d02a      	beq.n	8003438 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80033e2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80033e6:	d824      	bhi.n	8003432 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80033e8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80033ec:	d008      	beq.n	8003400 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80033ee:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80033f2:	d81e      	bhi.n	8003432 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d00a      	beq.n	800340e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80033f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80033fc:	d010      	beq.n	8003420 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80033fe:	e018      	b.n	8003432 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003400:	4b62      	ldr	r3, [pc, #392]	; (800358c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003402:	68db      	ldr	r3, [r3, #12]
 8003404:	4a61      	ldr	r2, [pc, #388]	; (800358c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003406:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800340a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800340c:	e015      	b.n	800343a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	3304      	adds	r3, #4
 8003412:	2100      	movs	r1, #0
 8003414:	4618      	mov	r0, r3
 8003416:	f000 fa73 	bl	8003900 <RCCEx_PLLSAI1_Config>
 800341a:	4603      	mov	r3, r0
 800341c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800341e:	e00c      	b.n	800343a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	3320      	adds	r3, #32
 8003424:	2100      	movs	r1, #0
 8003426:	4618      	mov	r0, r3
 8003428:	f000 fb5e 	bl	8003ae8 <RCCEx_PLLSAI2_Config>
 800342c:	4603      	mov	r3, r0
 800342e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003430:	e003      	b.n	800343a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003432:	2301      	movs	r3, #1
 8003434:	74fb      	strb	r3, [r7, #19]
      break;
 8003436:	e000      	b.n	800343a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003438:	bf00      	nop
    }

    if(ret == HAL_OK)
 800343a:	7cfb      	ldrb	r3, [r7, #19]
 800343c:	2b00      	cmp	r3, #0
 800343e:	d10b      	bne.n	8003458 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003440:	4b52      	ldr	r3, [pc, #328]	; (800358c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003442:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003446:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800344e:	494f      	ldr	r1, [pc, #316]	; (800358c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003450:	4313      	orrs	r3, r2
 8003452:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003456:	e001      	b.n	800345c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003458:	7cfb      	ldrb	r3, [r7, #19]
 800345a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003464:	2b00      	cmp	r3, #0
 8003466:	f000 80a0 	beq.w	80035aa <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800346a:	2300      	movs	r3, #0
 800346c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800346e:	4b47      	ldr	r3, [pc, #284]	; (800358c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003470:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003472:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003476:	2b00      	cmp	r3, #0
 8003478:	d101      	bne.n	800347e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800347a:	2301      	movs	r3, #1
 800347c:	e000      	b.n	8003480 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800347e:	2300      	movs	r3, #0
 8003480:	2b00      	cmp	r3, #0
 8003482:	d00d      	beq.n	80034a0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003484:	4b41      	ldr	r3, [pc, #260]	; (800358c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003486:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003488:	4a40      	ldr	r2, [pc, #256]	; (800358c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800348a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800348e:	6593      	str	r3, [r2, #88]	; 0x58
 8003490:	4b3e      	ldr	r3, [pc, #248]	; (800358c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003492:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003494:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003498:	60bb      	str	r3, [r7, #8]
 800349a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800349c:	2301      	movs	r3, #1
 800349e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80034a0:	4b3b      	ldr	r3, [pc, #236]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4a3a      	ldr	r2, [pc, #232]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80034a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034aa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80034ac:	f7fd fc14 	bl	8000cd8 <HAL_GetTick>
 80034b0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80034b2:	e009      	b.n	80034c8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034b4:	f7fd fc10 	bl	8000cd8 <HAL_GetTick>
 80034b8:	4602      	mov	r2, r0
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	1ad3      	subs	r3, r2, r3
 80034be:	2b02      	cmp	r3, #2
 80034c0:	d902      	bls.n	80034c8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80034c2:	2303      	movs	r3, #3
 80034c4:	74fb      	strb	r3, [r7, #19]
        break;
 80034c6:	e005      	b.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80034c8:	4b31      	ldr	r3, [pc, #196]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d0ef      	beq.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80034d4:	7cfb      	ldrb	r3, [r7, #19]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d15c      	bne.n	8003594 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80034da:	4b2c      	ldr	r3, [pc, #176]	; (800358c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034e0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80034e4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d01f      	beq.n	800352c <HAL_RCCEx_PeriphCLKConfig+0x200>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80034f2:	697a      	ldr	r2, [r7, #20]
 80034f4:	429a      	cmp	r2, r3
 80034f6:	d019      	beq.n	800352c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80034f8:	4b24      	ldr	r3, [pc, #144]	; (800358c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003502:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003504:	4b21      	ldr	r3, [pc, #132]	; (800358c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003506:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800350a:	4a20      	ldr	r2, [pc, #128]	; (800358c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800350c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003510:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003514:	4b1d      	ldr	r3, [pc, #116]	; (800358c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003516:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800351a:	4a1c      	ldr	r2, [pc, #112]	; (800358c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800351c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003520:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003524:	4a19      	ldr	r2, [pc, #100]	; (800358c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003526:	697b      	ldr	r3, [r7, #20]
 8003528:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800352c:	697b      	ldr	r3, [r7, #20]
 800352e:	f003 0301 	and.w	r3, r3, #1
 8003532:	2b00      	cmp	r3, #0
 8003534:	d016      	beq.n	8003564 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003536:	f7fd fbcf 	bl	8000cd8 <HAL_GetTick>
 800353a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800353c:	e00b      	b.n	8003556 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800353e:	f7fd fbcb 	bl	8000cd8 <HAL_GetTick>
 8003542:	4602      	mov	r2, r0
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	1ad3      	subs	r3, r2, r3
 8003548:	f241 3288 	movw	r2, #5000	; 0x1388
 800354c:	4293      	cmp	r3, r2
 800354e:	d902      	bls.n	8003556 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003550:	2303      	movs	r3, #3
 8003552:	74fb      	strb	r3, [r7, #19]
            break;
 8003554:	e006      	b.n	8003564 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003556:	4b0d      	ldr	r3, [pc, #52]	; (800358c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003558:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800355c:	f003 0302 	and.w	r3, r3, #2
 8003560:	2b00      	cmp	r3, #0
 8003562:	d0ec      	beq.n	800353e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003564:	7cfb      	ldrb	r3, [r7, #19]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d10c      	bne.n	8003584 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800356a:	4b08      	ldr	r3, [pc, #32]	; (800358c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800356c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003570:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800357a:	4904      	ldr	r1, [pc, #16]	; (800358c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800357c:	4313      	orrs	r3, r2
 800357e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003582:	e009      	b.n	8003598 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003584:	7cfb      	ldrb	r3, [r7, #19]
 8003586:	74bb      	strb	r3, [r7, #18]
 8003588:	e006      	b.n	8003598 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800358a:	bf00      	nop
 800358c:	40021000 	.word	0x40021000
 8003590:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003594:	7cfb      	ldrb	r3, [r7, #19]
 8003596:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003598:	7c7b      	ldrb	r3, [r7, #17]
 800359a:	2b01      	cmp	r3, #1
 800359c:	d105      	bne.n	80035aa <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800359e:	4b9e      	ldr	r3, [pc, #632]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035a2:	4a9d      	ldr	r2, [pc, #628]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80035a8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f003 0301 	and.w	r3, r3, #1
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d00a      	beq.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80035b6:	4b98      	ldr	r3, [pc, #608]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035bc:	f023 0203 	bic.w	r2, r3, #3
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035c4:	4994      	ldr	r1, [pc, #592]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035c6:	4313      	orrs	r3, r2
 80035c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f003 0302 	and.w	r3, r3, #2
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d00a      	beq.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80035d8:	4b8f      	ldr	r3, [pc, #572]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035de:	f023 020c 	bic.w	r2, r3, #12
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035e6:	498c      	ldr	r1, [pc, #560]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035e8:	4313      	orrs	r3, r2
 80035ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f003 0304 	and.w	r3, r3, #4
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d00a      	beq.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80035fa:	4b87      	ldr	r3, [pc, #540]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003600:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003608:	4983      	ldr	r1, [pc, #524]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800360a:	4313      	orrs	r3, r2
 800360c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f003 0308 	and.w	r3, r3, #8
 8003618:	2b00      	cmp	r3, #0
 800361a:	d00a      	beq.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800361c:	4b7e      	ldr	r3, [pc, #504]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800361e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003622:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800362a:	497b      	ldr	r1, [pc, #492]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800362c:	4313      	orrs	r3, r2
 800362e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f003 0310 	and.w	r3, r3, #16
 800363a:	2b00      	cmp	r3, #0
 800363c:	d00a      	beq.n	8003654 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800363e:	4b76      	ldr	r3, [pc, #472]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003640:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003644:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800364c:	4972      	ldr	r1, [pc, #456]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800364e:	4313      	orrs	r3, r2
 8003650:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f003 0320 	and.w	r3, r3, #32
 800365c:	2b00      	cmp	r3, #0
 800365e:	d00a      	beq.n	8003676 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003660:	4b6d      	ldr	r3, [pc, #436]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003662:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003666:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800366e:	496a      	ldr	r1, [pc, #424]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003670:	4313      	orrs	r3, r2
 8003672:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800367e:	2b00      	cmp	r3, #0
 8003680:	d00a      	beq.n	8003698 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003682:	4b65      	ldr	r3, [pc, #404]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003684:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003688:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003690:	4961      	ldr	r1, [pc, #388]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003692:	4313      	orrs	r3, r2
 8003694:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d00a      	beq.n	80036ba <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80036a4:	4b5c      	ldr	r3, [pc, #368]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036aa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036b2:	4959      	ldr	r1, [pc, #356]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036b4:	4313      	orrs	r3, r2
 80036b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d00a      	beq.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80036c6:	4b54      	ldr	r3, [pc, #336]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036cc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036d4:	4950      	ldr	r1, [pc, #320]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036d6:	4313      	orrs	r3, r2
 80036d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d00a      	beq.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80036e8:	4b4b      	ldr	r3, [pc, #300]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036ee:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036f6:	4948      	ldr	r1, [pc, #288]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036f8:	4313      	orrs	r3, r2
 80036fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003706:	2b00      	cmp	r3, #0
 8003708:	d00a      	beq.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800370a:	4b43      	ldr	r3, [pc, #268]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800370c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003710:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003718:	493f      	ldr	r1, [pc, #252]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800371a:	4313      	orrs	r3, r2
 800371c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003728:	2b00      	cmp	r3, #0
 800372a:	d028      	beq.n	800377e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800372c:	4b3a      	ldr	r3, [pc, #232]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800372e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003732:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800373a:	4937      	ldr	r1, [pc, #220]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800373c:	4313      	orrs	r3, r2
 800373e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003746:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800374a:	d106      	bne.n	800375a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800374c:	4b32      	ldr	r3, [pc, #200]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800374e:	68db      	ldr	r3, [r3, #12]
 8003750:	4a31      	ldr	r2, [pc, #196]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003752:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003756:	60d3      	str	r3, [r2, #12]
 8003758:	e011      	b.n	800377e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800375e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003762:	d10c      	bne.n	800377e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	3304      	adds	r3, #4
 8003768:	2101      	movs	r1, #1
 800376a:	4618      	mov	r0, r3
 800376c:	f000 f8c8 	bl	8003900 <RCCEx_PLLSAI1_Config>
 8003770:	4603      	mov	r3, r0
 8003772:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003774:	7cfb      	ldrb	r3, [r7, #19]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d001      	beq.n	800377e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800377a:	7cfb      	ldrb	r3, [r7, #19]
 800377c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003786:	2b00      	cmp	r3, #0
 8003788:	d028      	beq.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800378a:	4b23      	ldr	r3, [pc, #140]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800378c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003790:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003798:	491f      	ldr	r1, [pc, #124]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800379a:	4313      	orrs	r3, r2
 800379c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037a4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80037a8:	d106      	bne.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80037aa:	4b1b      	ldr	r3, [pc, #108]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037ac:	68db      	ldr	r3, [r3, #12]
 80037ae:	4a1a      	ldr	r2, [pc, #104]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037b0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80037b4:	60d3      	str	r3, [r2, #12]
 80037b6:	e011      	b.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037bc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80037c0:	d10c      	bne.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	3304      	adds	r3, #4
 80037c6:	2101      	movs	r1, #1
 80037c8:	4618      	mov	r0, r3
 80037ca:	f000 f899 	bl	8003900 <RCCEx_PLLSAI1_Config>
 80037ce:	4603      	mov	r3, r0
 80037d0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80037d2:	7cfb      	ldrb	r3, [r7, #19]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d001      	beq.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80037d8:	7cfb      	ldrb	r3, [r7, #19]
 80037da:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d02b      	beq.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80037e8:	4b0b      	ldr	r3, [pc, #44]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037ee:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80037f6:	4908      	ldr	r1, [pc, #32]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037f8:	4313      	orrs	r3, r2
 80037fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003802:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003806:	d109      	bne.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003808:	4b03      	ldr	r3, [pc, #12]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800380a:	68db      	ldr	r3, [r3, #12]
 800380c:	4a02      	ldr	r2, [pc, #8]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800380e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003812:	60d3      	str	r3, [r2, #12]
 8003814:	e014      	b.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003816:	bf00      	nop
 8003818:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003820:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003824:	d10c      	bne.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	3304      	adds	r3, #4
 800382a:	2101      	movs	r1, #1
 800382c:	4618      	mov	r0, r3
 800382e:	f000 f867 	bl	8003900 <RCCEx_PLLSAI1_Config>
 8003832:	4603      	mov	r3, r0
 8003834:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003836:	7cfb      	ldrb	r3, [r7, #19]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d001      	beq.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800383c:	7cfb      	ldrb	r3, [r7, #19]
 800383e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003848:	2b00      	cmp	r3, #0
 800384a:	d02f      	beq.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800384c:	4b2b      	ldr	r3, [pc, #172]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800384e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003852:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800385a:	4928      	ldr	r1, [pc, #160]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800385c:	4313      	orrs	r3, r2
 800385e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003866:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800386a:	d10d      	bne.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	3304      	adds	r3, #4
 8003870:	2102      	movs	r1, #2
 8003872:	4618      	mov	r0, r3
 8003874:	f000 f844 	bl	8003900 <RCCEx_PLLSAI1_Config>
 8003878:	4603      	mov	r3, r0
 800387a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800387c:	7cfb      	ldrb	r3, [r7, #19]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d014      	beq.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003882:	7cfb      	ldrb	r3, [r7, #19]
 8003884:	74bb      	strb	r3, [r7, #18]
 8003886:	e011      	b.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800388c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003890:	d10c      	bne.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	3320      	adds	r3, #32
 8003896:	2102      	movs	r1, #2
 8003898:	4618      	mov	r0, r3
 800389a:	f000 f925 	bl	8003ae8 <RCCEx_PLLSAI2_Config>
 800389e:	4603      	mov	r3, r0
 80038a0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80038a2:	7cfb      	ldrb	r3, [r7, #19]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d001      	beq.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80038a8:	7cfb      	ldrb	r3, [r7, #19]
 80038aa:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d00a      	beq.n	80038ce <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80038b8:	4b10      	ldr	r3, [pc, #64]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80038ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038be:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80038c6:	490d      	ldr	r1, [pc, #52]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80038c8:	4313      	orrs	r3, r2
 80038ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d00b      	beq.n	80038f2 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80038da:	4b08      	ldr	r3, [pc, #32]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80038dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038e0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80038ea:	4904      	ldr	r1, [pc, #16]	; (80038fc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80038ec:	4313      	orrs	r3, r2
 80038ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80038f2:	7cbb      	ldrb	r3, [r7, #18]
}
 80038f4:	4618      	mov	r0, r3
 80038f6:	3718      	adds	r7, #24
 80038f8:	46bd      	mov	sp, r7
 80038fa:	bd80      	pop	{r7, pc}
 80038fc:	40021000 	.word	0x40021000

08003900 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b084      	sub	sp, #16
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
 8003908:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800390a:	2300      	movs	r3, #0
 800390c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800390e:	4b75      	ldr	r3, [pc, #468]	; (8003ae4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003910:	68db      	ldr	r3, [r3, #12]
 8003912:	f003 0303 	and.w	r3, r3, #3
 8003916:	2b00      	cmp	r3, #0
 8003918:	d018      	beq.n	800394c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800391a:	4b72      	ldr	r3, [pc, #456]	; (8003ae4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800391c:	68db      	ldr	r3, [r3, #12]
 800391e:	f003 0203 	and.w	r2, r3, #3
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	429a      	cmp	r2, r3
 8003928:	d10d      	bne.n	8003946 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
       ||
 800392e:	2b00      	cmp	r3, #0
 8003930:	d009      	beq.n	8003946 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003932:	4b6c      	ldr	r3, [pc, #432]	; (8003ae4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003934:	68db      	ldr	r3, [r3, #12]
 8003936:	091b      	lsrs	r3, r3, #4
 8003938:	f003 0307 	and.w	r3, r3, #7
 800393c:	1c5a      	adds	r2, r3, #1
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	685b      	ldr	r3, [r3, #4]
       ||
 8003942:	429a      	cmp	r2, r3
 8003944:	d047      	beq.n	80039d6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003946:	2301      	movs	r3, #1
 8003948:	73fb      	strb	r3, [r7, #15]
 800394a:	e044      	b.n	80039d6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	2b03      	cmp	r3, #3
 8003952:	d018      	beq.n	8003986 <RCCEx_PLLSAI1_Config+0x86>
 8003954:	2b03      	cmp	r3, #3
 8003956:	d825      	bhi.n	80039a4 <RCCEx_PLLSAI1_Config+0xa4>
 8003958:	2b01      	cmp	r3, #1
 800395a:	d002      	beq.n	8003962 <RCCEx_PLLSAI1_Config+0x62>
 800395c:	2b02      	cmp	r3, #2
 800395e:	d009      	beq.n	8003974 <RCCEx_PLLSAI1_Config+0x74>
 8003960:	e020      	b.n	80039a4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003962:	4b60      	ldr	r3, [pc, #384]	; (8003ae4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f003 0302 	and.w	r3, r3, #2
 800396a:	2b00      	cmp	r3, #0
 800396c:	d11d      	bne.n	80039aa <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800396e:	2301      	movs	r3, #1
 8003970:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003972:	e01a      	b.n	80039aa <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003974:	4b5b      	ldr	r3, [pc, #364]	; (8003ae4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800397c:	2b00      	cmp	r3, #0
 800397e:	d116      	bne.n	80039ae <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003980:	2301      	movs	r3, #1
 8003982:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003984:	e013      	b.n	80039ae <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003986:	4b57      	ldr	r3, [pc, #348]	; (8003ae4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800398e:	2b00      	cmp	r3, #0
 8003990:	d10f      	bne.n	80039b2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003992:	4b54      	ldr	r3, [pc, #336]	; (8003ae4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800399a:	2b00      	cmp	r3, #0
 800399c:	d109      	bne.n	80039b2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80039a2:	e006      	b.n	80039b2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80039a4:	2301      	movs	r3, #1
 80039a6:	73fb      	strb	r3, [r7, #15]
      break;
 80039a8:	e004      	b.n	80039b4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80039aa:	bf00      	nop
 80039ac:	e002      	b.n	80039b4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80039ae:	bf00      	nop
 80039b0:	e000      	b.n	80039b4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80039b2:	bf00      	nop
    }

    if(status == HAL_OK)
 80039b4:	7bfb      	ldrb	r3, [r7, #15]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d10d      	bne.n	80039d6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80039ba:	4b4a      	ldr	r3, [pc, #296]	; (8003ae4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039bc:	68db      	ldr	r3, [r3, #12]
 80039be:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6819      	ldr	r1, [r3, #0]
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	3b01      	subs	r3, #1
 80039cc:	011b      	lsls	r3, r3, #4
 80039ce:	430b      	orrs	r3, r1
 80039d0:	4944      	ldr	r1, [pc, #272]	; (8003ae4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039d2:	4313      	orrs	r3, r2
 80039d4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80039d6:	7bfb      	ldrb	r3, [r7, #15]
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d17d      	bne.n	8003ad8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80039dc:	4b41      	ldr	r3, [pc, #260]	; (8003ae4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4a40      	ldr	r2, [pc, #256]	; (8003ae4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039e2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80039e6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80039e8:	f7fd f976 	bl	8000cd8 <HAL_GetTick>
 80039ec:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80039ee:	e009      	b.n	8003a04 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80039f0:	f7fd f972 	bl	8000cd8 <HAL_GetTick>
 80039f4:	4602      	mov	r2, r0
 80039f6:	68bb      	ldr	r3, [r7, #8]
 80039f8:	1ad3      	subs	r3, r2, r3
 80039fa:	2b02      	cmp	r3, #2
 80039fc:	d902      	bls.n	8003a04 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80039fe:	2303      	movs	r3, #3
 8003a00:	73fb      	strb	r3, [r7, #15]
        break;
 8003a02:	e005      	b.n	8003a10 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003a04:	4b37      	ldr	r3, [pc, #220]	; (8003ae4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d1ef      	bne.n	80039f0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003a10:	7bfb      	ldrb	r3, [r7, #15]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d160      	bne.n	8003ad8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d111      	bne.n	8003a40 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003a1c:	4b31      	ldr	r3, [pc, #196]	; (8003ae4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a1e:	691b      	ldr	r3, [r3, #16]
 8003a20:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003a24:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a28:	687a      	ldr	r2, [r7, #4]
 8003a2a:	6892      	ldr	r2, [r2, #8]
 8003a2c:	0211      	lsls	r1, r2, #8
 8003a2e:	687a      	ldr	r2, [r7, #4]
 8003a30:	68d2      	ldr	r2, [r2, #12]
 8003a32:	0912      	lsrs	r2, r2, #4
 8003a34:	0452      	lsls	r2, r2, #17
 8003a36:	430a      	orrs	r2, r1
 8003a38:	492a      	ldr	r1, [pc, #168]	; (8003ae4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a3a:	4313      	orrs	r3, r2
 8003a3c:	610b      	str	r3, [r1, #16]
 8003a3e:	e027      	b.n	8003a90 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	2b01      	cmp	r3, #1
 8003a44:	d112      	bne.n	8003a6c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003a46:	4b27      	ldr	r3, [pc, #156]	; (8003ae4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a48:	691b      	ldr	r3, [r3, #16]
 8003a4a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003a4e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003a52:	687a      	ldr	r2, [r7, #4]
 8003a54:	6892      	ldr	r2, [r2, #8]
 8003a56:	0211      	lsls	r1, r2, #8
 8003a58:	687a      	ldr	r2, [r7, #4]
 8003a5a:	6912      	ldr	r2, [r2, #16]
 8003a5c:	0852      	lsrs	r2, r2, #1
 8003a5e:	3a01      	subs	r2, #1
 8003a60:	0552      	lsls	r2, r2, #21
 8003a62:	430a      	orrs	r2, r1
 8003a64:	491f      	ldr	r1, [pc, #124]	; (8003ae4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a66:	4313      	orrs	r3, r2
 8003a68:	610b      	str	r3, [r1, #16]
 8003a6a:	e011      	b.n	8003a90 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003a6c:	4b1d      	ldr	r3, [pc, #116]	; (8003ae4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a6e:	691b      	ldr	r3, [r3, #16]
 8003a70:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003a74:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003a78:	687a      	ldr	r2, [r7, #4]
 8003a7a:	6892      	ldr	r2, [r2, #8]
 8003a7c:	0211      	lsls	r1, r2, #8
 8003a7e:	687a      	ldr	r2, [r7, #4]
 8003a80:	6952      	ldr	r2, [r2, #20]
 8003a82:	0852      	lsrs	r2, r2, #1
 8003a84:	3a01      	subs	r2, #1
 8003a86:	0652      	lsls	r2, r2, #25
 8003a88:	430a      	orrs	r2, r1
 8003a8a:	4916      	ldr	r1, [pc, #88]	; (8003ae4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003a90:	4b14      	ldr	r3, [pc, #80]	; (8003ae4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a13      	ldr	r2, [pc, #76]	; (8003ae4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a96:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003a9a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a9c:	f7fd f91c 	bl	8000cd8 <HAL_GetTick>
 8003aa0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003aa2:	e009      	b.n	8003ab8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003aa4:	f7fd f918 	bl	8000cd8 <HAL_GetTick>
 8003aa8:	4602      	mov	r2, r0
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	1ad3      	subs	r3, r2, r3
 8003aae:	2b02      	cmp	r3, #2
 8003ab0:	d902      	bls.n	8003ab8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003ab2:	2303      	movs	r3, #3
 8003ab4:	73fb      	strb	r3, [r7, #15]
          break;
 8003ab6:	e005      	b.n	8003ac4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003ab8:	4b0a      	ldr	r3, [pc, #40]	; (8003ae4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d0ef      	beq.n	8003aa4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003ac4:	7bfb      	ldrb	r3, [r7, #15]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d106      	bne.n	8003ad8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003aca:	4b06      	ldr	r3, [pc, #24]	; (8003ae4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003acc:	691a      	ldr	r2, [r3, #16]
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	699b      	ldr	r3, [r3, #24]
 8003ad2:	4904      	ldr	r1, [pc, #16]	; (8003ae4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003ad8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ada:	4618      	mov	r0, r3
 8003adc:	3710      	adds	r7, #16
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bd80      	pop	{r7, pc}
 8003ae2:	bf00      	nop
 8003ae4:	40021000 	.word	0x40021000

08003ae8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b084      	sub	sp, #16
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
 8003af0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003af2:	2300      	movs	r3, #0
 8003af4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003af6:	4b6a      	ldr	r3, [pc, #424]	; (8003ca0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003af8:	68db      	ldr	r3, [r3, #12]
 8003afa:	f003 0303 	and.w	r3, r3, #3
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d018      	beq.n	8003b34 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003b02:	4b67      	ldr	r3, [pc, #412]	; (8003ca0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b04:	68db      	ldr	r3, [r3, #12]
 8003b06:	f003 0203 	and.w	r2, r3, #3
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	429a      	cmp	r2, r3
 8003b10:	d10d      	bne.n	8003b2e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
       ||
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d009      	beq.n	8003b2e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003b1a:	4b61      	ldr	r3, [pc, #388]	; (8003ca0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b1c:	68db      	ldr	r3, [r3, #12]
 8003b1e:	091b      	lsrs	r3, r3, #4
 8003b20:	f003 0307 	and.w	r3, r3, #7
 8003b24:	1c5a      	adds	r2, r3, #1
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	685b      	ldr	r3, [r3, #4]
       ||
 8003b2a:	429a      	cmp	r2, r3
 8003b2c:	d047      	beq.n	8003bbe <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	73fb      	strb	r3, [r7, #15]
 8003b32:	e044      	b.n	8003bbe <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	2b03      	cmp	r3, #3
 8003b3a:	d018      	beq.n	8003b6e <RCCEx_PLLSAI2_Config+0x86>
 8003b3c:	2b03      	cmp	r3, #3
 8003b3e:	d825      	bhi.n	8003b8c <RCCEx_PLLSAI2_Config+0xa4>
 8003b40:	2b01      	cmp	r3, #1
 8003b42:	d002      	beq.n	8003b4a <RCCEx_PLLSAI2_Config+0x62>
 8003b44:	2b02      	cmp	r3, #2
 8003b46:	d009      	beq.n	8003b5c <RCCEx_PLLSAI2_Config+0x74>
 8003b48:	e020      	b.n	8003b8c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003b4a:	4b55      	ldr	r3, [pc, #340]	; (8003ca0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f003 0302 	and.w	r3, r3, #2
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d11d      	bne.n	8003b92 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003b56:	2301      	movs	r3, #1
 8003b58:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b5a:	e01a      	b.n	8003b92 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003b5c:	4b50      	ldr	r3, [pc, #320]	; (8003ca0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d116      	bne.n	8003b96 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b6c:	e013      	b.n	8003b96 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003b6e:	4b4c      	ldr	r3, [pc, #304]	; (8003ca0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d10f      	bne.n	8003b9a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003b7a:	4b49      	ldr	r3, [pc, #292]	; (8003ca0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d109      	bne.n	8003b9a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003b86:	2301      	movs	r3, #1
 8003b88:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003b8a:	e006      	b.n	8003b9a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	73fb      	strb	r3, [r7, #15]
      break;
 8003b90:	e004      	b.n	8003b9c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003b92:	bf00      	nop
 8003b94:	e002      	b.n	8003b9c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003b96:	bf00      	nop
 8003b98:	e000      	b.n	8003b9c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003b9a:	bf00      	nop
    }

    if(status == HAL_OK)
 8003b9c:	7bfb      	ldrb	r3, [r7, #15]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d10d      	bne.n	8003bbe <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003ba2:	4b3f      	ldr	r3, [pc, #252]	; (8003ca0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ba4:	68db      	ldr	r3, [r3, #12]
 8003ba6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6819      	ldr	r1, [r3, #0]
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	3b01      	subs	r3, #1
 8003bb4:	011b      	lsls	r3, r3, #4
 8003bb6:	430b      	orrs	r3, r1
 8003bb8:	4939      	ldr	r1, [pc, #228]	; (8003ca0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bba:	4313      	orrs	r3, r2
 8003bbc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003bbe:	7bfb      	ldrb	r3, [r7, #15]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d167      	bne.n	8003c94 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003bc4:	4b36      	ldr	r3, [pc, #216]	; (8003ca0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4a35      	ldr	r2, [pc, #212]	; (8003ca0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003bce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003bd0:	f7fd f882 	bl	8000cd8 <HAL_GetTick>
 8003bd4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003bd6:	e009      	b.n	8003bec <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003bd8:	f7fd f87e 	bl	8000cd8 <HAL_GetTick>
 8003bdc:	4602      	mov	r2, r0
 8003bde:	68bb      	ldr	r3, [r7, #8]
 8003be0:	1ad3      	subs	r3, r2, r3
 8003be2:	2b02      	cmp	r3, #2
 8003be4:	d902      	bls.n	8003bec <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003be6:	2303      	movs	r3, #3
 8003be8:	73fb      	strb	r3, [r7, #15]
        break;
 8003bea:	e005      	b.n	8003bf8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003bec:	4b2c      	ldr	r3, [pc, #176]	; (8003ca0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d1ef      	bne.n	8003bd8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003bf8:	7bfb      	ldrb	r3, [r7, #15]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d14a      	bne.n	8003c94 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d111      	bne.n	8003c28 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003c04:	4b26      	ldr	r3, [pc, #152]	; (8003ca0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c06:	695b      	ldr	r3, [r3, #20]
 8003c08:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003c0c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c10:	687a      	ldr	r2, [r7, #4]
 8003c12:	6892      	ldr	r2, [r2, #8]
 8003c14:	0211      	lsls	r1, r2, #8
 8003c16:	687a      	ldr	r2, [r7, #4]
 8003c18:	68d2      	ldr	r2, [r2, #12]
 8003c1a:	0912      	lsrs	r2, r2, #4
 8003c1c:	0452      	lsls	r2, r2, #17
 8003c1e:	430a      	orrs	r2, r1
 8003c20:	491f      	ldr	r1, [pc, #124]	; (8003ca0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c22:	4313      	orrs	r3, r2
 8003c24:	614b      	str	r3, [r1, #20]
 8003c26:	e011      	b.n	8003c4c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003c28:	4b1d      	ldr	r3, [pc, #116]	; (8003ca0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c2a:	695b      	ldr	r3, [r3, #20]
 8003c2c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003c30:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003c34:	687a      	ldr	r2, [r7, #4]
 8003c36:	6892      	ldr	r2, [r2, #8]
 8003c38:	0211      	lsls	r1, r2, #8
 8003c3a:	687a      	ldr	r2, [r7, #4]
 8003c3c:	6912      	ldr	r2, [r2, #16]
 8003c3e:	0852      	lsrs	r2, r2, #1
 8003c40:	3a01      	subs	r2, #1
 8003c42:	0652      	lsls	r2, r2, #25
 8003c44:	430a      	orrs	r2, r1
 8003c46:	4916      	ldr	r1, [pc, #88]	; (8003ca0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c48:	4313      	orrs	r3, r2
 8003c4a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003c4c:	4b14      	ldr	r3, [pc, #80]	; (8003ca0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4a13      	ldr	r2, [pc, #76]	; (8003ca0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c52:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c56:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c58:	f7fd f83e 	bl	8000cd8 <HAL_GetTick>
 8003c5c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003c5e:	e009      	b.n	8003c74 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003c60:	f7fd f83a 	bl	8000cd8 <HAL_GetTick>
 8003c64:	4602      	mov	r2, r0
 8003c66:	68bb      	ldr	r3, [r7, #8]
 8003c68:	1ad3      	subs	r3, r2, r3
 8003c6a:	2b02      	cmp	r3, #2
 8003c6c:	d902      	bls.n	8003c74 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003c6e:	2303      	movs	r3, #3
 8003c70:	73fb      	strb	r3, [r7, #15]
          break;
 8003c72:	e005      	b.n	8003c80 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003c74:	4b0a      	ldr	r3, [pc, #40]	; (8003ca0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d0ef      	beq.n	8003c60 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003c80:	7bfb      	ldrb	r3, [r7, #15]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d106      	bne.n	8003c94 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003c86:	4b06      	ldr	r3, [pc, #24]	; (8003ca0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c88:	695a      	ldr	r2, [r3, #20]
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	695b      	ldr	r3, [r3, #20]
 8003c8e:	4904      	ldr	r1, [pc, #16]	; (8003ca0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c90:	4313      	orrs	r3, r2
 8003c92:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003c94:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c96:	4618      	mov	r0, r3
 8003c98:	3710      	adds	r7, #16
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	bd80      	pop	{r7, pc}
 8003c9e:	bf00      	nop
 8003ca0:	40021000 	.word	0x40021000

08003ca4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b082      	sub	sp, #8
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d101      	bne.n	8003cb6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003cb2:	2301      	movs	r3, #1
 8003cb4:	e040      	b.n	8003d38 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d106      	bne.n	8003ccc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003cc6:	6878      	ldr	r0, [r7, #4]
 8003cc8:	f7fc fe7e 	bl	80009c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2224      	movs	r2, #36	; 0x24
 8003cd0:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	681a      	ldr	r2, [r3, #0]
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f022 0201 	bic.w	r2, r2, #1
 8003ce0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003ce2:	6878      	ldr	r0, [r7, #4]
 8003ce4:	f000 f8c0 	bl	8003e68 <UART_SetConfig>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	2b01      	cmp	r3, #1
 8003cec:	d101      	bne.n	8003cf2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003cee:	2301      	movs	r3, #1
 8003cf0:	e022      	b.n	8003d38 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d002      	beq.n	8003d00 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003cfa:	6878      	ldr	r0, [r7, #4]
 8003cfc:	f000 fb3e 	bl	800437c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	685a      	ldr	r2, [r3, #4]
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003d0e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	689a      	ldr	r2, [r3, #8]
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003d1e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	681a      	ldr	r2, [r3, #0]
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f042 0201 	orr.w	r2, r2, #1
 8003d2e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003d30:	6878      	ldr	r0, [r7, #4]
 8003d32:	f000 fbc5 	bl	80044c0 <UART_CheckIdleState>
 8003d36:	4603      	mov	r3, r0
}
 8003d38:	4618      	mov	r0, r3
 8003d3a:	3708      	adds	r7, #8
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	bd80      	pop	{r7, pc}

08003d40 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b08a      	sub	sp, #40	; 0x28
 8003d44:	af02      	add	r7, sp, #8
 8003d46:	60f8      	str	r0, [r7, #12]
 8003d48:	60b9      	str	r1, [r7, #8]
 8003d4a:	603b      	str	r3, [r7, #0]
 8003d4c:	4613      	mov	r3, r2
 8003d4e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003d54:	2b20      	cmp	r3, #32
 8003d56:	f040 8082 	bne.w	8003e5e <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d5a:	68bb      	ldr	r3, [r7, #8]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d002      	beq.n	8003d66 <HAL_UART_Transmit+0x26>
 8003d60:	88fb      	ldrh	r3, [r7, #6]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d101      	bne.n	8003d6a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003d66:	2301      	movs	r3, #1
 8003d68:	e07a      	b.n	8003e60 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003d70:	2b01      	cmp	r3, #1
 8003d72:	d101      	bne.n	8003d78 <HAL_UART_Transmit+0x38>
 8003d74:	2302      	movs	r3, #2
 8003d76:	e073      	b.n	8003e60 <HAL_UART_Transmit+0x120>
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	2201      	movs	r2, #1
 8003d7c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	2200      	movs	r2, #0
 8003d84:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	2221      	movs	r2, #33	; 0x21
 8003d8c:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003d8e:	f7fc ffa3 	bl	8000cd8 <HAL_GetTick>
 8003d92:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	88fa      	ldrh	r2, [r7, #6]
 8003d98:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	88fa      	ldrh	r2, [r7, #6]
 8003da0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	689b      	ldr	r3, [r3, #8]
 8003da8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003dac:	d108      	bne.n	8003dc0 <HAL_UART_Transmit+0x80>
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	691b      	ldr	r3, [r3, #16]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d104      	bne.n	8003dc0 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8003db6:	2300      	movs	r3, #0
 8003db8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003dba:	68bb      	ldr	r3, [r7, #8]
 8003dbc:	61bb      	str	r3, [r7, #24]
 8003dbe:	e003      	b.n	8003dc8 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	2200      	movs	r2, #0
 8003dcc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8003dd0:	e02d      	b.n	8003e2e <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	9300      	str	r3, [sp, #0]
 8003dd6:	697b      	ldr	r3, [r7, #20]
 8003dd8:	2200      	movs	r2, #0
 8003dda:	2180      	movs	r1, #128	; 0x80
 8003ddc:	68f8      	ldr	r0, [r7, #12]
 8003dde:	f000 fbb8 	bl	8004552 <UART_WaitOnFlagUntilTimeout>
 8003de2:	4603      	mov	r3, r0
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d001      	beq.n	8003dec <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8003de8:	2303      	movs	r3, #3
 8003dea:	e039      	b.n	8003e60 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8003dec:	69fb      	ldr	r3, [r7, #28]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d10b      	bne.n	8003e0a <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003df2:	69bb      	ldr	r3, [r7, #24]
 8003df4:	881a      	ldrh	r2, [r3, #0]
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003dfe:	b292      	uxth	r2, r2
 8003e00:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003e02:	69bb      	ldr	r3, [r7, #24]
 8003e04:	3302      	adds	r3, #2
 8003e06:	61bb      	str	r3, [r7, #24]
 8003e08:	e008      	b.n	8003e1c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003e0a:	69fb      	ldr	r3, [r7, #28]
 8003e0c:	781a      	ldrb	r2, [r3, #0]
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	b292      	uxth	r2, r2
 8003e14:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003e16:	69fb      	ldr	r3, [r7, #28]
 8003e18:	3301      	adds	r3, #1
 8003e1a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003e22:	b29b      	uxth	r3, r3
 8003e24:	3b01      	subs	r3, #1
 8003e26:	b29a      	uxth	r2, r3
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003e34:	b29b      	uxth	r3, r3
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d1cb      	bne.n	8003dd2 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	9300      	str	r3, [sp, #0]
 8003e3e:	697b      	ldr	r3, [r7, #20]
 8003e40:	2200      	movs	r2, #0
 8003e42:	2140      	movs	r1, #64	; 0x40
 8003e44:	68f8      	ldr	r0, [r7, #12]
 8003e46:	f000 fb84 	bl	8004552 <UART_WaitOnFlagUntilTimeout>
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d001      	beq.n	8003e54 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8003e50:	2303      	movs	r3, #3
 8003e52:	e005      	b.n	8003e60 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	2220      	movs	r2, #32
 8003e58:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	e000      	b.n	8003e60 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8003e5e:	2302      	movs	r3, #2
  }
}
 8003e60:	4618      	mov	r0, r3
 8003e62:	3720      	adds	r7, #32
 8003e64:	46bd      	mov	sp, r7
 8003e66:	bd80      	pop	{r7, pc}

08003e68 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003e68:	b5b0      	push	{r4, r5, r7, lr}
 8003e6a:	b088      	sub	sp, #32
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003e70:	2300      	movs	r3, #0
 8003e72:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	689a      	ldr	r2, [r3, #8]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	691b      	ldr	r3, [r3, #16]
 8003e7c:	431a      	orrs	r2, r3
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	695b      	ldr	r3, [r3, #20]
 8003e82:	431a      	orrs	r2, r3
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	69db      	ldr	r3, [r3, #28]
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	681a      	ldr	r2, [r3, #0]
 8003e92:	4bad      	ldr	r3, [pc, #692]	; (8004148 <UART_SetConfig+0x2e0>)
 8003e94:	4013      	ands	r3, r2
 8003e96:	687a      	ldr	r2, [r7, #4]
 8003e98:	6812      	ldr	r2, [r2, #0]
 8003e9a:	69f9      	ldr	r1, [r7, #28]
 8003e9c:	430b      	orrs	r3, r1
 8003e9e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	68da      	ldr	r2, [r3, #12]
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	430a      	orrs	r2, r1
 8003eb4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	699b      	ldr	r3, [r3, #24]
 8003eba:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	4aa2      	ldr	r2, [pc, #648]	; (800414c <UART_SetConfig+0x2e4>)
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d004      	beq.n	8003ed0 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6a1b      	ldr	r3, [r3, #32]
 8003eca:	69fa      	ldr	r2, [r7, #28]
 8003ecc:	4313      	orrs	r3, r2
 8003ece:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	689b      	ldr	r3, [r3, #8]
 8003ed6:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	69fa      	ldr	r2, [r7, #28]
 8003ee0:	430a      	orrs	r2, r1
 8003ee2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4a99      	ldr	r2, [pc, #612]	; (8004150 <UART_SetConfig+0x2e8>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d121      	bne.n	8003f32 <UART_SetConfig+0xca>
 8003eee:	4b99      	ldr	r3, [pc, #612]	; (8004154 <UART_SetConfig+0x2ec>)
 8003ef0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ef4:	f003 0303 	and.w	r3, r3, #3
 8003ef8:	2b03      	cmp	r3, #3
 8003efa:	d817      	bhi.n	8003f2c <UART_SetConfig+0xc4>
 8003efc:	a201      	add	r2, pc, #4	; (adr r2, 8003f04 <UART_SetConfig+0x9c>)
 8003efe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f02:	bf00      	nop
 8003f04:	08003f15 	.word	0x08003f15
 8003f08:	08003f21 	.word	0x08003f21
 8003f0c:	08003f1b 	.word	0x08003f1b
 8003f10:	08003f27 	.word	0x08003f27
 8003f14:	2301      	movs	r3, #1
 8003f16:	76fb      	strb	r3, [r7, #27]
 8003f18:	e0e7      	b.n	80040ea <UART_SetConfig+0x282>
 8003f1a:	2302      	movs	r3, #2
 8003f1c:	76fb      	strb	r3, [r7, #27]
 8003f1e:	e0e4      	b.n	80040ea <UART_SetConfig+0x282>
 8003f20:	2304      	movs	r3, #4
 8003f22:	76fb      	strb	r3, [r7, #27]
 8003f24:	e0e1      	b.n	80040ea <UART_SetConfig+0x282>
 8003f26:	2308      	movs	r3, #8
 8003f28:	76fb      	strb	r3, [r7, #27]
 8003f2a:	e0de      	b.n	80040ea <UART_SetConfig+0x282>
 8003f2c:	2310      	movs	r3, #16
 8003f2e:	76fb      	strb	r3, [r7, #27]
 8003f30:	e0db      	b.n	80040ea <UART_SetConfig+0x282>
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4a88      	ldr	r2, [pc, #544]	; (8004158 <UART_SetConfig+0x2f0>)
 8003f38:	4293      	cmp	r3, r2
 8003f3a:	d132      	bne.n	8003fa2 <UART_SetConfig+0x13a>
 8003f3c:	4b85      	ldr	r3, [pc, #532]	; (8004154 <UART_SetConfig+0x2ec>)
 8003f3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f42:	f003 030c 	and.w	r3, r3, #12
 8003f46:	2b0c      	cmp	r3, #12
 8003f48:	d828      	bhi.n	8003f9c <UART_SetConfig+0x134>
 8003f4a:	a201      	add	r2, pc, #4	; (adr r2, 8003f50 <UART_SetConfig+0xe8>)
 8003f4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f50:	08003f85 	.word	0x08003f85
 8003f54:	08003f9d 	.word	0x08003f9d
 8003f58:	08003f9d 	.word	0x08003f9d
 8003f5c:	08003f9d 	.word	0x08003f9d
 8003f60:	08003f91 	.word	0x08003f91
 8003f64:	08003f9d 	.word	0x08003f9d
 8003f68:	08003f9d 	.word	0x08003f9d
 8003f6c:	08003f9d 	.word	0x08003f9d
 8003f70:	08003f8b 	.word	0x08003f8b
 8003f74:	08003f9d 	.word	0x08003f9d
 8003f78:	08003f9d 	.word	0x08003f9d
 8003f7c:	08003f9d 	.word	0x08003f9d
 8003f80:	08003f97 	.word	0x08003f97
 8003f84:	2300      	movs	r3, #0
 8003f86:	76fb      	strb	r3, [r7, #27]
 8003f88:	e0af      	b.n	80040ea <UART_SetConfig+0x282>
 8003f8a:	2302      	movs	r3, #2
 8003f8c:	76fb      	strb	r3, [r7, #27]
 8003f8e:	e0ac      	b.n	80040ea <UART_SetConfig+0x282>
 8003f90:	2304      	movs	r3, #4
 8003f92:	76fb      	strb	r3, [r7, #27]
 8003f94:	e0a9      	b.n	80040ea <UART_SetConfig+0x282>
 8003f96:	2308      	movs	r3, #8
 8003f98:	76fb      	strb	r3, [r7, #27]
 8003f9a:	e0a6      	b.n	80040ea <UART_SetConfig+0x282>
 8003f9c:	2310      	movs	r3, #16
 8003f9e:	76fb      	strb	r3, [r7, #27]
 8003fa0:	e0a3      	b.n	80040ea <UART_SetConfig+0x282>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	4a6d      	ldr	r2, [pc, #436]	; (800415c <UART_SetConfig+0x2f4>)
 8003fa8:	4293      	cmp	r3, r2
 8003faa:	d120      	bne.n	8003fee <UART_SetConfig+0x186>
 8003fac:	4b69      	ldr	r3, [pc, #420]	; (8004154 <UART_SetConfig+0x2ec>)
 8003fae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fb2:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003fb6:	2b30      	cmp	r3, #48	; 0x30
 8003fb8:	d013      	beq.n	8003fe2 <UART_SetConfig+0x17a>
 8003fba:	2b30      	cmp	r3, #48	; 0x30
 8003fbc:	d814      	bhi.n	8003fe8 <UART_SetConfig+0x180>
 8003fbe:	2b20      	cmp	r3, #32
 8003fc0:	d009      	beq.n	8003fd6 <UART_SetConfig+0x16e>
 8003fc2:	2b20      	cmp	r3, #32
 8003fc4:	d810      	bhi.n	8003fe8 <UART_SetConfig+0x180>
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d002      	beq.n	8003fd0 <UART_SetConfig+0x168>
 8003fca:	2b10      	cmp	r3, #16
 8003fcc:	d006      	beq.n	8003fdc <UART_SetConfig+0x174>
 8003fce:	e00b      	b.n	8003fe8 <UART_SetConfig+0x180>
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	76fb      	strb	r3, [r7, #27]
 8003fd4:	e089      	b.n	80040ea <UART_SetConfig+0x282>
 8003fd6:	2302      	movs	r3, #2
 8003fd8:	76fb      	strb	r3, [r7, #27]
 8003fda:	e086      	b.n	80040ea <UART_SetConfig+0x282>
 8003fdc:	2304      	movs	r3, #4
 8003fde:	76fb      	strb	r3, [r7, #27]
 8003fe0:	e083      	b.n	80040ea <UART_SetConfig+0x282>
 8003fe2:	2308      	movs	r3, #8
 8003fe4:	76fb      	strb	r3, [r7, #27]
 8003fe6:	e080      	b.n	80040ea <UART_SetConfig+0x282>
 8003fe8:	2310      	movs	r3, #16
 8003fea:	76fb      	strb	r3, [r7, #27]
 8003fec:	e07d      	b.n	80040ea <UART_SetConfig+0x282>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	4a5b      	ldr	r2, [pc, #364]	; (8004160 <UART_SetConfig+0x2f8>)
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d120      	bne.n	800403a <UART_SetConfig+0x1d2>
 8003ff8:	4b56      	ldr	r3, [pc, #344]	; (8004154 <UART_SetConfig+0x2ec>)
 8003ffa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ffe:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004002:	2bc0      	cmp	r3, #192	; 0xc0
 8004004:	d013      	beq.n	800402e <UART_SetConfig+0x1c6>
 8004006:	2bc0      	cmp	r3, #192	; 0xc0
 8004008:	d814      	bhi.n	8004034 <UART_SetConfig+0x1cc>
 800400a:	2b80      	cmp	r3, #128	; 0x80
 800400c:	d009      	beq.n	8004022 <UART_SetConfig+0x1ba>
 800400e:	2b80      	cmp	r3, #128	; 0x80
 8004010:	d810      	bhi.n	8004034 <UART_SetConfig+0x1cc>
 8004012:	2b00      	cmp	r3, #0
 8004014:	d002      	beq.n	800401c <UART_SetConfig+0x1b4>
 8004016:	2b40      	cmp	r3, #64	; 0x40
 8004018:	d006      	beq.n	8004028 <UART_SetConfig+0x1c0>
 800401a:	e00b      	b.n	8004034 <UART_SetConfig+0x1cc>
 800401c:	2300      	movs	r3, #0
 800401e:	76fb      	strb	r3, [r7, #27]
 8004020:	e063      	b.n	80040ea <UART_SetConfig+0x282>
 8004022:	2302      	movs	r3, #2
 8004024:	76fb      	strb	r3, [r7, #27]
 8004026:	e060      	b.n	80040ea <UART_SetConfig+0x282>
 8004028:	2304      	movs	r3, #4
 800402a:	76fb      	strb	r3, [r7, #27]
 800402c:	e05d      	b.n	80040ea <UART_SetConfig+0x282>
 800402e:	2308      	movs	r3, #8
 8004030:	76fb      	strb	r3, [r7, #27]
 8004032:	e05a      	b.n	80040ea <UART_SetConfig+0x282>
 8004034:	2310      	movs	r3, #16
 8004036:	76fb      	strb	r3, [r7, #27]
 8004038:	e057      	b.n	80040ea <UART_SetConfig+0x282>
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	4a49      	ldr	r2, [pc, #292]	; (8004164 <UART_SetConfig+0x2fc>)
 8004040:	4293      	cmp	r3, r2
 8004042:	d125      	bne.n	8004090 <UART_SetConfig+0x228>
 8004044:	4b43      	ldr	r3, [pc, #268]	; (8004154 <UART_SetConfig+0x2ec>)
 8004046:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800404a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800404e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004052:	d017      	beq.n	8004084 <UART_SetConfig+0x21c>
 8004054:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004058:	d817      	bhi.n	800408a <UART_SetConfig+0x222>
 800405a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800405e:	d00b      	beq.n	8004078 <UART_SetConfig+0x210>
 8004060:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004064:	d811      	bhi.n	800408a <UART_SetConfig+0x222>
 8004066:	2b00      	cmp	r3, #0
 8004068:	d003      	beq.n	8004072 <UART_SetConfig+0x20a>
 800406a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800406e:	d006      	beq.n	800407e <UART_SetConfig+0x216>
 8004070:	e00b      	b.n	800408a <UART_SetConfig+0x222>
 8004072:	2300      	movs	r3, #0
 8004074:	76fb      	strb	r3, [r7, #27]
 8004076:	e038      	b.n	80040ea <UART_SetConfig+0x282>
 8004078:	2302      	movs	r3, #2
 800407a:	76fb      	strb	r3, [r7, #27]
 800407c:	e035      	b.n	80040ea <UART_SetConfig+0x282>
 800407e:	2304      	movs	r3, #4
 8004080:	76fb      	strb	r3, [r7, #27]
 8004082:	e032      	b.n	80040ea <UART_SetConfig+0x282>
 8004084:	2308      	movs	r3, #8
 8004086:	76fb      	strb	r3, [r7, #27]
 8004088:	e02f      	b.n	80040ea <UART_SetConfig+0x282>
 800408a:	2310      	movs	r3, #16
 800408c:	76fb      	strb	r3, [r7, #27]
 800408e:	e02c      	b.n	80040ea <UART_SetConfig+0x282>
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	4a2d      	ldr	r2, [pc, #180]	; (800414c <UART_SetConfig+0x2e4>)
 8004096:	4293      	cmp	r3, r2
 8004098:	d125      	bne.n	80040e6 <UART_SetConfig+0x27e>
 800409a:	4b2e      	ldr	r3, [pc, #184]	; (8004154 <UART_SetConfig+0x2ec>)
 800409c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040a0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80040a4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80040a8:	d017      	beq.n	80040da <UART_SetConfig+0x272>
 80040aa:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80040ae:	d817      	bhi.n	80040e0 <UART_SetConfig+0x278>
 80040b0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80040b4:	d00b      	beq.n	80040ce <UART_SetConfig+0x266>
 80040b6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80040ba:	d811      	bhi.n	80040e0 <UART_SetConfig+0x278>
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d003      	beq.n	80040c8 <UART_SetConfig+0x260>
 80040c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80040c4:	d006      	beq.n	80040d4 <UART_SetConfig+0x26c>
 80040c6:	e00b      	b.n	80040e0 <UART_SetConfig+0x278>
 80040c8:	2300      	movs	r3, #0
 80040ca:	76fb      	strb	r3, [r7, #27]
 80040cc:	e00d      	b.n	80040ea <UART_SetConfig+0x282>
 80040ce:	2302      	movs	r3, #2
 80040d0:	76fb      	strb	r3, [r7, #27]
 80040d2:	e00a      	b.n	80040ea <UART_SetConfig+0x282>
 80040d4:	2304      	movs	r3, #4
 80040d6:	76fb      	strb	r3, [r7, #27]
 80040d8:	e007      	b.n	80040ea <UART_SetConfig+0x282>
 80040da:	2308      	movs	r3, #8
 80040dc:	76fb      	strb	r3, [r7, #27]
 80040de:	e004      	b.n	80040ea <UART_SetConfig+0x282>
 80040e0:	2310      	movs	r3, #16
 80040e2:	76fb      	strb	r3, [r7, #27]
 80040e4:	e001      	b.n	80040ea <UART_SetConfig+0x282>
 80040e6:	2310      	movs	r3, #16
 80040e8:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4a17      	ldr	r2, [pc, #92]	; (800414c <UART_SetConfig+0x2e4>)
 80040f0:	4293      	cmp	r3, r2
 80040f2:	f040 8087 	bne.w	8004204 <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80040f6:	7efb      	ldrb	r3, [r7, #27]
 80040f8:	2b08      	cmp	r3, #8
 80040fa:	d837      	bhi.n	800416c <UART_SetConfig+0x304>
 80040fc:	a201      	add	r2, pc, #4	; (adr r2, 8004104 <UART_SetConfig+0x29c>)
 80040fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004102:	bf00      	nop
 8004104:	08004129 	.word	0x08004129
 8004108:	0800416d 	.word	0x0800416d
 800410c:	08004131 	.word	0x08004131
 8004110:	0800416d 	.word	0x0800416d
 8004114:	08004137 	.word	0x08004137
 8004118:	0800416d 	.word	0x0800416d
 800411c:	0800416d 	.word	0x0800416d
 8004120:	0800416d 	.word	0x0800416d
 8004124:	0800413f 	.word	0x0800413f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004128:	f7ff f874 	bl	8003214 <HAL_RCC_GetPCLK1Freq>
 800412c:	6178      	str	r0, [r7, #20]
        break;
 800412e:	e022      	b.n	8004176 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004130:	4b0d      	ldr	r3, [pc, #52]	; (8004168 <UART_SetConfig+0x300>)
 8004132:	617b      	str	r3, [r7, #20]
        break;
 8004134:	e01f      	b.n	8004176 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004136:	f7fe ffd5 	bl	80030e4 <HAL_RCC_GetSysClockFreq>
 800413a:	6178      	str	r0, [r7, #20]
        break;
 800413c:	e01b      	b.n	8004176 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800413e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004142:	617b      	str	r3, [r7, #20]
        break;
 8004144:	e017      	b.n	8004176 <UART_SetConfig+0x30e>
 8004146:	bf00      	nop
 8004148:	efff69f3 	.word	0xefff69f3
 800414c:	40008000 	.word	0x40008000
 8004150:	40013800 	.word	0x40013800
 8004154:	40021000 	.word	0x40021000
 8004158:	40004400 	.word	0x40004400
 800415c:	40004800 	.word	0x40004800
 8004160:	40004c00 	.word	0x40004c00
 8004164:	40005000 	.word	0x40005000
 8004168:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800416c:	2300      	movs	r3, #0
 800416e:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004170:	2301      	movs	r3, #1
 8004172:	76bb      	strb	r3, [r7, #26]
        break;
 8004174:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004176:	697b      	ldr	r3, [r7, #20]
 8004178:	2b00      	cmp	r3, #0
 800417a:	f000 80f1 	beq.w	8004360 <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	685a      	ldr	r2, [r3, #4]
 8004182:	4613      	mov	r3, r2
 8004184:	005b      	lsls	r3, r3, #1
 8004186:	4413      	add	r3, r2
 8004188:	697a      	ldr	r2, [r7, #20]
 800418a:	429a      	cmp	r2, r3
 800418c:	d305      	bcc.n	800419a <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	685b      	ldr	r3, [r3, #4]
 8004192:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004194:	697a      	ldr	r2, [r7, #20]
 8004196:	429a      	cmp	r2, r3
 8004198:	d902      	bls.n	80041a0 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 800419a:	2301      	movs	r3, #1
 800419c:	76bb      	strb	r3, [r7, #26]
 800419e:	e0df      	b.n	8004360 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80041a0:	697b      	ldr	r3, [r7, #20]
 80041a2:	4618      	mov	r0, r3
 80041a4:	f04f 0100 	mov.w	r1, #0
 80041a8:	f04f 0200 	mov.w	r2, #0
 80041ac:	f04f 0300 	mov.w	r3, #0
 80041b0:	020b      	lsls	r3, r1, #8
 80041b2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80041b6:	0202      	lsls	r2, r0, #8
 80041b8:	6879      	ldr	r1, [r7, #4]
 80041ba:	6849      	ldr	r1, [r1, #4]
 80041bc:	0849      	lsrs	r1, r1, #1
 80041be:	4608      	mov	r0, r1
 80041c0:	f04f 0100 	mov.w	r1, #0
 80041c4:	1814      	adds	r4, r2, r0
 80041c6:	eb43 0501 	adc.w	r5, r3, r1
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	685b      	ldr	r3, [r3, #4]
 80041ce:	461a      	mov	r2, r3
 80041d0:	f04f 0300 	mov.w	r3, #0
 80041d4:	4620      	mov	r0, r4
 80041d6:	4629      	mov	r1, r5
 80041d8:	f7fc f852 	bl	8000280 <__aeabi_uldivmod>
 80041dc:	4602      	mov	r2, r0
 80041de:	460b      	mov	r3, r1
 80041e0:	4613      	mov	r3, r2
 80041e2:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80041e4:	693b      	ldr	r3, [r7, #16]
 80041e6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80041ea:	d308      	bcc.n	80041fe <UART_SetConfig+0x396>
 80041ec:	693b      	ldr	r3, [r7, #16]
 80041ee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80041f2:	d204      	bcs.n	80041fe <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	693a      	ldr	r2, [r7, #16]
 80041fa:	60da      	str	r2, [r3, #12]
 80041fc:	e0b0      	b.n	8004360 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 80041fe:	2301      	movs	r3, #1
 8004200:	76bb      	strb	r3, [r7, #26]
 8004202:	e0ad      	b.n	8004360 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	69db      	ldr	r3, [r3, #28]
 8004208:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800420c:	d15c      	bne.n	80042c8 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 800420e:	7efb      	ldrb	r3, [r7, #27]
 8004210:	2b08      	cmp	r3, #8
 8004212:	d828      	bhi.n	8004266 <UART_SetConfig+0x3fe>
 8004214:	a201      	add	r2, pc, #4	; (adr r2, 800421c <UART_SetConfig+0x3b4>)
 8004216:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800421a:	bf00      	nop
 800421c:	08004241 	.word	0x08004241
 8004220:	08004249 	.word	0x08004249
 8004224:	08004251 	.word	0x08004251
 8004228:	08004267 	.word	0x08004267
 800422c:	08004257 	.word	0x08004257
 8004230:	08004267 	.word	0x08004267
 8004234:	08004267 	.word	0x08004267
 8004238:	08004267 	.word	0x08004267
 800423c:	0800425f 	.word	0x0800425f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004240:	f7fe ffe8 	bl	8003214 <HAL_RCC_GetPCLK1Freq>
 8004244:	6178      	str	r0, [r7, #20]
        break;
 8004246:	e013      	b.n	8004270 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004248:	f7fe fffa 	bl	8003240 <HAL_RCC_GetPCLK2Freq>
 800424c:	6178      	str	r0, [r7, #20]
        break;
 800424e:	e00f      	b.n	8004270 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004250:	4b49      	ldr	r3, [pc, #292]	; (8004378 <UART_SetConfig+0x510>)
 8004252:	617b      	str	r3, [r7, #20]
        break;
 8004254:	e00c      	b.n	8004270 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004256:	f7fe ff45 	bl	80030e4 <HAL_RCC_GetSysClockFreq>
 800425a:	6178      	str	r0, [r7, #20]
        break;
 800425c:	e008      	b.n	8004270 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800425e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004262:	617b      	str	r3, [r7, #20]
        break;
 8004264:	e004      	b.n	8004270 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8004266:	2300      	movs	r3, #0
 8004268:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800426a:	2301      	movs	r3, #1
 800426c:	76bb      	strb	r3, [r7, #26]
        break;
 800426e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004270:	697b      	ldr	r3, [r7, #20]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d074      	beq.n	8004360 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004276:	697b      	ldr	r3, [r7, #20]
 8004278:	005a      	lsls	r2, r3, #1
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	085b      	lsrs	r3, r3, #1
 8004280:	441a      	add	r2, r3
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	685b      	ldr	r3, [r3, #4]
 8004286:	fbb2 f3f3 	udiv	r3, r2, r3
 800428a:	b29b      	uxth	r3, r3
 800428c:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	2b0f      	cmp	r3, #15
 8004292:	d916      	bls.n	80042c2 <UART_SetConfig+0x45a>
 8004294:	693b      	ldr	r3, [r7, #16]
 8004296:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800429a:	d212      	bcs.n	80042c2 <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800429c:	693b      	ldr	r3, [r7, #16]
 800429e:	b29b      	uxth	r3, r3
 80042a0:	f023 030f 	bic.w	r3, r3, #15
 80042a4:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80042a6:	693b      	ldr	r3, [r7, #16]
 80042a8:	085b      	lsrs	r3, r3, #1
 80042aa:	b29b      	uxth	r3, r3
 80042ac:	f003 0307 	and.w	r3, r3, #7
 80042b0:	b29a      	uxth	r2, r3
 80042b2:	89fb      	ldrh	r3, [r7, #14]
 80042b4:	4313      	orrs	r3, r2
 80042b6:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	89fa      	ldrh	r2, [r7, #14]
 80042be:	60da      	str	r2, [r3, #12]
 80042c0:	e04e      	b.n	8004360 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 80042c2:	2301      	movs	r3, #1
 80042c4:	76bb      	strb	r3, [r7, #26]
 80042c6:	e04b      	b.n	8004360 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 80042c8:	7efb      	ldrb	r3, [r7, #27]
 80042ca:	2b08      	cmp	r3, #8
 80042cc:	d827      	bhi.n	800431e <UART_SetConfig+0x4b6>
 80042ce:	a201      	add	r2, pc, #4	; (adr r2, 80042d4 <UART_SetConfig+0x46c>)
 80042d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042d4:	080042f9 	.word	0x080042f9
 80042d8:	08004301 	.word	0x08004301
 80042dc:	08004309 	.word	0x08004309
 80042e0:	0800431f 	.word	0x0800431f
 80042e4:	0800430f 	.word	0x0800430f
 80042e8:	0800431f 	.word	0x0800431f
 80042ec:	0800431f 	.word	0x0800431f
 80042f0:	0800431f 	.word	0x0800431f
 80042f4:	08004317 	.word	0x08004317
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80042f8:	f7fe ff8c 	bl	8003214 <HAL_RCC_GetPCLK1Freq>
 80042fc:	6178      	str	r0, [r7, #20]
        break;
 80042fe:	e013      	b.n	8004328 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004300:	f7fe ff9e 	bl	8003240 <HAL_RCC_GetPCLK2Freq>
 8004304:	6178      	str	r0, [r7, #20]
        break;
 8004306:	e00f      	b.n	8004328 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004308:	4b1b      	ldr	r3, [pc, #108]	; (8004378 <UART_SetConfig+0x510>)
 800430a:	617b      	str	r3, [r7, #20]
        break;
 800430c:	e00c      	b.n	8004328 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800430e:	f7fe fee9 	bl	80030e4 <HAL_RCC_GetSysClockFreq>
 8004312:	6178      	str	r0, [r7, #20]
        break;
 8004314:	e008      	b.n	8004328 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004316:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800431a:	617b      	str	r3, [r7, #20]
        break;
 800431c:	e004      	b.n	8004328 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 800431e:	2300      	movs	r3, #0
 8004320:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004322:	2301      	movs	r3, #1
 8004324:	76bb      	strb	r3, [r7, #26]
        break;
 8004326:	bf00      	nop
    }

    if (pclk != 0U)
 8004328:	697b      	ldr	r3, [r7, #20]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d018      	beq.n	8004360 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	685b      	ldr	r3, [r3, #4]
 8004332:	085a      	lsrs	r2, r3, #1
 8004334:	697b      	ldr	r3, [r7, #20]
 8004336:	441a      	add	r2, r3
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	685b      	ldr	r3, [r3, #4]
 800433c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004340:	b29b      	uxth	r3, r3
 8004342:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004344:	693b      	ldr	r3, [r7, #16]
 8004346:	2b0f      	cmp	r3, #15
 8004348:	d908      	bls.n	800435c <UART_SetConfig+0x4f4>
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004350:	d204      	bcs.n	800435c <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	693a      	ldr	r2, [r7, #16]
 8004358:	60da      	str	r2, [r3, #12]
 800435a:	e001      	b.n	8004360 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 800435c:	2301      	movs	r3, #1
 800435e:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2200      	movs	r2, #0
 8004364:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	2200      	movs	r2, #0
 800436a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800436c:	7ebb      	ldrb	r3, [r7, #26]
}
 800436e:	4618      	mov	r0, r3
 8004370:	3720      	adds	r7, #32
 8004372:	46bd      	mov	sp, r7
 8004374:	bdb0      	pop	{r4, r5, r7, pc}
 8004376:	bf00      	nop
 8004378:	00f42400 	.word	0x00f42400

0800437c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800437c:	b480      	push	{r7}
 800437e:	b083      	sub	sp, #12
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004388:	f003 0301 	and.w	r3, r3, #1
 800438c:	2b00      	cmp	r3, #0
 800438e:	d00a      	beq.n	80043a6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	430a      	orrs	r2, r1
 80043a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043aa:	f003 0302 	and.w	r3, r3, #2
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d00a      	beq.n	80043c8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	685b      	ldr	r3, [r3, #4]
 80043b8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	430a      	orrs	r2, r1
 80043c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043cc:	f003 0304 	and.w	r3, r3, #4
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d00a      	beq.n	80043ea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	685b      	ldr	r3, [r3, #4]
 80043da:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	430a      	orrs	r2, r1
 80043e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ee:	f003 0308 	and.w	r3, r3, #8
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d00a      	beq.n	800440c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	430a      	orrs	r2, r1
 800440a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004410:	f003 0310 	and.w	r3, r3, #16
 8004414:	2b00      	cmp	r3, #0
 8004416:	d00a      	beq.n	800442e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	689b      	ldr	r3, [r3, #8]
 800441e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	430a      	orrs	r2, r1
 800442c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004432:	f003 0320 	and.w	r3, r3, #32
 8004436:	2b00      	cmp	r3, #0
 8004438:	d00a      	beq.n	8004450 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	689b      	ldr	r3, [r3, #8]
 8004440:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	430a      	orrs	r2, r1
 800444e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004454:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004458:	2b00      	cmp	r3, #0
 800445a:	d01a      	beq.n	8004492 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	685b      	ldr	r3, [r3, #4]
 8004462:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	430a      	orrs	r2, r1
 8004470:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004476:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800447a:	d10a      	bne.n	8004492 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	685b      	ldr	r3, [r3, #4]
 8004482:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	430a      	orrs	r2, r1
 8004490:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004496:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800449a:	2b00      	cmp	r3, #0
 800449c:	d00a      	beq.n	80044b4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	430a      	orrs	r2, r1
 80044b2:	605a      	str	r2, [r3, #4]
  }
}
 80044b4:	bf00      	nop
 80044b6:	370c      	adds	r7, #12
 80044b8:	46bd      	mov	sp, r7
 80044ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044be:	4770      	bx	lr

080044c0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b086      	sub	sp, #24
 80044c4:	af02      	add	r7, sp, #8
 80044c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2200      	movs	r2, #0
 80044cc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80044d0:	f7fc fc02 	bl	8000cd8 <HAL_GetTick>
 80044d4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f003 0308 	and.w	r3, r3, #8
 80044e0:	2b08      	cmp	r3, #8
 80044e2:	d10e      	bne.n	8004502 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80044e4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80044e8:	9300      	str	r3, [sp, #0]
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	2200      	movs	r2, #0
 80044ee:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80044f2:	6878      	ldr	r0, [r7, #4]
 80044f4:	f000 f82d 	bl	8004552 <UART_WaitOnFlagUntilTimeout>
 80044f8:	4603      	mov	r3, r0
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d001      	beq.n	8004502 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80044fe:	2303      	movs	r3, #3
 8004500:	e023      	b.n	800454a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f003 0304 	and.w	r3, r3, #4
 800450c:	2b04      	cmp	r3, #4
 800450e:	d10e      	bne.n	800452e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004510:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004514:	9300      	str	r3, [sp, #0]
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	2200      	movs	r2, #0
 800451a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800451e:	6878      	ldr	r0, [r7, #4]
 8004520:	f000 f817 	bl	8004552 <UART_WaitOnFlagUntilTimeout>
 8004524:	4603      	mov	r3, r0
 8004526:	2b00      	cmp	r3, #0
 8004528:	d001      	beq.n	800452e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800452a:	2303      	movs	r3, #3
 800452c:	e00d      	b.n	800454a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2220      	movs	r2, #32
 8004532:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2220      	movs	r2, #32
 8004538:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2200      	movs	r2, #0
 800453e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2200      	movs	r2, #0
 8004544:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004548:	2300      	movs	r3, #0
}
 800454a:	4618      	mov	r0, r3
 800454c:	3710      	adds	r7, #16
 800454e:	46bd      	mov	sp, r7
 8004550:	bd80      	pop	{r7, pc}

08004552 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004552:	b580      	push	{r7, lr}
 8004554:	b084      	sub	sp, #16
 8004556:	af00      	add	r7, sp, #0
 8004558:	60f8      	str	r0, [r7, #12]
 800455a:	60b9      	str	r1, [r7, #8]
 800455c:	603b      	str	r3, [r7, #0]
 800455e:	4613      	mov	r3, r2
 8004560:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004562:	e05e      	b.n	8004622 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004564:	69bb      	ldr	r3, [r7, #24]
 8004566:	f1b3 3fff 	cmp.w	r3, #4294967295
 800456a:	d05a      	beq.n	8004622 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800456c:	f7fc fbb4 	bl	8000cd8 <HAL_GetTick>
 8004570:	4602      	mov	r2, r0
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	1ad3      	subs	r3, r2, r3
 8004576:	69ba      	ldr	r2, [r7, #24]
 8004578:	429a      	cmp	r2, r3
 800457a:	d302      	bcc.n	8004582 <UART_WaitOnFlagUntilTimeout+0x30>
 800457c:	69bb      	ldr	r3, [r7, #24]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d11b      	bne.n	80045ba <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	681a      	ldr	r2, [r3, #0]
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004590:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	689a      	ldr	r2, [r3, #8]
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f022 0201 	bic.w	r2, r2, #1
 80045a0:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	2220      	movs	r2, #32
 80045a6:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	2220      	movs	r2, #32
 80045ac:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	2200      	movs	r2, #0
 80045b2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80045b6:	2303      	movs	r3, #3
 80045b8:	e043      	b.n	8004642 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f003 0304 	and.w	r3, r3, #4
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d02c      	beq.n	8004622 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	69db      	ldr	r3, [r3, #28]
 80045ce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80045d2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80045d6:	d124      	bne.n	8004622 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80045e0:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	681a      	ldr	r2, [r3, #0]
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80045f0:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	689a      	ldr	r2, [r3, #8]
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f022 0201 	bic.w	r2, r2, #1
 8004600:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	2220      	movs	r2, #32
 8004606:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	2220      	movs	r2, #32
 800460c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	2220      	movs	r2, #32
 8004612:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	2200      	movs	r2, #0
 800461a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800461e:	2303      	movs	r3, #3
 8004620:	e00f      	b.n	8004642 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	69da      	ldr	r2, [r3, #28]
 8004628:	68bb      	ldr	r3, [r7, #8]
 800462a:	4013      	ands	r3, r2
 800462c:	68ba      	ldr	r2, [r7, #8]
 800462e:	429a      	cmp	r2, r3
 8004630:	bf0c      	ite	eq
 8004632:	2301      	moveq	r3, #1
 8004634:	2300      	movne	r3, #0
 8004636:	b2db      	uxtb	r3, r3
 8004638:	461a      	mov	r2, r3
 800463a:	79fb      	ldrb	r3, [r7, #7]
 800463c:	429a      	cmp	r2, r3
 800463e:	d091      	beq.n	8004564 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004640:	2300      	movs	r3, #0
}
 8004642:	4618      	mov	r0, r3
 8004644:	3710      	adds	r7, #16
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}
	...

0800464c <__errno>:
 800464c:	4b01      	ldr	r3, [pc, #4]	; (8004654 <__errno+0x8>)
 800464e:	6818      	ldr	r0, [r3, #0]
 8004650:	4770      	bx	lr
 8004652:	bf00      	nop
 8004654:	2000000c 	.word	0x2000000c

08004658 <__libc_init_array>:
 8004658:	b570      	push	{r4, r5, r6, lr}
 800465a:	4d0d      	ldr	r5, [pc, #52]	; (8004690 <__libc_init_array+0x38>)
 800465c:	4c0d      	ldr	r4, [pc, #52]	; (8004694 <__libc_init_array+0x3c>)
 800465e:	1b64      	subs	r4, r4, r5
 8004660:	10a4      	asrs	r4, r4, #2
 8004662:	2600      	movs	r6, #0
 8004664:	42a6      	cmp	r6, r4
 8004666:	d109      	bne.n	800467c <__libc_init_array+0x24>
 8004668:	4d0b      	ldr	r5, [pc, #44]	; (8004698 <__libc_init_array+0x40>)
 800466a:	4c0c      	ldr	r4, [pc, #48]	; (800469c <__libc_init_array+0x44>)
 800466c:	f000 fc4e 	bl	8004f0c <_init>
 8004670:	1b64      	subs	r4, r4, r5
 8004672:	10a4      	asrs	r4, r4, #2
 8004674:	2600      	movs	r6, #0
 8004676:	42a6      	cmp	r6, r4
 8004678:	d105      	bne.n	8004686 <__libc_init_array+0x2e>
 800467a:	bd70      	pop	{r4, r5, r6, pc}
 800467c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004680:	4798      	blx	r3
 8004682:	3601      	adds	r6, #1
 8004684:	e7ee      	b.n	8004664 <__libc_init_array+0xc>
 8004686:	f855 3b04 	ldr.w	r3, [r5], #4
 800468a:	4798      	blx	r3
 800468c:	3601      	adds	r6, #1
 800468e:	e7f2      	b.n	8004676 <__libc_init_array+0x1e>
 8004690:	08004fb0 	.word	0x08004fb0
 8004694:	08004fb0 	.word	0x08004fb0
 8004698:	08004fb0 	.word	0x08004fb0
 800469c:	08004fb4 	.word	0x08004fb4

080046a0 <memset>:
 80046a0:	4402      	add	r2, r0
 80046a2:	4603      	mov	r3, r0
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d100      	bne.n	80046aa <memset+0xa>
 80046a8:	4770      	bx	lr
 80046aa:	f803 1b01 	strb.w	r1, [r3], #1
 80046ae:	e7f9      	b.n	80046a4 <memset+0x4>

080046b0 <siprintf>:
 80046b0:	b40e      	push	{r1, r2, r3}
 80046b2:	b500      	push	{lr}
 80046b4:	b09c      	sub	sp, #112	; 0x70
 80046b6:	ab1d      	add	r3, sp, #116	; 0x74
 80046b8:	9002      	str	r0, [sp, #8]
 80046ba:	9006      	str	r0, [sp, #24]
 80046bc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80046c0:	4809      	ldr	r0, [pc, #36]	; (80046e8 <siprintf+0x38>)
 80046c2:	9107      	str	r1, [sp, #28]
 80046c4:	9104      	str	r1, [sp, #16]
 80046c6:	4909      	ldr	r1, [pc, #36]	; (80046ec <siprintf+0x3c>)
 80046c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80046cc:	9105      	str	r1, [sp, #20]
 80046ce:	6800      	ldr	r0, [r0, #0]
 80046d0:	9301      	str	r3, [sp, #4]
 80046d2:	a902      	add	r1, sp, #8
 80046d4:	f000 f868 	bl	80047a8 <_svfiprintf_r>
 80046d8:	9b02      	ldr	r3, [sp, #8]
 80046da:	2200      	movs	r2, #0
 80046dc:	701a      	strb	r2, [r3, #0]
 80046de:	b01c      	add	sp, #112	; 0x70
 80046e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80046e4:	b003      	add	sp, #12
 80046e6:	4770      	bx	lr
 80046e8:	2000000c 	.word	0x2000000c
 80046ec:	ffff0208 	.word	0xffff0208

080046f0 <__ssputs_r>:
 80046f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80046f4:	688e      	ldr	r6, [r1, #8]
 80046f6:	429e      	cmp	r6, r3
 80046f8:	4682      	mov	sl, r0
 80046fa:	460c      	mov	r4, r1
 80046fc:	4690      	mov	r8, r2
 80046fe:	461f      	mov	r7, r3
 8004700:	d838      	bhi.n	8004774 <__ssputs_r+0x84>
 8004702:	898a      	ldrh	r2, [r1, #12]
 8004704:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004708:	d032      	beq.n	8004770 <__ssputs_r+0x80>
 800470a:	6825      	ldr	r5, [r4, #0]
 800470c:	6909      	ldr	r1, [r1, #16]
 800470e:	eba5 0901 	sub.w	r9, r5, r1
 8004712:	6965      	ldr	r5, [r4, #20]
 8004714:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004718:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800471c:	3301      	adds	r3, #1
 800471e:	444b      	add	r3, r9
 8004720:	106d      	asrs	r5, r5, #1
 8004722:	429d      	cmp	r5, r3
 8004724:	bf38      	it	cc
 8004726:	461d      	movcc	r5, r3
 8004728:	0553      	lsls	r3, r2, #21
 800472a:	d531      	bpl.n	8004790 <__ssputs_r+0xa0>
 800472c:	4629      	mov	r1, r5
 800472e:	f000 fb47 	bl	8004dc0 <_malloc_r>
 8004732:	4606      	mov	r6, r0
 8004734:	b950      	cbnz	r0, 800474c <__ssputs_r+0x5c>
 8004736:	230c      	movs	r3, #12
 8004738:	f8ca 3000 	str.w	r3, [sl]
 800473c:	89a3      	ldrh	r3, [r4, #12]
 800473e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004742:	81a3      	strh	r3, [r4, #12]
 8004744:	f04f 30ff 	mov.w	r0, #4294967295
 8004748:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800474c:	6921      	ldr	r1, [r4, #16]
 800474e:	464a      	mov	r2, r9
 8004750:	f000 fabe 	bl	8004cd0 <memcpy>
 8004754:	89a3      	ldrh	r3, [r4, #12]
 8004756:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800475a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800475e:	81a3      	strh	r3, [r4, #12]
 8004760:	6126      	str	r6, [r4, #16]
 8004762:	6165      	str	r5, [r4, #20]
 8004764:	444e      	add	r6, r9
 8004766:	eba5 0509 	sub.w	r5, r5, r9
 800476a:	6026      	str	r6, [r4, #0]
 800476c:	60a5      	str	r5, [r4, #8]
 800476e:	463e      	mov	r6, r7
 8004770:	42be      	cmp	r6, r7
 8004772:	d900      	bls.n	8004776 <__ssputs_r+0x86>
 8004774:	463e      	mov	r6, r7
 8004776:	4632      	mov	r2, r6
 8004778:	6820      	ldr	r0, [r4, #0]
 800477a:	4641      	mov	r1, r8
 800477c:	f000 fab6 	bl	8004cec <memmove>
 8004780:	68a3      	ldr	r3, [r4, #8]
 8004782:	6822      	ldr	r2, [r4, #0]
 8004784:	1b9b      	subs	r3, r3, r6
 8004786:	4432      	add	r2, r6
 8004788:	60a3      	str	r3, [r4, #8]
 800478a:	6022      	str	r2, [r4, #0]
 800478c:	2000      	movs	r0, #0
 800478e:	e7db      	b.n	8004748 <__ssputs_r+0x58>
 8004790:	462a      	mov	r2, r5
 8004792:	f000 fb6f 	bl	8004e74 <_realloc_r>
 8004796:	4606      	mov	r6, r0
 8004798:	2800      	cmp	r0, #0
 800479a:	d1e1      	bne.n	8004760 <__ssputs_r+0x70>
 800479c:	6921      	ldr	r1, [r4, #16]
 800479e:	4650      	mov	r0, sl
 80047a0:	f000 fabe 	bl	8004d20 <_free_r>
 80047a4:	e7c7      	b.n	8004736 <__ssputs_r+0x46>
	...

080047a8 <_svfiprintf_r>:
 80047a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047ac:	4698      	mov	r8, r3
 80047ae:	898b      	ldrh	r3, [r1, #12]
 80047b0:	061b      	lsls	r3, r3, #24
 80047b2:	b09d      	sub	sp, #116	; 0x74
 80047b4:	4607      	mov	r7, r0
 80047b6:	460d      	mov	r5, r1
 80047b8:	4614      	mov	r4, r2
 80047ba:	d50e      	bpl.n	80047da <_svfiprintf_r+0x32>
 80047bc:	690b      	ldr	r3, [r1, #16]
 80047be:	b963      	cbnz	r3, 80047da <_svfiprintf_r+0x32>
 80047c0:	2140      	movs	r1, #64	; 0x40
 80047c2:	f000 fafd 	bl	8004dc0 <_malloc_r>
 80047c6:	6028      	str	r0, [r5, #0]
 80047c8:	6128      	str	r0, [r5, #16]
 80047ca:	b920      	cbnz	r0, 80047d6 <_svfiprintf_r+0x2e>
 80047cc:	230c      	movs	r3, #12
 80047ce:	603b      	str	r3, [r7, #0]
 80047d0:	f04f 30ff 	mov.w	r0, #4294967295
 80047d4:	e0d1      	b.n	800497a <_svfiprintf_r+0x1d2>
 80047d6:	2340      	movs	r3, #64	; 0x40
 80047d8:	616b      	str	r3, [r5, #20]
 80047da:	2300      	movs	r3, #0
 80047dc:	9309      	str	r3, [sp, #36]	; 0x24
 80047de:	2320      	movs	r3, #32
 80047e0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80047e4:	f8cd 800c 	str.w	r8, [sp, #12]
 80047e8:	2330      	movs	r3, #48	; 0x30
 80047ea:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8004994 <_svfiprintf_r+0x1ec>
 80047ee:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80047f2:	f04f 0901 	mov.w	r9, #1
 80047f6:	4623      	mov	r3, r4
 80047f8:	469a      	mov	sl, r3
 80047fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80047fe:	b10a      	cbz	r2, 8004804 <_svfiprintf_r+0x5c>
 8004800:	2a25      	cmp	r2, #37	; 0x25
 8004802:	d1f9      	bne.n	80047f8 <_svfiprintf_r+0x50>
 8004804:	ebba 0b04 	subs.w	fp, sl, r4
 8004808:	d00b      	beq.n	8004822 <_svfiprintf_r+0x7a>
 800480a:	465b      	mov	r3, fp
 800480c:	4622      	mov	r2, r4
 800480e:	4629      	mov	r1, r5
 8004810:	4638      	mov	r0, r7
 8004812:	f7ff ff6d 	bl	80046f0 <__ssputs_r>
 8004816:	3001      	adds	r0, #1
 8004818:	f000 80aa 	beq.w	8004970 <_svfiprintf_r+0x1c8>
 800481c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800481e:	445a      	add	r2, fp
 8004820:	9209      	str	r2, [sp, #36]	; 0x24
 8004822:	f89a 3000 	ldrb.w	r3, [sl]
 8004826:	2b00      	cmp	r3, #0
 8004828:	f000 80a2 	beq.w	8004970 <_svfiprintf_r+0x1c8>
 800482c:	2300      	movs	r3, #0
 800482e:	f04f 32ff 	mov.w	r2, #4294967295
 8004832:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004836:	f10a 0a01 	add.w	sl, sl, #1
 800483a:	9304      	str	r3, [sp, #16]
 800483c:	9307      	str	r3, [sp, #28]
 800483e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004842:	931a      	str	r3, [sp, #104]	; 0x68
 8004844:	4654      	mov	r4, sl
 8004846:	2205      	movs	r2, #5
 8004848:	f814 1b01 	ldrb.w	r1, [r4], #1
 800484c:	4851      	ldr	r0, [pc, #324]	; (8004994 <_svfiprintf_r+0x1ec>)
 800484e:	f7fb fcc7 	bl	80001e0 <memchr>
 8004852:	9a04      	ldr	r2, [sp, #16]
 8004854:	b9d8      	cbnz	r0, 800488e <_svfiprintf_r+0xe6>
 8004856:	06d0      	lsls	r0, r2, #27
 8004858:	bf44      	itt	mi
 800485a:	2320      	movmi	r3, #32
 800485c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004860:	0711      	lsls	r1, r2, #28
 8004862:	bf44      	itt	mi
 8004864:	232b      	movmi	r3, #43	; 0x2b
 8004866:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800486a:	f89a 3000 	ldrb.w	r3, [sl]
 800486e:	2b2a      	cmp	r3, #42	; 0x2a
 8004870:	d015      	beq.n	800489e <_svfiprintf_r+0xf6>
 8004872:	9a07      	ldr	r2, [sp, #28]
 8004874:	4654      	mov	r4, sl
 8004876:	2000      	movs	r0, #0
 8004878:	f04f 0c0a 	mov.w	ip, #10
 800487c:	4621      	mov	r1, r4
 800487e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004882:	3b30      	subs	r3, #48	; 0x30
 8004884:	2b09      	cmp	r3, #9
 8004886:	d94e      	bls.n	8004926 <_svfiprintf_r+0x17e>
 8004888:	b1b0      	cbz	r0, 80048b8 <_svfiprintf_r+0x110>
 800488a:	9207      	str	r2, [sp, #28]
 800488c:	e014      	b.n	80048b8 <_svfiprintf_r+0x110>
 800488e:	eba0 0308 	sub.w	r3, r0, r8
 8004892:	fa09 f303 	lsl.w	r3, r9, r3
 8004896:	4313      	orrs	r3, r2
 8004898:	9304      	str	r3, [sp, #16]
 800489a:	46a2      	mov	sl, r4
 800489c:	e7d2      	b.n	8004844 <_svfiprintf_r+0x9c>
 800489e:	9b03      	ldr	r3, [sp, #12]
 80048a0:	1d19      	adds	r1, r3, #4
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	9103      	str	r1, [sp, #12]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	bfbb      	ittet	lt
 80048aa:	425b      	neglt	r3, r3
 80048ac:	f042 0202 	orrlt.w	r2, r2, #2
 80048b0:	9307      	strge	r3, [sp, #28]
 80048b2:	9307      	strlt	r3, [sp, #28]
 80048b4:	bfb8      	it	lt
 80048b6:	9204      	strlt	r2, [sp, #16]
 80048b8:	7823      	ldrb	r3, [r4, #0]
 80048ba:	2b2e      	cmp	r3, #46	; 0x2e
 80048bc:	d10c      	bne.n	80048d8 <_svfiprintf_r+0x130>
 80048be:	7863      	ldrb	r3, [r4, #1]
 80048c0:	2b2a      	cmp	r3, #42	; 0x2a
 80048c2:	d135      	bne.n	8004930 <_svfiprintf_r+0x188>
 80048c4:	9b03      	ldr	r3, [sp, #12]
 80048c6:	1d1a      	adds	r2, r3, #4
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	9203      	str	r2, [sp, #12]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	bfb8      	it	lt
 80048d0:	f04f 33ff 	movlt.w	r3, #4294967295
 80048d4:	3402      	adds	r4, #2
 80048d6:	9305      	str	r3, [sp, #20]
 80048d8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80049a4 <_svfiprintf_r+0x1fc>
 80048dc:	7821      	ldrb	r1, [r4, #0]
 80048de:	2203      	movs	r2, #3
 80048e0:	4650      	mov	r0, sl
 80048e2:	f7fb fc7d 	bl	80001e0 <memchr>
 80048e6:	b140      	cbz	r0, 80048fa <_svfiprintf_r+0x152>
 80048e8:	2340      	movs	r3, #64	; 0x40
 80048ea:	eba0 000a 	sub.w	r0, r0, sl
 80048ee:	fa03 f000 	lsl.w	r0, r3, r0
 80048f2:	9b04      	ldr	r3, [sp, #16]
 80048f4:	4303      	orrs	r3, r0
 80048f6:	3401      	adds	r4, #1
 80048f8:	9304      	str	r3, [sp, #16]
 80048fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80048fe:	4826      	ldr	r0, [pc, #152]	; (8004998 <_svfiprintf_r+0x1f0>)
 8004900:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004904:	2206      	movs	r2, #6
 8004906:	f7fb fc6b 	bl	80001e0 <memchr>
 800490a:	2800      	cmp	r0, #0
 800490c:	d038      	beq.n	8004980 <_svfiprintf_r+0x1d8>
 800490e:	4b23      	ldr	r3, [pc, #140]	; (800499c <_svfiprintf_r+0x1f4>)
 8004910:	bb1b      	cbnz	r3, 800495a <_svfiprintf_r+0x1b2>
 8004912:	9b03      	ldr	r3, [sp, #12]
 8004914:	3307      	adds	r3, #7
 8004916:	f023 0307 	bic.w	r3, r3, #7
 800491a:	3308      	adds	r3, #8
 800491c:	9303      	str	r3, [sp, #12]
 800491e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004920:	4433      	add	r3, r6
 8004922:	9309      	str	r3, [sp, #36]	; 0x24
 8004924:	e767      	b.n	80047f6 <_svfiprintf_r+0x4e>
 8004926:	fb0c 3202 	mla	r2, ip, r2, r3
 800492a:	460c      	mov	r4, r1
 800492c:	2001      	movs	r0, #1
 800492e:	e7a5      	b.n	800487c <_svfiprintf_r+0xd4>
 8004930:	2300      	movs	r3, #0
 8004932:	3401      	adds	r4, #1
 8004934:	9305      	str	r3, [sp, #20]
 8004936:	4619      	mov	r1, r3
 8004938:	f04f 0c0a 	mov.w	ip, #10
 800493c:	4620      	mov	r0, r4
 800493e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004942:	3a30      	subs	r2, #48	; 0x30
 8004944:	2a09      	cmp	r2, #9
 8004946:	d903      	bls.n	8004950 <_svfiprintf_r+0x1a8>
 8004948:	2b00      	cmp	r3, #0
 800494a:	d0c5      	beq.n	80048d8 <_svfiprintf_r+0x130>
 800494c:	9105      	str	r1, [sp, #20]
 800494e:	e7c3      	b.n	80048d8 <_svfiprintf_r+0x130>
 8004950:	fb0c 2101 	mla	r1, ip, r1, r2
 8004954:	4604      	mov	r4, r0
 8004956:	2301      	movs	r3, #1
 8004958:	e7f0      	b.n	800493c <_svfiprintf_r+0x194>
 800495a:	ab03      	add	r3, sp, #12
 800495c:	9300      	str	r3, [sp, #0]
 800495e:	462a      	mov	r2, r5
 8004960:	4b0f      	ldr	r3, [pc, #60]	; (80049a0 <_svfiprintf_r+0x1f8>)
 8004962:	a904      	add	r1, sp, #16
 8004964:	4638      	mov	r0, r7
 8004966:	f3af 8000 	nop.w
 800496a:	1c42      	adds	r2, r0, #1
 800496c:	4606      	mov	r6, r0
 800496e:	d1d6      	bne.n	800491e <_svfiprintf_r+0x176>
 8004970:	89ab      	ldrh	r3, [r5, #12]
 8004972:	065b      	lsls	r3, r3, #25
 8004974:	f53f af2c 	bmi.w	80047d0 <_svfiprintf_r+0x28>
 8004978:	9809      	ldr	r0, [sp, #36]	; 0x24
 800497a:	b01d      	add	sp, #116	; 0x74
 800497c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004980:	ab03      	add	r3, sp, #12
 8004982:	9300      	str	r3, [sp, #0]
 8004984:	462a      	mov	r2, r5
 8004986:	4b06      	ldr	r3, [pc, #24]	; (80049a0 <_svfiprintf_r+0x1f8>)
 8004988:	a904      	add	r1, sp, #16
 800498a:	4638      	mov	r0, r7
 800498c:	f000 f87a 	bl	8004a84 <_printf_i>
 8004990:	e7eb      	b.n	800496a <_svfiprintf_r+0x1c2>
 8004992:	bf00      	nop
 8004994:	08004f74 	.word	0x08004f74
 8004998:	08004f7e 	.word	0x08004f7e
 800499c:	00000000 	.word	0x00000000
 80049a0:	080046f1 	.word	0x080046f1
 80049a4:	08004f7a 	.word	0x08004f7a

080049a8 <_printf_common>:
 80049a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80049ac:	4616      	mov	r6, r2
 80049ae:	4699      	mov	r9, r3
 80049b0:	688a      	ldr	r2, [r1, #8]
 80049b2:	690b      	ldr	r3, [r1, #16]
 80049b4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80049b8:	4293      	cmp	r3, r2
 80049ba:	bfb8      	it	lt
 80049bc:	4613      	movlt	r3, r2
 80049be:	6033      	str	r3, [r6, #0]
 80049c0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80049c4:	4607      	mov	r7, r0
 80049c6:	460c      	mov	r4, r1
 80049c8:	b10a      	cbz	r2, 80049ce <_printf_common+0x26>
 80049ca:	3301      	adds	r3, #1
 80049cc:	6033      	str	r3, [r6, #0]
 80049ce:	6823      	ldr	r3, [r4, #0]
 80049d0:	0699      	lsls	r1, r3, #26
 80049d2:	bf42      	ittt	mi
 80049d4:	6833      	ldrmi	r3, [r6, #0]
 80049d6:	3302      	addmi	r3, #2
 80049d8:	6033      	strmi	r3, [r6, #0]
 80049da:	6825      	ldr	r5, [r4, #0]
 80049dc:	f015 0506 	ands.w	r5, r5, #6
 80049e0:	d106      	bne.n	80049f0 <_printf_common+0x48>
 80049e2:	f104 0a19 	add.w	sl, r4, #25
 80049e6:	68e3      	ldr	r3, [r4, #12]
 80049e8:	6832      	ldr	r2, [r6, #0]
 80049ea:	1a9b      	subs	r3, r3, r2
 80049ec:	42ab      	cmp	r3, r5
 80049ee:	dc26      	bgt.n	8004a3e <_printf_common+0x96>
 80049f0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80049f4:	1e13      	subs	r3, r2, #0
 80049f6:	6822      	ldr	r2, [r4, #0]
 80049f8:	bf18      	it	ne
 80049fa:	2301      	movne	r3, #1
 80049fc:	0692      	lsls	r2, r2, #26
 80049fe:	d42b      	bmi.n	8004a58 <_printf_common+0xb0>
 8004a00:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004a04:	4649      	mov	r1, r9
 8004a06:	4638      	mov	r0, r7
 8004a08:	47c0      	blx	r8
 8004a0a:	3001      	adds	r0, #1
 8004a0c:	d01e      	beq.n	8004a4c <_printf_common+0xa4>
 8004a0e:	6823      	ldr	r3, [r4, #0]
 8004a10:	68e5      	ldr	r5, [r4, #12]
 8004a12:	6832      	ldr	r2, [r6, #0]
 8004a14:	f003 0306 	and.w	r3, r3, #6
 8004a18:	2b04      	cmp	r3, #4
 8004a1a:	bf08      	it	eq
 8004a1c:	1aad      	subeq	r5, r5, r2
 8004a1e:	68a3      	ldr	r3, [r4, #8]
 8004a20:	6922      	ldr	r2, [r4, #16]
 8004a22:	bf0c      	ite	eq
 8004a24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004a28:	2500      	movne	r5, #0
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	bfc4      	itt	gt
 8004a2e:	1a9b      	subgt	r3, r3, r2
 8004a30:	18ed      	addgt	r5, r5, r3
 8004a32:	2600      	movs	r6, #0
 8004a34:	341a      	adds	r4, #26
 8004a36:	42b5      	cmp	r5, r6
 8004a38:	d11a      	bne.n	8004a70 <_printf_common+0xc8>
 8004a3a:	2000      	movs	r0, #0
 8004a3c:	e008      	b.n	8004a50 <_printf_common+0xa8>
 8004a3e:	2301      	movs	r3, #1
 8004a40:	4652      	mov	r2, sl
 8004a42:	4649      	mov	r1, r9
 8004a44:	4638      	mov	r0, r7
 8004a46:	47c0      	blx	r8
 8004a48:	3001      	adds	r0, #1
 8004a4a:	d103      	bne.n	8004a54 <_printf_common+0xac>
 8004a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8004a50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a54:	3501      	adds	r5, #1
 8004a56:	e7c6      	b.n	80049e6 <_printf_common+0x3e>
 8004a58:	18e1      	adds	r1, r4, r3
 8004a5a:	1c5a      	adds	r2, r3, #1
 8004a5c:	2030      	movs	r0, #48	; 0x30
 8004a5e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004a62:	4422      	add	r2, r4
 8004a64:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004a68:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004a6c:	3302      	adds	r3, #2
 8004a6e:	e7c7      	b.n	8004a00 <_printf_common+0x58>
 8004a70:	2301      	movs	r3, #1
 8004a72:	4622      	mov	r2, r4
 8004a74:	4649      	mov	r1, r9
 8004a76:	4638      	mov	r0, r7
 8004a78:	47c0      	blx	r8
 8004a7a:	3001      	adds	r0, #1
 8004a7c:	d0e6      	beq.n	8004a4c <_printf_common+0xa4>
 8004a7e:	3601      	adds	r6, #1
 8004a80:	e7d9      	b.n	8004a36 <_printf_common+0x8e>
	...

08004a84 <_printf_i>:
 8004a84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004a88:	460c      	mov	r4, r1
 8004a8a:	4691      	mov	r9, r2
 8004a8c:	7e27      	ldrb	r7, [r4, #24]
 8004a8e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004a90:	2f78      	cmp	r7, #120	; 0x78
 8004a92:	4680      	mov	r8, r0
 8004a94:	469a      	mov	sl, r3
 8004a96:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004a9a:	d807      	bhi.n	8004aac <_printf_i+0x28>
 8004a9c:	2f62      	cmp	r7, #98	; 0x62
 8004a9e:	d80a      	bhi.n	8004ab6 <_printf_i+0x32>
 8004aa0:	2f00      	cmp	r7, #0
 8004aa2:	f000 80d8 	beq.w	8004c56 <_printf_i+0x1d2>
 8004aa6:	2f58      	cmp	r7, #88	; 0x58
 8004aa8:	f000 80a3 	beq.w	8004bf2 <_printf_i+0x16e>
 8004aac:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004ab0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004ab4:	e03a      	b.n	8004b2c <_printf_i+0xa8>
 8004ab6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004aba:	2b15      	cmp	r3, #21
 8004abc:	d8f6      	bhi.n	8004aac <_printf_i+0x28>
 8004abe:	a001      	add	r0, pc, #4	; (adr r0, 8004ac4 <_printf_i+0x40>)
 8004ac0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004ac4:	08004b1d 	.word	0x08004b1d
 8004ac8:	08004b31 	.word	0x08004b31
 8004acc:	08004aad 	.word	0x08004aad
 8004ad0:	08004aad 	.word	0x08004aad
 8004ad4:	08004aad 	.word	0x08004aad
 8004ad8:	08004aad 	.word	0x08004aad
 8004adc:	08004b31 	.word	0x08004b31
 8004ae0:	08004aad 	.word	0x08004aad
 8004ae4:	08004aad 	.word	0x08004aad
 8004ae8:	08004aad 	.word	0x08004aad
 8004aec:	08004aad 	.word	0x08004aad
 8004af0:	08004c3d 	.word	0x08004c3d
 8004af4:	08004b61 	.word	0x08004b61
 8004af8:	08004c1f 	.word	0x08004c1f
 8004afc:	08004aad 	.word	0x08004aad
 8004b00:	08004aad 	.word	0x08004aad
 8004b04:	08004c5f 	.word	0x08004c5f
 8004b08:	08004aad 	.word	0x08004aad
 8004b0c:	08004b61 	.word	0x08004b61
 8004b10:	08004aad 	.word	0x08004aad
 8004b14:	08004aad 	.word	0x08004aad
 8004b18:	08004c27 	.word	0x08004c27
 8004b1c:	680b      	ldr	r3, [r1, #0]
 8004b1e:	1d1a      	adds	r2, r3, #4
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	600a      	str	r2, [r1, #0]
 8004b24:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004b28:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	e0a3      	b.n	8004c78 <_printf_i+0x1f4>
 8004b30:	6825      	ldr	r5, [r4, #0]
 8004b32:	6808      	ldr	r0, [r1, #0]
 8004b34:	062e      	lsls	r6, r5, #24
 8004b36:	f100 0304 	add.w	r3, r0, #4
 8004b3a:	d50a      	bpl.n	8004b52 <_printf_i+0xce>
 8004b3c:	6805      	ldr	r5, [r0, #0]
 8004b3e:	600b      	str	r3, [r1, #0]
 8004b40:	2d00      	cmp	r5, #0
 8004b42:	da03      	bge.n	8004b4c <_printf_i+0xc8>
 8004b44:	232d      	movs	r3, #45	; 0x2d
 8004b46:	426d      	negs	r5, r5
 8004b48:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b4c:	485e      	ldr	r0, [pc, #376]	; (8004cc8 <_printf_i+0x244>)
 8004b4e:	230a      	movs	r3, #10
 8004b50:	e019      	b.n	8004b86 <_printf_i+0x102>
 8004b52:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004b56:	6805      	ldr	r5, [r0, #0]
 8004b58:	600b      	str	r3, [r1, #0]
 8004b5a:	bf18      	it	ne
 8004b5c:	b22d      	sxthne	r5, r5
 8004b5e:	e7ef      	b.n	8004b40 <_printf_i+0xbc>
 8004b60:	680b      	ldr	r3, [r1, #0]
 8004b62:	6825      	ldr	r5, [r4, #0]
 8004b64:	1d18      	adds	r0, r3, #4
 8004b66:	6008      	str	r0, [r1, #0]
 8004b68:	0628      	lsls	r0, r5, #24
 8004b6a:	d501      	bpl.n	8004b70 <_printf_i+0xec>
 8004b6c:	681d      	ldr	r5, [r3, #0]
 8004b6e:	e002      	b.n	8004b76 <_printf_i+0xf2>
 8004b70:	0669      	lsls	r1, r5, #25
 8004b72:	d5fb      	bpl.n	8004b6c <_printf_i+0xe8>
 8004b74:	881d      	ldrh	r5, [r3, #0]
 8004b76:	4854      	ldr	r0, [pc, #336]	; (8004cc8 <_printf_i+0x244>)
 8004b78:	2f6f      	cmp	r7, #111	; 0x6f
 8004b7a:	bf0c      	ite	eq
 8004b7c:	2308      	moveq	r3, #8
 8004b7e:	230a      	movne	r3, #10
 8004b80:	2100      	movs	r1, #0
 8004b82:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004b86:	6866      	ldr	r6, [r4, #4]
 8004b88:	60a6      	str	r6, [r4, #8]
 8004b8a:	2e00      	cmp	r6, #0
 8004b8c:	bfa2      	ittt	ge
 8004b8e:	6821      	ldrge	r1, [r4, #0]
 8004b90:	f021 0104 	bicge.w	r1, r1, #4
 8004b94:	6021      	strge	r1, [r4, #0]
 8004b96:	b90d      	cbnz	r5, 8004b9c <_printf_i+0x118>
 8004b98:	2e00      	cmp	r6, #0
 8004b9a:	d04d      	beq.n	8004c38 <_printf_i+0x1b4>
 8004b9c:	4616      	mov	r6, r2
 8004b9e:	fbb5 f1f3 	udiv	r1, r5, r3
 8004ba2:	fb03 5711 	mls	r7, r3, r1, r5
 8004ba6:	5dc7      	ldrb	r7, [r0, r7]
 8004ba8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004bac:	462f      	mov	r7, r5
 8004bae:	42bb      	cmp	r3, r7
 8004bb0:	460d      	mov	r5, r1
 8004bb2:	d9f4      	bls.n	8004b9e <_printf_i+0x11a>
 8004bb4:	2b08      	cmp	r3, #8
 8004bb6:	d10b      	bne.n	8004bd0 <_printf_i+0x14c>
 8004bb8:	6823      	ldr	r3, [r4, #0]
 8004bba:	07df      	lsls	r7, r3, #31
 8004bbc:	d508      	bpl.n	8004bd0 <_printf_i+0x14c>
 8004bbe:	6923      	ldr	r3, [r4, #16]
 8004bc0:	6861      	ldr	r1, [r4, #4]
 8004bc2:	4299      	cmp	r1, r3
 8004bc4:	bfde      	ittt	le
 8004bc6:	2330      	movle	r3, #48	; 0x30
 8004bc8:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004bcc:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004bd0:	1b92      	subs	r2, r2, r6
 8004bd2:	6122      	str	r2, [r4, #16]
 8004bd4:	f8cd a000 	str.w	sl, [sp]
 8004bd8:	464b      	mov	r3, r9
 8004bda:	aa03      	add	r2, sp, #12
 8004bdc:	4621      	mov	r1, r4
 8004bde:	4640      	mov	r0, r8
 8004be0:	f7ff fee2 	bl	80049a8 <_printf_common>
 8004be4:	3001      	adds	r0, #1
 8004be6:	d14c      	bne.n	8004c82 <_printf_i+0x1fe>
 8004be8:	f04f 30ff 	mov.w	r0, #4294967295
 8004bec:	b004      	add	sp, #16
 8004bee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004bf2:	4835      	ldr	r0, [pc, #212]	; (8004cc8 <_printf_i+0x244>)
 8004bf4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004bf8:	6823      	ldr	r3, [r4, #0]
 8004bfa:	680e      	ldr	r6, [r1, #0]
 8004bfc:	061f      	lsls	r7, r3, #24
 8004bfe:	f856 5b04 	ldr.w	r5, [r6], #4
 8004c02:	600e      	str	r6, [r1, #0]
 8004c04:	d514      	bpl.n	8004c30 <_printf_i+0x1ac>
 8004c06:	07d9      	lsls	r1, r3, #31
 8004c08:	bf44      	itt	mi
 8004c0a:	f043 0320 	orrmi.w	r3, r3, #32
 8004c0e:	6023      	strmi	r3, [r4, #0]
 8004c10:	b91d      	cbnz	r5, 8004c1a <_printf_i+0x196>
 8004c12:	6823      	ldr	r3, [r4, #0]
 8004c14:	f023 0320 	bic.w	r3, r3, #32
 8004c18:	6023      	str	r3, [r4, #0]
 8004c1a:	2310      	movs	r3, #16
 8004c1c:	e7b0      	b.n	8004b80 <_printf_i+0xfc>
 8004c1e:	6823      	ldr	r3, [r4, #0]
 8004c20:	f043 0320 	orr.w	r3, r3, #32
 8004c24:	6023      	str	r3, [r4, #0]
 8004c26:	2378      	movs	r3, #120	; 0x78
 8004c28:	4828      	ldr	r0, [pc, #160]	; (8004ccc <_printf_i+0x248>)
 8004c2a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004c2e:	e7e3      	b.n	8004bf8 <_printf_i+0x174>
 8004c30:	065e      	lsls	r6, r3, #25
 8004c32:	bf48      	it	mi
 8004c34:	b2ad      	uxthmi	r5, r5
 8004c36:	e7e6      	b.n	8004c06 <_printf_i+0x182>
 8004c38:	4616      	mov	r6, r2
 8004c3a:	e7bb      	b.n	8004bb4 <_printf_i+0x130>
 8004c3c:	680b      	ldr	r3, [r1, #0]
 8004c3e:	6826      	ldr	r6, [r4, #0]
 8004c40:	6960      	ldr	r0, [r4, #20]
 8004c42:	1d1d      	adds	r5, r3, #4
 8004c44:	600d      	str	r5, [r1, #0]
 8004c46:	0635      	lsls	r5, r6, #24
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	d501      	bpl.n	8004c50 <_printf_i+0x1cc>
 8004c4c:	6018      	str	r0, [r3, #0]
 8004c4e:	e002      	b.n	8004c56 <_printf_i+0x1d2>
 8004c50:	0671      	lsls	r1, r6, #25
 8004c52:	d5fb      	bpl.n	8004c4c <_printf_i+0x1c8>
 8004c54:	8018      	strh	r0, [r3, #0]
 8004c56:	2300      	movs	r3, #0
 8004c58:	6123      	str	r3, [r4, #16]
 8004c5a:	4616      	mov	r6, r2
 8004c5c:	e7ba      	b.n	8004bd4 <_printf_i+0x150>
 8004c5e:	680b      	ldr	r3, [r1, #0]
 8004c60:	1d1a      	adds	r2, r3, #4
 8004c62:	600a      	str	r2, [r1, #0]
 8004c64:	681e      	ldr	r6, [r3, #0]
 8004c66:	6862      	ldr	r2, [r4, #4]
 8004c68:	2100      	movs	r1, #0
 8004c6a:	4630      	mov	r0, r6
 8004c6c:	f7fb fab8 	bl	80001e0 <memchr>
 8004c70:	b108      	cbz	r0, 8004c76 <_printf_i+0x1f2>
 8004c72:	1b80      	subs	r0, r0, r6
 8004c74:	6060      	str	r0, [r4, #4]
 8004c76:	6863      	ldr	r3, [r4, #4]
 8004c78:	6123      	str	r3, [r4, #16]
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004c80:	e7a8      	b.n	8004bd4 <_printf_i+0x150>
 8004c82:	6923      	ldr	r3, [r4, #16]
 8004c84:	4632      	mov	r2, r6
 8004c86:	4649      	mov	r1, r9
 8004c88:	4640      	mov	r0, r8
 8004c8a:	47d0      	blx	sl
 8004c8c:	3001      	adds	r0, #1
 8004c8e:	d0ab      	beq.n	8004be8 <_printf_i+0x164>
 8004c90:	6823      	ldr	r3, [r4, #0]
 8004c92:	079b      	lsls	r3, r3, #30
 8004c94:	d413      	bmi.n	8004cbe <_printf_i+0x23a>
 8004c96:	68e0      	ldr	r0, [r4, #12]
 8004c98:	9b03      	ldr	r3, [sp, #12]
 8004c9a:	4298      	cmp	r0, r3
 8004c9c:	bfb8      	it	lt
 8004c9e:	4618      	movlt	r0, r3
 8004ca0:	e7a4      	b.n	8004bec <_printf_i+0x168>
 8004ca2:	2301      	movs	r3, #1
 8004ca4:	4632      	mov	r2, r6
 8004ca6:	4649      	mov	r1, r9
 8004ca8:	4640      	mov	r0, r8
 8004caa:	47d0      	blx	sl
 8004cac:	3001      	adds	r0, #1
 8004cae:	d09b      	beq.n	8004be8 <_printf_i+0x164>
 8004cb0:	3501      	adds	r5, #1
 8004cb2:	68e3      	ldr	r3, [r4, #12]
 8004cb4:	9903      	ldr	r1, [sp, #12]
 8004cb6:	1a5b      	subs	r3, r3, r1
 8004cb8:	42ab      	cmp	r3, r5
 8004cba:	dcf2      	bgt.n	8004ca2 <_printf_i+0x21e>
 8004cbc:	e7eb      	b.n	8004c96 <_printf_i+0x212>
 8004cbe:	2500      	movs	r5, #0
 8004cc0:	f104 0619 	add.w	r6, r4, #25
 8004cc4:	e7f5      	b.n	8004cb2 <_printf_i+0x22e>
 8004cc6:	bf00      	nop
 8004cc8:	08004f85 	.word	0x08004f85
 8004ccc:	08004f96 	.word	0x08004f96

08004cd0 <memcpy>:
 8004cd0:	440a      	add	r2, r1
 8004cd2:	4291      	cmp	r1, r2
 8004cd4:	f100 33ff 	add.w	r3, r0, #4294967295
 8004cd8:	d100      	bne.n	8004cdc <memcpy+0xc>
 8004cda:	4770      	bx	lr
 8004cdc:	b510      	push	{r4, lr}
 8004cde:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004ce2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004ce6:	4291      	cmp	r1, r2
 8004ce8:	d1f9      	bne.n	8004cde <memcpy+0xe>
 8004cea:	bd10      	pop	{r4, pc}

08004cec <memmove>:
 8004cec:	4288      	cmp	r0, r1
 8004cee:	b510      	push	{r4, lr}
 8004cf0:	eb01 0402 	add.w	r4, r1, r2
 8004cf4:	d902      	bls.n	8004cfc <memmove+0x10>
 8004cf6:	4284      	cmp	r4, r0
 8004cf8:	4623      	mov	r3, r4
 8004cfa:	d807      	bhi.n	8004d0c <memmove+0x20>
 8004cfc:	1e43      	subs	r3, r0, #1
 8004cfe:	42a1      	cmp	r1, r4
 8004d00:	d008      	beq.n	8004d14 <memmove+0x28>
 8004d02:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004d06:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004d0a:	e7f8      	b.n	8004cfe <memmove+0x12>
 8004d0c:	4402      	add	r2, r0
 8004d0e:	4601      	mov	r1, r0
 8004d10:	428a      	cmp	r2, r1
 8004d12:	d100      	bne.n	8004d16 <memmove+0x2a>
 8004d14:	bd10      	pop	{r4, pc}
 8004d16:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004d1a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004d1e:	e7f7      	b.n	8004d10 <memmove+0x24>

08004d20 <_free_r>:
 8004d20:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004d22:	2900      	cmp	r1, #0
 8004d24:	d048      	beq.n	8004db8 <_free_r+0x98>
 8004d26:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004d2a:	9001      	str	r0, [sp, #4]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	f1a1 0404 	sub.w	r4, r1, #4
 8004d32:	bfb8      	it	lt
 8004d34:	18e4      	addlt	r4, r4, r3
 8004d36:	f000 f8d3 	bl	8004ee0 <__malloc_lock>
 8004d3a:	4a20      	ldr	r2, [pc, #128]	; (8004dbc <_free_r+0x9c>)
 8004d3c:	9801      	ldr	r0, [sp, #4]
 8004d3e:	6813      	ldr	r3, [r2, #0]
 8004d40:	4615      	mov	r5, r2
 8004d42:	b933      	cbnz	r3, 8004d52 <_free_r+0x32>
 8004d44:	6063      	str	r3, [r4, #4]
 8004d46:	6014      	str	r4, [r2, #0]
 8004d48:	b003      	add	sp, #12
 8004d4a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004d4e:	f000 b8cd 	b.w	8004eec <__malloc_unlock>
 8004d52:	42a3      	cmp	r3, r4
 8004d54:	d90b      	bls.n	8004d6e <_free_r+0x4e>
 8004d56:	6821      	ldr	r1, [r4, #0]
 8004d58:	1862      	adds	r2, r4, r1
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	bf04      	itt	eq
 8004d5e:	681a      	ldreq	r2, [r3, #0]
 8004d60:	685b      	ldreq	r3, [r3, #4]
 8004d62:	6063      	str	r3, [r4, #4]
 8004d64:	bf04      	itt	eq
 8004d66:	1852      	addeq	r2, r2, r1
 8004d68:	6022      	streq	r2, [r4, #0]
 8004d6a:	602c      	str	r4, [r5, #0]
 8004d6c:	e7ec      	b.n	8004d48 <_free_r+0x28>
 8004d6e:	461a      	mov	r2, r3
 8004d70:	685b      	ldr	r3, [r3, #4]
 8004d72:	b10b      	cbz	r3, 8004d78 <_free_r+0x58>
 8004d74:	42a3      	cmp	r3, r4
 8004d76:	d9fa      	bls.n	8004d6e <_free_r+0x4e>
 8004d78:	6811      	ldr	r1, [r2, #0]
 8004d7a:	1855      	adds	r5, r2, r1
 8004d7c:	42a5      	cmp	r5, r4
 8004d7e:	d10b      	bne.n	8004d98 <_free_r+0x78>
 8004d80:	6824      	ldr	r4, [r4, #0]
 8004d82:	4421      	add	r1, r4
 8004d84:	1854      	adds	r4, r2, r1
 8004d86:	42a3      	cmp	r3, r4
 8004d88:	6011      	str	r1, [r2, #0]
 8004d8a:	d1dd      	bne.n	8004d48 <_free_r+0x28>
 8004d8c:	681c      	ldr	r4, [r3, #0]
 8004d8e:	685b      	ldr	r3, [r3, #4]
 8004d90:	6053      	str	r3, [r2, #4]
 8004d92:	4421      	add	r1, r4
 8004d94:	6011      	str	r1, [r2, #0]
 8004d96:	e7d7      	b.n	8004d48 <_free_r+0x28>
 8004d98:	d902      	bls.n	8004da0 <_free_r+0x80>
 8004d9a:	230c      	movs	r3, #12
 8004d9c:	6003      	str	r3, [r0, #0]
 8004d9e:	e7d3      	b.n	8004d48 <_free_r+0x28>
 8004da0:	6825      	ldr	r5, [r4, #0]
 8004da2:	1961      	adds	r1, r4, r5
 8004da4:	428b      	cmp	r3, r1
 8004da6:	bf04      	itt	eq
 8004da8:	6819      	ldreq	r1, [r3, #0]
 8004daa:	685b      	ldreq	r3, [r3, #4]
 8004dac:	6063      	str	r3, [r4, #4]
 8004dae:	bf04      	itt	eq
 8004db0:	1949      	addeq	r1, r1, r5
 8004db2:	6021      	streq	r1, [r4, #0]
 8004db4:	6054      	str	r4, [r2, #4]
 8004db6:	e7c7      	b.n	8004d48 <_free_r+0x28>
 8004db8:	b003      	add	sp, #12
 8004dba:	bd30      	pop	{r4, r5, pc}
 8004dbc:	20000090 	.word	0x20000090

08004dc0 <_malloc_r>:
 8004dc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dc2:	1ccd      	adds	r5, r1, #3
 8004dc4:	f025 0503 	bic.w	r5, r5, #3
 8004dc8:	3508      	adds	r5, #8
 8004dca:	2d0c      	cmp	r5, #12
 8004dcc:	bf38      	it	cc
 8004dce:	250c      	movcc	r5, #12
 8004dd0:	2d00      	cmp	r5, #0
 8004dd2:	4606      	mov	r6, r0
 8004dd4:	db01      	blt.n	8004dda <_malloc_r+0x1a>
 8004dd6:	42a9      	cmp	r1, r5
 8004dd8:	d903      	bls.n	8004de2 <_malloc_r+0x22>
 8004dda:	230c      	movs	r3, #12
 8004ddc:	6033      	str	r3, [r6, #0]
 8004dde:	2000      	movs	r0, #0
 8004de0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004de2:	f000 f87d 	bl	8004ee0 <__malloc_lock>
 8004de6:	4921      	ldr	r1, [pc, #132]	; (8004e6c <_malloc_r+0xac>)
 8004de8:	680a      	ldr	r2, [r1, #0]
 8004dea:	4614      	mov	r4, r2
 8004dec:	b99c      	cbnz	r4, 8004e16 <_malloc_r+0x56>
 8004dee:	4f20      	ldr	r7, [pc, #128]	; (8004e70 <_malloc_r+0xb0>)
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	b923      	cbnz	r3, 8004dfe <_malloc_r+0x3e>
 8004df4:	4621      	mov	r1, r4
 8004df6:	4630      	mov	r0, r6
 8004df8:	f000 f862 	bl	8004ec0 <_sbrk_r>
 8004dfc:	6038      	str	r0, [r7, #0]
 8004dfe:	4629      	mov	r1, r5
 8004e00:	4630      	mov	r0, r6
 8004e02:	f000 f85d 	bl	8004ec0 <_sbrk_r>
 8004e06:	1c43      	adds	r3, r0, #1
 8004e08:	d123      	bne.n	8004e52 <_malloc_r+0x92>
 8004e0a:	230c      	movs	r3, #12
 8004e0c:	6033      	str	r3, [r6, #0]
 8004e0e:	4630      	mov	r0, r6
 8004e10:	f000 f86c 	bl	8004eec <__malloc_unlock>
 8004e14:	e7e3      	b.n	8004dde <_malloc_r+0x1e>
 8004e16:	6823      	ldr	r3, [r4, #0]
 8004e18:	1b5b      	subs	r3, r3, r5
 8004e1a:	d417      	bmi.n	8004e4c <_malloc_r+0x8c>
 8004e1c:	2b0b      	cmp	r3, #11
 8004e1e:	d903      	bls.n	8004e28 <_malloc_r+0x68>
 8004e20:	6023      	str	r3, [r4, #0]
 8004e22:	441c      	add	r4, r3
 8004e24:	6025      	str	r5, [r4, #0]
 8004e26:	e004      	b.n	8004e32 <_malloc_r+0x72>
 8004e28:	6863      	ldr	r3, [r4, #4]
 8004e2a:	42a2      	cmp	r2, r4
 8004e2c:	bf0c      	ite	eq
 8004e2e:	600b      	streq	r3, [r1, #0]
 8004e30:	6053      	strne	r3, [r2, #4]
 8004e32:	4630      	mov	r0, r6
 8004e34:	f000 f85a 	bl	8004eec <__malloc_unlock>
 8004e38:	f104 000b 	add.w	r0, r4, #11
 8004e3c:	1d23      	adds	r3, r4, #4
 8004e3e:	f020 0007 	bic.w	r0, r0, #7
 8004e42:	1ac2      	subs	r2, r0, r3
 8004e44:	d0cc      	beq.n	8004de0 <_malloc_r+0x20>
 8004e46:	1a1b      	subs	r3, r3, r0
 8004e48:	50a3      	str	r3, [r4, r2]
 8004e4a:	e7c9      	b.n	8004de0 <_malloc_r+0x20>
 8004e4c:	4622      	mov	r2, r4
 8004e4e:	6864      	ldr	r4, [r4, #4]
 8004e50:	e7cc      	b.n	8004dec <_malloc_r+0x2c>
 8004e52:	1cc4      	adds	r4, r0, #3
 8004e54:	f024 0403 	bic.w	r4, r4, #3
 8004e58:	42a0      	cmp	r0, r4
 8004e5a:	d0e3      	beq.n	8004e24 <_malloc_r+0x64>
 8004e5c:	1a21      	subs	r1, r4, r0
 8004e5e:	4630      	mov	r0, r6
 8004e60:	f000 f82e 	bl	8004ec0 <_sbrk_r>
 8004e64:	3001      	adds	r0, #1
 8004e66:	d1dd      	bne.n	8004e24 <_malloc_r+0x64>
 8004e68:	e7cf      	b.n	8004e0a <_malloc_r+0x4a>
 8004e6a:	bf00      	nop
 8004e6c:	20000090 	.word	0x20000090
 8004e70:	20000094 	.word	0x20000094

08004e74 <_realloc_r>:
 8004e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e76:	4607      	mov	r7, r0
 8004e78:	4614      	mov	r4, r2
 8004e7a:	460e      	mov	r6, r1
 8004e7c:	b921      	cbnz	r1, 8004e88 <_realloc_r+0x14>
 8004e7e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004e82:	4611      	mov	r1, r2
 8004e84:	f7ff bf9c 	b.w	8004dc0 <_malloc_r>
 8004e88:	b922      	cbnz	r2, 8004e94 <_realloc_r+0x20>
 8004e8a:	f7ff ff49 	bl	8004d20 <_free_r>
 8004e8e:	4625      	mov	r5, r4
 8004e90:	4628      	mov	r0, r5
 8004e92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004e94:	f000 f830 	bl	8004ef8 <_malloc_usable_size_r>
 8004e98:	42a0      	cmp	r0, r4
 8004e9a:	d20f      	bcs.n	8004ebc <_realloc_r+0x48>
 8004e9c:	4621      	mov	r1, r4
 8004e9e:	4638      	mov	r0, r7
 8004ea0:	f7ff ff8e 	bl	8004dc0 <_malloc_r>
 8004ea4:	4605      	mov	r5, r0
 8004ea6:	2800      	cmp	r0, #0
 8004ea8:	d0f2      	beq.n	8004e90 <_realloc_r+0x1c>
 8004eaa:	4631      	mov	r1, r6
 8004eac:	4622      	mov	r2, r4
 8004eae:	f7ff ff0f 	bl	8004cd0 <memcpy>
 8004eb2:	4631      	mov	r1, r6
 8004eb4:	4638      	mov	r0, r7
 8004eb6:	f7ff ff33 	bl	8004d20 <_free_r>
 8004eba:	e7e9      	b.n	8004e90 <_realloc_r+0x1c>
 8004ebc:	4635      	mov	r5, r6
 8004ebe:	e7e7      	b.n	8004e90 <_realloc_r+0x1c>

08004ec0 <_sbrk_r>:
 8004ec0:	b538      	push	{r3, r4, r5, lr}
 8004ec2:	4d06      	ldr	r5, [pc, #24]	; (8004edc <_sbrk_r+0x1c>)
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	4604      	mov	r4, r0
 8004ec8:	4608      	mov	r0, r1
 8004eca:	602b      	str	r3, [r5, #0]
 8004ecc:	f7fb fe02 	bl	8000ad4 <_sbrk>
 8004ed0:	1c43      	adds	r3, r0, #1
 8004ed2:	d102      	bne.n	8004eda <_sbrk_r+0x1a>
 8004ed4:	682b      	ldr	r3, [r5, #0]
 8004ed6:	b103      	cbz	r3, 8004eda <_sbrk_r+0x1a>
 8004ed8:	6023      	str	r3, [r4, #0]
 8004eda:	bd38      	pop	{r3, r4, r5, pc}
 8004edc:	20000184 	.word	0x20000184

08004ee0 <__malloc_lock>:
 8004ee0:	4801      	ldr	r0, [pc, #4]	; (8004ee8 <__malloc_lock+0x8>)
 8004ee2:	f000 b811 	b.w	8004f08 <__retarget_lock_acquire_recursive>
 8004ee6:	bf00      	nop
 8004ee8:	2000018c 	.word	0x2000018c

08004eec <__malloc_unlock>:
 8004eec:	4801      	ldr	r0, [pc, #4]	; (8004ef4 <__malloc_unlock+0x8>)
 8004eee:	f000 b80c 	b.w	8004f0a <__retarget_lock_release_recursive>
 8004ef2:	bf00      	nop
 8004ef4:	2000018c 	.word	0x2000018c

08004ef8 <_malloc_usable_size_r>:
 8004ef8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004efc:	1f18      	subs	r0, r3, #4
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	bfbc      	itt	lt
 8004f02:	580b      	ldrlt	r3, [r1, r0]
 8004f04:	18c0      	addlt	r0, r0, r3
 8004f06:	4770      	bx	lr

08004f08 <__retarget_lock_acquire_recursive>:
 8004f08:	4770      	bx	lr

08004f0a <__retarget_lock_release_recursive>:
 8004f0a:	4770      	bx	lr

08004f0c <_init>:
 8004f0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f0e:	bf00      	nop
 8004f10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f12:	bc08      	pop	{r3}
 8004f14:	469e      	mov	lr, r3
 8004f16:	4770      	bx	lr

08004f18 <_fini>:
 8004f18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f1a:	bf00      	nop
 8004f1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f1e:	bc08      	pop	{r3}
 8004f20:	469e      	mov	lr, r3
 8004f22:	4770      	bx	lr
