
*** Running vivado
    with args -log NEXYS4_DDR.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source NEXYS4_DDR.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source NEXYS4_DDR.tcl -notrace
Command: synth_design -top NEXYS4_DDR -part xc7a100tcsg324-3
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'sys_clk' is locked:
* IP definition 'Clocking Wizard (5.4)' for IP 'sys_clk' (customized with software release 2017.2) has a newer major version in the IP Catalog. * IP definition 'Clocking Wizard (5.4)' for IP 'sys_clk' (customized with software release 2017.2) has a different revision in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21804 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 976.426 ; gain = 234.324
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'NEXYS4_DDR' [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/NEXYS4_DDR.v:12]
	Parameter SIM bound to: NO - type: string 
	Parameter UDM_BUS_TIMEOUT bound to: 104857600 - type: integer 
	Parameter UDM_RX_EXTERNAL_OVERRIDE bound to: NO - type: string 
	Parameter CSR_LED_ADDR bound to: 0 - type: integer 
	Parameter CSR_SW_ADDR bound to: 4 - type: integer 
	Parameter TESTMEM_ADDR bound to: -2147483648 - type: integer 
	Parameter TESTMEM_WSIZE bound to: 1024 - type: integer 
	Parameter TESTMEM_ADDR_OUT bound to: -1879048192 - type: integer 
	Parameter CSR_START_ADDR bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sys_clk' [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/NEXYS4_DDR.runs/synth_1/.Xil/Vivado-21152-DESKTOP-OK8EIFJ/realtime/sys_clk_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'sys_clk' (1#1) [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/NEXYS4_DDR.runs/synth_1/.Xil/Vivado-21152-DESKTOP-OK8EIFJ/realtime/sys_clk_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'reset_cntrl' [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/activecore-master/designs/rtl/reset_cntrl/reset_cntrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reset_cntrl' (2#1) [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/activecore-master/designs/rtl/reset_cntrl/reset_cntrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'udm' [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/activecore-master/designs/rtl/udm/hdl/udm.v:10]
	Parameter BUS_TIMEOUT bound to: 104857600 - type: integer 
	Parameter RX_EXTERNAL_OVERRIDE bound to: NO - type: string 
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/activecore-master/designs/rtl/udm/hdl/uart_rx.v:10]
	Parameter RX_EXTERNAL_OVERRIDE bound to: NO - type: string 
	Parameter ST_NOSYNC bound to: 4'b0000 
	Parameter ST_NOSYNC_WAIT1_1 bound to: 4'b0001 
	Parameter ST_NOSYNC_WAIT0_2 bound to: 4'b0010 
	Parameter ST_NOSYNC_WAIT1_3 bound to: 4'b0011 
	Parameter ST_NOSYNC_WAIT0_4 bound to: 4'b0100 
	Parameter ST_NOSYNC_WAIT1_5 bound to: 4'b0101 
	Parameter ST_NOSYNC_WAIT0_6 bound to: 4'b0110 
	Parameter ST_NOSYNC_WAIT1_7 bound to: 4'b0111 
	Parameter ST_NOSYNC_WAIT0_8 bound to: 4'b1000 
	Parameter ST_NOSYNC_WAIT_STOP bound to: 4'b1001 
	Parameter ST_SYNC bound to: 4'b1010 
	Parameter ST_SYNC_WAIT_START bound to: 4'b1011 
	Parameter ST_SYNC_RX_DATA bound to: 4'b1100 
	Parameter ST_SYNC_WAIT_STOP bound to: 4'b1101 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/activecore-master/designs/rtl/udm/hdl/uart_rx.v:68]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (3#1) [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/activecore-master/designs/rtl/udm/hdl/uart_rx.v:10]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/activecore-master/designs/rtl/udm/hdl/uart_tx.v:10]
	Parameter ST_IDLE bound to: 8'b00000000 
	Parameter ST_START bound to: 8'b00000001 
	Parameter ST_TX_DATA bound to: 8'b00000010 
	Parameter ST_STOP bound to: 8'b00000011 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/activecore-master/designs/rtl/udm/hdl/uart_tx.v:49]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (4#1) [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/activecore-master/designs/rtl/udm/hdl/uart_tx.v:10]
INFO: [Synth 8-6157] synthesizing module 'udm_controller' [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/activecore-master/designs/rtl/udm/hdl/udm_controller.v:10]
	Parameter BUS_TIMEOUT bound to: 104857600 - type: integer 
	Parameter SYNC_BYTE bound to: 8'b01010101 
	Parameter ESCAPE_BYTE bound to: 8'b01011010 
	Parameter TRX_IRQ_BYTE bound to: 8'b00000000 
	Parameter TRX_ERR_ACK_BYTE bound to: 8'b00000001 
	Parameter TRX_ERR_RESP_BYTE bound to: 8'b00000010 
	Parameter IDCODE_CMD bound to: 8'b00000000 
	Parameter RST_CMD bound to: 8'b10000000 
	Parameter nRST_CMD bound to: 8'b11000000 
	Parameter WR_INC_CMD bound to: 8'b10000001 
	Parameter RD_INC_CMD bound to: 8'b10000010 
	Parameter WR_NOINC_CMD bound to: 8'b10000011 
	Parameter RD_NOINC_CMD bound to: 8'b10000100 
	Parameter IDLE bound to: 8'b00000000 
	Parameter FETCH_ADDR bound to: 8'b00000001 
	Parameter FETCH_LENGTH bound to: 8'b00000010 
	Parameter FETCH_DATA bound to: 8'b00000011 
	Parameter WAIT_ACK bound to: 8'b00000100 
	Parameter RD_DATA bound to: 8'b00000101 
	Parameter TX_RDATA bound to: 8'b00000110 
	Parameter WAIT_TX bound to: 8'b00000111 
	Parameter WAIT_RESP bound to: 8'b00001000 
WARNING: [Synth 8-5788] Register tr_length_reg in module udm_controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/activecore-master/designs/rtl/udm/hdl/udm_controller.v:236]
WARNING: [Synth 8-5788] Register cmd_ff_reg in module udm_controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/activecore-master/designs/rtl/udm/hdl/udm_controller.v:267]
WARNING: [Synth 8-5788] Register autoinc_ff_reg in module udm_controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/activecore-master/designs/rtl/udm/hdl/udm_controller.v:268]
WARNING: [Synth 8-5788] Register counter_reg in module udm_controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/activecore-master/designs/rtl/udm/hdl/udm_controller.v:270]
WARNING: [Synth 8-5788] Register timeout_counter_reg in module udm_controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/activecore-master/designs/rtl/udm/hdl/udm_controller.v:339]
WARNING: [Synth 8-5788] Register RD_DATA_reg_reg in module udm_controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/activecore-master/designs/rtl/udm/hdl/udm_controller.v:417]
WARNING: [Synth 8-5788] Register tx_sendbyte_reg in module udm_controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/activecore-master/designs/rtl/udm/hdl/udm_controller.v:426]
INFO: [Synth 8-6155] done synthesizing module 'udm_controller' (5#1) [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/activecore-master/designs/rtl/udm/hdl/udm_controller.v:10]
INFO: [Synth 8-6155] done synthesizing module 'udm' (6#1) [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/activecore-master/designs/rtl/udm/hdl/udm.v:10]
INFO: [Synth 8-6157] synthesizing module 'ram_dual' [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/activecore-master/designs/rtl/ram/ram_dual.v:1]
	Parameter mem_init bound to: NO - type: string 
	Parameter mem_data bound to: nodata.hex - type: string 
	Parameter dat_width bound to: 32 - type: integer 
	Parameter adr_width bound to: 20 - type: integer 
	Parameter mem_size bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_dual' (7#1) [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/activecore-master/designs/rtl/ram/ram_dual.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'adr0_i' does not match port width (20) of module 'ram_dual' [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/NEXYS4_DDR.v:158]
WARNING: [Synth 8-689] width (37) of port connection 'adr1_i' does not match port width (20) of module 'ram_dual' [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/NEXYS4_DDR.v:163]
INFO: [Synth 8-6157] synthesizing module 'ram_dual__parameterized0' [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/activecore-master/designs/rtl/ram/ram_dual.v:1]
	Parameter mem_init bound to: NO - type: string 
	Parameter mem_data bound to: nodata_out.hex - type: string 
	Parameter dat_width bound to: 32 - type: integer 
	Parameter adr_width bound to: 20 - type: integer 
	Parameter mem_size bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_dual__parameterized0' (7#1) [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/activecore-master/designs/rtl/ram/ram_dual.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'adr0_i' does not match port width (20) of module 'ram_dual__parameterized0' [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/NEXYS4_DDR.v:181]
WARNING: [Synth 8-689] width (37) of port connection 'adr1_i' does not match port width (20) of module 'ram_dual__parameterized0' [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/NEXYS4_DDR.v:186]
INFO: [Synth 8-6157] synthesizing module 'Sobel' [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Sobel.v:12]
INFO: [Synth 8-6157] synthesizing module 'Block_proc' [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Block_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Block_proc.v:49]
INFO: [Synth 8-6155] done synthesizing module 'Block_proc' (8#1) [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Block_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'Array2Mat' [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Array2Mat.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Array2Mat.v:88]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Array2Mat.v:565]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Array2Mat.v:567]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Array2Mat.v:569]
INFO: [Synth 8-6155] done synthesizing module 'Array2Mat' (9#1) [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Array2Mat.v:10]
INFO: [Synth 8-6157] synthesizing module 'Filter2D' [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Filter2D.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Filter2D.v:66]
INFO: [Synth 8-6157] synthesizing module 'Filter2D_k_buf_0_bkb' [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Filter2D_k_buf_0_bkb.v:46]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Filter2D_k_buf_0_bkb_ram' [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Filter2D_k_buf_0_bkb.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Filter2D_k_buf_0_bkb.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Filter2D_k_buf_0_bkb_ram' (10#1) [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Filter2D_k_buf_0_bkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Filter2D_k_buf_0_bkb' (11#1) [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Filter2D_k_buf_0_bkb.v:46]
INFO: [Synth 8-6157] synthesizing module 'Sobel_mux_32_8_1_1' [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Sobel_mux_32_8_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Sobel_mux_32_8_1_1' (12#1) [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Sobel_mux_32_8_1_1.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Filter2D.v:1021]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Filter2D.v:1023]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Filter2D.v:1025]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Filter2D.v:1091]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Filter2D.v:1093]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Filter2D.v:1095]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Filter2D.v:1097]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Filter2D.v:1099]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Filter2D.v:1101]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Filter2D.v:1103]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Filter2D.v:1105]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Filter2D.v:1107]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Filter2D.v:1109]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Filter2D.v:1141]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Filter2D.v:1143]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Filter2D.v:1213]
INFO: [Synth 8-6155] done synthesizing module 'Filter2D' (13#1) [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Filter2D.v:10]
INFO: [Synth 8-6157] synthesizing module 'Mat2Array' [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Mat2Array.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Mat2Array.v:59]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Mat2Array.v:340]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Mat2Array.v:342]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Mat2Array.v:344]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Mat2Array.v:346]
INFO: [Synth 8-6155] done synthesizing module 'Mat2Array' (14#1) [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Mat2Array.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w5_d2_A' [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/fifo_w5_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w5_d2_A_shiftReg' [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/fifo_w5_d2_A.v:8]
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w5_d2_A_shiftReg' (15#1) [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/fifo_w5_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w5_d2_A' (16#1) [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/fifo_w5_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A' [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/fifo_w8_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A_shiftReg' [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/fifo_w8_d2_A.v:8]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A_shiftReg' (17#1) [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/fifo_w8_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A' (18#1) [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/fifo_w8_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_Filter2eOg' [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/start_for_Filter2eOg.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Filter2eOg_shiftReg' [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/start_for_Filter2eOg.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Filter2eOg_shiftReg' (19#1) [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/start_for_Filter2eOg.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Filter2eOg' (20#1) [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/start_for_Filter2eOg.v:42]
WARNING: [Synth 8-6014] Unused sequential element Array2Mat_U0_ap_ready_count_reg was removed.  [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Sobel.v:362]
WARNING: [Synth 8-6014] Unused sequential element Block_proc_U0_ap_ready_count_reg was removed.  [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Sobel.v:370]
WARNING: [Synth 8-6014] Unused sequential element Mat2Array_U0_ap_ready_count_reg was removed.  [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Sobel.v:378]
INFO: [Synth 8-6155] done synthesizing module 'Sobel' (21#1) [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Sobel.v:12]
WARNING: [Synth 8-7023] instance 'Sobel_my' of module 'Sobel' has 16 connections declared, but only 12 given [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/NEXYS4_DDR.v:312]
INFO: [Synth 8-6155] done synthesizing module 'NEXYS4_DDR' (22#1) [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/NEXYS4_DDR.v:12]
WARNING: [Synth 8-3331] design Filter2D_k_buf_0_bkb has unconnected port reset
WARNING: [Synth 8-3331] design ram_dual__parameterized0 has unconnected port adr0_i[19]
WARNING: [Synth 8-3331] design ram_dual__parameterized0 has unconnected port adr0_i[18]
WARNING: [Synth 8-3331] design ram_dual__parameterized0 has unconnected port adr0_i[17]
WARNING: [Synth 8-3331] design ram_dual__parameterized0 has unconnected port adr0_i[16]
WARNING: [Synth 8-3331] design ram_dual__parameterized0 has unconnected port adr0_i[15]
WARNING: [Synth 8-3331] design ram_dual__parameterized0 has unconnected port adr0_i[14]
WARNING: [Synth 8-3331] design ram_dual__parameterized0 has unconnected port adr0_i[13]
WARNING: [Synth 8-3331] design ram_dual__parameterized0 has unconnected port adr0_i[12]
WARNING: [Synth 8-3331] design ram_dual__parameterized0 has unconnected port adr0_i[11]
WARNING: [Synth 8-3331] design ram_dual__parameterized0 has unconnected port adr0_i[10]
WARNING: [Synth 8-3331] design ram_dual__parameterized0 has unconnected port adr1_i[19]
WARNING: [Synth 8-3331] design ram_dual__parameterized0 has unconnected port adr1_i[18]
WARNING: [Synth 8-3331] design ram_dual__parameterized0 has unconnected port adr1_i[17]
WARNING: [Synth 8-3331] design ram_dual__parameterized0 has unconnected port adr1_i[16]
WARNING: [Synth 8-3331] design ram_dual__parameterized0 has unconnected port adr1_i[15]
WARNING: [Synth 8-3331] design ram_dual__parameterized0 has unconnected port adr1_i[14]
WARNING: [Synth 8-3331] design ram_dual__parameterized0 has unconnected port adr1_i[13]
WARNING: [Synth 8-3331] design ram_dual__parameterized0 has unconnected port adr1_i[12]
WARNING: [Synth 8-3331] design ram_dual__parameterized0 has unconnected port adr1_i[11]
WARNING: [Synth 8-3331] design ram_dual__parameterized0 has unconnected port adr1_i[10]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr0_i[19]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr0_i[18]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr0_i[17]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr0_i[16]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr0_i[15]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr0_i[14]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr0_i[13]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr0_i[12]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr0_i[11]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr0_i[10]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr1_i[19]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr1_i[18]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr1_i[17]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr1_i[16]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr1_i[15]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr1_i[14]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr1_i[13]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr1_i[12]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr1_i[11]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr1_i[10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1052.102 ; gain = 310.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1052.102 ; gain = 310.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1052.102 ; gain = 310.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1052.102 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/NEXYS4_DDR.runs/synth_1/.Xil/Vivado-21152-DESKTOP-OK8EIFJ/sys_clk/sys_clk/sys_clk_in_context.xdc] for cell 'sys_clk'
Finished Parsing XDC File [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/NEXYS4_DDR.runs/synth_1/.Xil/Vivado-21152-DESKTOP-OK8EIFJ/sys_clk/sys_clk/sys_clk_in_context.xdc] for cell 'sys_clk'
Parsing XDC File [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/NEXYS4_DDR.xdc]
Finished Parsing XDC File [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/NEXYS4_DDR.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/NEXYS4_DDR.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/NEXYS4_DDR_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/NEXYS4_DDR_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1176.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1176.980 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1176.980 ; gain = 434.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1176.980 ; gain = 434.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/NEXYS4_DDR.runs/synth_1/.Xil/Vivado-21152-DESKTOP-OK8EIFJ/sys_clk/sys_clk/sys_clk_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/NEXYS4_DDR.runs/synth_1/.Xil/Vivado-21152-DESKTOP-OK8EIFJ/sys_clk/sys_clk/sys_clk_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for sys_clk. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1176.980 ; gain = 434.879
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'udm_controller'
INFO: [Synth 8-4471] merging register 'tmp_s_reg_404_reg[0:0]' into 'trunc_ln1352_1_reg_399_reg[0:0]' [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Array2Mat.v:603]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Array2Mat.v:569]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'k_buf_0_val_4_addr_reg_1320_reg[3:0]' into 'k_buf_0_val_3_addr_reg_1307_reg[3:0]' [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Filter2D.v:552]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_5_addr_reg_1326_reg[3:0]' into 'k_buf_0_val_3_addr_reg_1307_reg[3:0]' [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Filter2D.v:553]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln147_1_reg_1224_reg' and it is trimmed from '31' to '3' bits. [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Filter2D.v:529]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               ST_NOSYNC |                             0000 |                            00000
       ST_NOSYNC_WAIT1_1 |                             0001 |                            00001
       ST_NOSYNC_WAIT0_2 |                             0010 |                            00010
       ST_NOSYNC_WAIT1_3 |                             0011 |                            00011
       ST_NOSYNC_WAIT0_4 |                             0100 |                            00100
       ST_NOSYNC_WAIT1_5 |                             0101 |                            00101
       ST_NOSYNC_WAIT0_6 |                             0110 |                            00110
       ST_NOSYNC_WAIT1_7 |                             0111 |                            00111
       ST_NOSYNC_WAIT0_8 |                             1000 |                            01000
     ST_NOSYNC_WAIT_STOP |                             1001 |                            01001
                 ST_SYNC |                             1010 |                            01010
      ST_SYNC_WAIT_START |                             1011 |                            01011
         ST_SYNC_RX_DATA |                             1100 |                            01100
       ST_SYNC_WAIT_STOP |                             1101 |                            01101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                               00 |                             0000
                ST_START |                               01 |                             0001
              ST_TX_DATA |                               10 |                             0010
                 ST_STOP |                               11 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                         00000000
              FETCH_ADDR |                              001 |                         00000001
            FETCH_LENGTH |                              010 |                         00000010
                WAIT_ACK |                              011 |                         00000100
               WAIT_RESP |                              100 |                         00001000
                TX_RDATA |                              101 |                         00000110
                 WAIT_TX |                              110 |                         00000111
              FETCH_DATA |                              111 |                         00000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'udm_controller'
INFO: [Synth 8-3971] The signal "ram_dual:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "ram_dual__parameterized0:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1176.980 ; gain = 434.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 13    
	   4 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   5 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 14    
	   3 Input      2 Bit       Adders := 5     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      6 Bit         XORs := 3     
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               32 Bit    Registers := 22    
	               30 Bit    Registers := 2     
	               29 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 29    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 11    
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 80    
+---RAMs : 
	              32K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 18    
	  14 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 5     
	   2 Input     30 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	  14 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 23    
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 9     
	  14 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	  14 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 85    
	  14 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module NEXYS4_DDR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     30 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module reset_cntrl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  14 Input     32 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 7     
Module udm_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   8 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	  23 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
	   5 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 1     
Module ram_dual 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ram_dual__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module Block_proc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Array2Mat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Filter2D_k_buf_0_bkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Sobel_mux_32_8_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Filter2D 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   4 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   5 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 5     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               32 Bit    Registers := 4     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 15    
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module Mat2Array 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      6 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w5_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module fifo_w5_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w8_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Filter2eOg_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Filter2eOg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Sobel 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'src_kernel_win_0_va_6_reg_1341_reg' and it is trimmed from '8' to '7' bits. [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Filter2D.v:542]
INFO: [Synth 8-4471] merging register 'Mat2Array_U0/shl_ln_reg_367_reg[2:0]' into 'Array2Mat_U0/shl_ln_reg_394_reg[2:0]' [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Mat2Array.v:296]
INFO: [Synth 8-4471] merging register 'Mat2Array_U0/trunc_ln253_1_reg_377_reg[0:0]' into 'Array2Mat_U0/trunc_ln1352_1_reg_399_reg[0:0]' [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Mat2Array.v:298]
WARNING: [Synth 8-3936] Found unconnected internal register 'Array2Mat_U0/shl_ln_reg_394_reg' and it is trimmed from '5' to '4' bits. [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Array2Mat.v:291]
WARNING: [Synth 8-3936] Found unconnected internal register 'Array2Mat_U0/trunc_ln1352_1_reg_399_reg' and it is trimmed from '7' to '6' bits. [C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Array2Mat.v:293]
WARNING: [Synth 8-6014] Unused sequential element testmem/ram_reg was removed. 
INFO: [Synth 8-3971] The signal "NEXYS4_DDR/testmem_out/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'Sobel_my/Array2Mat_U0/tmp_s_reg_404_reg[1]' (FDE) to 'Sobel_my/Array2Mat_U0/shl_ln_reg_394_reg[3]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/add_ln507_reg_1212_reg[0]' (FDE) to 'Sobel_my/Filter2D_U0/xor_ln147_reg_1218_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Sobel_my/\Filter2D_U0/xor_ln147_reg_1218_reg[0] )
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/add_ln458_reg_1229_reg[0]' (FDE) to 'Sobel_my/Filter2D_U0/sext_ln147_1_reg_1224_reg[1]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/sext_ln147_1_reg_1224_reg[0]' (FD) to 'Sobel_my/Array2Mat_U0/shl_ln_reg_394_reg[2]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/sext_ln443_reg_1202_reg[0]' (FDE) to 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[0]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/sext_ln443_1_reg_1207_reg[0]' (FDE) to 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[0]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/src_rows_V_c_U/U_fifo_w5_d2_A_ram/SRL_SIG_reg[0][0]' (FDE) to 'Sobel_my/src_rows_V_c_U/U_fifo_w5_d2_A_ram/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/src_rows_V_c_U/U_fifo_w5_d2_A_ram/SRL_SIG_reg[0][1]' (FDE) to 'Sobel_my/src_rows_V_c_U/U_fifo_w5_d2_A_ram/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/src_rows_V_c_U/U_fifo_w5_d2_A_ram/SRL_SIG_reg[1][2]' (FDE) to 'Sobel_my/src_rows_V_c_U/U_fifo_w5_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/src_rows_V_c_U/U_fifo_w5_d2_A_ram/SRL_SIG_reg[0][2]' (FDE) to 'Sobel_my/src_rows_V_c_U/U_fifo_w5_d2_A_ram/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/src_cols_V_c_U/U_fifo_w5_d2_A_ram/SRL_SIG_reg[0][0]' (FDE) to 'Sobel_my/src_cols_V_c_U/U_fifo_w5_d2_A_ram/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/src_cols_V_c_U/U_fifo_w5_d2_A_ram/SRL_SIG_reg[0][1]' (FDE) to 'Sobel_my/src_cols_V_c_U/U_fifo_w5_d2_A_ram/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/src_cols_V_c_U/U_fifo_w5_d2_A_ram/SRL_SIG_reg[1][2]' (FDE) to 'Sobel_my/src_cols_V_c_U/U_fifo_w5_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/src_cols_V_c_U/U_fifo_w5_d2_A_ram/SRL_SIG_reg[0][2]' (FDE) to 'Sobel_my/src_cols_V_c_U/U_fifo_w5_d2_A_ram/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Sobel_my/\Block_proc_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Sobel_my/\Block_proc_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Sobel_my/\Filter2D_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[4]' (FDE) to 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[5]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[5]' (FDE) to 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[6]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[6]' (FDE) to 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[7]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[7]' (FDE) to 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[8]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[8]' (FDE) to 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[9]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[9]' (FDE) to 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[10]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[10]' (FDE) to 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[11]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[11]' (FDE) to 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[12]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[12]' (FDE) to 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[13]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[13]' (FDE) to 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[14]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[14]' (FDE) to 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[15]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[15]' (FDE) to 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[16]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[16]' (FDE) to 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[17]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[17]' (FDE) to 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[18]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[18]' (FDE) to 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[19]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[19]' (FDE) to 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[20]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[20]' (FDE) to 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[21]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[21]' (FDE) to 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[22]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[22]' (FDE) to 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[23]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[23]' (FDE) to 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[24]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[24]' (FDE) to 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[25]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[25]' (FDE) to 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[26]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[26]' (FDE) to 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[27]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[27]' (FDE) to 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[28]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[28]' (FDE) to 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[29]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[29]' (FDE) to 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[30]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[30]' (FDE) to 'Sobel_my/Filter2D_U0/stop_row_reg_1186_reg[31]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[4]' (FDE) to 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[5]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[5]' (FDE) to 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[6]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[6]' (FDE) to 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[7]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[7]' (FDE) to 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[8]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[8]' (FDE) to 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[9]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[9]' (FDE) to 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[10]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[10]' (FDE) to 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[11]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[11]' (FDE) to 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[12]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[12]' (FDE) to 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[13]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[13]' (FDE) to 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[14]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[14]' (FDE) to 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[15]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[15]' (FDE) to 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[16]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[16]' (FDE) to 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[17]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[17]' (FDE) to 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[18]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[18]' (FDE) to 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[19]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[19]' (FDE) to 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[20]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[20]' (FDE) to 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[21]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[21]' (FDE) to 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[22]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[22]' (FDE) to 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[23]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[23]' (FDE) to 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[24]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[24]' (FDE) to 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[25]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[25]' (FDE) to 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[26]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[26]' (FDE) to 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[27]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[27]' (FDE) to 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[28]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[28]' (FDE) to 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[29]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[29]' (FDE) to 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[30]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[30]' (FDE) to 'Sobel_my/Filter2D_U0/cols_reg_1196_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Sobel_my/\Mat2Array_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'Sobel_my/src_rows_V_c_U/U_fifo_w5_d2_A_ram/SRL_SIG_reg[1][3]' (FDE) to 'Sobel_my/src_rows_V_c_U/U_fifo_w5_d2_A_ram/SRL_SIG_reg[1][1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Sobel_my/\src_rows_V_c_U/U_fifo_w5_d2_A_ram/SRL_SIG_reg[0][3] )
INFO: [Synth 8-3886] merging instance 'Sobel_my/src_rows_V_c_U/U_fifo_w5_d2_A_ram/SRL_SIG_reg[1][4]' (FDE) to 'Sobel_my/src_rows_V_c_U/U_fifo_w5_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Sobel_my/\src_rows_V_c_U/U_fifo_w5_d2_A_ram/SRL_SIG_reg[0][4] )
INFO: [Synth 8-3886] merging instance 'Sobel_my/src_cols_V_c_U/U_fifo_w5_d2_A_ram/SRL_SIG_reg[1][3]' (FDE) to 'Sobel_my/src_cols_V_c_U/U_fifo_w5_d2_A_ram/SRL_SIG_reg[1][1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Sobel_my/\src_cols_V_c_U/U_fifo_w5_d2_A_ram/SRL_SIG_reg[0][3] )
INFO: [Synth 8-3886] merging instance 'Sobel_my/src_cols_V_c_U/U_fifo_w5_d2_A_ram/SRL_SIG_reg[1][4]' (FDE) to 'Sobel_my/src_cols_V_c_U/U_fifo_w5_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Sobel_my/\src_cols_V_c_U/U_fifo_w5_d2_A_ram/SRL_SIG_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Sobel_my/\Array2Mat_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'Sobel_my/Mat2Array_U0/trunc_ln253_1_reg_377_reg[1]' (FDE) to 'Sobel_my/Mat2Array_U0/shl_ln_reg_367_reg[3]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[4]' (FDE) to 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[5]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[5]' (FDE) to 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[6]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[6]' (FDE) to 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[7]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[7]' (FDE) to 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[8]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[8]' (FDE) to 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[9]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[9]' (FDE) to 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[10]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[10]' (FDE) to 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[11]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[11]' (FDE) to 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[12]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[12]' (FDE) to 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[13]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[13]' (FDE) to 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[14]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[14]' (FDE) to 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[15]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[15]' (FDE) to 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[16]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[16]' (FDE) to 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[17]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[17]' (FDE) to 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[18]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[18]' (FDE) to 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[19]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[19]' (FDE) to 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[20]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[20]' (FDE) to 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[21]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[21]' (FDE) to 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[22]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[22]' (FDE) to 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[23]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[23]' (FDE) to 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[24]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[24]' (FDE) to 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[25]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[25]' (FDE) to 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[26]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[26]' (FDE) to 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[27]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[27]' (FDE) to 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[28]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[28]' (FDE) to 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[29]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[29]' (FDE) to 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[30]'
INFO: [Synth 8-3886] merging instance 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[30]' (FDE) to 'Sobel_my/Array2Mat_U0/rows_V_reg_375_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Sobel_my/\Mat2Array_U0/icmp_ln253_reg_395_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Sobel_my/\Mat2Array_U0/zext_ln241_reg_372_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Sobel_my/\Mat2Array_U0/zext_ln241_reg_372_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Sobel_my/\Array2Mat_U0/shl_ln_reg_394_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (testmem_resp_dly_out_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (udm/\udm_controller/tx_irq_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Sobel_my/\src_rows_V_c_U/U_fifo_w5_d2_A_ram/SRL_SIG_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Sobel_my/\src_rows_V_c_U/U_fifo_w5_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Sobel_my/\src_cols_V_c_U/U_fifo_w5_d2_A_ram/SRL_SIG_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Sobel_my/\src_cols_V_c_U/U_fifo_w5_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (testmem_resp_dly_out_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Sobel_my/\src_cols_V_c9_U/U_fifo_w5_d2_A_ram/SRL_SIG_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Sobel_my/\src_cols_V_c9_U/U_fifo_w5_d2_A_ram/SRL_SIG_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Sobel_my/\src_rows_V_c8_U/U_fifo_w5_d2_A_ram/SRL_SIG_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Sobel_my/\src_rows_V_c8_U/U_fifo_w5_d2_A_ram/SRL_SIG_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Sobel_my/\Array2Mat_U0/cols_V_reg_380_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Sobel_my/\Array2Mat_U0/cols_V_reg_380_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Sobel_my/\src_cols_V_c9_U/U_fifo_w5_d2_A_ram/SRL_SIG_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Sobel_my/\src_cols_V_c9_U/U_fifo_w5_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Sobel_my/\src_rows_V_c8_U/U_fifo_w5_d2_A_ram/SRL_SIG_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Sobel_my/\src_rows_V_c8_U/U_fifo_w5_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Sobel_my/\Filter2D_U0/sext_ln443_1_reg_1207_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Sobel_my/\Filter2D_U0/sext_ln443_1_reg_1207_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 1176.980 ; gain = 434.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|NEXYS4_DDR  | testmem/ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 1176.980 ; gain = 434.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 1176.980 ; gain = 434.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|NEXYS4_DDR  | testmem/ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance testmem/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 1176.980 ; gain = 434.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 1182.152 ; gain = 440.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 1182.152 ; gain = 440.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 1182.152 ; gain = 440.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 1182.152 ; gain = 440.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 1182.152 ; gain = 440.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 1182.152 ; gain = 440.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |sys_clk       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |sys_clk  |     1|
|2     |CARRY4   |   114|
|3     |LUT1     |    78|
|4     |LUT2     |    89|
|5     |LUT3     |    92|
|6     |LUT4     |   231|
|7     |LUT5     |    57|
|8     |LUT6     |   214|
|9     |RAMB36E1 |     1|
|10    |FDCE     |    89|
|11    |FDPE     |     1|
|12    |FDRE     |   595|
|13    |FDSE     |    20|
|14    |IBUF     |    18|
|15    |OBUF     |    17|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------+---------------------+------+
|      |Instance                   |Module               |Cells |
+------+---------------------------+---------------------+------+
|1     |top                        |                     |  1618|
|2     |  Sobel_my                 |Sobel                |   577|
|3     |    Array2Mat_U0           |Array2Mat            |   195|
|4     |    Filter2D_U0            |Filter2D             |   276|
|5     |    Mat2Array_U0           |Mat2Array            |    41|
|6     |    dst_data_stream_0_V_U  |fifo_w8_d2_A         |     8|
|7     |    src_cols_V_c9_U        |fifo_w5_d2_A         |     8|
|8     |    src_cols_V_c_U         |fifo_w5_d2_A_0       |    11|
|9     |    src_data_stream_0_V_U  |fifo_w8_d2_A_1       |     8|
|10    |    src_rows_V_c8_U        |fifo_w5_d2_A_2       |     9|
|11    |    src_rows_V_c_U         |fifo_w5_d2_A_3       |     8|
|12    |    start_for_Filter2eOg_U |start_for_Filter2eOg |    10|
|13    |  reset_cntrl              |reset_cntrl          |    22|
|14    |  testmem                  |ram_dual             |     1|
|15    |  udm                      |udm                  |   901|
|16    |    uart_rx                |uart_rx              |   189|
|17    |    uart_tx                |uart_tx              |   136|
|18    |    udm_controller         |udm_controller       |   576|
+------+---------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 1182.152 ; gain = 440.051
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:45 . Memory (MB): peak = 1182.152 ; gain = 315.172
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 1182.152 ; gain = 440.051
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1193.691 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 115 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1193.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
219 Infos, 84 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:03 . Memory (MB): peak = 1193.691 ; gain = 736.219
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1193.691 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/bladk/AppData/Roaming/Xilinx/Sobel/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/NEXYS4_DDR.runs/synth_1/NEXYS4_DDR.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file NEXYS4_DDR_utilization_synth.rpt -pb NEXYS4_DDR_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 25 15:59:21 2020...
