{"vcs1":{"timestamp_begin":1765869848.291122334, "rt":7.53, "ut":5.47, "st":0.51}}
{"vcselab":{"timestamp_begin":1765869855.899902339, "rt":2.11, "ut":0.69, "st":0.05}}
{"link":{"timestamp_begin":1765869858.059767714, "rt":0.20, "ut":0.12, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1765869847.855131768}
{"VCS_COMP_START_TIME": 1765869847.855131768}
{"VCS_COMP_END_TIME": 1765869858.370646325}
{"VCS_USER_OPTIONS": "-full64 -sverilog -timescale=1ns/1ps -debug_access+all +define+FUNCTIONAL+SIM+GL +notimingchecks hkspi_tb.v +incdir+../synthesis/output +incdir+/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/verilog/tsl18cio250/zero +incdir+/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/verilog/vcs_sim_model -o simv"}
{"vcs1": {"peak_mem": 435112}}
{"vcselab": {"peak_mem": 258352}}
