<dec f='llvm/build/lib/Target/X86/X86GenInstrInfo.inc' l='4933' type='4918'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='12602'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='27077'/>
<use f='llvm/build/lib/Target/X86/X86GenEVEX2VEXTables.inc' l='140'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='275736' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='275736' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='275775' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='275775' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrFoldTables.cpp' l='1793'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5896' c='_ZL32isNonFoldablePartialRegisterLoadRKN4llvm12MachineInstrES2_RKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='7759' c='_ZNK4llvm12X86InstrInfo16isHighLatencyDefEi'/>
