// Seed: 4293917897
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    output logic id_2,
    input uwire id_3,
    input supply1 id_4,
    input wand id_5,
    output tri id_6,
    input supply0 id_7
    , id_11,
    input wor id_8,
    input tri0 id_9
);
  assign id_11 = -1;
  initial begin : LABEL_0
    if (1) id_2 <= -1'b0;
    $signed(59);
    ;
  end
  logic [1 : -1] id_12;
  module_0 modCall_1 (
      id_11,
      id_11
  );
  tri id_13 = 1;
  always @(posedge 1) begin : LABEL_1
    deassign id_13;
  end
  wire id_14;
  assign id_11 = 1;
  always @(posedge id_14 or negedge id_9) begin : LABEL_2
    id_12 <= (-1);
  end
endmodule
