NHMEX_U_PMON_GLOBAL_EN_ALL	,	V_4
EXTRA_REG_NHMEX_M_ZDP_CTL_FVC	,	V_49
__BITS_VALUE	,	F_22
nhmex_rbox_put_constraint	,	F_40
nhmex_rbox_hw_config	,	F_41
valid_mask	,	V_70
NHMEX_M_PMON_ZDP_CTL_FVC_EVENT_MASK	,	F_23
extra_reg	,	V_22
hw	,	V_10
raw_spin_unlock_irqrestore	,	F_20
NHMEX_S_EVENT_TO_R_PROG_EV	,	V_40
x86_model	,	V_87
pmu	,	V_17
lock	,	V_51
uncore_num_counters	,	F_7
NHMEX_M1_MSR_PMU_MM_CFG	,	V_77
ctr	,	V_25
event_constraint	,	V_60
nhmex_mbox_extra_reg_idx	,	F_34
EXTRA_REG_NHMEX_M_FILTER	,	V_74
nhmex_uncore_cpu_init	,	F_53
reg1	,	V_21
reg_idx	,	V_67
reg2	,	V_23
NHMEX_S_PMON_MM_CFG_EN	,	V_43
NHMEX_W_PMON_GLOBAL_FIXED_EN	,	V_7
nhmex_uncore_cbox	,	V_91
wrmsrl	,	F_2
fail	,	V_64
nhmex_uncore_msr_enable_event	,	F_11
hwc	,	V_13
nhmex_bbox_hw_config	,	F_12
NHMEX_M_PMON_CTL_INC_SEL_SHIFT	,	V_59
NHMEX_R_MSR_PORTN_XBR_SET1_MATCH	,	F_48
pmu_idx	,	V_31
nhmex_rbox_alter_er	,	F_38
uncore_shared_reg_config	,	F_46
hw_perf_event	,	V_12
flags	,	V_46
shared_regs	,	V_50
nhmex_bbox_msr_enable_event	,	F_13
nhmex_mbox_msr_enable_event	,	F_37
NHMEX_R_MSR_PORTN_XBR_SET2_MM_CFG	,	F_50
nhmex_rbox_get_constraint	,	F_39
NHMEX_S1_MSR_MM_CFG	,	V_42
nhmex_uncore_msr_disable_box	,	F_4
msr_offset	,	V_72
nhmex_mbox_get_shared_reg	,	F_16
event	,	V_9
NHMEX_B1_MSR_MATCH	,	V_34
NHMEX_PMON_CTL_EV_SEL_MASK	,	V_39
uncore_nhmex	,	V_53
atomic_sub	,	F_28
hw_perf_event_extra	,	V_20
nhmex_mbox_get_constraint	,	F_30
NHMEX_B_PMON_CTR_MASK	,	V_27
atomic_read	,	F_18
i	,	V_61
nhmex_uncore_msr_init_box	,	F_1
NHMEX_PMON_CTL_EN_BIT0	,	V_16
boot_cpu_data	,	V_86
NHMEX_M_PMON_ADDR_MATCH_MASK	,	V_78
NHMEX_M0_MSR_PMU_MM_CFG	,	V_76
EINVAL	,	V_71
NHMEX_M_PMON_ADDR_MASK_SHIFT	,	V_80
nhmex_uncore_mbox	,	V_88
NHMEX_PMON_CTL_EN_BIT22	,	V_19
uncore_box_is_fake	,	F_31
x86_max_cores	,	V_93
nhmex_uncore_mbox_extra_regs	,	V_68
config	,	V_6
config2	,	V_37
intel_uncore_type	,	V_66
NHMEX_S0_MSR_MM_CFG	,	V_41
atomic_inc	,	F_19
NHMEX_R_PMON_CTL_EV_SEL_SHIFT	,	V_81
intel_uncore_box	,	V_1
msr	,	V_5
NHMEX_U_MSR_PMON_GLOBAL_CTL	,	V_3
NHMEX_B_PMON_CTL_EV_SEL_MASK	,	V_29
EXTRA_REG_NONE	,	V_38
NHMEX_R_MSR_PORTN_XBR_SET2_MASK	,	F_52
ref	,	V_52
orig_idx	,	V_58
nhmex_mbox_shared_reg_config	,	F_36
NHMEX_R_MSR_PORTN_QLX_CFG	,	F_45
uncore_msr_uncores	,	V_94
reg	,	V_32
NHMEX_M_PMON_ADDR_MASK_MASK	,	V_79
nhmex_mbox_put_constraint	,	F_33
nhmex_uncore_msr_exit_box	,	F_3
new_idx	,	V_56
config1	,	V_36
ret	,	V_47
atomic_dec	,	F_27
UNCORE_PMC_IDX_FIXED	,	V_15
NHMEX_R_MSR_PORTN_XBR_SET2_MATCH	,	F_51
config_base	,	V_11
er	,	V_45
rdmsrl	,	F_6
nhmex_msr_uncores	,	V_95
nhmex_sbox_msr_enable_event	,	F_15
port	,	V_85
raw_spin_lock_irqsave	,	F_17
NHMEX_R_MSR_PORTN_IPERF_CFG0	,	F_43
NHMEX_R_MSR_PORTN_IPERF_CFG1	,	F_44
idx	,	V_14
alloc	,	V_62
NHMEX_B_PMON_CTL_EV_SEL_SHIFT	,	V_30
NHMEX_M_PMON_ZDP_CTL_FVC_MASK	,	V_54
uncore_msr_box_ctl	,	F_5
perf_event	,	V_8
atomic_add	,	F_25
nhmex_mbox_hw_config	,	F_35
uncore_msr_fixed_ctl	,	F_8
BUG_ON	,	F_32
NHMEX_M_PMON_MM_CFG_EN	,	V_75
ev_sel	,	V_26
box	,	V_2
NHMEX_B0_MSR_MATCH	,	V_33
nhmex_mbox_alter_er	,	F_29
nhmex_rbox_msr_enable_event	,	F_42
WARN_ON_ONCE	,	F_21
config_mask	,	V_69
num_boxes	,	V_92
nhmex_uncore_msr_disable_event	,	F_10
NHMEX_R_MSR_PORTN_XBR_SET1_MM_CFG	,	F_47
WSMEX_M_PMON_ZDP_CTL_FVC_MASK	,	V_55
intel_uncore_extra_reg	,	V_44
event_mask	,	V_18
EXTRA_REG_NHMEX_M_PLD	,	V_73
branch_reg	,	V_24
attr	,	V_35
uncore_constraint_empty	,	V_65
ok	,	V_83
NHMEX_B_PMON_CTR_SHIFT	,	V_28
mask	,	V_48
NHMEX_R_PMON_CTL_EV_SEL_MASK	,	V_84
again	,	V_63
er_idx	,	V_82
event_descs	,	V_89
NHMEX_R_MSR_PORTN_XBR_SET1_MASK	,	F_49
wsmex_uncore_mbox_events	,	V_90
WSMEX_M_PMON_ZDP_CTL_FVC_EVENT_MASK	,	F_24
modify	,	V_57
u64	,	T_1
nhmex_uncore_msr_enable_box	,	F_9
nhmex_sbox_hw_config	,	F_14
nhmex_mbox_put_shared_reg	,	F_26
