Analysis & Synthesis report for SystemBus
Sat Dec 02 14:17:28 2023
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |Top_combined|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|arbiter_state
  9. State Machine - |Top_combined|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|slave_addr_state
 10. State Machine - |Top_combined|data_alter_module:INCREMENT|data_alter:inc1|inc_state
 11. State Machine - |Top_combined|data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state
 12. State Machine - |Top_combined|data_alter_module:INCREMENT|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state
 13. State Machine - |Top_combined|data_alter_module:INCREMENT|slave_port:SLAVE_PORT|burst_state
 14. State Machine - |Top_combined|data_alter_module:INCREMENT|slave_port:SLAVE_PORT|port_state
 15. State Machine - |Top_combined|data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state
 16. State Machine - |Top_combined|data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state
 17. State Machine - |Top_combined|data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state
 18. State Machine - |Top_combined|bridge_module:OUTPUT_BRIDGE|uart_bridge:BRIDGE|u_state
 19. State Machine - |Top_combined|bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state
 20. State Machine - |Top_combined|bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state
 21. State Machine - |Top_combined|bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|burst_state
 22. State Machine - |Top_combined|bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|port_state
 23. State Machine - |Top_combined|bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state
 24. State Machine - |Top_combined|bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state
 25. State Machine - |Top_combined|bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state
 26. State Machine - |Top_combined|bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state
 27. State Machine - |Top_combined|bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state
 28. State Machine - |Top_combined|bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|u_state
 29. State Machine - |Top_combined|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state
 30. State Machine - |Top_combined|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state
 31. State Machine - |Top_combined|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|burst_state
 32. State Machine - |Top_combined|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|port_state
 33. State Machine - |Top_combined|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state
 34. State Machine - |Top_combined|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state
 35. State Machine - |Top_combined|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state
 36. State Machine - |Top_combined|bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state
 37. State Machine - |Top_combined|bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state
 38. Registers Removed During Synthesis
 39. Removed Registers Triggering Further Register Optimizations
 40. General Register Statistics
 41. Multiplexer Restructuring Statistics (Restructuring Performed)
 42. Parameter Settings for User Entity Instance: Top-level Entity: |Top_combined
 43. Parameter Settings for User Entity Instance: bridge_module:INPUT_BRIDGE
 44. Parameter Settings for User Entity Instance: bridge_module:INPUT_BRIDGE|uart_port:UART_PORT
 45. Parameter Settings for User Entity Instance: bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX
 46. Parameter Settings for User Entity Instance: bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX
 47. Parameter Settings for User Entity Instance: bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT
 48. Parameter Settings for User Entity Instance: bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT
 49. Parameter Settings for User Entity Instance: bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT
 50. Parameter Settings for User Entity Instance: bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT
 51. Parameter Settings for User Entity Instance: bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE
 52. Parameter Settings for User Entity Instance: bridge_module:OUTPUT_BRIDGE
 53. Parameter Settings for User Entity Instance: bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT
 54. Parameter Settings for User Entity Instance: bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX
 55. Parameter Settings for User Entity Instance: bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX
 56. Parameter Settings for User Entity Instance: bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT
 57. Parameter Settings for User Entity Instance: bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT
 58. Parameter Settings for User Entity Instance: bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT
 59. Parameter Settings for User Entity Instance: bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT
 60. Parameter Settings for User Entity Instance: bridge_module:OUTPUT_BRIDGE|uart_bridge:BRIDGE
 61. Parameter Settings for User Entity Instance: data_alter_module:INCREMENT
 62. Parameter Settings for User Entity Instance: data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT
 63. Parameter Settings for User Entity Instance: data_alter_module:INCREMENT|master_port:MASTER_PORT
 64. Parameter Settings for User Entity Instance: data_alter_module:INCREMENT|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT
 65. Parameter Settings for User Entity Instance: data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT
 66. Parameter Settings for User Entity Instance: data_alter_module:INCREMENT|data_alter:inc1
 67. Parameter Settings for User Entity Instance: InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1
 68. Port Connectivity Checks: "InterConn_Wrapper:BUS"
 69. Port Connectivity Checks: "data_alter_module:INCREMENT|master_port:MASTER_PORT"
 70. Port Connectivity Checks: "data_alter_module:INCREMENT|slave_port:SLAVE_PORT"
 71. Port Connectivity Checks: "data_alter_module:INCREMENT"
 72. Port Connectivity Checks: "bridge_module:OUTPUT_BRIDGE"
 73. Port Connectivity Checks: "bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"
 74. Port Connectivity Checks: "bridge_module:INPUT_BRIDGE"
 75. Post-Synthesis Netlist Statistics for Top Partition
 76. Elapsed Time Per Partition
 77. Analysis & Synthesis Messages
 78. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Dec 02 14:17:28 2023       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; SystemBus                                   ;
; Top-level Entity Name              ; Top_combined                                ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 28                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29I7      ;                    ;
; Top-level entity name                                                      ; Top_combined       ; SystemBus          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                           ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+
; data_alter.sv                    ; yes             ; User SystemVerilog HDL File  ; D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/data_alter.sv            ;         ;
; uart_tx .sv                      ; yes             ; User SystemVerilog HDL File  ; D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/uart_tx .sv              ;         ;
; uart_rx .sv                      ; yes             ; User SystemVerilog HDL File  ; D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/uart_rx .sv              ;         ;
; uart_port.sv                     ; yes             ; User SystemVerilog HDL File  ; D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/uart_port.sv             ;         ;
; uart_bridge.sv                   ; yes             ; User SystemVerilog HDL File  ; D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/uart_bridge.sv           ;         ;
; bridge_module.sv                 ; yes             ; User SystemVerilog HDL File  ; D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/bridge_module.sv         ;         ;
; slave_port.sv                    ; yes             ; User SystemVerilog HDL File  ; D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_port.sv            ;         ;
; slave_out_port.sv                ; yes             ; User SystemVerilog HDL File  ; D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_out_port.sv        ;         ;
; slave_in_port.sv                 ; yes             ; User SystemVerilog HDL File  ; D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv         ;         ;
; InterConn_Wrapper.sv             ; yes             ; User SystemVerilog HDL File  ; D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Wrapper.sv     ;         ;
; InterConn_Multiplexer.sv         ; yes             ; User SystemVerilog HDL File  ; D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Multiplexer.sv ;         ;
; InterConn_Arbitter.sv            ; yes             ; User SystemVerilog HDL File  ; D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Arbitter.sv    ;         ;
; master_out_port.sv               ; yes             ; User SystemVerilog HDL File  ; D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv       ;         ;
; master_in_port.sv                ; yes             ; User SystemVerilog HDL File  ; D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_in_port.sv        ;         ;
; master_port.sv                   ; yes             ; User SystemVerilog HDL File  ; D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_port.sv           ;         ;
; Top_combined.sv                  ; yes             ; User SystemVerilog HDL File  ; D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_combined.sv          ;         ;
; data_alter_module.sv             ; yes             ; User SystemVerilog HDL File  ; D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/data_alter_module.sv     ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                     ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
;                                             ;                   ;
; Total combinational functions               ; 0                 ;
; Logic element usage by number of LUT inputs ;                   ;
;     -- 4 input functions                    ; 0                 ;
;     -- 3 input functions                    ; 0                 ;
;     -- <=2 input functions                  ; 0                 ;
;                                             ;                   ;
; Logic elements by mode                      ;                   ;
;     -- normal mode                          ; 0                 ;
;     -- arithmetic mode                      ; 0                 ;
;                                             ;                   ;
; Total registers                             ; 0                 ;
;     -- Dedicated logic registers            ; 0                 ;
;     -- I/O registers                        ; 0                 ;
;                                             ;                   ;
; I/O pins                                    ; 28                ;
;                                             ;                   ;
; Embedded Multiplier 9-bit elements          ; 0                 ;
;                                             ;                   ;
; Maximum fan-out node                        ; scaled_clk~output ;
; Maximum fan-out                             ; 1                 ;
; Total fan-out                               ; 29                ;
; Average fan-out                             ; 0.52              ;
+---------------------------------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                       ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name  ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+--------------+
; |Top_combined              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 28   ; 0            ; |Top_combined       ; Top_combined ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_combined|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|arbiter_state                                                                                                                                                                                                ;
+------------------------------------+--------------------------------+------------------------------------+------------------------------------+--------------------------------+------------------------------+-----------------------------+-----------------------------+-------------------+
; Name                               ; arbiter_state.SPLIT_BUSY_STATE ; arbiter_state.SPLIT_M2_GRANT_STATE ; arbiter_state.SPLIT_M1_GRANT_STATE ; arbiter_state.SPLIT_IDLE_STATE ; arbiter_state.BUS_BUSY_STATE ; arbiter_state.M2_RQST_STATE ; arbiter_state.M1_RQST_STATE ; arbiter_state.000 ;
+------------------------------------+--------------------------------+------------------------------------+------------------------------------+--------------------------------+------------------------------+-----------------------------+-----------------------------+-------------------+
; arbiter_state.000                  ; 0                              ; 0                                  ; 0                                  ; 0                              ; 0                            ; 0                           ; 0                           ; 0                 ;
; arbiter_state.M1_RQST_STATE        ; 0                              ; 0                                  ; 0                                  ; 0                              ; 0                            ; 0                           ; 1                           ; 1                 ;
; arbiter_state.M2_RQST_STATE        ; 0                              ; 0                                  ; 0                                  ; 0                              ; 0                            ; 1                           ; 0                           ; 1                 ;
; arbiter_state.BUS_BUSY_STATE       ; 0                              ; 0                                  ; 0                                  ; 0                              ; 1                            ; 0                           ; 0                           ; 1                 ;
; arbiter_state.SPLIT_IDLE_STATE     ; 0                              ; 0                                  ; 0                                  ; 1                              ; 0                            ; 0                           ; 0                           ; 1                 ;
; arbiter_state.SPLIT_M1_GRANT_STATE ; 0                              ; 0                                  ; 1                                  ; 0                              ; 0                            ; 0                           ; 0                           ; 1                 ;
; arbiter_state.SPLIT_M2_GRANT_STATE ; 0                              ; 1                                  ; 0                                  ; 0                              ; 0                            ; 0                           ; 0                           ; 1                 ;
; arbiter_state.SPLIT_BUSY_STATE     ; 1                              ; 0                                  ; 0                                  ; 0                              ; 0                            ; 0                           ; 0                           ; 1                 ;
+------------------------------------+--------------------------------+------------------------------------+------------------------------------+--------------------------------+------------------------------+-----------------------------+-----------------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |Top_combined|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|slave_addr_state ;
+-------------------------+---------------------+-------------------------+-------------------------+
; Name                    ; slave_addr_state.00 ; slave_addr_state.addr_2 ; slave_addr_state.addr_1 ;
+-------------------------+---------------------+-------------------------+-------------------------+
; slave_addr_state.00     ; 0                   ; 0                       ; 0                       ;
; slave_addr_state.addr_1 ; 1                   ; 0                       ; 1                       ;
; slave_addr_state.addr_2 ; 1                   ; 1                       ; 0                       ;
+-------------------------+---------------------+-------------------------+-------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |Top_combined|data_alter_module:INCREMENT|data_alter:inc1|inc_state                    ;
+---------------------------------+--------------+---------------------+---------------------------------+
; Name                            ; inc_state.00 ; inc_state.DATA_SEND ; inc_state.DISPLAY_AND_INCREMENT ;
+---------------------------------+--------------+---------------------+---------------------------------+
; inc_state.00                    ; 0            ; 0                   ; 0                               ;
; inc_state.DISPLAY_AND_INCREMENT ; 1            ; 0                   ; 1                               ;
; inc_state.DATA_SEND             ; 1            ; 1                   ; 0                               ;
+---------------------------------+--------------+---------------------+---------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_combined|data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state                                                                                                                                                                                                      ;
+----------------------------+-----------------+--------------+---------------------------+----------------------------+-------------------+----------------+----------------------+-----------------+--------------+--------------------------+---------------------+--------------------------+----------------+-------------+
; Name                       ; state.READ_WAIT ; state.FINISH ; state.TRANSMIT_DATA_BURST ; state.WAIT_HANDSHAKE_BURST ; state.BURST_START ; state.WAIT_BUS ; state.TX_B_NUM_FIRST ; state.TX_B_ADDR ; state.TX_ALL ; state.WAIT_FOR_HANDSHAKE ; state.WAIT_APPROVAL ; state.SELECT_SLAVE_STATE ; state.WAIT_ARB ; state.00000 ;
+----------------------------+-----------------+--------------+---------------------------+----------------------------+-------------------+----------------+----------------------+-----------------+--------------+--------------------------+---------------------+--------------------------+----------------+-------------+
; state.00000                ; 0               ; 0            ; 0                         ; 0                          ; 0                 ; 0              ; 0                    ; 0               ; 0            ; 0                        ; 0                   ; 0                        ; 0              ; 0           ;
; state.WAIT_ARB             ; 0               ; 0            ; 0                         ; 0                          ; 0                 ; 0              ; 0                    ; 0               ; 0            ; 0                        ; 0                   ; 0                        ; 1              ; 1           ;
; state.SELECT_SLAVE_STATE   ; 0               ; 0            ; 0                         ; 0                          ; 0                 ; 0              ; 0                    ; 0               ; 0            ; 0                        ; 0                   ; 1                        ; 0              ; 1           ;
; state.WAIT_APPROVAL        ; 0               ; 0            ; 0                         ; 0                          ; 0                 ; 0              ; 0                    ; 0               ; 0            ; 0                        ; 1                   ; 0                        ; 0              ; 1           ;
; state.WAIT_FOR_HANDSHAKE   ; 0               ; 0            ; 0                         ; 0                          ; 0                 ; 0              ; 0                    ; 0               ; 0            ; 1                        ; 0                   ; 0                        ; 0              ; 1           ;
; state.TX_ALL               ; 0               ; 0            ; 0                         ; 0                          ; 0                 ; 0              ; 0                    ; 0               ; 1            ; 0                        ; 0                   ; 0                        ; 0              ; 1           ;
; state.TX_B_ADDR            ; 0               ; 0            ; 0                         ; 0                          ; 0                 ; 0              ; 0                    ; 1               ; 0            ; 0                        ; 0                   ; 0                        ; 0              ; 1           ;
; state.TX_B_NUM_FIRST       ; 0               ; 0            ; 0                         ; 0                          ; 0                 ; 0              ; 1                    ; 0               ; 0            ; 0                        ; 0                   ; 0                        ; 0              ; 1           ;
; state.WAIT_BUS             ; 0               ; 0            ; 0                         ; 0                          ; 0                 ; 1              ; 0                    ; 0               ; 0            ; 0                        ; 0                   ; 0                        ; 0              ; 1           ;
; state.BURST_START          ; 0               ; 0            ; 0                         ; 0                          ; 1                 ; 0              ; 0                    ; 0               ; 0            ; 0                        ; 0                   ; 0                        ; 0              ; 1           ;
; state.WAIT_HANDSHAKE_BURST ; 0               ; 0            ; 0                         ; 1                          ; 0                 ; 0              ; 0                    ; 0               ; 0            ; 0                        ; 0                   ; 0                        ; 0              ; 1           ;
; state.TRANSMIT_DATA_BURST  ; 0               ; 0            ; 1                         ; 0                          ; 0                 ; 0              ; 0                    ; 0               ; 0            ; 0                        ; 0                   ; 0                        ; 0              ; 1           ;
; state.FINISH               ; 0               ; 1            ; 0                         ; 0                          ; 0                 ; 0              ; 0                    ; 0               ; 0            ; 0                        ; 0                   ; 0                        ; 0              ; 1           ;
; state.READ_WAIT            ; 1               ; 0            ; 0                         ; 0                          ; 0                 ; 0              ; 0                    ; 0               ; 0            ; 0                        ; 0                   ; 0                        ; 0              ; 1           ;
+----------------------------+-----------------+--------------+---------------------------+----------------------------+-------------------+----------------+----------------------+-----------------+--------------+--------------------------+---------------------+--------------------------+----------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_combined|data_alter_module:INCREMENT|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state ;
+----------------------+-----------+--------------------+---------------------------------------------------------------+
; Name                 ; state.000 ; state.RECEIVE_DATA ; state.WAIT_HANDSHAKE                                          ;
+----------------------+-----------+--------------------+---------------------------------------------------------------+
; state.000            ; 0         ; 0                  ; 0                                                             ;
; state.WAIT_HANDSHAKE ; 1         ; 0                  ; 1                                                             ;
; state.RECEIVE_DATA   ; 1         ; 1                  ; 0                                                             ;
+----------------------+-----------+--------------------+---------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |Top_combined|data_alter_module:INCREMENT|slave_port:SLAVE_PORT|burst_state ;
+--------------------------+------------------------------------------------------------------+
; Name                     ; burst_state.BURST_BIT_RX                                         ;
+--------------------------+------------------------------------------------------------------+
; burst_state.000          ; 0                                                                ;
; burst_state.BURST_BIT_RX ; 1                                                                ;
+--------------------------+------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |Top_combined|data_alter_module:INCREMENT|slave_port:SLAVE_PORT|port_state         ;
+----------------------+------------------+------------------+----------------+----------------------+
; Name                 ; port_state.VALID ; port_state.SPLIT ; port_state.001 ; port_state.BURST_END ;
+----------------------+------------------+------------------+----------------+----------------------+
; port_state.001       ; 0                ; 0                ; 0              ; 0                    ;
; port_state.SPLIT     ; 0                ; 1                ; 1              ; 0                    ;
; port_state.VALID     ; 1                ; 0                ; 1              ; 0                    ;
; port_state.BURST_END ; 0                ; 0                ; 1              ; 1                    ;
+----------------------+------------------+------------------+----------------+----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_combined|data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state ;
+--------------------+--------------------+-----------------+--------------------------------------------------------------+
; Name               ; data_state.DATA_TX ; data_state.IDLE ; data_state.0000                                              ;
+--------------------+--------------------+-----------------+--------------------------------------------------------------+
; data_state.IDLE    ; 0                  ; 0               ; 0                                                            ;
; data_state.DATA_TX ; 1                  ; 1               ; 0                                                            ;
; data_state.0000    ; 0                  ; 1               ; 1                                                            ;
+--------------------+--------------------+-----------------+--------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_combined|data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state ;
+---------------------------+-----------------+--------------------+-----------------------------------------------------+
; Name                      ; data_state.1101 ; data_state.DATA_RX ; data_state.DATA_BURST_GAP                           ;
+---------------------------+-----------------+--------------------+-----------------------------------------------------+
; data_state.1101           ; 0               ; 0                  ; 0                                                   ;
; data_state.DATA_BURST_GAP ; 1               ; 0                  ; 1                                                   ;
; data_state.DATA_RX        ; 1               ; 1                  ; 0                                                   ;
+---------------------------+-----------------+--------------------+-----------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_combined|data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state                                                    ;
+----------------------------------+-----------------------+----------------------------------+----------------------------+------------------------------+--------------------+
; Name                             ; address_state.ADDR_RX ; address_state.READ_BURST_HS_WAIT ; address_state.ADDR_HS_WAIT ; address_state.ADDR_INC_BURST ; address_state.1101 ;
+----------------------------------+-----------------------+----------------------------------+----------------------------+------------------------------+--------------------+
; address_state.1101               ; 0                     ; 0                                ; 0                          ; 0                            ; 0                  ;
; address_state.ADDR_INC_BURST     ; 0                     ; 0                                ; 0                          ; 1                            ; 1                  ;
; address_state.ADDR_HS_WAIT       ; 0                     ; 0                                ; 1                          ; 0                            ; 1                  ;
; address_state.READ_BURST_HS_WAIT ; 0                     ; 1                                ; 0                          ; 0                            ; 1                  ;
; address_state.ADDR_RX            ; 1                     ; 0                                ; 0                          ; 0                            ; 1                  ;
+----------------------------------+-----------------------+----------------------------------+----------------------------+------------------------------+--------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_combined|bridge_module:OUTPUT_BRIDGE|uart_bridge:BRIDGE|u_state                                      ;
+-----------------------+---------------------+----------------------+-----------------------+-------------+----------------+
; Name                  ; u_state.UART_ACK_IN ; u_state.UART_ACK_OUT ; u_state.UART_DATA_OUT ; u_state.000 ; u_state.U_WAIT ;
+-----------------------+---------------------+----------------------+-----------------------+-------------+----------------+
; u_state.000           ; 0                   ; 0                    ; 0                     ; 0           ; 0              ;
; u_state.UART_DATA_OUT ; 0                   ; 0                    ; 1                     ; 1           ; 0              ;
; u_state.UART_ACK_OUT  ; 0                   ; 1                    ; 0                     ; 1           ; 0              ;
; u_state.UART_ACK_IN   ; 1                   ; 0                    ; 0                     ; 1           ; 0              ;
; u_state.U_WAIT        ; 0                   ; 0                    ; 0                     ; 1           ; 1              ;
+-----------------------+---------------------+----------------------+-----------------------+-------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_combined|bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state                                                                                                                                                                                                      ;
+----------------------------+-----------------+--------------+---------------------------+----------------------------+-------------------+----------------+----------------------+-----------------+--------------+--------------------------+---------------------+--------------------------+----------------+-------------+
; Name                       ; state.READ_WAIT ; state.FINISH ; state.TRANSMIT_DATA_BURST ; state.WAIT_HANDSHAKE_BURST ; state.BURST_START ; state.WAIT_BUS ; state.TX_B_NUM_FIRST ; state.TX_B_ADDR ; state.TX_ALL ; state.WAIT_FOR_HANDSHAKE ; state.WAIT_APPROVAL ; state.SELECT_SLAVE_STATE ; state.WAIT_ARB ; state.00000 ;
+----------------------------+-----------------+--------------+---------------------------+----------------------------+-------------------+----------------+----------------------+-----------------+--------------+--------------------------+---------------------+--------------------------+----------------+-------------+
; state.00000                ; 0               ; 0            ; 0                         ; 0                          ; 0                 ; 0              ; 0                    ; 0               ; 0            ; 0                        ; 0                   ; 0                        ; 0              ; 0           ;
; state.WAIT_ARB             ; 0               ; 0            ; 0                         ; 0                          ; 0                 ; 0              ; 0                    ; 0               ; 0            ; 0                        ; 0                   ; 0                        ; 1              ; 1           ;
; state.SELECT_SLAVE_STATE   ; 0               ; 0            ; 0                         ; 0                          ; 0                 ; 0              ; 0                    ; 0               ; 0            ; 0                        ; 0                   ; 1                        ; 0              ; 1           ;
; state.WAIT_APPROVAL        ; 0               ; 0            ; 0                         ; 0                          ; 0                 ; 0              ; 0                    ; 0               ; 0            ; 0                        ; 1                   ; 0                        ; 0              ; 1           ;
; state.WAIT_FOR_HANDSHAKE   ; 0               ; 0            ; 0                         ; 0                          ; 0                 ; 0              ; 0                    ; 0               ; 0            ; 1                        ; 0                   ; 0                        ; 0              ; 1           ;
; state.TX_ALL               ; 0               ; 0            ; 0                         ; 0                          ; 0                 ; 0              ; 0                    ; 0               ; 1            ; 0                        ; 0                   ; 0                        ; 0              ; 1           ;
; state.TX_B_ADDR            ; 0               ; 0            ; 0                         ; 0                          ; 0                 ; 0              ; 0                    ; 1               ; 0            ; 0                        ; 0                   ; 0                        ; 0              ; 1           ;
; state.TX_B_NUM_FIRST       ; 0               ; 0            ; 0                         ; 0                          ; 0                 ; 0              ; 1                    ; 0               ; 0            ; 0                        ; 0                   ; 0                        ; 0              ; 1           ;
; state.WAIT_BUS             ; 0               ; 0            ; 0                         ; 0                          ; 0                 ; 1              ; 0                    ; 0               ; 0            ; 0                        ; 0                   ; 0                        ; 0              ; 1           ;
; state.BURST_START          ; 0               ; 0            ; 0                         ; 0                          ; 1                 ; 0              ; 0                    ; 0               ; 0            ; 0                        ; 0                   ; 0                        ; 0              ; 1           ;
; state.WAIT_HANDSHAKE_BURST ; 0               ; 0            ; 0                         ; 1                          ; 0                 ; 0              ; 0                    ; 0               ; 0            ; 0                        ; 0                   ; 0                        ; 0              ; 1           ;
; state.TRANSMIT_DATA_BURST  ; 0               ; 0            ; 1                         ; 0                          ; 0                 ; 0              ; 0                    ; 0               ; 0            ; 0                        ; 0                   ; 0                        ; 0              ; 1           ;
; state.FINISH               ; 0               ; 1            ; 0                         ; 0                          ; 0                 ; 0              ; 0                    ; 0               ; 0            ; 0                        ; 0                   ; 0                        ; 0              ; 1           ;
; state.READ_WAIT            ; 1               ; 0            ; 0                         ; 0                          ; 0                 ; 0              ; 0                    ; 0               ; 0            ; 0                        ; 0                   ; 0                        ; 0              ; 1           ;
+----------------------------+-----------------+--------------+---------------------------+----------------------------+-------------------+----------------+----------------------+-----------------+--------------+--------------------------+---------------------+--------------------------+----------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_combined|bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state ;
+----------------------+-----------+--------------------+---------------------------------------------------------------+
; Name                 ; state.000 ; state.RECEIVE_DATA ; state.WAIT_HANDSHAKE                                          ;
+----------------------+-----------+--------------------+---------------------------------------------------------------+
; state.000            ; 0         ; 0                  ; 0                                                             ;
; state.WAIT_HANDSHAKE ; 1         ; 0                  ; 1                                                             ;
; state.RECEIVE_DATA   ; 1         ; 1                  ; 0                                                             ;
+----------------------+-----------+--------------------+---------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |Top_combined|bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|burst_state ;
+--------------------------+------------------------------------------------------------------+
; Name                     ; burst_state.BURST_BIT_RX                                         ;
+--------------------------+------------------------------------------------------------------+
; burst_state.000          ; 0                                                                ;
; burst_state.BURST_BIT_RX ; 1                                                                ;
+--------------------------+------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |Top_combined|bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|port_state         ;
+----------------------+------------------+------------------+----------------+----------------------+
; Name                 ; port_state.VALID ; port_state.SPLIT ; port_state.001 ; port_state.BURST_END ;
+----------------------+------------------+------------------+----------------+----------------------+
; port_state.001       ; 0                ; 0                ; 0              ; 0                    ;
; port_state.SPLIT     ; 0                ; 1                ; 1              ; 0                    ;
; port_state.VALID     ; 1                ; 0                ; 1              ; 0                    ;
; port_state.BURST_END ; 0                ; 0                ; 1              ; 1                    ;
+----------------------+------------------+------------------+----------------+----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_combined|bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state ;
+--------------------+--------------------+-----------------+--------------------------------------------------------------+
; Name               ; data_state.DATA_TX ; data_state.IDLE ; data_state.0000                                              ;
+--------------------+--------------------+-----------------+--------------------------------------------------------------+
; data_state.IDLE    ; 0                  ; 0               ; 0                                                            ;
; data_state.DATA_TX ; 1                  ; 1               ; 0                                                            ;
; data_state.0000    ; 0                  ; 1               ; 1                                                            ;
+--------------------+--------------------+-----------------+--------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_combined|bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state ;
+---------------------------+-----------------+--------------------+-----------------------------------------------------+
; Name                      ; data_state.1101 ; data_state.DATA_RX ; data_state.DATA_BURST_GAP                           ;
+---------------------------+-----------------+--------------------+-----------------------------------------------------+
; data_state.1101           ; 0               ; 0                  ; 0                                                   ;
; data_state.DATA_BURST_GAP ; 1               ; 0                  ; 1                                                   ;
; data_state.DATA_RX        ; 1               ; 1                  ; 0                                                   ;
+---------------------------+-----------------+--------------------+-----------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_combined|bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state                                                    ;
+----------------------------------+-----------------------+----------------------------------+----------------------------+------------------------------+--------------------+
; Name                             ; address_state.ADDR_RX ; address_state.READ_BURST_HS_WAIT ; address_state.ADDR_HS_WAIT ; address_state.ADDR_INC_BURST ; address_state.1101 ;
+----------------------------------+-----------------------+----------------------------------+----------------------------+------------------------------+--------------------+
; address_state.1101               ; 0                     ; 0                                ; 0                          ; 0                            ; 0                  ;
; address_state.ADDR_INC_BURST     ; 0                     ; 0                                ; 0                          ; 1                            ; 1                  ;
; address_state.ADDR_HS_WAIT       ; 0                     ; 0                                ; 1                          ; 0                            ; 1                  ;
; address_state.READ_BURST_HS_WAIT ; 0                     ; 1                                ; 0                          ; 0                            ; 1                  ;
; address_state.ADDR_RX            ; 1                     ; 0                                ; 0                          ; 0                            ; 1                  ;
+----------------------------------+-----------------------+----------------------------------+----------------------------+------------------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |Top_combined|bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state ;
+-----------------+----------------+-----------------+-----------------+------------+-----------------+
; Name            ; state.STOP_BIT ; state.DATA_BITS ; state.START_BIT ; state.IDLE ; state.FINISH    ;
+-----------------+----------------+-----------------+-----------------+------------+-----------------+
; state.IDLE      ; 0              ; 0               ; 0               ; 0          ; 0               ;
; state.START_BIT ; 0              ; 0               ; 1               ; 1          ; 0               ;
; state.DATA_BITS ; 0              ; 1               ; 0               ; 1          ; 0               ;
; state.STOP_BIT  ; 1              ; 0               ; 0               ; 1          ; 0               ;
; state.FINISH    ; 0              ; 0               ; 0               ; 1          ; 1               ;
+-----------------+----------------+-----------------+-----------------+------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |Top_combined|bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state ;
+-----------------+----------------+-----------------+-----------------+------------+-----------------+
; Name            ; state.STOP_BIT ; state.DATA_BITS ; state.START_BIT ; state.IDLE ; state.FINISH    ;
+-----------------+----------------+-----------------+-----------------+------------+-----------------+
; state.IDLE      ; 0              ; 0               ; 0               ; 0          ; 0               ;
; state.START_BIT ; 0              ; 0               ; 1               ; 1          ; 0               ;
; state.DATA_BITS ; 0              ; 1               ; 0               ; 1          ; 0               ;
; state.STOP_BIT  ; 1              ; 0               ; 0               ; 1          ; 0               ;
; state.FINISH    ; 0              ; 0               ; 0               ; 1          ; 1               ;
+-----------------+----------------+-----------------+-----------------+------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_combined|bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|u_state                                       ;
+-----------------------+---------------------+----------------------+-----------------------+-------------+----------------+
; Name                  ; u_state.UART_ACK_IN ; u_state.UART_ACK_OUT ; u_state.UART_DATA_OUT ; u_state.000 ; u_state.U_WAIT ;
+-----------------------+---------------------+----------------------+-----------------------+-------------+----------------+
; u_state.000           ; 0                   ; 0                    ; 0                     ; 0           ; 0              ;
; u_state.UART_DATA_OUT ; 0                   ; 0                    ; 1                     ; 1           ; 0              ;
; u_state.UART_ACK_OUT  ; 0                   ; 1                    ; 0                     ; 1           ; 0              ;
; u_state.UART_ACK_IN   ; 1                   ; 0                    ; 0                     ; 1           ; 0              ;
; u_state.U_WAIT        ; 0                   ; 0                    ; 0                     ; 1           ; 1              ;
+-----------------------+---------------------+----------------------+-----------------------+-------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_combined|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state                                                                                                                                                                                                       ;
+----------------------------+-----------------+--------------+---------------------------+----------------------------+-------------------+----------------+----------------------+-----------------+--------------+--------------------------+---------------------+--------------------------+----------------+-------------+
; Name                       ; state.READ_WAIT ; state.FINISH ; state.TRANSMIT_DATA_BURST ; state.WAIT_HANDSHAKE_BURST ; state.BURST_START ; state.WAIT_BUS ; state.TX_B_NUM_FIRST ; state.TX_B_ADDR ; state.TX_ALL ; state.WAIT_FOR_HANDSHAKE ; state.WAIT_APPROVAL ; state.SELECT_SLAVE_STATE ; state.WAIT_ARB ; state.00000 ;
+----------------------------+-----------------+--------------+---------------------------+----------------------------+-------------------+----------------+----------------------+-----------------+--------------+--------------------------+---------------------+--------------------------+----------------+-------------+
; state.00000                ; 0               ; 0            ; 0                         ; 0                          ; 0                 ; 0              ; 0                    ; 0               ; 0            ; 0                        ; 0                   ; 0                        ; 0              ; 0           ;
; state.WAIT_ARB             ; 0               ; 0            ; 0                         ; 0                          ; 0                 ; 0              ; 0                    ; 0               ; 0            ; 0                        ; 0                   ; 0                        ; 1              ; 1           ;
; state.SELECT_SLAVE_STATE   ; 0               ; 0            ; 0                         ; 0                          ; 0                 ; 0              ; 0                    ; 0               ; 0            ; 0                        ; 0                   ; 1                        ; 0              ; 1           ;
; state.WAIT_APPROVAL        ; 0               ; 0            ; 0                         ; 0                          ; 0                 ; 0              ; 0                    ; 0               ; 0            ; 0                        ; 1                   ; 0                        ; 0              ; 1           ;
; state.WAIT_FOR_HANDSHAKE   ; 0               ; 0            ; 0                         ; 0                          ; 0                 ; 0              ; 0                    ; 0               ; 0            ; 1                        ; 0                   ; 0                        ; 0              ; 1           ;
; state.TX_ALL               ; 0               ; 0            ; 0                         ; 0                          ; 0                 ; 0              ; 0                    ; 0               ; 1            ; 0                        ; 0                   ; 0                        ; 0              ; 1           ;
; state.TX_B_ADDR            ; 0               ; 0            ; 0                         ; 0                          ; 0                 ; 0              ; 0                    ; 1               ; 0            ; 0                        ; 0                   ; 0                        ; 0              ; 1           ;
; state.TX_B_NUM_FIRST       ; 0               ; 0            ; 0                         ; 0                          ; 0                 ; 0              ; 1                    ; 0               ; 0            ; 0                        ; 0                   ; 0                        ; 0              ; 1           ;
; state.WAIT_BUS             ; 0               ; 0            ; 0                         ; 0                          ; 0                 ; 1              ; 0                    ; 0               ; 0            ; 0                        ; 0                   ; 0                        ; 0              ; 1           ;
; state.BURST_START          ; 0               ; 0            ; 0                         ; 0                          ; 1                 ; 0              ; 0                    ; 0               ; 0            ; 0                        ; 0                   ; 0                        ; 0              ; 1           ;
; state.WAIT_HANDSHAKE_BURST ; 0               ; 0            ; 0                         ; 1                          ; 0                 ; 0              ; 0                    ; 0               ; 0            ; 0                        ; 0                   ; 0                        ; 0              ; 1           ;
; state.TRANSMIT_DATA_BURST  ; 0               ; 0            ; 1                         ; 0                          ; 0                 ; 0              ; 0                    ; 0               ; 0            ; 0                        ; 0                   ; 0                        ; 0              ; 1           ;
; state.FINISH               ; 0               ; 1            ; 0                         ; 0                          ; 0                 ; 0              ; 0                    ; 0               ; 0            ; 0                        ; 0                   ; 0                        ; 0              ; 1           ;
; state.READ_WAIT            ; 1               ; 0            ; 0                         ; 0                          ; 0                 ; 0              ; 0                    ; 0               ; 0            ; 0                        ; 0                   ; 0                        ; 0              ; 1           ;
+----------------------------+-----------------+--------------+---------------------------+----------------------------+-------------------+----------------+----------------------+-----------------+--------------+--------------------------+---------------------+--------------------------+----------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_combined|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state ;
+----------------------+-----------+--------------------+--------------------------------------------------------------+
; Name                 ; state.000 ; state.RECEIVE_DATA ; state.WAIT_HANDSHAKE                                         ;
+----------------------+-----------+--------------------+--------------------------------------------------------------+
; state.000            ; 0         ; 0                  ; 0                                                            ;
; state.WAIT_HANDSHAKE ; 1         ; 0                  ; 1                                                            ;
; state.RECEIVE_DATA   ; 1         ; 1                  ; 0                                                            ;
+----------------------+-----------+--------------------+--------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |Top_combined|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|burst_state ;
+--------------------------+-----------------------------------------------------------------+
; Name                     ; burst_state.BURST_BIT_RX                                        ;
+--------------------------+-----------------------------------------------------------------+
; burst_state.000          ; 0                                                               ;
; burst_state.BURST_BIT_RX ; 1                                                               ;
+--------------------------+-----------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |Top_combined|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|port_state          ;
+----------------------+------------------+------------------+----------------+----------------------+
; Name                 ; port_state.VALID ; port_state.SPLIT ; port_state.001 ; port_state.BURST_END ;
+----------------------+------------------+------------------+----------------+----------------------+
; port_state.001       ; 0                ; 0                ; 0              ; 0                    ;
; port_state.SPLIT     ; 0                ; 1                ; 1              ; 0                    ;
; port_state.VALID     ; 1                ; 0                ; 1              ; 0                    ;
; port_state.BURST_END ; 0                ; 0                ; 1              ; 1                    ;
+----------------------+------------------+------------------+----------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_combined|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state ;
+--------------------+--------------------+-----------------+-------------------------------------------------------------+
; Name               ; data_state.DATA_TX ; data_state.IDLE ; data_state.0000                                             ;
+--------------------+--------------------+-----------------+-------------------------------------------------------------+
; data_state.IDLE    ; 0                  ; 0               ; 0                                                           ;
; data_state.DATA_TX ; 1                  ; 1               ; 0                                                           ;
; data_state.0000    ; 0                  ; 1               ; 1                                                           ;
+--------------------+--------------------+-----------------+-------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_combined|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state ;
+---------------------------+-----------------+--------------------+----------------------------------------------------+
; Name                      ; data_state.1101 ; data_state.DATA_RX ; data_state.DATA_BURST_GAP                          ;
+---------------------------+-----------------+--------------------+----------------------------------------------------+
; data_state.1101           ; 0               ; 0                  ; 0                                                  ;
; data_state.DATA_BURST_GAP ; 1               ; 0                  ; 1                                                  ;
; data_state.DATA_RX        ; 1               ; 1                  ; 0                                                  ;
+---------------------------+-----------------+--------------------+----------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_combined|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state                                                     ;
+----------------------------------+-----------------------+----------------------------------+----------------------------+------------------------------+--------------------+
; Name                             ; address_state.ADDR_RX ; address_state.READ_BURST_HS_WAIT ; address_state.ADDR_HS_WAIT ; address_state.ADDR_INC_BURST ; address_state.1101 ;
+----------------------------------+-----------------------+----------------------------------+----------------------------+------------------------------+--------------------+
; address_state.1101               ; 0                     ; 0                                ; 0                          ; 0                            ; 0                  ;
; address_state.ADDR_INC_BURST     ; 0                     ; 0                                ; 0                          ; 1                            ; 1                  ;
; address_state.ADDR_HS_WAIT       ; 0                     ; 0                                ; 1                          ; 0                            ; 1                  ;
; address_state.READ_BURST_HS_WAIT ; 0                     ; 1                                ; 0                          ; 0                            ; 1                  ;
; address_state.ADDR_RX            ; 1                     ; 0                                ; 0                          ; 0                            ; 1                  ;
+----------------------------------+-----------------------+----------------------------------+----------------------------+------------------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |Top_combined|bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state ;
+-----------------+----------------+-----------------+-----------------+------------+----------------+
; Name            ; state.STOP_BIT ; state.DATA_BITS ; state.START_BIT ; state.IDLE ; state.FINISH   ;
+-----------------+----------------+-----------------+-----------------+------------+----------------+
; state.IDLE      ; 0              ; 0               ; 0               ; 0          ; 0              ;
; state.START_BIT ; 0              ; 0               ; 1               ; 1          ; 0              ;
; state.DATA_BITS ; 0              ; 1               ; 0               ; 1          ; 0              ;
; state.STOP_BIT  ; 1              ; 0               ; 0               ; 1          ; 0              ;
; state.FINISH    ; 0              ; 0               ; 0               ; 1          ; 1              ;
+-----------------+----------------+-----------------+-----------------+------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |Top_combined|bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state ;
+-----------------+----------------+-----------------+-----------------+------------+----------------+
; Name            ; state.STOP_BIT ; state.DATA_BITS ; state.START_BIT ; state.IDLE ; state.FINISH   ;
+-----------------+----------------+-----------------+-----------------+------------+----------------+
; state.IDLE      ; 0              ; 0               ; 0               ; 0          ; 0              ;
; state.START_BIT ; 0              ; 0               ; 1               ; 1          ; 0              ;
; state.DATA_BITS ; 0              ; 1               ; 0               ; 1          ; 0              ;
; state.STOP_BIT  ; 1              ; 0               ; 0               ; 1          ; 0              ;
; state.FINISH    ; 0              ; 0               ; 0               ; 1          ; 1              ;
+-----------------+----------------+-----------------+-----------------+------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                  ; Reason for Removal                                                                                           ;
+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|master_valid               ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|master_ready                 ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|read_en_in1                       ; Stuck at GND due to stuck port data_in                                                                       ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1                      ; Stuck at GND due to stuck port data_in                                                                       ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_idle                         ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_idle                       ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_idle                      ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[0]                           ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done                           ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[1..7]                        ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|uart_bridge:BRIDGE|m_burst_num[0..11]                                              ; Stuck at GND due to stuck port data_in                                                                       ;
; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|m_slave_select[1]                                                ; Stuck at GND due to stuck port data_in                                                                       ;
; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|m_slave_select[0]                                                ; Stuck at VCC due to stuck port data_in                                                                       ;
; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|m_burst_num[0..11]                                               ; Stuck at GND due to stuck port data_in                                                                       ;
; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|u_data_out[0,1,4,5]                                              ; Stuck at GND due to stuck port data_in                                                                       ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|burst[0..12]                                                  ; Stuck at GND due to stuck port data_in                                                                       ;
; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|temp_data[0,1,4,5]                              ; Stuck at GND due to stuck port data_in                                                                       ;
; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|temp_data[3,6,7]                                ; Merged with bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|temp_data[2]                      ;
; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|u_data_out[3,6,7]                                                ; Merged with bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|u_data_out[2]                                      ;
; bridge_module:OUTPUT_BRIDGE|uart_bridge:BRIDGE|m_instruction[0]                                                ; Stuck at GND due to stuck port data_in                                                                       ;
; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|m_instruction[0]                                                 ; Stuck at GND due to stuck port data_in                                                                       ;
; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[0..31]           ; Stuck at GND due to stuck port data_in                                                                       ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|counterlogic[0..3]                                           ; Stuck at GND due to stuck port data_in                                                                       ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|counterlogic[0..3]                                           ; Stuck at GND due to stuck port data_in                                                                       ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|counterlogic[0..3]                                            ; Stuck at GND due to stuck port data_in                                                                       ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[1..31]           ; Merged with bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[0] ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[1..31]            ; Merged with bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[0]  ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[0]               ; Stuck at GND due to stuck port data_in                                                                       ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[0]                ; Stuck at GND due to stuck port data_in                                                                       ;
; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[0..31]         ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[0..31]         ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[0..31]          ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|data_alter:inc1|m_instruction[0]                                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|read_en                     ; Stuck at GND due to stuck port data_in                                                                       ;
; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|read_en                    ; Stuck at GND due to stuck port data_in                                                                       ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|read_en_in1                      ; Stuck at GND due to stuck port data_in                                                                       ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|read_en_in1                      ; Stuck at GND due to stuck port data_in                                                                       ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.IDLE                 ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.1101                   ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_RX                ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_BUS             ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.BURST_START          ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.0000                 ; Lost fanout                                                                                                  ;
; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|arbiter_state~4                                             ; Lost fanout                                                                                                  ;
; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|arbiter_state~5                                             ; Lost fanout                                                                                                  ;
; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|arbiter_state~6                                             ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~4                    ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~5                    ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~6                    ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~7                    ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~8                    ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state~6                      ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|burst_state~5                                                ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|burst_state~6                                                ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|port_state~2                                                 ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|port_state~3                                                 ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state~5                   ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state~7                   ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state~6                     ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state~4                  ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state~5                  ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state~6                  ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|uart_bridge:BRIDGE|u_state~4                                                       ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|uart_bridge:BRIDGE|u_state~5                                                       ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~4                    ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~5                    ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~6                    ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~7                    ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~8                    ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state~6                      ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|burst_state~5                                                ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|burst_state~6                                                ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|port_state~2                                                 ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|port_state~3                                                 ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state~5                   ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state~7                   ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state~6                     ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state~4                  ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state~5                  ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state~6                  ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state~4                                        ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state~5                                        ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state~4                                        ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state~5                                        ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|u_state~4                                                        ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|u_state~5                                                        ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~4                     ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~5                     ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~6                     ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~7                     ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~8                     ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state~6                       ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|burst_state~5                                                 ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|burst_state~6                                                 ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|port_state~2                                                  ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|port_state~3                                                  ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state~5                    ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state~7                    ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state~6                      ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state~4                   ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state~5                   ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state~6                   ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state~4                                         ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state~5                                         ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state~4                                         ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state~5                                         ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.BURST_START          ; Stuck at GND due to stuck port data_in                                                                       ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.0000                ; Stuck at GND due to stuck port data_in                                                                       ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_ARB             ; Stuck at GND due to stuck port data_in                                                                       ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.0000                ; Stuck at GND due to stuck port data_in                                                                       ;
; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|u_state.U_WAIT                                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.BURST_START           ; Stuck at GND due to stuck port data_in                                                                       ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_done                     ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_done                    ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|approval_request           ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|approval_request            ; Lost fanout                                                                                                  ;
; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|slave_sel_done                                              ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|split_enable                                                 ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|split_enable                                                 ; Lost fanout                                                                                                  ;
; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|rx_m1_slave[0]                                              ; Lost fanout                                                                                                  ;
; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|previous_slave_sel[0]                                       ; Lost fanout                                                                                                  ;
; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|rx_m1_slave[1]                                              ; Lost fanout                                                                                                  ;
; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|previous_slave_sel[1]                                       ; Lost fanout                                                                                                  ;
; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|rx_m2_slave[0,1]                                            ; Lost fanout                                                                                                  ;
; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|ARB_BUSY                                                    ; Lost fanout                                                                                                  ;
; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|BUS_BUSY                                                    ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1                     ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done                          ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|data_alter:inc1|delay_counter[2..31]                                               ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|data_alter:inc1|m_instruction[1]                                                   ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|rx_done                      ; Lost fanout                                                                                                  ;
; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|M2_GRANT                                                    ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[0..31]      ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|master_valid               ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_idle                     ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_idle                        ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_idle                      ; Lost fanout                                                                                                  ;
; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|slave_select[0,1]                                           ; Lost fanout                                                                                                  ;
; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|bus_grant[0,1]                                              ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_idle                     ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_idle                        ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_idle                      ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[0..31]             ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[0..31]                 ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|master_ready                 ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|s_valid                                                      ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|s_valid                                                      ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|burst_bit_counter[2..4]                                      ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|master_valid                ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|write_en                   ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|write_en                    ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[0..11]             ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|burst[1..12]                                                 ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_counter[0..3]            ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|s_tx_done                      ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|burst[0]                                                     ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|master_ready               ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|master_ready                  ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|master_ready                ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[0..3]             ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[0..3]               ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1                     ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done                          ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|receive_signal                                 ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|uart_bridge:BRIDGE|count[0..31]                                                    ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|uart_bridge:BRIDGE|time_count[2..31]                                               ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[0..7]                                     ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|tx_done                                        ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|uart_bridge:BRIDGE|m_instruction[1]                                                ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|rx_done                      ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[0..31]      ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[0..31]             ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[0..31]                 ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|burst_bit_counter[2..4]                                      ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[0..11]             ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|burst[1..12]                                                 ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_counter[0..3]            ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|s_tx_done                      ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|burst[0]                                                     ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[0..3]             ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[0..3]               ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|rx_data_2                                      ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|clk_count[0..31]                               ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|bit_count[0..31]                               ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|uart_bridge:BRIDGE|u_send_sig                                                      ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|clk_count[0..31]                               ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|bit_count[0..31]                               ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|receive_signal                                  ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|count[0..31]                                                     ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|time_count[2..31]                                                ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[0..7]                                      ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|tx_done                                         ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|m_instruction[1]                                                 ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|rx_done                       ; Lost fanout                                                                                                  ;
; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|M1_GRANT                                                    ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[0..31]       ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[0..31]              ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[0..31]                  ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|burst_bit_counter[2..4]                                       ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_counter[0..3]             ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[0..2]               ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|s_valid                                                       ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|s_tx_done                       ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[0..3]              ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[0..3]                ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|rx_data_2                                       ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|clk_count[0..31]                                ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|bit_count[0..31]                                ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|u_send_sig                                                       ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|clk_count[0..31]                                ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|bit_count[0..31]                                ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_slave_select             ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_slave_select            ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|data_alter:inc1|delay_counter[0,1]                                                 ; Lost fanout                                                                                                  ;
; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|previous_m2_grant                                           ; Lost fanout                                                                                                  ;
; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|previous_grant[0,1]                                         ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|burst_bit_counter[0,1]                                       ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_burst_num               ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_burst_num                ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|uart_bridge:BRIDGE|time_count[0,1]                                                 ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_done                    ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|uart_bridge:BRIDGE|m_state                                                         ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|burst_bit_counter[0,1]                                       ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|rx_data_1                                      ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|time_count[0,1]                                                  ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|m_state                                                          ; Lost fanout                                                                                                  ;
; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|previous_m1_grant                                           ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|burst_bit_counter[0,1]                                        ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[3..11]              ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|rx_data_1                                       ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|tx_data                                         ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|tx_data                                        ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|temp_data[2]                                    ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|temp_data[0..7]                                ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|u_data_out[2]                                                    ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|uart_bridge:BRIDGE|u_data_out[0..7]                                                ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[0..7]                       ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_data                    ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_data                     ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|temp_data[0..7]            ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|temp_data[0..7]             ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|data_alter:inc1|data_to_master[0..7]                                               ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|m_data_out[0..7]                                                 ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|data_alter:inc1|output_data[0..7]                                                  ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[0..7]                       ; Lost fanout                                                                                                  ;
; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|arbiter_state.000                                           ; Lost fanout                                                                                                  ;
; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|arbiter_state.M1_RQST_STATE                                 ; Lost fanout                                                                                                  ;
; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|arbiter_state.M2_RQST_STATE                                 ; Lost fanout                                                                                                  ;
; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|arbiter_state.BUS_BUSY_STATE                                ; Lost fanout                                                                                                  ;
; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|arbiter_state.SPLIT_IDLE_STATE                              ; Lost fanout                                                                                                  ;
; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|arbiter_state.SPLIT_M1_GRANT_STATE                          ; Lost fanout                                                                                                  ;
; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|arbiter_state.SPLIT_M2_GRANT_STATE                          ; Lost fanout                                                                                                  ;
; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|arbiter_state.SPLIT_BUSY_STATE                              ; Lost fanout                                                                                                  ;
; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|slave_addr_state.addr_1                                     ; Lost fanout                                                                                                  ;
; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|slave_addr_state.addr_2                                     ; Lost fanout                                                                                                  ;
; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|slave_addr_state.00                                         ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|data_alter:inc1|inc_state.DISPLAY_AND_INCREMENT                                    ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|data_alter:inc1|inc_state.DATA_SEND                                                ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|data_alter:inc1|inc_state.00                                                       ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.00000                ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_ARB             ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.SELECT_SLAVE_STATE   ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_APPROVAL        ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_FOR_HANDSHAKE   ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TX_ALL               ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TX_B_ADDR            ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TX_B_NUM_FIRST       ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_BUS             ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_HANDSHAKE_BURST ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST  ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.FINISH               ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.READ_WAIT            ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state.WAIT_HANDSHAKE         ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state.RECEIVE_DATA           ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state.000                    ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|burst_state.BURST_BIT_RX                                     ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|port_state.BURST_END                                         ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|port_state.001                                               ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|port_state.SPLIT                                             ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|port_state.VALID                                             ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.IDLE                ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.DATA_TX             ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_BURST_GAP        ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_RX               ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.1101                  ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state.1101               ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state.ADDR_INC_BURST     ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state.ADDR_HS_WAIT       ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state.READ_BURST_HS_WAIT ; Lost fanout                                                                                                  ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state.ADDR_RX            ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|uart_bridge:BRIDGE|u_state.U_WAIT                                                  ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|uart_bridge:BRIDGE|u_state.000                                                     ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|uart_bridge:BRIDGE|u_state.UART_DATA_OUT                                           ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|uart_bridge:BRIDGE|u_state.UART_ACK_OUT                                            ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|uart_bridge:BRIDGE|u_state.UART_ACK_IN                                             ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.00000                ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.SELECT_SLAVE_STATE   ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_APPROVAL        ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_FOR_HANDSHAKE   ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TX_ALL               ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TX_B_ADDR            ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TX_B_NUM_FIRST       ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_HANDSHAKE_BURST ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST  ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.FINISH               ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.READ_WAIT            ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state.WAIT_HANDSHAKE         ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state.RECEIVE_DATA           ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state.000                    ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|burst_state.BURST_BIT_RX                                     ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|port_state.BURST_END                                         ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|port_state.001                                               ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|port_state.SPLIT                                             ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|port_state.VALID                                             ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.IDLE                ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.DATA_TX             ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_BURST_GAP        ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_RX               ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.1101                  ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state.1101               ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state.ADDR_INC_BURST     ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state.ADDR_HS_WAIT       ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state.READ_BURST_HS_WAIT ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state.ADDR_RX            ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.FINISH                                   ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.IDLE                                     ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.START_BIT                                ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.DATA_BITS                                ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.STOP_BIT                                 ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.FINISH                                   ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.IDLE                                     ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.START_BIT                                ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.DATA_BITS                                ; Lost fanout                                                                                                  ;
; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.STOP_BIT                                 ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|u_state.000                                                      ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|u_state.UART_DATA_OUT                                            ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|u_state.UART_ACK_OUT                                             ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|u_state.UART_ACK_IN                                              ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.00000                 ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_ARB              ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.SELECT_SLAVE_STATE    ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_APPROVAL         ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_FOR_HANDSHAKE    ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TX_ALL                ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TX_B_ADDR             ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TX_B_NUM_FIRST        ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_BUS              ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_HANDSHAKE_BURST  ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST   ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.FINISH                ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.READ_WAIT             ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state.WAIT_HANDSHAKE          ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state.RECEIVE_DATA            ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state.000                     ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|burst_state.BURST_BIT_RX                                      ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|port_state.BURST_END                                          ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|port_state.001                                                ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|port_state.SPLIT                                              ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|port_state.VALID                                              ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.DATA_TX              ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_BURST_GAP         ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state.1101                ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state.ADDR_INC_BURST      ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state.ADDR_HS_WAIT        ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state.READ_BURST_HS_WAIT  ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state.ADDR_RX             ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.FINISH                                    ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.IDLE                                      ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.START_BIT                                 ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.DATA_BITS                                 ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.STOP_BIT                                  ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.FINISH                                    ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.IDLE                                      ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.START_BIT                                 ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.DATA_BITS                                 ; Lost fanout                                                                                                  ;
; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.STOP_BIT                                  ; Lost fanout                                                                                                  ;
; Total Number of Removed Registers = 1469                                                                       ;                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------+
; Register name                                                                                         ; Reason for Removal        ; Registers Removed due to This Register                                                                          ;
+-------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------+
; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|m_burst_num[11]                                         ; Stuck at GND              ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[0],                ;
;                                                                                                       ; due to stuck port data_in ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|read_en,                     ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|read_en_in1,                      ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|read_en_in1,                      ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_done,                     ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_idle,                     ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_idle,                        ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_idle,                      ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_idle,                     ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_idle,                        ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_idle,                      ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|master_ready,                 ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|s_valid,                                                      ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|s_valid,                                                      ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|burst_bit_counter[4],                                         ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|master_valid,                ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|write_en,                   ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|write_en,                    ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[1],                 ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[0],                 ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|s_tx_done,                      ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|burst[0],                                                     ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|master_ready,               ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|master_ready,                  ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[0],                ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[1],                  ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[0],                  ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|burst_bit_counter[4],                                         ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[1],                 ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[0],                 ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|s_tx_done,                      ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|burst[0],                                                     ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[0],                ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[1],                  ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[0],                  ;
;                                                                                                       ;                           ; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|M1_GRANT,                                                    ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[29],          ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[28],          ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[31],                     ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[30],                     ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[29],                     ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|m_data_out[7],                                                    ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|m_data_out[6],                                                    ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|m_data_out[5],                                                    ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|m_data_out[4],                                                    ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|m_data_out[3],                                                    ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|m_data_out[2],                                                    ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|m_data_out[1],                                                    ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|m_data_out[0],                                                    ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_BUS,             ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.IDLE,                ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_BURST_GAP,        ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.IDLE,                ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_BURST_GAP,        ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state.ADDR_INC_BURST,     ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state.ADDR_HS_WAIT,       ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state.READ_BURST_HS_WAIT, ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state.ADDR_RX,            ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_BUS,              ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state.WAIT_HANDSHAKE,          ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state.RECEIVE_DATA,            ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state.000                      ;
; data_alter_module:INCREMENT|data_alter:inc1|m_instruction[0]                                          ; Stuck at GND              ; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|read_en,                    ;
;                                                                                                       ; due to stuck port data_in ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|split_enable,                                                 ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|split_enable,                                                 ;
;                                                                                                       ;                           ; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|M2_GRANT,                                                    ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[31],         ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|master_valid,               ;
;                                                                                                       ;                           ; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|slave_select[1],                                             ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[9],                 ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[8],                 ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[7],                 ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[6],                 ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[2],                 ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_counter[1],               ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_counter[0],               ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[9],                 ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[8],                 ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[7],                 ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[6],                 ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[2],                 ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_counter[1],               ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_counter[0],               ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|temp_data[7],               ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|temp_data[6],               ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|temp_data[5],               ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|data_alter:inc1|data_to_master[7],                                                  ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|data_alter:inc1|data_to_master[6],                                                  ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|data_alter:inc1|data_to_master[5],                                                  ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|data_alter:inc1|output_data[7],                                                     ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|data_alter:inc1|output_data[6],                                                     ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|data_alter:inc1|output_data[5],                                                     ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[7],                          ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[6],                          ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[5],                          ;
;                                                                                                       ;                           ; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|arbiter_state.M1_RQST_STATE,                                 ;
;                                                                                                       ;                           ; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|arbiter_state.M2_RQST_STATE,                                 ;
;                                                                                                       ;                           ; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|arbiter_state.SPLIT_BUSY_STATE,                              ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|port_state.SPLIT,                                             ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|port_state.SPLIT                                              ;
; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state~4                                ; Lost Fanouts              ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|rx_data_2,                                       ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|clk_count[31],                                   ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|clk_count[30],                                   ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|bit_count[31],                                   ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|bit_count[30],                                   ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|bit_count[29],                                   ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|rx_data_1,                                       ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|tx_data,                                        ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|temp_data[7],                                   ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|temp_data[6],                                   ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|temp_data[5],                                   ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|temp_data[4],                                   ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|temp_data[3],                                   ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|temp_data[2],                                   ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|temp_data[1],                                   ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_bridge:BRIDGE|u_data_out[7],                                                   ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_bridge:BRIDGE|u_data_out[6],                                                   ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_bridge:BRIDGE|u_data_out[5],                                                   ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_bridge:BRIDGE|u_data_out[4],                                                   ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_bridge:BRIDGE|u_data_out[3],                                                   ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_bridge:BRIDGE|u_data_out[2],                                                   ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_bridge:BRIDGE|u_data_out[1],                                                   ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[7],                          ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[6],                          ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[5],                          ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[4],                          ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[3],                          ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[2],                          ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[1],                          ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_data,                    ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_data,                     ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.FINISH,                                    ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.IDLE,                                      ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.START_BIT,                                 ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.DATA_BITS,                                 ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.STOP_BIT                                   ;
; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|m_instruction[0]                                        ; Stuck at GND              ; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_done,                    ;
;                                                                                                       ; due to stuck port data_in ; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|approval_request,           ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|approval_request,            ;
;                                                                                                       ;                           ; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|slave_sel_done,                                              ;
;                                                                                                       ;                           ; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|rx_m1_slave[0],                                              ;
;                                                                                                       ;                           ; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|previous_slave_sel[0],                                       ;
;                                                                                                       ;                           ; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|rx_m1_slave[1],                                              ;
;                                                                                                       ;                           ; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|previous_slave_sel[1],                                       ;
;                                                                                                       ;                           ; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|rx_m2_slave[1],                                              ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|data_alter:inc1|m_instruction[1],                                                   ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|rx_done,                      ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[29],         ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[28],         ;
;                                                                                                       ;                           ; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|slave_select[0],                                             ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[31],                    ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[30],                    ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|rx_done,                       ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_slave_select,             ;
;                                                                                                       ;                           ; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|previous_m2_grant,                                           ;
;                                                                                                       ;                           ; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|previous_grant[1],                                           ;
;                                                                                                       ;                           ; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|previous_grant[0],                                           ;
;                                                                                                       ;                           ; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|previous_m1_grant,                                           ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|temp_data[7],                ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|temp_data[6],                ;
;                                                                                                       ;                           ; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|arbiter_state.BUS_BUSY_STATE,                                ;
;                                                                                                       ;                           ; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|slave_addr_state.addr_1,                                     ;
;                                                                                                       ;                           ; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|slave_addr_state.addr_2,                                     ;
;                                                                                                       ;                           ; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|slave_addr_state.00,                                         ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_ARB,             ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.SELECT_SLAVE_STATE,   ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state.WAIT_HANDSHAKE,         ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state.RECEIVE_DATA,           ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state.000,                    ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_ARB,              ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.SELECT_SLAVE_STATE     ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1             ; Stuck at GND              ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[0],                           ;
;                                                                                                       ; due to stuck port data_in ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[7],                           ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[6],                           ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[5],                           ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[4],                           ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[3],                           ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[2],                           ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[1],                           ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|u_data_out[5],                                                    ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|u_data_out[4],                                                    ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|u_data_out[1],                                                    ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|u_data_out[0],                                                    ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|temp_data[5],                                    ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|temp_data[4],                                    ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|temp_data[1],                                    ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|temp_data[0],                                    ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|receive_signal,                                  ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[7],                                         ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|tx_done,                                         ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[2],                   ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[1],                   ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[0],                   ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|clk_count[29],                                   ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|clk_count[28],                                   ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|bit_count[3],                                    ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|bit_count[2],                                    ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|bit_count[1],                                    ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|bit_count[0],                                    ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|u_send_sig,                                                       ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|clk_count[29],                                   ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|clk_count[28],                                   ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|bit_count[2],                                    ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|temp_data[2],                                    ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|u_data_out[2]                                                     ;
; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.BURST_START ; Stuck at GND              ; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[30],                ;
;                                                                                                       ; due to stuck port data_in ; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|temp_data[4],               ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|temp_data[3],               ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|temp_data[2],               ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|temp_data[1],               ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|data_alter:inc1|data_to_master[4],                                                  ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|data_alter:inc1|data_to_master[3],                                                  ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|data_alter:inc1|data_to_master[2],                                                  ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|data_alter:inc1|data_to_master[1],                                                  ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|data_alter:inc1|output_data[4],                                                     ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|data_alter:inc1|output_data[3],                                                     ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|data_alter:inc1|output_data[2],                                                     ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|data_alter:inc1|output_data[1],                                                     ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[4],                          ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[3],                          ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[2],                          ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[1],                          ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.00000,                ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_APPROVAL,        ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_FOR_HANDSHAKE,   ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TX_ALL,               ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TX_B_ADDR,            ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.FINISH                ;
; bridge_module:OUTPUT_BRIDGE|uart_bridge:BRIDGE|u_state~4                                              ; Lost Fanouts              ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1,                     ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done,                          ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_bridge:BRIDGE|time_count[31],                                                  ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_bridge:BRIDGE|time_count[30],                                                  ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_bridge:BRIDGE|time_count[29],                                                  ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[7],                                        ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|tx_done,                                        ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|bit_count[3],                                   ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|bit_count[2],                                   ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|bit_count[1],                                   ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|bit_count[0],                                   ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|clk_count[29],                                  ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|clk_count[28],                                  ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_bridge:BRIDGE|u_state.UART_DATA_OUT,                                           ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_bridge:BRIDGE|u_state.UART_ACK_IN                                              ;
; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state~4                               ; Lost Fanouts              ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|rx_data_2,                                      ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|clk_count[31],                                  ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|clk_count[30],                                  ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|bit_count[31],                                  ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|bit_count[30],                                  ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|bit_count[29],                                  ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|rx_data_1,                                      ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|tx_data,                                         ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.FINISH,                                   ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.IDLE,                                     ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.START_BIT,                                ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.DATA_BITS,                                ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|state.STOP_BIT                                  ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|burst[0]                                             ; Stuck at GND              ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|burst_bit_counter[4],                                          ;
;                                                                                                       ; due to stuck port data_in ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|burst_bit_counter[3],                                          ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|burst_bit_counter[2],                                          ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_counter[3],                ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_counter[2],                ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_counter[1],                ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_counter[0],                ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|s_tx_done,                       ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[0],                 ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|burst_bit_counter[1],                                          ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|burst_bit_counter[0],                                          ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state.1101                 ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.BURST_START  ; Stuck at GND              ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[30],                 ;
;                                                                                                       ; due to stuck port data_in ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|temp_data[5],                ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|temp_data[4],                ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|temp_data[3],                ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|temp_data[2],                ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|temp_data[1],                ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.00000,                 ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_APPROVAL,         ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_FOR_HANDSHAKE,    ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TX_ALL,                ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TX_B_ADDR,             ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.FINISH                 ;
; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state~4                               ; Lost Fanouts              ; bridge_module:OUTPUT_BRIDGE|uart_bridge:BRIDGE|u_send_sig,                                                      ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|clk_count[31],                                  ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|clk_count[30],                                  ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|bit_count[31],                                  ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|bit_count[30],                                  ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|bit_count[29],                                  ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.FINISH,                                   ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.IDLE,                                     ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.START_BIT,                                ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.DATA_BITS,                                ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.STOP_BIT                                  ;
; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state~4                                ; Lost Fanouts              ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|clk_count[31],                                   ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|clk_count[30],                                   ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|bit_count[31],                                   ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|bit_count[30],                                   ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|bit_count[29],                                   ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.FINISH,                                    ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.IDLE,                                      ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.START_BIT,                                 ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.DATA_BITS,                                 ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|state.STOP_BIT                                   ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|read_en_in1              ; Stuck at GND              ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done,                           ;
;                                                                                                       ; due to stuck port data_in ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|counterlogic[0],                                               ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|counterlogic[1],                                               ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|counterlogic[2],                                               ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|counterlogic[3],                                               ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[11],                 ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[10],                 ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[9],                  ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[8]                   ;
; bridge_module:OUTPUT_BRIDGE|uart_bridge:BRIDGE|m_instruction[0]                                       ; Stuck at GND              ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|rx_done,                      ;
;                                                                                                       ; due to stuck port data_in ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[31],                    ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[30],                    ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[29],                    ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[28],                    ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[27],                    ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state.WAIT_HANDSHAKE,         ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|state.RECEIVE_DATA            ;
; bridge_module:OUTPUT_BRIDGE|uart_bridge:BRIDGE|m_burst_num[11]                                        ; Stuck at GND              ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|burst_count[0],               ;
;                                                                                                       ; due to stuck port data_in ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|receive_signal,                                 ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_bridge:BRIDGE|m_instruction[1],                                                ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|clk_count[29],                                  ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|clk_count[28],                                  ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_done,                    ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_bridge:BRIDGE|m_state                                                          ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state~6            ; Lost Fanouts              ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|write_en_in1,                     ;
;                                                                                                       ;                           ; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|bus_grant[1],                                                ;
;                                                                                                       ;                           ; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|bus_grant[0],                                                ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[3],                  ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[2],                  ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_RX,               ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.1101                   ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|port_state~2                                        ; Lost Fanouts              ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[11],                ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[10],                ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_counter[3],               ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_counter[2],               ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|port_state.BURST_END,                                         ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|port_state.001,                                               ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|port_state.VALID                                              ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~4           ; Lost Fanouts              ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[31],         ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[30],         ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.SELECT_SLAVE_STATE,   ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TX_ALL,               ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TX_B_NUM_FIRST,       ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST,  ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.READ_WAIT             ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|port_state~2                                        ; Lost Fanouts              ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[11],                ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[10],                ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_counter[3],               ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_counter[2],               ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|port_state.BURST_END,                                         ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|port_state.001,                                               ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|port_state.VALID                                              ;
; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|m_slave_select[1]                                       ; Stuck at GND              ; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|ARB_BUSY,                                                    ;
;                                                                                                       ; due to stuck port data_in ; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|BUS_BUSY,                                                    ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|m_instruction[1],                                                 ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[0],           ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|m_state,                                                          ;
;                                                                                                       ;                           ; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|arbiter_state.000                                            ;
; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|u_state~4                                               ; Lost Fanouts              ; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|time_count[31],                                                   ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|time_count[30],                                                   ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|time_count[29],                                                   ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[6],                                         ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|u_state.UART_DATA_OUT,                                            ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|u_state.UART_ACK_IN                                               ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~4            ; Lost Fanouts              ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[31],          ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[30],          ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TX_B_NUM_FIRST,        ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_HANDSHAKE_BURST,  ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST,   ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.READ_WAIT              ;
; data_alter_module:INCREMENT|data_alter:inc1|delay_counter[31]                                         ; Lost Fanouts              ; data_alter_module:INCREMENT|data_alter:inc1|delay_counter[30],                                                  ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|data_alter:inc1|delay_counter[29],                                                  ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|data_alter:inc1|inc_state.DISPLAY_AND_INCREMENT,                                    ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|data_alter:inc1|inc_state.DATA_SEND,                                                ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|data_alter:inc1|inc_state.00                                                        ;
; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~4           ; Lost Fanouts              ; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[30],         ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TX_B_NUM_FIRST,       ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_HANDSHAKE_BURST, ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TRANSMIT_DATA_BURST,  ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.READ_WAIT             ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state~4         ; Lost Fanouts              ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|burst[12],                                                    ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|burst_bit_counter[1],                                         ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|burst_bit_counter[0],                                         ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_burst_num,               ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_burst_num                 ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|burst[12]                                            ; Stuck at GND              ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[7],                  ;
;                                                                                                       ; due to stuck port data_in ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[6],                  ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[5],                  ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[4],                  ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[3]                   ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state~7          ; Lost Fanouts              ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|master_ready,                ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[3],                ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[2],                ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.DATA_TX              ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.IDLE        ; Lost Fanouts              ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[3],                 ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[2],                 ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[1],                 ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.DATA_TX               ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state~6            ; Lost Fanouts              ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[3],                  ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[2],                  ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_RX,               ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.1101                   ;
; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|arbiter_state~4                                    ; Lost Fanouts              ; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|rx_m2_slave[0],                                              ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|tx_slave_select,            ;
;                                                                                                       ;                           ; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|arbiter_state.SPLIT_IDLE_STATE,                              ;
;                                                                                                       ;                           ; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|arbiter_state.SPLIT_M1_GRANT_STATE                           ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|rx_done                 ; Lost Fanouts              ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state.ADDR_INC_BURST,     ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state.ADDR_HS_WAIT,       ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state.READ_BURST_HS_WAIT, ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state.ADDR_RX             ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|port_state~2                                         ; Lost Fanouts              ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|port_state.BURST_END,                                          ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|port_state.001,                                                ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|port_state.VALID                                               ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~5           ; Lost Fanouts              ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[29],         ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_APPROVAL,        ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_HANDSHAKE_BURST  ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state~7          ; Lost Fanouts              ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[3],                ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[2],                ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.DATA_TX              ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state~4         ; Lost Fanouts              ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|burst[12],                                                    ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|burst_bit_counter[1],                                         ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|burst_bit_counter[0]                                          ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state~4          ; Lost Fanouts              ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state.ADDR_INC_BURST,      ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state.ADDR_HS_WAIT,        ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state.READ_BURST_HS_WAIT   ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|burst_state~6                                       ; Lost Fanouts              ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|burst_bit_counter[3],                                         ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|burst_bit_counter[2],                                         ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|burst_state.BURST_BIT_RX                                      ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_ARB    ; Stuck at GND              ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.00000,                ;
;                                                                                                       ; due to stuck port data_in ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.TX_B_ADDR,            ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.FINISH                ;
; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|temp_data[0]      ; Lost Fanouts              ; data_alter_module:INCREMENT|data_alter:inc1|data_to_master[0],                                                  ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|data_alter:inc1|output_data[0],                                                     ;
;                                                                                                       ;                           ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[0]                           ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|burst_state~6                                       ; Lost Fanouts              ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|burst_bit_counter[3],                                         ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|burst_bit_counter[2],                                         ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|burst_state.BURST_BIT_RX                                      ;
; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|u_state~5                                               ; Lost Fanouts              ; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|u_state.000,                                                      ;
;                                                                                                       ;                           ; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|u_state.UART_ACK_OUT                                              ;
; bridge_module:OUTPUT_BRIDGE|uart_bridge:BRIDGE|u_state~5                                              ; Lost Fanouts              ; bridge_module:OUTPUT_BRIDGE|uart_bridge:BRIDGE|u_state.000,                                                     ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_bridge:BRIDGE|u_state.UART_ACK_OUT                                             ;
; bridge_module:OUTPUT_BRIDGE|uart_bridge:BRIDGE|count[31]                                              ; Lost Fanouts              ; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[6],                                        ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|uart_bridge:BRIDGE|u_state.U_WAIT                                                   ;
; bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|temp_data[0]                          ; Lost Fanouts              ; bridge_module:OUTPUT_BRIDGE|uart_bridge:BRIDGE|u_data_out[0],                                                   ;
;                                                                                                       ;                           ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data[0]                           ;
; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[31]   ; Lost Fanouts              ; data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[31]                 ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state~6          ; Lost Fanouts              ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state.ADDR_RX              ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[31]   ; Lost Fanouts              ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[31]                 ;
; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|arbiter_state~5                                    ; Lost Fanouts              ; InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|arbiter_state.SPLIT_M2_GRANT_STATE                           ;
; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|burst_count[31]    ; Lost Fanouts              ; bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[31]                  ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.0000       ; Stuck at GND              ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[1]                 ;
;                                                                                                       ; due to stuck port data_in ;                                                                                                                 ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state~5         ; Lost Fanouts              ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state.1101                ;
; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state~6           ; Lost Fanouts              ; bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state.WAIT_FOR_HANDSHAKE    ;
; bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|u_state.U_WAIT                                          ; Stuck at GND              ; bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|data[5]                                          ;
;                                                                                                       ; due to stuck port data_in ;                                                                                                                 ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.1101          ; Lost Fanouts              ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_state.DATA_BURST_GAP          ;
; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state~5         ; Lost Fanouts              ; data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_state.1101                ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|burst_state~6                                        ; Lost Fanouts              ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|burst_state.BURST_BIT_RX                                       ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_idle                ; Lost Fanouts              ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[3]                    ;
; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|port_state~3                                         ; Lost Fanouts              ; bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|port_state.SPLIT                                               ;
; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_state.0000       ; Stuck at GND              ; bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[1]                 ;
;                                                                                                       ; due to stuck port data_in ;                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Top_combined|data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|temp_data[7]       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Top_combined|bridge_module:OUTPUT_BRIDGE|uart_bridge:BRIDGE|u_data_out[6]                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Top_combined|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|temp_data[6]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Top_combined|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|burst_bit_counter[2]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Top_combined|bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[0]             ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |Top_combined|bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|count[22]                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Top_combined|data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[1]        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Top_combined|bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT|data_counter[2]        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |Top_combined|data_alter_module:INCREMENT|data_alter:inc1|delay_counter[22]                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |Top_combined|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[6]              ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |Top_combined|bridge_module:OUTPUT_BRIDGE|uart_bridge:BRIDGE|count[18]                                               ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |Top_combined|data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[3]          ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |Top_combined|bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|data_counter[3]          ;
; 6:1                ; 12 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_combined|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[5]          ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |Top_combined|bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|bit_count[15]                          ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |Top_combined|bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|bit_count[11]                          ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |Top_combined|bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|bit_count[31]                           ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |Top_combined|bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|bit_count[27]                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Top_combined|data_alter_module:INCREMENT|data_alter:inc1|output_data[5]                                             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |Top_combined|data_alter_module:INCREMENT|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT|count[0]             ;
; 7:1                ; 12 bits   ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; Yes        ; |Top_combined|data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[3]         ;
; 7:1                ; 12 bits   ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; Yes        ; |Top_combined|bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|burst_counter[0]         ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |Top_combined|bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|clk_count[13]                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |Top_combined|bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX|clk_count[0]                            ;
; 7:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |Top_combined|bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE|time_count[19]                                           ;
; 8:1                ; 4 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |Top_combined|bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_counter[0]        ;
; 7:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |Top_combined|bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|clk_count[21]                          ;
; 7:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |Top_combined|bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX|clk_count[6]                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; Yes        ; |Top_combined|data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|write_en           ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |Top_combined|bridge_module:OUTPUT_BRIDGE|uart_bridge:BRIDGE|time_count[12]                                          ;
; 9:1                ; 32 bits   ; 192 LEs       ; 0 LEs                ; 192 LEs                ; Yes        ; |Top_combined|bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[0]         ;
; 10:1               ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |Top_combined|data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_counter[3]       ;
; 10:1               ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |Top_combined|bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT|address_counter[1]       ;
; 11:1               ; 32 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |Top_combined|data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[31]        ;
; 11:1               ; 32 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |Top_combined|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|B_COUNT[7]          ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |Top_combined|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|bus_grant[1]                                        ;
; 15:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |Top_combined|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|slave_select[0]                                     ;
; 17:1               ; 2 bits    ; 22 LEs        ; 8 LEs                ; 14 LEs                 ; Yes        ; |Top_combined|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1|M1_GRANT                                            ;
; 19:1               ; 32 bits   ; 384 LEs       ; 32 LEs               ; 352 LEs                ; Yes        ; |Top_combined|bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[0]  ;
; 23:1               ; 32 bits   ; 480 LEs       ; 32 LEs               ; 448 LEs                ; Yes        ; |Top_combined|data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[20] ;
; 23:1               ; 32 bits   ; 480 LEs       ; 32 LEs               ; 448 LEs                ; Yes        ; |Top_combined|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|ADR_DATA_COUNT[24]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Top_combined|InterConn_Wrapper:BUS|InterConn_Multiplexer:Mux1|M2_SLAVE_READY                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Top_combined|InterConn_Wrapper:BUS|InterConn_Multiplexer:Mux1|S2_WRITE_EN                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Top_combined|InterConn_Wrapper:BUS|InterConn_Multiplexer:Mux1|S1_M_READY                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Top_combined|bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Top_combined|InterConn_Wrapper:BUS|InterConn_Multiplexer:Mux1|M1_SLAVE_VALID                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Top_combined|bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT|state               ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Top_combined|data_alter_module:INCREMENT|data_alter:inc1|Selector10                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Top_combined ;
+-------------------+----------+-----------------------------------------------+
; Parameter Name    ; Value    ; Type                                          ;
+-------------------+----------+-----------------------------------------------+
; BAUDRATE          ; 19200    ; Signed Integer                                ;
; CLOCK_FREQUENCY   ; 50000000 ; Signed Integer                                ;
; CLOCK_DIVIDE      ; 1        ; Signed Integer                                ;
; SLAVE_LEN         ; 2        ; Signed Integer                                ;
; ADDR_LEN          ; 12       ; Signed Integer                                ;
; DATA_LEN          ; 8        ; Signed Integer                                ;
; BURST_LEN         ; 12       ; Signed Integer                                ;
; MAX_COUNT_CLK     ; 4        ; Signed Integer                                ;
; CLKS_PER_BIT      ; 20       ; Signed Integer                                ;
; MAX_COUNT_TIMEOUT ; 500      ; Signed Integer                                ;
; DELAY_COUNT       ; 20       ; Signed Integer                                ;
+-------------------+----------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bridge_module:INPUT_BRIDGE ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; SLAVE_LEN      ; 2     ; Signed Integer                                 ;
; ADDR_LEN       ; 12    ; Signed Integer                                 ;
; DATA_LEN       ; 8     ; Signed Integer                                 ;
; BURST_LEN      ; 12    ; Signed Integer                                 ;
; CLKS_PER_BIT   ; 20    ; Signed Integer                                 ;
; MAX_COUNT      ; 500   ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bridge_module:INPUT_BRIDGE|uart_port:UART_PORT ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; DATA_LEN       ; 8     ; Signed Integer                                                     ;
; CLKS_PER_BIT   ; 20    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; DATA_LEN       ; 8     ; Signed Integer                                                                     ;
; CLKS_PER_BIT   ; 20    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; DATA_LEN       ; 8     ; Signed Integer                                                                     ;
; CLKS_PER_BIT   ; 20    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; IDLE           ; 1101  ; Unsigned Binary                                                                                    ;
; DATA_TX        ; 0001  ; Unsigned Binary                                                                                    ;
; DATA_TX_BURST  ; 0010  ; Unsigned Binary                                                                                    ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; SLAVE_LEN      ; 2     ; Signed Integer                                                         ;
; ADDRESS_LEN    ; 12    ; Signed Integer                                                         ;
; WORD_SIZE      ; 8     ; Signed Integer                                                         ;
; BURST_SIZE     ; 12    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; WORD_SIZE      ; 8     ; Signed Integer                                                                                       ;
; BURST_SIZE     ; 12    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; SLAVE_LEN      ; 2     ; Signed Integer                                                                                         ;
; ADDRESS_LEN    ; 12    ; Signed Integer                                                                                         ;
; WORD_SIZE      ; 8     ; Signed Integer                                                                                         ;
; BURST_SIZE     ; 12    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; SLAVE_LEN      ; 2     ; Signed Integer                                                    ;
; ADDR_LEN       ; 12    ; Signed Integer                                                    ;
; DATA_LEN       ; 8     ; Signed Integer                                                    ;
; BURST_LEN      ; 12    ; Signed Integer                                                    ;
; CLKS_PER_BIT   ; 20    ; Signed Integer                                                    ;
; MAX_COUNT      ; 500   ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bridge_module:OUTPUT_BRIDGE ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; SLAVE_LEN      ; 2     ; Signed Integer                                  ;
; ADDR_LEN       ; 12    ; Signed Integer                                  ;
; DATA_LEN       ; 8     ; Signed Integer                                  ;
; BURST_LEN      ; 12    ; Signed Integer                                  ;
; CLKS_PER_BIT   ; 20    ; Signed Integer                                  ;
; MAX_COUNT      ; 500   ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; DATA_LEN       ; 8     ; Signed Integer                                                      ;
; CLKS_PER_BIT   ; 20    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; DATA_LEN       ; 8     ; Signed Integer                                                                      ;
; CLKS_PER_BIT   ; 20    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bridge_module:OUTPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; DATA_LEN       ; 8     ; Signed Integer                                                                      ;
; CLKS_PER_BIT   ; 20    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bridge_module:OUTPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; IDLE           ; 1101  ; Unsigned Binary                                                                                     ;
; DATA_TX        ; 0001  ; Unsigned Binary                                                                                     ;
; DATA_TX_BURST  ; 0010  ; Unsigned Binary                                                                                     ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; SLAVE_LEN      ; 2     ; Signed Integer                                                          ;
; ADDRESS_LEN    ; 12    ; Signed Integer                                                          ;
; WORD_SIZE      ; 8     ; Signed Integer                                                          ;
; BURST_SIZE     ; 12    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; WORD_SIZE      ; 8     ; Signed Integer                                                                                        ;
; BURST_SIZE     ; 12    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bridge_module:OUTPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; SLAVE_LEN      ; 2     ; Signed Integer                                                                                          ;
; ADDRESS_LEN    ; 12    ; Signed Integer                                                                                          ;
; WORD_SIZE      ; 8     ; Signed Integer                                                                                          ;
; BURST_SIZE     ; 12    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bridge_module:OUTPUT_BRIDGE|uart_bridge:BRIDGE ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; SLAVE_LEN      ; 2     ; Signed Integer                                                     ;
; ADDR_LEN       ; 12    ; Signed Integer                                                     ;
; DATA_LEN       ; 8     ; Signed Integer                                                     ;
; BURST_LEN      ; 12    ; Signed Integer                                                     ;
; CLKS_PER_BIT   ; 20    ; Signed Integer                                                     ;
; MAX_COUNT      ; 500   ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_alter_module:INCREMENT ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; SLAVE_LEN      ; 2     ; Signed Integer                                  ;
; ADDR_LEN       ; 12    ; Signed Integer                                  ;
; DATA_LEN       ; 8     ; Signed Integer                                  ;
; BURST_LEN      ; 12    ; Signed Integer                                  ;
; DELAY_COUNT    ; 20    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_alter_module:INCREMENT|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; IDLE           ; 1101  ; Unsigned Binary                                                                                     ;
; DATA_TX        ; 0001  ; Unsigned Binary                                                                                     ;
; DATA_TX_BURST  ; 0010  ; Unsigned Binary                                                                                     ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_alter_module:INCREMENT|master_port:MASTER_PORT ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; SLAVE_LEN      ; 2     ; Signed Integer                                                          ;
; ADDRESS_LEN    ; 12    ; Signed Integer                                                          ;
; WORD_SIZE      ; 8     ; Signed Integer                                                          ;
; BURST_SIZE     ; 12    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_alter_module:INCREMENT|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; WORD_SIZE      ; 8     ; Signed Integer                                                                                        ;
; BURST_SIZE     ; 12    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_alter_module:INCREMENT|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; SLAVE_LEN      ; 2     ; Signed Integer                                                                                          ;
; ADDRESS_LEN    ; 12    ; Signed Integer                                                                                          ;
; WORD_SIZE      ; 8     ; Signed Integer                                                                                          ;
; BURST_SIZE     ; 12    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_alter_module:INCREMENT|data_alter:inc1 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; DELAY_COUNT    ; 20    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1 ;
+----------------------+-------+------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                             ;
+----------------------+-------+------------------------------------------------------------------+
; IDLE_STATE           ; 000   ; Unsigned Binary                                                  ;
; M1_RQST_STATE        ; 001   ; Unsigned Binary                                                  ;
; M2_RQST_STATE        ; 010   ; Unsigned Binary                                                  ;
; BUS_BUSY_STATE       ; 011   ; Unsigned Binary                                                  ;
; SPLIT_IDLE_STATE     ; 100   ; Unsigned Binary                                                  ;
; SPLIT_M1_GRANT_STATE ; 101   ; Unsigned Binary                                                  ;
; SPLIT_M2_GRANT_STATE ; 110   ; Unsigned Binary                                                  ;
; SPLIT_BUSY_STATE     ; 111   ; Unsigned Binary                                                  ;
+----------------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "InterConn_Wrapper:BUS"                                                                     ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; S1_CLK      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; S1_RST      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; S2_CLK      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; S2_RST      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; S3_CLK      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; S3_RST      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; S3_M_VALID  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; S3_M_READY  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; S3_RX_ADDR  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; S3_RX_DATA  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; S3_WRITE_EN ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; S3_READ_EN  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; S3_RX_BURST ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_alter_module:INCREMENT|master_port:MASTER_PORT"                                           ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; slave_select[1] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; slave_select[0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; burst_num       ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_in         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_done         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; new_rx          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_alter_module:INCREMENT|slave_port:SLAVE_PORT"                                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; address        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; read_enable_in ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "data_alter_module:INCREMENT" ;
+---------------+-------+----------+----------------------+
; Port          ; Type  ; Severity ; Details              ;
+---------------+-------+----------+----------------------+
; s_slave_delay ; Input ; Info     ; Stuck at GND         ;
+---------------+-------+----------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bridge_module:OUTPUT_BRIDGE"                                                                                                                               ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; s_slave_delay      ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; m_arbitor_busy     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; m_bus_busy         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; m_approval_grant   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; m_approval_request ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; m_tx_slave_select  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; m_trans_done       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; m_rx_data          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; m_tx_address       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; m_tx_data          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; m_tx_burst_num     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; m_slave_valid      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; m_slave_ready      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; m_master_valid     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; m_master_ready     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; m_write_en         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; m_read_en          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; write_en_in1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bridge_module:INPUT_BRIDGE"                                                                                                                            ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; s_slave_delay  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; s_read_en      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; s_write_en     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; s_master_ready ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; s_master_valid ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; s_slave_valid  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; s_slave_ready  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; s_rx_address   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; s_rx_data      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; s_rx_burst     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; s_tx_data      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; s_split_en     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 28                          ;
; cycloneiii_lcell_comb ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Sat Dec 02 14:17:17 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SystemBus -c SystemBus
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file data_alter.sv
    Info (12023): Found entity 1: data_alter File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/data_alter.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx .sv
    Info (12023): Found entity 1: uart_tx File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/uart_tx .sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx .sv
    Info (12023): Found entity 1: uart_rx File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/uart_rx .sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file uart_port.sv
    Info (12023): Found entity 1: uart_port File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/uart_port.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file uart_bridge.sv
    Info (12023): Found entity 1: uart_bridge File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/uart_bridge.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file bridge_module.sv
    Info (12023): Found entity 1: bridge_module File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/bridge_module.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file scaledclock.sv
    Info (12023): Found entity 1: scaledclock File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/scaledclock.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file slave_wrapper.sv
    Info (12023): Found entity 1: slave_wrapper File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file slave_port.sv
    Info (12023): Found entity 1: slave_port File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_port.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file slave_out_port.sv
    Info (12023): Found entity 1: slave_out_port File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_out_port.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file slave_in_port.sv
    Info (12023): Found entity 1: slave_in_port File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file interconn_wrapper.sv
    Info (12023): Found entity 1: InterConn_Wrapper File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Wrapper.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file interconn_multiplexer.sv
    Info (12023): Found entity 1: InterConn_Multiplexer File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Multiplexer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file interconn_arbitter.sv
    Info (12023): Found entity 1: InterConn_Arbitter File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Arbitter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file master_out_port.sv
    Info (12023): Found entity 1: master_out_port File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file master_in_port.sv
    Info (12023): Found entity 1: master_in_port File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_in_port.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file master_port.sv
    Info (12023): Found entity 1: master_port File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_port.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file top.sv
    Info (12023): Found entity 1: Top File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file top_tb.sv
    Info (12023): Found entity 1: Top_tb File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file master_module.sv
    Info (12023): Found entity 1: master_module File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_module.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file event_handler.sv
    Info (12023): Found entity 1: event_handler File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/event_handler.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file input_commands.sv
    Info (12023): Found entity 1: input_commands File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/input_commands.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file bram.v
    Info (12023): Found entity 1: BRAM File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file top_directtomaster.sv
    Info (12023): Found entity 1: Top_directToMaster File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tb_top_directtomaster.sv
    Info (12023): Found entity 1: tb_Top_directToMaster File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file top_combined.sv
    Info (12023): Found entity 1: Top_combined File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_combined.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file data_alter_module.sv
    Info (12023): Found entity 1: data_alter_module File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/data_alter_module.sv Line: 3
Warning (10222): Verilog HDL Parameter Declaration warning at data_alter.sv(24): Parameter Declaration in module "data_alter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/data_alter.sv Line: 24
Warning (10222): Verilog HDL Parameter Declaration warning at data_alter.sv(25): Parameter Declaration in module "data_alter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/data_alter.sv Line: 25
Warning (10222): Verilog HDL Parameter Declaration warning at data_alter.sv(26): Parameter Declaration in module "data_alter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/data_alter.sv Line: 26
Warning (10222): Verilog HDL Parameter Declaration warning at uart_tx .sv(22): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/uart_tx .sv Line: 22
Warning (10222): Verilog HDL Parameter Declaration warning at uart_rx .sv(19): Parameter Declaration in module "uart_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/uart_rx .sv Line: 19
Warning (10222): Verilog HDL Parameter Declaration warning at uart_bridge.sv(41): Parameter Declaration in module "uart_bridge" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/uart_bridge.sv Line: 41
Warning (10222): Verilog HDL Parameter Declaration warning at uart_bridge.sv(44): Parameter Declaration in module "uart_bridge" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/uart_bridge.sv Line: 44
Warning (10222): Verilog HDL Parameter Declaration warning at master_in_port.sv(27): Parameter Declaration in module "master_in_port" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_in_port.sv Line: 27
Warning (10222): Verilog HDL Parameter Declaration warning at master_out_port.sv(51): Parameter Declaration in module "master_out_port" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv Line: 51
Warning (10222): Verilog HDL Parameter Declaration warning at master_out_port.sv(53): Parameter Declaration in module "master_out_port" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv Line: 53
Warning (10222): Verilog HDL Parameter Declaration warning at input_commands.sv(53): Parameter Declaration in module "input_commands" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/input_commands.sv Line: 53
Warning (10222): Verilog HDL Parameter Declaration warning at input_commands.sv(54): Parameter Declaration in module "input_commands" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/input_commands.sv Line: 54
Warning (10222): Verilog HDL Parameter Declaration warning at input_commands.sv(58): Parameter Declaration in module "input_commands" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/input_commands.sv Line: 58
Warning (10222): Verilog HDL Parameter Declaration warning at event_handler.sv(25): Parameter Declaration in module "event_handler" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/event_handler.sv Line: 25
Warning (10222): Verilog HDL Parameter Declaration warning at Top_directToMaster.sv(30): Parameter Declaration in module "Top_directToMaster" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv Line: 30
Info (12127): Elaborating entity "Top_combined" for the top level hierarchy
Info (12128): Elaborating entity "bridge_module" for hierarchy "bridge_module:INPUT_BRIDGE" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_combined.sv Line: 202
Info (12128): Elaborating entity "uart_port" for hierarchy "bridge_module:INPUT_BRIDGE|uart_port:UART_PORT" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/bridge_module.sv Line: 96
Info (12128): Elaborating entity "uart_tx" for hierarchy "bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_tx:UART_TX" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/uart_port.sv Line: 26
Info (12128): Elaborating entity "uart_rx" for hierarchy "bridge_module:INPUT_BRIDGE|uart_port:UART_PORT|uart_rx:UART_RX" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/uart_port.sv Line: 33
Info (12128): Elaborating entity "slave_port" for hierarchy "bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/bridge_module.sv Line: 122
Warning (10230): Verilog HDL assignment warning at slave_port.sv(225): truncated value with size 32 to match size of target (5) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_port.sv Line: 225
Warning (10230): Verilog HDL assignment warning at slave_port.sv(238): truncated value with size 32 to match size of target (5) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_port.sv Line: 238
Info (12128): Elaborating entity "slave_in_port" for hierarchy "bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_port.sv Line: 80
Warning (10230): Verilog HDL assignment warning at slave_in_port.sv(108): truncated value with size 32 to match size of target (12) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv Line: 108
Warning (10230): Verilog HDL assignment warning at slave_in_port.sv(121): truncated value with size 32 to match size of target (4) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv Line: 121
Warning (10230): Verilog HDL assignment warning at slave_in_port.sv(129): truncated value with size 32 to match size of target (4) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv Line: 129
Warning (10230): Verilog HDL assignment warning at slave_in_port.sv(180): truncated value with size 32 to match size of target (12) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv Line: 180
Warning (10230): Verilog HDL assignment warning at slave_in_port.sv(181): truncated value with size 32 to match size of target (12) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv Line: 181
Warning (10230): Verilog HDL assignment warning at slave_in_port.sv(190): truncated value with size 32 to match size of target (12) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv Line: 190
Warning (10230): Verilog HDL assignment warning at slave_in_port.sv(191): truncated value with size 32 to match size of target (12) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv Line: 191
Warning (10230): Verilog HDL assignment warning at slave_in_port.sv(276): truncated value with size 32 to match size of target (4) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv Line: 276
Info (12128): Elaborating entity "slave_out_port" for hierarchy "bridge_module:INPUT_BRIDGE|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_port.sv Line: 90
Info (10264): Verilog HDL Case Statement information at slave_out_port.sv(34): all case item expressions in this case statement are onehot File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_out_port.sv Line: 34
Info (12128): Elaborating entity "master_port" for hierarchy "bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/bridge_module.sv Line: 157
Info (12128): Elaborating entity "master_in_port" for hierarchy "bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_port.sv Line: 64
Info (12128): Elaborating entity "master_out_port" for hierarchy "bridge_module:INPUT_BRIDGE|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_port.sv Line: 88
Warning (10230): Verilog HDL assignment warning at master_out_port.sv(408): truncated value with size 32 to match size of target (8) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv Line: 408
Warning (10230): Verilog HDL assignment warning at master_out_port.sv(466): truncated value with size 32 to match size of target (8) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv Line: 466
Warning (10230): Verilog HDL assignment warning at master_out_port.sv(481): truncated value with size 32 to match size of target (8) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv Line: 481
Warning (10230): Verilog HDL assignment warning at master_out_port.sv(535): truncated value with size 32 to match size of target (8) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv Line: 535
Warning (10230): Verilog HDL assignment warning at master_out_port.sv(574): truncated value with size 32 to match size of target (8) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv Line: 574
Warning (10230): Verilog HDL assignment warning at master_out_port.sv(589): truncated value with size 32 to match size of target (8) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv Line: 589
Warning (10230): Verilog HDL assignment warning at master_out_port.sv(760): truncated value with size 32 to match size of target (8) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv Line: 760
Info (12128): Elaborating entity "uart_bridge" for hierarchy "bridge_module:INPUT_BRIDGE|uart_bridge:BRIDGE" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/bridge_module.sv Line: 193
Warning (10230): Verilog HDL assignment warning at uart_bridge.sv(53): truncated value with size 32 to match size of target (1) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/uart_bridge.sv Line: 53
Warning (10230): Verilog HDL assignment warning at uart_bridge.sv(75): truncated value with size 32 to match size of target (1) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/uart_bridge.sv Line: 75
Warning (10230): Verilog HDL assignment warning at uart_bridge.sv(84): truncated value with size 32 to match size of target (1) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/uart_bridge.sv Line: 84
Warning (10230): Verilog HDL assignment warning at uart_bridge.sv(97): truncated value with size 32 to match size of target (1) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/uart_bridge.sv Line: 97
Warning (10230): Verilog HDL assignment warning at uart_bridge.sv(102): truncated value with size 32 to match size of target (1) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/uart_bridge.sv Line: 102
Warning (10230): Verilog HDL assignment warning at uart_bridge.sv(113): truncated value with size 32 to match size of target (1) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/uart_bridge.sv Line: 113
Warning (10034): Output port "s_datain" at uart_bridge.sv(29) has no driver File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/uart_bridge.sv Line: 29
Info (12128): Elaborating entity "data_alter_module" for hierarchy "data_alter_module:INCREMENT" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_combined.sv Line: 277
Info (12128): Elaborating entity "data_alter" for hierarchy "data_alter_module:INCREMENT|data_alter:inc1" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/data_alter_module.sv Line: 153
Warning (10230): Verilog HDL assignment warning at data_alter.sv(74): truncated value with size 32 to match size of target (8) File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/data_alter.sv Line: 74
Warning (10034): Output port "display1_pin" at data_alter.sv(6) has no driver File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/data_alter.sv Line: 6
Warning (10034): Output port "display2_pin" at data_alter.sv(7) has no driver File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/data_alter.sv Line: 7
Info (12128): Elaborating entity "InterConn_Wrapper" for hierarchy "InterConn_Wrapper:BUS" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_combined.sv Line: 359
Info (12128): Elaborating entity "InterConn_Arbitter" for hierarchy "InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Wrapper.sv Line: 122
Warning (10036): Verilog HDL or VHDL warning at InterConn_Arbitter.sv(54): object "split_enabled" assigned a value but never read File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Arbitter.sv Line: 54
Info (12128): Elaborating entity "InterConn_Multiplexer" for hierarchy "InterConn_Wrapper:BUS|InterConn_Multiplexer:Mux1" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Wrapper.sv Line: 192
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "display1_pin[0]" is stuck at GND File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_combined.sv Line: 27
    Warning (13410): Pin "display1_pin[1]" is stuck at GND File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_combined.sv Line: 27
    Warning (13410): Pin "display1_pin[2]" is stuck at GND File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_combined.sv Line: 27
    Warning (13410): Pin "display1_pin[3]" is stuck at GND File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_combined.sv Line: 27
    Warning (13410): Pin "display1_pin[4]" is stuck at GND File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_combined.sv Line: 27
    Warning (13410): Pin "display1_pin[5]" is stuck at GND File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_combined.sv Line: 27
    Warning (13410): Pin "display1_pin[6]" is stuck at GND File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_combined.sv Line: 27
    Warning (13410): Pin "display2_pin[0]" is stuck at GND File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_combined.sv Line: 30
    Warning (13410): Pin "display2_pin[1]" is stuck at GND File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_combined.sv Line: 30
    Warning (13410): Pin "display2_pin[2]" is stuck at GND File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_combined.sv Line: 30
    Warning (13410): Pin "display2_pin[3]" is stuck at GND File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_combined.sv Line: 30
    Warning (13410): Pin "display2_pin[4]" is stuck at GND File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_combined.sv Line: 30
    Warning (13410): Pin "display2_pin[5]" is stuck at GND File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_combined.sv Line: 30
    Warning (13410): Pin "display2_pin[6]" is stuck at GND File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_combined.sv Line: 30
Info (17049): 1293 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/output_files/SystemBus.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "rst" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_combined.sv Line: 10
    Warning (15610): No output dependent on input pin "mode_switch" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_combined.sv Line: 14
    Warning (15610): No output dependent on input pin "button1_raw" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_combined.sv Line: 12
    Warning (15610): No output dependent on input pin "enable" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_combined.sv Line: 11
    Warning (15610): No output dependent on input pin "switch_array[7]" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_combined.sv Line: 13
    Warning (15610): No output dependent on input pin "switch_array[6]" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_combined.sv Line: 13
    Warning (15610): No output dependent on input pin "switch_array[5]" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_combined.sv Line: 13
    Warning (15610): No output dependent on input pin "switch_array[4]" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_combined.sv Line: 13
    Warning (15610): No output dependent on input pin "switch_array[3]" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_combined.sv Line: 13
    Warning (15610): No output dependent on input pin "switch_array[2]" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_combined.sv Line: 13
    Warning (15610): No output dependent on input pin "switch_array[1]" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_combined.sv Line: 13
    Warning (15610): No output dependent on input pin "switch_array[0]" File: D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_combined.sv Line: 13
Info (21057): Implemented 28 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 15 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings
    Info: Peak virtual memory: 4753 megabytes
    Info: Processing ended: Sat Dec 02 14:17:28 2023
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/output_files/SystemBus.map.smsg.


