$comment
	File created using the following command:
		vcd file LAB4.msim.vcd -direction
$end
$date
	Fri May 19 23:05:29 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ConditionalLogic_vlg_vec_tst $end
$var reg 4 ! ALUFlags [3:0] $end
$var reg 1 " Branch $end
$var reg 4 # Cond [3:0] $end
$var reg 2 $ FlagW [1:0] $end
$var reg 1 % MemW $end
$var reg 1 & PCS $end
$var reg 1 ' RegW $end
$var reg 1 ( clk $end
$var reg 1 ) rst $end
$var wire 1 * ALU_CI $end
$var wire 1 + CondEx $end
$var wire 1 , FlagWrite_w [1] $end
$var wire 1 - FlagWrite_w [0] $end
$var wire 1 . Flags_wire [3] $end
$var wire 1 / Flags_wire [2] $end
$var wire 1 0 Flags_wire [1] $end
$var wire 1 1 Flags_wire [0] $end
$var wire 1 2 MemWrite $end
$var wire 1 3 PCWrite $end
$var wire 1 4 RegWrite $end
$var wire 1 5 sampler $end
$scope module i1 $end
$var wire 1 6 gnd $end
$var wire 1 7 vcc $end
$var wire 1 8 unknown $end
$var tri1 1 9 devclrn $end
$var tri1 1 : devpor $end
$var tri1 1 ; devoe $end
$var wire 1 < PCWrite~output_o $end
$var wire 1 = RegWrite~output_o $end
$var wire 1 > MemWrite~output_o $end
$var wire 1 ? ALU_CI~output_o $end
$var wire 1 @ CondEx~output_o $end
$var wire 1 A Flags_wire[0]~output_o $end
$var wire 1 B Flags_wire[1]~output_o $end
$var wire 1 C Flags_wire[2]~output_o $end
$var wire 1 D Flags_wire[3]~output_o $end
$var wire 1 E FlagWrite_w[0]~output_o $end
$var wire 1 F FlagWrite_w[1]~output_o $end
$var wire 1 G Cond[3]~input_o $end
$var wire 1 H Cond[1]~input_o $end
$var wire 1 I clk~input_o $end
$var wire 1 J ALUFlags[2]~input_o $end
$var wire 1 K rst~input_o $end
$var wire 1 L r2|OUT~0_combout $end
$var wire 1 M FlagW[1]~input_o $end
$var wire 1 N Cond[2]~input_o $end
$var wire 1 O Cond[0]~input_o $end
$var wire 1 P ALUFlags[0]~input_o $end
$var wire 1 Q r1|OUT~2_combout $end
$var wire 1 R FlagW[0]~input_o $end
$var wire 1 S ALUFlags[1]~input_o $end
$var wire 1 T r1|OUT~0_combout $end
$var wire 1 U ALUFlags[3]~input_o $end
$var wire 1 V r2|OUT~2_combout $end
$var wire 1 W conditionCheck|Mux0~2_combout $end
$var wire 1 X r2|OUT[1]~3_combout $end
$var wire 1 Y r1|OUT[0]~1_combout $end
$var wire 1 Z conditionCheck|Mux0~1_combout $end
$var wire 1 [ r2|OUT[1]~1_combout $end
$var wire 1 \ conditionCheck|Mux0~0_combout $end
$var wire 1 ] PCS~input_o $end
$var wire 1 ^ Branch~input_o $end
$var wire 1 _ PCWrite~0_combout $end
$var wire 1 ` RegW~input_o $end
$var wire 1 a RegWrite~0_combout $end
$var wire 1 b MemW~input_o $end
$var wire 1 c MemWrite~0_combout $end
$var wire 1 d r2|OUT [1] $end
$var wire 1 e r2|OUT [0] $end
$var wire 1 f FlagWrite [1] $end
$var wire 1 g FlagWrite [0] $end
$var wire 1 h r1|OUT [1] $end
$var wire 1 i r1|OUT [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 !
1"
b1110 #
b11 $
0%
1&
0'
0(
1)
0*
1+
1-
1,
01
00
0/
0.
02
13
04
x5
06
17
x8
19
1:
1;
1<
0=
0>
0?
1@
0A
0B
0C
0D
1E
1F
1G
1H
0I
1J
1K
0L
1M
1N
0O
0P
0Q
1R
0S
0T
0U
0V
0W
0X
1Y
0Z
1[
1\
1]
1^
1_
0`
0a
0b
0c
0e
0d
0g
0f
0i
0h
$end
#25000
1(
1I
05
#50000
0&
0)
0(
0]
0K
0I
15
1L
#75000
1(
1I
05
1e
1C
1/
#100000
b1100 !
b1101 !
0"
b110 #
b10 #
b0 #
0(
0^
0H
0N
0G
1P
1U
0I
15
1Q
1V
0_
0<
03
#125000
1(
1I
05
1i
1d
1A
1D
11
1.
#150000
b1111 !
1"
0(
1S
1^
0I
15
1T
1_
1<
13
#175000
1(
1I
05
1h
1B
1?
10
1*
#200000
1&
b1110 !
b1100 !
0(
1]
0P
0S
0I
15
0Q
0T
#225000
1(
1I
05
0i
0h
0A
0B
0?
01
00
0*
#250000
b1000 !
0"
b1010 !
0(
1S
0J
0^
0I
15
1T
0L
#275000
1(
1I
05
0e
1h
1Z
0C
1B
1?
0/
10
1*
0Y
0[
0\
1g
1f
0@
0+
0_
0E
0F
0<
0-
0,
03
#300000
b10 !
0&
b11 !
1"
0(
1P
0U
0]
1^
0I
15
1Q
0V
#325000
1(
1I
05
#350000
b111 !
b101 !
1&
0"
0(
0S
1J
1]
0^
0I
15
0T
1L
#375000
1(
1I
05
#400000
b100 !
b0 !
b10 !
0&
0(
0P
1S
0J
0]
0I
15
0Q
1T
0L
#425000
1(
1I
05
#450000
1"
b110 !
0(
1^
1J
0I
15
1L
#475000
1(
1I
05
#500000
0(
0I
15
#525000
1(
1I
05
#550000
b111 !
0(
1P
0I
15
1Q
#575000
1(
1I
05
#600000
b101 !
1&
0(
0S
1]
0I
15
0T
#625000
1(
1I
05
#650000
b1101 !
b1100 !
b1110 !
0(
0P
1S
1U
0I
15
0Q
1T
1V
#675000
1(
1I
05
#700000
0&
b110 !
b111 !
0(
0]
1P
0U
0I
15
1Q
0V
#725000
1(
1I
05
#750000
0"
b11 !
b1 !
1&
b0 !
0(
0^
0P
0S
0J
1]
0I
15
0Q
0T
0L
#775000
1(
1I
05
#800000
b1000 !
b1010 !
0&
b1011 !
0(
1P
1S
1U
0]
0I
15
1Q
1T
1V
#825000
1(
1I
05
#850000
1&
b1010 !
0(
1]
0P
0I
15
0Q
#875000
1(
1I
05
#900000
b10 !
b11 !
0(
1P
0U
0I
15
1Q
0V
#925000
1(
1I
05
#950000
b1 !
0&
b1001 !
b1000 !
0(
0P
0S
1U
0]
0I
15
0Q
0T
1V
#975000
1(
1I
05
#1000000
