// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module my_prj_decision_function_67 (
        ap_clk,
        ap_rst,
        x_0_val,
        x_1_val,
        x_2_val,
        x_3_val,
        x_4_val,
        x_9_val,
        x_10_val,
        x_11_val,
        x_14_val,
        x_15_val,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] x_0_val;
input  [17:0] x_1_val;
input  [17:0] x_2_val;
input  [17:0] x_3_val;
input  [17:0] x_4_val;
input  [17:0] x_9_val;
input  [17:0] x_10_val;
input  [17:0] x_11_val;
input  [17:0] x_14_val;
input  [17:0] x_15_val;
output  [12:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_312_p2;
reg   [0:0] icmp_ln86_reg_1300;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1300_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1300_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1300_pp0_iter3_reg;
wire   [0:0] icmp_ln86_942_fu_318_p2;
reg   [0:0] icmp_ln86_942_reg_1311;
wire   [0:0] icmp_ln86_943_fu_324_p2;
reg   [0:0] icmp_ln86_943_reg_1316;
reg   [0:0] icmp_ln86_943_reg_1316_pp0_iter1_reg;
reg   [0:0] icmp_ln86_943_reg_1316_pp0_iter2_reg;
wire   [0:0] icmp_ln86_944_fu_330_p2;
reg   [0:0] icmp_ln86_944_reg_1322;
wire   [0:0] icmp_ln86_945_fu_336_p2;
reg   [0:0] icmp_ln86_945_reg_1328;
reg   [0:0] icmp_ln86_945_reg_1328_pp0_iter1_reg;
wire   [0:0] icmp_ln86_946_fu_342_p2;
reg   [0:0] icmp_ln86_946_reg_1334;
reg   [0:0] icmp_ln86_946_reg_1334_pp0_iter1_reg;
reg   [0:0] icmp_ln86_946_reg_1334_pp0_iter2_reg;
reg   [0:0] icmp_ln86_946_reg_1334_pp0_iter3_reg;
wire   [0:0] icmp_ln86_947_fu_348_p2;
reg   [0:0] icmp_ln86_947_reg_1340;
reg   [0:0] icmp_ln86_947_reg_1340_pp0_iter1_reg;
reg   [0:0] icmp_ln86_947_reg_1340_pp0_iter2_reg;
reg   [0:0] icmp_ln86_947_reg_1340_pp0_iter3_reg;
wire   [0:0] icmp_ln86_948_fu_354_p2;
reg   [0:0] icmp_ln86_948_reg_1346;
wire   [0:0] icmp_ln86_949_fu_360_p2;
reg   [0:0] icmp_ln86_949_reg_1352;
reg   [0:0] icmp_ln86_949_reg_1352_pp0_iter1_reg;
wire   [0:0] icmp_ln86_950_fu_366_p2;
reg   [0:0] icmp_ln86_950_reg_1358;
reg   [0:0] icmp_ln86_950_reg_1358_pp0_iter1_reg;
reg   [0:0] icmp_ln86_950_reg_1358_pp0_iter2_reg;
wire   [0:0] icmp_ln86_951_fu_372_p2;
reg   [0:0] icmp_ln86_951_reg_1364;
reg   [0:0] icmp_ln86_951_reg_1364_pp0_iter1_reg;
reg   [0:0] icmp_ln86_951_reg_1364_pp0_iter2_reg;
reg   [0:0] icmp_ln86_951_reg_1364_pp0_iter3_reg;
wire   [0:0] icmp_ln86_952_fu_378_p2;
reg   [0:0] icmp_ln86_952_reg_1370;
reg   [0:0] icmp_ln86_952_reg_1370_pp0_iter1_reg;
reg   [0:0] icmp_ln86_952_reg_1370_pp0_iter2_reg;
reg   [0:0] icmp_ln86_952_reg_1370_pp0_iter3_reg;
wire   [0:0] icmp_ln86_953_fu_384_p2;
reg   [0:0] icmp_ln86_953_reg_1376;
reg   [0:0] icmp_ln86_953_reg_1376_pp0_iter1_reg;
reg   [0:0] icmp_ln86_953_reg_1376_pp0_iter2_reg;
reg   [0:0] icmp_ln86_953_reg_1376_pp0_iter3_reg;
reg   [0:0] icmp_ln86_953_reg_1376_pp0_iter4_reg;
wire   [0:0] icmp_ln86_954_fu_390_p2;
reg   [0:0] icmp_ln86_954_reg_1382;
reg   [0:0] icmp_ln86_954_reg_1382_pp0_iter1_reg;
reg   [0:0] icmp_ln86_954_reg_1382_pp0_iter2_reg;
reg   [0:0] icmp_ln86_954_reg_1382_pp0_iter3_reg;
reg   [0:0] icmp_ln86_954_reg_1382_pp0_iter4_reg;
reg   [0:0] icmp_ln86_954_reg_1382_pp0_iter5_reg;
wire   [0:0] icmp_ln86_955_fu_396_p2;
reg   [0:0] icmp_ln86_955_reg_1388;
reg   [0:0] icmp_ln86_955_reg_1388_pp0_iter1_reg;
reg   [0:0] icmp_ln86_955_reg_1388_pp0_iter2_reg;
reg   [0:0] icmp_ln86_955_reg_1388_pp0_iter3_reg;
reg   [0:0] icmp_ln86_955_reg_1388_pp0_iter4_reg;
reg   [0:0] icmp_ln86_955_reg_1388_pp0_iter5_reg;
reg   [0:0] icmp_ln86_955_reg_1388_pp0_iter6_reg;
wire   [0:0] icmp_ln86_956_fu_402_p2;
reg   [0:0] icmp_ln86_956_reg_1394;
reg   [0:0] icmp_ln86_956_reg_1394_pp0_iter1_reg;
wire   [0:0] icmp_ln86_957_fu_408_p2;
reg   [0:0] icmp_ln86_957_reg_1399;
wire   [0:0] icmp_ln86_958_fu_414_p2;
reg   [0:0] icmp_ln86_958_reg_1404;
reg   [0:0] icmp_ln86_958_reg_1404_pp0_iter1_reg;
wire   [0:0] icmp_ln86_959_fu_420_p2;
reg   [0:0] icmp_ln86_959_reg_1409;
reg   [0:0] icmp_ln86_959_reg_1409_pp0_iter1_reg;
wire   [0:0] icmp_ln86_960_fu_426_p2;
reg   [0:0] icmp_ln86_960_reg_1414;
reg   [0:0] icmp_ln86_960_reg_1414_pp0_iter1_reg;
reg   [0:0] icmp_ln86_960_reg_1414_pp0_iter2_reg;
wire   [0:0] icmp_ln86_961_fu_432_p2;
reg   [0:0] icmp_ln86_961_reg_1419;
reg   [0:0] icmp_ln86_961_reg_1419_pp0_iter1_reg;
reg   [0:0] icmp_ln86_961_reg_1419_pp0_iter2_reg;
wire   [0:0] icmp_ln86_962_fu_438_p2;
reg   [0:0] icmp_ln86_962_reg_1424;
reg   [0:0] icmp_ln86_962_reg_1424_pp0_iter1_reg;
reg   [0:0] icmp_ln86_962_reg_1424_pp0_iter2_reg;
wire   [0:0] icmp_ln86_963_fu_444_p2;
reg   [0:0] icmp_ln86_963_reg_1429;
reg   [0:0] icmp_ln86_963_reg_1429_pp0_iter1_reg;
reg   [0:0] icmp_ln86_963_reg_1429_pp0_iter2_reg;
reg   [0:0] icmp_ln86_963_reg_1429_pp0_iter3_reg;
wire   [0:0] icmp_ln86_964_fu_450_p2;
reg   [0:0] icmp_ln86_964_reg_1434;
reg   [0:0] icmp_ln86_964_reg_1434_pp0_iter1_reg;
reg   [0:0] icmp_ln86_964_reg_1434_pp0_iter2_reg;
reg   [0:0] icmp_ln86_964_reg_1434_pp0_iter3_reg;
wire   [0:0] icmp_ln86_965_fu_456_p2;
reg   [0:0] icmp_ln86_965_reg_1439;
reg   [0:0] icmp_ln86_965_reg_1439_pp0_iter1_reg;
reg   [0:0] icmp_ln86_965_reg_1439_pp0_iter2_reg;
reg   [0:0] icmp_ln86_965_reg_1439_pp0_iter3_reg;
wire   [0:0] icmp_ln86_966_fu_462_p2;
reg   [0:0] icmp_ln86_966_reg_1444;
reg   [0:0] icmp_ln86_966_reg_1444_pp0_iter1_reg;
reg   [0:0] icmp_ln86_966_reg_1444_pp0_iter2_reg;
reg   [0:0] icmp_ln86_966_reg_1444_pp0_iter3_reg;
reg   [0:0] icmp_ln86_966_reg_1444_pp0_iter4_reg;
wire   [0:0] icmp_ln86_967_fu_468_p2;
reg   [0:0] icmp_ln86_967_reg_1449;
reg   [0:0] icmp_ln86_967_reg_1449_pp0_iter1_reg;
reg   [0:0] icmp_ln86_967_reg_1449_pp0_iter2_reg;
reg   [0:0] icmp_ln86_967_reg_1449_pp0_iter3_reg;
reg   [0:0] icmp_ln86_967_reg_1449_pp0_iter4_reg;
wire   [0:0] icmp_ln86_968_fu_474_p2;
reg   [0:0] icmp_ln86_968_reg_1454;
reg   [0:0] icmp_ln86_968_reg_1454_pp0_iter1_reg;
reg   [0:0] icmp_ln86_968_reg_1454_pp0_iter2_reg;
reg   [0:0] icmp_ln86_968_reg_1454_pp0_iter3_reg;
reg   [0:0] icmp_ln86_968_reg_1454_pp0_iter4_reg;
wire   [0:0] icmp_ln86_969_fu_480_p2;
reg   [0:0] icmp_ln86_969_reg_1459;
reg   [0:0] icmp_ln86_969_reg_1459_pp0_iter1_reg;
reg   [0:0] icmp_ln86_969_reg_1459_pp0_iter2_reg;
reg   [0:0] icmp_ln86_969_reg_1459_pp0_iter3_reg;
reg   [0:0] icmp_ln86_969_reg_1459_pp0_iter4_reg;
reg   [0:0] icmp_ln86_969_reg_1459_pp0_iter5_reg;
wire   [0:0] icmp_ln86_970_fu_486_p2;
reg   [0:0] icmp_ln86_970_reg_1464;
reg   [0:0] icmp_ln86_970_reg_1464_pp0_iter1_reg;
reg   [0:0] icmp_ln86_970_reg_1464_pp0_iter2_reg;
reg   [0:0] icmp_ln86_970_reg_1464_pp0_iter3_reg;
reg   [0:0] icmp_ln86_970_reg_1464_pp0_iter4_reg;
reg   [0:0] icmp_ln86_970_reg_1464_pp0_iter5_reg;
wire   [0:0] icmp_ln86_971_fu_492_p2;
reg   [0:0] icmp_ln86_971_reg_1469;
reg   [0:0] icmp_ln86_971_reg_1469_pp0_iter1_reg;
reg   [0:0] icmp_ln86_971_reg_1469_pp0_iter2_reg;
reg   [0:0] icmp_ln86_971_reg_1469_pp0_iter3_reg;
reg   [0:0] icmp_ln86_971_reg_1469_pp0_iter4_reg;
reg   [0:0] icmp_ln86_971_reg_1469_pp0_iter5_reg;
reg   [0:0] icmp_ln86_971_reg_1469_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_498_p2;
reg   [0:0] and_ln102_reg_1474;
reg   [0:0] and_ln102_reg_1474_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1474_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_509_p2;
reg   [0:0] and_ln104_reg_1484;
wire   [0:0] and_ln102_1170_fu_514_p2;
reg   [0:0] and_ln102_1170_reg_1490;
wire   [0:0] and_ln104_171_fu_523_p2;
reg   [0:0] and_ln104_171_reg_1497;
wire   [0:0] and_ln102_1174_fu_528_p2;
reg   [0:0] and_ln102_1174_reg_1502;
wire   [0:0] and_ln102_1175_fu_538_p2;
reg   [0:0] and_ln102_1175_reg_1508;
wire   [0:0] or_ln117_fu_554_p2;
reg   [0:0] or_ln117_reg_1514;
wire   [0:0] xor_ln104_fu_560_p2;
reg   [0:0] xor_ln104_reg_1519;
wire   [0:0] and_ln102_1171_fu_565_p2;
reg   [0:0] and_ln102_1171_reg_1525;
wire   [0:0] and_ln104_172_fu_574_p2;
reg   [0:0] and_ln104_172_reg_1531;
reg   [0:0] and_ln104_172_reg_1531_pp0_iter3_reg;
wire   [0:0] and_ln102_1176_fu_584_p2;
reg   [0:0] and_ln102_1176_reg_1537;
wire   [3:0] select_ln117_926_fu_685_p3;
reg   [3:0] select_ln117_926_reg_1542;
wire   [0:0] or_ln117_831_fu_692_p2;
reg   [0:0] or_ln117_831_reg_1547;
wire   [0:0] and_ln102_1169_fu_697_p2;
reg   [0:0] and_ln102_1169_reg_1553;
wire   [0:0] and_ln104_170_fu_706_p2;
reg   [0:0] and_ln104_170_reg_1559;
wire   [0:0] and_ln102_1172_fu_711_p2;
reg   [0:0] and_ln102_1172_reg_1565;
wire   [0:0] and_ln102_1178_fu_725_p2;
reg   [0:0] and_ln102_1178_reg_1571;
wire   [0:0] or_ln117_835_fu_799_p2;
reg   [0:0] or_ln117_835_reg_1577;
wire   [3:0] select_ln117_932_fu_813_p3;
reg   [3:0] select_ln117_932_reg_1582;
wire   [0:0] and_ln104_173_fu_826_p2;
reg   [0:0] and_ln104_173_reg_1587;
wire   [0:0] and_ln102_1173_fu_831_p2;
reg   [0:0] and_ln102_1173_reg_1592;
reg   [0:0] and_ln102_1173_reg_1592_pp0_iter5_reg;
wire   [0:0] and_ln104_174_fu_840_p2;
reg   [0:0] and_ln104_174_reg_1599;
reg   [0:0] and_ln104_174_reg_1599_pp0_iter5_reg;
reg   [0:0] and_ln104_174_reg_1599_pp0_iter6_reg;
wire   [0:0] and_ln102_1179_fu_855_p2;
reg   [0:0] and_ln102_1179_reg_1605;
wire   [0:0] or_ln117_840_fu_938_p2;
reg   [0:0] or_ln117_840_reg_1610;
wire   [4:0] select_ln117_938_fu_950_p3;
reg   [4:0] select_ln117_938_reg_1615;
wire   [0:0] or_ln117_842_fu_958_p2;
reg   [0:0] or_ln117_842_reg_1620;
wire   [0:0] or_ln117_844_fu_964_p2;
reg   [0:0] or_ln117_844_reg_1626;
reg   [0:0] or_ln117_844_reg_1626_pp0_iter5_reg;
wire   [0:0] or_ln117_846_fu_1040_p2;
reg   [0:0] or_ln117_846_reg_1634;
wire   [4:0] select_ln117_944_fu_1053_p3;
reg   [4:0] select_ln117_944_reg_1639;
wire   [0:0] or_ln117_850_fu_1115_p2;
reg   [0:0] or_ln117_850_reg_1644;
wire   [4:0] select_ln117_948_fu_1129_p3;
reg   [4:0] select_ln117_948_reg_1649;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_445_fu_504_p2;
wire   [0:0] xor_ln104_447_fu_518_p2;
wire   [0:0] xor_ln104_451_fu_533_p2;
wire   [0:0] and_ln102_1183_fu_543_p2;
wire   [0:0] and_ln102_1184_fu_548_p2;
wire   [0:0] xor_ln104_448_fu_569_p2;
wire   [0:0] xor_ln104_452_fu_579_p2;
wire   [0:0] and_ln102_1186_fu_597_p2;
wire   [0:0] and_ln102_1182_fu_589_p2;
wire   [0:0] xor_ln117_fu_607_p2;
wire   [1:0] zext_ln117_fu_613_p1;
wire   [1:0] select_ln117_fu_617_p3;
wire   [1:0] select_ln117_921_fu_624_p3;
wire   [0:0] and_ln102_1185_fu_593_p2;
wire   [2:0] zext_ln117_97_fu_631_p1;
wire   [0:0] or_ln117_827_fu_635_p2;
wire   [2:0] select_ln117_922_fu_640_p3;
wire   [0:0] or_ln117_828_fu_647_p2;
wire   [0:0] and_ln102_1187_fu_602_p2;
wire   [2:0] select_ln117_923_fu_651_p3;
wire   [0:0] or_ln117_829_fu_659_p2;
wire   [2:0] select_ln117_924_fu_665_p3;
wire   [2:0] select_ln117_925_fu_673_p3;
wire   [3:0] zext_ln117_98_fu_681_p1;
wire   [0:0] xor_ln104_446_fu_701_p2;
wire   [0:0] xor_ln104_453_fu_716_p2;
wire   [0:0] and_ln102_1189_fu_734_p2;
wire   [0:0] and_ln102_1177_fu_721_p2;
wire   [0:0] and_ln102_1188_fu_730_p2;
wire   [0:0] or_ln117_830_fu_749_p2;
wire   [0:0] and_ln102_1190_fu_739_p2;
wire   [3:0] select_ln117_927_fu_754_p3;
wire   [0:0] or_ln117_832_fu_761_p2;
wire   [3:0] select_ln117_928_fu_766_p3;
wire   [0:0] or_ln117_833_fu_773_p2;
wire   [0:0] and_ln102_1191_fu_744_p2;
wire   [3:0] select_ln117_929_fu_777_p3;
wire   [0:0] or_ln117_834_fu_785_p2;
wire   [3:0] select_ln117_930_fu_791_p3;
wire   [3:0] select_ln117_931_fu_805_p3;
wire   [0:0] xor_ln104_449_fu_821_p2;
wire   [0:0] xor_ln104_450_fu_835_p2;
wire   [0:0] xor_ln104_454_fu_845_p2;
wire   [0:0] and_ln102_1192_fu_860_p2;
wire   [0:0] xor_ln104_455_fu_850_p2;
wire   [0:0] and_ln102_1195_fu_874_p2;
wire   [0:0] and_ln102_1193_fu_865_p2;
wire   [0:0] or_ln117_836_fu_884_p2;
wire   [3:0] select_ln117_933_fu_889_p3;
wire   [0:0] and_ln102_1194_fu_870_p2;
wire   [4:0] zext_ln117_99_fu_896_p1;
wire   [0:0] or_ln117_837_fu_900_p2;
wire   [4:0] select_ln117_934_fu_905_p3;
wire   [0:0] or_ln117_838_fu_912_p2;
wire   [0:0] and_ln102_1196_fu_879_p2;
wire   [4:0] select_ln117_935_fu_916_p3;
wire   [0:0] or_ln117_839_fu_924_p2;
wire   [4:0] select_ln117_936_fu_930_p3;
wire   [4:0] select_ln117_937_fu_942_p3;
wire   [0:0] xor_ln104_456_fu_968_p2;
wire   [0:0] and_ln102_1198_fu_981_p2;
wire   [0:0] and_ln102_1180_fu_973_p2;
wire   [0:0] and_ln102_1197_fu_977_p2;
wire   [0:0] or_ln117_841_fu_996_p2;
wire   [0:0] and_ln102_1199_fu_986_p2;
wire   [4:0] select_ln117_939_fu_1001_p3;
wire   [0:0] or_ln117_843_fu_1008_p2;
wire   [4:0] select_ln117_940_fu_1013_p3;
wire   [0:0] and_ln102_1200_fu_991_p2;
wire   [4:0] select_ln117_941_fu_1020_p3;
wire   [0:0] or_ln117_845_fu_1028_p2;
wire   [4:0] select_ln117_942_fu_1033_p3;
wire   [4:0] select_ln117_943_fu_1045_p3;
wire   [0:0] xor_ln104_457_fu_1061_p2;
wire   [0:0] and_ln102_1201_fu_1070_p2;
wire   [0:0] and_ln102_1181_fu_1066_p2;
wire   [0:0] and_ln102_1202_fu_1075_p2;
wire   [0:0] or_ln117_847_fu_1085_p2;
wire   [0:0] or_ln117_848_fu_1090_p2;
wire   [0:0] and_ln102_1203_fu_1080_p2;
wire   [4:0] select_ln117_945_fu_1094_p3;
wire   [0:0] or_ln117_849_fu_1101_p2;
wire   [4:0] select_ln117_946_fu_1107_p3;
wire   [4:0] select_ln117_947_fu_1121_p3;
wire   [0:0] xor_ln104_458_fu_1137_p2;
wire   [0:0] and_ln102_1204_fu_1142_p2;
wire   [0:0] and_ln102_1205_fu_1147_p2;
wire   [0:0] or_ln117_851_fu_1152_p2;
wire   [12:0] agg_result_fu_1164_p65;
wire   [4:0] agg_result_fu_1164_p66;
wire   [12:0] agg_result_fu_1164_p67;
reg   [17:0] x_0_val_int_reg;
reg   [17:0] x_1_val_int_reg;
reg   [17:0] x_2_val_int_reg;
reg   [17:0] x_3_val_int_reg;
reg   [17:0] x_4_val_int_reg;
reg   [17:0] x_9_val_int_reg;
reg   [17:0] x_10_val_int_reg;
reg   [17:0] x_11_val_int_reg;
reg   [17:0] x_14_val_int_reg;
reg   [17:0] x_15_val_int_reg;
wire   [4:0] agg_result_fu_1164_p1;
wire   [4:0] agg_result_fu_1164_p3;
wire   [4:0] agg_result_fu_1164_p5;
wire   [4:0] agg_result_fu_1164_p7;
wire   [4:0] agg_result_fu_1164_p9;
wire   [4:0] agg_result_fu_1164_p11;
wire   [4:0] agg_result_fu_1164_p13;
wire   [4:0] agg_result_fu_1164_p15;
wire   [4:0] agg_result_fu_1164_p17;
wire   [4:0] agg_result_fu_1164_p19;
wire   [4:0] agg_result_fu_1164_p21;
wire   [4:0] agg_result_fu_1164_p23;
wire   [4:0] agg_result_fu_1164_p25;
wire   [4:0] agg_result_fu_1164_p27;
wire   [4:0] agg_result_fu_1164_p29;
wire   [4:0] agg_result_fu_1164_p31;
wire  signed [4:0] agg_result_fu_1164_p33;
wire  signed [4:0] agg_result_fu_1164_p35;
wire  signed [4:0] agg_result_fu_1164_p37;
wire  signed [4:0] agg_result_fu_1164_p39;
wire  signed [4:0] agg_result_fu_1164_p41;
wire  signed [4:0] agg_result_fu_1164_p43;
wire  signed [4:0] agg_result_fu_1164_p45;
wire  signed [4:0] agg_result_fu_1164_p47;
wire  signed [4:0] agg_result_fu_1164_p49;
wire  signed [4:0] agg_result_fu_1164_p51;
wire  signed [4:0] agg_result_fu_1164_p53;
wire  signed [4:0] agg_result_fu_1164_p55;
wire  signed [4:0] agg_result_fu_1164_p57;
wire  signed [4:0] agg_result_fu_1164_p59;
wire  signed [4:0] agg_result_fu_1164_p61;
wire  signed [4:0] agg_result_fu_1164_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) my_prj_sparsemux_65_5_13_1_1_x8 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 13 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 13 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 13 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 13 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 13 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 13 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 13 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 13 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 13 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 13 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 13 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 13 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 13 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 13 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 13 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 13 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 13 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 13 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 13 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_65_5_13_1_1_x8_U442(
    .din0(13'd155),
    .din1(13'd1210),
    .din2(13'd34),
    .din3(13'd1138),
    .din4(13'd87),
    .din5(13'd7872),
    .din6(13'd318),
    .din7(13'd60),
    .din8(13'd355),
    .din9(13'd72),
    .din10(13'd14),
    .din11(13'd8102),
    .din12(13'd92),
    .din13(13'd7927),
    .din14(13'd8183),
    .din15(13'd8063),
    .din16(13'd7975),
    .din17(13'd34),
    .din18(13'd7857),
    .din19(13'd8132),
    .din20(13'd244),
    .din21(13'd7826),
    .din22(13'd348),
    .din23(13'd2111),
    .din24(13'd8037),
    .din25(13'd7772),
    .din26(13'd163),
    .din27(13'd8038),
    .din28(13'd7816),
    .din29(13'd109),
    .din30(13'd7916),
    .din31(13'd1126),
    .def(agg_result_fu_1164_p65),
    .sel(agg_result_fu_1164_p66),
    .dout(agg_result_fu_1164_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1169_reg_1553 <= and_ln102_1169_fu_697_p2;
        and_ln102_1170_reg_1490 <= and_ln102_1170_fu_514_p2;
        and_ln102_1171_reg_1525 <= and_ln102_1171_fu_565_p2;
        and_ln102_1172_reg_1565 <= and_ln102_1172_fu_711_p2;
        and_ln102_1173_reg_1592 <= and_ln102_1173_fu_831_p2;
        and_ln102_1173_reg_1592_pp0_iter5_reg <= and_ln102_1173_reg_1592;
        and_ln102_1174_reg_1502 <= and_ln102_1174_fu_528_p2;
        and_ln102_1175_reg_1508 <= and_ln102_1175_fu_538_p2;
        and_ln102_1176_reg_1537 <= and_ln102_1176_fu_584_p2;
        and_ln102_1178_reg_1571 <= and_ln102_1178_fu_725_p2;
        and_ln102_1179_reg_1605 <= and_ln102_1179_fu_855_p2;
        and_ln102_reg_1474 <= and_ln102_fu_498_p2;
        and_ln102_reg_1474_pp0_iter1_reg <= and_ln102_reg_1474;
        and_ln102_reg_1474_pp0_iter2_reg <= and_ln102_reg_1474_pp0_iter1_reg;
        and_ln104_170_reg_1559 <= and_ln104_170_fu_706_p2;
        and_ln104_171_reg_1497 <= and_ln104_171_fu_523_p2;
        and_ln104_172_reg_1531 <= and_ln104_172_fu_574_p2;
        and_ln104_172_reg_1531_pp0_iter3_reg <= and_ln104_172_reg_1531;
        and_ln104_173_reg_1587 <= and_ln104_173_fu_826_p2;
        and_ln104_174_reg_1599 <= and_ln104_174_fu_840_p2;
        and_ln104_174_reg_1599_pp0_iter5_reg <= and_ln104_174_reg_1599;
        and_ln104_174_reg_1599_pp0_iter6_reg <= and_ln104_174_reg_1599_pp0_iter5_reg;
        and_ln104_reg_1484 <= and_ln104_fu_509_p2;
        icmp_ln86_942_reg_1311 <= icmp_ln86_942_fu_318_p2;
        icmp_ln86_943_reg_1316 <= icmp_ln86_943_fu_324_p2;
        icmp_ln86_943_reg_1316_pp0_iter1_reg <= icmp_ln86_943_reg_1316;
        icmp_ln86_943_reg_1316_pp0_iter2_reg <= icmp_ln86_943_reg_1316_pp0_iter1_reg;
        icmp_ln86_944_reg_1322 <= icmp_ln86_944_fu_330_p2;
        icmp_ln86_945_reg_1328 <= icmp_ln86_945_fu_336_p2;
        icmp_ln86_945_reg_1328_pp0_iter1_reg <= icmp_ln86_945_reg_1328;
        icmp_ln86_946_reg_1334 <= icmp_ln86_946_fu_342_p2;
        icmp_ln86_946_reg_1334_pp0_iter1_reg <= icmp_ln86_946_reg_1334;
        icmp_ln86_946_reg_1334_pp0_iter2_reg <= icmp_ln86_946_reg_1334_pp0_iter1_reg;
        icmp_ln86_946_reg_1334_pp0_iter3_reg <= icmp_ln86_946_reg_1334_pp0_iter2_reg;
        icmp_ln86_947_reg_1340 <= icmp_ln86_947_fu_348_p2;
        icmp_ln86_947_reg_1340_pp0_iter1_reg <= icmp_ln86_947_reg_1340;
        icmp_ln86_947_reg_1340_pp0_iter2_reg <= icmp_ln86_947_reg_1340_pp0_iter1_reg;
        icmp_ln86_947_reg_1340_pp0_iter3_reg <= icmp_ln86_947_reg_1340_pp0_iter2_reg;
        icmp_ln86_948_reg_1346 <= icmp_ln86_948_fu_354_p2;
        icmp_ln86_949_reg_1352 <= icmp_ln86_949_fu_360_p2;
        icmp_ln86_949_reg_1352_pp0_iter1_reg <= icmp_ln86_949_reg_1352;
        icmp_ln86_950_reg_1358 <= icmp_ln86_950_fu_366_p2;
        icmp_ln86_950_reg_1358_pp0_iter1_reg <= icmp_ln86_950_reg_1358;
        icmp_ln86_950_reg_1358_pp0_iter2_reg <= icmp_ln86_950_reg_1358_pp0_iter1_reg;
        icmp_ln86_951_reg_1364 <= icmp_ln86_951_fu_372_p2;
        icmp_ln86_951_reg_1364_pp0_iter1_reg <= icmp_ln86_951_reg_1364;
        icmp_ln86_951_reg_1364_pp0_iter2_reg <= icmp_ln86_951_reg_1364_pp0_iter1_reg;
        icmp_ln86_951_reg_1364_pp0_iter3_reg <= icmp_ln86_951_reg_1364_pp0_iter2_reg;
        icmp_ln86_952_reg_1370 <= icmp_ln86_952_fu_378_p2;
        icmp_ln86_952_reg_1370_pp0_iter1_reg <= icmp_ln86_952_reg_1370;
        icmp_ln86_952_reg_1370_pp0_iter2_reg <= icmp_ln86_952_reg_1370_pp0_iter1_reg;
        icmp_ln86_952_reg_1370_pp0_iter3_reg <= icmp_ln86_952_reg_1370_pp0_iter2_reg;
        icmp_ln86_953_reg_1376 <= icmp_ln86_953_fu_384_p2;
        icmp_ln86_953_reg_1376_pp0_iter1_reg <= icmp_ln86_953_reg_1376;
        icmp_ln86_953_reg_1376_pp0_iter2_reg <= icmp_ln86_953_reg_1376_pp0_iter1_reg;
        icmp_ln86_953_reg_1376_pp0_iter3_reg <= icmp_ln86_953_reg_1376_pp0_iter2_reg;
        icmp_ln86_953_reg_1376_pp0_iter4_reg <= icmp_ln86_953_reg_1376_pp0_iter3_reg;
        icmp_ln86_954_reg_1382 <= icmp_ln86_954_fu_390_p2;
        icmp_ln86_954_reg_1382_pp0_iter1_reg <= icmp_ln86_954_reg_1382;
        icmp_ln86_954_reg_1382_pp0_iter2_reg <= icmp_ln86_954_reg_1382_pp0_iter1_reg;
        icmp_ln86_954_reg_1382_pp0_iter3_reg <= icmp_ln86_954_reg_1382_pp0_iter2_reg;
        icmp_ln86_954_reg_1382_pp0_iter4_reg <= icmp_ln86_954_reg_1382_pp0_iter3_reg;
        icmp_ln86_954_reg_1382_pp0_iter5_reg <= icmp_ln86_954_reg_1382_pp0_iter4_reg;
        icmp_ln86_955_reg_1388 <= icmp_ln86_955_fu_396_p2;
        icmp_ln86_955_reg_1388_pp0_iter1_reg <= icmp_ln86_955_reg_1388;
        icmp_ln86_955_reg_1388_pp0_iter2_reg <= icmp_ln86_955_reg_1388_pp0_iter1_reg;
        icmp_ln86_955_reg_1388_pp0_iter3_reg <= icmp_ln86_955_reg_1388_pp0_iter2_reg;
        icmp_ln86_955_reg_1388_pp0_iter4_reg <= icmp_ln86_955_reg_1388_pp0_iter3_reg;
        icmp_ln86_955_reg_1388_pp0_iter5_reg <= icmp_ln86_955_reg_1388_pp0_iter4_reg;
        icmp_ln86_955_reg_1388_pp0_iter6_reg <= icmp_ln86_955_reg_1388_pp0_iter5_reg;
        icmp_ln86_956_reg_1394 <= icmp_ln86_956_fu_402_p2;
        icmp_ln86_956_reg_1394_pp0_iter1_reg <= icmp_ln86_956_reg_1394;
        icmp_ln86_957_reg_1399 <= icmp_ln86_957_fu_408_p2;
        icmp_ln86_958_reg_1404 <= icmp_ln86_958_fu_414_p2;
        icmp_ln86_958_reg_1404_pp0_iter1_reg <= icmp_ln86_958_reg_1404;
        icmp_ln86_959_reg_1409 <= icmp_ln86_959_fu_420_p2;
        icmp_ln86_959_reg_1409_pp0_iter1_reg <= icmp_ln86_959_reg_1409;
        icmp_ln86_960_reg_1414 <= icmp_ln86_960_fu_426_p2;
        icmp_ln86_960_reg_1414_pp0_iter1_reg <= icmp_ln86_960_reg_1414;
        icmp_ln86_960_reg_1414_pp0_iter2_reg <= icmp_ln86_960_reg_1414_pp0_iter1_reg;
        icmp_ln86_961_reg_1419 <= icmp_ln86_961_fu_432_p2;
        icmp_ln86_961_reg_1419_pp0_iter1_reg <= icmp_ln86_961_reg_1419;
        icmp_ln86_961_reg_1419_pp0_iter2_reg <= icmp_ln86_961_reg_1419_pp0_iter1_reg;
        icmp_ln86_962_reg_1424 <= icmp_ln86_962_fu_438_p2;
        icmp_ln86_962_reg_1424_pp0_iter1_reg <= icmp_ln86_962_reg_1424;
        icmp_ln86_962_reg_1424_pp0_iter2_reg <= icmp_ln86_962_reg_1424_pp0_iter1_reg;
        icmp_ln86_963_reg_1429 <= icmp_ln86_963_fu_444_p2;
        icmp_ln86_963_reg_1429_pp0_iter1_reg <= icmp_ln86_963_reg_1429;
        icmp_ln86_963_reg_1429_pp0_iter2_reg <= icmp_ln86_963_reg_1429_pp0_iter1_reg;
        icmp_ln86_963_reg_1429_pp0_iter3_reg <= icmp_ln86_963_reg_1429_pp0_iter2_reg;
        icmp_ln86_964_reg_1434 <= icmp_ln86_964_fu_450_p2;
        icmp_ln86_964_reg_1434_pp0_iter1_reg <= icmp_ln86_964_reg_1434;
        icmp_ln86_964_reg_1434_pp0_iter2_reg <= icmp_ln86_964_reg_1434_pp0_iter1_reg;
        icmp_ln86_964_reg_1434_pp0_iter3_reg <= icmp_ln86_964_reg_1434_pp0_iter2_reg;
        icmp_ln86_965_reg_1439 <= icmp_ln86_965_fu_456_p2;
        icmp_ln86_965_reg_1439_pp0_iter1_reg <= icmp_ln86_965_reg_1439;
        icmp_ln86_965_reg_1439_pp0_iter2_reg <= icmp_ln86_965_reg_1439_pp0_iter1_reg;
        icmp_ln86_965_reg_1439_pp0_iter3_reg <= icmp_ln86_965_reg_1439_pp0_iter2_reg;
        icmp_ln86_966_reg_1444 <= icmp_ln86_966_fu_462_p2;
        icmp_ln86_966_reg_1444_pp0_iter1_reg <= icmp_ln86_966_reg_1444;
        icmp_ln86_966_reg_1444_pp0_iter2_reg <= icmp_ln86_966_reg_1444_pp0_iter1_reg;
        icmp_ln86_966_reg_1444_pp0_iter3_reg <= icmp_ln86_966_reg_1444_pp0_iter2_reg;
        icmp_ln86_966_reg_1444_pp0_iter4_reg <= icmp_ln86_966_reg_1444_pp0_iter3_reg;
        icmp_ln86_967_reg_1449 <= icmp_ln86_967_fu_468_p2;
        icmp_ln86_967_reg_1449_pp0_iter1_reg <= icmp_ln86_967_reg_1449;
        icmp_ln86_967_reg_1449_pp0_iter2_reg <= icmp_ln86_967_reg_1449_pp0_iter1_reg;
        icmp_ln86_967_reg_1449_pp0_iter3_reg <= icmp_ln86_967_reg_1449_pp0_iter2_reg;
        icmp_ln86_967_reg_1449_pp0_iter4_reg <= icmp_ln86_967_reg_1449_pp0_iter3_reg;
        icmp_ln86_968_reg_1454 <= icmp_ln86_968_fu_474_p2;
        icmp_ln86_968_reg_1454_pp0_iter1_reg <= icmp_ln86_968_reg_1454;
        icmp_ln86_968_reg_1454_pp0_iter2_reg <= icmp_ln86_968_reg_1454_pp0_iter1_reg;
        icmp_ln86_968_reg_1454_pp0_iter3_reg <= icmp_ln86_968_reg_1454_pp0_iter2_reg;
        icmp_ln86_968_reg_1454_pp0_iter4_reg <= icmp_ln86_968_reg_1454_pp0_iter3_reg;
        icmp_ln86_969_reg_1459 <= icmp_ln86_969_fu_480_p2;
        icmp_ln86_969_reg_1459_pp0_iter1_reg <= icmp_ln86_969_reg_1459;
        icmp_ln86_969_reg_1459_pp0_iter2_reg <= icmp_ln86_969_reg_1459_pp0_iter1_reg;
        icmp_ln86_969_reg_1459_pp0_iter3_reg <= icmp_ln86_969_reg_1459_pp0_iter2_reg;
        icmp_ln86_969_reg_1459_pp0_iter4_reg <= icmp_ln86_969_reg_1459_pp0_iter3_reg;
        icmp_ln86_969_reg_1459_pp0_iter5_reg <= icmp_ln86_969_reg_1459_pp0_iter4_reg;
        icmp_ln86_970_reg_1464 <= icmp_ln86_970_fu_486_p2;
        icmp_ln86_970_reg_1464_pp0_iter1_reg <= icmp_ln86_970_reg_1464;
        icmp_ln86_970_reg_1464_pp0_iter2_reg <= icmp_ln86_970_reg_1464_pp0_iter1_reg;
        icmp_ln86_970_reg_1464_pp0_iter3_reg <= icmp_ln86_970_reg_1464_pp0_iter2_reg;
        icmp_ln86_970_reg_1464_pp0_iter4_reg <= icmp_ln86_970_reg_1464_pp0_iter3_reg;
        icmp_ln86_970_reg_1464_pp0_iter5_reg <= icmp_ln86_970_reg_1464_pp0_iter4_reg;
        icmp_ln86_971_reg_1469 <= icmp_ln86_971_fu_492_p2;
        icmp_ln86_971_reg_1469_pp0_iter1_reg <= icmp_ln86_971_reg_1469;
        icmp_ln86_971_reg_1469_pp0_iter2_reg <= icmp_ln86_971_reg_1469_pp0_iter1_reg;
        icmp_ln86_971_reg_1469_pp0_iter3_reg <= icmp_ln86_971_reg_1469_pp0_iter2_reg;
        icmp_ln86_971_reg_1469_pp0_iter4_reg <= icmp_ln86_971_reg_1469_pp0_iter3_reg;
        icmp_ln86_971_reg_1469_pp0_iter5_reg <= icmp_ln86_971_reg_1469_pp0_iter4_reg;
        icmp_ln86_971_reg_1469_pp0_iter6_reg <= icmp_ln86_971_reg_1469_pp0_iter5_reg;
        icmp_ln86_reg_1300 <= icmp_ln86_fu_312_p2;
        icmp_ln86_reg_1300_pp0_iter1_reg <= icmp_ln86_reg_1300;
        icmp_ln86_reg_1300_pp0_iter2_reg <= icmp_ln86_reg_1300_pp0_iter1_reg;
        icmp_ln86_reg_1300_pp0_iter3_reg <= icmp_ln86_reg_1300_pp0_iter2_reg;
        or_ln117_831_reg_1547 <= or_ln117_831_fu_692_p2;
        or_ln117_835_reg_1577 <= or_ln117_835_fu_799_p2;
        or_ln117_840_reg_1610 <= or_ln117_840_fu_938_p2;
        or_ln117_842_reg_1620 <= or_ln117_842_fu_958_p2;
        or_ln117_844_reg_1626 <= or_ln117_844_fu_964_p2;
        or_ln117_844_reg_1626_pp0_iter5_reg <= or_ln117_844_reg_1626;
        or_ln117_846_reg_1634 <= or_ln117_846_fu_1040_p2;
        or_ln117_850_reg_1644 <= or_ln117_850_fu_1115_p2;
        or_ln117_reg_1514 <= or_ln117_fu_554_p2;
        select_ln117_926_reg_1542 <= select_ln117_926_fu_685_p3;
        select_ln117_932_reg_1582 <= select_ln117_932_fu_813_p3;
        select_ln117_938_reg_1615 <= select_ln117_938_fu_950_p3;
        select_ln117_944_reg_1639 <= select_ln117_944_fu_1053_p3;
        select_ln117_948_reg_1649 <= select_ln117_948_fu_1129_p3;
        xor_ln104_reg_1519 <= xor_ln104_fu_560_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        x_0_val_int_reg <= x_0_val;
        x_10_val_int_reg <= x_10_val;
        x_11_val_int_reg <= x_11_val;
        x_14_val_int_reg <= x_14_val;
        x_15_val_int_reg <= x_15_val;
        x_1_val_int_reg <= x_1_val;
        x_2_val_int_reg <= x_2_val;
        x_3_val_int_reg <= x_3_val;
        x_4_val_int_reg <= x_4_val;
        x_9_val_int_reg <= x_9_val;
    end
end

assign agg_result_fu_1164_p65 = 'bx;

assign agg_result_fu_1164_p66 = ((or_ln117_851_fu_1152_p2[0:0] == 1'b1) ? select_ln117_948_reg_1649 : 5'd31);

assign and_ln102_1169_fu_697_p2 = (xor_ln104_reg_1519 & icmp_ln86_943_reg_1316_pp0_iter2_reg);

assign and_ln102_1170_fu_514_p2 = (icmp_ln86_944_reg_1322 & and_ln102_reg_1474);

assign and_ln102_1171_fu_565_p2 = (icmp_ln86_945_reg_1328_pp0_iter1_reg & and_ln104_reg_1484);

assign and_ln102_1172_fu_711_p2 = (icmp_ln86_946_reg_1334_pp0_iter2_reg & and_ln102_1169_fu_697_p2);

assign and_ln102_1173_fu_831_p2 = (icmp_ln86_947_reg_1340_pp0_iter3_reg & and_ln104_170_reg_1559);

assign and_ln102_1174_fu_528_p2 = (icmp_ln86_948_reg_1346 & and_ln102_1170_fu_514_p2);

assign and_ln102_1175_fu_538_p2 = (icmp_ln86_949_reg_1352 & and_ln104_171_fu_523_p2);

assign and_ln102_1176_fu_584_p2 = (icmp_ln86_950_reg_1358_pp0_iter1_reg & and_ln102_1171_fu_565_p2);

assign and_ln102_1177_fu_721_p2 = (icmp_ln86_951_reg_1364_pp0_iter2_reg & and_ln104_172_reg_1531);

assign and_ln102_1178_fu_725_p2 = (icmp_ln86_952_reg_1370_pp0_iter2_reg & and_ln102_1172_fu_711_p2);

assign and_ln102_1179_fu_855_p2 = (icmp_ln86_953_reg_1376_pp0_iter3_reg & and_ln104_173_fu_826_p2);

assign and_ln102_1180_fu_973_p2 = (icmp_ln86_954_reg_1382_pp0_iter4_reg & and_ln102_1173_reg_1592);

assign and_ln102_1181_fu_1066_p2 = (icmp_ln86_955_reg_1388_pp0_iter5_reg & and_ln104_174_reg_1599_pp0_iter5_reg);

assign and_ln102_1182_fu_589_p2 = (icmp_ln86_956_reg_1394_pp0_iter1_reg & and_ln102_1174_reg_1502);

assign and_ln102_1183_fu_543_p2 = (xor_ln104_451_fu_533_p2 & icmp_ln86_957_reg_1399);

assign and_ln102_1184_fu_548_p2 = (and_ln102_1183_fu_543_p2 & and_ln102_1170_fu_514_p2);

assign and_ln102_1185_fu_593_p2 = (icmp_ln86_958_reg_1404_pp0_iter1_reg & and_ln102_1175_reg_1508);

assign and_ln102_1186_fu_597_p2 = (xor_ln104_452_fu_579_p2 & icmp_ln86_959_reg_1409_pp0_iter1_reg);

assign and_ln102_1187_fu_602_p2 = (and_ln104_171_reg_1497 & and_ln102_1186_fu_597_p2);

assign and_ln102_1188_fu_730_p2 = (icmp_ln86_960_reg_1414_pp0_iter2_reg & and_ln102_1176_reg_1537);

assign and_ln102_1189_fu_734_p2 = (xor_ln104_453_fu_716_p2 & icmp_ln86_961_reg_1419_pp0_iter2_reg);

assign and_ln102_1190_fu_739_p2 = (and_ln102_1189_fu_734_p2 & and_ln102_1171_reg_1525);

assign and_ln102_1191_fu_744_p2 = (icmp_ln86_962_reg_1424_pp0_iter2_reg & and_ln102_1177_fu_721_p2);

assign and_ln102_1192_fu_860_p2 = (xor_ln104_454_fu_845_p2 & icmp_ln86_963_reg_1429_pp0_iter3_reg);

assign and_ln102_1193_fu_865_p2 = (and_ln104_172_reg_1531_pp0_iter3_reg & and_ln102_1192_fu_860_p2);

assign and_ln102_1194_fu_870_p2 = (icmp_ln86_964_reg_1434_pp0_iter3_reg & and_ln102_1178_reg_1571);

assign and_ln102_1195_fu_874_p2 = (xor_ln104_455_fu_850_p2 & icmp_ln86_965_reg_1439_pp0_iter3_reg);

assign and_ln102_1196_fu_879_p2 = (and_ln102_1195_fu_874_p2 & and_ln102_1172_reg_1565);

assign and_ln102_1197_fu_977_p2 = (icmp_ln86_966_reg_1444_pp0_iter4_reg & and_ln102_1179_reg_1605);

assign and_ln102_1198_fu_981_p2 = (xor_ln104_456_fu_968_p2 & icmp_ln86_967_reg_1449_pp0_iter4_reg);

assign and_ln102_1199_fu_986_p2 = (and_ln104_173_reg_1587 & and_ln102_1198_fu_981_p2);

assign and_ln102_1200_fu_991_p2 = (icmp_ln86_968_reg_1454_pp0_iter4_reg & and_ln102_1180_fu_973_p2);

assign and_ln102_1201_fu_1070_p2 = (xor_ln104_457_fu_1061_p2 & icmp_ln86_969_reg_1459_pp0_iter5_reg);

assign and_ln102_1202_fu_1075_p2 = (and_ln102_1201_fu_1070_p2 & and_ln102_1173_reg_1592_pp0_iter5_reg);

assign and_ln102_1203_fu_1080_p2 = (icmp_ln86_970_reg_1464_pp0_iter5_reg & and_ln102_1181_fu_1066_p2);

assign and_ln102_1204_fu_1142_p2 = (xor_ln104_458_fu_1137_p2 & icmp_ln86_971_reg_1469_pp0_iter6_reg);

assign and_ln102_1205_fu_1147_p2 = (and_ln104_174_reg_1599_pp0_iter6_reg & and_ln102_1204_fu_1142_p2);

assign and_ln102_fu_498_p2 = (icmp_ln86_fu_312_p2 & icmp_ln86_942_fu_318_p2);

assign and_ln104_170_fu_706_p2 = (xor_ln104_reg_1519 & xor_ln104_446_fu_701_p2);

assign and_ln104_171_fu_523_p2 = (xor_ln104_447_fu_518_p2 & and_ln102_reg_1474);

assign and_ln104_172_fu_574_p2 = (xor_ln104_448_fu_569_p2 & and_ln104_reg_1484);

assign and_ln104_173_fu_826_p2 = (xor_ln104_449_fu_821_p2 & and_ln102_1169_reg_1553);

assign and_ln104_174_fu_840_p2 = (xor_ln104_450_fu_835_p2 & and_ln104_170_reg_1559);

assign and_ln104_fu_509_p2 = (xor_ln104_445_fu_504_p2 & icmp_ln86_reg_1300);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1164_p67;

assign icmp_ln86_942_fu_318_p2 = (($signed(x_0_val_int_reg) < $signed(18'd261240)) ? 1'b1 : 1'b0);

assign icmp_ln86_943_fu_324_p2 = (($signed(x_11_val_int_reg) < $signed(18'd321)) ? 1'b1 : 1'b0);

assign icmp_ln86_944_fu_330_p2 = (($signed(x_1_val_int_reg) < $signed(18'd670)) ? 1'b1 : 1'b0);

assign icmp_ln86_945_fu_336_p2 = (($signed(x_15_val_int_reg) < $signed(18'd261747)) ? 1'b1 : 1'b0);

assign icmp_ln86_946_fu_342_p2 = (($signed(x_10_val_int_reg) < $signed(18'd1084)) ? 1'b1 : 1'b0);

assign icmp_ln86_947_fu_348_p2 = (($signed(x_15_val_int_reg) < $signed(18'd2012)) ? 1'b1 : 1'b0);

assign icmp_ln86_948_fu_354_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261700)) ? 1'b1 : 1'b0);

assign icmp_ln86_949_fu_360_p2 = (($signed(x_14_val_int_reg) < $signed(18'd44)) ? 1'b1 : 1'b0);

assign icmp_ln86_950_fu_366_p2 = (($signed(x_0_val_int_reg) < $signed(18'd73)) ? 1'b1 : 1'b0);

assign icmp_ln86_951_fu_372_p2 = (($signed(x_10_val_int_reg) < $signed(18'd261218)) ? 1'b1 : 1'b0);

assign icmp_ln86_952_fu_378_p2 = (($signed(x_15_val_int_reg) < $signed(18'd1304)) ? 1'b1 : 1'b0);

assign icmp_ln86_953_fu_384_p2 = (($signed(x_2_val_int_reg) < $signed(18'd262132)) ? 1'b1 : 1'b0);

assign icmp_ln86_954_fu_390_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261480)) ? 1'b1 : 1'b0);

assign icmp_ln86_955_fu_396_p2 = (($signed(x_0_val_int_reg) < $signed(18'd261685)) ? 1'b1 : 1'b0);

assign icmp_ln86_956_fu_402_p2 = (($signed(x_2_val_int_reg) < $signed(18'd261120)) ? 1'b1 : 1'b0);

assign icmp_ln86_957_fu_408_p2 = (($signed(x_9_val_int_reg) < $signed(18'd1341)) ? 1'b1 : 1'b0);

assign icmp_ln86_958_fu_414_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261903)) ? 1'b1 : 1'b0);

assign icmp_ln86_959_fu_420_p2 = (($signed(x_14_val_int_reg) < $signed(18'd111)) ? 1'b1 : 1'b0);

assign icmp_ln86_960_fu_426_p2 = (($signed(x_1_val_int_reg) < $signed(18'd322)) ? 1'b1 : 1'b0);

assign icmp_ln86_961_fu_432_p2 = (($signed(x_1_val_int_reg) < $signed(18'd273)) ? 1'b1 : 1'b0);

assign icmp_ln86_962_fu_438_p2 = (($signed(x_14_val_int_reg) < $signed(18'd261926)) ? 1'b1 : 1'b0);

assign icmp_ln86_963_fu_444_p2 = (($signed(x_10_val_int_reg) < $signed(18'd1492)) ? 1'b1 : 1'b0);

assign icmp_ln86_964_fu_450_p2 = (($signed(x_1_val_int_reg) < $signed(18'd861)) ? 1'b1 : 1'b0);

assign icmp_ln86_965_fu_456_p2 = (($signed(x_14_val_int_reg) < $signed(18'd2295)) ? 1'b1 : 1'b0);

assign icmp_ln86_966_fu_462_p2 = (($signed(x_4_val_int_reg) < $signed(18'd262093)) ? 1'b1 : 1'b0);

assign icmp_ln86_967_fu_468_p2 = (($signed(x_15_val_int_reg) < $signed(18'd1020)) ? 1'b1 : 1'b0);

assign icmp_ln86_968_fu_474_p2 = (($signed(x_14_val_int_reg) < $signed(18'd261523)) ? 1'b1 : 1'b0);

assign icmp_ln86_969_fu_480_p2 = (($signed(x_14_val_int_reg) < $signed(18'd107)) ? 1'b1 : 1'b0);

assign icmp_ln86_970_fu_486_p2 = (($signed(x_11_val_int_reg) < $signed(18'd2193)) ? 1'b1 : 1'b0);

assign icmp_ln86_971_fu_492_p2 = (($signed(x_10_val_int_reg) < $signed(18'd406)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_312_p2 = (($signed(x_15_val_int_reg) < $signed(18'd784)) ? 1'b1 : 1'b0);

assign or_ln117_827_fu_635_p2 = (and_ln102_1185_fu_593_p2 | and_ln102_1170_reg_1490);

assign or_ln117_828_fu_647_p2 = (and_ln102_1175_reg_1508 | and_ln102_1170_reg_1490);

assign or_ln117_829_fu_659_p2 = (or_ln117_828_fu_647_p2 | and_ln102_1187_fu_602_p2);

assign or_ln117_830_fu_749_p2 = (and_ln102_reg_1474_pp0_iter2_reg | and_ln102_1188_fu_730_p2);

assign or_ln117_831_fu_692_p2 = (and_ln102_reg_1474_pp0_iter1_reg | and_ln102_1176_fu_584_p2);

assign or_ln117_832_fu_761_p2 = (or_ln117_831_reg_1547 | and_ln102_1190_fu_739_p2);

assign or_ln117_833_fu_773_p2 = (and_ln102_reg_1474_pp0_iter2_reg | and_ln102_1171_reg_1525);

assign or_ln117_834_fu_785_p2 = (or_ln117_833_fu_773_p2 | and_ln102_1191_fu_744_p2);

assign or_ln117_835_fu_799_p2 = (or_ln117_833_fu_773_p2 | and_ln102_1177_fu_721_p2);

assign or_ln117_836_fu_884_p2 = (or_ln117_835_reg_1577 | and_ln102_1193_fu_865_p2);

assign or_ln117_837_fu_900_p2 = (icmp_ln86_reg_1300_pp0_iter3_reg | and_ln102_1194_fu_870_p2);

assign or_ln117_838_fu_912_p2 = (icmp_ln86_reg_1300_pp0_iter3_reg | and_ln102_1178_reg_1571);

assign or_ln117_839_fu_924_p2 = (or_ln117_838_fu_912_p2 | and_ln102_1196_fu_879_p2);

assign or_ln117_840_fu_938_p2 = (icmp_ln86_reg_1300_pp0_iter3_reg | and_ln102_1172_reg_1565);

assign or_ln117_841_fu_996_p2 = (or_ln117_840_reg_1610 | and_ln102_1197_fu_977_p2);

assign or_ln117_842_fu_958_p2 = (or_ln117_840_fu_938_p2 | and_ln102_1179_fu_855_p2);

assign or_ln117_843_fu_1008_p2 = (or_ln117_842_reg_1620 | and_ln102_1199_fu_986_p2);

assign or_ln117_844_fu_964_p2 = (icmp_ln86_reg_1300_pp0_iter3_reg | and_ln102_1169_reg_1553);

assign or_ln117_845_fu_1028_p2 = (or_ln117_844_reg_1626 | and_ln102_1200_fu_991_p2);

assign or_ln117_846_fu_1040_p2 = (or_ln117_844_reg_1626 | and_ln102_1180_fu_973_p2);

assign or_ln117_847_fu_1085_p2 = (or_ln117_846_reg_1634 | and_ln102_1202_fu_1075_p2);

assign or_ln117_848_fu_1090_p2 = (or_ln117_844_reg_1626_pp0_iter5_reg | and_ln102_1173_reg_1592_pp0_iter5_reg);

assign or_ln117_849_fu_1101_p2 = (or_ln117_848_fu_1090_p2 | and_ln102_1203_fu_1080_p2);

assign or_ln117_850_fu_1115_p2 = (or_ln117_848_fu_1090_p2 | and_ln102_1181_fu_1066_p2);

assign or_ln117_851_fu_1152_p2 = (or_ln117_850_reg_1644 | and_ln102_1205_fu_1147_p2);

assign or_ln117_fu_554_p2 = (and_ln102_1184_fu_548_p2 | and_ln102_1174_fu_528_p2);

assign select_ln117_921_fu_624_p3 = ((or_ln117_reg_1514[0:0] == 1'b1) ? select_ln117_fu_617_p3 : 2'd3);

assign select_ln117_922_fu_640_p3 = ((and_ln102_1170_reg_1490[0:0] == 1'b1) ? zext_ln117_97_fu_631_p1 : 3'd4);

assign select_ln117_923_fu_651_p3 = ((or_ln117_827_fu_635_p2[0:0] == 1'b1) ? select_ln117_922_fu_640_p3 : 3'd5);

assign select_ln117_924_fu_665_p3 = ((or_ln117_828_fu_647_p2[0:0] == 1'b1) ? select_ln117_923_fu_651_p3 : 3'd6);

assign select_ln117_925_fu_673_p3 = ((or_ln117_829_fu_659_p2[0:0] == 1'b1) ? select_ln117_924_fu_665_p3 : 3'd7);

assign select_ln117_926_fu_685_p3 = ((and_ln102_reg_1474_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_98_fu_681_p1 : 4'd8);

assign select_ln117_927_fu_754_p3 = ((or_ln117_830_fu_749_p2[0:0] == 1'b1) ? select_ln117_926_reg_1542 : 4'd9);

assign select_ln117_928_fu_766_p3 = ((or_ln117_831_reg_1547[0:0] == 1'b1) ? select_ln117_927_fu_754_p3 : 4'd10);

assign select_ln117_929_fu_777_p3 = ((or_ln117_832_fu_761_p2[0:0] == 1'b1) ? select_ln117_928_fu_766_p3 : 4'd11);

assign select_ln117_930_fu_791_p3 = ((or_ln117_833_fu_773_p2[0:0] == 1'b1) ? select_ln117_929_fu_777_p3 : 4'd12);

assign select_ln117_931_fu_805_p3 = ((or_ln117_834_fu_785_p2[0:0] == 1'b1) ? select_ln117_930_fu_791_p3 : 4'd13);

assign select_ln117_932_fu_813_p3 = ((or_ln117_835_fu_799_p2[0:0] == 1'b1) ? select_ln117_931_fu_805_p3 : 4'd14);

assign select_ln117_933_fu_889_p3 = ((or_ln117_836_fu_884_p2[0:0] == 1'b1) ? select_ln117_932_reg_1582 : 4'd15);

assign select_ln117_934_fu_905_p3 = ((icmp_ln86_reg_1300_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_99_fu_896_p1 : 5'd16);

assign select_ln117_935_fu_916_p3 = ((or_ln117_837_fu_900_p2[0:0] == 1'b1) ? select_ln117_934_fu_905_p3 : 5'd17);

assign select_ln117_936_fu_930_p3 = ((or_ln117_838_fu_912_p2[0:0] == 1'b1) ? select_ln117_935_fu_916_p3 : 5'd18);

assign select_ln117_937_fu_942_p3 = ((or_ln117_839_fu_924_p2[0:0] == 1'b1) ? select_ln117_936_fu_930_p3 : 5'd19);

assign select_ln117_938_fu_950_p3 = ((or_ln117_840_fu_938_p2[0:0] == 1'b1) ? select_ln117_937_fu_942_p3 : 5'd20);

assign select_ln117_939_fu_1001_p3 = ((or_ln117_841_fu_996_p2[0:0] == 1'b1) ? select_ln117_938_reg_1615 : 5'd21);

assign select_ln117_940_fu_1013_p3 = ((or_ln117_842_reg_1620[0:0] == 1'b1) ? select_ln117_939_fu_1001_p3 : 5'd22);

assign select_ln117_941_fu_1020_p3 = ((or_ln117_843_fu_1008_p2[0:0] == 1'b1) ? select_ln117_940_fu_1013_p3 : 5'd23);

assign select_ln117_942_fu_1033_p3 = ((or_ln117_844_reg_1626[0:0] == 1'b1) ? select_ln117_941_fu_1020_p3 : 5'd24);

assign select_ln117_943_fu_1045_p3 = ((or_ln117_845_fu_1028_p2[0:0] == 1'b1) ? select_ln117_942_fu_1033_p3 : 5'd25);

assign select_ln117_944_fu_1053_p3 = ((or_ln117_846_fu_1040_p2[0:0] == 1'b1) ? select_ln117_943_fu_1045_p3 : 5'd26);

assign select_ln117_945_fu_1094_p3 = ((or_ln117_847_fu_1085_p2[0:0] == 1'b1) ? select_ln117_944_reg_1639 : 5'd27);

assign select_ln117_946_fu_1107_p3 = ((or_ln117_848_fu_1090_p2[0:0] == 1'b1) ? select_ln117_945_fu_1094_p3 : 5'd28);

assign select_ln117_947_fu_1121_p3 = ((or_ln117_849_fu_1101_p2[0:0] == 1'b1) ? select_ln117_946_fu_1107_p3 : 5'd29);

assign select_ln117_948_fu_1129_p3 = ((or_ln117_850_fu_1115_p2[0:0] == 1'b1) ? select_ln117_947_fu_1121_p3 : 5'd30);

assign select_ln117_fu_617_p3 = ((and_ln102_1174_reg_1502[0:0] == 1'b1) ? zext_ln117_fu_613_p1 : 2'd2);

assign xor_ln104_445_fu_504_p2 = (icmp_ln86_942_reg_1311 ^ 1'd1);

assign xor_ln104_446_fu_701_p2 = (icmp_ln86_943_reg_1316_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_447_fu_518_p2 = (icmp_ln86_944_reg_1322 ^ 1'd1);

assign xor_ln104_448_fu_569_p2 = (icmp_ln86_945_reg_1328_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_449_fu_821_p2 = (icmp_ln86_946_reg_1334_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_450_fu_835_p2 = (icmp_ln86_947_reg_1340_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_451_fu_533_p2 = (icmp_ln86_948_reg_1346 ^ 1'd1);

assign xor_ln104_452_fu_579_p2 = (icmp_ln86_949_reg_1352_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_453_fu_716_p2 = (icmp_ln86_950_reg_1358_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_454_fu_845_p2 = (icmp_ln86_951_reg_1364_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_455_fu_850_p2 = (icmp_ln86_952_reg_1370_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_456_fu_968_p2 = (icmp_ln86_953_reg_1376_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_457_fu_1061_p2 = (icmp_ln86_954_reg_1382_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_458_fu_1137_p2 = (icmp_ln86_955_reg_1388_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_560_p2 = (icmp_ln86_reg_1300_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_607_p2 = (1'd1 ^ and_ln102_1182_fu_589_p2);

assign zext_ln117_97_fu_631_p1 = select_ln117_921_fu_624_p3;

assign zext_ln117_98_fu_681_p1 = select_ln117_925_fu_673_p3;

assign zext_ln117_99_fu_896_p1 = select_ln117_933_fu_889_p3;

assign zext_ln117_fu_613_p1 = xor_ln117_fu_607_p2;

endmodule //my_prj_decision_function_67
