
002_LED_Tasks.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ec8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  08006058  08006058  00016058  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006134  08006134  00020014  2**0
                  CONTENTS
  4 .ARM          00000008  08006134  08006134  00016134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800613c  0800613c  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800613c  0800613c  0001613c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006140  08006140  00016140  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08006144  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00013480  20000014  08006158  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20013494  08006158  00023494  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001401f  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c76  00000000  00000000  00034063  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012b8  00000000  00000000  00036ce0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001150  00000000  00000000  00037f98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022a84  00000000  00000000  000390e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014ae7  00000000  00000000  0005bb6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d67b6  00000000  00000000  00070653  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00146e09  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004ec0  00000000  00000000  00146e5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000014 	.word	0x20000014
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006040 	.word	0x08006040

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000018 	.word	0x20000018
 80001cc:	08006040 	.word	0x08006040

080001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001d2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001d6:	f8df 0088 	ldr.w	r0, [pc, #136]	; 8000260 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001da:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001de:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80001e2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80001e4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80001e6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80001e8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80001ea:	d332      	bcc.n	8000252 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80001ec:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80001ee:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 80001f0:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 80001f2:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 80001f4:	d314      	bcc.n	8000220 <_CheckCase2>

080001f6 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 80001f6:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 80001f8:	19d0      	adds	r0, r2, r7
 80001fa:	bf00      	nop

080001fc <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 80001fc:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000200:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000204:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000206:	d005      	beq.n	8000214 <_CSDone>
        LDRB     R3,[R1], #+1
 8000208:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800020c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000210:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000212:	d1f3      	bne.n	80001fc <_LoopCopyStraight>

08000214 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000214:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000218:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800021a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800021c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800021e:	4770      	bx	lr

08000220 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000220:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000222:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000224:	d319      	bcc.n	800025a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000226:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000228:	1b12      	subs	r2, r2, r4

0800022a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800022a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800022e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000232:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000234:	d1f9      	bne.n	800022a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000236:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000238:	d005      	beq.n	8000246 <_No2ChunkNeeded>

0800023a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800023e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000242:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000244:	d1f9      	bne.n	800023a <_LoopCopyAfterWrapAround>

08000246 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000246:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800024a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800024c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800024e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000250:	4770      	bx	lr

08000252 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000252:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000254:	3801      	subs	r0, #1
        CMP      R0,R2
 8000256:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000258:	d2cd      	bcs.n	80001f6 <_Case4>

0800025a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800025a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800025e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000260:	20012ec8 	.word	0x20012ec8

08000264 <__aeabi_uldivmod>:
 8000264:	b953      	cbnz	r3, 800027c <__aeabi_uldivmod+0x18>
 8000266:	b94a      	cbnz	r2, 800027c <__aeabi_uldivmod+0x18>
 8000268:	2900      	cmp	r1, #0
 800026a:	bf08      	it	eq
 800026c:	2800      	cmpeq	r0, #0
 800026e:	bf1c      	itt	ne
 8000270:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000274:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000278:	f000 b974 	b.w	8000564 <__aeabi_idiv0>
 800027c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000280:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000284:	f000 f806 	bl	8000294 <__udivmoddi4>
 8000288:	f8dd e004 	ldr.w	lr, [sp, #4]
 800028c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000290:	b004      	add	sp, #16
 8000292:	4770      	bx	lr

08000294 <__udivmoddi4>:
 8000294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000298:	9d08      	ldr	r5, [sp, #32]
 800029a:	4604      	mov	r4, r0
 800029c:	468e      	mov	lr, r1
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d14d      	bne.n	800033e <__udivmoddi4+0xaa>
 80002a2:	428a      	cmp	r2, r1
 80002a4:	4694      	mov	ip, r2
 80002a6:	d969      	bls.n	800037c <__udivmoddi4+0xe8>
 80002a8:	fab2 f282 	clz	r2, r2
 80002ac:	b152      	cbz	r2, 80002c4 <__udivmoddi4+0x30>
 80002ae:	fa01 f302 	lsl.w	r3, r1, r2
 80002b2:	f1c2 0120 	rsb	r1, r2, #32
 80002b6:	fa20 f101 	lsr.w	r1, r0, r1
 80002ba:	fa0c fc02 	lsl.w	ip, ip, r2
 80002be:	ea41 0e03 	orr.w	lr, r1, r3
 80002c2:	4094      	lsls	r4, r2
 80002c4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002c8:	0c21      	lsrs	r1, r4, #16
 80002ca:	fbbe f6f8 	udiv	r6, lr, r8
 80002ce:	fa1f f78c 	uxth.w	r7, ip
 80002d2:	fb08 e316 	mls	r3, r8, r6, lr
 80002d6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002da:	fb06 f107 	mul.w	r1, r6, r7
 80002de:	4299      	cmp	r1, r3
 80002e0:	d90a      	bls.n	80002f8 <__udivmoddi4+0x64>
 80002e2:	eb1c 0303 	adds.w	r3, ip, r3
 80002e6:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 80002ea:	f080 811f 	bcs.w	800052c <__udivmoddi4+0x298>
 80002ee:	4299      	cmp	r1, r3
 80002f0:	f240 811c 	bls.w	800052c <__udivmoddi4+0x298>
 80002f4:	3e02      	subs	r6, #2
 80002f6:	4463      	add	r3, ip
 80002f8:	1a5b      	subs	r3, r3, r1
 80002fa:	b2a4      	uxth	r4, r4
 80002fc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000300:	fb08 3310 	mls	r3, r8, r0, r3
 8000304:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000308:	fb00 f707 	mul.w	r7, r0, r7
 800030c:	42a7      	cmp	r7, r4
 800030e:	d90a      	bls.n	8000326 <__udivmoddi4+0x92>
 8000310:	eb1c 0404 	adds.w	r4, ip, r4
 8000314:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000318:	f080 810a 	bcs.w	8000530 <__udivmoddi4+0x29c>
 800031c:	42a7      	cmp	r7, r4
 800031e:	f240 8107 	bls.w	8000530 <__udivmoddi4+0x29c>
 8000322:	4464      	add	r4, ip
 8000324:	3802      	subs	r0, #2
 8000326:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800032a:	1be4      	subs	r4, r4, r7
 800032c:	2600      	movs	r6, #0
 800032e:	b11d      	cbz	r5, 8000338 <__udivmoddi4+0xa4>
 8000330:	40d4      	lsrs	r4, r2
 8000332:	2300      	movs	r3, #0
 8000334:	e9c5 4300 	strd	r4, r3, [r5]
 8000338:	4631      	mov	r1, r6
 800033a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800033e:	428b      	cmp	r3, r1
 8000340:	d909      	bls.n	8000356 <__udivmoddi4+0xc2>
 8000342:	2d00      	cmp	r5, #0
 8000344:	f000 80ef 	beq.w	8000526 <__udivmoddi4+0x292>
 8000348:	2600      	movs	r6, #0
 800034a:	e9c5 0100 	strd	r0, r1, [r5]
 800034e:	4630      	mov	r0, r6
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	fab3 f683 	clz	r6, r3
 800035a:	2e00      	cmp	r6, #0
 800035c:	d14a      	bne.n	80003f4 <__udivmoddi4+0x160>
 800035e:	428b      	cmp	r3, r1
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xd4>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 80f9 	bhi.w	800055a <__udivmoddi4+0x2c6>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb61 0303 	sbc.w	r3, r1, r3
 800036e:	2001      	movs	r0, #1
 8000370:	469e      	mov	lr, r3
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e0      	beq.n	8000338 <__udivmoddi4+0xa4>
 8000376:	e9c5 4e00 	strd	r4, lr, [r5]
 800037a:	e7dd      	b.n	8000338 <__udivmoddi4+0xa4>
 800037c:	b902      	cbnz	r2, 8000380 <__udivmoddi4+0xec>
 800037e:	deff      	udf	#255	; 0xff
 8000380:	fab2 f282 	clz	r2, r2
 8000384:	2a00      	cmp	r2, #0
 8000386:	f040 8092 	bne.w	80004ae <__udivmoddi4+0x21a>
 800038a:	eba1 010c 	sub.w	r1, r1, ip
 800038e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000392:	fa1f fe8c 	uxth.w	lr, ip
 8000396:	2601      	movs	r6, #1
 8000398:	0c20      	lsrs	r0, r4, #16
 800039a:	fbb1 f3f7 	udiv	r3, r1, r7
 800039e:	fb07 1113 	mls	r1, r7, r3, r1
 80003a2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003a6:	fb0e f003 	mul.w	r0, lr, r3
 80003aa:	4288      	cmp	r0, r1
 80003ac:	d908      	bls.n	80003c0 <__udivmoddi4+0x12c>
 80003ae:	eb1c 0101 	adds.w	r1, ip, r1
 80003b2:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80003b6:	d202      	bcs.n	80003be <__udivmoddi4+0x12a>
 80003b8:	4288      	cmp	r0, r1
 80003ba:	f200 80cb 	bhi.w	8000554 <__udivmoddi4+0x2c0>
 80003be:	4643      	mov	r3, r8
 80003c0:	1a09      	subs	r1, r1, r0
 80003c2:	b2a4      	uxth	r4, r4
 80003c4:	fbb1 f0f7 	udiv	r0, r1, r7
 80003c8:	fb07 1110 	mls	r1, r7, r0, r1
 80003cc:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003d0:	fb0e fe00 	mul.w	lr, lr, r0
 80003d4:	45a6      	cmp	lr, r4
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x156>
 80003d8:	eb1c 0404 	adds.w	r4, ip, r4
 80003dc:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80003e0:	d202      	bcs.n	80003e8 <__udivmoddi4+0x154>
 80003e2:	45a6      	cmp	lr, r4
 80003e4:	f200 80bb 	bhi.w	800055e <__udivmoddi4+0x2ca>
 80003e8:	4608      	mov	r0, r1
 80003ea:	eba4 040e 	sub.w	r4, r4, lr
 80003ee:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003f2:	e79c      	b.n	800032e <__udivmoddi4+0x9a>
 80003f4:	f1c6 0720 	rsb	r7, r6, #32
 80003f8:	40b3      	lsls	r3, r6
 80003fa:	fa22 fc07 	lsr.w	ip, r2, r7
 80003fe:	ea4c 0c03 	orr.w	ip, ip, r3
 8000402:	fa20 f407 	lsr.w	r4, r0, r7
 8000406:	fa01 f306 	lsl.w	r3, r1, r6
 800040a:	431c      	orrs	r4, r3
 800040c:	40f9      	lsrs	r1, r7
 800040e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000412:	fa00 f306 	lsl.w	r3, r0, r6
 8000416:	fbb1 f8f9 	udiv	r8, r1, r9
 800041a:	0c20      	lsrs	r0, r4, #16
 800041c:	fa1f fe8c 	uxth.w	lr, ip
 8000420:	fb09 1118 	mls	r1, r9, r8, r1
 8000424:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000428:	fb08 f00e 	mul.w	r0, r8, lr
 800042c:	4288      	cmp	r0, r1
 800042e:	fa02 f206 	lsl.w	r2, r2, r6
 8000432:	d90b      	bls.n	800044c <__udivmoddi4+0x1b8>
 8000434:	eb1c 0101 	adds.w	r1, ip, r1
 8000438:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 800043c:	f080 8088 	bcs.w	8000550 <__udivmoddi4+0x2bc>
 8000440:	4288      	cmp	r0, r1
 8000442:	f240 8085 	bls.w	8000550 <__udivmoddi4+0x2bc>
 8000446:	f1a8 0802 	sub.w	r8, r8, #2
 800044a:	4461      	add	r1, ip
 800044c:	1a09      	subs	r1, r1, r0
 800044e:	b2a4      	uxth	r4, r4
 8000450:	fbb1 f0f9 	udiv	r0, r1, r9
 8000454:	fb09 1110 	mls	r1, r9, r0, r1
 8000458:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 800045c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000460:	458e      	cmp	lr, r1
 8000462:	d908      	bls.n	8000476 <__udivmoddi4+0x1e2>
 8000464:	eb1c 0101 	adds.w	r1, ip, r1
 8000468:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 800046c:	d26c      	bcs.n	8000548 <__udivmoddi4+0x2b4>
 800046e:	458e      	cmp	lr, r1
 8000470:	d96a      	bls.n	8000548 <__udivmoddi4+0x2b4>
 8000472:	3802      	subs	r0, #2
 8000474:	4461      	add	r1, ip
 8000476:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800047a:	fba0 9402 	umull	r9, r4, r0, r2
 800047e:	eba1 010e 	sub.w	r1, r1, lr
 8000482:	42a1      	cmp	r1, r4
 8000484:	46c8      	mov	r8, r9
 8000486:	46a6      	mov	lr, r4
 8000488:	d356      	bcc.n	8000538 <__udivmoddi4+0x2a4>
 800048a:	d053      	beq.n	8000534 <__udivmoddi4+0x2a0>
 800048c:	b15d      	cbz	r5, 80004a6 <__udivmoddi4+0x212>
 800048e:	ebb3 0208 	subs.w	r2, r3, r8
 8000492:	eb61 010e 	sbc.w	r1, r1, lr
 8000496:	fa01 f707 	lsl.w	r7, r1, r7
 800049a:	fa22 f306 	lsr.w	r3, r2, r6
 800049e:	40f1      	lsrs	r1, r6
 80004a0:	431f      	orrs	r7, r3
 80004a2:	e9c5 7100 	strd	r7, r1, [r5]
 80004a6:	2600      	movs	r6, #0
 80004a8:	4631      	mov	r1, r6
 80004aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ae:	f1c2 0320 	rsb	r3, r2, #32
 80004b2:	40d8      	lsrs	r0, r3
 80004b4:	fa0c fc02 	lsl.w	ip, ip, r2
 80004b8:	fa21 f303 	lsr.w	r3, r1, r3
 80004bc:	4091      	lsls	r1, r2
 80004be:	4301      	orrs	r1, r0
 80004c0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c4:	fa1f fe8c 	uxth.w	lr, ip
 80004c8:	fbb3 f0f7 	udiv	r0, r3, r7
 80004cc:	fb07 3610 	mls	r6, r7, r0, r3
 80004d0:	0c0b      	lsrs	r3, r1, #16
 80004d2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004d6:	fb00 f60e 	mul.w	r6, r0, lr
 80004da:	429e      	cmp	r6, r3
 80004dc:	fa04 f402 	lsl.w	r4, r4, r2
 80004e0:	d908      	bls.n	80004f4 <__udivmoddi4+0x260>
 80004e2:	eb1c 0303 	adds.w	r3, ip, r3
 80004e6:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80004ea:	d22f      	bcs.n	800054c <__udivmoddi4+0x2b8>
 80004ec:	429e      	cmp	r6, r3
 80004ee:	d92d      	bls.n	800054c <__udivmoddi4+0x2b8>
 80004f0:	3802      	subs	r0, #2
 80004f2:	4463      	add	r3, ip
 80004f4:	1b9b      	subs	r3, r3, r6
 80004f6:	b289      	uxth	r1, r1
 80004f8:	fbb3 f6f7 	udiv	r6, r3, r7
 80004fc:	fb07 3316 	mls	r3, r7, r6, r3
 8000500:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000504:	fb06 f30e 	mul.w	r3, r6, lr
 8000508:	428b      	cmp	r3, r1
 800050a:	d908      	bls.n	800051e <__udivmoddi4+0x28a>
 800050c:	eb1c 0101 	adds.w	r1, ip, r1
 8000510:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000514:	d216      	bcs.n	8000544 <__udivmoddi4+0x2b0>
 8000516:	428b      	cmp	r3, r1
 8000518:	d914      	bls.n	8000544 <__udivmoddi4+0x2b0>
 800051a:	3e02      	subs	r6, #2
 800051c:	4461      	add	r1, ip
 800051e:	1ac9      	subs	r1, r1, r3
 8000520:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000524:	e738      	b.n	8000398 <__udivmoddi4+0x104>
 8000526:	462e      	mov	r6, r5
 8000528:	4628      	mov	r0, r5
 800052a:	e705      	b.n	8000338 <__udivmoddi4+0xa4>
 800052c:	4606      	mov	r6, r0
 800052e:	e6e3      	b.n	80002f8 <__udivmoddi4+0x64>
 8000530:	4618      	mov	r0, r3
 8000532:	e6f8      	b.n	8000326 <__udivmoddi4+0x92>
 8000534:	454b      	cmp	r3, r9
 8000536:	d2a9      	bcs.n	800048c <__udivmoddi4+0x1f8>
 8000538:	ebb9 0802 	subs.w	r8, r9, r2
 800053c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000540:	3801      	subs	r0, #1
 8000542:	e7a3      	b.n	800048c <__udivmoddi4+0x1f8>
 8000544:	4646      	mov	r6, r8
 8000546:	e7ea      	b.n	800051e <__udivmoddi4+0x28a>
 8000548:	4620      	mov	r0, r4
 800054a:	e794      	b.n	8000476 <__udivmoddi4+0x1e2>
 800054c:	4640      	mov	r0, r8
 800054e:	e7d1      	b.n	80004f4 <__udivmoddi4+0x260>
 8000550:	46d0      	mov	r8, sl
 8000552:	e77b      	b.n	800044c <__udivmoddi4+0x1b8>
 8000554:	3b02      	subs	r3, #2
 8000556:	4461      	add	r1, ip
 8000558:	e732      	b.n	80003c0 <__udivmoddi4+0x12c>
 800055a:	4630      	mov	r0, r6
 800055c:	e709      	b.n	8000372 <__udivmoddi4+0xde>
 800055e:	4464      	add	r4, ip
 8000560:	3802      	subs	r0, #2
 8000562:	e742      	b.n	80003ea <__udivmoddi4+0x156>

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b08a      	sub	sp, #40	; 0x28
 800056c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800056e:	f000 fb77 	bl	8000c60 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000572:	f000 f867 	bl	8000644 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000576:	f000 f8cf 	bl	8000718 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  //SEGGER_UART_init(500000);

  //CYCLCNT enable
  DWT_CTRL |= ( 1 << 0);
 800057a:	4b2b      	ldr	r3, [pc, #172]	; (8000628 <main+0xc0>)
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	4a2a      	ldr	r2, [pc, #168]	; (8000628 <main+0xc0>)
 8000580:	f043 0301 	orr.w	r3, r3, #1
 8000584:	6013      	str	r3, [r2, #0]

  //SEGGER_SYSVIEW_Conf();

  status = xTaskCreate(led_green_handler, "LED_green_task", 200, NULL, 2, &task1_handle);
 8000586:	f107 030c 	add.w	r3, r7, #12
 800058a:	9301      	str	r3, [sp, #4]
 800058c:	2302      	movs	r3, #2
 800058e:	9300      	str	r3, [sp, #0]
 8000590:	2300      	movs	r3, #0
 8000592:	22c8      	movs	r2, #200	; 0xc8
 8000594:	4925      	ldr	r1, [pc, #148]	; (800062c <main+0xc4>)
 8000596:	4826      	ldr	r0, [pc, #152]	; (8000630 <main+0xc8>)
 8000598:	f002 fbbe 	bl	8002d18 <xTaskCreate>
 800059c:	61f8      	str	r0, [r7, #28]

  configASSERT(status == pdPASS);
 800059e:	69fb      	ldr	r3, [r7, #28]
 80005a0:	2b01      	cmp	r3, #1
 80005a2:	d00a      	beq.n	80005ba <main+0x52>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 80005a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80005a8:	f383 8811 	msr	BASEPRI, r3
 80005ac:	f3bf 8f6f 	isb	sy
 80005b0:	f3bf 8f4f 	dsb	sy
 80005b4:	61bb      	str	r3, [r7, #24]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80005b6:	bf00      	nop
 80005b8:	e7fe      	b.n	80005b8 <main+0x50>

  status = xTaskCreate(led_red_handler, "LED_red_task", 200, NULL, 2, &task2_handle);
 80005ba:	f107 0308 	add.w	r3, r7, #8
 80005be:	9301      	str	r3, [sp, #4]
 80005c0:	2302      	movs	r3, #2
 80005c2:	9300      	str	r3, [sp, #0]
 80005c4:	2300      	movs	r3, #0
 80005c6:	22c8      	movs	r2, #200	; 0xc8
 80005c8:	491a      	ldr	r1, [pc, #104]	; (8000634 <main+0xcc>)
 80005ca:	481b      	ldr	r0, [pc, #108]	; (8000638 <main+0xd0>)
 80005cc:	f002 fba4 	bl	8002d18 <xTaskCreate>
 80005d0:	61f8      	str	r0, [r7, #28]

  configASSERT(status == pdPASS);
 80005d2:	69fb      	ldr	r3, [r7, #28]
 80005d4:	2b01      	cmp	r3, #1
 80005d6:	d00a      	beq.n	80005ee <main+0x86>
        __asm volatile
 80005d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80005dc:	f383 8811 	msr	BASEPRI, r3
 80005e0:	f3bf 8f6f 	isb	sy
 80005e4:	f3bf 8f4f 	dsb	sy
 80005e8:	617b      	str	r3, [r7, #20]
    }
 80005ea:	bf00      	nop
 80005ec:	e7fe      	b.n	80005ec <main+0x84>

  status = xTaskCreate(led_orange_handler, "LED_orange_task", 200, NULL, 2, &task3_handle);
 80005ee:	1d3b      	adds	r3, r7, #4
 80005f0:	9301      	str	r3, [sp, #4]
 80005f2:	2302      	movs	r3, #2
 80005f4:	9300      	str	r3, [sp, #0]
 80005f6:	2300      	movs	r3, #0
 80005f8:	22c8      	movs	r2, #200	; 0xc8
 80005fa:	4910      	ldr	r1, [pc, #64]	; (800063c <main+0xd4>)
 80005fc:	4810      	ldr	r0, [pc, #64]	; (8000640 <main+0xd8>)
 80005fe:	f002 fb8b 	bl	8002d18 <xTaskCreate>
 8000602:	61f8      	str	r0, [r7, #28]

  configASSERT(status == pdPASS);
 8000604:	69fb      	ldr	r3, [r7, #28]
 8000606:	2b01      	cmp	r3, #1
 8000608:	d00a      	beq.n	8000620 <main+0xb8>
        __asm volatile
 800060a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800060e:	f383 8811 	msr	BASEPRI, r3
 8000612:	f3bf 8f6f 	isb	sy
 8000616:	f3bf 8f4f 	dsb	sy
 800061a:	613b      	str	r3, [r7, #16]
    }
 800061c:	bf00      	nop
 800061e:	e7fe      	b.n	800061e <main+0xb6>

  //start the freeRTOS scheduler
  vTaskStartScheduler();
 8000620:	f002 fcd0 	bl	8002fc4 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000624:	e7fe      	b.n	8000624 <main+0xbc>
 8000626:	bf00      	nop
 8000628:	e0001000 	.word	0xe0001000
 800062c:	08006058 	.word	0x08006058
 8000630:	080009d5 	.word	0x080009d5
 8000634:	08006068 	.word	0x08006068
 8000638:	08000a3d 	.word	0x08000a3d
 800063c:	08006078 	.word	0x08006078
 8000640:	08000a09 	.word	0x08000a09

08000644 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b094      	sub	sp, #80	; 0x50
 8000648:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800064a:	f107 0320 	add.w	r3, r7, #32
 800064e:	2230      	movs	r2, #48	; 0x30
 8000650:	2100      	movs	r1, #0
 8000652:	4618      	mov	r0, r3
 8000654:	f005 fcec 	bl	8006030 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000658:	f107 030c 	add.w	r3, r7, #12
 800065c:	2200      	movs	r2, #0
 800065e:	601a      	str	r2, [r3, #0]
 8000660:	605a      	str	r2, [r3, #4]
 8000662:	609a      	str	r2, [r3, #8]
 8000664:	60da      	str	r2, [r3, #12]
 8000666:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000668:	2300      	movs	r3, #0
 800066a:	60bb      	str	r3, [r7, #8]
 800066c:	4b28      	ldr	r3, [pc, #160]	; (8000710 <SystemClock_Config+0xcc>)
 800066e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000670:	4a27      	ldr	r2, [pc, #156]	; (8000710 <SystemClock_Config+0xcc>)
 8000672:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000676:	6413      	str	r3, [r2, #64]	; 0x40
 8000678:	4b25      	ldr	r3, [pc, #148]	; (8000710 <SystemClock_Config+0xcc>)
 800067a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800067c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000680:	60bb      	str	r3, [r7, #8]
 8000682:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000684:	2300      	movs	r3, #0
 8000686:	607b      	str	r3, [r7, #4]
 8000688:	4b22      	ldr	r3, [pc, #136]	; (8000714 <SystemClock_Config+0xd0>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	4a21      	ldr	r2, [pc, #132]	; (8000714 <SystemClock_Config+0xd0>)
 800068e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000692:	6013      	str	r3, [r2, #0]
 8000694:	4b1f      	ldr	r3, [pc, #124]	; (8000714 <SystemClock_Config+0xd0>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800069c:	607b      	str	r3, [r7, #4]
 800069e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006a0:	2302      	movs	r3, #2
 80006a2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006a4:	2301      	movs	r3, #1
 80006a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006a8:	2310      	movs	r3, #16
 80006aa:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006ac:	2302      	movs	r3, #2
 80006ae:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006b0:	2300      	movs	r3, #0
 80006b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80006b4:	2308      	movs	r3, #8
 80006b6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 80006b8:	2332      	movs	r3, #50	; 0x32
 80006ba:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80006bc:	2304      	movs	r3, #4
 80006be:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80006c0:	2307      	movs	r3, #7
 80006c2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006c4:	f107 0320 	add.w	r3, r7, #32
 80006c8:	4618      	mov	r0, r3
 80006ca:	f000 fde1 	bl	8001290 <HAL_RCC_OscConfig>
 80006ce:	4603      	mov	r3, r0
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d001      	beq.n	80006d8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80006d4:	f000 f9de 	bl	8000a94 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006d8:	230f      	movs	r3, #15
 80006da:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006dc:	2302      	movs	r3, #2
 80006de:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006e0:	2300      	movs	r3, #0
 80006e2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80006e4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80006e8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80006ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006ee:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006f0:	f107 030c 	add.w	r3, r7, #12
 80006f4:	2100      	movs	r1, #0
 80006f6:	4618      	mov	r0, r3
 80006f8:	f001 f842 	bl	8001780 <HAL_RCC_ClockConfig>
 80006fc:	4603      	mov	r3, r0
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d001      	beq.n	8000706 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000702:	f000 f9c7 	bl	8000a94 <Error_Handler>
  }
}
 8000706:	bf00      	nop
 8000708:	3750      	adds	r7, #80	; 0x50
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	40023800 	.word	0x40023800
 8000714:	40007000 	.word	0x40007000

08000718 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b08c      	sub	sp, #48	; 0x30
 800071c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800071e:	f107 031c 	add.w	r3, r7, #28
 8000722:	2200      	movs	r2, #0
 8000724:	601a      	str	r2, [r3, #0]
 8000726:	605a      	str	r2, [r3, #4]
 8000728:	609a      	str	r2, [r3, #8]
 800072a:	60da      	str	r2, [r3, #12]
 800072c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800072e:	2300      	movs	r3, #0
 8000730:	61bb      	str	r3, [r7, #24]
 8000732:	4ba2      	ldr	r3, [pc, #648]	; (80009bc <MX_GPIO_Init+0x2a4>)
 8000734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000736:	4aa1      	ldr	r2, [pc, #644]	; (80009bc <MX_GPIO_Init+0x2a4>)
 8000738:	f043 0310 	orr.w	r3, r3, #16
 800073c:	6313      	str	r3, [r2, #48]	; 0x30
 800073e:	4b9f      	ldr	r3, [pc, #636]	; (80009bc <MX_GPIO_Init+0x2a4>)
 8000740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000742:	f003 0310 	and.w	r3, r3, #16
 8000746:	61bb      	str	r3, [r7, #24]
 8000748:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800074a:	2300      	movs	r3, #0
 800074c:	617b      	str	r3, [r7, #20]
 800074e:	4b9b      	ldr	r3, [pc, #620]	; (80009bc <MX_GPIO_Init+0x2a4>)
 8000750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000752:	4a9a      	ldr	r2, [pc, #616]	; (80009bc <MX_GPIO_Init+0x2a4>)
 8000754:	f043 0304 	orr.w	r3, r3, #4
 8000758:	6313      	str	r3, [r2, #48]	; 0x30
 800075a:	4b98      	ldr	r3, [pc, #608]	; (80009bc <MX_GPIO_Init+0x2a4>)
 800075c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800075e:	f003 0304 	and.w	r3, r3, #4
 8000762:	617b      	str	r3, [r7, #20]
 8000764:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000766:	2300      	movs	r3, #0
 8000768:	613b      	str	r3, [r7, #16]
 800076a:	4b94      	ldr	r3, [pc, #592]	; (80009bc <MX_GPIO_Init+0x2a4>)
 800076c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800076e:	4a93      	ldr	r2, [pc, #588]	; (80009bc <MX_GPIO_Init+0x2a4>)
 8000770:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000774:	6313      	str	r3, [r2, #48]	; 0x30
 8000776:	4b91      	ldr	r3, [pc, #580]	; (80009bc <MX_GPIO_Init+0x2a4>)
 8000778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800077a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800077e:	613b      	str	r3, [r7, #16]
 8000780:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000782:	2300      	movs	r3, #0
 8000784:	60fb      	str	r3, [r7, #12]
 8000786:	4b8d      	ldr	r3, [pc, #564]	; (80009bc <MX_GPIO_Init+0x2a4>)
 8000788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078a:	4a8c      	ldr	r2, [pc, #560]	; (80009bc <MX_GPIO_Init+0x2a4>)
 800078c:	f043 0301 	orr.w	r3, r3, #1
 8000790:	6313      	str	r3, [r2, #48]	; 0x30
 8000792:	4b8a      	ldr	r3, [pc, #552]	; (80009bc <MX_GPIO_Init+0x2a4>)
 8000794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000796:	f003 0301 	and.w	r3, r3, #1
 800079a:	60fb      	str	r3, [r7, #12]
 800079c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800079e:	2300      	movs	r3, #0
 80007a0:	60bb      	str	r3, [r7, #8]
 80007a2:	4b86      	ldr	r3, [pc, #536]	; (80009bc <MX_GPIO_Init+0x2a4>)
 80007a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a6:	4a85      	ldr	r2, [pc, #532]	; (80009bc <MX_GPIO_Init+0x2a4>)
 80007a8:	f043 0302 	orr.w	r3, r3, #2
 80007ac:	6313      	str	r3, [r2, #48]	; 0x30
 80007ae:	4b83      	ldr	r3, [pc, #524]	; (80009bc <MX_GPIO_Init+0x2a4>)
 80007b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b2:	f003 0302 	and.w	r3, r3, #2
 80007b6:	60bb      	str	r3, [r7, #8]
 80007b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007ba:	2300      	movs	r3, #0
 80007bc:	607b      	str	r3, [r7, #4]
 80007be:	4b7f      	ldr	r3, [pc, #508]	; (80009bc <MX_GPIO_Init+0x2a4>)
 80007c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c2:	4a7e      	ldr	r2, [pc, #504]	; (80009bc <MX_GPIO_Init+0x2a4>)
 80007c4:	f043 0308 	orr.w	r3, r3, #8
 80007c8:	6313      	str	r3, [r2, #48]	; 0x30
 80007ca:	4b7c      	ldr	r3, [pc, #496]	; (80009bc <MX_GPIO_Init+0x2a4>)
 80007cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ce:	f003 0308 	and.w	r3, r3, #8
 80007d2:	607b      	str	r3, [r7, #4]
 80007d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80007d6:	2200      	movs	r2, #0
 80007d8:	2108      	movs	r1, #8
 80007da:	4879      	ldr	r0, [pc, #484]	; (80009c0 <MX_GPIO_Init+0x2a8>)
 80007dc:	f000 fd24 	bl	8001228 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80007e0:	2201      	movs	r2, #1
 80007e2:	2101      	movs	r1, #1
 80007e4:	4877      	ldr	r0, [pc, #476]	; (80009c4 <MX_GPIO_Init+0x2ac>)
 80007e6:	f000 fd1f 	bl	8001228 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80007ea:	2200      	movs	r2, #0
 80007ec:	f24f 0110 	movw	r1, #61456	; 0xf010
 80007f0:	4875      	ldr	r0, [pc, #468]	; (80009c8 <MX_GPIO_Init+0x2b0>)
 80007f2:	f000 fd19 	bl	8001228 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80007f6:	2308      	movs	r3, #8
 80007f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007fa:	2301      	movs	r3, #1
 80007fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007fe:	2300      	movs	r3, #0
 8000800:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000802:	2300      	movs	r3, #0
 8000804:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000806:	f107 031c 	add.w	r3, r7, #28
 800080a:	4619      	mov	r1, r3
 800080c:	486c      	ldr	r0, [pc, #432]	; (80009c0 <MX_GPIO_Init+0x2a8>)
 800080e:	f000 fb6f 	bl	8000ef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000812:	2301      	movs	r3, #1
 8000814:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000816:	2301      	movs	r3, #1
 8000818:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800081a:	2300      	movs	r3, #0
 800081c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800081e:	2300      	movs	r3, #0
 8000820:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000822:	f107 031c 	add.w	r3, r7, #28
 8000826:	4619      	mov	r1, r3
 8000828:	4866      	ldr	r0, [pc, #408]	; (80009c4 <MX_GPIO_Init+0x2ac>)
 800082a:	f000 fb61 	bl	8000ef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800082e:	2308      	movs	r3, #8
 8000830:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000832:	2302      	movs	r3, #2
 8000834:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000836:	2300      	movs	r3, #0
 8000838:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800083a:	2300      	movs	r3, #0
 800083c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800083e:	2305      	movs	r3, #5
 8000840:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000842:	f107 031c 	add.w	r3, r7, #28
 8000846:	4619      	mov	r1, r3
 8000848:	485e      	ldr	r0, [pc, #376]	; (80009c4 <MX_GPIO_Init+0x2ac>)
 800084a:	f000 fb51 	bl	8000ef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800084e:	2301      	movs	r3, #1
 8000850:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000852:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000856:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000858:	2300      	movs	r3, #0
 800085a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800085c:	f107 031c 	add.w	r3, r7, #28
 8000860:	4619      	mov	r1, r3
 8000862:	485a      	ldr	r0, [pc, #360]	; (80009cc <MX_GPIO_Init+0x2b4>)
 8000864:	f000 fb44 	bl	8000ef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000868:	2310      	movs	r3, #16
 800086a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800086c:	2302      	movs	r3, #2
 800086e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000870:	2300      	movs	r3, #0
 8000872:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000874:	2300      	movs	r3, #0
 8000876:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000878:	2306      	movs	r3, #6
 800087a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 800087c:	f107 031c 	add.w	r3, r7, #28
 8000880:	4619      	mov	r1, r3
 8000882:	4852      	ldr	r0, [pc, #328]	; (80009cc <MX_GPIO_Init+0x2b4>)
 8000884:	f000 fb34 	bl	8000ef0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000888:	23e0      	movs	r3, #224	; 0xe0
 800088a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800088c:	2302      	movs	r3, #2
 800088e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000890:	2300      	movs	r3, #0
 8000892:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000894:	2300      	movs	r3, #0
 8000896:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000898:	2305      	movs	r3, #5
 800089a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800089c:	f107 031c 	add.w	r3, r7, #28
 80008a0:	4619      	mov	r1, r3
 80008a2:	484a      	ldr	r0, [pc, #296]	; (80009cc <MX_GPIO_Init+0x2b4>)
 80008a4:	f000 fb24 	bl	8000ef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80008a8:	2304      	movs	r3, #4
 80008aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008ac:	2300      	movs	r3, #0
 80008ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b0:	2300      	movs	r3, #0
 80008b2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80008b4:	f107 031c 	add.w	r3, r7, #28
 80008b8:	4619      	mov	r1, r3
 80008ba:	4845      	ldr	r0, [pc, #276]	; (80009d0 <MX_GPIO_Init+0x2b8>)
 80008bc:	f000 fb18 	bl	8000ef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80008c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008c6:	2302      	movs	r3, #2
 80008c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ca:	2300      	movs	r3, #0
 80008cc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ce:	2300      	movs	r3, #0
 80008d0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80008d2:	2305      	movs	r3, #5
 80008d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80008d6:	f107 031c 	add.w	r3, r7, #28
 80008da:	4619      	mov	r1, r3
 80008dc:	483c      	ldr	r0, [pc, #240]	; (80009d0 <MX_GPIO_Init+0x2b8>)
 80008de:	f000 fb07 	bl	8000ef0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80008e2:	f24f 0310 	movw	r3, #61456	; 0xf010
 80008e6:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008e8:	2301      	movs	r3, #1
 80008ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ec:	2300      	movs	r3, #0
 80008ee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f0:	2300      	movs	r3, #0
 80008f2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008f4:	f107 031c 	add.w	r3, r7, #28
 80008f8:	4619      	mov	r1, r3
 80008fa:	4833      	ldr	r0, [pc, #204]	; (80009c8 <MX_GPIO_Init+0x2b0>)
 80008fc:	f000 faf8 	bl	8000ef0 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000900:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000904:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000906:	2302      	movs	r3, #2
 8000908:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090a:	2300      	movs	r3, #0
 800090c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800090e:	2300      	movs	r3, #0
 8000910:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000912:	2306      	movs	r3, #6
 8000914:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000916:	f107 031c 	add.w	r3, r7, #28
 800091a:	4619      	mov	r1, r3
 800091c:	4829      	ldr	r0, [pc, #164]	; (80009c4 <MX_GPIO_Init+0x2ac>)
 800091e:	f000 fae7 	bl	8000ef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8000922:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000926:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000928:	2300      	movs	r3, #0
 800092a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092c:	2300      	movs	r3, #0
 800092e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8000930:	f107 031c 	add.w	r3, r7, #28
 8000934:	4619      	mov	r1, r3
 8000936:	4825      	ldr	r0, [pc, #148]	; (80009cc <MX_GPIO_Init+0x2b4>)
 8000938:	f000 fada 	bl	8000ef0 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800093c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000940:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000942:	2302      	movs	r3, #2
 8000944:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000946:	2300      	movs	r3, #0
 8000948:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800094a:	2300      	movs	r3, #0
 800094c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800094e:	230a      	movs	r3, #10
 8000950:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000952:	f107 031c 	add.w	r3, r7, #28
 8000956:	4619      	mov	r1, r3
 8000958:	481c      	ldr	r0, [pc, #112]	; (80009cc <MX_GPIO_Init+0x2b4>)
 800095a:	f000 fac9 	bl	8000ef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800095e:	2320      	movs	r3, #32
 8000960:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000962:	2300      	movs	r3, #0
 8000964:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000966:	2300      	movs	r3, #0
 8000968:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800096a:	f107 031c 	add.w	r3, r7, #28
 800096e:	4619      	mov	r1, r3
 8000970:	4815      	ldr	r0, [pc, #84]	; (80009c8 <MX_GPIO_Init+0x2b0>)
 8000972:	f000 fabd 	bl	8000ef0 <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000976:	f44f 7310 	mov.w	r3, #576	; 0x240
 800097a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800097c:	2312      	movs	r3, #18
 800097e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000980:	2301      	movs	r3, #1
 8000982:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000984:	2300      	movs	r3, #0
 8000986:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000988:	2304      	movs	r3, #4
 800098a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800098c:	f107 031c 	add.w	r3, r7, #28
 8000990:	4619      	mov	r1, r3
 8000992:	480f      	ldr	r0, [pc, #60]	; (80009d0 <MX_GPIO_Init+0x2b8>)
 8000994:	f000 faac 	bl	8000ef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000998:	2302      	movs	r3, #2
 800099a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800099c:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80009a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a2:	2300      	movs	r3, #0
 80009a4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80009a6:	f107 031c 	add.w	r3, r7, #28
 80009aa:	4619      	mov	r1, r3
 80009ac:	4804      	ldr	r0, [pc, #16]	; (80009c0 <MX_GPIO_Init+0x2a8>)
 80009ae:	f000 fa9f 	bl	8000ef0 <HAL_GPIO_Init>

}
 80009b2:	bf00      	nop
 80009b4:	3730      	adds	r7, #48	; 0x30
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	40023800 	.word	0x40023800
 80009c0:	40021000 	.word	0x40021000
 80009c4:	40020800 	.word	0x40020800
 80009c8:	40020c00 	.word	0x40020c00
 80009cc:	40020000 	.word	0x40020000
 80009d0:	40020400 	.word	0x40020400

080009d4 <led_green_handler>:

/* USER CODE BEGIN 4 */

static void led_green_handler(void* parameters)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b082      	sub	sp, #8
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]

	while(1)
	{
		//SEGGER_SYSVIEW_PrintfTarget("Toggling green LED");
		HAL_GPIO_TogglePin(GPIOD, LED_GREEN_PIN);
 80009dc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009e0:	4807      	ldr	r0, [pc, #28]	; (8000a00 <led_green_handler+0x2c>)
 80009e2:	f000 fc3a 	bl	800125a <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 80009e6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80009ea:	f000 f97b 	bl	8000ce4 <HAL_Delay>
		taskYIELD();
 80009ee:	4b05      	ldr	r3, [pc, #20]	; (8000a04 <led_green_handler+0x30>)
 80009f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80009f4:	601a      	str	r2, [r3, #0]
 80009f6:	f3bf 8f4f 	dsb	sy
 80009fa:	f3bf 8f6f 	isb	sy
		HAL_GPIO_TogglePin(GPIOD, LED_GREEN_PIN);
 80009fe:	e7ed      	b.n	80009dc <led_green_handler+0x8>
 8000a00:	40020c00 	.word	0x40020c00
 8000a04:	e000ed04 	.word	0xe000ed04

08000a08 <led_orange_handler>:

}


static void led_orange_handler(void* parameters)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b082      	sub	sp, #8
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
	while(1)
	{
		//SEGGER_SYSVIEW_PrintfTarget("Toggling orange LED");
		HAL_GPIO_TogglePin(GPIOD, LED_ORANGE_PIN);
 8000a10:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a14:	4807      	ldr	r0, [pc, #28]	; (8000a34 <led_orange_handler+0x2c>)
 8000a16:	f000 fc20 	bl	800125a <HAL_GPIO_TogglePin>
		HAL_Delay(800);
 8000a1a:	f44f 7048 	mov.w	r0, #800	; 0x320
 8000a1e:	f000 f961 	bl	8000ce4 <HAL_Delay>
		taskYIELD();
 8000a22:	4b05      	ldr	r3, [pc, #20]	; (8000a38 <led_orange_handler+0x30>)
 8000a24:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000a28:	601a      	str	r2, [r3, #0]
 8000a2a:	f3bf 8f4f 	dsb	sy
 8000a2e:	f3bf 8f6f 	isb	sy
		HAL_GPIO_TogglePin(GPIOD, LED_ORANGE_PIN);
 8000a32:	e7ed      	b.n	8000a10 <led_orange_handler+0x8>
 8000a34:	40020c00 	.word	0x40020c00
 8000a38:	e000ed04 	.word	0xe000ed04

08000a3c <led_red_handler>:

}


static void led_red_handler(void* parameters)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b082      	sub	sp, #8
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
	while(1)
	{
		//SEGGER_SYSVIEW_PrintfTarget("Toggling red LED");
		HAL_GPIO_TogglePin(GPIOD, LED_RED_PIN);
 8000a44:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a48:	4807      	ldr	r0, [pc, #28]	; (8000a68 <led_red_handler+0x2c>)
 8000a4a:	f000 fc06 	bl	800125a <HAL_GPIO_TogglePin>
		HAL_Delay(400);
 8000a4e:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8000a52:	f000 f947 	bl	8000ce4 <HAL_Delay>
		taskYIELD();
 8000a56:	4b05      	ldr	r3, [pc, #20]	; (8000a6c <led_red_handler+0x30>)
 8000a58:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000a5c:	601a      	str	r2, [r3, #0]
 8000a5e:	f3bf 8f4f 	dsb	sy
 8000a62:	f3bf 8f6f 	isb	sy
		HAL_GPIO_TogglePin(GPIOD, LED_RED_PIN);
 8000a66:	e7ed      	b.n	8000a44 <led_red_handler+0x8>
 8000a68:	40020c00 	.word	0x40020c00
 8000a6c:	e000ed04 	.word	0xe000ed04

08000a70 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b082      	sub	sp, #8
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	4a04      	ldr	r2, [pc, #16]	; (8000a90 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000a7e:	4293      	cmp	r3, r2
 8000a80:	d101      	bne.n	8000a86 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000a82:	f000 f90f 	bl	8000ca4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000a86:	bf00      	nop
 8000a88:	3708      	adds	r7, #8
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bd80      	pop	{r7, pc}
 8000a8e:	bf00      	nop
 8000a90:	40001000 	.word	0x40001000

08000a94 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a94:	b480      	push	{r7}
 8000a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000a98:	bf00      	nop
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa0:	4770      	bx	lr
	...

08000aa4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b082      	sub	sp, #8
 8000aa8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aaa:	2300      	movs	r3, #0
 8000aac:	607b      	str	r3, [r7, #4]
 8000aae:	4b10      	ldr	r3, [pc, #64]	; (8000af0 <HAL_MspInit+0x4c>)
 8000ab0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ab2:	4a0f      	ldr	r2, [pc, #60]	; (8000af0 <HAL_MspInit+0x4c>)
 8000ab4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ab8:	6453      	str	r3, [r2, #68]	; 0x44
 8000aba:	4b0d      	ldr	r3, [pc, #52]	; (8000af0 <HAL_MspInit+0x4c>)
 8000abc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000abe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ac2:	607b      	str	r3, [r7, #4]
 8000ac4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	603b      	str	r3, [r7, #0]
 8000aca:	4b09      	ldr	r3, [pc, #36]	; (8000af0 <HAL_MspInit+0x4c>)
 8000acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ace:	4a08      	ldr	r2, [pc, #32]	; (8000af0 <HAL_MspInit+0x4c>)
 8000ad0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ad4:	6413      	str	r3, [r2, #64]	; 0x40
 8000ad6:	4b06      	ldr	r3, [pc, #24]	; (8000af0 <HAL_MspInit+0x4c>)
 8000ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ada:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ade:	603b      	str	r3, [r7, #0]
 8000ae0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  vInitPrioGroupValue();
 8000ae2:	f003 fbc9 	bl	8004278 <vInitPrioGroupValue>
  /* USER CODE END MspInit 1 */
}
 8000ae6:	bf00      	nop
 8000ae8:	3708      	adds	r7, #8
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	40023800 	.word	0x40023800

08000af4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b08c      	sub	sp, #48	; 0x30
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000afc:	2300      	movs	r3, #0
 8000afe:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000b00:	2300      	movs	r3, #0
 8000b02:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8000b04:	2200      	movs	r2, #0
 8000b06:	6879      	ldr	r1, [r7, #4]
 8000b08:	2036      	movs	r0, #54	; 0x36
 8000b0a:	f000 f9c7 	bl	8000e9c <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000b0e:	2036      	movs	r0, #54	; 0x36
 8000b10:	f000 f9e0 	bl	8000ed4 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000b14:	2300      	movs	r3, #0
 8000b16:	60fb      	str	r3, [r7, #12]
 8000b18:	4b1f      	ldr	r3, [pc, #124]	; (8000b98 <HAL_InitTick+0xa4>)
 8000b1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b1c:	4a1e      	ldr	r2, [pc, #120]	; (8000b98 <HAL_InitTick+0xa4>)
 8000b1e:	f043 0310 	orr.w	r3, r3, #16
 8000b22:	6413      	str	r3, [r2, #64]	; 0x40
 8000b24:	4b1c      	ldr	r3, [pc, #112]	; (8000b98 <HAL_InitTick+0xa4>)
 8000b26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b28:	f003 0310 	and.w	r3, r3, #16
 8000b2c:	60fb      	str	r3, [r7, #12]
 8000b2e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b30:	f107 0210 	add.w	r2, r7, #16
 8000b34:	f107 0314 	add.w	r3, r7, #20
 8000b38:	4611      	mov	r1, r2
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	f001 f82c 	bl	8001b98 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8000b40:	f001 f816 	bl	8001b70 <HAL_RCC_GetPCLK1Freq>
 8000b44:	4603      	mov	r3, r0
 8000b46:	005b      	lsls	r3, r3, #1
 8000b48:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000b4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b4c:	4a13      	ldr	r2, [pc, #76]	; (8000b9c <HAL_InitTick+0xa8>)
 8000b4e:	fba2 2303 	umull	r2, r3, r2, r3
 8000b52:	0c9b      	lsrs	r3, r3, #18
 8000b54:	3b01      	subs	r3, #1
 8000b56:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000b58:	4b11      	ldr	r3, [pc, #68]	; (8000ba0 <HAL_InitTick+0xac>)
 8000b5a:	4a12      	ldr	r2, [pc, #72]	; (8000ba4 <HAL_InitTick+0xb0>)
 8000b5c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000b5e:	4b10      	ldr	r3, [pc, #64]	; (8000ba0 <HAL_InitTick+0xac>)
 8000b60:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000b64:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000b66:	4a0e      	ldr	r2, [pc, #56]	; (8000ba0 <HAL_InitTick+0xac>)
 8000b68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000b6a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000b6c:	4b0c      	ldr	r3, [pc, #48]	; (8000ba0 <HAL_InitTick+0xac>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b72:	4b0b      	ldr	r3, [pc, #44]	; (8000ba0 <HAL_InitTick+0xac>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8000b78:	4809      	ldr	r0, [pc, #36]	; (8000ba0 <HAL_InitTick+0xac>)
 8000b7a:	f001 f83f 	bl	8001bfc <HAL_TIM_Base_Init>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d104      	bne.n	8000b8e <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8000b84:	4806      	ldr	r0, [pc, #24]	; (8000ba0 <HAL_InitTick+0xac>)
 8000b86:	f001 f893 	bl	8001cb0 <HAL_TIM_Base_Start_IT>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	e000      	b.n	8000b90 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8000b8e:	2301      	movs	r3, #1
}
 8000b90:	4618      	mov	r0, r3
 8000b92:	3730      	adds	r7, #48	; 0x30
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bd80      	pop	{r7, pc}
 8000b98:	40023800 	.word	0x40023800
 8000b9c:	431bde83 	.word	0x431bde83
 8000ba0:	20000030 	.word	0x20000030
 8000ba4:	40001000 	.word	0x40001000

08000ba8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000bac:	e7fe      	b.n	8000bac <NMI_Handler+0x4>

08000bae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bae:	b480      	push	{r7}
 8000bb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bb2:	e7fe      	b.n	8000bb2 <HardFault_Handler+0x4>

08000bb4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bb8:	e7fe      	b.n	8000bb8 <MemManage_Handler+0x4>

08000bba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bba:	b480      	push	{r7}
 8000bbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bbe:	e7fe      	b.n	8000bbe <BusFault_Handler+0x4>

08000bc0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bc4:	e7fe      	b.n	8000bc4 <UsageFault_Handler+0x4>

08000bc6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bc6:	b480      	push	{r7}
 8000bc8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bca:	bf00      	nop
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd2:	4770      	bx	lr

08000bd4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000bd8:	4802      	ldr	r0, [pc, #8]	; (8000be4 <TIM6_DAC_IRQHandler+0x10>)
 8000bda:	f001 f8d9 	bl	8001d90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000bde:	bf00      	nop
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	20000030 	.word	0x20000030

08000be8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000be8:	b480      	push	{r7}
 8000bea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000bec:	4b06      	ldr	r3, [pc, #24]	; (8000c08 <SystemInit+0x20>)
 8000bee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000bf2:	4a05      	ldr	r2, [pc, #20]	; (8000c08 <SystemInit+0x20>)
 8000bf4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000bf8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000bfc:	bf00      	nop
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop
 8000c08:	e000ed00 	.word	0xe000ed00

08000c0c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000c0c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c44 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c10:	480d      	ldr	r0, [pc, #52]	; (8000c48 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000c12:	490e      	ldr	r1, [pc, #56]	; (8000c4c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000c14:	4a0e      	ldr	r2, [pc, #56]	; (8000c50 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c18:	e002      	b.n	8000c20 <LoopCopyDataInit>

08000c1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c1e:	3304      	adds	r3, #4

08000c20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c24:	d3f9      	bcc.n	8000c1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c26:	4a0b      	ldr	r2, [pc, #44]	; (8000c54 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000c28:	4c0b      	ldr	r4, [pc, #44]	; (8000c58 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000c2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c2c:	e001      	b.n	8000c32 <LoopFillZerobss>

08000c2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c30:	3204      	adds	r2, #4

08000c32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c34:	d3fb      	bcc.n	8000c2e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000c36:	f7ff ffd7 	bl	8000be8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c3a:	f005 f9b7 	bl	8005fac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c3e:	f7ff fc93 	bl	8000568 <main>
  bx  lr    
 8000c42:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000c44:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c4c:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8000c50:	08006144 	.word	0x08006144
  ldr r2, =_sbss
 8000c54:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8000c58:	20013494 	.word	0x20013494

08000c5c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c5c:	e7fe      	b.n	8000c5c <ADC_IRQHandler>
	...

08000c60 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c64:	4b0e      	ldr	r3, [pc, #56]	; (8000ca0 <HAL_Init+0x40>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	4a0d      	ldr	r2, [pc, #52]	; (8000ca0 <HAL_Init+0x40>)
 8000c6a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c6e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c70:	4b0b      	ldr	r3, [pc, #44]	; (8000ca0 <HAL_Init+0x40>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	4a0a      	ldr	r2, [pc, #40]	; (8000ca0 <HAL_Init+0x40>)
 8000c76:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c7a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c7c:	4b08      	ldr	r3, [pc, #32]	; (8000ca0 <HAL_Init+0x40>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	4a07      	ldr	r2, [pc, #28]	; (8000ca0 <HAL_Init+0x40>)
 8000c82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c86:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c88:	2003      	movs	r0, #3
 8000c8a:	f000 f8fc 	bl	8000e86 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c8e:	2000      	movs	r0, #0
 8000c90:	f7ff ff30 	bl	8000af4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c94:	f7ff ff06 	bl	8000aa4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c98:	2300      	movs	r3, #0
}
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	bd80      	pop	{r7, pc}
 8000c9e:	bf00      	nop
 8000ca0:	40023c00 	.word	0x40023c00

08000ca4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ca8:	4b06      	ldr	r3, [pc, #24]	; (8000cc4 <HAL_IncTick+0x20>)
 8000caa:	781b      	ldrb	r3, [r3, #0]
 8000cac:	461a      	mov	r2, r3
 8000cae:	4b06      	ldr	r3, [pc, #24]	; (8000cc8 <HAL_IncTick+0x24>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	4413      	add	r3, r2
 8000cb4:	4a04      	ldr	r2, [pc, #16]	; (8000cc8 <HAL_IncTick+0x24>)
 8000cb6:	6013      	str	r3, [r2, #0]
}
 8000cb8:	bf00      	nop
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc0:	4770      	bx	lr
 8000cc2:	bf00      	nop
 8000cc4:	20000008 	.word	0x20000008
 8000cc8:	20000078 	.word	0x20000078

08000ccc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
  return uwTick;
 8000cd0:	4b03      	ldr	r3, [pc, #12]	; (8000ce0 <HAL_GetTick+0x14>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
}
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cdc:	4770      	bx	lr
 8000cde:	bf00      	nop
 8000ce0:	20000078 	.word	0x20000078

08000ce4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b084      	sub	sp, #16
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000cec:	f7ff ffee 	bl	8000ccc <HAL_GetTick>
 8000cf0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000cf6:	68fb      	ldr	r3, [r7, #12]
 8000cf8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000cfc:	d005      	beq.n	8000d0a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000cfe:	4b0a      	ldr	r3, [pc, #40]	; (8000d28 <HAL_Delay+0x44>)
 8000d00:	781b      	ldrb	r3, [r3, #0]
 8000d02:	461a      	mov	r2, r3
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	4413      	add	r3, r2
 8000d08:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000d0a:	bf00      	nop
 8000d0c:	f7ff ffde 	bl	8000ccc <HAL_GetTick>
 8000d10:	4602      	mov	r2, r0
 8000d12:	68bb      	ldr	r3, [r7, #8]
 8000d14:	1ad3      	subs	r3, r2, r3
 8000d16:	68fa      	ldr	r2, [r7, #12]
 8000d18:	429a      	cmp	r2, r3
 8000d1a:	d8f7      	bhi.n	8000d0c <HAL_Delay+0x28>
  {
  }
}
 8000d1c:	bf00      	nop
 8000d1e:	bf00      	nop
 8000d20:	3710      	adds	r7, #16
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	20000008 	.word	0x20000008

08000d2c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	b085      	sub	sp, #20
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	f003 0307 	and.w	r3, r3, #7
 8000d3a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d3c:	4b0c      	ldr	r3, [pc, #48]	; (8000d70 <__NVIC_SetPriorityGrouping+0x44>)
 8000d3e:	68db      	ldr	r3, [r3, #12]
 8000d40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d42:	68ba      	ldr	r2, [r7, #8]
 8000d44:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d48:	4013      	ands	r3, r2
 8000d4a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d50:	68bb      	ldr	r3, [r7, #8]
 8000d52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d54:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d58:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d5e:	4a04      	ldr	r2, [pc, #16]	; (8000d70 <__NVIC_SetPriorityGrouping+0x44>)
 8000d60:	68bb      	ldr	r3, [r7, #8]
 8000d62:	60d3      	str	r3, [r2, #12]
}
 8000d64:	bf00      	nop
 8000d66:	3714      	adds	r7, #20
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6e:	4770      	bx	lr
 8000d70:	e000ed00 	.word	0xe000ed00

08000d74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d78:	4b04      	ldr	r3, [pc, #16]	; (8000d8c <__NVIC_GetPriorityGrouping+0x18>)
 8000d7a:	68db      	ldr	r3, [r3, #12]
 8000d7c:	0a1b      	lsrs	r3, r3, #8
 8000d7e:	f003 0307 	and.w	r3, r3, #7
}
 8000d82:	4618      	mov	r0, r3
 8000d84:	46bd      	mov	sp, r7
 8000d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8a:	4770      	bx	lr
 8000d8c:	e000ed00 	.word	0xe000ed00

08000d90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d90:	b480      	push	{r7}
 8000d92:	b083      	sub	sp, #12
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	4603      	mov	r3, r0
 8000d98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	db0b      	blt.n	8000dba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000da2:	79fb      	ldrb	r3, [r7, #7]
 8000da4:	f003 021f 	and.w	r2, r3, #31
 8000da8:	4907      	ldr	r1, [pc, #28]	; (8000dc8 <__NVIC_EnableIRQ+0x38>)
 8000daa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dae:	095b      	lsrs	r3, r3, #5
 8000db0:	2001      	movs	r0, #1
 8000db2:	fa00 f202 	lsl.w	r2, r0, r2
 8000db6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000dba:	bf00      	nop
 8000dbc:	370c      	adds	r7, #12
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc4:	4770      	bx	lr
 8000dc6:	bf00      	nop
 8000dc8:	e000e100 	.word	0xe000e100

08000dcc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	b083      	sub	sp, #12
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	6039      	str	r1, [r7, #0]
 8000dd6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	db0a      	blt.n	8000df6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000de0:	683b      	ldr	r3, [r7, #0]
 8000de2:	b2da      	uxtb	r2, r3
 8000de4:	490c      	ldr	r1, [pc, #48]	; (8000e18 <__NVIC_SetPriority+0x4c>)
 8000de6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dea:	0112      	lsls	r2, r2, #4
 8000dec:	b2d2      	uxtb	r2, r2
 8000dee:	440b      	add	r3, r1
 8000df0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000df4:	e00a      	b.n	8000e0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000df6:	683b      	ldr	r3, [r7, #0]
 8000df8:	b2da      	uxtb	r2, r3
 8000dfa:	4908      	ldr	r1, [pc, #32]	; (8000e1c <__NVIC_SetPriority+0x50>)
 8000dfc:	79fb      	ldrb	r3, [r7, #7]
 8000dfe:	f003 030f 	and.w	r3, r3, #15
 8000e02:	3b04      	subs	r3, #4
 8000e04:	0112      	lsls	r2, r2, #4
 8000e06:	b2d2      	uxtb	r2, r2
 8000e08:	440b      	add	r3, r1
 8000e0a:	761a      	strb	r2, [r3, #24]
}
 8000e0c:	bf00      	nop
 8000e0e:	370c      	adds	r7, #12
 8000e10:	46bd      	mov	sp, r7
 8000e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e16:	4770      	bx	lr
 8000e18:	e000e100 	.word	0xe000e100
 8000e1c:	e000ed00 	.word	0xe000ed00

08000e20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e20:	b480      	push	{r7}
 8000e22:	b089      	sub	sp, #36	; 0x24
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	60f8      	str	r0, [r7, #12]
 8000e28:	60b9      	str	r1, [r7, #8]
 8000e2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	f003 0307 	and.w	r3, r3, #7
 8000e32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e34:	69fb      	ldr	r3, [r7, #28]
 8000e36:	f1c3 0307 	rsb	r3, r3, #7
 8000e3a:	2b04      	cmp	r3, #4
 8000e3c:	bf28      	it	cs
 8000e3e:	2304      	movcs	r3, #4
 8000e40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e42:	69fb      	ldr	r3, [r7, #28]
 8000e44:	3304      	adds	r3, #4
 8000e46:	2b06      	cmp	r3, #6
 8000e48:	d902      	bls.n	8000e50 <NVIC_EncodePriority+0x30>
 8000e4a:	69fb      	ldr	r3, [r7, #28]
 8000e4c:	3b03      	subs	r3, #3
 8000e4e:	e000      	b.n	8000e52 <NVIC_EncodePriority+0x32>
 8000e50:	2300      	movs	r3, #0
 8000e52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e54:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000e58:	69bb      	ldr	r3, [r7, #24]
 8000e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e5e:	43da      	mvns	r2, r3
 8000e60:	68bb      	ldr	r3, [r7, #8]
 8000e62:	401a      	ands	r2, r3
 8000e64:	697b      	ldr	r3, [r7, #20]
 8000e66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e68:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000e6c:	697b      	ldr	r3, [r7, #20]
 8000e6e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e72:	43d9      	mvns	r1, r3
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e78:	4313      	orrs	r3, r2
         );
}
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	3724      	adds	r7, #36	; 0x24
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e84:	4770      	bx	lr

08000e86 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e86:	b580      	push	{r7, lr}
 8000e88:	b082      	sub	sp, #8
 8000e8a:	af00      	add	r7, sp, #0
 8000e8c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e8e:	6878      	ldr	r0, [r7, #4]
 8000e90:	f7ff ff4c 	bl	8000d2c <__NVIC_SetPriorityGrouping>
}
 8000e94:	bf00      	nop
 8000e96:	3708      	adds	r7, #8
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}

08000e9c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b086      	sub	sp, #24
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	60b9      	str	r1, [r7, #8]
 8000ea6:	607a      	str	r2, [r7, #4]
 8000ea8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000eae:	f7ff ff61 	bl	8000d74 <__NVIC_GetPriorityGrouping>
 8000eb2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000eb4:	687a      	ldr	r2, [r7, #4]
 8000eb6:	68b9      	ldr	r1, [r7, #8]
 8000eb8:	6978      	ldr	r0, [r7, #20]
 8000eba:	f7ff ffb1 	bl	8000e20 <NVIC_EncodePriority>
 8000ebe:	4602      	mov	r2, r0
 8000ec0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ec4:	4611      	mov	r1, r2
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f7ff ff80 	bl	8000dcc <__NVIC_SetPriority>
}
 8000ecc:	bf00      	nop
 8000ece:	3718      	adds	r7, #24
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bd80      	pop	{r7, pc}

08000ed4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b082      	sub	sp, #8
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	4603      	mov	r3, r0
 8000edc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ede:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	f7ff ff54 	bl	8000d90 <__NVIC_EnableIRQ>
}
 8000ee8:	bf00      	nop
 8000eea:	3708      	adds	r7, #8
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bd80      	pop	{r7, pc}

08000ef0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	b089      	sub	sp, #36	; 0x24
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
 8000ef8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000efa:	2300      	movs	r3, #0
 8000efc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000efe:	2300      	movs	r3, #0
 8000f00:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f02:	2300      	movs	r3, #0
 8000f04:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f06:	2300      	movs	r3, #0
 8000f08:	61fb      	str	r3, [r7, #28]
 8000f0a:	e16b      	b.n	80011e4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	69fb      	ldr	r3, [r7, #28]
 8000f10:	fa02 f303 	lsl.w	r3, r2, r3
 8000f14:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f16:	683b      	ldr	r3, [r7, #0]
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	697a      	ldr	r2, [r7, #20]
 8000f1c:	4013      	ands	r3, r2
 8000f1e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f20:	693a      	ldr	r2, [r7, #16]
 8000f22:	697b      	ldr	r3, [r7, #20]
 8000f24:	429a      	cmp	r2, r3
 8000f26:	f040 815a 	bne.w	80011de <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	685b      	ldr	r3, [r3, #4]
 8000f2e:	f003 0303 	and.w	r3, r3, #3
 8000f32:	2b01      	cmp	r3, #1
 8000f34:	d005      	beq.n	8000f42 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	685b      	ldr	r3, [r3, #4]
 8000f3a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f3e:	2b02      	cmp	r3, #2
 8000f40:	d130      	bne.n	8000fa4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	689b      	ldr	r3, [r3, #8]
 8000f46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f48:	69fb      	ldr	r3, [r7, #28]
 8000f4a:	005b      	lsls	r3, r3, #1
 8000f4c:	2203      	movs	r2, #3
 8000f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f52:	43db      	mvns	r3, r3
 8000f54:	69ba      	ldr	r2, [r7, #24]
 8000f56:	4013      	ands	r3, r2
 8000f58:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f5a:	683b      	ldr	r3, [r7, #0]
 8000f5c:	68da      	ldr	r2, [r3, #12]
 8000f5e:	69fb      	ldr	r3, [r7, #28]
 8000f60:	005b      	lsls	r3, r3, #1
 8000f62:	fa02 f303 	lsl.w	r3, r2, r3
 8000f66:	69ba      	ldr	r2, [r7, #24]
 8000f68:	4313      	orrs	r3, r2
 8000f6a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	69ba      	ldr	r2, [r7, #24]
 8000f70:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	685b      	ldr	r3, [r3, #4]
 8000f76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f78:	2201      	movs	r2, #1
 8000f7a:	69fb      	ldr	r3, [r7, #28]
 8000f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f80:	43db      	mvns	r3, r3
 8000f82:	69ba      	ldr	r2, [r7, #24]
 8000f84:	4013      	ands	r3, r2
 8000f86:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	685b      	ldr	r3, [r3, #4]
 8000f8c:	091b      	lsrs	r3, r3, #4
 8000f8e:	f003 0201 	and.w	r2, r3, #1
 8000f92:	69fb      	ldr	r3, [r7, #28]
 8000f94:	fa02 f303 	lsl.w	r3, r2, r3
 8000f98:	69ba      	ldr	r2, [r7, #24]
 8000f9a:	4313      	orrs	r3, r2
 8000f9c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	69ba      	ldr	r2, [r7, #24]
 8000fa2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fa4:	683b      	ldr	r3, [r7, #0]
 8000fa6:	685b      	ldr	r3, [r3, #4]
 8000fa8:	f003 0303 	and.w	r3, r3, #3
 8000fac:	2b03      	cmp	r3, #3
 8000fae:	d017      	beq.n	8000fe0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	68db      	ldr	r3, [r3, #12]
 8000fb4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000fb6:	69fb      	ldr	r3, [r7, #28]
 8000fb8:	005b      	lsls	r3, r3, #1
 8000fba:	2203      	movs	r2, #3
 8000fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc0:	43db      	mvns	r3, r3
 8000fc2:	69ba      	ldr	r2, [r7, #24]
 8000fc4:	4013      	ands	r3, r2
 8000fc6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fc8:	683b      	ldr	r3, [r7, #0]
 8000fca:	689a      	ldr	r2, [r3, #8]
 8000fcc:	69fb      	ldr	r3, [r7, #28]
 8000fce:	005b      	lsls	r3, r3, #1
 8000fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd4:	69ba      	ldr	r2, [r7, #24]
 8000fd6:	4313      	orrs	r3, r2
 8000fd8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	69ba      	ldr	r2, [r7, #24]
 8000fde:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	685b      	ldr	r3, [r3, #4]
 8000fe4:	f003 0303 	and.w	r3, r3, #3
 8000fe8:	2b02      	cmp	r3, #2
 8000fea:	d123      	bne.n	8001034 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000fec:	69fb      	ldr	r3, [r7, #28]
 8000fee:	08da      	lsrs	r2, r3, #3
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	3208      	adds	r2, #8
 8000ff4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ff8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000ffa:	69fb      	ldr	r3, [r7, #28]
 8000ffc:	f003 0307 	and.w	r3, r3, #7
 8001000:	009b      	lsls	r3, r3, #2
 8001002:	220f      	movs	r2, #15
 8001004:	fa02 f303 	lsl.w	r3, r2, r3
 8001008:	43db      	mvns	r3, r3
 800100a:	69ba      	ldr	r2, [r7, #24]
 800100c:	4013      	ands	r3, r2
 800100e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	691a      	ldr	r2, [r3, #16]
 8001014:	69fb      	ldr	r3, [r7, #28]
 8001016:	f003 0307 	and.w	r3, r3, #7
 800101a:	009b      	lsls	r3, r3, #2
 800101c:	fa02 f303 	lsl.w	r3, r2, r3
 8001020:	69ba      	ldr	r2, [r7, #24]
 8001022:	4313      	orrs	r3, r2
 8001024:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001026:	69fb      	ldr	r3, [r7, #28]
 8001028:	08da      	lsrs	r2, r3, #3
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	3208      	adds	r2, #8
 800102e:	69b9      	ldr	r1, [r7, #24]
 8001030:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800103a:	69fb      	ldr	r3, [r7, #28]
 800103c:	005b      	lsls	r3, r3, #1
 800103e:	2203      	movs	r2, #3
 8001040:	fa02 f303 	lsl.w	r3, r2, r3
 8001044:	43db      	mvns	r3, r3
 8001046:	69ba      	ldr	r2, [r7, #24]
 8001048:	4013      	ands	r3, r2
 800104a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	685b      	ldr	r3, [r3, #4]
 8001050:	f003 0203 	and.w	r2, r3, #3
 8001054:	69fb      	ldr	r3, [r7, #28]
 8001056:	005b      	lsls	r3, r3, #1
 8001058:	fa02 f303 	lsl.w	r3, r2, r3
 800105c:	69ba      	ldr	r2, [r7, #24]
 800105e:	4313      	orrs	r3, r2
 8001060:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	69ba      	ldr	r2, [r7, #24]
 8001066:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	685b      	ldr	r3, [r3, #4]
 800106c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001070:	2b00      	cmp	r3, #0
 8001072:	f000 80b4 	beq.w	80011de <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001076:	2300      	movs	r3, #0
 8001078:	60fb      	str	r3, [r7, #12]
 800107a:	4b60      	ldr	r3, [pc, #384]	; (80011fc <HAL_GPIO_Init+0x30c>)
 800107c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800107e:	4a5f      	ldr	r2, [pc, #380]	; (80011fc <HAL_GPIO_Init+0x30c>)
 8001080:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001084:	6453      	str	r3, [r2, #68]	; 0x44
 8001086:	4b5d      	ldr	r3, [pc, #372]	; (80011fc <HAL_GPIO_Init+0x30c>)
 8001088:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800108a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800108e:	60fb      	str	r3, [r7, #12]
 8001090:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001092:	4a5b      	ldr	r2, [pc, #364]	; (8001200 <HAL_GPIO_Init+0x310>)
 8001094:	69fb      	ldr	r3, [r7, #28]
 8001096:	089b      	lsrs	r3, r3, #2
 8001098:	3302      	adds	r3, #2
 800109a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800109e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80010a0:	69fb      	ldr	r3, [r7, #28]
 80010a2:	f003 0303 	and.w	r3, r3, #3
 80010a6:	009b      	lsls	r3, r3, #2
 80010a8:	220f      	movs	r2, #15
 80010aa:	fa02 f303 	lsl.w	r3, r2, r3
 80010ae:	43db      	mvns	r3, r3
 80010b0:	69ba      	ldr	r2, [r7, #24]
 80010b2:	4013      	ands	r3, r2
 80010b4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	4a52      	ldr	r2, [pc, #328]	; (8001204 <HAL_GPIO_Init+0x314>)
 80010ba:	4293      	cmp	r3, r2
 80010bc:	d02b      	beq.n	8001116 <HAL_GPIO_Init+0x226>
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	4a51      	ldr	r2, [pc, #324]	; (8001208 <HAL_GPIO_Init+0x318>)
 80010c2:	4293      	cmp	r3, r2
 80010c4:	d025      	beq.n	8001112 <HAL_GPIO_Init+0x222>
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	4a50      	ldr	r2, [pc, #320]	; (800120c <HAL_GPIO_Init+0x31c>)
 80010ca:	4293      	cmp	r3, r2
 80010cc:	d01f      	beq.n	800110e <HAL_GPIO_Init+0x21e>
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	4a4f      	ldr	r2, [pc, #316]	; (8001210 <HAL_GPIO_Init+0x320>)
 80010d2:	4293      	cmp	r3, r2
 80010d4:	d019      	beq.n	800110a <HAL_GPIO_Init+0x21a>
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	4a4e      	ldr	r2, [pc, #312]	; (8001214 <HAL_GPIO_Init+0x324>)
 80010da:	4293      	cmp	r3, r2
 80010dc:	d013      	beq.n	8001106 <HAL_GPIO_Init+0x216>
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	4a4d      	ldr	r2, [pc, #308]	; (8001218 <HAL_GPIO_Init+0x328>)
 80010e2:	4293      	cmp	r3, r2
 80010e4:	d00d      	beq.n	8001102 <HAL_GPIO_Init+0x212>
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	4a4c      	ldr	r2, [pc, #304]	; (800121c <HAL_GPIO_Init+0x32c>)
 80010ea:	4293      	cmp	r3, r2
 80010ec:	d007      	beq.n	80010fe <HAL_GPIO_Init+0x20e>
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	4a4b      	ldr	r2, [pc, #300]	; (8001220 <HAL_GPIO_Init+0x330>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d101      	bne.n	80010fa <HAL_GPIO_Init+0x20a>
 80010f6:	2307      	movs	r3, #7
 80010f8:	e00e      	b.n	8001118 <HAL_GPIO_Init+0x228>
 80010fa:	2308      	movs	r3, #8
 80010fc:	e00c      	b.n	8001118 <HAL_GPIO_Init+0x228>
 80010fe:	2306      	movs	r3, #6
 8001100:	e00a      	b.n	8001118 <HAL_GPIO_Init+0x228>
 8001102:	2305      	movs	r3, #5
 8001104:	e008      	b.n	8001118 <HAL_GPIO_Init+0x228>
 8001106:	2304      	movs	r3, #4
 8001108:	e006      	b.n	8001118 <HAL_GPIO_Init+0x228>
 800110a:	2303      	movs	r3, #3
 800110c:	e004      	b.n	8001118 <HAL_GPIO_Init+0x228>
 800110e:	2302      	movs	r3, #2
 8001110:	e002      	b.n	8001118 <HAL_GPIO_Init+0x228>
 8001112:	2301      	movs	r3, #1
 8001114:	e000      	b.n	8001118 <HAL_GPIO_Init+0x228>
 8001116:	2300      	movs	r3, #0
 8001118:	69fa      	ldr	r2, [r7, #28]
 800111a:	f002 0203 	and.w	r2, r2, #3
 800111e:	0092      	lsls	r2, r2, #2
 8001120:	4093      	lsls	r3, r2
 8001122:	69ba      	ldr	r2, [r7, #24]
 8001124:	4313      	orrs	r3, r2
 8001126:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001128:	4935      	ldr	r1, [pc, #212]	; (8001200 <HAL_GPIO_Init+0x310>)
 800112a:	69fb      	ldr	r3, [r7, #28]
 800112c:	089b      	lsrs	r3, r3, #2
 800112e:	3302      	adds	r3, #2
 8001130:	69ba      	ldr	r2, [r7, #24]
 8001132:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001136:	4b3b      	ldr	r3, [pc, #236]	; (8001224 <HAL_GPIO_Init+0x334>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800113c:	693b      	ldr	r3, [r7, #16]
 800113e:	43db      	mvns	r3, r3
 8001140:	69ba      	ldr	r2, [r7, #24]
 8001142:	4013      	ands	r3, r2
 8001144:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	685b      	ldr	r3, [r3, #4]
 800114a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800114e:	2b00      	cmp	r3, #0
 8001150:	d003      	beq.n	800115a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001152:	69ba      	ldr	r2, [r7, #24]
 8001154:	693b      	ldr	r3, [r7, #16]
 8001156:	4313      	orrs	r3, r2
 8001158:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800115a:	4a32      	ldr	r2, [pc, #200]	; (8001224 <HAL_GPIO_Init+0x334>)
 800115c:	69bb      	ldr	r3, [r7, #24]
 800115e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001160:	4b30      	ldr	r3, [pc, #192]	; (8001224 <HAL_GPIO_Init+0x334>)
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001166:	693b      	ldr	r3, [r7, #16]
 8001168:	43db      	mvns	r3, r3
 800116a:	69ba      	ldr	r2, [r7, #24]
 800116c:	4013      	ands	r3, r2
 800116e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	685b      	ldr	r3, [r3, #4]
 8001174:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001178:	2b00      	cmp	r3, #0
 800117a:	d003      	beq.n	8001184 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800117c:	69ba      	ldr	r2, [r7, #24]
 800117e:	693b      	ldr	r3, [r7, #16]
 8001180:	4313      	orrs	r3, r2
 8001182:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001184:	4a27      	ldr	r2, [pc, #156]	; (8001224 <HAL_GPIO_Init+0x334>)
 8001186:	69bb      	ldr	r3, [r7, #24]
 8001188:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800118a:	4b26      	ldr	r3, [pc, #152]	; (8001224 <HAL_GPIO_Init+0x334>)
 800118c:	689b      	ldr	r3, [r3, #8]
 800118e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001190:	693b      	ldr	r3, [r7, #16]
 8001192:	43db      	mvns	r3, r3
 8001194:	69ba      	ldr	r2, [r7, #24]
 8001196:	4013      	ands	r3, r2
 8001198:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	685b      	ldr	r3, [r3, #4]
 800119e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d003      	beq.n	80011ae <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80011a6:	69ba      	ldr	r2, [r7, #24]
 80011a8:	693b      	ldr	r3, [r7, #16]
 80011aa:	4313      	orrs	r3, r2
 80011ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80011ae:	4a1d      	ldr	r2, [pc, #116]	; (8001224 <HAL_GPIO_Init+0x334>)
 80011b0:	69bb      	ldr	r3, [r7, #24]
 80011b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80011b4:	4b1b      	ldr	r3, [pc, #108]	; (8001224 <HAL_GPIO_Init+0x334>)
 80011b6:	68db      	ldr	r3, [r3, #12]
 80011b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011ba:	693b      	ldr	r3, [r7, #16]
 80011bc:	43db      	mvns	r3, r3
 80011be:	69ba      	ldr	r2, [r7, #24]
 80011c0:	4013      	ands	r3, r2
 80011c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	685b      	ldr	r3, [r3, #4]
 80011c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d003      	beq.n	80011d8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80011d0:	69ba      	ldr	r2, [r7, #24]
 80011d2:	693b      	ldr	r3, [r7, #16]
 80011d4:	4313      	orrs	r3, r2
 80011d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80011d8:	4a12      	ldr	r2, [pc, #72]	; (8001224 <HAL_GPIO_Init+0x334>)
 80011da:	69bb      	ldr	r3, [r7, #24]
 80011dc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011de:	69fb      	ldr	r3, [r7, #28]
 80011e0:	3301      	adds	r3, #1
 80011e2:	61fb      	str	r3, [r7, #28]
 80011e4:	69fb      	ldr	r3, [r7, #28]
 80011e6:	2b0f      	cmp	r3, #15
 80011e8:	f67f ae90 	bls.w	8000f0c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80011ec:	bf00      	nop
 80011ee:	bf00      	nop
 80011f0:	3724      	adds	r7, #36	; 0x24
 80011f2:	46bd      	mov	sp, r7
 80011f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f8:	4770      	bx	lr
 80011fa:	bf00      	nop
 80011fc:	40023800 	.word	0x40023800
 8001200:	40013800 	.word	0x40013800
 8001204:	40020000 	.word	0x40020000
 8001208:	40020400 	.word	0x40020400
 800120c:	40020800 	.word	0x40020800
 8001210:	40020c00 	.word	0x40020c00
 8001214:	40021000 	.word	0x40021000
 8001218:	40021400 	.word	0x40021400
 800121c:	40021800 	.word	0x40021800
 8001220:	40021c00 	.word	0x40021c00
 8001224:	40013c00 	.word	0x40013c00

08001228 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001228:	b480      	push	{r7}
 800122a:	b083      	sub	sp, #12
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
 8001230:	460b      	mov	r3, r1
 8001232:	807b      	strh	r3, [r7, #2]
 8001234:	4613      	mov	r3, r2
 8001236:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001238:	787b      	ldrb	r3, [r7, #1]
 800123a:	2b00      	cmp	r3, #0
 800123c:	d003      	beq.n	8001246 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800123e:	887a      	ldrh	r2, [r7, #2]
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001244:	e003      	b.n	800124e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001246:	887b      	ldrh	r3, [r7, #2]
 8001248:	041a      	lsls	r2, r3, #16
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	619a      	str	r2, [r3, #24]
}
 800124e:	bf00      	nop
 8001250:	370c      	adds	r7, #12
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr

0800125a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800125a:	b480      	push	{r7}
 800125c:	b085      	sub	sp, #20
 800125e:	af00      	add	r7, sp, #0
 8001260:	6078      	str	r0, [r7, #4]
 8001262:	460b      	mov	r3, r1
 8001264:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	695b      	ldr	r3, [r3, #20]
 800126a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800126c:	887a      	ldrh	r2, [r7, #2]
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	4013      	ands	r3, r2
 8001272:	041a      	lsls	r2, r3, #16
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	43d9      	mvns	r1, r3
 8001278:	887b      	ldrh	r3, [r7, #2]
 800127a:	400b      	ands	r3, r1
 800127c:	431a      	orrs	r2, r3
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	619a      	str	r2, [r3, #24]
}
 8001282:	bf00      	nop
 8001284:	3714      	adds	r7, #20
 8001286:	46bd      	mov	sp, r7
 8001288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128c:	4770      	bx	lr
	...

08001290 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b086      	sub	sp, #24
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d101      	bne.n	80012a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800129e:	2301      	movs	r3, #1
 80012a0:	e267      	b.n	8001772 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	f003 0301 	and.w	r3, r3, #1
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d075      	beq.n	800139a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80012ae:	4b88      	ldr	r3, [pc, #544]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 80012b0:	689b      	ldr	r3, [r3, #8]
 80012b2:	f003 030c 	and.w	r3, r3, #12
 80012b6:	2b04      	cmp	r3, #4
 80012b8:	d00c      	beq.n	80012d4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012ba:	4b85      	ldr	r3, [pc, #532]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 80012bc:	689b      	ldr	r3, [r3, #8]
 80012be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80012c2:	2b08      	cmp	r3, #8
 80012c4:	d112      	bne.n	80012ec <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012c6:	4b82      	ldr	r3, [pc, #520]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 80012c8:	685b      	ldr	r3, [r3, #4]
 80012ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012ce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80012d2:	d10b      	bne.n	80012ec <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012d4:	4b7e      	ldr	r3, [pc, #504]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d05b      	beq.n	8001398 <HAL_RCC_OscConfig+0x108>
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	685b      	ldr	r3, [r3, #4]
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d157      	bne.n	8001398 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80012e8:	2301      	movs	r3, #1
 80012ea:	e242      	b.n	8001772 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	685b      	ldr	r3, [r3, #4]
 80012f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012f4:	d106      	bne.n	8001304 <HAL_RCC_OscConfig+0x74>
 80012f6:	4b76      	ldr	r3, [pc, #472]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	4a75      	ldr	r2, [pc, #468]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 80012fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001300:	6013      	str	r3, [r2, #0]
 8001302:	e01d      	b.n	8001340 <HAL_RCC_OscConfig+0xb0>
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800130c:	d10c      	bne.n	8001328 <HAL_RCC_OscConfig+0x98>
 800130e:	4b70      	ldr	r3, [pc, #448]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	4a6f      	ldr	r2, [pc, #444]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 8001314:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001318:	6013      	str	r3, [r2, #0]
 800131a:	4b6d      	ldr	r3, [pc, #436]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	4a6c      	ldr	r2, [pc, #432]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 8001320:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001324:	6013      	str	r3, [r2, #0]
 8001326:	e00b      	b.n	8001340 <HAL_RCC_OscConfig+0xb0>
 8001328:	4b69      	ldr	r3, [pc, #420]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	4a68      	ldr	r2, [pc, #416]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 800132e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001332:	6013      	str	r3, [r2, #0]
 8001334:	4b66      	ldr	r3, [pc, #408]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	4a65      	ldr	r2, [pc, #404]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 800133a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800133e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d013      	beq.n	8001370 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001348:	f7ff fcc0 	bl	8000ccc <HAL_GetTick>
 800134c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800134e:	e008      	b.n	8001362 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001350:	f7ff fcbc 	bl	8000ccc <HAL_GetTick>
 8001354:	4602      	mov	r2, r0
 8001356:	693b      	ldr	r3, [r7, #16]
 8001358:	1ad3      	subs	r3, r2, r3
 800135a:	2b64      	cmp	r3, #100	; 0x64
 800135c:	d901      	bls.n	8001362 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800135e:	2303      	movs	r3, #3
 8001360:	e207      	b.n	8001772 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001362:	4b5b      	ldr	r3, [pc, #364]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800136a:	2b00      	cmp	r3, #0
 800136c:	d0f0      	beq.n	8001350 <HAL_RCC_OscConfig+0xc0>
 800136e:	e014      	b.n	800139a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001370:	f7ff fcac 	bl	8000ccc <HAL_GetTick>
 8001374:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001376:	e008      	b.n	800138a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001378:	f7ff fca8 	bl	8000ccc <HAL_GetTick>
 800137c:	4602      	mov	r2, r0
 800137e:	693b      	ldr	r3, [r7, #16]
 8001380:	1ad3      	subs	r3, r2, r3
 8001382:	2b64      	cmp	r3, #100	; 0x64
 8001384:	d901      	bls.n	800138a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001386:	2303      	movs	r3, #3
 8001388:	e1f3      	b.n	8001772 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800138a:	4b51      	ldr	r3, [pc, #324]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001392:	2b00      	cmp	r3, #0
 8001394:	d1f0      	bne.n	8001378 <HAL_RCC_OscConfig+0xe8>
 8001396:	e000      	b.n	800139a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001398:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	f003 0302 	and.w	r3, r3, #2
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d063      	beq.n	800146e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80013a6:	4b4a      	ldr	r3, [pc, #296]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 80013a8:	689b      	ldr	r3, [r3, #8]
 80013aa:	f003 030c 	and.w	r3, r3, #12
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d00b      	beq.n	80013ca <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013b2:	4b47      	ldr	r3, [pc, #284]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 80013b4:	689b      	ldr	r3, [r3, #8]
 80013b6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80013ba:	2b08      	cmp	r3, #8
 80013bc:	d11c      	bne.n	80013f8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013be:	4b44      	ldr	r3, [pc, #272]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 80013c0:	685b      	ldr	r3, [r3, #4]
 80013c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d116      	bne.n	80013f8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013ca:	4b41      	ldr	r3, [pc, #260]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	f003 0302 	and.w	r3, r3, #2
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d005      	beq.n	80013e2 <HAL_RCC_OscConfig+0x152>
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	68db      	ldr	r3, [r3, #12]
 80013da:	2b01      	cmp	r3, #1
 80013dc:	d001      	beq.n	80013e2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80013de:	2301      	movs	r3, #1
 80013e0:	e1c7      	b.n	8001772 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013e2:	4b3b      	ldr	r3, [pc, #236]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	691b      	ldr	r3, [r3, #16]
 80013ee:	00db      	lsls	r3, r3, #3
 80013f0:	4937      	ldr	r1, [pc, #220]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 80013f2:	4313      	orrs	r3, r2
 80013f4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013f6:	e03a      	b.n	800146e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	68db      	ldr	r3, [r3, #12]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d020      	beq.n	8001442 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001400:	4b34      	ldr	r3, [pc, #208]	; (80014d4 <HAL_RCC_OscConfig+0x244>)
 8001402:	2201      	movs	r2, #1
 8001404:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001406:	f7ff fc61 	bl	8000ccc <HAL_GetTick>
 800140a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800140c:	e008      	b.n	8001420 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800140e:	f7ff fc5d 	bl	8000ccc <HAL_GetTick>
 8001412:	4602      	mov	r2, r0
 8001414:	693b      	ldr	r3, [r7, #16]
 8001416:	1ad3      	subs	r3, r2, r3
 8001418:	2b02      	cmp	r3, #2
 800141a:	d901      	bls.n	8001420 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800141c:	2303      	movs	r3, #3
 800141e:	e1a8      	b.n	8001772 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001420:	4b2b      	ldr	r3, [pc, #172]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	f003 0302 	and.w	r3, r3, #2
 8001428:	2b00      	cmp	r3, #0
 800142a:	d0f0      	beq.n	800140e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800142c:	4b28      	ldr	r3, [pc, #160]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	691b      	ldr	r3, [r3, #16]
 8001438:	00db      	lsls	r3, r3, #3
 800143a:	4925      	ldr	r1, [pc, #148]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 800143c:	4313      	orrs	r3, r2
 800143e:	600b      	str	r3, [r1, #0]
 8001440:	e015      	b.n	800146e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001442:	4b24      	ldr	r3, [pc, #144]	; (80014d4 <HAL_RCC_OscConfig+0x244>)
 8001444:	2200      	movs	r2, #0
 8001446:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001448:	f7ff fc40 	bl	8000ccc <HAL_GetTick>
 800144c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800144e:	e008      	b.n	8001462 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001450:	f7ff fc3c 	bl	8000ccc <HAL_GetTick>
 8001454:	4602      	mov	r2, r0
 8001456:	693b      	ldr	r3, [r7, #16]
 8001458:	1ad3      	subs	r3, r2, r3
 800145a:	2b02      	cmp	r3, #2
 800145c:	d901      	bls.n	8001462 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800145e:	2303      	movs	r3, #3
 8001460:	e187      	b.n	8001772 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001462:	4b1b      	ldr	r3, [pc, #108]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f003 0302 	and.w	r3, r3, #2
 800146a:	2b00      	cmp	r3, #0
 800146c:	d1f0      	bne.n	8001450 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f003 0308 	and.w	r3, r3, #8
 8001476:	2b00      	cmp	r3, #0
 8001478:	d036      	beq.n	80014e8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	695b      	ldr	r3, [r3, #20]
 800147e:	2b00      	cmp	r3, #0
 8001480:	d016      	beq.n	80014b0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001482:	4b15      	ldr	r3, [pc, #84]	; (80014d8 <HAL_RCC_OscConfig+0x248>)
 8001484:	2201      	movs	r2, #1
 8001486:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001488:	f7ff fc20 	bl	8000ccc <HAL_GetTick>
 800148c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800148e:	e008      	b.n	80014a2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001490:	f7ff fc1c 	bl	8000ccc <HAL_GetTick>
 8001494:	4602      	mov	r2, r0
 8001496:	693b      	ldr	r3, [r7, #16]
 8001498:	1ad3      	subs	r3, r2, r3
 800149a:	2b02      	cmp	r3, #2
 800149c:	d901      	bls.n	80014a2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800149e:	2303      	movs	r3, #3
 80014a0:	e167      	b.n	8001772 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014a2:	4b0b      	ldr	r3, [pc, #44]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 80014a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014a6:	f003 0302 	and.w	r3, r3, #2
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d0f0      	beq.n	8001490 <HAL_RCC_OscConfig+0x200>
 80014ae:	e01b      	b.n	80014e8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014b0:	4b09      	ldr	r3, [pc, #36]	; (80014d8 <HAL_RCC_OscConfig+0x248>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014b6:	f7ff fc09 	bl	8000ccc <HAL_GetTick>
 80014ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014bc:	e00e      	b.n	80014dc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014be:	f7ff fc05 	bl	8000ccc <HAL_GetTick>
 80014c2:	4602      	mov	r2, r0
 80014c4:	693b      	ldr	r3, [r7, #16]
 80014c6:	1ad3      	subs	r3, r2, r3
 80014c8:	2b02      	cmp	r3, #2
 80014ca:	d907      	bls.n	80014dc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80014cc:	2303      	movs	r3, #3
 80014ce:	e150      	b.n	8001772 <HAL_RCC_OscConfig+0x4e2>
 80014d0:	40023800 	.word	0x40023800
 80014d4:	42470000 	.word	0x42470000
 80014d8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014dc:	4b88      	ldr	r3, [pc, #544]	; (8001700 <HAL_RCC_OscConfig+0x470>)
 80014de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014e0:	f003 0302 	and.w	r3, r3, #2
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d1ea      	bne.n	80014be <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f003 0304 	and.w	r3, r3, #4
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	f000 8097 	beq.w	8001624 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014f6:	2300      	movs	r3, #0
 80014f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014fa:	4b81      	ldr	r3, [pc, #516]	; (8001700 <HAL_RCC_OscConfig+0x470>)
 80014fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001502:	2b00      	cmp	r3, #0
 8001504:	d10f      	bne.n	8001526 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001506:	2300      	movs	r3, #0
 8001508:	60bb      	str	r3, [r7, #8]
 800150a:	4b7d      	ldr	r3, [pc, #500]	; (8001700 <HAL_RCC_OscConfig+0x470>)
 800150c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800150e:	4a7c      	ldr	r2, [pc, #496]	; (8001700 <HAL_RCC_OscConfig+0x470>)
 8001510:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001514:	6413      	str	r3, [r2, #64]	; 0x40
 8001516:	4b7a      	ldr	r3, [pc, #488]	; (8001700 <HAL_RCC_OscConfig+0x470>)
 8001518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800151a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800151e:	60bb      	str	r3, [r7, #8]
 8001520:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001522:	2301      	movs	r3, #1
 8001524:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001526:	4b77      	ldr	r3, [pc, #476]	; (8001704 <HAL_RCC_OscConfig+0x474>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800152e:	2b00      	cmp	r3, #0
 8001530:	d118      	bne.n	8001564 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001532:	4b74      	ldr	r3, [pc, #464]	; (8001704 <HAL_RCC_OscConfig+0x474>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4a73      	ldr	r2, [pc, #460]	; (8001704 <HAL_RCC_OscConfig+0x474>)
 8001538:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800153c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800153e:	f7ff fbc5 	bl	8000ccc <HAL_GetTick>
 8001542:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001544:	e008      	b.n	8001558 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001546:	f7ff fbc1 	bl	8000ccc <HAL_GetTick>
 800154a:	4602      	mov	r2, r0
 800154c:	693b      	ldr	r3, [r7, #16]
 800154e:	1ad3      	subs	r3, r2, r3
 8001550:	2b02      	cmp	r3, #2
 8001552:	d901      	bls.n	8001558 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001554:	2303      	movs	r3, #3
 8001556:	e10c      	b.n	8001772 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001558:	4b6a      	ldr	r3, [pc, #424]	; (8001704 <HAL_RCC_OscConfig+0x474>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001560:	2b00      	cmp	r3, #0
 8001562:	d0f0      	beq.n	8001546 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	689b      	ldr	r3, [r3, #8]
 8001568:	2b01      	cmp	r3, #1
 800156a:	d106      	bne.n	800157a <HAL_RCC_OscConfig+0x2ea>
 800156c:	4b64      	ldr	r3, [pc, #400]	; (8001700 <HAL_RCC_OscConfig+0x470>)
 800156e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001570:	4a63      	ldr	r2, [pc, #396]	; (8001700 <HAL_RCC_OscConfig+0x470>)
 8001572:	f043 0301 	orr.w	r3, r3, #1
 8001576:	6713      	str	r3, [r2, #112]	; 0x70
 8001578:	e01c      	b.n	80015b4 <HAL_RCC_OscConfig+0x324>
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	689b      	ldr	r3, [r3, #8]
 800157e:	2b05      	cmp	r3, #5
 8001580:	d10c      	bne.n	800159c <HAL_RCC_OscConfig+0x30c>
 8001582:	4b5f      	ldr	r3, [pc, #380]	; (8001700 <HAL_RCC_OscConfig+0x470>)
 8001584:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001586:	4a5e      	ldr	r2, [pc, #376]	; (8001700 <HAL_RCC_OscConfig+0x470>)
 8001588:	f043 0304 	orr.w	r3, r3, #4
 800158c:	6713      	str	r3, [r2, #112]	; 0x70
 800158e:	4b5c      	ldr	r3, [pc, #368]	; (8001700 <HAL_RCC_OscConfig+0x470>)
 8001590:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001592:	4a5b      	ldr	r2, [pc, #364]	; (8001700 <HAL_RCC_OscConfig+0x470>)
 8001594:	f043 0301 	orr.w	r3, r3, #1
 8001598:	6713      	str	r3, [r2, #112]	; 0x70
 800159a:	e00b      	b.n	80015b4 <HAL_RCC_OscConfig+0x324>
 800159c:	4b58      	ldr	r3, [pc, #352]	; (8001700 <HAL_RCC_OscConfig+0x470>)
 800159e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015a0:	4a57      	ldr	r2, [pc, #348]	; (8001700 <HAL_RCC_OscConfig+0x470>)
 80015a2:	f023 0301 	bic.w	r3, r3, #1
 80015a6:	6713      	str	r3, [r2, #112]	; 0x70
 80015a8:	4b55      	ldr	r3, [pc, #340]	; (8001700 <HAL_RCC_OscConfig+0x470>)
 80015aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015ac:	4a54      	ldr	r2, [pc, #336]	; (8001700 <HAL_RCC_OscConfig+0x470>)
 80015ae:	f023 0304 	bic.w	r3, r3, #4
 80015b2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	689b      	ldr	r3, [r3, #8]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d015      	beq.n	80015e8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015bc:	f7ff fb86 	bl	8000ccc <HAL_GetTick>
 80015c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015c2:	e00a      	b.n	80015da <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015c4:	f7ff fb82 	bl	8000ccc <HAL_GetTick>
 80015c8:	4602      	mov	r2, r0
 80015ca:	693b      	ldr	r3, [r7, #16]
 80015cc:	1ad3      	subs	r3, r2, r3
 80015ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80015d2:	4293      	cmp	r3, r2
 80015d4:	d901      	bls.n	80015da <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80015d6:	2303      	movs	r3, #3
 80015d8:	e0cb      	b.n	8001772 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015da:	4b49      	ldr	r3, [pc, #292]	; (8001700 <HAL_RCC_OscConfig+0x470>)
 80015dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015de:	f003 0302 	and.w	r3, r3, #2
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d0ee      	beq.n	80015c4 <HAL_RCC_OscConfig+0x334>
 80015e6:	e014      	b.n	8001612 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015e8:	f7ff fb70 	bl	8000ccc <HAL_GetTick>
 80015ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015ee:	e00a      	b.n	8001606 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015f0:	f7ff fb6c 	bl	8000ccc <HAL_GetTick>
 80015f4:	4602      	mov	r2, r0
 80015f6:	693b      	ldr	r3, [r7, #16]
 80015f8:	1ad3      	subs	r3, r2, r3
 80015fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80015fe:	4293      	cmp	r3, r2
 8001600:	d901      	bls.n	8001606 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001602:	2303      	movs	r3, #3
 8001604:	e0b5      	b.n	8001772 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001606:	4b3e      	ldr	r3, [pc, #248]	; (8001700 <HAL_RCC_OscConfig+0x470>)
 8001608:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800160a:	f003 0302 	and.w	r3, r3, #2
 800160e:	2b00      	cmp	r3, #0
 8001610:	d1ee      	bne.n	80015f0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001612:	7dfb      	ldrb	r3, [r7, #23]
 8001614:	2b01      	cmp	r3, #1
 8001616:	d105      	bne.n	8001624 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001618:	4b39      	ldr	r3, [pc, #228]	; (8001700 <HAL_RCC_OscConfig+0x470>)
 800161a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800161c:	4a38      	ldr	r2, [pc, #224]	; (8001700 <HAL_RCC_OscConfig+0x470>)
 800161e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001622:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	699b      	ldr	r3, [r3, #24]
 8001628:	2b00      	cmp	r3, #0
 800162a:	f000 80a1 	beq.w	8001770 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800162e:	4b34      	ldr	r3, [pc, #208]	; (8001700 <HAL_RCC_OscConfig+0x470>)
 8001630:	689b      	ldr	r3, [r3, #8]
 8001632:	f003 030c 	and.w	r3, r3, #12
 8001636:	2b08      	cmp	r3, #8
 8001638:	d05c      	beq.n	80016f4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	699b      	ldr	r3, [r3, #24]
 800163e:	2b02      	cmp	r3, #2
 8001640:	d141      	bne.n	80016c6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001642:	4b31      	ldr	r3, [pc, #196]	; (8001708 <HAL_RCC_OscConfig+0x478>)
 8001644:	2200      	movs	r2, #0
 8001646:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001648:	f7ff fb40 	bl	8000ccc <HAL_GetTick>
 800164c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800164e:	e008      	b.n	8001662 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001650:	f7ff fb3c 	bl	8000ccc <HAL_GetTick>
 8001654:	4602      	mov	r2, r0
 8001656:	693b      	ldr	r3, [r7, #16]
 8001658:	1ad3      	subs	r3, r2, r3
 800165a:	2b02      	cmp	r3, #2
 800165c:	d901      	bls.n	8001662 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800165e:	2303      	movs	r3, #3
 8001660:	e087      	b.n	8001772 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001662:	4b27      	ldr	r3, [pc, #156]	; (8001700 <HAL_RCC_OscConfig+0x470>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800166a:	2b00      	cmp	r3, #0
 800166c:	d1f0      	bne.n	8001650 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	69da      	ldr	r2, [r3, #28]
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	6a1b      	ldr	r3, [r3, #32]
 8001676:	431a      	orrs	r2, r3
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800167c:	019b      	lsls	r3, r3, #6
 800167e:	431a      	orrs	r2, r3
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001684:	085b      	lsrs	r3, r3, #1
 8001686:	3b01      	subs	r3, #1
 8001688:	041b      	lsls	r3, r3, #16
 800168a:	431a      	orrs	r2, r3
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001690:	061b      	lsls	r3, r3, #24
 8001692:	491b      	ldr	r1, [pc, #108]	; (8001700 <HAL_RCC_OscConfig+0x470>)
 8001694:	4313      	orrs	r3, r2
 8001696:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001698:	4b1b      	ldr	r3, [pc, #108]	; (8001708 <HAL_RCC_OscConfig+0x478>)
 800169a:	2201      	movs	r2, #1
 800169c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800169e:	f7ff fb15 	bl	8000ccc <HAL_GetTick>
 80016a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016a4:	e008      	b.n	80016b8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016a6:	f7ff fb11 	bl	8000ccc <HAL_GetTick>
 80016aa:	4602      	mov	r2, r0
 80016ac:	693b      	ldr	r3, [r7, #16]
 80016ae:	1ad3      	subs	r3, r2, r3
 80016b0:	2b02      	cmp	r3, #2
 80016b2:	d901      	bls.n	80016b8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80016b4:	2303      	movs	r3, #3
 80016b6:	e05c      	b.n	8001772 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016b8:	4b11      	ldr	r3, [pc, #68]	; (8001700 <HAL_RCC_OscConfig+0x470>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d0f0      	beq.n	80016a6 <HAL_RCC_OscConfig+0x416>
 80016c4:	e054      	b.n	8001770 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016c6:	4b10      	ldr	r3, [pc, #64]	; (8001708 <HAL_RCC_OscConfig+0x478>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016cc:	f7ff fafe 	bl	8000ccc <HAL_GetTick>
 80016d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016d2:	e008      	b.n	80016e6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016d4:	f7ff fafa 	bl	8000ccc <HAL_GetTick>
 80016d8:	4602      	mov	r2, r0
 80016da:	693b      	ldr	r3, [r7, #16]
 80016dc:	1ad3      	subs	r3, r2, r3
 80016de:	2b02      	cmp	r3, #2
 80016e0:	d901      	bls.n	80016e6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80016e2:	2303      	movs	r3, #3
 80016e4:	e045      	b.n	8001772 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016e6:	4b06      	ldr	r3, [pc, #24]	; (8001700 <HAL_RCC_OscConfig+0x470>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d1f0      	bne.n	80016d4 <HAL_RCC_OscConfig+0x444>
 80016f2:	e03d      	b.n	8001770 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	699b      	ldr	r3, [r3, #24]
 80016f8:	2b01      	cmp	r3, #1
 80016fa:	d107      	bne.n	800170c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80016fc:	2301      	movs	r3, #1
 80016fe:	e038      	b.n	8001772 <HAL_RCC_OscConfig+0x4e2>
 8001700:	40023800 	.word	0x40023800
 8001704:	40007000 	.word	0x40007000
 8001708:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800170c:	4b1b      	ldr	r3, [pc, #108]	; (800177c <HAL_RCC_OscConfig+0x4ec>)
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	699b      	ldr	r3, [r3, #24]
 8001716:	2b01      	cmp	r3, #1
 8001718:	d028      	beq.n	800176c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001724:	429a      	cmp	r2, r3
 8001726:	d121      	bne.n	800176c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001732:	429a      	cmp	r2, r3
 8001734:	d11a      	bne.n	800176c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001736:	68fa      	ldr	r2, [r7, #12]
 8001738:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800173c:	4013      	ands	r3, r2
 800173e:	687a      	ldr	r2, [r7, #4]
 8001740:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001742:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001744:	4293      	cmp	r3, r2
 8001746:	d111      	bne.n	800176c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001752:	085b      	lsrs	r3, r3, #1
 8001754:	3b01      	subs	r3, #1
 8001756:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001758:	429a      	cmp	r2, r3
 800175a:	d107      	bne.n	800176c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001766:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001768:	429a      	cmp	r2, r3
 800176a:	d001      	beq.n	8001770 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800176c:	2301      	movs	r3, #1
 800176e:	e000      	b.n	8001772 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001770:	2300      	movs	r3, #0
}
 8001772:	4618      	mov	r0, r3
 8001774:	3718      	adds	r7, #24
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	40023800 	.word	0x40023800

08001780 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b084      	sub	sp, #16
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
 8001788:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d101      	bne.n	8001794 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001790:	2301      	movs	r3, #1
 8001792:	e0cc      	b.n	800192e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001794:	4b68      	ldr	r3, [pc, #416]	; (8001938 <HAL_RCC_ClockConfig+0x1b8>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f003 0307 	and.w	r3, r3, #7
 800179c:	683a      	ldr	r2, [r7, #0]
 800179e:	429a      	cmp	r2, r3
 80017a0:	d90c      	bls.n	80017bc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017a2:	4b65      	ldr	r3, [pc, #404]	; (8001938 <HAL_RCC_ClockConfig+0x1b8>)
 80017a4:	683a      	ldr	r2, [r7, #0]
 80017a6:	b2d2      	uxtb	r2, r2
 80017a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017aa:	4b63      	ldr	r3, [pc, #396]	; (8001938 <HAL_RCC_ClockConfig+0x1b8>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f003 0307 	and.w	r3, r3, #7
 80017b2:	683a      	ldr	r2, [r7, #0]
 80017b4:	429a      	cmp	r2, r3
 80017b6:	d001      	beq.n	80017bc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80017b8:	2301      	movs	r3, #1
 80017ba:	e0b8      	b.n	800192e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f003 0302 	and.w	r3, r3, #2
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d020      	beq.n	800180a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f003 0304 	and.w	r3, r3, #4
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d005      	beq.n	80017e0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017d4:	4b59      	ldr	r3, [pc, #356]	; (800193c <HAL_RCC_ClockConfig+0x1bc>)
 80017d6:	689b      	ldr	r3, [r3, #8]
 80017d8:	4a58      	ldr	r2, [pc, #352]	; (800193c <HAL_RCC_ClockConfig+0x1bc>)
 80017da:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80017de:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f003 0308 	and.w	r3, r3, #8
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d005      	beq.n	80017f8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80017ec:	4b53      	ldr	r3, [pc, #332]	; (800193c <HAL_RCC_ClockConfig+0x1bc>)
 80017ee:	689b      	ldr	r3, [r3, #8]
 80017f0:	4a52      	ldr	r2, [pc, #328]	; (800193c <HAL_RCC_ClockConfig+0x1bc>)
 80017f2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80017f6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017f8:	4b50      	ldr	r3, [pc, #320]	; (800193c <HAL_RCC_ClockConfig+0x1bc>)
 80017fa:	689b      	ldr	r3, [r3, #8]
 80017fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	689b      	ldr	r3, [r3, #8]
 8001804:	494d      	ldr	r1, [pc, #308]	; (800193c <HAL_RCC_ClockConfig+0x1bc>)
 8001806:	4313      	orrs	r3, r2
 8001808:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f003 0301 	and.w	r3, r3, #1
 8001812:	2b00      	cmp	r3, #0
 8001814:	d044      	beq.n	80018a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	2b01      	cmp	r3, #1
 800181c:	d107      	bne.n	800182e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800181e:	4b47      	ldr	r3, [pc, #284]	; (800193c <HAL_RCC_ClockConfig+0x1bc>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001826:	2b00      	cmp	r3, #0
 8001828:	d119      	bne.n	800185e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800182a:	2301      	movs	r3, #1
 800182c:	e07f      	b.n	800192e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	2b02      	cmp	r3, #2
 8001834:	d003      	beq.n	800183e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800183a:	2b03      	cmp	r3, #3
 800183c:	d107      	bne.n	800184e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800183e:	4b3f      	ldr	r3, [pc, #252]	; (800193c <HAL_RCC_ClockConfig+0x1bc>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001846:	2b00      	cmp	r3, #0
 8001848:	d109      	bne.n	800185e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800184a:	2301      	movs	r3, #1
 800184c:	e06f      	b.n	800192e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800184e:	4b3b      	ldr	r3, [pc, #236]	; (800193c <HAL_RCC_ClockConfig+0x1bc>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f003 0302 	and.w	r3, r3, #2
 8001856:	2b00      	cmp	r3, #0
 8001858:	d101      	bne.n	800185e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800185a:	2301      	movs	r3, #1
 800185c:	e067      	b.n	800192e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800185e:	4b37      	ldr	r3, [pc, #220]	; (800193c <HAL_RCC_ClockConfig+0x1bc>)
 8001860:	689b      	ldr	r3, [r3, #8]
 8001862:	f023 0203 	bic.w	r2, r3, #3
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	4934      	ldr	r1, [pc, #208]	; (800193c <HAL_RCC_ClockConfig+0x1bc>)
 800186c:	4313      	orrs	r3, r2
 800186e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001870:	f7ff fa2c 	bl	8000ccc <HAL_GetTick>
 8001874:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001876:	e00a      	b.n	800188e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001878:	f7ff fa28 	bl	8000ccc <HAL_GetTick>
 800187c:	4602      	mov	r2, r0
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	1ad3      	subs	r3, r2, r3
 8001882:	f241 3288 	movw	r2, #5000	; 0x1388
 8001886:	4293      	cmp	r3, r2
 8001888:	d901      	bls.n	800188e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800188a:	2303      	movs	r3, #3
 800188c:	e04f      	b.n	800192e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800188e:	4b2b      	ldr	r3, [pc, #172]	; (800193c <HAL_RCC_ClockConfig+0x1bc>)
 8001890:	689b      	ldr	r3, [r3, #8]
 8001892:	f003 020c 	and.w	r2, r3, #12
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	685b      	ldr	r3, [r3, #4]
 800189a:	009b      	lsls	r3, r3, #2
 800189c:	429a      	cmp	r2, r3
 800189e:	d1eb      	bne.n	8001878 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80018a0:	4b25      	ldr	r3, [pc, #148]	; (8001938 <HAL_RCC_ClockConfig+0x1b8>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f003 0307 	and.w	r3, r3, #7
 80018a8:	683a      	ldr	r2, [r7, #0]
 80018aa:	429a      	cmp	r2, r3
 80018ac:	d20c      	bcs.n	80018c8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018ae:	4b22      	ldr	r3, [pc, #136]	; (8001938 <HAL_RCC_ClockConfig+0x1b8>)
 80018b0:	683a      	ldr	r2, [r7, #0]
 80018b2:	b2d2      	uxtb	r2, r2
 80018b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018b6:	4b20      	ldr	r3, [pc, #128]	; (8001938 <HAL_RCC_ClockConfig+0x1b8>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f003 0307 	and.w	r3, r3, #7
 80018be:	683a      	ldr	r2, [r7, #0]
 80018c0:	429a      	cmp	r2, r3
 80018c2:	d001      	beq.n	80018c8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80018c4:	2301      	movs	r3, #1
 80018c6:	e032      	b.n	800192e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f003 0304 	and.w	r3, r3, #4
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d008      	beq.n	80018e6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018d4:	4b19      	ldr	r3, [pc, #100]	; (800193c <HAL_RCC_ClockConfig+0x1bc>)
 80018d6:	689b      	ldr	r3, [r3, #8]
 80018d8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	68db      	ldr	r3, [r3, #12]
 80018e0:	4916      	ldr	r1, [pc, #88]	; (800193c <HAL_RCC_ClockConfig+0x1bc>)
 80018e2:	4313      	orrs	r3, r2
 80018e4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f003 0308 	and.w	r3, r3, #8
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d009      	beq.n	8001906 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80018f2:	4b12      	ldr	r3, [pc, #72]	; (800193c <HAL_RCC_ClockConfig+0x1bc>)
 80018f4:	689b      	ldr	r3, [r3, #8]
 80018f6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	691b      	ldr	r3, [r3, #16]
 80018fe:	00db      	lsls	r3, r3, #3
 8001900:	490e      	ldr	r1, [pc, #56]	; (800193c <HAL_RCC_ClockConfig+0x1bc>)
 8001902:	4313      	orrs	r3, r2
 8001904:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001906:	f000 f821 	bl	800194c <HAL_RCC_GetSysClockFreq>
 800190a:	4602      	mov	r2, r0
 800190c:	4b0b      	ldr	r3, [pc, #44]	; (800193c <HAL_RCC_ClockConfig+0x1bc>)
 800190e:	689b      	ldr	r3, [r3, #8]
 8001910:	091b      	lsrs	r3, r3, #4
 8001912:	f003 030f 	and.w	r3, r3, #15
 8001916:	490a      	ldr	r1, [pc, #40]	; (8001940 <HAL_RCC_ClockConfig+0x1c0>)
 8001918:	5ccb      	ldrb	r3, [r1, r3]
 800191a:	fa22 f303 	lsr.w	r3, r2, r3
 800191e:	4a09      	ldr	r2, [pc, #36]	; (8001944 <HAL_RCC_ClockConfig+0x1c4>)
 8001920:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001922:	4b09      	ldr	r3, [pc, #36]	; (8001948 <HAL_RCC_ClockConfig+0x1c8>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	4618      	mov	r0, r3
 8001928:	f7ff f8e4 	bl	8000af4 <HAL_InitTick>

  return HAL_OK;
 800192c:	2300      	movs	r3, #0
}
 800192e:	4618      	mov	r0, r3
 8001930:	3710      	adds	r7, #16
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}
 8001936:	bf00      	nop
 8001938:	40023c00 	.word	0x40023c00
 800193c:	40023800 	.word	0x40023800
 8001940:	08006110 	.word	0x08006110
 8001944:	20000000 	.word	0x20000000
 8001948:	20000004 	.word	0x20000004

0800194c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800194c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001950:	b094      	sub	sp, #80	; 0x50
 8001952:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001954:	2300      	movs	r3, #0
 8001956:	647b      	str	r3, [r7, #68]	; 0x44
 8001958:	2300      	movs	r3, #0
 800195a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800195c:	2300      	movs	r3, #0
 800195e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001960:	2300      	movs	r3, #0
 8001962:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001964:	4b79      	ldr	r3, [pc, #484]	; (8001b4c <HAL_RCC_GetSysClockFreq+0x200>)
 8001966:	689b      	ldr	r3, [r3, #8]
 8001968:	f003 030c 	and.w	r3, r3, #12
 800196c:	2b08      	cmp	r3, #8
 800196e:	d00d      	beq.n	800198c <HAL_RCC_GetSysClockFreq+0x40>
 8001970:	2b08      	cmp	r3, #8
 8001972:	f200 80e1 	bhi.w	8001b38 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001976:	2b00      	cmp	r3, #0
 8001978:	d002      	beq.n	8001980 <HAL_RCC_GetSysClockFreq+0x34>
 800197a:	2b04      	cmp	r3, #4
 800197c:	d003      	beq.n	8001986 <HAL_RCC_GetSysClockFreq+0x3a>
 800197e:	e0db      	b.n	8001b38 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001980:	4b73      	ldr	r3, [pc, #460]	; (8001b50 <HAL_RCC_GetSysClockFreq+0x204>)
 8001982:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001984:	e0db      	b.n	8001b3e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001986:	4b73      	ldr	r3, [pc, #460]	; (8001b54 <HAL_RCC_GetSysClockFreq+0x208>)
 8001988:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800198a:	e0d8      	b.n	8001b3e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800198c:	4b6f      	ldr	r3, [pc, #444]	; (8001b4c <HAL_RCC_GetSysClockFreq+0x200>)
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001994:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001996:	4b6d      	ldr	r3, [pc, #436]	; (8001b4c <HAL_RCC_GetSysClockFreq+0x200>)
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d063      	beq.n	8001a6a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019a2:	4b6a      	ldr	r3, [pc, #424]	; (8001b4c <HAL_RCC_GetSysClockFreq+0x200>)
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	099b      	lsrs	r3, r3, #6
 80019a8:	2200      	movs	r2, #0
 80019aa:	63bb      	str	r3, [r7, #56]	; 0x38
 80019ac:	63fa      	str	r2, [r7, #60]	; 0x3c
 80019ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80019b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80019b4:	633b      	str	r3, [r7, #48]	; 0x30
 80019b6:	2300      	movs	r3, #0
 80019b8:	637b      	str	r3, [r7, #52]	; 0x34
 80019ba:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80019be:	4622      	mov	r2, r4
 80019c0:	462b      	mov	r3, r5
 80019c2:	f04f 0000 	mov.w	r0, #0
 80019c6:	f04f 0100 	mov.w	r1, #0
 80019ca:	0159      	lsls	r1, r3, #5
 80019cc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80019d0:	0150      	lsls	r0, r2, #5
 80019d2:	4602      	mov	r2, r0
 80019d4:	460b      	mov	r3, r1
 80019d6:	4621      	mov	r1, r4
 80019d8:	1a51      	subs	r1, r2, r1
 80019da:	6139      	str	r1, [r7, #16]
 80019dc:	4629      	mov	r1, r5
 80019de:	eb63 0301 	sbc.w	r3, r3, r1
 80019e2:	617b      	str	r3, [r7, #20]
 80019e4:	f04f 0200 	mov.w	r2, #0
 80019e8:	f04f 0300 	mov.w	r3, #0
 80019ec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80019f0:	4659      	mov	r1, fp
 80019f2:	018b      	lsls	r3, r1, #6
 80019f4:	4651      	mov	r1, sl
 80019f6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80019fa:	4651      	mov	r1, sl
 80019fc:	018a      	lsls	r2, r1, #6
 80019fe:	4651      	mov	r1, sl
 8001a00:	ebb2 0801 	subs.w	r8, r2, r1
 8001a04:	4659      	mov	r1, fp
 8001a06:	eb63 0901 	sbc.w	r9, r3, r1
 8001a0a:	f04f 0200 	mov.w	r2, #0
 8001a0e:	f04f 0300 	mov.w	r3, #0
 8001a12:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001a16:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001a1a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001a1e:	4690      	mov	r8, r2
 8001a20:	4699      	mov	r9, r3
 8001a22:	4623      	mov	r3, r4
 8001a24:	eb18 0303 	adds.w	r3, r8, r3
 8001a28:	60bb      	str	r3, [r7, #8]
 8001a2a:	462b      	mov	r3, r5
 8001a2c:	eb49 0303 	adc.w	r3, r9, r3
 8001a30:	60fb      	str	r3, [r7, #12]
 8001a32:	f04f 0200 	mov.w	r2, #0
 8001a36:	f04f 0300 	mov.w	r3, #0
 8001a3a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001a3e:	4629      	mov	r1, r5
 8001a40:	024b      	lsls	r3, r1, #9
 8001a42:	4621      	mov	r1, r4
 8001a44:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001a48:	4621      	mov	r1, r4
 8001a4a:	024a      	lsls	r2, r1, #9
 8001a4c:	4610      	mov	r0, r2
 8001a4e:	4619      	mov	r1, r3
 8001a50:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001a52:	2200      	movs	r2, #0
 8001a54:	62bb      	str	r3, [r7, #40]	; 0x28
 8001a56:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001a58:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001a5c:	f7fe fc02 	bl	8000264 <__aeabi_uldivmod>
 8001a60:	4602      	mov	r2, r0
 8001a62:	460b      	mov	r3, r1
 8001a64:	4613      	mov	r3, r2
 8001a66:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001a68:	e058      	b.n	8001b1c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a6a:	4b38      	ldr	r3, [pc, #224]	; (8001b4c <HAL_RCC_GetSysClockFreq+0x200>)
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	099b      	lsrs	r3, r3, #6
 8001a70:	2200      	movs	r2, #0
 8001a72:	4618      	mov	r0, r3
 8001a74:	4611      	mov	r1, r2
 8001a76:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001a7a:	623b      	str	r3, [r7, #32]
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	627b      	str	r3, [r7, #36]	; 0x24
 8001a80:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001a84:	4642      	mov	r2, r8
 8001a86:	464b      	mov	r3, r9
 8001a88:	f04f 0000 	mov.w	r0, #0
 8001a8c:	f04f 0100 	mov.w	r1, #0
 8001a90:	0159      	lsls	r1, r3, #5
 8001a92:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a96:	0150      	lsls	r0, r2, #5
 8001a98:	4602      	mov	r2, r0
 8001a9a:	460b      	mov	r3, r1
 8001a9c:	4641      	mov	r1, r8
 8001a9e:	ebb2 0a01 	subs.w	sl, r2, r1
 8001aa2:	4649      	mov	r1, r9
 8001aa4:	eb63 0b01 	sbc.w	fp, r3, r1
 8001aa8:	f04f 0200 	mov.w	r2, #0
 8001aac:	f04f 0300 	mov.w	r3, #0
 8001ab0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001ab4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001ab8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001abc:	ebb2 040a 	subs.w	r4, r2, sl
 8001ac0:	eb63 050b 	sbc.w	r5, r3, fp
 8001ac4:	f04f 0200 	mov.w	r2, #0
 8001ac8:	f04f 0300 	mov.w	r3, #0
 8001acc:	00eb      	lsls	r3, r5, #3
 8001ace:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001ad2:	00e2      	lsls	r2, r4, #3
 8001ad4:	4614      	mov	r4, r2
 8001ad6:	461d      	mov	r5, r3
 8001ad8:	4643      	mov	r3, r8
 8001ada:	18e3      	adds	r3, r4, r3
 8001adc:	603b      	str	r3, [r7, #0]
 8001ade:	464b      	mov	r3, r9
 8001ae0:	eb45 0303 	adc.w	r3, r5, r3
 8001ae4:	607b      	str	r3, [r7, #4]
 8001ae6:	f04f 0200 	mov.w	r2, #0
 8001aea:	f04f 0300 	mov.w	r3, #0
 8001aee:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001af2:	4629      	mov	r1, r5
 8001af4:	028b      	lsls	r3, r1, #10
 8001af6:	4621      	mov	r1, r4
 8001af8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001afc:	4621      	mov	r1, r4
 8001afe:	028a      	lsls	r2, r1, #10
 8001b00:	4610      	mov	r0, r2
 8001b02:	4619      	mov	r1, r3
 8001b04:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001b06:	2200      	movs	r2, #0
 8001b08:	61bb      	str	r3, [r7, #24]
 8001b0a:	61fa      	str	r2, [r7, #28]
 8001b0c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b10:	f7fe fba8 	bl	8000264 <__aeabi_uldivmod>
 8001b14:	4602      	mov	r2, r0
 8001b16:	460b      	mov	r3, r1
 8001b18:	4613      	mov	r3, r2
 8001b1a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001b1c:	4b0b      	ldr	r3, [pc, #44]	; (8001b4c <HAL_RCC_GetSysClockFreq+0x200>)
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	0c1b      	lsrs	r3, r3, #16
 8001b22:	f003 0303 	and.w	r3, r3, #3
 8001b26:	3301      	adds	r3, #1
 8001b28:	005b      	lsls	r3, r3, #1
 8001b2a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001b2c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001b2e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001b30:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b34:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001b36:	e002      	b.n	8001b3e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001b38:	4b05      	ldr	r3, [pc, #20]	; (8001b50 <HAL_RCC_GetSysClockFreq+0x204>)
 8001b3a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001b3c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b3e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	3750      	adds	r7, #80	; 0x50
 8001b44:	46bd      	mov	sp, r7
 8001b46:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b4a:	bf00      	nop
 8001b4c:	40023800 	.word	0x40023800
 8001b50:	00f42400 	.word	0x00f42400
 8001b54:	007a1200 	.word	0x007a1200

08001b58 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b5c:	4b03      	ldr	r3, [pc, #12]	; (8001b6c <HAL_RCC_GetHCLKFreq+0x14>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	46bd      	mov	sp, r7
 8001b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b68:	4770      	bx	lr
 8001b6a:	bf00      	nop
 8001b6c:	20000000 	.word	0x20000000

08001b70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001b74:	f7ff fff0 	bl	8001b58 <HAL_RCC_GetHCLKFreq>
 8001b78:	4602      	mov	r2, r0
 8001b7a:	4b05      	ldr	r3, [pc, #20]	; (8001b90 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b7c:	689b      	ldr	r3, [r3, #8]
 8001b7e:	0a9b      	lsrs	r3, r3, #10
 8001b80:	f003 0307 	and.w	r3, r3, #7
 8001b84:	4903      	ldr	r1, [pc, #12]	; (8001b94 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b86:	5ccb      	ldrb	r3, [r1, r3]
 8001b88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	bd80      	pop	{r7, pc}
 8001b90:	40023800 	.word	0x40023800
 8001b94:	08006120 	.word	0x08006120

08001b98 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b083      	sub	sp, #12
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
 8001ba0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	220f      	movs	r2, #15
 8001ba6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001ba8:	4b12      	ldr	r3, [pc, #72]	; (8001bf4 <HAL_RCC_GetClockConfig+0x5c>)
 8001baa:	689b      	ldr	r3, [r3, #8]
 8001bac:	f003 0203 	and.w	r2, r3, #3
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001bb4:	4b0f      	ldr	r3, [pc, #60]	; (8001bf4 <HAL_RCC_GetClockConfig+0x5c>)
 8001bb6:	689b      	ldr	r3, [r3, #8]
 8001bb8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001bc0:	4b0c      	ldr	r3, [pc, #48]	; (8001bf4 <HAL_RCC_GetClockConfig+0x5c>)
 8001bc2:	689b      	ldr	r3, [r3, #8]
 8001bc4:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001bcc:	4b09      	ldr	r3, [pc, #36]	; (8001bf4 <HAL_RCC_GetClockConfig+0x5c>)
 8001bce:	689b      	ldr	r3, [r3, #8]
 8001bd0:	08db      	lsrs	r3, r3, #3
 8001bd2:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001bda:	4b07      	ldr	r3, [pc, #28]	; (8001bf8 <HAL_RCC_GetClockConfig+0x60>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f003 0207 	and.w	r2, r3, #7
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	601a      	str	r2, [r3, #0]
}
 8001be6:	bf00      	nop
 8001be8:	370c      	adds	r7, #12
 8001bea:	46bd      	mov	sp, r7
 8001bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf0:	4770      	bx	lr
 8001bf2:	bf00      	nop
 8001bf4:	40023800 	.word	0x40023800
 8001bf8:	40023c00 	.word	0x40023c00

08001bfc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b082      	sub	sp, #8
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d101      	bne.n	8001c0e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	e041      	b.n	8001c92 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c14:	b2db      	uxtb	r3, r3
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d106      	bne.n	8001c28 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001c22:	6878      	ldr	r0, [r7, #4]
 8001c24:	f000 f839 	bl	8001c9a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2202      	movs	r2, #2
 8001c2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681a      	ldr	r2, [r3, #0]
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	3304      	adds	r3, #4
 8001c38:	4619      	mov	r1, r3
 8001c3a:	4610      	mov	r0, r2
 8001c3c:	f000 f9d8 	bl	8001ff0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	2201      	movs	r2, #1
 8001c44:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	2201      	movs	r2, #1
 8001c4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2201      	movs	r2, #1
 8001c54:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2201      	movs	r2, #1
 8001c5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2201      	movs	r2, #1
 8001c64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	2201      	movs	r2, #1
 8001c6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2201      	movs	r2, #1
 8001c74:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2201      	movs	r2, #1
 8001c7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2201      	movs	r2, #1
 8001c84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2201      	movs	r2, #1
 8001c8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001c90:	2300      	movs	r3, #0
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	3708      	adds	r7, #8
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}

08001c9a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001c9a:	b480      	push	{r7}
 8001c9c:	b083      	sub	sp, #12
 8001c9e:	af00      	add	r7, sp, #0
 8001ca0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001ca2:	bf00      	nop
 8001ca4:	370c      	adds	r7, #12
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cac:	4770      	bx	lr
	...

08001cb0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b085      	sub	sp, #20
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001cbe:	b2db      	uxtb	r3, r3
 8001cc0:	2b01      	cmp	r3, #1
 8001cc2:	d001      	beq.n	8001cc8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	e04e      	b.n	8001d66 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2202      	movs	r2, #2
 8001ccc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	68da      	ldr	r2, [r3, #12]
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f042 0201 	orr.w	r2, r2, #1
 8001cde:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4a23      	ldr	r2, [pc, #140]	; (8001d74 <HAL_TIM_Base_Start_IT+0xc4>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d022      	beq.n	8001d30 <HAL_TIM_Base_Start_IT+0x80>
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001cf2:	d01d      	beq.n	8001d30 <HAL_TIM_Base_Start_IT+0x80>
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	4a1f      	ldr	r2, [pc, #124]	; (8001d78 <HAL_TIM_Base_Start_IT+0xc8>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d018      	beq.n	8001d30 <HAL_TIM_Base_Start_IT+0x80>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	4a1e      	ldr	r2, [pc, #120]	; (8001d7c <HAL_TIM_Base_Start_IT+0xcc>)
 8001d04:	4293      	cmp	r3, r2
 8001d06:	d013      	beq.n	8001d30 <HAL_TIM_Base_Start_IT+0x80>
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4a1c      	ldr	r2, [pc, #112]	; (8001d80 <HAL_TIM_Base_Start_IT+0xd0>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d00e      	beq.n	8001d30 <HAL_TIM_Base_Start_IT+0x80>
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	4a1b      	ldr	r2, [pc, #108]	; (8001d84 <HAL_TIM_Base_Start_IT+0xd4>)
 8001d18:	4293      	cmp	r3, r2
 8001d1a:	d009      	beq.n	8001d30 <HAL_TIM_Base_Start_IT+0x80>
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4a19      	ldr	r2, [pc, #100]	; (8001d88 <HAL_TIM_Base_Start_IT+0xd8>)
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d004      	beq.n	8001d30 <HAL_TIM_Base_Start_IT+0x80>
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	4a18      	ldr	r2, [pc, #96]	; (8001d8c <HAL_TIM_Base_Start_IT+0xdc>)
 8001d2c:	4293      	cmp	r3, r2
 8001d2e:	d111      	bne.n	8001d54 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	689b      	ldr	r3, [r3, #8]
 8001d36:	f003 0307 	and.w	r3, r3, #7
 8001d3a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	2b06      	cmp	r3, #6
 8001d40:	d010      	beq.n	8001d64 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	681a      	ldr	r2, [r3, #0]
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f042 0201 	orr.w	r2, r2, #1
 8001d50:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d52:	e007      	b.n	8001d64 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	681a      	ldr	r2, [r3, #0]
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f042 0201 	orr.w	r2, r2, #1
 8001d62:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001d64:	2300      	movs	r3, #0
}
 8001d66:	4618      	mov	r0, r3
 8001d68:	3714      	adds	r7, #20
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d70:	4770      	bx	lr
 8001d72:	bf00      	nop
 8001d74:	40010000 	.word	0x40010000
 8001d78:	40000400 	.word	0x40000400
 8001d7c:	40000800 	.word	0x40000800
 8001d80:	40000c00 	.word	0x40000c00
 8001d84:	40010400 	.word	0x40010400
 8001d88:	40014000 	.word	0x40014000
 8001d8c:	40001800 	.word	0x40001800

08001d90 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b082      	sub	sp, #8
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	691b      	ldr	r3, [r3, #16]
 8001d9e:	f003 0302 	and.w	r3, r3, #2
 8001da2:	2b02      	cmp	r3, #2
 8001da4:	d122      	bne.n	8001dec <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	68db      	ldr	r3, [r3, #12]
 8001dac:	f003 0302 	and.w	r3, r3, #2
 8001db0:	2b02      	cmp	r3, #2
 8001db2:	d11b      	bne.n	8001dec <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f06f 0202 	mvn.w	r2, #2
 8001dbc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	2201      	movs	r2, #1
 8001dc2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	699b      	ldr	r3, [r3, #24]
 8001dca:	f003 0303 	and.w	r3, r3, #3
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d003      	beq.n	8001dda <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001dd2:	6878      	ldr	r0, [r7, #4]
 8001dd4:	f000 f8ee 	bl	8001fb4 <HAL_TIM_IC_CaptureCallback>
 8001dd8:	e005      	b.n	8001de6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001dda:	6878      	ldr	r0, [r7, #4]
 8001ddc:	f000 f8e0 	bl	8001fa0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001de0:	6878      	ldr	r0, [r7, #4]
 8001de2:	f000 f8f1 	bl	8001fc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	2200      	movs	r2, #0
 8001dea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	691b      	ldr	r3, [r3, #16]
 8001df2:	f003 0304 	and.w	r3, r3, #4
 8001df6:	2b04      	cmp	r3, #4
 8001df8:	d122      	bne.n	8001e40 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	68db      	ldr	r3, [r3, #12]
 8001e00:	f003 0304 	and.w	r3, r3, #4
 8001e04:	2b04      	cmp	r3, #4
 8001e06:	d11b      	bne.n	8001e40 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f06f 0204 	mvn.w	r2, #4
 8001e10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	2202      	movs	r2, #2
 8001e16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	699b      	ldr	r3, [r3, #24]
 8001e1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d003      	beq.n	8001e2e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e26:	6878      	ldr	r0, [r7, #4]
 8001e28:	f000 f8c4 	bl	8001fb4 <HAL_TIM_IC_CaptureCallback>
 8001e2c:	e005      	b.n	8001e3a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e2e:	6878      	ldr	r0, [r7, #4]
 8001e30:	f000 f8b6 	bl	8001fa0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e34:	6878      	ldr	r0, [r7, #4]
 8001e36:	f000 f8c7 	bl	8001fc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	691b      	ldr	r3, [r3, #16]
 8001e46:	f003 0308 	and.w	r3, r3, #8
 8001e4a:	2b08      	cmp	r3, #8
 8001e4c:	d122      	bne.n	8001e94 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	68db      	ldr	r3, [r3, #12]
 8001e54:	f003 0308 	and.w	r3, r3, #8
 8001e58:	2b08      	cmp	r3, #8
 8001e5a:	d11b      	bne.n	8001e94 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f06f 0208 	mvn.w	r2, #8
 8001e64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2204      	movs	r2, #4
 8001e6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	69db      	ldr	r3, [r3, #28]
 8001e72:	f003 0303 	and.w	r3, r3, #3
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d003      	beq.n	8001e82 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e7a:	6878      	ldr	r0, [r7, #4]
 8001e7c:	f000 f89a 	bl	8001fb4 <HAL_TIM_IC_CaptureCallback>
 8001e80:	e005      	b.n	8001e8e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e82:	6878      	ldr	r0, [r7, #4]
 8001e84:	f000 f88c 	bl	8001fa0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e88:	6878      	ldr	r0, [r7, #4]
 8001e8a:	f000 f89d 	bl	8001fc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	2200      	movs	r2, #0
 8001e92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	691b      	ldr	r3, [r3, #16]
 8001e9a:	f003 0310 	and.w	r3, r3, #16
 8001e9e:	2b10      	cmp	r3, #16
 8001ea0:	d122      	bne.n	8001ee8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	68db      	ldr	r3, [r3, #12]
 8001ea8:	f003 0310 	and.w	r3, r3, #16
 8001eac:	2b10      	cmp	r3, #16
 8001eae:	d11b      	bne.n	8001ee8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f06f 0210 	mvn.w	r2, #16
 8001eb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2208      	movs	r2, #8
 8001ebe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	69db      	ldr	r3, [r3, #28]
 8001ec6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d003      	beq.n	8001ed6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001ece:	6878      	ldr	r0, [r7, #4]
 8001ed0:	f000 f870 	bl	8001fb4 <HAL_TIM_IC_CaptureCallback>
 8001ed4:	e005      	b.n	8001ee2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ed6:	6878      	ldr	r0, [r7, #4]
 8001ed8:	f000 f862 	bl	8001fa0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001edc:	6878      	ldr	r0, [r7, #4]
 8001ede:	f000 f873 	bl	8001fc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	691b      	ldr	r3, [r3, #16]
 8001eee:	f003 0301 	and.w	r3, r3, #1
 8001ef2:	2b01      	cmp	r3, #1
 8001ef4:	d10e      	bne.n	8001f14 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	68db      	ldr	r3, [r3, #12]
 8001efc:	f003 0301 	and.w	r3, r3, #1
 8001f00:	2b01      	cmp	r3, #1
 8001f02:	d107      	bne.n	8001f14 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f06f 0201 	mvn.w	r2, #1
 8001f0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001f0e:	6878      	ldr	r0, [r7, #4]
 8001f10:	f7fe fdae 	bl	8000a70 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	691b      	ldr	r3, [r3, #16]
 8001f1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f1e:	2b80      	cmp	r3, #128	; 0x80
 8001f20:	d10e      	bne.n	8001f40 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	68db      	ldr	r3, [r3, #12]
 8001f28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f2c:	2b80      	cmp	r3, #128	; 0x80
 8001f2e:	d107      	bne.n	8001f40 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001f38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001f3a:	6878      	ldr	r0, [r7, #4]
 8001f3c:	f000 f902 	bl	8002144 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	691b      	ldr	r3, [r3, #16]
 8001f46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f4a:	2b40      	cmp	r3, #64	; 0x40
 8001f4c:	d10e      	bne.n	8001f6c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	68db      	ldr	r3, [r3, #12]
 8001f54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f58:	2b40      	cmp	r3, #64	; 0x40
 8001f5a:	d107      	bne.n	8001f6c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001f64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001f66:	6878      	ldr	r0, [r7, #4]
 8001f68:	f000 f838 	bl	8001fdc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	691b      	ldr	r3, [r3, #16]
 8001f72:	f003 0320 	and.w	r3, r3, #32
 8001f76:	2b20      	cmp	r3, #32
 8001f78:	d10e      	bne.n	8001f98 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	68db      	ldr	r3, [r3, #12]
 8001f80:	f003 0320 	and.w	r3, r3, #32
 8001f84:	2b20      	cmp	r3, #32
 8001f86:	d107      	bne.n	8001f98 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f06f 0220 	mvn.w	r2, #32
 8001f90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001f92:	6878      	ldr	r0, [r7, #4]
 8001f94:	f000 f8cc 	bl	8002130 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001f98:	bf00      	nop
 8001f9a:	3708      	adds	r7, #8
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bd80      	pop	{r7, pc}

08001fa0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b083      	sub	sp, #12
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001fa8:	bf00      	nop
 8001faa:	370c      	adds	r7, #12
 8001fac:	46bd      	mov	sp, r7
 8001fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb2:	4770      	bx	lr

08001fb4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b083      	sub	sp, #12
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001fbc:	bf00      	nop
 8001fbe:	370c      	adds	r7, #12
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc6:	4770      	bx	lr

08001fc8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b083      	sub	sp, #12
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001fd0:	bf00      	nop
 8001fd2:	370c      	adds	r7, #12
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fda:	4770      	bx	lr

08001fdc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b083      	sub	sp, #12
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001fe4:	bf00      	nop
 8001fe6:	370c      	adds	r7, #12
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fee:	4770      	bx	lr

08001ff0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b085      	sub	sp, #20
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
 8001ff8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	4a40      	ldr	r2, [pc, #256]	; (8002104 <TIM_Base_SetConfig+0x114>)
 8002004:	4293      	cmp	r3, r2
 8002006:	d013      	beq.n	8002030 <TIM_Base_SetConfig+0x40>
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800200e:	d00f      	beq.n	8002030 <TIM_Base_SetConfig+0x40>
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	4a3d      	ldr	r2, [pc, #244]	; (8002108 <TIM_Base_SetConfig+0x118>)
 8002014:	4293      	cmp	r3, r2
 8002016:	d00b      	beq.n	8002030 <TIM_Base_SetConfig+0x40>
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	4a3c      	ldr	r2, [pc, #240]	; (800210c <TIM_Base_SetConfig+0x11c>)
 800201c:	4293      	cmp	r3, r2
 800201e:	d007      	beq.n	8002030 <TIM_Base_SetConfig+0x40>
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	4a3b      	ldr	r2, [pc, #236]	; (8002110 <TIM_Base_SetConfig+0x120>)
 8002024:	4293      	cmp	r3, r2
 8002026:	d003      	beq.n	8002030 <TIM_Base_SetConfig+0x40>
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	4a3a      	ldr	r2, [pc, #232]	; (8002114 <TIM_Base_SetConfig+0x124>)
 800202c:	4293      	cmp	r3, r2
 800202e:	d108      	bne.n	8002042 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002036:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	68fa      	ldr	r2, [r7, #12]
 800203e:	4313      	orrs	r3, r2
 8002040:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	4a2f      	ldr	r2, [pc, #188]	; (8002104 <TIM_Base_SetConfig+0x114>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d02b      	beq.n	80020a2 <TIM_Base_SetConfig+0xb2>
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002050:	d027      	beq.n	80020a2 <TIM_Base_SetConfig+0xb2>
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	4a2c      	ldr	r2, [pc, #176]	; (8002108 <TIM_Base_SetConfig+0x118>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d023      	beq.n	80020a2 <TIM_Base_SetConfig+0xb2>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	4a2b      	ldr	r2, [pc, #172]	; (800210c <TIM_Base_SetConfig+0x11c>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d01f      	beq.n	80020a2 <TIM_Base_SetConfig+0xb2>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	4a2a      	ldr	r2, [pc, #168]	; (8002110 <TIM_Base_SetConfig+0x120>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d01b      	beq.n	80020a2 <TIM_Base_SetConfig+0xb2>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	4a29      	ldr	r2, [pc, #164]	; (8002114 <TIM_Base_SetConfig+0x124>)
 800206e:	4293      	cmp	r3, r2
 8002070:	d017      	beq.n	80020a2 <TIM_Base_SetConfig+0xb2>
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	4a28      	ldr	r2, [pc, #160]	; (8002118 <TIM_Base_SetConfig+0x128>)
 8002076:	4293      	cmp	r3, r2
 8002078:	d013      	beq.n	80020a2 <TIM_Base_SetConfig+0xb2>
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	4a27      	ldr	r2, [pc, #156]	; (800211c <TIM_Base_SetConfig+0x12c>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d00f      	beq.n	80020a2 <TIM_Base_SetConfig+0xb2>
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	4a26      	ldr	r2, [pc, #152]	; (8002120 <TIM_Base_SetConfig+0x130>)
 8002086:	4293      	cmp	r3, r2
 8002088:	d00b      	beq.n	80020a2 <TIM_Base_SetConfig+0xb2>
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	4a25      	ldr	r2, [pc, #148]	; (8002124 <TIM_Base_SetConfig+0x134>)
 800208e:	4293      	cmp	r3, r2
 8002090:	d007      	beq.n	80020a2 <TIM_Base_SetConfig+0xb2>
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	4a24      	ldr	r2, [pc, #144]	; (8002128 <TIM_Base_SetConfig+0x138>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d003      	beq.n	80020a2 <TIM_Base_SetConfig+0xb2>
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	4a23      	ldr	r2, [pc, #140]	; (800212c <TIM_Base_SetConfig+0x13c>)
 800209e:	4293      	cmp	r3, r2
 80020a0:	d108      	bne.n	80020b4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80020a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80020aa:	683b      	ldr	r3, [r7, #0]
 80020ac:	68db      	ldr	r3, [r3, #12]
 80020ae:	68fa      	ldr	r2, [r7, #12]
 80020b0:	4313      	orrs	r3, r2
 80020b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	695b      	ldr	r3, [r3, #20]
 80020be:	4313      	orrs	r3, r2
 80020c0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	68fa      	ldr	r2, [r7, #12]
 80020c6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	689a      	ldr	r2, [r3, #8]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	681a      	ldr	r2, [r3, #0]
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	4a0a      	ldr	r2, [pc, #40]	; (8002104 <TIM_Base_SetConfig+0x114>)
 80020dc:	4293      	cmp	r3, r2
 80020de:	d003      	beq.n	80020e8 <TIM_Base_SetConfig+0xf8>
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	4a0c      	ldr	r2, [pc, #48]	; (8002114 <TIM_Base_SetConfig+0x124>)
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d103      	bne.n	80020f0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	691a      	ldr	r2, [r3, #16]
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2201      	movs	r2, #1
 80020f4:	615a      	str	r2, [r3, #20]
}
 80020f6:	bf00      	nop
 80020f8:	3714      	adds	r7, #20
 80020fa:	46bd      	mov	sp, r7
 80020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002100:	4770      	bx	lr
 8002102:	bf00      	nop
 8002104:	40010000 	.word	0x40010000
 8002108:	40000400 	.word	0x40000400
 800210c:	40000800 	.word	0x40000800
 8002110:	40000c00 	.word	0x40000c00
 8002114:	40010400 	.word	0x40010400
 8002118:	40014000 	.word	0x40014000
 800211c:	40014400 	.word	0x40014400
 8002120:	40014800 	.word	0x40014800
 8002124:	40001800 	.word	0x40001800
 8002128:	40001c00 	.word	0x40001c00
 800212c:	40002000 	.word	0x40002000

08002130 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002130:	b480      	push	{r7}
 8002132:	b083      	sub	sp, #12
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002138:	bf00      	nop
 800213a:	370c      	adds	r7, #12
 800213c:	46bd      	mov	sp, r7
 800213e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002142:	4770      	bx	lr

08002144 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002144:	b480      	push	{r7}
 8002146:	b083      	sub	sp, #12
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800214c:	bf00      	nop
 800214e:	370c      	adds	r7, #12
 8002150:	46bd      	mov	sp, r7
 8002152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002156:	4770      	bx	lr

08002158 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002158:	b480      	push	{r7}
 800215a:	b083      	sub	sp, #12
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	f103 0208 	add.w	r2, r3, #8
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002170:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	f103 0208 	add.w	r2, r3, #8
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	f103 0208 	add.w	r2, r3, #8
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2200      	movs	r2, #0
 800218a:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800218c:	bf00      	nop
 800218e:	370c      	adds	r7, #12
 8002190:	46bd      	mov	sp, r7
 8002192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002196:	4770      	bx	lr

08002198 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002198:	b480      	push	{r7}
 800219a:	b083      	sub	sp, #12
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2200      	movs	r2, #0
 80021a4:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80021a6:	bf00      	nop
 80021a8:	370c      	adds	r7, #12
 80021aa:	46bd      	mov	sp, r7
 80021ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b0:	4770      	bx	lr

080021b2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 80021b2:	b480      	push	{r7}
 80021b4:	b085      	sub	sp, #20
 80021b6:	af00      	add	r7, sp, #0
 80021b8:	6078      	str	r0, [r7, #4]
 80021ba:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	68fa      	ldr	r2, [r7, #12]
 80021c6:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	689a      	ldr	r2, [r3, #8]
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	689b      	ldr	r3, [r3, #8]
 80021d4:	683a      	ldr	r2, [r7, #0]
 80021d6:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	683a      	ldr	r2, [r7, #0]
 80021dc:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	687a      	ldr	r2, [r7, #4]
 80021e2:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	1c5a      	adds	r2, r3, #1
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	601a      	str	r2, [r3, #0]
}
 80021ee:	bf00      	nop
 80021f0:	3714      	adds	r7, #20
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr

080021fa <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80021fa:	b480      	push	{r7}
 80021fc:	b085      	sub	sp, #20
 80021fe:	af00      	add	r7, sp, #0
 8002200:	6078      	str	r0, [r7, #4]
 8002202:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800220a:	68bb      	ldr	r3, [r7, #8]
 800220c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002210:	d103      	bne.n	800221a <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	691b      	ldr	r3, [r3, #16]
 8002216:	60fb      	str	r3, [r7, #12]
 8002218:	e00c      	b.n	8002234 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	3308      	adds	r3, #8
 800221e:	60fb      	str	r3, [r7, #12]
 8002220:	e002      	b.n	8002228 <vListInsert+0x2e>
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	60fb      	str	r3, [r7, #12]
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	68ba      	ldr	r2, [r7, #8]
 8002230:	429a      	cmp	r2, r3
 8002232:	d2f6      	bcs.n	8002222 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	685a      	ldr	r2, [r3, #4]
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	683a      	ldr	r2, [r7, #0]
 8002242:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	68fa      	ldr	r2, [r7, #12]
 8002248:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	683a      	ldr	r2, [r7, #0]
 800224e:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	687a      	ldr	r2, [r7, #4]
 8002254:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	1c5a      	adds	r2, r3, #1
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	601a      	str	r2, [r3, #0]
}
 8002260:	bf00      	nop
 8002262:	3714      	adds	r7, #20
 8002264:	46bd      	mov	sp, r7
 8002266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226a:	4770      	bx	lr

0800226c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800226c:	b480      	push	{r7}
 800226e:	b085      	sub	sp, #20
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	691b      	ldr	r3, [r3, #16]
 8002278:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	687a      	ldr	r2, [r7, #4]
 8002280:	6892      	ldr	r2, [r2, #8]
 8002282:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	689b      	ldr	r3, [r3, #8]
 8002288:	687a      	ldr	r2, [r7, #4]
 800228a:	6852      	ldr	r2, [r2, #4]
 800228c:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	687a      	ldr	r2, [r7, #4]
 8002294:	429a      	cmp	r2, r3
 8002296:	d103      	bne.n	80022a0 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	689a      	ldr	r2, [r3, #8]
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2200      	movs	r2, #0
 80022a4:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	1e5a      	subs	r2, r3, #1
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	681b      	ldr	r3, [r3, #0]
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	3714      	adds	r7, #20
 80022b8:	46bd      	mov	sp, r7
 80022ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022be:	4770      	bx	lr

080022c0 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b084      	sub	sp, #16
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
 80022c8:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d10a      	bne.n	80022ea <xQueueGenericReset+0x2a>
        __asm volatile
 80022d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022d8:	f383 8811 	msr	BASEPRI, r3
 80022dc:	f3bf 8f6f 	isb	sy
 80022e0:	f3bf 8f4f 	dsb	sy
 80022e4:	60bb      	str	r3, [r7, #8]
    }
 80022e6:	bf00      	nop
 80022e8:	e7fe      	b.n	80022e8 <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 80022ea:	f002 f843 	bl	8004374 <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681a      	ldr	r2, [r3, #0]
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022f6:	68f9      	ldr	r1, [r7, #12]
 80022f8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80022fa:	fb01 f303 	mul.w	r3, r1, r3
 80022fe:	441a      	add	r2, r3
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	2200      	movs	r2, #0
 8002308:	639a      	str	r2, [r3, #56]	; 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	681a      	ldr	r2, [r3, #0]
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	681a      	ldr	r2, [r3, #0]
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800231a:	3b01      	subs	r3, #1
 800231c:	68f9      	ldr	r1, [r7, #12]
 800231e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002320:	fb01 f303 	mul.w	r3, r1, r3
 8002324:	441a      	add	r2, r3
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	22ff      	movs	r2, #255	; 0xff
 800232e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	22ff      	movs	r2, #255	; 0xff
 8002336:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        if( xNewQueue == pdFALSE )
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d109      	bne.n	8002354 <xQueueGenericReset+0x94>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	691b      	ldr	r3, [r3, #16]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d00f      	beq.n	8002368 <xQueueGenericReset+0xa8>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	3310      	adds	r3, #16
 800234c:	4618      	mov	r0, r3
 800234e:	f001 f8a1 	bl	8003494 <xTaskRemoveFromEventList>
 8002352:	e009      	b.n	8002368 <xQueueGenericReset+0xa8>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	3310      	adds	r3, #16
 8002358:	4618      	mov	r0, r3
 800235a:	f7ff fefd 	bl	8002158 <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	3324      	adds	r3, #36	; 0x24
 8002362:	4618      	mov	r0, r3
 8002364:	f7ff fef8 	bl	8002158 <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 8002368:	f002 f834 	bl	80043d4 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 800236c:	2301      	movs	r3, #1
}
 800236e:	4618      	mov	r0, r3
 8002370:	3710      	adds	r7, #16
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}

08002376 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8002376:	b580      	push	{r7, lr}
 8002378:	b08c      	sub	sp, #48	; 0x30
 800237a:	af02      	add	r7, sp, #8
 800237c:	60f8      	str	r0, [r7, #12]
 800237e:	60b9      	str	r1, [r7, #8]
 8002380:	4613      	mov	r3, r2
 8002382:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d10a      	bne.n	80023a0 <xQueueGenericCreate+0x2a>
        __asm volatile
 800238a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800238e:	f383 8811 	msr	BASEPRI, r3
 8002392:	f3bf 8f6f 	isb	sy
 8002396:	f3bf 8f4f 	dsb	sy
 800239a:	61bb      	str	r3, [r7, #24]
    }
 800239c:	bf00      	nop
 800239e:	e7fe      	b.n	800239e <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	68ba      	ldr	r2, [r7, #8]
 80023a4:	fb02 f303 	mul.w	r3, r2, r3
 80023a8:	627b      	str	r3, [r7, #36]	; 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 80023aa:	68bb      	ldr	r3, [r7, #8]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d006      	beq.n	80023be <xQueueGenericCreate+0x48>
 80023b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80023b2:	68bb      	ldr	r3, [r7, #8]
 80023b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80023b8:	68fa      	ldr	r2, [r7, #12]
 80023ba:	429a      	cmp	r2, r3
 80023bc:	d101      	bne.n	80023c2 <xQueueGenericCreate+0x4c>
 80023be:	2301      	movs	r3, #1
 80023c0:	e000      	b.n	80023c4 <xQueueGenericCreate+0x4e>
 80023c2:	2300      	movs	r3, #0
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d10a      	bne.n	80023de <xQueueGenericCreate+0x68>
        __asm volatile
 80023c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023cc:	f383 8811 	msr	BASEPRI, r3
 80023d0:	f3bf 8f6f 	isb	sy
 80023d4:	f3bf 8f4f 	dsb	sy
 80023d8:	617b      	str	r3, [r7, #20]
    }
 80023da:	bf00      	nop
 80023dc:	e7fe      	b.n	80023dc <xQueueGenericCreate+0x66>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 80023de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023e0:	f113 0f51 	cmn.w	r3, #81	; 0x51
 80023e4:	d90a      	bls.n	80023fc <xQueueGenericCreate+0x86>
        __asm volatile
 80023e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023ea:	f383 8811 	msr	BASEPRI, r3
 80023ee:	f3bf 8f6f 	isb	sy
 80023f2:	f3bf 8f4f 	dsb	sy
 80023f6:	613b      	str	r3, [r7, #16]
    }
 80023f8:	bf00      	nop
 80023fa:	e7fe      	b.n	80023fa <xQueueGenericCreate+0x84>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80023fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023fe:	3350      	adds	r3, #80	; 0x50
 8002400:	4618      	mov	r0, r3
 8002402:	f002 f8e3 	bl	80045cc <pvPortMalloc>
 8002406:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 8002408:	6a3b      	ldr	r3, [r7, #32]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d00d      	beq.n	800242a <xQueueGenericCreate+0xb4>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800240e:	6a3b      	ldr	r3, [r7, #32]
 8002410:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002412:	69fb      	ldr	r3, [r7, #28]
 8002414:	3350      	adds	r3, #80	; 0x50
 8002416:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002418:	79fa      	ldrb	r2, [r7, #7]
 800241a:	6a3b      	ldr	r3, [r7, #32]
 800241c:	9300      	str	r3, [sp, #0]
 800241e:	4613      	mov	r3, r2
 8002420:	69fa      	ldr	r2, [r7, #28]
 8002422:	68b9      	ldr	r1, [r7, #8]
 8002424:	68f8      	ldr	r0, [r7, #12]
 8002426:	f000 f805 	bl	8002434 <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 800242a:	6a3b      	ldr	r3, [r7, #32]
    }
 800242c:	4618      	mov	r0, r3
 800242e:	3728      	adds	r7, #40	; 0x28
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}

08002434 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b084      	sub	sp, #16
 8002438:	af00      	add	r7, sp, #0
 800243a:	60f8      	str	r0, [r7, #12]
 800243c:	60b9      	str	r1, [r7, #8]
 800243e:	607a      	str	r2, [r7, #4]
 8002440:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8002442:	68bb      	ldr	r3, [r7, #8]
 8002444:	2b00      	cmp	r3, #0
 8002446:	d103      	bne.n	8002450 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002448:	69bb      	ldr	r3, [r7, #24]
 800244a:	69ba      	ldr	r2, [r7, #24]
 800244c:	601a      	str	r2, [r3, #0]
 800244e:	e002      	b.n	8002456 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002450:	69bb      	ldr	r3, [r7, #24]
 8002452:	687a      	ldr	r2, [r7, #4]
 8002454:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8002456:	69bb      	ldr	r3, [r7, #24]
 8002458:	68fa      	ldr	r2, [r7, #12]
 800245a:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 800245c:	69bb      	ldr	r3, [r7, #24]
 800245e:	68ba      	ldr	r2, [r7, #8]
 8002460:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002462:	2101      	movs	r1, #1
 8002464:	69b8      	ldr	r0, [r7, #24]
 8002466:	f7ff ff2b 	bl	80022c0 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 800246a:	69bb      	ldr	r3, [r7, #24]
 800246c:	78fa      	ldrb	r2, [r7, #3]
 800246e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        {
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
 8002472:	78fb      	ldrb	r3, [r7, #3]
 8002474:	68ba      	ldr	r2, [r7, #8]
 8002476:	68f9      	ldr	r1, [r7, #12]
 8002478:	2073      	movs	r0, #115	; 0x73
 800247a:	f002 fee7 	bl	800524c <SEGGER_SYSVIEW_RecordU32x3>
}
 800247e:	bf00      	nop
 8002480:	3710      	adds	r7, #16
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
	...

08002488 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b090      	sub	sp, #64	; 0x40
 800248c:	af02      	add	r7, sp, #8
 800248e:	60f8      	str	r0, [r7, #12]
 8002490:	60b9      	str	r1, [r7, #8]
 8002492:	607a      	str	r2, [r7, #4]
 8002494:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002496:	2300      	movs	r3, #0
 8002498:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 800249e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d10a      	bne.n	80024ba <xQueueGenericSend+0x32>
        __asm volatile
 80024a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024a8:	f383 8811 	msr	BASEPRI, r3
 80024ac:	f3bf 8f6f 	isb	sy
 80024b0:	f3bf 8f4f 	dsb	sy
 80024b4:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 80024b6:	bf00      	nop
 80024b8:	e7fe      	b.n	80024b8 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80024ba:	68bb      	ldr	r3, [r7, #8]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d103      	bne.n	80024c8 <xQueueGenericSend+0x40>
 80024c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d101      	bne.n	80024cc <xQueueGenericSend+0x44>
 80024c8:	2301      	movs	r3, #1
 80024ca:	e000      	b.n	80024ce <xQueueGenericSend+0x46>
 80024cc:	2300      	movs	r3, #0
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d10a      	bne.n	80024e8 <xQueueGenericSend+0x60>
        __asm volatile
 80024d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024d6:	f383 8811 	msr	BASEPRI, r3
 80024da:	f3bf 8f6f 	isb	sy
 80024de:	f3bf 8f4f 	dsb	sy
 80024e2:	627b      	str	r3, [r7, #36]	; 0x24
    }
 80024e4:	bf00      	nop
 80024e6:	e7fe      	b.n	80024e6 <xQueueGenericSend+0x5e>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	2b02      	cmp	r3, #2
 80024ec:	d103      	bne.n	80024f6 <xQueueGenericSend+0x6e>
 80024ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024f2:	2b01      	cmp	r3, #1
 80024f4:	d101      	bne.n	80024fa <xQueueGenericSend+0x72>
 80024f6:	2301      	movs	r3, #1
 80024f8:	e000      	b.n	80024fc <xQueueGenericSend+0x74>
 80024fa:	2300      	movs	r3, #0
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d10a      	bne.n	8002516 <xQueueGenericSend+0x8e>
        __asm volatile
 8002500:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002504:	f383 8811 	msr	BASEPRI, r3
 8002508:	f3bf 8f6f 	isb	sy
 800250c:	f3bf 8f4f 	dsb	sy
 8002510:	623b      	str	r3, [r7, #32]
    }
 8002512:	bf00      	nop
 8002514:	e7fe      	b.n	8002514 <xQueueGenericSend+0x8c>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002516:	f001 f957 	bl	80037c8 <xTaskGetSchedulerState>
 800251a:	4603      	mov	r3, r0
 800251c:	2b00      	cmp	r3, #0
 800251e:	d102      	bne.n	8002526 <xQueueGenericSend+0x9e>
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d101      	bne.n	800252a <xQueueGenericSend+0xa2>
 8002526:	2301      	movs	r3, #1
 8002528:	e000      	b.n	800252c <xQueueGenericSend+0xa4>
 800252a:	2300      	movs	r3, #0
 800252c:	2b00      	cmp	r3, #0
 800252e:	d10a      	bne.n	8002546 <xQueueGenericSend+0xbe>
        __asm volatile
 8002530:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002534:	f383 8811 	msr	BASEPRI, r3
 8002538:	f3bf 8f6f 	isb	sy
 800253c:	f3bf 8f4f 	dsb	sy
 8002540:	61fb      	str	r3, [r7, #28]
    }
 8002542:	bf00      	nop
 8002544:	e7fe      	b.n	8002544 <xQueueGenericSend+0xbc>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8002546:	f001 ff15 	bl	8004374 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800254a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800254c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800254e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002550:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002552:	429a      	cmp	r2, r3
 8002554:	d302      	bcc.n	800255c <xQueueGenericSend+0xd4>
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	2b02      	cmp	r3, #2
 800255a:	d11f      	bne.n	800259c <xQueueGenericSend+0x114>
            {
                traceQUEUE_SEND( pxQueue );
 800255c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800255e:	4618      	mov	r0, r3
 8002560:	f003 fbdc 	bl	8005d1c <SEGGER_SYSVIEW_ShrinkId>
 8002564:	68ba      	ldr	r2, [r7, #8]
 8002566:	6879      	ldr	r1, [r7, #4]
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	9300      	str	r3, [sp, #0]
 800256c:	460b      	mov	r3, r1
 800256e:	4601      	mov	r1, r0
 8002570:	205a      	movs	r0, #90	; 0x5a
 8002572:	f002 fee1 	bl	8005338 <SEGGER_SYSVIEW_RecordU32x4>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002576:	683a      	ldr	r2, [r7, #0]
 8002578:	68b9      	ldr	r1, [r7, #8]
 800257a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800257c:	f000 fa56 	bl	8002a2c <prvCopyDataToQueue>
 8002580:	62f8      	str	r0, [r7, #44]	; 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002582:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002584:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002586:	2b00      	cmp	r3, #0
 8002588:	d004      	beq.n	8002594 <xQueueGenericSend+0x10c>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800258a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800258c:	3324      	adds	r3, #36	; 0x24
 800258e:	4618      	mov	r0, r3
 8002590:	f000 ff80 	bl	8003494 <xTaskRemoveFromEventList>
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8002594:	f001 ff1e 	bl	80043d4 <vPortExitCritical>
                return pdPASS;
 8002598:	2301      	movs	r3, #1
 800259a:	e07d      	b.n	8002698 <xQueueGenericSend+0x210>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d110      	bne.n	80025c4 <xQueueGenericSend+0x13c>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80025a2:	f001 ff17 	bl	80043d4 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
 80025a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025a8:	4618      	mov	r0, r3
 80025aa:	f003 fbb7 	bl	8005d1c <SEGGER_SYSVIEW_ShrinkId>
 80025ae:	68ba      	ldr	r2, [r7, #8]
 80025b0:	6879      	ldr	r1, [r7, #4]
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	9300      	str	r3, [sp, #0]
 80025b6:	460b      	mov	r3, r1
 80025b8:	4601      	mov	r1, r0
 80025ba:	205a      	movs	r0, #90	; 0x5a
 80025bc:	f002 febc 	bl	8005338 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_FULL;
 80025c0:	2300      	movs	r3, #0
 80025c2:	e069      	b.n	8002698 <xQueueGenericSend+0x210>
                }
                else if( xEntryTimeSet == pdFALSE )
 80025c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d106      	bne.n	80025d8 <xQueueGenericSend+0x150>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80025ca:	f107 0314 	add.w	r3, r7, #20
 80025ce:	4618      	mov	r0, r3
 80025d0:	f000 ffc6 	bl	8003560 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80025d4:	2301      	movs	r3, #1
 80025d6:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80025d8:	f001 fefc 	bl	80043d4 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80025dc:	f000 fd54 	bl	8003088 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80025e0:	f001 fec8 	bl	8004374 <vPortEnterCritical>
 80025e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025e6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80025ea:	b25b      	sxtb	r3, r3
 80025ec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80025f0:	d103      	bne.n	80025fa <xQueueGenericSend+0x172>
 80025f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025f4:	2200      	movs	r2, #0
 80025f6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80025fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025fc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002600:	b25b      	sxtb	r3, r3
 8002602:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002606:	d103      	bne.n	8002610 <xQueueGenericSend+0x188>
 8002608:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800260a:	2200      	movs	r2, #0
 800260c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002610:	f001 fee0 	bl	80043d4 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002614:	1d3a      	adds	r2, r7, #4
 8002616:	f107 0314 	add.w	r3, r7, #20
 800261a:	4611      	mov	r1, r2
 800261c:	4618      	mov	r0, r3
 800261e:	f000 ffb5 	bl	800358c <xTaskCheckForTimeOut>
 8002622:	4603      	mov	r3, r0
 8002624:	2b00      	cmp	r3, #0
 8002626:	d124      	bne.n	8002672 <xQueueGenericSend+0x1ea>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002628:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800262a:	f000 faf7 	bl	8002c1c <prvIsQueueFull>
 800262e:	4603      	mov	r3, r0
 8002630:	2b00      	cmp	r3, #0
 8002632:	d018      	beq.n	8002666 <xQueueGenericSend+0x1de>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002634:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002636:	3310      	adds	r3, #16
 8002638:	687a      	ldr	r2, [r7, #4]
 800263a:	4611      	mov	r1, r2
 800263c:	4618      	mov	r0, r3
 800263e:	f000 fed7 	bl	80033f0 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8002642:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002644:	f000 fa82 	bl	8002b4c <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8002648:	f000 fd2c 	bl	80030a4 <xTaskResumeAll>
 800264c:	4603      	mov	r3, r0
 800264e:	2b00      	cmp	r3, #0
 8002650:	f47f af79 	bne.w	8002546 <xQueueGenericSend+0xbe>
                {
                    portYIELD_WITHIN_API();
 8002654:	4b12      	ldr	r3, [pc, #72]	; (80026a0 <xQueueGenericSend+0x218>)
 8002656:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800265a:	601a      	str	r2, [r3, #0]
 800265c:	f3bf 8f4f 	dsb	sy
 8002660:	f3bf 8f6f 	isb	sy
 8002664:	e76f      	b.n	8002546 <xQueueGenericSend+0xbe>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8002666:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002668:	f000 fa70 	bl	8002b4c <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800266c:	f000 fd1a 	bl	80030a4 <xTaskResumeAll>
 8002670:	e769      	b.n	8002546 <xQueueGenericSend+0xbe>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8002672:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002674:	f000 fa6a 	bl	8002b4c <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8002678:	f000 fd14 	bl	80030a4 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
 800267c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800267e:	4618      	mov	r0, r3
 8002680:	f003 fb4c 	bl	8005d1c <SEGGER_SYSVIEW_ShrinkId>
 8002684:	68ba      	ldr	r2, [r7, #8]
 8002686:	6879      	ldr	r1, [r7, #4]
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	9300      	str	r3, [sp, #0]
 800268c:	460b      	mov	r3, r1
 800268e:	4601      	mov	r1, r0
 8002690:	205a      	movs	r0, #90	; 0x5a
 8002692:	f002 fe51 	bl	8005338 <SEGGER_SYSVIEW_RecordU32x4>
            return errQUEUE_FULL;
 8002696:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8002698:	4618      	mov	r0, r3
 800269a:	3738      	adds	r7, #56	; 0x38
 800269c:	46bd      	mov	sp, r7
 800269e:	bd80      	pop	{r7, pc}
 80026a0:	e000ed04 	.word	0xe000ed04

080026a4 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b090      	sub	sp, #64	; 0x40
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	60f8      	str	r0, [r7, #12]
 80026ac:	60b9      	str	r1, [r7, #8]
 80026ae:	607a      	str	r2, [r7, #4]
 80026b0:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	63bb      	str	r3, [r7, #56]	; 0x38

    configASSERT( pxQueue );
 80026b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d10a      	bne.n	80026d2 <xQueueGenericSendFromISR+0x2e>
        __asm volatile
 80026bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026c0:	f383 8811 	msr	BASEPRI, r3
 80026c4:	f3bf 8f6f 	isb	sy
 80026c8:	f3bf 8f4f 	dsb	sy
 80026cc:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 80026ce:	bf00      	nop
 80026d0:	e7fe      	b.n	80026d0 <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80026d2:	68bb      	ldr	r3, [r7, #8]
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d103      	bne.n	80026e0 <xQueueGenericSendFromISR+0x3c>
 80026d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d101      	bne.n	80026e4 <xQueueGenericSendFromISR+0x40>
 80026e0:	2301      	movs	r3, #1
 80026e2:	e000      	b.n	80026e6 <xQueueGenericSendFromISR+0x42>
 80026e4:	2300      	movs	r3, #0
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d10a      	bne.n	8002700 <xQueueGenericSendFromISR+0x5c>
        __asm volatile
 80026ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026ee:	f383 8811 	msr	BASEPRI, r3
 80026f2:	f3bf 8f6f 	isb	sy
 80026f6:	f3bf 8f4f 	dsb	sy
 80026fa:	627b      	str	r3, [r7, #36]	; 0x24
    }
 80026fc:	bf00      	nop
 80026fe:	e7fe      	b.n	80026fe <xQueueGenericSendFromISR+0x5a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	2b02      	cmp	r3, #2
 8002704:	d103      	bne.n	800270e <xQueueGenericSendFromISR+0x6a>
 8002706:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002708:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800270a:	2b01      	cmp	r3, #1
 800270c:	d101      	bne.n	8002712 <xQueueGenericSendFromISR+0x6e>
 800270e:	2301      	movs	r3, #1
 8002710:	e000      	b.n	8002714 <xQueueGenericSendFromISR+0x70>
 8002712:	2300      	movs	r3, #0
 8002714:	2b00      	cmp	r3, #0
 8002716:	d10a      	bne.n	800272e <xQueueGenericSendFromISR+0x8a>
        __asm volatile
 8002718:	f04f 0350 	mov.w	r3, #80	; 0x50
 800271c:	f383 8811 	msr	BASEPRI, r3
 8002720:	f3bf 8f6f 	isb	sy
 8002724:	f3bf 8f4f 	dsb	sy
 8002728:	623b      	str	r3, [r7, #32]
    }
 800272a:	bf00      	nop
 800272c:	e7fe      	b.n	800272c <xQueueGenericSendFromISR+0x88>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800272e:	f001 ff0d 	bl	800454c <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 8002732:	f3ef 8211 	mrs	r2, BASEPRI
 8002736:	f04f 0350 	mov.w	r3, #80	; 0x50
 800273a:	f383 8811 	msr	BASEPRI, r3
 800273e:	f3bf 8f6f 	isb	sy
 8002742:	f3bf 8f4f 	dsb	sy
 8002746:	61fa      	str	r2, [r7, #28]
 8002748:	61bb      	str	r3, [r7, #24]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 800274a:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800274c:	637b      	str	r3, [r7, #52]	; 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800274e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002750:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002752:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002754:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002756:	429a      	cmp	r2, r3
 8002758:	d302      	bcc.n	8002760 <xQueueGenericSendFromISR+0xbc>
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	2b02      	cmp	r3, #2
 800275e:	d148      	bne.n	80027f2 <xQueueGenericSendFromISR+0x14e>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8002760:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002762:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002766:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800276a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800276c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800276e:	62fb      	str	r3, [r7, #44]	; 0x2c

            traceQUEUE_SEND_FROM_ISR( pxQueue );
 8002770:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002772:	4618      	mov	r0, r3
 8002774:	f003 fad2 	bl	8005d1c <SEGGER_SYSVIEW_ShrinkId>
 8002778:	4601      	mov	r1, r0
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	461a      	mov	r2, r3
 800277e:	2060      	movs	r0, #96	; 0x60
 8002780:	f002 fd0a 	bl	8005198 <SEGGER_SYSVIEW_RecordU32x2>
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002784:	683a      	ldr	r2, [r7, #0]
 8002786:	68b9      	ldr	r1, [r7, #8]
 8002788:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800278a:	f000 f94f 	bl	8002a2c <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 800278e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8002792:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002796:	d112      	bne.n	80027be <xQueueGenericSendFromISR+0x11a>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002798:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800279a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800279c:	2b00      	cmp	r3, #0
 800279e:	d025      	beq.n	80027ec <xQueueGenericSendFromISR+0x148>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80027a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027a2:	3324      	adds	r3, #36	; 0x24
 80027a4:	4618      	mov	r0, r3
 80027a6:	f000 fe75 	bl	8003494 <xTaskRemoveFromEventList>
 80027aa:	4603      	mov	r3, r0
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d01d      	beq.n	80027ec <xQueueGenericSendFromISR+0x148>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d01a      	beq.n	80027ec <xQueueGenericSendFromISR+0x148>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2201      	movs	r2, #1
 80027ba:	601a      	str	r2, [r3, #0]
 80027bc:	e016      	b.n	80027ec <xQueueGenericSendFromISR+0x148>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 80027be:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80027c2:	2b7f      	cmp	r3, #127	; 0x7f
 80027c4:	d10a      	bne.n	80027dc <xQueueGenericSendFromISR+0x138>
        __asm volatile
 80027c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027ca:	f383 8811 	msr	BASEPRI, r3
 80027ce:	f3bf 8f6f 	isb	sy
 80027d2:	f3bf 8f4f 	dsb	sy
 80027d6:	617b      	str	r3, [r7, #20]
    }
 80027d8:	bf00      	nop
 80027da:	e7fe      	b.n	80027da <xQueueGenericSendFromISR+0x136>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80027dc:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80027e0:	3301      	adds	r3, #1
 80027e2:	b2db      	uxtb	r3, r3
 80027e4:	b25a      	sxtb	r2, r3
 80027e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 80027ec:	2301      	movs	r3, #1
 80027ee:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
 80027f0:	e00b      	b.n	800280a <xQueueGenericSendFromISR+0x166>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 80027f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027f4:	4618      	mov	r0, r3
 80027f6:	f003 fa91 	bl	8005d1c <SEGGER_SYSVIEW_ShrinkId>
 80027fa:	4601      	mov	r1, r0
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	461a      	mov	r2, r3
 8002800:	2060      	movs	r0, #96	; 0x60
 8002802:	f002 fcc9 	bl	8005198 <SEGGER_SYSVIEW_RecordU32x2>
            xReturn = errQUEUE_FULL;
 8002806:	2300      	movs	r3, #0
 8002808:	63fb      	str	r3, [r7, #60]	; 0x3c
 800280a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800280c:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 800280e:	693b      	ldr	r3, [r7, #16]
 8002810:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8002814:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8002816:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8002818:	4618      	mov	r0, r3
 800281a:	3740      	adds	r7, #64	; 0x40
 800281c:	46bd      	mov	sp, r7
 800281e:	bd80      	pop	{r7, pc}

08002820 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8002820:	b590      	push	{r4, r7, lr}
 8002822:	b08f      	sub	sp, #60	; 0x3c
 8002824:	af02      	add	r7, sp, #8
 8002826:	60f8      	str	r0, [r7, #12]
 8002828:	60b9      	str	r1, [r7, #8]
 800282a:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 800282c:	2300      	movs	r3, #0
 800282e:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8002834:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002836:	2b00      	cmp	r3, #0
 8002838:	d10a      	bne.n	8002850 <xQueueReceive+0x30>
        __asm volatile
 800283a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800283e:	f383 8811 	msr	BASEPRI, r3
 8002842:	f3bf 8f6f 	isb	sy
 8002846:	f3bf 8f4f 	dsb	sy
 800284a:	623b      	str	r3, [r7, #32]
    }
 800284c:	bf00      	nop
 800284e:	e7fe      	b.n	800284e <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002850:	68bb      	ldr	r3, [r7, #8]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d103      	bne.n	800285e <xQueueReceive+0x3e>
 8002856:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800285a:	2b00      	cmp	r3, #0
 800285c:	d101      	bne.n	8002862 <xQueueReceive+0x42>
 800285e:	2301      	movs	r3, #1
 8002860:	e000      	b.n	8002864 <xQueueReceive+0x44>
 8002862:	2300      	movs	r3, #0
 8002864:	2b00      	cmp	r3, #0
 8002866:	d10a      	bne.n	800287e <xQueueReceive+0x5e>
        __asm volatile
 8002868:	f04f 0350 	mov.w	r3, #80	; 0x50
 800286c:	f383 8811 	msr	BASEPRI, r3
 8002870:	f3bf 8f6f 	isb	sy
 8002874:	f3bf 8f4f 	dsb	sy
 8002878:	61fb      	str	r3, [r7, #28]
    }
 800287a:	bf00      	nop
 800287c:	e7fe      	b.n	800287c <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800287e:	f000 ffa3 	bl	80037c8 <xTaskGetSchedulerState>
 8002882:	4603      	mov	r3, r0
 8002884:	2b00      	cmp	r3, #0
 8002886:	d102      	bne.n	800288e <xQueueReceive+0x6e>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2b00      	cmp	r3, #0
 800288c:	d101      	bne.n	8002892 <xQueueReceive+0x72>
 800288e:	2301      	movs	r3, #1
 8002890:	e000      	b.n	8002894 <xQueueReceive+0x74>
 8002892:	2300      	movs	r3, #0
 8002894:	2b00      	cmp	r3, #0
 8002896:	d10a      	bne.n	80028ae <xQueueReceive+0x8e>
        __asm volatile
 8002898:	f04f 0350 	mov.w	r3, #80	; 0x50
 800289c:	f383 8811 	msr	BASEPRI, r3
 80028a0:	f3bf 8f6f 	isb	sy
 80028a4:	f3bf 8f4f 	dsb	sy
 80028a8:	61bb      	str	r3, [r7, #24]
    }
 80028aa:	bf00      	nop
 80028ac:	e7fe      	b.n	80028ac <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80028ae:	f001 fd61 	bl	8004374 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80028b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028b6:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80028b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d024      	beq.n	8002908 <xQueueReceive+0xe8>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 80028be:	68b9      	ldr	r1, [r7, #8]
 80028c0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80028c2:	f000 f91d 	bl	8002b00 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
 80028c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028c8:	4618      	mov	r0, r3
 80028ca:	f003 fa27 	bl	8005d1c <SEGGER_SYSVIEW_ShrinkId>
 80028ce:	4604      	mov	r4, r0
 80028d0:	2000      	movs	r0, #0
 80028d2:	f003 fa23 	bl	8005d1c <SEGGER_SYSVIEW_ShrinkId>
 80028d6:	4602      	mov	r2, r0
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2101      	movs	r1, #1
 80028dc:	9100      	str	r1, [sp, #0]
 80028de:	4621      	mov	r1, r4
 80028e0:	205c      	movs	r0, #92	; 0x5c
 80028e2:	f002 fd29 	bl	8005338 <SEGGER_SYSVIEW_RecordU32x4>
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80028e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028e8:	1e5a      	subs	r2, r3, #1
 80028ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028ec:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80028ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028f0:	691b      	ldr	r3, [r3, #16]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d004      	beq.n	8002900 <xQueueReceive+0xe0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80028f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028f8:	3310      	adds	r3, #16
 80028fa:	4618      	mov	r0, r3
 80028fc:	f000 fdca 	bl	8003494 <xTaskRemoveFromEventList>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8002900:	f001 fd68 	bl	80043d4 <vPortExitCritical>
                return pdPASS;
 8002904:	2301      	movs	r3, #1
 8002906:	e08a      	b.n	8002a1e <xQueueReceive+0x1fe>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d113      	bne.n	8002936 <xQueueReceive+0x116>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 800290e:	f001 fd61 	bl	80043d4 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
 8002912:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002914:	4618      	mov	r0, r3
 8002916:	f003 fa01 	bl	8005d1c <SEGGER_SYSVIEW_ShrinkId>
 800291a:	4604      	mov	r4, r0
 800291c:	2000      	movs	r0, #0
 800291e:	f003 f9fd 	bl	8005d1c <SEGGER_SYSVIEW_ShrinkId>
 8002922:	4602      	mov	r2, r0
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2101      	movs	r1, #1
 8002928:	9100      	str	r1, [sp, #0]
 800292a:	4621      	mov	r1, r4
 800292c:	205c      	movs	r0, #92	; 0x5c
 800292e:	f002 fd03 	bl	8005338 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_EMPTY;
 8002932:	2300      	movs	r3, #0
 8002934:	e073      	b.n	8002a1e <xQueueReceive+0x1fe>
                }
                else if( xEntryTimeSet == pdFALSE )
 8002936:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002938:	2b00      	cmp	r3, #0
 800293a:	d106      	bne.n	800294a <xQueueReceive+0x12a>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800293c:	f107 0310 	add.w	r3, r7, #16
 8002940:	4618      	mov	r0, r3
 8002942:	f000 fe0d 	bl	8003560 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8002946:	2301      	movs	r3, #1
 8002948:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800294a:	f001 fd43 	bl	80043d4 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800294e:	f000 fb9b 	bl	8003088 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8002952:	f001 fd0f 	bl	8004374 <vPortEnterCritical>
 8002956:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002958:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800295c:	b25b      	sxtb	r3, r3
 800295e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002962:	d103      	bne.n	800296c <xQueueReceive+0x14c>
 8002964:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002966:	2200      	movs	r2, #0
 8002968:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800296c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800296e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002972:	b25b      	sxtb	r3, r3
 8002974:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002978:	d103      	bne.n	8002982 <xQueueReceive+0x162>
 800297a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800297c:	2200      	movs	r2, #0
 800297e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002982:	f001 fd27 	bl	80043d4 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002986:	1d3a      	adds	r2, r7, #4
 8002988:	f107 0310 	add.w	r3, r7, #16
 800298c:	4611      	mov	r1, r2
 800298e:	4618      	mov	r0, r3
 8002990:	f000 fdfc 	bl	800358c <xTaskCheckForTimeOut>
 8002994:	4603      	mov	r3, r0
 8002996:	2b00      	cmp	r3, #0
 8002998:	d124      	bne.n	80029e4 <xQueueReceive+0x1c4>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800299a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800299c:	f000 f928 	bl	8002bf0 <prvIsQueueEmpty>
 80029a0:	4603      	mov	r3, r0
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d018      	beq.n	80029d8 <xQueueReceive+0x1b8>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80029a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029a8:	3324      	adds	r3, #36	; 0x24
 80029aa:	687a      	ldr	r2, [r7, #4]
 80029ac:	4611      	mov	r1, r2
 80029ae:	4618      	mov	r0, r3
 80029b0:	f000 fd1e 	bl	80033f0 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 80029b4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80029b6:	f000 f8c9 	bl	8002b4c <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 80029ba:	f000 fb73 	bl	80030a4 <xTaskResumeAll>
 80029be:	4603      	mov	r3, r0
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	f47f af74 	bne.w	80028ae <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 80029c6:	4b18      	ldr	r3, [pc, #96]	; (8002a28 <xQueueReceive+0x208>)
 80029c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80029cc:	601a      	str	r2, [r3, #0]
 80029ce:	f3bf 8f4f 	dsb	sy
 80029d2:	f3bf 8f6f 	isb	sy
 80029d6:	e76a      	b.n	80028ae <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 80029d8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80029da:	f000 f8b7 	bl	8002b4c <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80029de:	f000 fb61 	bl	80030a4 <xTaskResumeAll>
 80029e2:	e764      	b.n	80028ae <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 80029e4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80029e6:	f000 f8b1 	bl	8002b4c <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80029ea:	f000 fb5b 	bl	80030a4 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80029ee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80029f0:	f000 f8fe 	bl	8002bf0 <prvIsQueueEmpty>
 80029f4:	4603      	mov	r3, r0
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	f43f af59 	beq.w	80028ae <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
 80029fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029fe:	4618      	mov	r0, r3
 8002a00:	f003 f98c 	bl	8005d1c <SEGGER_SYSVIEW_ShrinkId>
 8002a04:	4604      	mov	r4, r0
 8002a06:	2000      	movs	r0, #0
 8002a08:	f003 f988 	bl	8005d1c <SEGGER_SYSVIEW_ShrinkId>
 8002a0c:	4602      	mov	r2, r0
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2101      	movs	r1, #1
 8002a12:	9100      	str	r1, [sp, #0]
 8002a14:	4621      	mov	r1, r4
 8002a16:	205c      	movs	r0, #92	; 0x5c
 8002a18:	f002 fc8e 	bl	8005338 <SEGGER_SYSVIEW_RecordU32x4>
                return errQUEUE_EMPTY;
 8002a1c:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	3734      	adds	r7, #52	; 0x34
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd90      	pop	{r4, r7, pc}
 8002a26:	bf00      	nop
 8002a28:	e000ed04 	.word	0xe000ed04

08002a2c <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b086      	sub	sp, #24
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	60f8      	str	r0, [r7, #12]
 8002a34:	60b9      	str	r1, [r7, #8]
 8002a36:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a40:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d10d      	bne.n	8002a66 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d14d      	bne.n	8002aee <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	689b      	ldr	r3, [r3, #8]
 8002a56:	4618      	mov	r0, r3
 8002a58:	f000 fed4 	bl	8003804 <xTaskPriorityDisinherit>
 8002a5c:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	2200      	movs	r2, #0
 8002a62:	609a      	str	r2, [r3, #8]
 8002a64:	e043      	b.n	8002aee <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d119      	bne.n	8002aa0 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	6858      	ldr	r0, [r3, #4]
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a74:	461a      	mov	r2, r3
 8002a76:	68b9      	ldr	r1, [r7, #8]
 8002a78:	f003 facc 	bl	8006014 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	685a      	ldr	r2, [r3, #4]
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a84:	441a      	add	r2, r3
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	685a      	ldr	r2, [r3, #4]
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	689b      	ldr	r3, [r3, #8]
 8002a92:	429a      	cmp	r2, r3
 8002a94:	d32b      	bcc.n	8002aee <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	681a      	ldr	r2, [r3, #0]
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	605a      	str	r2, [r3, #4]
 8002a9e:	e026      	b.n	8002aee <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	68d8      	ldr	r0, [r3, #12]
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa8:	461a      	mov	r2, r3
 8002aaa:	68b9      	ldr	r1, [r7, #8]
 8002aac:	f003 fab2 	bl	8006014 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	68da      	ldr	r2, [r3, #12]
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab8:	425b      	negs	r3, r3
 8002aba:	441a      	add	r2, r3
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	68da      	ldr	r2, [r3, #12]
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	429a      	cmp	r2, r3
 8002aca:	d207      	bcs.n	8002adc <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	689a      	ldr	r2, [r3, #8]
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad4:	425b      	negs	r3, r3
 8002ad6:	441a      	add	r2, r3
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2b02      	cmp	r3, #2
 8002ae0:	d105      	bne.n	8002aee <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002ae2:	693b      	ldr	r3, [r7, #16]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d002      	beq.n	8002aee <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8002ae8:	693b      	ldr	r3, [r7, #16]
 8002aea:	3b01      	subs	r3, #1
 8002aec:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	1c5a      	adds	r2, r3, #1
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 8002af6:	697b      	ldr	r3, [r7, #20]
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	3718      	adds	r7, #24
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}

08002b00 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b082      	sub	sp, #8
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
 8002b08:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d018      	beq.n	8002b44 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	68da      	ldr	r2, [r3, #12]
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b1a:	441a      	add	r2, r3
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	68da      	ldr	r2, [r3, #12]
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	689b      	ldr	r3, [r3, #8]
 8002b28:	429a      	cmp	r2, r3
 8002b2a:	d303      	bcc.n	8002b34 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681a      	ldr	r2, [r3, #0]
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	68d9      	ldr	r1, [r3, #12]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b3c:	461a      	mov	r2, r3
 8002b3e:	6838      	ldr	r0, [r7, #0]
 8002b40:	f003 fa68 	bl	8006014 <memcpy>
    }
}
 8002b44:	bf00      	nop
 8002b46:	3708      	adds	r7, #8
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	bd80      	pop	{r7, pc}

08002b4c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b084      	sub	sp, #16
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8002b54:	f001 fc0e 	bl	8004374 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002b5e:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002b60:	e011      	b.n	8002b86 <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d012      	beq.n	8002b90 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	3324      	adds	r3, #36	; 0x24
 8002b6e:	4618      	mov	r0, r3
 8002b70:	f000 fc90 	bl	8003494 <xTaskRemoveFromEventList>
 8002b74:	4603      	mov	r3, r0
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d001      	beq.n	8002b7e <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 8002b7a:	f000 fd6d 	bl	8003658 <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8002b7e:	7bfb      	ldrb	r3, [r7, #15]
 8002b80:	3b01      	subs	r3, #1
 8002b82:	b2db      	uxtb	r3, r3
 8002b84:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002b86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	dce9      	bgt.n	8002b62 <prvUnlockQueue+0x16>
 8002b8e:	e000      	b.n	8002b92 <prvUnlockQueue+0x46>
                        break;
 8002b90:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	22ff      	movs	r2, #255	; 0xff
 8002b96:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 8002b9a:	f001 fc1b 	bl	80043d4 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8002b9e:	f001 fbe9 	bl	8004374 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002ba8:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002baa:	e011      	b.n	8002bd0 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	691b      	ldr	r3, [r3, #16]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d012      	beq.n	8002bda <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	3310      	adds	r3, #16
 8002bb8:	4618      	mov	r0, r3
 8002bba:	f000 fc6b 	bl	8003494 <xTaskRemoveFromEventList>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d001      	beq.n	8002bc8 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8002bc4:	f000 fd48 	bl	8003658 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8002bc8:	7bbb      	ldrb	r3, [r7, #14]
 8002bca:	3b01      	subs	r3, #1
 8002bcc:	b2db      	uxtb	r3, r3
 8002bce:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002bd0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	dce9      	bgt.n	8002bac <prvUnlockQueue+0x60>
 8002bd8:	e000      	b.n	8002bdc <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8002bda:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	22ff      	movs	r2, #255	; 0xff
 8002be0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8002be4:	f001 fbf6 	bl	80043d4 <vPortExitCritical>
}
 8002be8:	bf00      	nop
 8002bea:	3710      	adds	r7, #16
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}

08002bf0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b084      	sub	sp, #16
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002bf8:	f001 fbbc 	bl	8004374 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d102      	bne.n	8002c0a <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8002c04:	2301      	movs	r3, #1
 8002c06:	60fb      	str	r3, [r7, #12]
 8002c08:	e001      	b.n	8002c0e <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8002c0e:	f001 fbe1 	bl	80043d4 <vPortExitCritical>

    return xReturn;
 8002c12:	68fb      	ldr	r3, [r7, #12]
}
 8002c14:	4618      	mov	r0, r3
 8002c16:	3710      	adds	r7, #16
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bd80      	pop	{r7, pc}

08002c1c <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b084      	sub	sp, #16
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002c24:	f001 fba6 	bl	8004374 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c30:	429a      	cmp	r2, r3
 8002c32:	d102      	bne.n	8002c3a <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8002c34:	2301      	movs	r3, #1
 8002c36:	60fb      	str	r3, [r7, #12]
 8002c38:	e001      	b.n	8002c3e <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8002c3e:	f001 fbc9 	bl	80043d4 <vPortExitCritical>

    return xReturn;
 8002c42:	68fb      	ldr	r3, [r7, #12]
}
 8002c44:	4618      	mov	r0, r3
 8002c46:	3710      	adds	r7, #16
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}

08002c4c <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b084      	sub	sp, #16
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
 8002c54:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002c56:	2300      	movs	r3, #0
 8002c58:	60fb      	str	r3, [r7, #12]
 8002c5a:	e01e      	b.n	8002c9a <vQueueAddToRegistry+0x4e>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002c5c:	4a13      	ldr	r2, [pc, #76]	; (8002cac <vQueueAddToRegistry+0x60>)
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d115      	bne.n	8002c94 <vQueueAddToRegistry+0x48>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002c68:	4910      	ldr	r1, [pc, #64]	; (8002cac <vQueueAddToRegistry+0x60>)
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	683a      	ldr	r2, [r7, #0]
 8002c6e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 8002c72:	4a0e      	ldr	r2, [pc, #56]	; (8002cac <vQueueAddToRegistry+0x60>)
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	00db      	lsls	r3, r3, #3
 8002c78:	4413      	add	r3, r2
 8002c7a:	687a      	ldr	r2, [r7, #4]
 8002c7c:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	4618      	mov	r0, r3
 8002c82:	f003 f84b 	bl	8005d1c <SEGGER_SYSVIEW_ShrinkId>
 8002c86:	4601      	mov	r1, r0
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	461a      	mov	r2, r3
 8002c8c:	2071      	movs	r0, #113	; 0x71
 8002c8e:	f002 fa83 	bl	8005198 <SEGGER_SYSVIEW_RecordU32x2>
                break;
 8002c92:	e006      	b.n	8002ca2 <vQueueAddToRegistry+0x56>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	3301      	adds	r3, #1
 8002c98:	60fb      	str	r3, [r7, #12]
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	2b07      	cmp	r3, #7
 8002c9e:	d9dd      	bls.n	8002c5c <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 8002ca0:	bf00      	nop
 8002ca2:	bf00      	nop
 8002ca4:	3710      	adds	r7, #16
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}
 8002caa:	bf00      	nop
 8002cac:	2000007c 	.word	0x2000007c

08002cb0 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b086      	sub	sp, #24
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	60f8      	str	r0, [r7, #12]
 8002cb8:	60b9      	str	r1, [r7, #8]
 8002cba:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8002cc0:	f001 fb58 	bl	8004374 <vPortEnterCritical>
 8002cc4:	697b      	ldr	r3, [r7, #20]
 8002cc6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002cca:	b25b      	sxtb	r3, r3
 8002ccc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002cd0:	d103      	bne.n	8002cda <vQueueWaitForMessageRestricted+0x2a>
 8002cd2:	697b      	ldr	r3, [r7, #20]
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002cda:	697b      	ldr	r3, [r7, #20]
 8002cdc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002ce0:	b25b      	sxtb	r3, r3
 8002ce2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002ce6:	d103      	bne.n	8002cf0 <vQueueWaitForMessageRestricted+0x40>
 8002ce8:	697b      	ldr	r3, [r7, #20]
 8002cea:	2200      	movs	r2, #0
 8002cec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002cf0:	f001 fb70 	bl	80043d4 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002cf4:	697b      	ldr	r3, [r7, #20]
 8002cf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d106      	bne.n	8002d0a <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002cfc:	697b      	ldr	r3, [r7, #20]
 8002cfe:	3324      	adds	r3, #36	; 0x24
 8002d00:	687a      	ldr	r2, [r7, #4]
 8002d02:	68b9      	ldr	r1, [r7, #8]
 8002d04:	4618      	mov	r0, r3
 8002d06:	f000 fb97 	bl	8003438 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8002d0a:	6978      	ldr	r0, [r7, #20]
 8002d0c:	f7ff ff1e 	bl	8002b4c <prvUnlockQueue>
    }
 8002d10:	bf00      	nop
 8002d12:	3718      	adds	r7, #24
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bd80      	pop	{r7, pc}

08002d18 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b08c      	sub	sp, #48	; 0x30
 8002d1c:	af04      	add	r7, sp, #16
 8002d1e:	60f8      	str	r0, [r7, #12]
 8002d20:	60b9      	str	r1, [r7, #8]
 8002d22:	603b      	str	r3, [r7, #0]
 8002d24:	4613      	mov	r3, r2
 8002d26:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002d28:	88fb      	ldrh	r3, [r7, #6]
 8002d2a:	009b      	lsls	r3, r3, #2
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	f001 fc4d 	bl	80045cc <pvPortMalloc>
 8002d32:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8002d34:	697b      	ldr	r3, [r7, #20]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d00e      	beq.n	8002d58 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002d3a:	2058      	movs	r0, #88	; 0x58
 8002d3c:	f001 fc46 	bl	80045cc <pvPortMalloc>
 8002d40:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8002d42:	69fb      	ldr	r3, [r7, #28]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d003      	beq.n	8002d50 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8002d48:	69fb      	ldr	r3, [r7, #28]
 8002d4a:	697a      	ldr	r2, [r7, #20]
 8002d4c:	631a      	str	r2, [r3, #48]	; 0x30
 8002d4e:	e005      	b.n	8002d5c <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8002d50:	6978      	ldr	r0, [r7, #20]
 8002d52:	f001 fd1b 	bl	800478c <vPortFree>
 8002d56:	e001      	b.n	8002d5c <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8002d58:	2300      	movs	r3, #0
 8002d5a:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8002d5c:	69fb      	ldr	r3, [r7, #28]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d013      	beq.n	8002d8a <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002d62:	88fa      	ldrh	r2, [r7, #6]
 8002d64:	2300      	movs	r3, #0
 8002d66:	9303      	str	r3, [sp, #12]
 8002d68:	69fb      	ldr	r3, [r7, #28]
 8002d6a:	9302      	str	r3, [sp, #8]
 8002d6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d6e:	9301      	str	r3, [sp, #4]
 8002d70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d72:	9300      	str	r3, [sp, #0]
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	68b9      	ldr	r1, [r7, #8]
 8002d78:	68f8      	ldr	r0, [r7, #12]
 8002d7a:	f000 f80e 	bl	8002d9a <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8002d7e:	69f8      	ldr	r0, [r7, #28]
 8002d80:	f000 f8a2 	bl	8002ec8 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8002d84:	2301      	movs	r3, #1
 8002d86:	61bb      	str	r3, [r7, #24]
 8002d88:	e002      	b.n	8002d90 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002d8a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002d8e:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8002d90:	69bb      	ldr	r3, [r7, #24]
    }
 8002d92:	4618      	mov	r0, r3
 8002d94:	3720      	adds	r7, #32
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}

08002d9a <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8002d9a:	b580      	push	{r7, lr}
 8002d9c:	b088      	sub	sp, #32
 8002d9e:	af00      	add	r7, sp, #0
 8002da0:	60f8      	str	r0, [r7, #12]
 8002da2:	60b9      	str	r1, [r7, #8]
 8002da4:	607a      	str	r2, [r7, #4]
 8002da6:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002da8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002daa:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	009b      	lsls	r3, r3, #2
 8002db0:	461a      	mov	r2, r3
 8002db2:	21a5      	movs	r1, #165	; 0xa5
 8002db4:	f003 f93c 	bl	8006030 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002db8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002dc2:	3b01      	subs	r3, #1
 8002dc4:	009b      	lsls	r3, r3, #2
 8002dc6:	4413      	add	r3, r2
 8002dc8:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002dca:	69bb      	ldr	r3, [r7, #24]
 8002dcc:	f023 0307 	bic.w	r3, r3, #7
 8002dd0:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002dd2:	69bb      	ldr	r3, [r7, #24]
 8002dd4:	f003 0307 	and.w	r3, r3, #7
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d00a      	beq.n	8002df2 <prvInitialiseNewTask+0x58>
        __asm volatile
 8002ddc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002de0:	f383 8811 	msr	BASEPRI, r3
 8002de4:	f3bf 8f6f 	isb	sy
 8002de8:	f3bf 8f4f 	dsb	sy
 8002dec:	617b      	str	r3, [r7, #20]
    }
 8002dee:	bf00      	nop
 8002df0:	e7fe      	b.n	8002df0 <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8002df2:	68bb      	ldr	r3, [r7, #8]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d01f      	beq.n	8002e38 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002df8:	2300      	movs	r3, #0
 8002dfa:	61fb      	str	r3, [r7, #28]
 8002dfc:	e012      	b.n	8002e24 <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002dfe:	68ba      	ldr	r2, [r7, #8]
 8002e00:	69fb      	ldr	r3, [r7, #28]
 8002e02:	4413      	add	r3, r2
 8002e04:	7819      	ldrb	r1, [r3, #0]
 8002e06:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002e08:	69fb      	ldr	r3, [r7, #28]
 8002e0a:	4413      	add	r3, r2
 8002e0c:	3334      	adds	r3, #52	; 0x34
 8002e0e:	460a      	mov	r2, r1
 8002e10:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8002e12:	68ba      	ldr	r2, [r7, #8]
 8002e14:	69fb      	ldr	r3, [r7, #28]
 8002e16:	4413      	add	r3, r2
 8002e18:	781b      	ldrb	r3, [r3, #0]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d006      	beq.n	8002e2c <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002e1e:	69fb      	ldr	r3, [r7, #28]
 8002e20:	3301      	adds	r3, #1
 8002e22:	61fb      	str	r3, [r7, #28]
 8002e24:	69fb      	ldr	r3, [r7, #28]
 8002e26:	2b09      	cmp	r3, #9
 8002e28:	d9e9      	bls.n	8002dfe <prvInitialiseNewTask+0x64>
 8002e2a:	e000      	b.n	8002e2e <prvInitialiseNewTask+0x94>
            {
                break;
 8002e2c:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002e2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e30:	2200      	movs	r2, #0
 8002e32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8002e36:	e003      	b.n	8002e40 <prvInitialiseNewTask+0xa6>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002e38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002e40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e42:	2b04      	cmp	r3, #4
 8002e44:	d901      	bls.n	8002e4a <prvInitialiseNewTask+0xb0>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002e46:	2304      	movs	r3, #4
 8002e48:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8002e4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e4c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002e4e:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8002e50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e52:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002e54:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 8002e56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e58:	2200      	movs	r2, #0
 8002e5a:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002e5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e5e:	3304      	adds	r3, #4
 8002e60:	4618      	mov	r0, r3
 8002e62:	f7ff f999 	bl	8002198 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002e66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e68:	3318      	adds	r3, #24
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	f7ff f994 	bl	8002198 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002e70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e72:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002e74:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002e76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e78:	f1c3 0205 	rsb	r2, r3, #5
 8002e7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e7e:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002e80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e82:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002e84:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8002e86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e88:	3350      	adds	r3, #80	; 0x50
 8002e8a:	2204      	movs	r2, #4
 8002e8c:	2100      	movs	r1, #0
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f003 f8ce 	bl	8006030 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8002e94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e96:	3354      	adds	r3, #84	; 0x54
 8002e98:	2201      	movs	r2, #1
 8002e9a:	2100      	movs	r1, #0
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	f003 f8c7 	bl	8006030 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002ea2:	683a      	ldr	r2, [r7, #0]
 8002ea4:	68f9      	ldr	r1, [r7, #12]
 8002ea6:	69b8      	ldr	r0, [r7, #24]
 8002ea8:	f001 f8b6 	bl	8004018 <pxPortInitialiseStack>
 8002eac:	4602      	mov	r2, r0
 8002eae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002eb0:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8002eb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d002      	beq.n	8002ebe <prvInitialiseNewTask+0x124>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002eb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002eba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002ebc:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002ebe:	bf00      	nop
 8002ec0:	3720      	adds	r7, #32
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}
	...

08002ec8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8002ec8:	b5b0      	push	{r4, r5, r7, lr}
 8002eca:	b084      	sub	sp, #16
 8002ecc:	af02      	add	r7, sp, #8
 8002ece:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8002ed0:	f001 fa50 	bl	8004374 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8002ed4:	4b35      	ldr	r3, [pc, #212]	; (8002fac <prvAddNewTaskToReadyList+0xe4>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	3301      	adds	r3, #1
 8002eda:	4a34      	ldr	r2, [pc, #208]	; (8002fac <prvAddNewTaskToReadyList+0xe4>)
 8002edc:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8002ede:	4b34      	ldr	r3, [pc, #208]	; (8002fb0 <prvAddNewTaskToReadyList+0xe8>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d109      	bne.n	8002efa <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8002ee6:	4a32      	ldr	r2, [pc, #200]	; (8002fb0 <prvAddNewTaskToReadyList+0xe8>)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002eec:	4b2f      	ldr	r3, [pc, #188]	; (8002fac <prvAddNewTaskToReadyList+0xe4>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	2b01      	cmp	r3, #1
 8002ef2:	d110      	bne.n	8002f16 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8002ef4:	f000 fbce 	bl	8003694 <prvInitialiseTaskLists>
 8002ef8:	e00d      	b.n	8002f16 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8002efa:	4b2e      	ldr	r3, [pc, #184]	; (8002fb4 <prvAddNewTaskToReadyList+0xec>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d109      	bne.n	8002f16 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002f02:	4b2b      	ldr	r3, [pc, #172]	; (8002fb0 <prvAddNewTaskToReadyList+0xe8>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f0c:	429a      	cmp	r2, r3
 8002f0e:	d802      	bhi.n	8002f16 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8002f10:	4a27      	ldr	r2, [pc, #156]	; (8002fb0 <prvAddNewTaskToReadyList+0xe8>)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8002f16:	4b28      	ldr	r3, [pc, #160]	; (8002fb8 <prvAddNewTaskToReadyList+0xf0>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	3301      	adds	r3, #1
 8002f1c:	4a26      	ldr	r2, [pc, #152]	; (8002fb8 <prvAddNewTaskToReadyList+0xf0>)
 8002f1e:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002f20:	4b25      	ldr	r3, [pc, #148]	; (8002fb8 <prvAddNewTaskToReadyList+0xf0>)
 8002f22:	681a      	ldr	r2, [r3, #0]
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d016      	beq.n	8002f5c <prvAddNewTaskToReadyList+0x94>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	4618      	mov	r0, r3
 8002f32:	f002 fdcd 	bl	8005ad0 <SEGGER_SYSVIEW_OnTaskCreate>
 8002f36:	6878      	ldr	r0, [r7, #4]
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f46:	461d      	mov	r5, r3
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	461c      	mov	r4, r3
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f52:	1ae3      	subs	r3, r4, r3
 8002f54:	9300      	str	r3, [sp, #0]
 8002f56:	462b      	mov	r3, r5
 8002f58:	f001 fd36 	bl	80049c8 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	4618      	mov	r0, r3
 8002f60:	f002 fe3a 	bl	8005bd8 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f68:	2201      	movs	r2, #1
 8002f6a:	409a      	lsls	r2, r3
 8002f6c:	4b13      	ldr	r3, [pc, #76]	; (8002fbc <prvAddNewTaskToReadyList+0xf4>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4313      	orrs	r3, r2
 8002f72:	4a12      	ldr	r2, [pc, #72]	; (8002fbc <prvAddNewTaskToReadyList+0xf4>)
 8002f74:	6013      	str	r3, [r2, #0]
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f7a:	4613      	mov	r3, r2
 8002f7c:	009b      	lsls	r3, r3, #2
 8002f7e:	4413      	add	r3, r2
 8002f80:	009b      	lsls	r3, r3, #2
 8002f82:	4a0f      	ldr	r2, [pc, #60]	; (8002fc0 <prvAddNewTaskToReadyList+0xf8>)
 8002f84:	441a      	add	r2, r3
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	3304      	adds	r3, #4
 8002f8a:	4619      	mov	r1, r3
 8002f8c:	4610      	mov	r0, r2
 8002f8e:	f7ff f910 	bl	80021b2 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8002f92:	f001 fa1f 	bl	80043d4 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8002f96:	4b07      	ldr	r3, [pc, #28]	; (8002fb4 <prvAddNewTaskToReadyList+0xec>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d001      	beq.n	8002fa2 <prvAddNewTaskToReadyList+0xda>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002f9e:	4b04      	ldr	r3, [pc, #16]	; (8002fb0 <prvAddNewTaskToReadyList+0xe8>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002fa2:	bf00      	nop
 8002fa4:	3708      	adds	r7, #8
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bdb0      	pop	{r4, r5, r7, pc}
 8002faa:	bf00      	nop
 8002fac:	20000194 	.word	0x20000194
 8002fb0:	200000bc 	.word	0x200000bc
 8002fb4:	200001a0 	.word	0x200001a0
 8002fb8:	200001b0 	.word	0x200001b0
 8002fbc:	2000019c 	.word	0x2000019c
 8002fc0:	200000c0 	.word	0x200000c0

08002fc4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b086      	sub	sp, #24
 8002fc8:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8002fca:	4b27      	ldr	r3, [pc, #156]	; (8003068 <vTaskStartScheduler+0xa4>)
 8002fcc:	9301      	str	r3, [sp, #4]
 8002fce:	2300      	movs	r3, #0
 8002fd0:	9300      	str	r3, [sp, #0]
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	2282      	movs	r2, #130	; 0x82
 8002fd6:	4925      	ldr	r1, [pc, #148]	; (800306c <vTaskStartScheduler+0xa8>)
 8002fd8:	4825      	ldr	r0, [pc, #148]	; (8003070 <vTaskStartScheduler+0xac>)
 8002fda:	f7ff fe9d 	bl	8002d18 <xTaskCreate>
 8002fde:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	2b01      	cmp	r3, #1
 8002fe4:	d102      	bne.n	8002fec <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 8002fe6:	f000 fd05 	bl	80039f4 <xTimerCreateTimerTask>
 8002fea:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	2b01      	cmp	r3, #1
 8002ff0:	d124      	bne.n	800303c <vTaskStartScheduler+0x78>
        __asm volatile
 8002ff2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ff6:	f383 8811 	msr	BASEPRI, r3
 8002ffa:	f3bf 8f6f 	isb	sy
 8002ffe:	f3bf 8f4f 	dsb	sy
 8003002:	60bb      	str	r3, [r7, #8]
    }
 8003004:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8003006:	4b1b      	ldr	r3, [pc, #108]	; (8003074 <vTaskStartScheduler+0xb0>)
 8003008:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800300c:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 800300e:	4b1a      	ldr	r3, [pc, #104]	; (8003078 <vTaskStartScheduler+0xb4>)
 8003010:	2201      	movs	r2, #1
 8003012:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003014:	4b19      	ldr	r3, [pc, #100]	; (800307c <vTaskStartScheduler+0xb8>)
 8003016:	2200      	movs	r2, #0
 8003018:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 800301a:	4b19      	ldr	r3, [pc, #100]	; (8003080 <vTaskStartScheduler+0xbc>)
 800301c:	681a      	ldr	r2, [r3, #0]
 800301e:	4b12      	ldr	r3, [pc, #72]	; (8003068 <vTaskStartScheduler+0xa4>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	429a      	cmp	r2, r3
 8003024:	d102      	bne.n	800302c <vTaskStartScheduler+0x68>
 8003026:	f002 fd37 	bl	8005a98 <SEGGER_SYSVIEW_OnIdle>
 800302a:	e004      	b.n	8003036 <vTaskStartScheduler+0x72>
 800302c:	4b14      	ldr	r3, [pc, #80]	; (8003080 <vTaskStartScheduler+0xbc>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	4618      	mov	r0, r3
 8003032:	f002 fd8f 	bl	8005b54 <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 8003036:	f001 f87d 	bl	8004134 <xPortStartScheduler>
 800303a:	e00e      	b.n	800305a <vTaskStartScheduler+0x96>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003042:	d10a      	bne.n	800305a <vTaskStartScheduler+0x96>
        __asm volatile
 8003044:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003048:	f383 8811 	msr	BASEPRI, r3
 800304c:	f3bf 8f6f 	isb	sy
 8003050:	f3bf 8f4f 	dsb	sy
 8003054:	607b      	str	r3, [r7, #4]
    }
 8003056:	bf00      	nop
 8003058:	e7fe      	b.n	8003058 <vTaskStartScheduler+0x94>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 800305a:	4b0a      	ldr	r3, [pc, #40]	; (8003084 <vTaskStartScheduler+0xc0>)
 800305c:	681b      	ldr	r3, [r3, #0]
}
 800305e:	bf00      	nop
 8003060:	3710      	adds	r7, #16
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}
 8003066:	bf00      	nop
 8003068:	200001b8 	.word	0x200001b8
 800306c:	08006088 	.word	0x08006088
 8003070:	08003671 	.word	0x08003671
 8003074:	200001b4 	.word	0x200001b4
 8003078:	200001a0 	.word	0x200001a0
 800307c:	20000198 	.word	0x20000198
 8003080:	200000bc 	.word	0x200000bc
 8003084:	2000000c 	.word	0x2000000c

08003088 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003088:	b480      	push	{r7}
 800308a:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 800308c:	4b04      	ldr	r3, [pc, #16]	; (80030a0 <vTaskSuspendAll+0x18>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	3301      	adds	r3, #1
 8003092:	4a03      	ldr	r2, [pc, #12]	; (80030a0 <vTaskSuspendAll+0x18>)
 8003094:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8003096:	bf00      	nop
 8003098:	46bd      	mov	sp, r7
 800309a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309e:	4770      	bx	lr
 80030a0:	200001bc 	.word	0x200001bc

080030a4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b084      	sub	sp, #16
 80030a8:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 80030aa:	2300      	movs	r3, #0
 80030ac:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 80030ae:	2300      	movs	r3, #0
 80030b0:	607b      	str	r3, [r7, #4]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 80030b2:	4b3d      	ldr	r3, [pc, #244]	; (80031a8 <xTaskResumeAll+0x104>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d10a      	bne.n	80030d0 <xTaskResumeAll+0x2c>
        __asm volatile
 80030ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030be:	f383 8811 	msr	BASEPRI, r3
 80030c2:	f3bf 8f6f 	isb	sy
 80030c6:	f3bf 8f4f 	dsb	sy
 80030ca:	603b      	str	r3, [r7, #0]
    }
 80030cc:	bf00      	nop
 80030ce:	e7fe      	b.n	80030ce <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 80030d0:	f001 f950 	bl	8004374 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 80030d4:	4b34      	ldr	r3, [pc, #208]	; (80031a8 <xTaskResumeAll+0x104>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	3b01      	subs	r3, #1
 80030da:	4a33      	ldr	r2, [pc, #204]	; (80031a8 <xTaskResumeAll+0x104>)
 80030dc:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80030de:	4b32      	ldr	r3, [pc, #200]	; (80031a8 <xTaskResumeAll+0x104>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d159      	bne.n	800319a <xTaskResumeAll+0xf6>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80030e6:	4b31      	ldr	r3, [pc, #196]	; (80031ac <xTaskResumeAll+0x108>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d055      	beq.n	800319a <xTaskResumeAll+0xf6>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80030ee:	e032      	b.n	8003156 <xTaskResumeAll+0xb2>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80030f0:	4b2f      	ldr	r3, [pc, #188]	; (80031b0 <xTaskResumeAll+0x10c>)
 80030f2:	68db      	ldr	r3, [r3, #12]
 80030f4:	68db      	ldr	r3, [r3, #12]
 80030f6:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	3318      	adds	r3, #24
 80030fc:	4618      	mov	r0, r3
 80030fe:	f7ff f8b5 	bl	800226c <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	3304      	adds	r3, #4
 8003106:	4618      	mov	r0, r3
 8003108:	f7ff f8b0 	bl	800226c <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	4618      	mov	r0, r3
 8003110:	f002 fd62 	bl	8005bd8 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003118:	2201      	movs	r2, #1
 800311a:	409a      	lsls	r2, r3
 800311c:	4b25      	ldr	r3, [pc, #148]	; (80031b4 <xTaskResumeAll+0x110>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4313      	orrs	r3, r2
 8003122:	4a24      	ldr	r2, [pc, #144]	; (80031b4 <xTaskResumeAll+0x110>)
 8003124:	6013      	str	r3, [r2, #0]
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800312a:	4613      	mov	r3, r2
 800312c:	009b      	lsls	r3, r3, #2
 800312e:	4413      	add	r3, r2
 8003130:	009b      	lsls	r3, r3, #2
 8003132:	4a21      	ldr	r2, [pc, #132]	; (80031b8 <xTaskResumeAll+0x114>)
 8003134:	441a      	add	r2, r3
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	3304      	adds	r3, #4
 800313a:	4619      	mov	r1, r3
 800313c:	4610      	mov	r0, r2
 800313e:	f7ff f838 	bl	80021b2 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003146:	4b1d      	ldr	r3, [pc, #116]	; (80031bc <xTaskResumeAll+0x118>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800314c:	429a      	cmp	r2, r3
 800314e:	d302      	bcc.n	8003156 <xTaskResumeAll+0xb2>
                    {
                        xYieldPending = pdTRUE;
 8003150:	4b1b      	ldr	r3, [pc, #108]	; (80031c0 <xTaskResumeAll+0x11c>)
 8003152:	2201      	movs	r2, #1
 8003154:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003156:	4b16      	ldr	r3, [pc, #88]	; (80031b0 <xTaskResumeAll+0x10c>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d1c8      	bne.n	80030f0 <xTaskResumeAll+0x4c>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	2b00      	cmp	r3, #0
 8003162:	d001      	beq.n	8003168 <xTaskResumeAll+0xc4>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8003164:	f000 fb14 	bl	8003790 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003168:	4b16      	ldr	r3, [pc, #88]	; (80031c4 <xTaskResumeAll+0x120>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	60bb      	str	r3, [r7, #8]

                    if( xPendedCounts > ( TickType_t ) 0U )
 800316e:	68bb      	ldr	r3, [r7, #8]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d010      	beq.n	8003196 <xTaskResumeAll+0xf2>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8003174:	f000 f838 	bl	80031e8 <xTaskIncrementTick>
 8003178:	4603      	mov	r3, r0
 800317a:	2b00      	cmp	r3, #0
 800317c:	d002      	beq.n	8003184 <xTaskResumeAll+0xe0>
                            {
                                xYieldPending = pdTRUE;
 800317e:	4b10      	ldr	r3, [pc, #64]	; (80031c0 <xTaskResumeAll+0x11c>)
 8003180:	2201      	movs	r2, #1
 8003182:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8003184:	68bb      	ldr	r3, [r7, #8]
 8003186:	3b01      	subs	r3, #1
 8003188:	60bb      	str	r3, [r7, #8]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 800318a:	68bb      	ldr	r3, [r7, #8]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d1f1      	bne.n	8003174 <xTaskResumeAll+0xd0>

                        xPendedTicks = 0;
 8003190:	4b0c      	ldr	r3, [pc, #48]	; (80031c4 <xTaskResumeAll+0x120>)
 8003192:	2200      	movs	r2, #0
 8003194:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8003196:	4b0a      	ldr	r3, [pc, #40]	; (80031c0 <xTaskResumeAll+0x11c>)
 8003198:	681b      	ldr	r3, [r3, #0]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 800319a:	f001 f91b 	bl	80043d4 <vPortExitCritical>

    return xAlreadyYielded;
 800319e:	687b      	ldr	r3, [r7, #4]
}
 80031a0:	4618      	mov	r0, r3
 80031a2:	3710      	adds	r7, #16
 80031a4:	46bd      	mov	sp, r7
 80031a6:	bd80      	pop	{r7, pc}
 80031a8:	200001bc 	.word	0x200001bc
 80031ac:	20000194 	.word	0x20000194
 80031b0:	20000154 	.word	0x20000154
 80031b4:	2000019c 	.word	0x2000019c
 80031b8:	200000c0 	.word	0x200000c0
 80031bc:	200000bc 	.word	0x200000bc
 80031c0:	200001a8 	.word	0x200001a8
 80031c4:	200001a4 	.word	0x200001a4

080031c8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80031c8:	b480      	push	{r7}
 80031ca:	b083      	sub	sp, #12
 80031cc:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 80031ce:	4b05      	ldr	r3, [pc, #20]	; (80031e4 <xTaskGetTickCount+0x1c>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 80031d4:	687b      	ldr	r3, [r7, #4]
}
 80031d6:	4618      	mov	r0, r3
 80031d8:	370c      	adds	r7, #12
 80031da:	46bd      	mov	sp, r7
 80031dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e0:	4770      	bx	lr
 80031e2:	bf00      	nop
 80031e4:	20000198 	.word	0x20000198

080031e8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b086      	sub	sp, #24
 80031ec:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80031ee:	2300      	movs	r3, #0
 80031f0:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80031f2:	4b41      	ldr	r3, [pc, #260]	; (80032f8 <xTaskIncrementTick+0x110>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d173      	bne.n	80032e2 <xTaskIncrementTick+0xfa>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80031fa:	4b40      	ldr	r3, [pc, #256]	; (80032fc <xTaskIncrementTick+0x114>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	3301      	adds	r3, #1
 8003200:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8003202:	4a3e      	ldr	r2, [pc, #248]	; (80032fc <xTaskIncrementTick+0x114>)
 8003204:	693b      	ldr	r3, [r7, #16]
 8003206:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003208:	693b      	ldr	r3, [r7, #16]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d120      	bne.n	8003250 <xTaskIncrementTick+0x68>
        {
            taskSWITCH_DELAYED_LISTS();
 800320e:	4b3c      	ldr	r3, [pc, #240]	; (8003300 <xTaskIncrementTick+0x118>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d00a      	beq.n	800322e <xTaskIncrementTick+0x46>
        __asm volatile
 8003218:	f04f 0350 	mov.w	r3, #80	; 0x50
 800321c:	f383 8811 	msr	BASEPRI, r3
 8003220:	f3bf 8f6f 	isb	sy
 8003224:	f3bf 8f4f 	dsb	sy
 8003228:	603b      	str	r3, [r7, #0]
    }
 800322a:	bf00      	nop
 800322c:	e7fe      	b.n	800322c <xTaskIncrementTick+0x44>
 800322e:	4b34      	ldr	r3, [pc, #208]	; (8003300 <xTaskIncrementTick+0x118>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	60fb      	str	r3, [r7, #12]
 8003234:	4b33      	ldr	r3, [pc, #204]	; (8003304 <xTaskIncrementTick+0x11c>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4a31      	ldr	r2, [pc, #196]	; (8003300 <xTaskIncrementTick+0x118>)
 800323a:	6013      	str	r3, [r2, #0]
 800323c:	4a31      	ldr	r2, [pc, #196]	; (8003304 <xTaskIncrementTick+0x11c>)
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	6013      	str	r3, [r2, #0]
 8003242:	4b31      	ldr	r3, [pc, #196]	; (8003308 <xTaskIncrementTick+0x120>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	3301      	adds	r3, #1
 8003248:	4a2f      	ldr	r2, [pc, #188]	; (8003308 <xTaskIncrementTick+0x120>)
 800324a:	6013      	str	r3, [r2, #0]
 800324c:	f000 faa0 	bl	8003790 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8003250:	4b2e      	ldr	r3, [pc, #184]	; (800330c <xTaskIncrementTick+0x124>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	693a      	ldr	r2, [r7, #16]
 8003256:	429a      	cmp	r2, r3
 8003258:	d348      	bcc.n	80032ec <xTaskIncrementTick+0x104>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800325a:	4b29      	ldr	r3, [pc, #164]	; (8003300 <xTaskIncrementTick+0x118>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	2b00      	cmp	r3, #0
 8003262:	d104      	bne.n	800326e <xTaskIncrementTick+0x86>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003264:	4b29      	ldr	r3, [pc, #164]	; (800330c <xTaskIncrementTick+0x124>)
 8003266:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800326a:	601a      	str	r2, [r3, #0]
                    break;
 800326c:	e03e      	b.n	80032ec <xTaskIncrementTick+0x104>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800326e:	4b24      	ldr	r3, [pc, #144]	; (8003300 <xTaskIncrementTick+0x118>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	68db      	ldr	r3, [r3, #12]
 8003274:	68db      	ldr	r3, [r3, #12]
 8003276:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003278:	68bb      	ldr	r3, [r7, #8]
 800327a:	685b      	ldr	r3, [r3, #4]
 800327c:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 800327e:	693a      	ldr	r2, [r7, #16]
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	429a      	cmp	r2, r3
 8003284:	d203      	bcs.n	800328e <xTaskIncrementTick+0xa6>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8003286:	4a21      	ldr	r2, [pc, #132]	; (800330c <xTaskIncrementTick+0x124>)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800328c:	e02e      	b.n	80032ec <xTaskIncrementTick+0x104>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800328e:	68bb      	ldr	r3, [r7, #8]
 8003290:	3304      	adds	r3, #4
 8003292:	4618      	mov	r0, r3
 8003294:	f7fe ffea 	bl	800226c <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003298:	68bb      	ldr	r3, [r7, #8]
 800329a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800329c:	2b00      	cmp	r3, #0
 800329e:	d004      	beq.n	80032aa <xTaskIncrementTick+0xc2>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80032a0:	68bb      	ldr	r3, [r7, #8]
 80032a2:	3318      	adds	r3, #24
 80032a4:	4618      	mov	r0, r3
 80032a6:	f7fe ffe1 	bl	800226c <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80032aa:	68bb      	ldr	r3, [r7, #8]
 80032ac:	4618      	mov	r0, r3
 80032ae:	f002 fc93 	bl	8005bd8 <SEGGER_SYSVIEW_OnTaskStartReady>
 80032b2:	68bb      	ldr	r3, [r7, #8]
 80032b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032b6:	2201      	movs	r2, #1
 80032b8:	409a      	lsls	r2, r3
 80032ba:	4b15      	ldr	r3, [pc, #84]	; (8003310 <xTaskIncrementTick+0x128>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4313      	orrs	r3, r2
 80032c0:	4a13      	ldr	r2, [pc, #76]	; (8003310 <xTaskIncrementTick+0x128>)
 80032c2:	6013      	str	r3, [r2, #0]
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032c8:	4613      	mov	r3, r2
 80032ca:	009b      	lsls	r3, r3, #2
 80032cc:	4413      	add	r3, r2
 80032ce:	009b      	lsls	r3, r3, #2
 80032d0:	4a10      	ldr	r2, [pc, #64]	; (8003314 <xTaskIncrementTick+0x12c>)
 80032d2:	441a      	add	r2, r3
 80032d4:	68bb      	ldr	r3, [r7, #8]
 80032d6:	3304      	adds	r3, #4
 80032d8:	4619      	mov	r1, r3
 80032da:	4610      	mov	r0, r2
 80032dc:	f7fe ff69 	bl	80021b2 <vListInsertEnd>
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80032e0:	e7bb      	b.n	800325a <xTaskIncrementTick+0x72>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 80032e2:	4b0d      	ldr	r3, [pc, #52]	; (8003318 <xTaskIncrementTick+0x130>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	3301      	adds	r3, #1
 80032e8:	4a0b      	ldr	r2, [pc, #44]	; (8003318 <xTaskIncrementTick+0x130>)
 80032ea:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 80032ec:	697b      	ldr	r3, [r7, #20]
}
 80032ee:	4618      	mov	r0, r3
 80032f0:	3718      	adds	r7, #24
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bd80      	pop	{r7, pc}
 80032f6:	bf00      	nop
 80032f8:	200001bc 	.word	0x200001bc
 80032fc:	20000198 	.word	0x20000198
 8003300:	2000014c 	.word	0x2000014c
 8003304:	20000150 	.word	0x20000150
 8003308:	200001ac 	.word	0x200001ac
 800330c:	200001b4 	.word	0x200001b4
 8003310:	2000019c 	.word	0x2000019c
 8003314:	200000c0 	.word	0x200000c0
 8003318:	200001a4 	.word	0x200001a4

0800331c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b086      	sub	sp, #24
 8003320:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003322:	4b2d      	ldr	r3, [pc, #180]	; (80033d8 <vTaskSwitchContext+0xbc>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d003      	beq.n	8003332 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 800332a:	4b2c      	ldr	r3, [pc, #176]	; (80033dc <vTaskSwitchContext+0xc0>)
 800332c:	2201      	movs	r2, #1
 800332e:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8003330:	e04d      	b.n	80033ce <vTaskSwitchContext+0xb2>
        xYieldPending = pdFALSE;
 8003332:	4b2a      	ldr	r3, [pc, #168]	; (80033dc <vTaskSwitchContext+0xc0>)
 8003334:	2200      	movs	r2, #0
 8003336:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003338:	4b29      	ldr	r3, [pc, #164]	; (80033e0 <vTaskSwitchContext+0xc4>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	fab3 f383 	clz	r3, r3
 8003344:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8003346:	7afb      	ldrb	r3, [r7, #11]
 8003348:	f1c3 031f 	rsb	r3, r3, #31
 800334c:	617b      	str	r3, [r7, #20]
 800334e:	4925      	ldr	r1, [pc, #148]	; (80033e4 <vTaskSwitchContext+0xc8>)
 8003350:	697a      	ldr	r2, [r7, #20]
 8003352:	4613      	mov	r3, r2
 8003354:	009b      	lsls	r3, r3, #2
 8003356:	4413      	add	r3, r2
 8003358:	009b      	lsls	r3, r3, #2
 800335a:	440b      	add	r3, r1
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d10a      	bne.n	8003378 <vTaskSwitchContext+0x5c>
        __asm volatile
 8003362:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003366:	f383 8811 	msr	BASEPRI, r3
 800336a:	f3bf 8f6f 	isb	sy
 800336e:	f3bf 8f4f 	dsb	sy
 8003372:	607b      	str	r3, [r7, #4]
    }
 8003374:	bf00      	nop
 8003376:	e7fe      	b.n	8003376 <vTaskSwitchContext+0x5a>
 8003378:	697a      	ldr	r2, [r7, #20]
 800337a:	4613      	mov	r3, r2
 800337c:	009b      	lsls	r3, r3, #2
 800337e:	4413      	add	r3, r2
 8003380:	009b      	lsls	r3, r3, #2
 8003382:	4a18      	ldr	r2, [pc, #96]	; (80033e4 <vTaskSwitchContext+0xc8>)
 8003384:	4413      	add	r3, r2
 8003386:	613b      	str	r3, [r7, #16]
 8003388:	693b      	ldr	r3, [r7, #16]
 800338a:	685b      	ldr	r3, [r3, #4]
 800338c:	685a      	ldr	r2, [r3, #4]
 800338e:	693b      	ldr	r3, [r7, #16]
 8003390:	605a      	str	r2, [r3, #4]
 8003392:	693b      	ldr	r3, [r7, #16]
 8003394:	685a      	ldr	r2, [r3, #4]
 8003396:	693b      	ldr	r3, [r7, #16]
 8003398:	3308      	adds	r3, #8
 800339a:	429a      	cmp	r2, r3
 800339c:	d104      	bne.n	80033a8 <vTaskSwitchContext+0x8c>
 800339e:	693b      	ldr	r3, [r7, #16]
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	685a      	ldr	r2, [r3, #4]
 80033a4:	693b      	ldr	r3, [r7, #16]
 80033a6:	605a      	str	r2, [r3, #4]
 80033a8:	693b      	ldr	r3, [r7, #16]
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	68db      	ldr	r3, [r3, #12]
 80033ae:	4a0e      	ldr	r2, [pc, #56]	; (80033e8 <vTaskSwitchContext+0xcc>)
 80033b0:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 80033b2:	4b0d      	ldr	r3, [pc, #52]	; (80033e8 <vTaskSwitchContext+0xcc>)
 80033b4:	681a      	ldr	r2, [r3, #0]
 80033b6:	4b0d      	ldr	r3, [pc, #52]	; (80033ec <vTaskSwitchContext+0xd0>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	429a      	cmp	r2, r3
 80033bc:	d102      	bne.n	80033c4 <vTaskSwitchContext+0xa8>
 80033be:	f002 fb6b 	bl	8005a98 <SEGGER_SYSVIEW_OnIdle>
}
 80033c2:	e004      	b.n	80033ce <vTaskSwitchContext+0xb2>
        traceTASK_SWITCHED_IN();
 80033c4:	4b08      	ldr	r3, [pc, #32]	; (80033e8 <vTaskSwitchContext+0xcc>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4618      	mov	r0, r3
 80033ca:	f002 fbc3 	bl	8005b54 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 80033ce:	bf00      	nop
 80033d0:	3718      	adds	r7, #24
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bd80      	pop	{r7, pc}
 80033d6:	bf00      	nop
 80033d8:	200001bc 	.word	0x200001bc
 80033dc:	200001a8 	.word	0x200001a8
 80033e0:	2000019c 	.word	0x2000019c
 80033e4:	200000c0 	.word	0x200000c0
 80033e8:	200000bc 	.word	0x200000bc
 80033ec:	200001b8 	.word	0x200001b8

080033f0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b084      	sub	sp, #16
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
 80033f8:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d10a      	bne.n	8003416 <vTaskPlaceOnEventList+0x26>
        __asm volatile
 8003400:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003404:	f383 8811 	msr	BASEPRI, r3
 8003408:	f3bf 8f6f 	isb	sy
 800340c:	f3bf 8f4f 	dsb	sy
 8003410:	60fb      	str	r3, [r7, #12]
    }
 8003412:	bf00      	nop
 8003414:	e7fe      	b.n	8003414 <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003416:	4b07      	ldr	r3, [pc, #28]	; (8003434 <vTaskPlaceOnEventList+0x44>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	3318      	adds	r3, #24
 800341c:	4619      	mov	r1, r3
 800341e:	6878      	ldr	r0, [r7, #4]
 8003420:	f7fe feeb 	bl	80021fa <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003424:	2101      	movs	r1, #1
 8003426:	6838      	ldr	r0, [r7, #0]
 8003428:	f000 fa6c 	bl	8003904 <prvAddCurrentTaskToDelayedList>
}
 800342c:	bf00      	nop
 800342e:	3710      	adds	r7, #16
 8003430:	46bd      	mov	sp, r7
 8003432:	bd80      	pop	{r7, pc}
 8003434:	200000bc 	.word	0x200000bc

08003438 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8003438:	b580      	push	{r7, lr}
 800343a:	b086      	sub	sp, #24
 800343c:	af00      	add	r7, sp, #0
 800343e:	60f8      	str	r0, [r7, #12]
 8003440:	60b9      	str	r1, [r7, #8]
 8003442:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d10a      	bne.n	8003460 <vTaskPlaceOnEventListRestricted+0x28>
        __asm volatile
 800344a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800344e:	f383 8811 	msr	BASEPRI, r3
 8003452:	f3bf 8f6f 	isb	sy
 8003456:	f3bf 8f4f 	dsb	sy
 800345a:	617b      	str	r3, [r7, #20]
    }
 800345c:	bf00      	nop
 800345e:	e7fe      	b.n	800345e <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003460:	4b0b      	ldr	r3, [pc, #44]	; (8003490 <vTaskPlaceOnEventListRestricted+0x58>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	3318      	adds	r3, #24
 8003466:	4619      	mov	r1, r3
 8003468:	68f8      	ldr	r0, [r7, #12]
 800346a:	f7fe fea2 	bl	80021b2 <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d002      	beq.n	800347a <vTaskPlaceOnEventListRestricted+0x42>
        {
            xTicksToWait = portMAX_DELAY;
 8003474:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003478:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 800347a:	2024      	movs	r0, #36	; 0x24
 800347c:	f001 fe32 	bl	80050e4 <SEGGER_SYSVIEW_RecordVoid>
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003480:	6879      	ldr	r1, [r7, #4]
 8003482:	68b8      	ldr	r0, [r7, #8]
 8003484:	f000 fa3e 	bl	8003904 <prvAddCurrentTaskToDelayedList>
    }
 8003488:	bf00      	nop
 800348a:	3718      	adds	r7, #24
 800348c:	46bd      	mov	sp, r7
 800348e:	bd80      	pop	{r7, pc}
 8003490:	200000bc 	.word	0x200000bc

08003494 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b086      	sub	sp, #24
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	68db      	ldr	r3, [r3, #12]
 80034a0:	68db      	ldr	r3, [r3, #12]
 80034a2:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 80034a4:	693b      	ldr	r3, [r7, #16]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d10a      	bne.n	80034c0 <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 80034aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034ae:	f383 8811 	msr	BASEPRI, r3
 80034b2:	f3bf 8f6f 	isb	sy
 80034b6:	f3bf 8f4f 	dsb	sy
 80034ba:	60fb      	str	r3, [r7, #12]
    }
 80034bc:	bf00      	nop
 80034be:	e7fe      	b.n	80034be <xTaskRemoveFromEventList+0x2a>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80034c0:	693b      	ldr	r3, [r7, #16]
 80034c2:	3318      	adds	r3, #24
 80034c4:	4618      	mov	r0, r3
 80034c6:	f7fe fed1 	bl	800226c <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80034ca:	4b1f      	ldr	r3, [pc, #124]	; (8003548 <xTaskRemoveFromEventList+0xb4>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d120      	bne.n	8003514 <xTaskRemoveFromEventList+0x80>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80034d2:	693b      	ldr	r3, [r7, #16]
 80034d4:	3304      	adds	r3, #4
 80034d6:	4618      	mov	r0, r3
 80034d8:	f7fe fec8 	bl	800226c <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 80034dc:	693b      	ldr	r3, [r7, #16]
 80034de:	4618      	mov	r0, r3
 80034e0:	f002 fb7a 	bl	8005bd8 <SEGGER_SYSVIEW_OnTaskStartReady>
 80034e4:	693b      	ldr	r3, [r7, #16]
 80034e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034e8:	2201      	movs	r2, #1
 80034ea:	409a      	lsls	r2, r3
 80034ec:	4b17      	ldr	r3, [pc, #92]	; (800354c <xTaskRemoveFromEventList+0xb8>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4313      	orrs	r3, r2
 80034f2:	4a16      	ldr	r2, [pc, #88]	; (800354c <xTaskRemoveFromEventList+0xb8>)
 80034f4:	6013      	str	r3, [r2, #0]
 80034f6:	693b      	ldr	r3, [r7, #16]
 80034f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034fa:	4613      	mov	r3, r2
 80034fc:	009b      	lsls	r3, r3, #2
 80034fe:	4413      	add	r3, r2
 8003500:	009b      	lsls	r3, r3, #2
 8003502:	4a13      	ldr	r2, [pc, #76]	; (8003550 <xTaskRemoveFromEventList+0xbc>)
 8003504:	441a      	add	r2, r3
 8003506:	693b      	ldr	r3, [r7, #16]
 8003508:	3304      	adds	r3, #4
 800350a:	4619      	mov	r1, r3
 800350c:	4610      	mov	r0, r2
 800350e:	f7fe fe50 	bl	80021b2 <vListInsertEnd>
 8003512:	e005      	b.n	8003520 <xTaskRemoveFromEventList+0x8c>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003514:	693b      	ldr	r3, [r7, #16]
 8003516:	3318      	adds	r3, #24
 8003518:	4619      	mov	r1, r3
 800351a:	480e      	ldr	r0, [pc, #56]	; (8003554 <xTaskRemoveFromEventList+0xc0>)
 800351c:	f7fe fe49 	bl	80021b2 <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003520:	693b      	ldr	r3, [r7, #16]
 8003522:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003524:	4b0c      	ldr	r3, [pc, #48]	; (8003558 <xTaskRemoveFromEventList+0xc4>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800352a:	429a      	cmp	r2, r3
 800352c:	d905      	bls.n	800353a <xTaskRemoveFromEventList+0xa6>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 800352e:	2301      	movs	r3, #1
 8003530:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8003532:	4b0a      	ldr	r3, [pc, #40]	; (800355c <xTaskRemoveFromEventList+0xc8>)
 8003534:	2201      	movs	r2, #1
 8003536:	601a      	str	r2, [r3, #0]
 8003538:	e001      	b.n	800353e <xTaskRemoveFromEventList+0xaa>
    }
    else
    {
        xReturn = pdFALSE;
 800353a:	2300      	movs	r3, #0
 800353c:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 800353e:	697b      	ldr	r3, [r7, #20]
}
 8003540:	4618      	mov	r0, r3
 8003542:	3718      	adds	r7, #24
 8003544:	46bd      	mov	sp, r7
 8003546:	bd80      	pop	{r7, pc}
 8003548:	200001bc 	.word	0x200001bc
 800354c:	2000019c 	.word	0x2000019c
 8003550:	200000c0 	.word	0x200000c0
 8003554:	20000154 	.word	0x20000154
 8003558:	200000bc 	.word	0x200000bc
 800355c:	200001a8 	.word	0x200001a8

08003560 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003560:	b480      	push	{r7}
 8003562:	b083      	sub	sp, #12
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003568:	4b06      	ldr	r3, [pc, #24]	; (8003584 <vTaskInternalSetTimeOutState+0x24>)
 800356a:	681a      	ldr	r2, [r3, #0]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8003570:	4b05      	ldr	r3, [pc, #20]	; (8003588 <vTaskInternalSetTimeOutState+0x28>)
 8003572:	681a      	ldr	r2, [r3, #0]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	605a      	str	r2, [r3, #4]
}
 8003578:	bf00      	nop
 800357a:	370c      	adds	r7, #12
 800357c:	46bd      	mov	sp, r7
 800357e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003582:	4770      	bx	lr
 8003584:	200001ac 	.word	0x200001ac
 8003588:	20000198 	.word	0x20000198

0800358c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b088      	sub	sp, #32
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
 8003594:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d10a      	bne.n	80035b2 <xTaskCheckForTimeOut+0x26>
        __asm volatile
 800359c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035a0:	f383 8811 	msr	BASEPRI, r3
 80035a4:	f3bf 8f6f 	isb	sy
 80035a8:	f3bf 8f4f 	dsb	sy
 80035ac:	613b      	str	r3, [r7, #16]
    }
 80035ae:	bf00      	nop
 80035b0:	e7fe      	b.n	80035b0 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d10a      	bne.n	80035ce <xTaskCheckForTimeOut+0x42>
        __asm volatile
 80035b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035bc:	f383 8811 	msr	BASEPRI, r3
 80035c0:	f3bf 8f6f 	isb	sy
 80035c4:	f3bf 8f4f 	dsb	sy
 80035c8:	60fb      	str	r3, [r7, #12]
    }
 80035ca:	bf00      	nop
 80035cc:	e7fe      	b.n	80035cc <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 80035ce:	f000 fed1 	bl	8004374 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80035d2:	4b1f      	ldr	r3, [pc, #124]	; (8003650 <xTaskCheckForTimeOut+0xc4>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	69ba      	ldr	r2, [r7, #24]
 80035de:	1ad3      	subs	r3, r2, r3
 80035e0:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 80035e2:	683b      	ldr	r3, [r7, #0]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80035ea:	d102      	bne.n	80035f2 <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 80035ec:	2300      	movs	r3, #0
 80035ee:	61fb      	str	r3, [r7, #28]
 80035f0:	e026      	b.n	8003640 <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681a      	ldr	r2, [r3, #0]
 80035f6:	4b17      	ldr	r3, [pc, #92]	; (8003654 <xTaskCheckForTimeOut+0xc8>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	429a      	cmp	r2, r3
 80035fc:	d00a      	beq.n	8003614 <xTaskCheckForTimeOut+0x88>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	69ba      	ldr	r2, [r7, #24]
 8003604:	429a      	cmp	r2, r3
 8003606:	d305      	bcc.n	8003614 <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8003608:	2301      	movs	r3, #1
 800360a:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	2200      	movs	r2, #0
 8003610:	601a      	str	r2, [r3, #0]
 8003612:	e015      	b.n	8003640 <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	697a      	ldr	r2, [r7, #20]
 800361a:	429a      	cmp	r2, r3
 800361c:	d20b      	bcs.n	8003636 <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	681a      	ldr	r2, [r3, #0]
 8003622:	697b      	ldr	r3, [r7, #20]
 8003624:	1ad2      	subs	r2, r2, r3
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	f7ff ff98 	bl	8003560 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8003630:	2300      	movs	r3, #0
 8003632:	61fb      	str	r3, [r7, #28]
 8003634:	e004      	b.n	8003640 <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	2200      	movs	r2, #0
 800363a:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 800363c:	2301      	movs	r3, #1
 800363e:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8003640:	f000 fec8 	bl	80043d4 <vPortExitCritical>

    return xReturn;
 8003644:	69fb      	ldr	r3, [r7, #28]
}
 8003646:	4618      	mov	r0, r3
 8003648:	3720      	adds	r7, #32
 800364a:	46bd      	mov	sp, r7
 800364c:	bd80      	pop	{r7, pc}
 800364e:	bf00      	nop
 8003650:	20000198 	.word	0x20000198
 8003654:	200001ac 	.word	0x200001ac

08003658 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003658:	b480      	push	{r7}
 800365a:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 800365c:	4b03      	ldr	r3, [pc, #12]	; (800366c <vTaskMissedYield+0x14>)
 800365e:	2201      	movs	r2, #1
 8003660:	601a      	str	r2, [r3, #0]
}
 8003662:	bf00      	nop
 8003664:	46bd      	mov	sp, r7
 8003666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366a:	4770      	bx	lr
 800366c:	200001a8 	.word	0x200001a8

08003670 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b082      	sub	sp, #8
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8003678:	f000 f84c 	bl	8003714 <prvCheckTasksWaitingTermination>
            {
                /* If we are not using preemption we keep forcing a task switch to
                 * see if any other task has become available.  If we are using
                 * preemption we don't need to do this as any task becoming available
                 * will automatically get the processor anyway. */
                taskYIELD();
 800367c:	4b04      	ldr	r3, [pc, #16]	; (8003690 <prvIdleTask+0x20>)
 800367e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003682:	601a      	str	r2, [r3, #0]
 8003684:	f3bf 8f4f 	dsb	sy
 8003688:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 800368c:	e7f4      	b.n	8003678 <prvIdleTask+0x8>
 800368e:	bf00      	nop
 8003690:	e000ed04 	.word	0xe000ed04

08003694 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b082      	sub	sp, #8
 8003698:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800369a:	2300      	movs	r3, #0
 800369c:	607b      	str	r3, [r7, #4]
 800369e:	e00c      	b.n	80036ba <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80036a0:	687a      	ldr	r2, [r7, #4]
 80036a2:	4613      	mov	r3, r2
 80036a4:	009b      	lsls	r3, r3, #2
 80036a6:	4413      	add	r3, r2
 80036a8:	009b      	lsls	r3, r3, #2
 80036aa:	4a12      	ldr	r2, [pc, #72]	; (80036f4 <prvInitialiseTaskLists+0x60>)
 80036ac:	4413      	add	r3, r2
 80036ae:	4618      	mov	r0, r3
 80036b0:	f7fe fd52 	bl	8002158 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	3301      	adds	r3, #1
 80036b8:	607b      	str	r3, [r7, #4]
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2b04      	cmp	r3, #4
 80036be:	d9ef      	bls.n	80036a0 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80036c0:	480d      	ldr	r0, [pc, #52]	; (80036f8 <prvInitialiseTaskLists+0x64>)
 80036c2:	f7fe fd49 	bl	8002158 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80036c6:	480d      	ldr	r0, [pc, #52]	; (80036fc <prvInitialiseTaskLists+0x68>)
 80036c8:	f7fe fd46 	bl	8002158 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80036cc:	480c      	ldr	r0, [pc, #48]	; (8003700 <prvInitialiseTaskLists+0x6c>)
 80036ce:	f7fe fd43 	bl	8002158 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 80036d2:	480c      	ldr	r0, [pc, #48]	; (8003704 <prvInitialiseTaskLists+0x70>)
 80036d4:	f7fe fd40 	bl	8002158 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 80036d8:	480b      	ldr	r0, [pc, #44]	; (8003708 <prvInitialiseTaskLists+0x74>)
 80036da:	f7fe fd3d 	bl	8002158 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 80036de:	4b0b      	ldr	r3, [pc, #44]	; (800370c <prvInitialiseTaskLists+0x78>)
 80036e0:	4a05      	ldr	r2, [pc, #20]	; (80036f8 <prvInitialiseTaskLists+0x64>)
 80036e2:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80036e4:	4b0a      	ldr	r3, [pc, #40]	; (8003710 <prvInitialiseTaskLists+0x7c>)
 80036e6:	4a05      	ldr	r2, [pc, #20]	; (80036fc <prvInitialiseTaskLists+0x68>)
 80036e8:	601a      	str	r2, [r3, #0]
}
 80036ea:	bf00      	nop
 80036ec:	3708      	adds	r7, #8
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bd80      	pop	{r7, pc}
 80036f2:	bf00      	nop
 80036f4:	200000c0 	.word	0x200000c0
 80036f8:	20000124 	.word	0x20000124
 80036fc:	20000138 	.word	0x20000138
 8003700:	20000154 	.word	0x20000154
 8003704:	20000168 	.word	0x20000168
 8003708:	20000180 	.word	0x20000180
 800370c:	2000014c 	.word	0x2000014c
 8003710:	20000150 	.word	0x20000150

08003714 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b082      	sub	sp, #8
 8003718:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800371a:	e019      	b.n	8003750 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 800371c:	f000 fe2a 	bl	8004374 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003720:	4b10      	ldr	r3, [pc, #64]	; (8003764 <prvCheckTasksWaitingTermination+0x50>)
 8003722:	68db      	ldr	r3, [r3, #12]
 8003724:	68db      	ldr	r3, [r3, #12]
 8003726:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	3304      	adds	r3, #4
 800372c:	4618      	mov	r0, r3
 800372e:	f7fe fd9d 	bl	800226c <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8003732:	4b0d      	ldr	r3, [pc, #52]	; (8003768 <prvCheckTasksWaitingTermination+0x54>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	3b01      	subs	r3, #1
 8003738:	4a0b      	ldr	r2, [pc, #44]	; (8003768 <prvCheckTasksWaitingTermination+0x54>)
 800373a:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 800373c:	4b0b      	ldr	r3, [pc, #44]	; (800376c <prvCheckTasksWaitingTermination+0x58>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	3b01      	subs	r3, #1
 8003742:	4a0a      	ldr	r2, [pc, #40]	; (800376c <prvCheckTasksWaitingTermination+0x58>)
 8003744:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8003746:	f000 fe45 	bl	80043d4 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 800374a:	6878      	ldr	r0, [r7, #4]
 800374c:	f000 f810 	bl	8003770 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003750:	4b06      	ldr	r3, [pc, #24]	; (800376c <prvCheckTasksWaitingTermination+0x58>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d1e1      	bne.n	800371c <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8003758:	bf00      	nop
 800375a:	bf00      	nop
 800375c:	3708      	adds	r7, #8
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}
 8003762:	bf00      	nop
 8003764:	20000168 	.word	0x20000168
 8003768:	20000194 	.word	0x20000194
 800376c:	2000017c 	.word	0x2000017c

08003770 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8003770:	b580      	push	{r7, lr}
 8003772:	b082      	sub	sp, #8
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800377c:	4618      	mov	r0, r3
 800377e:	f001 f805 	bl	800478c <vPortFree>
                vPortFree( pxTCB );
 8003782:	6878      	ldr	r0, [r7, #4]
 8003784:	f001 f802 	bl	800478c <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8003788:	bf00      	nop
 800378a:	3708      	adds	r7, #8
 800378c:	46bd      	mov	sp, r7
 800378e:	bd80      	pop	{r7, pc}

08003790 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003790:	b480      	push	{r7}
 8003792:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003794:	4b0a      	ldr	r3, [pc, #40]	; (80037c0 <prvResetNextTaskUnblockTime+0x30>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	2b00      	cmp	r3, #0
 800379c:	d104      	bne.n	80037a8 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 800379e:	4b09      	ldr	r3, [pc, #36]	; (80037c4 <prvResetNextTaskUnblockTime+0x34>)
 80037a0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80037a4:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80037a6:	e005      	b.n	80037b4 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80037a8:	4b05      	ldr	r3, [pc, #20]	; (80037c0 <prvResetNextTaskUnblockTime+0x30>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	68db      	ldr	r3, [r3, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a04      	ldr	r2, [pc, #16]	; (80037c4 <prvResetNextTaskUnblockTime+0x34>)
 80037b2:	6013      	str	r3, [r2, #0]
}
 80037b4:	bf00      	nop
 80037b6:	46bd      	mov	sp, r7
 80037b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037bc:	4770      	bx	lr
 80037be:	bf00      	nop
 80037c0:	2000014c 	.word	0x2000014c
 80037c4:	200001b4 	.word	0x200001b4

080037c8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 80037c8:	b480      	push	{r7}
 80037ca:	b083      	sub	sp, #12
 80037cc:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 80037ce:	4b0b      	ldr	r3, [pc, #44]	; (80037fc <xTaskGetSchedulerState+0x34>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d102      	bne.n	80037dc <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 80037d6:	2301      	movs	r3, #1
 80037d8:	607b      	str	r3, [r7, #4]
 80037da:	e008      	b.n	80037ee <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80037dc:	4b08      	ldr	r3, [pc, #32]	; (8003800 <xTaskGetSchedulerState+0x38>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d102      	bne.n	80037ea <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 80037e4:	2302      	movs	r3, #2
 80037e6:	607b      	str	r3, [r7, #4]
 80037e8:	e001      	b.n	80037ee <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 80037ea:	2300      	movs	r3, #0
 80037ec:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 80037ee:	687b      	ldr	r3, [r7, #4]
    }
 80037f0:	4618      	mov	r0, r3
 80037f2:	370c      	adds	r7, #12
 80037f4:	46bd      	mov	sp, r7
 80037f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fa:	4770      	bx	lr
 80037fc:	200001a0 	.word	0x200001a0
 8003800:	200001bc 	.word	0x200001bc

08003804 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8003804:	b580      	push	{r7, lr}
 8003806:	b086      	sub	sp, #24
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8003810:	2300      	movs	r3, #0
 8003812:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d068      	beq.n	80038ec <xTaskPriorityDisinherit+0xe8>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 800381a:	4b37      	ldr	r3, [pc, #220]	; (80038f8 <xTaskPriorityDisinherit+0xf4>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	693a      	ldr	r2, [r7, #16]
 8003820:	429a      	cmp	r2, r3
 8003822:	d00a      	beq.n	800383a <xTaskPriorityDisinherit+0x36>
        __asm volatile
 8003824:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003828:	f383 8811 	msr	BASEPRI, r3
 800382c:	f3bf 8f6f 	isb	sy
 8003830:	f3bf 8f4f 	dsb	sy
 8003834:	60fb      	str	r3, [r7, #12]
    }
 8003836:	bf00      	nop
 8003838:	e7fe      	b.n	8003838 <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 800383a:	693b      	ldr	r3, [r7, #16]
 800383c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800383e:	2b00      	cmp	r3, #0
 8003840:	d10a      	bne.n	8003858 <xTaskPriorityDisinherit+0x54>
        __asm volatile
 8003842:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003846:	f383 8811 	msr	BASEPRI, r3
 800384a:	f3bf 8f6f 	isb	sy
 800384e:	f3bf 8f4f 	dsb	sy
 8003852:	60bb      	str	r3, [r7, #8]
    }
 8003854:	bf00      	nop
 8003856:	e7fe      	b.n	8003856 <xTaskPriorityDisinherit+0x52>
            ( pxTCB->uxMutexesHeld )--;
 8003858:	693b      	ldr	r3, [r7, #16]
 800385a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800385c:	1e5a      	subs	r2, r3, #1
 800385e:	693b      	ldr	r3, [r7, #16]
 8003860:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003862:	693b      	ldr	r3, [r7, #16]
 8003864:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003866:	693b      	ldr	r3, [r7, #16]
 8003868:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800386a:	429a      	cmp	r2, r3
 800386c:	d03e      	beq.n	80038ec <xTaskPriorityDisinherit+0xe8>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800386e:	693b      	ldr	r3, [r7, #16]
 8003870:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003872:	2b00      	cmp	r3, #0
 8003874:	d13a      	bne.n	80038ec <xTaskPriorityDisinherit+0xe8>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003876:	693b      	ldr	r3, [r7, #16]
 8003878:	3304      	adds	r3, #4
 800387a:	4618      	mov	r0, r3
 800387c:	f7fe fcf6 	bl	800226c <uxListRemove>
 8003880:	4603      	mov	r3, r0
 8003882:	2b00      	cmp	r3, #0
 8003884:	d10a      	bne.n	800389c <xTaskPriorityDisinherit+0x98>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8003886:	693b      	ldr	r3, [r7, #16]
 8003888:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800388a:	2201      	movs	r2, #1
 800388c:	fa02 f303 	lsl.w	r3, r2, r3
 8003890:	43da      	mvns	r2, r3
 8003892:	4b1a      	ldr	r3, [pc, #104]	; (80038fc <xTaskPriorityDisinherit+0xf8>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4013      	ands	r3, r2
 8003898:	4a18      	ldr	r2, [pc, #96]	; (80038fc <xTaskPriorityDisinherit+0xf8>)
 800389a:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	4619      	mov	r1, r3
 80038a0:	204a      	movs	r0, #74	; 0x4a
 80038a2:	f001 fc3d 	bl	8005120 <SEGGER_SYSVIEW_RecordU32>
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 80038a6:	693b      	ldr	r3, [r7, #16]
 80038a8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80038aa:	693b      	ldr	r3, [r7, #16]
 80038ac:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80038ae:	693b      	ldr	r3, [r7, #16]
 80038b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038b2:	f1c3 0205 	rsb	r2, r3, #5
 80038b6:	693b      	ldr	r3, [r7, #16]
 80038b8:	619a      	str	r2, [r3, #24]
                    prvReaddTaskToReadyList( pxTCB );
 80038ba:	693b      	ldr	r3, [r7, #16]
 80038bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038be:	2201      	movs	r2, #1
 80038c0:	409a      	lsls	r2, r3
 80038c2:	4b0e      	ldr	r3, [pc, #56]	; (80038fc <xTaskPriorityDisinherit+0xf8>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	4313      	orrs	r3, r2
 80038c8:	4a0c      	ldr	r2, [pc, #48]	; (80038fc <xTaskPriorityDisinherit+0xf8>)
 80038ca:	6013      	str	r3, [r2, #0]
 80038cc:	693b      	ldr	r3, [r7, #16]
 80038ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038d0:	4613      	mov	r3, r2
 80038d2:	009b      	lsls	r3, r3, #2
 80038d4:	4413      	add	r3, r2
 80038d6:	009b      	lsls	r3, r3, #2
 80038d8:	4a09      	ldr	r2, [pc, #36]	; (8003900 <xTaskPriorityDisinherit+0xfc>)
 80038da:	441a      	add	r2, r3
 80038dc:	693b      	ldr	r3, [r7, #16]
 80038de:	3304      	adds	r3, #4
 80038e0:	4619      	mov	r1, r3
 80038e2:	4610      	mov	r0, r2
 80038e4:	f7fe fc65 	bl	80021b2 <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 80038e8:	2301      	movs	r3, #1
 80038ea:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 80038ec:	697b      	ldr	r3, [r7, #20]
    }
 80038ee:	4618      	mov	r0, r3
 80038f0:	3718      	adds	r7, #24
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bd80      	pop	{r7, pc}
 80038f6:	bf00      	nop
 80038f8:	200000bc 	.word	0x200000bc
 80038fc:	2000019c 	.word	0x2000019c
 8003900:	200000c0 	.word	0x200000c0

08003904 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b084      	sub	sp, #16
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
 800390c:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 800390e:	4b32      	ldr	r3, [pc, #200]	; (80039d8 <prvAddCurrentTaskToDelayedList+0xd4>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003914:	4b31      	ldr	r3, [pc, #196]	; (80039dc <prvAddCurrentTaskToDelayedList+0xd8>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	3304      	adds	r3, #4
 800391a:	4618      	mov	r0, r3
 800391c:	f7fe fca6 	bl	800226c <uxListRemove>
 8003920:	4603      	mov	r3, r0
 8003922:	2b00      	cmp	r3, #0
 8003924:	d10b      	bne.n	800393e <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8003926:	4b2d      	ldr	r3, [pc, #180]	; (80039dc <prvAddCurrentTaskToDelayedList+0xd8>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800392c:	2201      	movs	r2, #1
 800392e:	fa02 f303 	lsl.w	r3, r2, r3
 8003932:	43da      	mvns	r2, r3
 8003934:	4b2a      	ldr	r3, [pc, #168]	; (80039e0 <prvAddCurrentTaskToDelayedList+0xdc>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4013      	ands	r3, r2
 800393a:	4a29      	ldr	r2, [pc, #164]	; (80039e0 <prvAddCurrentTaskToDelayedList+0xdc>)
 800393c:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003944:	d110      	bne.n	8003968 <prvAddCurrentTaskToDelayedList+0x64>
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d00d      	beq.n	8003968 <prvAddCurrentTaskToDelayedList+0x64>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
				traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
 800394c:	4b23      	ldr	r3, [pc, #140]	; (80039dc <prvAddCurrentTaskToDelayedList+0xd8>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	211b      	movs	r1, #27
 8003952:	4618      	mov	r0, r3
 8003954:	f002 f982 	bl	8005c5c <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003958:	4b20      	ldr	r3, [pc, #128]	; (80039dc <prvAddCurrentTaskToDelayedList+0xd8>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	3304      	adds	r3, #4
 800395e:	4619      	mov	r1, r3
 8003960:	4820      	ldr	r0, [pc, #128]	; (80039e4 <prvAddCurrentTaskToDelayedList+0xe0>)
 8003962:	f7fe fc26 	bl	80021b2 <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 8003966:	e032      	b.n	80039ce <prvAddCurrentTaskToDelayedList+0xca>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8003968:	68fa      	ldr	r2, [r7, #12]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	4413      	add	r3, r2
 800396e:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003970:	4b1a      	ldr	r3, [pc, #104]	; (80039dc <prvAddCurrentTaskToDelayedList+0xd8>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	68ba      	ldr	r2, [r7, #8]
 8003976:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8003978:	68ba      	ldr	r2, [r7, #8]
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	429a      	cmp	r2, r3
 800397e:	d20f      	bcs.n	80039a0 <prvAddCurrentTaskToDelayedList+0x9c>
					traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 8003980:	4b16      	ldr	r3, [pc, #88]	; (80039dc <prvAddCurrentTaskToDelayedList+0xd8>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	2104      	movs	r1, #4
 8003986:	4618      	mov	r0, r3
 8003988:	f002 f968 	bl	8005c5c <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800398c:	4b16      	ldr	r3, [pc, #88]	; (80039e8 <prvAddCurrentTaskToDelayedList+0xe4>)
 800398e:	681a      	ldr	r2, [r3, #0]
 8003990:	4b12      	ldr	r3, [pc, #72]	; (80039dc <prvAddCurrentTaskToDelayedList+0xd8>)
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	3304      	adds	r3, #4
 8003996:	4619      	mov	r1, r3
 8003998:	4610      	mov	r0, r2
 800399a:	f7fe fc2e 	bl	80021fa <vListInsert>
}
 800399e:	e016      	b.n	80039ce <prvAddCurrentTaskToDelayedList+0xca>
					traceMOVED_TASK_TO_DELAYED_LIST();
 80039a0:	4b0e      	ldr	r3, [pc, #56]	; (80039dc <prvAddCurrentTaskToDelayedList+0xd8>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	2104      	movs	r1, #4
 80039a6:	4618      	mov	r0, r3
 80039a8:	f002 f958 	bl	8005c5c <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80039ac:	4b0f      	ldr	r3, [pc, #60]	; (80039ec <prvAddCurrentTaskToDelayedList+0xe8>)
 80039ae:	681a      	ldr	r2, [r3, #0]
 80039b0:	4b0a      	ldr	r3, [pc, #40]	; (80039dc <prvAddCurrentTaskToDelayedList+0xd8>)
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	3304      	adds	r3, #4
 80039b6:	4619      	mov	r1, r3
 80039b8:	4610      	mov	r0, r2
 80039ba:	f7fe fc1e 	bl	80021fa <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 80039be:	4b0c      	ldr	r3, [pc, #48]	; (80039f0 <prvAddCurrentTaskToDelayedList+0xec>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	68ba      	ldr	r2, [r7, #8]
 80039c4:	429a      	cmp	r2, r3
 80039c6:	d202      	bcs.n	80039ce <prvAddCurrentTaskToDelayedList+0xca>
                        xNextTaskUnblockTime = xTimeToWake;
 80039c8:	4a09      	ldr	r2, [pc, #36]	; (80039f0 <prvAddCurrentTaskToDelayedList+0xec>)
 80039ca:	68bb      	ldr	r3, [r7, #8]
 80039cc:	6013      	str	r3, [r2, #0]
}
 80039ce:	bf00      	nop
 80039d0:	3710      	adds	r7, #16
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}
 80039d6:	bf00      	nop
 80039d8:	20000198 	.word	0x20000198
 80039dc:	200000bc 	.word	0x200000bc
 80039e0:	2000019c 	.word	0x2000019c
 80039e4:	20000180 	.word	0x20000180
 80039e8:	20000150 	.word	0x20000150
 80039ec:	2000014c 	.word	0x2000014c
 80039f0:	200001b4 	.word	0x200001b4

080039f4 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b084      	sub	sp, #16
 80039f8:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 80039fa:	2300      	movs	r3, #0
 80039fc:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 80039fe:	f000 fad5 	bl	8003fac <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8003a02:	4b11      	ldr	r3, [pc, #68]	; (8003a48 <xTimerCreateTimerTask+0x54>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d00b      	beq.n	8003a22 <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 8003a0a:	4b10      	ldr	r3, [pc, #64]	; (8003a4c <xTimerCreateTimerTask+0x58>)
 8003a0c:	9301      	str	r3, [sp, #4]
 8003a0e:	2302      	movs	r3, #2
 8003a10:	9300      	str	r3, [sp, #0]
 8003a12:	2300      	movs	r3, #0
 8003a14:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003a18:	490d      	ldr	r1, [pc, #52]	; (8003a50 <xTimerCreateTimerTask+0x5c>)
 8003a1a:	480e      	ldr	r0, [pc, #56]	; (8003a54 <xTimerCreateTimerTask+0x60>)
 8003a1c:	f7ff f97c 	bl	8002d18 <xTaskCreate>
 8003a20:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d10a      	bne.n	8003a3e <xTimerCreateTimerTask+0x4a>
        __asm volatile
 8003a28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a2c:	f383 8811 	msr	BASEPRI, r3
 8003a30:	f3bf 8f6f 	isb	sy
 8003a34:	f3bf 8f4f 	dsb	sy
 8003a38:	603b      	str	r3, [r7, #0]
    }
 8003a3a:	bf00      	nop
 8003a3c:	e7fe      	b.n	8003a3c <xTimerCreateTimerTask+0x48>
        return xReturn;
 8003a3e:	687b      	ldr	r3, [r7, #4]
    }
 8003a40:	4618      	mov	r0, r3
 8003a42:	3708      	adds	r7, #8
 8003a44:	46bd      	mov	sp, r7
 8003a46:	bd80      	pop	{r7, pc}
 8003a48:	200001f0 	.word	0x200001f0
 8003a4c:	200001f4 	.word	0x200001f4
 8003a50:	08006090 	.word	0x08006090
 8003a54:	08003b8d 	.word	0x08003b8d

08003a58 <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b08a      	sub	sp, #40	; 0x28
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	60f8      	str	r0, [r7, #12]
 8003a60:	60b9      	str	r1, [r7, #8]
 8003a62:	607a      	str	r2, [r7, #4]
 8003a64:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 8003a66:	2300      	movs	r3, #0
 8003a68:	627b      	str	r3, [r7, #36]	; 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d10a      	bne.n	8003a86 <xTimerGenericCommand+0x2e>
        __asm volatile
 8003a70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a74:	f383 8811 	msr	BASEPRI, r3
 8003a78:	f3bf 8f6f 	isb	sy
 8003a7c:	f3bf 8f4f 	dsb	sy
 8003a80:	623b      	str	r3, [r7, #32]
    }
 8003a82:	bf00      	nop
 8003a84:	e7fe      	b.n	8003a84 <xTimerGenericCommand+0x2c>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 8003a86:	4b1a      	ldr	r3, [pc, #104]	; (8003af0 <xTimerGenericCommand+0x98>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d02a      	beq.n	8003ae4 <xTimerGenericCommand+0x8c>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 8003a8e:	68bb      	ldr	r3, [r7, #8]
 8003a90:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003a9a:	68bb      	ldr	r3, [r7, #8]
 8003a9c:	2b05      	cmp	r3, #5
 8003a9e:	dc18      	bgt.n	8003ad2 <xTimerGenericCommand+0x7a>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003aa0:	f7ff fe92 	bl	80037c8 <xTaskGetSchedulerState>
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	2b02      	cmp	r3, #2
 8003aa8:	d109      	bne.n	8003abe <xTimerGenericCommand+0x66>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003aaa:	4b11      	ldr	r3, [pc, #68]	; (8003af0 <xTimerGenericCommand+0x98>)
 8003aac:	6818      	ldr	r0, [r3, #0]
 8003aae:	f107 0114 	add.w	r1, r7, #20
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ab6:	f7fe fce7 	bl	8002488 <xQueueGenericSend>
 8003aba:	6278      	str	r0, [r7, #36]	; 0x24
 8003abc:	e012      	b.n	8003ae4 <xTimerGenericCommand+0x8c>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003abe:	4b0c      	ldr	r3, [pc, #48]	; (8003af0 <xTimerGenericCommand+0x98>)
 8003ac0:	6818      	ldr	r0, [r3, #0]
 8003ac2:	f107 0114 	add.w	r1, r7, #20
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	2200      	movs	r2, #0
 8003aca:	f7fe fcdd 	bl	8002488 <xQueueGenericSend>
 8003ace:	6278      	str	r0, [r7, #36]	; 0x24
 8003ad0:	e008      	b.n	8003ae4 <xTimerGenericCommand+0x8c>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003ad2:	4b07      	ldr	r3, [pc, #28]	; (8003af0 <xTimerGenericCommand+0x98>)
 8003ad4:	6818      	ldr	r0, [r3, #0]
 8003ad6:	f107 0114 	add.w	r1, r7, #20
 8003ada:	2300      	movs	r3, #0
 8003adc:	683a      	ldr	r2, [r7, #0]
 8003ade:	f7fe fde1 	bl	80026a4 <xQueueGenericSendFromISR>
 8003ae2:	6278      	str	r0, [r7, #36]	; 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8003ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	3728      	adds	r7, #40	; 0x28
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bd80      	pop	{r7, pc}
 8003aee:	bf00      	nop
 8003af0:	200001f0 	.word	0x200001f0

08003af4 <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b088      	sub	sp, #32
 8003af8:	af02      	add	r7, sp, #8
 8003afa:	6078      	str	r0, [r7, #4]
 8003afc:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003afe:	4b22      	ldr	r3, [pc, #136]	; (8003b88 <prvProcessExpiredTimer+0x94>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	68db      	ldr	r3, [r3, #12]
 8003b04:	68db      	ldr	r3, [r3, #12]
 8003b06:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003b08:	697b      	ldr	r3, [r7, #20]
 8003b0a:	3304      	adds	r3, #4
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	f7fe fbad 	bl	800226c <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003b12:	697b      	ldr	r3, [r7, #20]
 8003b14:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003b18:	f003 0304 	and.w	r3, r3, #4
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d022      	beq.n	8003b66 <prvProcessExpiredTimer+0x72>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003b20:	697b      	ldr	r3, [r7, #20]
 8003b22:	699a      	ldr	r2, [r3, #24]
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	18d1      	adds	r1, r2, r3
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	683a      	ldr	r2, [r7, #0]
 8003b2c:	6978      	ldr	r0, [r7, #20]
 8003b2e:	f000 f8d1 	bl	8003cd4 <prvInsertTimerInActiveList>
 8003b32:	4603      	mov	r3, r0
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d01f      	beq.n	8003b78 <prvProcessExpiredTimer+0x84>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003b38:	2300      	movs	r3, #0
 8003b3a:	9300      	str	r3, [sp, #0]
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	687a      	ldr	r2, [r7, #4]
 8003b40:	2100      	movs	r1, #0
 8003b42:	6978      	ldr	r0, [r7, #20]
 8003b44:	f7ff ff88 	bl	8003a58 <xTimerGenericCommand>
 8003b48:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 8003b4a:	693b      	ldr	r3, [r7, #16]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d113      	bne.n	8003b78 <prvProcessExpiredTimer+0x84>
        __asm volatile
 8003b50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b54:	f383 8811 	msr	BASEPRI, r3
 8003b58:	f3bf 8f6f 	isb	sy
 8003b5c:	f3bf 8f4f 	dsb	sy
 8003b60:	60fb      	str	r3, [r7, #12]
    }
 8003b62:	bf00      	nop
 8003b64:	e7fe      	b.n	8003b64 <prvProcessExpiredTimer+0x70>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003b66:	697b      	ldr	r3, [r7, #20]
 8003b68:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003b6c:	f023 0301 	bic.w	r3, r3, #1
 8003b70:	b2da      	uxtb	r2, r3
 8003b72:	697b      	ldr	r3, [r7, #20]
 8003b74:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003b78:	697b      	ldr	r3, [r7, #20]
 8003b7a:	6a1b      	ldr	r3, [r3, #32]
 8003b7c:	6978      	ldr	r0, [r7, #20]
 8003b7e:	4798      	blx	r3
    }
 8003b80:	bf00      	nop
 8003b82:	3718      	adds	r7, #24
 8003b84:	46bd      	mov	sp, r7
 8003b86:	bd80      	pop	{r7, pc}
 8003b88:	200001e8 	.word	0x200001e8

08003b8c <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b084      	sub	sp, #16
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003b94:	f107 0308 	add.w	r3, r7, #8
 8003b98:	4618      	mov	r0, r3
 8003b9a:	f000 f857 	bl	8003c4c <prvGetNextExpireTime>
 8003b9e:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003ba0:	68bb      	ldr	r3, [r7, #8]
 8003ba2:	4619      	mov	r1, r3
 8003ba4:	68f8      	ldr	r0, [r7, #12]
 8003ba6:	f000 f803 	bl	8003bb0 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8003baa:	f000 f8d5 	bl	8003d58 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003bae:	e7f1      	b.n	8003b94 <prvTimerTask+0x8>

08003bb0 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b084      	sub	sp, #16
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
 8003bb8:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8003bba:	f7ff fa65 	bl	8003088 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003bbe:	f107 0308 	add.w	r3, r7, #8
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	f000 f866 	bl	8003c94 <prvSampleTimeNow>
 8003bc8:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8003bca:	68bb      	ldr	r3, [r7, #8]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d130      	bne.n	8003c32 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d10a      	bne.n	8003bec <prvProcessTimerOrBlockTask+0x3c>
 8003bd6:	687a      	ldr	r2, [r7, #4]
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	429a      	cmp	r2, r3
 8003bdc:	d806      	bhi.n	8003bec <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8003bde:	f7ff fa61 	bl	80030a4 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003be2:	68f9      	ldr	r1, [r7, #12]
 8003be4:	6878      	ldr	r0, [r7, #4]
 8003be6:	f7ff ff85 	bl	8003af4 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8003bea:	e024      	b.n	8003c36 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d008      	beq.n	8003c04 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003bf2:	4b13      	ldr	r3, [pc, #76]	; (8003c40 <prvProcessTimerOrBlockTask+0x90>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d101      	bne.n	8003c00 <prvProcessTimerOrBlockTask+0x50>
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	e000      	b.n	8003c02 <prvProcessTimerOrBlockTask+0x52>
 8003c00:	2300      	movs	r3, #0
 8003c02:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003c04:	4b0f      	ldr	r3, [pc, #60]	; (8003c44 <prvProcessTimerOrBlockTask+0x94>)
 8003c06:	6818      	ldr	r0, [r3, #0]
 8003c08:	687a      	ldr	r2, [r7, #4]
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	1ad3      	subs	r3, r2, r3
 8003c0e:	683a      	ldr	r2, [r7, #0]
 8003c10:	4619      	mov	r1, r3
 8003c12:	f7ff f84d 	bl	8002cb0 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8003c16:	f7ff fa45 	bl	80030a4 <xTaskResumeAll>
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d10a      	bne.n	8003c36 <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8003c20:	4b09      	ldr	r3, [pc, #36]	; (8003c48 <prvProcessTimerOrBlockTask+0x98>)
 8003c22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003c26:	601a      	str	r2, [r3, #0]
 8003c28:	f3bf 8f4f 	dsb	sy
 8003c2c:	f3bf 8f6f 	isb	sy
    }
 8003c30:	e001      	b.n	8003c36 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8003c32:	f7ff fa37 	bl	80030a4 <xTaskResumeAll>
    }
 8003c36:	bf00      	nop
 8003c38:	3710      	adds	r7, #16
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	bd80      	pop	{r7, pc}
 8003c3e:	bf00      	nop
 8003c40:	200001ec 	.word	0x200001ec
 8003c44:	200001f0 	.word	0x200001f0
 8003c48:	e000ed04 	.word	0xe000ed04

08003c4c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8003c4c:	b480      	push	{r7}
 8003c4e:	b085      	sub	sp, #20
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003c54:	4b0e      	ldr	r3, [pc, #56]	; (8003c90 <prvGetNextExpireTime+0x44>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d101      	bne.n	8003c62 <prvGetNextExpireTime+0x16>
 8003c5e:	2201      	movs	r2, #1
 8003c60:	e000      	b.n	8003c64 <prvGetNextExpireTime+0x18>
 8003c62:	2200      	movs	r2, #0
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d105      	bne.n	8003c7c <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003c70:	4b07      	ldr	r3, [pc, #28]	; (8003c90 <prvGetNextExpireTime+0x44>)
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	68db      	ldr	r3, [r3, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	60fb      	str	r3, [r7, #12]
 8003c7a:	e001      	b.n	8003c80 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8003c80:	68fb      	ldr	r3, [r7, #12]
    }
 8003c82:	4618      	mov	r0, r3
 8003c84:	3714      	adds	r7, #20
 8003c86:	46bd      	mov	sp, r7
 8003c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8c:	4770      	bx	lr
 8003c8e:	bf00      	nop
 8003c90:	200001e8 	.word	0x200001e8

08003c94 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b084      	sub	sp, #16
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8003c9c:	f7ff fa94 	bl	80031c8 <xTaskGetTickCount>
 8003ca0:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8003ca2:	4b0b      	ldr	r3, [pc, #44]	; (8003cd0 <prvSampleTimeNow+0x3c>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	68fa      	ldr	r2, [r7, #12]
 8003ca8:	429a      	cmp	r2, r3
 8003caa:	d205      	bcs.n	8003cb8 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8003cac:	f000 f91a 	bl	8003ee4 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2201      	movs	r2, #1
 8003cb4:	601a      	str	r2, [r3, #0]
 8003cb6:	e002      	b.n	8003cbe <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2200      	movs	r2, #0
 8003cbc:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8003cbe:	4a04      	ldr	r2, [pc, #16]	; (8003cd0 <prvSampleTimeNow+0x3c>)
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
    }
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	3710      	adds	r7, #16
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bd80      	pop	{r7, pc}
 8003cce:	bf00      	nop
 8003cd0:	200001f8 	.word	0x200001f8

08003cd4 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b086      	sub	sp, #24
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	60f8      	str	r0, [r7, #12]
 8003cdc:	60b9      	str	r1, [r7, #8]
 8003cde:	607a      	str	r2, [r7, #4]
 8003ce0:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	68ba      	ldr	r2, [r7, #8]
 8003cea:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	68fa      	ldr	r2, [r7, #12]
 8003cf0:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8003cf2:	68ba      	ldr	r2, [r7, #8]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	429a      	cmp	r2, r3
 8003cf8:	d812      	bhi.n	8003d20 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003cfa:	687a      	ldr	r2, [r7, #4]
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	1ad2      	subs	r2, r2, r3
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	699b      	ldr	r3, [r3, #24]
 8003d04:	429a      	cmp	r2, r3
 8003d06:	d302      	bcc.n	8003d0e <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	617b      	str	r3, [r7, #20]
 8003d0c:	e01b      	b.n	8003d46 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003d0e:	4b10      	ldr	r3, [pc, #64]	; (8003d50 <prvInsertTimerInActiveList+0x7c>)
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	3304      	adds	r3, #4
 8003d16:	4619      	mov	r1, r3
 8003d18:	4610      	mov	r0, r2
 8003d1a:	f7fe fa6e 	bl	80021fa <vListInsert>
 8003d1e:	e012      	b.n	8003d46 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003d20:	687a      	ldr	r2, [r7, #4]
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	429a      	cmp	r2, r3
 8003d26:	d206      	bcs.n	8003d36 <prvInsertTimerInActiveList+0x62>
 8003d28:	68ba      	ldr	r2, [r7, #8]
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	429a      	cmp	r2, r3
 8003d2e:	d302      	bcc.n	8003d36 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8003d30:	2301      	movs	r3, #1
 8003d32:	617b      	str	r3, [r7, #20]
 8003d34:	e007      	b.n	8003d46 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003d36:	4b07      	ldr	r3, [pc, #28]	; (8003d54 <prvInsertTimerInActiveList+0x80>)
 8003d38:	681a      	ldr	r2, [r3, #0]
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	3304      	adds	r3, #4
 8003d3e:	4619      	mov	r1, r3
 8003d40:	4610      	mov	r0, r2
 8003d42:	f7fe fa5a 	bl	80021fa <vListInsert>
            }
        }

        return xProcessTimerNow;
 8003d46:	697b      	ldr	r3, [r7, #20]
    }
 8003d48:	4618      	mov	r0, r3
 8003d4a:	3718      	adds	r7, #24
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	bd80      	pop	{r7, pc}
 8003d50:	200001ec 	.word	0x200001ec
 8003d54:	200001e8 	.word	0x200001e8

08003d58 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b08c      	sub	sp, #48	; 0x30
 8003d5c:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003d5e:	e0ae      	b.n	8003ebe <prvProcessReceivedCommands+0x166>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003d60:	68bb      	ldr	r3, [r7, #8]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	f2c0 80aa 	blt.w	8003ebc <prvProcessReceivedCommands+0x164>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003d68:	693b      	ldr	r3, [r7, #16]
 8003d6a:	627b      	str	r3, [r7, #36]	; 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8003d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d6e:	695b      	ldr	r3, [r3, #20]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d004      	beq.n	8003d7e <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d76:	3304      	adds	r3, #4
 8003d78:	4618      	mov	r0, r3
 8003d7a:	f7fe fa77 	bl	800226c <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003d7e:	1d3b      	adds	r3, r7, #4
 8003d80:	4618      	mov	r0, r3
 8003d82:	f7ff ff87 	bl	8003c94 <prvSampleTimeNow>
 8003d86:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 8003d88:	68bb      	ldr	r3, [r7, #8]
 8003d8a:	2b09      	cmp	r3, #9
 8003d8c:	f200 8097 	bhi.w	8003ebe <prvProcessReceivedCommands+0x166>
 8003d90:	a201      	add	r2, pc, #4	; (adr r2, 8003d98 <prvProcessReceivedCommands+0x40>)
 8003d92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d96:	bf00      	nop
 8003d98:	08003dc1 	.word	0x08003dc1
 8003d9c:	08003dc1 	.word	0x08003dc1
 8003da0:	08003dc1 	.word	0x08003dc1
 8003da4:	08003e35 	.word	0x08003e35
 8003da8:	08003e49 	.word	0x08003e49
 8003dac:	08003e93 	.word	0x08003e93
 8003db0:	08003dc1 	.word	0x08003dc1
 8003db4:	08003dc1 	.word	0x08003dc1
 8003db8:	08003e35 	.word	0x08003e35
 8003dbc:	08003e49 	.word	0x08003e49
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dc2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003dc6:	f043 0301 	orr.w	r3, r3, #1
 8003dca:	b2da      	uxtb	r2, r3
 8003dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dce:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003dd2:	68fa      	ldr	r2, [r7, #12]
 8003dd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dd6:	699b      	ldr	r3, [r3, #24]
 8003dd8:	18d1      	adds	r1, r2, r3
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	6a3a      	ldr	r2, [r7, #32]
 8003dde:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003de0:	f7ff ff78 	bl	8003cd4 <prvInsertTimerInActiveList>
 8003de4:	4603      	mov	r3, r0
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d069      	beq.n	8003ebe <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dec:	6a1b      	ldr	r3, [r3, #32]
 8003dee:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003df0:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003df4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003df8:	f003 0304 	and.w	r3, r3, #4
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d05e      	beq.n	8003ebe <prvProcessReceivedCommands+0x166>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8003e00:	68fa      	ldr	r2, [r7, #12]
 8003e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e04:	699b      	ldr	r3, [r3, #24]
 8003e06:	441a      	add	r2, r3
 8003e08:	2300      	movs	r3, #0
 8003e0a:	9300      	str	r3, [sp, #0]
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	2100      	movs	r1, #0
 8003e10:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003e12:	f7ff fe21 	bl	8003a58 <xTimerGenericCommand>
 8003e16:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 8003e18:	69fb      	ldr	r3, [r7, #28]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d14f      	bne.n	8003ebe <prvProcessReceivedCommands+0x166>
        __asm volatile
 8003e1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e22:	f383 8811 	msr	BASEPRI, r3
 8003e26:	f3bf 8f6f 	isb	sy
 8003e2a:	f3bf 8f4f 	dsb	sy
 8003e2e:	61bb      	str	r3, [r7, #24]
    }
 8003e30:	bf00      	nop
 8003e32:	e7fe      	b.n	8003e32 <prvProcessReceivedCommands+0xda>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003e34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e36:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003e3a:	f023 0301 	bic.w	r3, r3, #1
 8003e3e:	b2da      	uxtb	r2, r3
 8003e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e42:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 8003e46:	e03a      	b.n	8003ebe <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e4a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003e4e:	f043 0301 	orr.w	r3, r3, #1
 8003e52:	b2da      	uxtb	r2, r3
 8003e54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e56:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8003e5a:	68fa      	ldr	r2, [r7, #12]
 8003e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e5e:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003e60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e62:	699b      	ldr	r3, [r3, #24]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d10a      	bne.n	8003e7e <prvProcessReceivedCommands+0x126>
        __asm volatile
 8003e68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e6c:	f383 8811 	msr	BASEPRI, r3
 8003e70:	f3bf 8f6f 	isb	sy
 8003e74:	f3bf 8f4f 	dsb	sy
 8003e78:	617b      	str	r3, [r7, #20]
    }
 8003e7a:	bf00      	nop
 8003e7c:	e7fe      	b.n	8003e7c <prvProcessReceivedCommands+0x124>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e80:	699a      	ldr	r2, [r3, #24]
 8003e82:	6a3b      	ldr	r3, [r7, #32]
 8003e84:	18d1      	adds	r1, r2, r3
 8003e86:	6a3b      	ldr	r3, [r7, #32]
 8003e88:	6a3a      	ldr	r2, [r7, #32]
 8003e8a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003e8c:	f7ff ff22 	bl	8003cd4 <prvInsertTimerInActiveList>
                        break;
 8003e90:	e015      	b.n	8003ebe <prvProcessReceivedCommands+0x166>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8003e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e94:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003e98:	f003 0302 	and.w	r3, r3, #2
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d103      	bne.n	8003ea8 <prvProcessReceivedCommands+0x150>
                                {
                                    vPortFree( pxTimer );
 8003ea0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003ea2:	f000 fc73 	bl	800478c <vPortFree>
 8003ea6:	e00a      	b.n	8003ebe <prvProcessReceivedCommands+0x166>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003ea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eaa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003eae:	f023 0301 	bic.w	r3, r3, #1
 8003eb2:	b2da      	uxtb	r2, r3
 8003eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eb6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8003eba:	e000      	b.n	8003ebe <prvProcessReceivedCommands+0x166>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 8003ebc:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003ebe:	4b08      	ldr	r3, [pc, #32]	; (8003ee0 <prvProcessReceivedCommands+0x188>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f107 0108 	add.w	r1, r7, #8
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	4618      	mov	r0, r3
 8003eca:	f7fe fca9 	bl	8002820 <xQueueReceive>
 8003ece:	4603      	mov	r3, r0
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	f47f af45 	bne.w	8003d60 <prvProcessReceivedCommands+0x8>
        }
    }
 8003ed6:	bf00      	nop
 8003ed8:	bf00      	nop
 8003eda:	3728      	adds	r7, #40	; 0x28
 8003edc:	46bd      	mov	sp, r7
 8003ede:	bd80      	pop	{r7, pc}
 8003ee0:	200001f0 	.word	0x200001f0

08003ee4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b088      	sub	sp, #32
 8003ee8:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003eea:	e048      	b.n	8003f7e <prvSwitchTimerLists+0x9a>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003eec:	4b2d      	ldr	r3, [pc, #180]	; (8003fa4 <prvSwitchTimerLists+0xc0>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	68db      	ldr	r3, [r3, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	613b      	str	r3, [r7, #16]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003ef6:	4b2b      	ldr	r3, [pc, #172]	; (8003fa4 <prvSwitchTimerLists+0xc0>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	68db      	ldr	r3, [r3, #12]
 8003efc:	68db      	ldr	r3, [r3, #12]
 8003efe:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	3304      	adds	r3, #4
 8003f04:	4618      	mov	r0, r3
 8003f06:	f7fe f9b1 	bl	800226c <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	6a1b      	ldr	r3, [r3, #32]
 8003f0e:	68f8      	ldr	r0, [r7, #12]
 8003f10:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003f18:	f003 0304 	and.w	r3, r3, #4
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d02e      	beq.n	8003f7e <prvSwitchTimerLists+0x9a>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	699b      	ldr	r3, [r3, #24]
 8003f24:	693a      	ldr	r2, [r7, #16]
 8003f26:	4413      	add	r3, r2
 8003f28:	60bb      	str	r3, [r7, #8]

                if( xReloadTime > xNextExpireTime )
 8003f2a:	68ba      	ldr	r2, [r7, #8]
 8003f2c:	693b      	ldr	r3, [r7, #16]
 8003f2e:	429a      	cmp	r2, r3
 8003f30:	d90e      	bls.n	8003f50 <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	68ba      	ldr	r2, [r7, #8]
 8003f36:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	68fa      	ldr	r2, [r7, #12]
 8003f3c:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003f3e:	4b19      	ldr	r3, [pc, #100]	; (8003fa4 <prvSwitchTimerLists+0xc0>)
 8003f40:	681a      	ldr	r2, [r3, #0]
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	3304      	adds	r3, #4
 8003f46:	4619      	mov	r1, r3
 8003f48:	4610      	mov	r0, r2
 8003f4a:	f7fe f956 	bl	80021fa <vListInsert>
 8003f4e:	e016      	b.n	8003f7e <prvSwitchTimerLists+0x9a>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003f50:	2300      	movs	r3, #0
 8003f52:	9300      	str	r3, [sp, #0]
 8003f54:	2300      	movs	r3, #0
 8003f56:	693a      	ldr	r2, [r7, #16]
 8003f58:	2100      	movs	r1, #0
 8003f5a:	68f8      	ldr	r0, [r7, #12]
 8003f5c:	f7ff fd7c 	bl	8003a58 <xTimerGenericCommand>
 8003f60:	6078      	str	r0, [r7, #4]
                    configASSERT( xResult );
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d10a      	bne.n	8003f7e <prvSwitchTimerLists+0x9a>
        __asm volatile
 8003f68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f6c:	f383 8811 	msr	BASEPRI, r3
 8003f70:	f3bf 8f6f 	isb	sy
 8003f74:	f3bf 8f4f 	dsb	sy
 8003f78:	603b      	str	r3, [r7, #0]
    }
 8003f7a:	bf00      	nop
 8003f7c:	e7fe      	b.n	8003f7c <prvSwitchTimerLists+0x98>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003f7e:	4b09      	ldr	r3, [pc, #36]	; (8003fa4 <prvSwitchTimerLists+0xc0>)
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d1b1      	bne.n	8003eec <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 8003f88:	4b06      	ldr	r3, [pc, #24]	; (8003fa4 <prvSwitchTimerLists+0xc0>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList = pxOverflowTimerList;
 8003f8e:	4b06      	ldr	r3, [pc, #24]	; (8003fa8 <prvSwitchTimerLists+0xc4>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	4a04      	ldr	r2, [pc, #16]	; (8003fa4 <prvSwitchTimerLists+0xc0>)
 8003f94:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8003f96:	4a04      	ldr	r2, [pc, #16]	; (8003fa8 <prvSwitchTimerLists+0xc4>)
 8003f98:	697b      	ldr	r3, [r7, #20]
 8003f9a:	6013      	str	r3, [r2, #0]
    }
 8003f9c:	bf00      	nop
 8003f9e:	3718      	adds	r7, #24
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	bd80      	pop	{r7, pc}
 8003fa4:	200001e8 	.word	0x200001e8
 8003fa8:	200001ec 	.word	0x200001ec

08003fac <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8003fac:	b580      	push	{r7, lr}
 8003fae:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8003fb0:	f000 f9e0 	bl	8004374 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8003fb4:	4b12      	ldr	r3, [pc, #72]	; (8004000 <prvCheckForValidListAndQueue+0x54>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d11d      	bne.n	8003ff8 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8003fbc:	4811      	ldr	r0, [pc, #68]	; (8004004 <prvCheckForValidListAndQueue+0x58>)
 8003fbe:	f7fe f8cb 	bl	8002158 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8003fc2:	4811      	ldr	r0, [pc, #68]	; (8004008 <prvCheckForValidListAndQueue+0x5c>)
 8003fc4:	f7fe f8c8 	bl	8002158 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8003fc8:	4b10      	ldr	r3, [pc, #64]	; (800400c <prvCheckForValidListAndQueue+0x60>)
 8003fca:	4a0e      	ldr	r2, [pc, #56]	; (8004004 <prvCheckForValidListAndQueue+0x58>)
 8003fcc:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8003fce:	4b10      	ldr	r3, [pc, #64]	; (8004010 <prvCheckForValidListAndQueue+0x64>)
 8003fd0:	4a0d      	ldr	r2, [pc, #52]	; (8004008 <prvCheckForValidListAndQueue+0x5c>)
 8003fd2:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	210c      	movs	r1, #12
 8003fd8:	200a      	movs	r0, #10
 8003fda:	f7fe f9cc 	bl	8002376 <xQueueGenericCreate>
 8003fde:	4603      	mov	r3, r0
 8003fe0:	4a07      	ldr	r2, [pc, #28]	; (8004000 <prvCheckForValidListAndQueue+0x54>)
 8003fe2:	6013      	str	r3, [r2, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 8003fe4:	4b06      	ldr	r3, [pc, #24]	; (8004000 <prvCheckForValidListAndQueue+0x54>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d005      	beq.n	8003ff8 <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8003fec:	4b04      	ldr	r3, [pc, #16]	; (8004000 <prvCheckForValidListAndQueue+0x54>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	4908      	ldr	r1, [pc, #32]	; (8004014 <prvCheckForValidListAndQueue+0x68>)
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	f7fe fe2a 	bl	8002c4c <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8003ff8:	f000 f9ec 	bl	80043d4 <vPortExitCritical>
    }
 8003ffc:	bf00      	nop
 8003ffe:	bd80      	pop	{r7, pc}
 8004000:	200001f0 	.word	0x200001f0
 8004004:	200001c0 	.word	0x200001c0
 8004008:	200001d4 	.word	0x200001d4
 800400c:	200001e8 	.word	0x200001e8
 8004010:	200001ec 	.word	0x200001ec
 8004014:	08006098 	.word	0x08006098

08004018 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8004018:	b480      	push	{r7}
 800401a:	b085      	sub	sp, #20
 800401c:	af00      	add	r7, sp, #0
 800401e:	60f8      	str	r0, [r7, #12]
 8004020:	60b9      	str	r1, [r7, #8]
 8004022:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	3b04      	subs	r3, #4
 8004028:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004030:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	3b04      	subs	r3, #4
 8004036:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8004038:	68bb      	ldr	r3, [r7, #8]
 800403a:	f023 0201 	bic.w	r2, r3, #1
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	3b04      	subs	r3, #4
 8004046:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8004048:	4a0c      	ldr	r2, [pc, #48]	; (800407c <pxPortInitialiseStack+0x64>)
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	3b14      	subs	r3, #20
 8004052:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8004054:	687a      	ldr	r2, [r7, #4]
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	3b04      	subs	r3, #4
 800405e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	f06f 0202 	mvn.w	r2, #2
 8004066:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	3b20      	subs	r3, #32
 800406c:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 800406e:	68fb      	ldr	r3, [r7, #12]
}
 8004070:	4618      	mov	r0, r3
 8004072:	3714      	adds	r7, #20
 8004074:	46bd      	mov	sp, r7
 8004076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407a:	4770      	bx	lr
 800407c:	08004081 	.word	0x08004081

08004080 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004080:	b480      	push	{r7}
 8004082:	b085      	sub	sp, #20
 8004084:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8004086:	2300      	movs	r3, #0
 8004088:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 800408a:	4b12      	ldr	r3, [pc, #72]	; (80040d4 <prvTaskExitError+0x54>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004092:	d00a      	beq.n	80040aa <prvTaskExitError+0x2a>
        __asm volatile
 8004094:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004098:	f383 8811 	msr	BASEPRI, r3
 800409c:	f3bf 8f6f 	isb	sy
 80040a0:	f3bf 8f4f 	dsb	sy
 80040a4:	60fb      	str	r3, [r7, #12]
    }
 80040a6:	bf00      	nop
 80040a8:	e7fe      	b.n	80040a8 <prvTaskExitError+0x28>
        __asm volatile
 80040aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040ae:	f383 8811 	msr	BASEPRI, r3
 80040b2:	f3bf 8f6f 	isb	sy
 80040b6:	f3bf 8f4f 	dsb	sy
 80040ba:	60bb      	str	r3, [r7, #8]
    }
 80040bc:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 80040be:	bf00      	nop
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d0fc      	beq.n	80040c0 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 80040c6:	bf00      	nop
 80040c8:	bf00      	nop
 80040ca:	3714      	adds	r7, #20
 80040cc:	46bd      	mov	sp, r7
 80040ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d2:	4770      	bx	lr
 80040d4:	20000010 	.word	0x20000010
	...

080040e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 80040e0:	4b07      	ldr	r3, [pc, #28]	; (8004100 <pxCurrentTCBConst2>)
 80040e2:	6819      	ldr	r1, [r3, #0]
 80040e4:	6808      	ldr	r0, [r1, #0]
 80040e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040ea:	f380 8809 	msr	PSP, r0
 80040ee:	f3bf 8f6f 	isb	sy
 80040f2:	f04f 0000 	mov.w	r0, #0
 80040f6:	f380 8811 	msr	BASEPRI, r0
 80040fa:	4770      	bx	lr
 80040fc:	f3af 8000 	nop.w

08004100 <pxCurrentTCBConst2>:
 8004100:	200000bc 	.word	0x200000bc
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8004104:	bf00      	nop
 8004106:	bf00      	nop

08004108 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8004108:	4808      	ldr	r0, [pc, #32]	; (800412c <prvPortStartFirstTask+0x24>)
 800410a:	6800      	ldr	r0, [r0, #0]
 800410c:	6800      	ldr	r0, [r0, #0]
 800410e:	f380 8808 	msr	MSP, r0
 8004112:	f04f 0000 	mov.w	r0, #0
 8004116:	f380 8814 	msr	CONTROL, r0
 800411a:	b662      	cpsie	i
 800411c:	b661      	cpsie	f
 800411e:	f3bf 8f4f 	dsb	sy
 8004122:	f3bf 8f6f 	isb	sy
 8004126:	df00      	svc	0
 8004128:	bf00      	nop
 800412a:	0000      	.short	0x0000
 800412c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8004130:	bf00      	nop
 8004132:	bf00      	nop

08004134 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b086      	sub	sp, #24
 8004138:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800413a:	4b46      	ldr	r3, [pc, #280]	; (8004254 <xPortStartScheduler+0x120>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	4a46      	ldr	r2, [pc, #280]	; (8004258 <xPortStartScheduler+0x124>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d10a      	bne.n	800415a <xPortStartScheduler+0x26>
        __asm volatile
 8004144:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004148:	f383 8811 	msr	BASEPRI, r3
 800414c:	f3bf 8f6f 	isb	sy
 8004150:	f3bf 8f4f 	dsb	sy
 8004154:	613b      	str	r3, [r7, #16]
    }
 8004156:	bf00      	nop
 8004158:	e7fe      	b.n	8004158 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800415a:	4b3e      	ldr	r3, [pc, #248]	; (8004254 <xPortStartScheduler+0x120>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	4a3f      	ldr	r2, [pc, #252]	; (800425c <xPortStartScheduler+0x128>)
 8004160:	4293      	cmp	r3, r2
 8004162:	d10a      	bne.n	800417a <xPortStartScheduler+0x46>
        __asm volatile
 8004164:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004168:	f383 8811 	msr	BASEPRI, r3
 800416c:	f3bf 8f6f 	isb	sy
 8004170:	f3bf 8f4f 	dsb	sy
 8004174:	60fb      	str	r3, [r7, #12]
    }
 8004176:	bf00      	nop
 8004178:	e7fe      	b.n	8004178 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800417a:	4b39      	ldr	r3, [pc, #228]	; (8004260 <xPortStartScheduler+0x12c>)
 800417c:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 800417e:	697b      	ldr	r3, [r7, #20]
 8004180:	781b      	ldrb	r3, [r3, #0]
 8004182:	b2db      	uxtb	r3, r3
 8004184:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004186:	697b      	ldr	r3, [r7, #20]
 8004188:	22ff      	movs	r2, #255	; 0xff
 800418a:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800418c:	697b      	ldr	r3, [r7, #20]
 800418e:	781b      	ldrb	r3, [r3, #0]
 8004190:	b2db      	uxtb	r3, r3
 8004192:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004194:	78fb      	ldrb	r3, [r7, #3]
 8004196:	b2db      	uxtb	r3, r3
 8004198:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800419c:	b2da      	uxtb	r2, r3
 800419e:	4b31      	ldr	r3, [pc, #196]	; (8004264 <xPortStartScheduler+0x130>)
 80041a0:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80041a2:	4b31      	ldr	r3, [pc, #196]	; (8004268 <xPortStartScheduler+0x134>)
 80041a4:	2207      	movs	r2, #7
 80041a6:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80041a8:	e009      	b.n	80041be <xPortStartScheduler+0x8a>
            {
                ulMaxPRIGROUPValue--;
 80041aa:	4b2f      	ldr	r3, [pc, #188]	; (8004268 <xPortStartScheduler+0x134>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	3b01      	subs	r3, #1
 80041b0:	4a2d      	ldr	r2, [pc, #180]	; (8004268 <xPortStartScheduler+0x134>)
 80041b2:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80041b4:	78fb      	ldrb	r3, [r7, #3]
 80041b6:	b2db      	uxtb	r3, r3
 80041b8:	005b      	lsls	r3, r3, #1
 80041ba:	b2db      	uxtb	r3, r3
 80041bc:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80041be:	78fb      	ldrb	r3, [r7, #3]
 80041c0:	b2db      	uxtb	r3, r3
 80041c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041c6:	2b80      	cmp	r3, #128	; 0x80
 80041c8:	d0ef      	beq.n	80041aa <xPortStartScheduler+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80041ca:	4b27      	ldr	r3, [pc, #156]	; (8004268 <xPortStartScheduler+0x134>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f1c3 0307 	rsb	r3, r3, #7
 80041d2:	2b04      	cmp	r3, #4
 80041d4:	d00a      	beq.n	80041ec <xPortStartScheduler+0xb8>
        __asm volatile
 80041d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041da:	f383 8811 	msr	BASEPRI, r3
 80041de:	f3bf 8f6f 	isb	sy
 80041e2:	f3bf 8f4f 	dsb	sy
 80041e6:	60bb      	str	r3, [r7, #8]
    }
 80041e8:	bf00      	nop
 80041ea:	e7fe      	b.n	80041ea <xPortStartScheduler+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80041ec:	4b1e      	ldr	r3, [pc, #120]	; (8004268 <xPortStartScheduler+0x134>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	021b      	lsls	r3, r3, #8
 80041f2:	4a1d      	ldr	r2, [pc, #116]	; (8004268 <xPortStartScheduler+0x134>)
 80041f4:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80041f6:	4b1c      	ldr	r3, [pc, #112]	; (8004268 <xPortStartScheduler+0x134>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80041fe:	4a1a      	ldr	r2, [pc, #104]	; (8004268 <xPortStartScheduler+0x134>)
 8004200:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	b2da      	uxtb	r2, r3
 8004206:	697b      	ldr	r3, [r7, #20]
 8004208:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 800420a:	4b18      	ldr	r3, [pc, #96]	; (800426c <xPortStartScheduler+0x138>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	4a17      	ldr	r2, [pc, #92]	; (800426c <xPortStartScheduler+0x138>)
 8004210:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004214:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8004216:	4b15      	ldr	r3, [pc, #84]	; (800426c <xPortStartScheduler+0x138>)
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4a14      	ldr	r2, [pc, #80]	; (800426c <xPortStartScheduler+0x138>)
 800421c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004220:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8004222:	f000 f963 	bl	80044ec <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8004226:	4b12      	ldr	r3, [pc, #72]	; (8004270 <xPortStartScheduler+0x13c>)
 8004228:	2200      	movs	r2, #0
 800422a:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 800422c:	f000 f982 	bl	8004534 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004230:	4b10      	ldr	r3, [pc, #64]	; (8004274 <xPortStartScheduler+0x140>)
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4a0f      	ldr	r2, [pc, #60]	; (8004274 <xPortStartScheduler+0x140>)
 8004236:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800423a:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800423c:	f7ff ff64 	bl	8004108 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8004240:	f7ff f86c 	bl	800331c <vTaskSwitchContext>
    prvTaskExitError();
 8004244:	f7ff ff1c 	bl	8004080 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8004248:	2300      	movs	r3, #0
}
 800424a:	4618      	mov	r0, r3
 800424c:	3718      	adds	r7, #24
 800424e:	46bd      	mov	sp, r7
 8004250:	bd80      	pop	{r7, pc}
 8004252:	bf00      	nop
 8004254:	e000ed00 	.word	0xe000ed00
 8004258:	410fc271 	.word	0x410fc271
 800425c:	410fc270 	.word	0x410fc270
 8004260:	e000e400 	.word	0xe000e400
 8004264:	200001fc 	.word	0x200001fc
 8004268:	20000200 	.word	0x20000200
 800426c:	e000ed20 	.word	0xe000ed20
 8004270:	20000010 	.word	0x20000010
 8004274:	e000ef34 	.word	0xe000ef34

08004278 <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/


void vInitPrioGroupValue(void)
{
 8004278:	b480      	push	{r7}
 800427a:	b087      	sub	sp, #28
 800427c:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800427e:	4b37      	ldr	r3, [pc, #220]	; (800435c <vInitPrioGroupValue+0xe4>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4a37      	ldr	r2, [pc, #220]	; (8004360 <vInitPrioGroupValue+0xe8>)
 8004284:	4293      	cmp	r3, r2
 8004286:	d10a      	bne.n	800429e <vInitPrioGroupValue+0x26>
        __asm volatile
 8004288:	f04f 0350 	mov.w	r3, #80	; 0x50
 800428c:	f383 8811 	msr	BASEPRI, r3
 8004290:	f3bf 8f6f 	isb	sy
 8004294:	f3bf 8f4f 	dsb	sy
 8004298:	613b      	str	r3, [r7, #16]
    }
 800429a:	bf00      	nop
 800429c:	e7fe      	b.n	800429c <vInitPrioGroupValue+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800429e:	4b2f      	ldr	r3, [pc, #188]	; (800435c <vInitPrioGroupValue+0xe4>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	4a30      	ldr	r2, [pc, #192]	; (8004364 <vInitPrioGroupValue+0xec>)
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d10a      	bne.n	80042be <vInitPrioGroupValue+0x46>
        __asm volatile
 80042a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042ac:	f383 8811 	msr	BASEPRI, r3
 80042b0:	f3bf 8f6f 	isb	sy
 80042b4:	f3bf 8f4f 	dsb	sy
 80042b8:	60fb      	str	r3, [r7, #12]
    }
 80042ba:	bf00      	nop
 80042bc:	e7fe      	b.n	80042bc <vInitPrioGroupValue+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80042be:	4b2a      	ldr	r3, [pc, #168]	; (8004368 <vInitPrioGroupValue+0xf0>)
 80042c0:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 80042c2:	697b      	ldr	r3, [r7, #20]
 80042c4:	781b      	ldrb	r3, [r3, #0]
 80042c6:	b2db      	uxtb	r3, r3
 80042c8:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80042ca:	697b      	ldr	r3, [r7, #20]
 80042cc:	22ff      	movs	r2, #255	; 0xff
 80042ce:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80042d0:	697b      	ldr	r3, [r7, #20]
 80042d2:	781b      	ldrb	r3, [r3, #0]
 80042d4:	b2db      	uxtb	r3, r3
 80042d6:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80042d8:	78fb      	ldrb	r3, [r7, #3]
 80042da:	b2db      	uxtb	r3, r3
 80042dc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80042e0:	b2da      	uxtb	r2, r3
 80042e2:	4b22      	ldr	r3, [pc, #136]	; (800436c <vInitPrioGroupValue+0xf4>)
 80042e4:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80042e6:	4b22      	ldr	r3, [pc, #136]	; (8004370 <vInitPrioGroupValue+0xf8>)
 80042e8:	2207      	movs	r2, #7
 80042ea:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80042ec:	e009      	b.n	8004302 <vInitPrioGroupValue+0x8a>
            {
                ulMaxPRIGROUPValue--;
 80042ee:	4b20      	ldr	r3, [pc, #128]	; (8004370 <vInitPrioGroupValue+0xf8>)
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	3b01      	subs	r3, #1
 80042f4:	4a1e      	ldr	r2, [pc, #120]	; (8004370 <vInitPrioGroupValue+0xf8>)
 80042f6:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80042f8:	78fb      	ldrb	r3, [r7, #3]
 80042fa:	b2db      	uxtb	r3, r3
 80042fc:	005b      	lsls	r3, r3, #1
 80042fe:	b2db      	uxtb	r3, r3
 8004300:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004302:	78fb      	ldrb	r3, [r7, #3]
 8004304:	b2db      	uxtb	r3, r3
 8004306:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800430a:	2b80      	cmp	r3, #128	; 0x80
 800430c:	d0ef      	beq.n	80042ee <vInitPrioGroupValue+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800430e:	4b18      	ldr	r3, [pc, #96]	; (8004370 <vInitPrioGroupValue+0xf8>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f1c3 0307 	rsb	r3, r3, #7
 8004316:	2b04      	cmp	r3, #4
 8004318:	d00a      	beq.n	8004330 <vInitPrioGroupValue+0xb8>
        __asm volatile
 800431a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800431e:	f383 8811 	msr	BASEPRI, r3
 8004322:	f3bf 8f6f 	isb	sy
 8004326:	f3bf 8f4f 	dsb	sy
 800432a:	60bb      	str	r3, [r7, #8]
    }
 800432c:	bf00      	nop
 800432e:	e7fe      	b.n	800432e <vInitPrioGroupValue+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004330:	4b0f      	ldr	r3, [pc, #60]	; (8004370 <vInitPrioGroupValue+0xf8>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	021b      	lsls	r3, r3, #8
 8004336:	4a0e      	ldr	r2, [pc, #56]	; (8004370 <vInitPrioGroupValue+0xf8>)
 8004338:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800433a:	4b0d      	ldr	r3, [pc, #52]	; (8004370 <vInitPrioGroupValue+0xf8>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004342:	4a0b      	ldr	r2, [pc, #44]	; (8004370 <vInitPrioGroupValue+0xf8>)
 8004344:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	b2da      	uxtb	r2, r3
 800434a:	697b      	ldr	r3, [r7, #20]
 800434c:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 800434e:	bf00      	nop
 8004350:	371c      	adds	r7, #28
 8004352:	46bd      	mov	sp, r7
 8004354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004358:	4770      	bx	lr
 800435a:	bf00      	nop
 800435c:	e000ed00 	.word	0xe000ed00
 8004360:	410fc271 	.word	0x410fc271
 8004364:	410fc270 	.word	0x410fc270
 8004368:	e000e400 	.word	0xe000e400
 800436c:	200001fc 	.word	0x200001fc
 8004370:	20000200 	.word	0x20000200

08004374 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004374:	b480      	push	{r7}
 8004376:	b083      	sub	sp, #12
 8004378:	af00      	add	r7, sp, #0
        __asm volatile
 800437a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800437e:	f383 8811 	msr	BASEPRI, r3
 8004382:	f3bf 8f6f 	isb	sy
 8004386:	f3bf 8f4f 	dsb	sy
 800438a:	607b      	str	r3, [r7, #4]
    }
 800438c:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 800438e:	4b0f      	ldr	r3, [pc, #60]	; (80043cc <vPortEnterCritical+0x58>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	3301      	adds	r3, #1
 8004394:	4a0d      	ldr	r2, [pc, #52]	; (80043cc <vPortEnterCritical+0x58>)
 8004396:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8004398:	4b0c      	ldr	r3, [pc, #48]	; (80043cc <vPortEnterCritical+0x58>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	2b01      	cmp	r3, #1
 800439e:	d10f      	bne.n	80043c0 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80043a0:	4b0b      	ldr	r3, [pc, #44]	; (80043d0 <vPortEnterCritical+0x5c>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	b2db      	uxtb	r3, r3
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d00a      	beq.n	80043c0 <vPortEnterCritical+0x4c>
        __asm volatile
 80043aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043ae:	f383 8811 	msr	BASEPRI, r3
 80043b2:	f3bf 8f6f 	isb	sy
 80043b6:	f3bf 8f4f 	dsb	sy
 80043ba:	603b      	str	r3, [r7, #0]
    }
 80043bc:	bf00      	nop
 80043be:	e7fe      	b.n	80043be <vPortEnterCritical+0x4a>
    }
}
 80043c0:	bf00      	nop
 80043c2:	370c      	adds	r7, #12
 80043c4:	46bd      	mov	sp, r7
 80043c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ca:	4770      	bx	lr
 80043cc:	20000010 	.word	0x20000010
 80043d0:	e000ed04 	.word	0xe000ed04

080043d4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80043d4:	b480      	push	{r7}
 80043d6:	b083      	sub	sp, #12
 80043d8:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 80043da:	4b12      	ldr	r3, [pc, #72]	; (8004424 <vPortExitCritical+0x50>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d10a      	bne.n	80043f8 <vPortExitCritical+0x24>
        __asm volatile
 80043e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043e6:	f383 8811 	msr	BASEPRI, r3
 80043ea:	f3bf 8f6f 	isb	sy
 80043ee:	f3bf 8f4f 	dsb	sy
 80043f2:	607b      	str	r3, [r7, #4]
    }
 80043f4:	bf00      	nop
 80043f6:	e7fe      	b.n	80043f6 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 80043f8:	4b0a      	ldr	r3, [pc, #40]	; (8004424 <vPortExitCritical+0x50>)
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	3b01      	subs	r3, #1
 80043fe:	4a09      	ldr	r2, [pc, #36]	; (8004424 <vPortExitCritical+0x50>)
 8004400:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8004402:	4b08      	ldr	r3, [pc, #32]	; (8004424 <vPortExitCritical+0x50>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d105      	bne.n	8004416 <vPortExitCritical+0x42>
 800440a:	2300      	movs	r3, #0
 800440c:	603b      	str	r3, [r7, #0]
        __asm volatile
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	f383 8811 	msr	BASEPRI, r3
    }
 8004414:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8004416:	bf00      	nop
 8004418:	370c      	adds	r7, #12
 800441a:	46bd      	mov	sp, r7
 800441c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004420:	4770      	bx	lr
 8004422:	bf00      	nop
 8004424:	20000010 	.word	0x20000010
	...

08004430 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8004430:	f3ef 8009 	mrs	r0, PSP
 8004434:	f3bf 8f6f 	isb	sy
 8004438:	4b15      	ldr	r3, [pc, #84]	; (8004490 <pxCurrentTCBConst>)
 800443a:	681a      	ldr	r2, [r3, #0]
 800443c:	f01e 0f10 	tst.w	lr, #16
 8004440:	bf08      	it	eq
 8004442:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004446:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800444a:	6010      	str	r0, [r2, #0]
 800444c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004450:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004454:	f380 8811 	msr	BASEPRI, r0
 8004458:	f3bf 8f4f 	dsb	sy
 800445c:	f3bf 8f6f 	isb	sy
 8004460:	f7fe ff5c 	bl	800331c <vTaskSwitchContext>
 8004464:	f04f 0000 	mov.w	r0, #0
 8004468:	f380 8811 	msr	BASEPRI, r0
 800446c:	bc09      	pop	{r0, r3}
 800446e:	6819      	ldr	r1, [r3, #0]
 8004470:	6808      	ldr	r0, [r1, #0]
 8004472:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004476:	f01e 0f10 	tst.w	lr, #16
 800447a:	bf08      	it	eq
 800447c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004480:	f380 8809 	msr	PSP, r0
 8004484:	f3bf 8f6f 	isb	sy
 8004488:	4770      	bx	lr
 800448a:	bf00      	nop
 800448c:	f3af 8000 	nop.w

08004490 <pxCurrentTCBConst>:
 8004490:	200000bc 	.word	0x200000bc
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8004494:	bf00      	nop
 8004496:	bf00      	nop

08004498 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b082      	sub	sp, #8
 800449c:	af00      	add	r7, sp, #0
        __asm volatile
 800449e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044a2:	f383 8811 	msr	BASEPRI, r3
 80044a6:	f3bf 8f6f 	isb	sy
 80044aa:	f3bf 8f4f 	dsb	sy
 80044ae:	607b      	str	r3, [r7, #4]
    }
 80044b0:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 80044b2:	f001 fa77 	bl	80059a4 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80044b6:	f7fe fe97 	bl	80031e8 <xTaskIncrementTick>
 80044ba:	4603      	mov	r3, r0
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d006      	beq.n	80044ce <SysTick_Handler+0x36>
        {
			traceISR_EXIT_TO_SCHEDULER();
 80044c0:	f001 face 	bl	8005a60 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80044c4:	4b08      	ldr	r3, [pc, #32]	; (80044e8 <SysTick_Handler+0x50>)
 80044c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80044ca:	601a      	str	r2, [r3, #0]
 80044cc:	e001      	b.n	80044d2 <SysTick_Handler+0x3a>
        }
		else
		{
			traceISR_EXIT();
 80044ce:	f001 faab 	bl	8005a28 <SEGGER_SYSVIEW_RecordExitISR>
 80044d2:	2300      	movs	r3, #0
 80044d4:	603b      	str	r3, [r7, #0]
        __asm volatile
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	f383 8811 	msr	BASEPRI, r3
    }
 80044dc:	bf00      	nop
		}
    }
    portENABLE_INTERRUPTS();
}
 80044de:	bf00      	nop
 80044e0:	3708      	adds	r7, #8
 80044e2:	46bd      	mov	sp, r7
 80044e4:	bd80      	pop	{r7, pc}
 80044e6:	bf00      	nop
 80044e8:	e000ed04 	.word	0xe000ed04

080044ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80044ec:	b480      	push	{r7}
 80044ee:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80044f0:	4b0b      	ldr	r3, [pc, #44]	; (8004520 <vPortSetupTimerInterrupt+0x34>)
 80044f2:	2200      	movs	r2, #0
 80044f4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80044f6:	4b0b      	ldr	r3, [pc, #44]	; (8004524 <vPortSetupTimerInterrupt+0x38>)
 80044f8:	2200      	movs	r2, #0
 80044fa:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80044fc:	4b0a      	ldr	r3, [pc, #40]	; (8004528 <vPortSetupTimerInterrupt+0x3c>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a0a      	ldr	r2, [pc, #40]	; (800452c <vPortSetupTimerInterrupt+0x40>)
 8004502:	fba2 2303 	umull	r2, r3, r2, r3
 8004506:	099b      	lsrs	r3, r3, #6
 8004508:	4a09      	ldr	r2, [pc, #36]	; (8004530 <vPortSetupTimerInterrupt+0x44>)
 800450a:	3b01      	subs	r3, #1
 800450c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800450e:	4b04      	ldr	r3, [pc, #16]	; (8004520 <vPortSetupTimerInterrupt+0x34>)
 8004510:	2207      	movs	r2, #7
 8004512:	601a      	str	r2, [r3, #0]
}
 8004514:	bf00      	nop
 8004516:	46bd      	mov	sp, r7
 8004518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451c:	4770      	bx	lr
 800451e:	bf00      	nop
 8004520:	e000e010 	.word	0xe000e010
 8004524:	e000e018 	.word	0xe000e018
 8004528:	20000000 	.word	0x20000000
 800452c:	10624dd3 	.word	0x10624dd3
 8004530:	e000e014 	.word	0xe000e014

08004534 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8004534:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004544 <vPortEnableVFP+0x10>
 8004538:	6801      	ldr	r1, [r0, #0]
 800453a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800453e:	6001      	str	r1, [r0, #0]
 8004540:	4770      	bx	lr
 8004542:	0000      	.short	0x0000
 8004544:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8004548:	bf00      	nop
 800454a:	bf00      	nop

0800454c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800454c:	b480      	push	{r7}
 800454e:	b085      	sub	sp, #20
 8004550:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8004552:	f3ef 8305 	mrs	r3, IPSR
 8004556:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	2b0f      	cmp	r3, #15
 800455c:	d914      	bls.n	8004588 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800455e:	4a17      	ldr	r2, [pc, #92]	; (80045bc <vPortValidateInterruptPriority+0x70>)
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	4413      	add	r3, r2
 8004564:	781b      	ldrb	r3, [r3, #0]
 8004566:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004568:	4b15      	ldr	r3, [pc, #84]	; (80045c0 <vPortValidateInterruptPriority+0x74>)
 800456a:	781b      	ldrb	r3, [r3, #0]
 800456c:	7afa      	ldrb	r2, [r7, #11]
 800456e:	429a      	cmp	r2, r3
 8004570:	d20a      	bcs.n	8004588 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 8004572:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004576:	f383 8811 	msr	BASEPRI, r3
 800457a:	f3bf 8f6f 	isb	sy
 800457e:	f3bf 8f4f 	dsb	sy
 8004582:	607b      	str	r3, [r7, #4]
    }
 8004584:	bf00      	nop
 8004586:	e7fe      	b.n	8004586 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004588:	4b0e      	ldr	r3, [pc, #56]	; (80045c4 <vPortValidateInterruptPriority+0x78>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004590:	4b0d      	ldr	r3, [pc, #52]	; (80045c8 <vPortValidateInterruptPriority+0x7c>)
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	429a      	cmp	r2, r3
 8004596:	d90a      	bls.n	80045ae <vPortValidateInterruptPriority+0x62>
        __asm volatile
 8004598:	f04f 0350 	mov.w	r3, #80	; 0x50
 800459c:	f383 8811 	msr	BASEPRI, r3
 80045a0:	f3bf 8f6f 	isb	sy
 80045a4:	f3bf 8f4f 	dsb	sy
 80045a8:	603b      	str	r3, [r7, #0]
    }
 80045aa:	bf00      	nop
 80045ac:	e7fe      	b.n	80045ac <vPortValidateInterruptPriority+0x60>
    }
 80045ae:	bf00      	nop
 80045b0:	3714      	adds	r7, #20
 80045b2:	46bd      	mov	sp, r7
 80045b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b8:	4770      	bx	lr
 80045ba:	bf00      	nop
 80045bc:	e000e3f0 	.word	0xe000e3f0
 80045c0:	200001fc 	.word	0x200001fc
 80045c4:	e000ed0c 	.word	0xe000ed0c
 80045c8:	20000200 	.word	0x20000200

080045cc <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b08a      	sub	sp, #40	; 0x28
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 80045d4:	2300      	movs	r3, #0
 80045d6:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 80045d8:	f7fe fd56 	bl	8003088 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80045dc:	4b65      	ldr	r3, [pc, #404]	; (8004774 <pvPortMalloc+0x1a8>)
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d101      	bne.n	80045e8 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 80045e4:	f000 f934 	bl	8004850 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80045e8:	4b63      	ldr	r3, [pc, #396]	; (8004778 <pvPortMalloc+0x1ac>)
 80045ea:	681a      	ldr	r2, [r3, #0]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	4013      	ands	r3, r2
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	f040 80a7 	bne.w	8004744 <pvPortMalloc+0x178>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d02d      	beq.n	8004658 <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 80045fc:	2208      	movs	r2, #8
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 8004602:	687a      	ldr	r2, [r7, #4]
 8004604:	429a      	cmp	r2, r3
 8004606:	d227      	bcs.n	8004658 <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 8004608:	2208      	movs	r2, #8
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	4413      	add	r3, r2
 800460e:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	f003 0307 	and.w	r3, r3, #7
 8004616:	2b00      	cmp	r3, #0
 8004618:	d021      	beq.n	800465e <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	f023 0307 	bic.w	r3, r3, #7
 8004620:	3308      	adds	r3, #8
 8004622:	687a      	ldr	r2, [r7, #4]
 8004624:	429a      	cmp	r2, r3
 8004626:	d214      	bcs.n	8004652 <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	f023 0307 	bic.w	r3, r3, #7
 800462e:	3308      	adds	r3, #8
 8004630:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	f003 0307 	and.w	r3, r3, #7
 8004638:	2b00      	cmp	r3, #0
 800463a:	d010      	beq.n	800465e <pvPortMalloc+0x92>
        __asm volatile
 800463c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004640:	f383 8811 	msr	BASEPRI, r3
 8004644:	f3bf 8f6f 	isb	sy
 8004648:	f3bf 8f4f 	dsb	sy
 800464c:	617b      	str	r3, [r7, #20]
    }
 800464e:	bf00      	nop
 8004650:	e7fe      	b.n	8004650 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8004652:	2300      	movs	r3, #0
 8004654:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004656:	e002      	b.n	800465e <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 8004658:	2300      	movs	r3, #0
 800465a:	607b      	str	r3, [r7, #4]
 800465c:	e000      	b.n	8004660 <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800465e:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d06e      	beq.n	8004744 <pvPortMalloc+0x178>
 8004666:	4b45      	ldr	r3, [pc, #276]	; (800477c <pvPortMalloc+0x1b0>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	687a      	ldr	r2, [r7, #4]
 800466c:	429a      	cmp	r2, r3
 800466e:	d869      	bhi.n	8004744 <pvPortMalloc+0x178>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8004670:	4b43      	ldr	r3, [pc, #268]	; (8004780 <pvPortMalloc+0x1b4>)
 8004672:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8004674:	4b42      	ldr	r3, [pc, #264]	; (8004780 <pvPortMalloc+0x1b4>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800467a:	e004      	b.n	8004686 <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 800467c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800467e:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8004680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004688:	685b      	ldr	r3, [r3, #4]
 800468a:	687a      	ldr	r2, [r7, #4]
 800468c:	429a      	cmp	r2, r3
 800468e:	d903      	bls.n	8004698 <pvPortMalloc+0xcc>
 8004690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d1f1      	bne.n	800467c <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8004698:	4b36      	ldr	r3, [pc, #216]	; (8004774 <pvPortMalloc+0x1a8>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800469e:	429a      	cmp	r2, r3
 80046a0:	d050      	beq.n	8004744 <pvPortMalloc+0x178>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80046a2:	6a3b      	ldr	r3, [r7, #32]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	2208      	movs	r2, #8
 80046a8:	4413      	add	r3, r2
 80046aa:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80046ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ae:	681a      	ldr	r2, [r3, #0]
 80046b0:	6a3b      	ldr	r3, [r7, #32]
 80046b2:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80046b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046b6:	685a      	ldr	r2, [r3, #4]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	1ad2      	subs	r2, r2, r3
 80046bc:	2308      	movs	r3, #8
 80046be:	005b      	lsls	r3, r3, #1
 80046c0:	429a      	cmp	r2, r3
 80046c2:	d91f      	bls.n	8004704 <pvPortMalloc+0x138>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80046c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	4413      	add	r3, r2
 80046ca:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80046cc:	69bb      	ldr	r3, [r7, #24]
 80046ce:	f003 0307 	and.w	r3, r3, #7
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d00a      	beq.n	80046ec <pvPortMalloc+0x120>
        __asm volatile
 80046d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046da:	f383 8811 	msr	BASEPRI, r3
 80046de:	f3bf 8f6f 	isb	sy
 80046e2:	f3bf 8f4f 	dsb	sy
 80046e6:	613b      	str	r3, [r7, #16]
    }
 80046e8:	bf00      	nop
 80046ea:	e7fe      	b.n	80046ea <pvPortMalloc+0x11e>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80046ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ee:	685a      	ldr	r2, [r3, #4]
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	1ad2      	subs	r2, r2, r3
 80046f4:	69bb      	ldr	r3, [r7, #24]
 80046f6:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80046f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046fa:	687a      	ldr	r2, [r7, #4]
 80046fc:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 80046fe:	69b8      	ldr	r0, [r7, #24]
 8004700:	f000 f908 	bl	8004914 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004704:	4b1d      	ldr	r3, [pc, #116]	; (800477c <pvPortMalloc+0x1b0>)
 8004706:	681a      	ldr	r2, [r3, #0]
 8004708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800470a:	685b      	ldr	r3, [r3, #4]
 800470c:	1ad3      	subs	r3, r2, r3
 800470e:	4a1b      	ldr	r2, [pc, #108]	; (800477c <pvPortMalloc+0x1b0>)
 8004710:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004712:	4b1a      	ldr	r3, [pc, #104]	; (800477c <pvPortMalloc+0x1b0>)
 8004714:	681a      	ldr	r2, [r3, #0]
 8004716:	4b1b      	ldr	r3, [pc, #108]	; (8004784 <pvPortMalloc+0x1b8>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	429a      	cmp	r2, r3
 800471c:	d203      	bcs.n	8004726 <pvPortMalloc+0x15a>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800471e:	4b17      	ldr	r3, [pc, #92]	; (800477c <pvPortMalloc+0x1b0>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	4a18      	ldr	r2, [pc, #96]	; (8004784 <pvPortMalloc+0x1b8>)
 8004724:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004728:	685a      	ldr	r2, [r3, #4]
 800472a:	4b13      	ldr	r3, [pc, #76]	; (8004778 <pvPortMalloc+0x1ac>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	431a      	orrs	r2, r3
 8004730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004732:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8004734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004736:	2200      	movs	r2, #0
 8004738:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800473a:	4b13      	ldr	r3, [pc, #76]	; (8004788 <pvPortMalloc+0x1bc>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	3301      	adds	r3, #1
 8004740:	4a11      	ldr	r2, [pc, #68]	; (8004788 <pvPortMalloc+0x1bc>)
 8004742:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8004744:	f7fe fcae 	bl	80030a4 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004748:	69fb      	ldr	r3, [r7, #28]
 800474a:	f003 0307 	and.w	r3, r3, #7
 800474e:	2b00      	cmp	r3, #0
 8004750:	d00a      	beq.n	8004768 <pvPortMalloc+0x19c>
        __asm volatile
 8004752:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004756:	f383 8811 	msr	BASEPRI, r3
 800475a:	f3bf 8f6f 	isb	sy
 800475e:	f3bf 8f4f 	dsb	sy
 8004762:	60fb      	str	r3, [r7, #12]
    }
 8004764:	bf00      	nop
 8004766:	e7fe      	b.n	8004766 <pvPortMalloc+0x19a>
    return pvReturn;
 8004768:	69fb      	ldr	r3, [r7, #28]
}
 800476a:	4618      	mov	r0, r3
 800476c:	3728      	adds	r7, #40	; 0x28
 800476e:	46bd      	mov	sp, r7
 8004770:	bd80      	pop	{r7, pc}
 8004772:	bf00      	nop
 8004774:	20012e0c 	.word	0x20012e0c
 8004778:	20012e20 	.word	0x20012e20
 800477c:	20012e10 	.word	0x20012e10
 8004780:	20012e04 	.word	0x20012e04
 8004784:	20012e14 	.word	0x20012e14
 8004788:	20012e18 	.word	0x20012e18

0800478c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b086      	sub	sp, #24
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d04d      	beq.n	800483a <vPortFree+0xae>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 800479e:	2308      	movs	r3, #8
 80047a0:	425b      	negs	r3, r3
 80047a2:	697a      	ldr	r2, [r7, #20]
 80047a4:	4413      	add	r3, r2
 80047a6:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80047a8:	697b      	ldr	r3, [r7, #20]
 80047aa:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80047ac:	693b      	ldr	r3, [r7, #16]
 80047ae:	685a      	ldr	r2, [r3, #4]
 80047b0:	4b24      	ldr	r3, [pc, #144]	; (8004844 <vPortFree+0xb8>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4013      	ands	r3, r2
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d10a      	bne.n	80047d0 <vPortFree+0x44>
        __asm volatile
 80047ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047be:	f383 8811 	msr	BASEPRI, r3
 80047c2:	f3bf 8f6f 	isb	sy
 80047c6:	f3bf 8f4f 	dsb	sy
 80047ca:	60fb      	str	r3, [r7, #12]
    }
 80047cc:	bf00      	nop
 80047ce:	e7fe      	b.n	80047ce <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80047d0:	693b      	ldr	r3, [r7, #16]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d00a      	beq.n	80047ee <vPortFree+0x62>
        __asm volatile
 80047d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047dc:	f383 8811 	msr	BASEPRI, r3
 80047e0:	f3bf 8f6f 	isb	sy
 80047e4:	f3bf 8f4f 	dsb	sy
 80047e8:	60bb      	str	r3, [r7, #8]
    }
 80047ea:	bf00      	nop
 80047ec:	e7fe      	b.n	80047ec <vPortFree+0x60>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80047ee:	693b      	ldr	r3, [r7, #16]
 80047f0:	685a      	ldr	r2, [r3, #4]
 80047f2:	4b14      	ldr	r3, [pc, #80]	; (8004844 <vPortFree+0xb8>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4013      	ands	r3, r2
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d01e      	beq.n	800483a <vPortFree+0xae>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 80047fc:	693b      	ldr	r3, [r7, #16]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d11a      	bne.n	800483a <vPortFree+0xae>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004804:	693b      	ldr	r3, [r7, #16]
 8004806:	685a      	ldr	r2, [r3, #4]
 8004808:	4b0e      	ldr	r3, [pc, #56]	; (8004844 <vPortFree+0xb8>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	43db      	mvns	r3, r3
 800480e:	401a      	ands	r2, r3
 8004810:	693b      	ldr	r3, [r7, #16]
 8004812:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8004814:	f7fe fc38 	bl	8003088 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8004818:	693b      	ldr	r3, [r7, #16]
 800481a:	685a      	ldr	r2, [r3, #4]
 800481c:	4b0a      	ldr	r3, [pc, #40]	; (8004848 <vPortFree+0xbc>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4413      	add	r3, r2
 8004822:	4a09      	ldr	r2, [pc, #36]	; (8004848 <vPortFree+0xbc>)
 8004824:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004826:	6938      	ldr	r0, [r7, #16]
 8004828:	f000 f874 	bl	8004914 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800482c:	4b07      	ldr	r3, [pc, #28]	; (800484c <vPortFree+0xc0>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	3301      	adds	r3, #1
 8004832:	4a06      	ldr	r2, [pc, #24]	; (800484c <vPortFree+0xc0>)
 8004834:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8004836:	f7fe fc35 	bl	80030a4 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800483a:	bf00      	nop
 800483c:	3718      	adds	r7, #24
 800483e:	46bd      	mov	sp, r7
 8004840:	bd80      	pop	{r7, pc}
 8004842:	bf00      	nop
 8004844:	20012e20 	.word	0x20012e20
 8004848:	20012e10 	.word	0x20012e10
 800484c:	20012e1c 	.word	0x20012e1c

08004850 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8004850:	b480      	push	{r7}
 8004852:	b085      	sub	sp, #20
 8004854:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004856:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 800485a:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 800485c:	4b27      	ldr	r3, [pc, #156]	; (80048fc <prvHeapInit+0xac>)
 800485e:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	f003 0307 	and.w	r3, r3, #7
 8004866:	2b00      	cmp	r3, #0
 8004868:	d00c      	beq.n	8004884 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	3307      	adds	r3, #7
 800486e:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	f023 0307 	bic.w	r3, r3, #7
 8004876:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004878:	68ba      	ldr	r2, [r7, #8]
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	1ad3      	subs	r3, r2, r3
 800487e:	4a1f      	ldr	r2, [pc, #124]	; (80048fc <prvHeapInit+0xac>)
 8004880:	4413      	add	r3, r2
 8004882:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004888:	4a1d      	ldr	r2, [pc, #116]	; (8004900 <prvHeapInit+0xb0>)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800488e:	4b1c      	ldr	r3, [pc, #112]	; (8004900 <prvHeapInit+0xb0>)
 8004890:	2200      	movs	r2, #0
 8004892:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	68ba      	ldr	r2, [r7, #8]
 8004898:	4413      	add	r3, r2
 800489a:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 800489c:	2208      	movs	r2, #8
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	1a9b      	subs	r3, r3, r2
 80048a2:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	f023 0307 	bic.w	r3, r3, #7
 80048aa:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	4a15      	ldr	r2, [pc, #84]	; (8004904 <prvHeapInit+0xb4>)
 80048b0:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 80048b2:	4b14      	ldr	r3, [pc, #80]	; (8004904 <prvHeapInit+0xb4>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	2200      	movs	r2, #0
 80048b8:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 80048ba:	4b12      	ldr	r3, [pc, #72]	; (8004904 <prvHeapInit+0xb4>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	2200      	movs	r2, #0
 80048c0:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	68fa      	ldr	r2, [r7, #12]
 80048ca:	1ad2      	subs	r2, r2, r3
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80048d0:	4b0c      	ldr	r3, [pc, #48]	; (8004904 <prvHeapInit+0xb4>)
 80048d2:	681a      	ldr	r2, [r3, #0]
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	4a0a      	ldr	r2, [pc, #40]	; (8004908 <prvHeapInit+0xb8>)
 80048de:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	685b      	ldr	r3, [r3, #4]
 80048e4:	4a09      	ldr	r2, [pc, #36]	; (800490c <prvHeapInit+0xbc>)
 80048e6:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80048e8:	4b09      	ldr	r3, [pc, #36]	; (8004910 <prvHeapInit+0xc0>)
 80048ea:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80048ee:	601a      	str	r2, [r3, #0]
}
 80048f0:	bf00      	nop
 80048f2:	3714      	adds	r7, #20
 80048f4:	46bd      	mov	sp, r7
 80048f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fa:	4770      	bx	lr
 80048fc:	20000204 	.word	0x20000204
 8004900:	20012e04 	.word	0x20012e04
 8004904:	20012e0c 	.word	0x20012e0c
 8004908:	20012e14 	.word	0x20012e14
 800490c:	20012e10 	.word	0x20012e10
 8004910:	20012e20 	.word	0x20012e20

08004914 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8004914:	b480      	push	{r7}
 8004916:	b085      	sub	sp, #20
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800491c:	4b28      	ldr	r3, [pc, #160]	; (80049c0 <prvInsertBlockIntoFreeList+0xac>)
 800491e:	60fb      	str	r3, [r7, #12]
 8004920:	e002      	b.n	8004928 <prvInsertBlockIntoFreeList+0x14>
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	60fb      	str	r3, [r7, #12]
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	687a      	ldr	r2, [r7, #4]
 800492e:	429a      	cmp	r2, r3
 8004930:	d8f7      	bhi.n	8004922 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	685b      	ldr	r3, [r3, #4]
 800493a:	68ba      	ldr	r2, [r7, #8]
 800493c:	4413      	add	r3, r2
 800493e:	687a      	ldr	r2, [r7, #4]
 8004940:	429a      	cmp	r2, r3
 8004942:	d108      	bne.n	8004956 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	685a      	ldr	r2, [r3, #4]
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	441a      	add	r2, r3
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	685b      	ldr	r3, [r3, #4]
 800495e:	68ba      	ldr	r2, [r7, #8]
 8004960:	441a      	add	r2, r3
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	429a      	cmp	r2, r3
 8004968:	d118      	bne.n	800499c <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681a      	ldr	r2, [r3, #0]
 800496e:	4b15      	ldr	r3, [pc, #84]	; (80049c4 <prvInsertBlockIntoFreeList+0xb0>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	429a      	cmp	r2, r3
 8004974:	d00d      	beq.n	8004992 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	685a      	ldr	r2, [r3, #4]
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	685b      	ldr	r3, [r3, #4]
 8004980:	441a      	add	r2, r3
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	681a      	ldr	r2, [r3, #0]
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	601a      	str	r2, [r3, #0]
 8004990:	e008      	b.n	80049a4 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004992:	4b0c      	ldr	r3, [pc, #48]	; (80049c4 <prvInsertBlockIntoFreeList+0xb0>)
 8004994:	681a      	ldr	r2, [r3, #0]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	601a      	str	r2, [r3, #0]
 800499a:	e003      	b.n	80049a4 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681a      	ldr	r2, [r3, #0]
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80049a4:	68fa      	ldr	r2, [r7, #12]
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	429a      	cmp	r2, r3
 80049aa:	d002      	beq.n	80049b2 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	687a      	ldr	r2, [r7, #4]
 80049b0:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80049b2:	bf00      	nop
 80049b4:	3714      	adds	r7, #20
 80049b6:	46bd      	mov	sp, r7
 80049b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049bc:	4770      	bx	lr
 80049be:	bf00      	nop
 80049c0:	20012e04 	.word	0x20012e04
 80049c4:	20012e0c 	.word	0x20012e0c

080049c8 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 80049c8:	b580      	push	{r7, lr}
 80049ca:	b086      	sub	sp, #24
 80049cc:	af02      	add	r7, sp, #8
 80049ce:	60f8      	str	r0, [r7, #12]
 80049d0:	60b9      	str	r1, [r7, #8]
 80049d2:	607a      	str	r2, [r7, #4]
 80049d4:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 80049d6:	2205      	movs	r2, #5
 80049d8:	492b      	ldr	r1, [pc, #172]	; (8004a88 <SYSVIEW_AddTask+0xc0>)
 80049da:	68b8      	ldr	r0, [r7, #8]
 80049dc:	f001 fb0a 	bl	8005ff4 <memcmp>
 80049e0:	4603      	mov	r3, r0
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d04b      	beq.n	8004a7e <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 80049e6:	4b29      	ldr	r3, [pc, #164]	; (8004a8c <SYSVIEW_AddTask+0xc4>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	2b07      	cmp	r3, #7
 80049ec:	d903      	bls.n	80049f6 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 80049ee:	4828      	ldr	r0, [pc, #160]	; (8004a90 <SYSVIEW_AddTask+0xc8>)
 80049f0:	f001 fa80 	bl	8005ef4 <SEGGER_SYSVIEW_Warn>
    return;
 80049f4:	e044      	b.n	8004a80 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 80049f6:	4b25      	ldr	r3, [pc, #148]	; (8004a8c <SYSVIEW_AddTask+0xc4>)
 80049f8:	681a      	ldr	r2, [r3, #0]
 80049fa:	4926      	ldr	r1, [pc, #152]	; (8004a94 <SYSVIEW_AddTask+0xcc>)
 80049fc:	4613      	mov	r3, r2
 80049fe:	009b      	lsls	r3, r3, #2
 8004a00:	4413      	add	r3, r2
 8004a02:	009b      	lsls	r3, r3, #2
 8004a04:	440b      	add	r3, r1
 8004a06:	68fa      	ldr	r2, [r7, #12]
 8004a08:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8004a0a:	4b20      	ldr	r3, [pc, #128]	; (8004a8c <SYSVIEW_AddTask+0xc4>)
 8004a0c:	681a      	ldr	r2, [r3, #0]
 8004a0e:	4921      	ldr	r1, [pc, #132]	; (8004a94 <SYSVIEW_AddTask+0xcc>)
 8004a10:	4613      	mov	r3, r2
 8004a12:	009b      	lsls	r3, r3, #2
 8004a14:	4413      	add	r3, r2
 8004a16:	009b      	lsls	r3, r3, #2
 8004a18:	440b      	add	r3, r1
 8004a1a:	3304      	adds	r3, #4
 8004a1c:	68ba      	ldr	r2, [r7, #8]
 8004a1e:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8004a20:	4b1a      	ldr	r3, [pc, #104]	; (8004a8c <SYSVIEW_AddTask+0xc4>)
 8004a22:	681a      	ldr	r2, [r3, #0]
 8004a24:	491b      	ldr	r1, [pc, #108]	; (8004a94 <SYSVIEW_AddTask+0xcc>)
 8004a26:	4613      	mov	r3, r2
 8004a28:	009b      	lsls	r3, r3, #2
 8004a2a:	4413      	add	r3, r2
 8004a2c:	009b      	lsls	r3, r3, #2
 8004a2e:	440b      	add	r3, r1
 8004a30:	3308      	adds	r3, #8
 8004a32:	687a      	ldr	r2, [r7, #4]
 8004a34:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8004a36:	4b15      	ldr	r3, [pc, #84]	; (8004a8c <SYSVIEW_AddTask+0xc4>)
 8004a38:	681a      	ldr	r2, [r3, #0]
 8004a3a:	4916      	ldr	r1, [pc, #88]	; (8004a94 <SYSVIEW_AddTask+0xcc>)
 8004a3c:	4613      	mov	r3, r2
 8004a3e:	009b      	lsls	r3, r3, #2
 8004a40:	4413      	add	r3, r2
 8004a42:	009b      	lsls	r3, r3, #2
 8004a44:	440b      	add	r3, r1
 8004a46:	330c      	adds	r3, #12
 8004a48:	683a      	ldr	r2, [r7, #0]
 8004a4a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8004a4c:	4b0f      	ldr	r3, [pc, #60]	; (8004a8c <SYSVIEW_AddTask+0xc4>)
 8004a4e:	681a      	ldr	r2, [r3, #0]
 8004a50:	4910      	ldr	r1, [pc, #64]	; (8004a94 <SYSVIEW_AddTask+0xcc>)
 8004a52:	4613      	mov	r3, r2
 8004a54:	009b      	lsls	r3, r3, #2
 8004a56:	4413      	add	r3, r2
 8004a58:	009b      	lsls	r3, r3, #2
 8004a5a:	440b      	add	r3, r1
 8004a5c:	3310      	adds	r3, #16
 8004a5e:	69ba      	ldr	r2, [r7, #24]
 8004a60:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8004a62:	4b0a      	ldr	r3, [pc, #40]	; (8004a8c <SYSVIEW_AddTask+0xc4>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	3301      	adds	r3, #1
 8004a68:	4a08      	ldr	r2, [pc, #32]	; (8004a8c <SYSVIEW_AddTask+0xc4>)
 8004a6a:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8004a6c:	69bb      	ldr	r3, [r7, #24]
 8004a6e:	9300      	str	r3, [sp, #0]
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	687a      	ldr	r2, [r7, #4]
 8004a74:	68b9      	ldr	r1, [r7, #8]
 8004a76:	68f8      	ldr	r0, [r7, #12]
 8004a78:	f000 f80e 	bl	8004a98 <SYSVIEW_SendTaskInfo>
 8004a7c:	e000      	b.n	8004a80 <SYSVIEW_AddTask+0xb8>
    return;
 8004a7e:	bf00      	nop

}
 8004a80:	3710      	adds	r7, #16
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bd80      	pop	{r7, pc}
 8004a86:	bf00      	nop
 8004a88:	080060a0 	.word	0x080060a0
 8004a8c:	20012ec4 	.word	0x20012ec4
 8004a90:	080060a8 	.word	0x080060a8
 8004a94:	20012e24 	.word	0x20012e24

08004a98 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b08a      	sub	sp, #40	; 0x28
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	60f8      	str	r0, [r7, #12]
 8004aa0:	60b9      	str	r1, [r7, #8]
 8004aa2:	607a      	str	r2, [r7, #4]
 8004aa4:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8004aa6:	f107 0314 	add.w	r3, r7, #20
 8004aaa:	2214      	movs	r2, #20
 8004aac:	2100      	movs	r1, #0
 8004aae:	4618      	mov	r0, r3
 8004ab0:	f001 fabe 	bl	8006030 <memset>
  TaskInfo.TaskID     = TaskID;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8004ab8:	68bb      	ldr	r3, [r7, #8]
 8004aba:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8004ac4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ac6:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8004ac8:	f107 0314 	add.w	r3, r7, #20
 8004acc:	4618      	mov	r0, r3
 8004ace:	f000 fe3f 	bl	8005750 <SEGGER_SYSVIEW_SendTaskInfo>
}
 8004ad2:	bf00      	nop
 8004ad4:	3728      	adds	r7, #40	; 0x28
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	bd80      	pop	{r7, pc}
	...

08004adc <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 8004adc:	b480      	push	{r7}
 8004ade:	b083      	sub	sp, #12
 8004ae0:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8004ae2:	4b24      	ldr	r3, [pc, #144]	; (8004b74 <_DoInit+0x98>)
 8004ae4:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2203      	movs	r2, #3
 8004aea:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2203      	movs	r2, #3
 8004af0:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	4a20      	ldr	r2, [pc, #128]	; (8004b78 <_DoInit+0x9c>)
 8004af6:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	4a20      	ldr	r2, [pc, #128]	; (8004b7c <_DoInit+0xa0>)
 8004afc:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004b04:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2200      	movs	r2, #0
 8004b0a:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2200      	movs	r2, #0
 8004b10:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2200      	movs	r2, #0
 8004b16:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	4a17      	ldr	r2, [pc, #92]	; (8004b78 <_DoInit+0x9c>)
 8004b1c:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	4a17      	ldr	r2, [pc, #92]	; (8004b80 <_DoInit+0xa4>)
 8004b22:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2210      	movs	r2, #16
 8004b28:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2200      	movs	r2, #0
 8004b34:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	2200      	movs	r2, #0
 8004b3a:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	3307      	adds	r3, #7
 8004b40:	4a10      	ldr	r2, [pc, #64]	; (8004b84 <_DoInit+0xa8>)
 8004b42:	6810      	ldr	r0, [r2, #0]
 8004b44:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8004b46:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	4a0e      	ldr	r2, [pc, #56]	; (8004b88 <_DoInit+0xac>)
 8004b4e:	6810      	ldr	r0, [r2, #0]
 8004b50:	6018      	str	r0, [r3, #0]
 8004b52:	8891      	ldrh	r1, [r2, #4]
 8004b54:	7992      	ldrb	r2, [r2, #6]
 8004b56:	8099      	strh	r1, [r3, #4]
 8004b58:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8004b5a:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2220      	movs	r2, #32
 8004b62:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8004b64:	f3bf 8f5f 	dmb	sy
}
 8004b68:	bf00      	nop
 8004b6a:	370c      	adds	r7, #12
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b72:	4770      	bx	lr
 8004b74:	20012ec8 	.word	0x20012ec8
 8004b78:	080060f8 	.word	0x080060f8
 8004b7c:	20012f70 	.word	0x20012f70
 8004b80:	20013370 	.word	0x20013370
 8004b84:	08006104 	.word	0x08006104
 8004b88:	08006108 	.word	0x08006108

08004b8c <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	b08c      	sub	sp, #48	; 0x30
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	60f8      	str	r0, [r7, #12]
 8004b94:	60b9      	str	r1, [r7, #8]
 8004b96:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8004b98:	4b3e      	ldr	r3, [pc, #248]	; (8004c94 <SEGGER_RTT_ReadNoLock+0x108>)
 8004b9a:	623b      	str	r3, [r7, #32]
 8004b9c:	6a3b      	ldr	r3, [r7, #32]
 8004b9e:	781b      	ldrb	r3, [r3, #0]
 8004ba0:	b2db      	uxtb	r3, r3
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d101      	bne.n	8004baa <SEGGER_RTT_ReadNoLock+0x1e>
 8004ba6:	f7ff ff99 	bl	8004adc <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8004baa:	68fa      	ldr	r2, [r7, #12]
 8004bac:	4613      	mov	r3, r2
 8004bae:	005b      	lsls	r3, r3, #1
 8004bb0:	4413      	add	r3, r2
 8004bb2:	00db      	lsls	r3, r3, #3
 8004bb4:	3360      	adds	r3, #96	; 0x60
 8004bb6:	4a37      	ldr	r2, [pc, #220]	; (8004c94 <SEGGER_RTT_ReadNoLock+0x108>)
 8004bb8:	4413      	add	r3, r2
 8004bba:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8004bbc:	68bb      	ldr	r3, [r7, #8]
 8004bbe:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 8004bc0:	69fb      	ldr	r3, [r7, #28]
 8004bc2:	691b      	ldr	r3, [r3, #16]
 8004bc4:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 8004bc6:	69fb      	ldr	r3, [r7, #28]
 8004bc8:	68db      	ldr	r3, [r3, #12]
 8004bca:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8004bcc:	2300      	movs	r3, #0
 8004bce:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8004bd0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004bd2:	69bb      	ldr	r3, [r7, #24]
 8004bd4:	429a      	cmp	r2, r3
 8004bd6:	d92b      	bls.n	8004c30 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8004bd8:	69fb      	ldr	r3, [r7, #28]
 8004bda:	689a      	ldr	r2, [r3, #8]
 8004bdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bde:	1ad3      	subs	r3, r2, r3
 8004be0:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8004be2:	697a      	ldr	r2, [r7, #20]
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	4293      	cmp	r3, r2
 8004be8:	bf28      	it	cs
 8004bea:	4613      	movcs	r3, r2
 8004bec:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8004bee:	69fb      	ldr	r3, [r7, #28]
 8004bf0:	685a      	ldr	r2, [r3, #4]
 8004bf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bf4:	4413      	add	r3, r2
 8004bf6:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8004bf8:	697a      	ldr	r2, [r7, #20]
 8004bfa:	6939      	ldr	r1, [r7, #16]
 8004bfc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004bfe:	f001 fa09 	bl	8006014 <memcpy>
    NumBytesRead += NumBytesRem;
 8004c02:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c04:	697b      	ldr	r3, [r7, #20]
 8004c06:	4413      	add	r3, r2
 8004c08:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8004c0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c0c:	697b      	ldr	r3, [r7, #20]
 8004c0e:	4413      	add	r3, r2
 8004c10:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8004c12:	687a      	ldr	r2, [r7, #4]
 8004c14:	697b      	ldr	r3, [r7, #20]
 8004c16:	1ad3      	subs	r3, r2, r3
 8004c18:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8004c1a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004c1c:	697b      	ldr	r3, [r7, #20]
 8004c1e:	4413      	add	r3, r2
 8004c20:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8004c22:	69fb      	ldr	r3, [r7, #28]
 8004c24:	689b      	ldr	r3, [r3, #8]
 8004c26:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004c28:	429a      	cmp	r2, r3
 8004c2a:	d101      	bne.n	8004c30 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8004c30:	69ba      	ldr	r2, [r7, #24]
 8004c32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c34:	1ad3      	subs	r3, r2, r3
 8004c36:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8004c38:	697a      	ldr	r2, [r7, #20]
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	bf28      	it	cs
 8004c40:	4613      	movcs	r3, r2
 8004c42:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8004c44:	697b      	ldr	r3, [r7, #20]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d019      	beq.n	8004c7e <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8004c4a:	69fb      	ldr	r3, [r7, #28]
 8004c4c:	685a      	ldr	r2, [r3, #4]
 8004c4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c50:	4413      	add	r3, r2
 8004c52:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8004c54:	697a      	ldr	r2, [r7, #20]
 8004c56:	6939      	ldr	r1, [r7, #16]
 8004c58:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004c5a:	f001 f9db 	bl	8006014 <memcpy>
    NumBytesRead += NumBytesRem;
 8004c5e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c60:	697b      	ldr	r3, [r7, #20]
 8004c62:	4413      	add	r3, r2
 8004c64:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8004c66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c68:	697b      	ldr	r3, [r7, #20]
 8004c6a:	4413      	add	r3, r2
 8004c6c:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8004c6e:	687a      	ldr	r2, [r7, #4]
 8004c70:	697b      	ldr	r3, [r7, #20]
 8004c72:	1ad3      	subs	r3, r2, r3
 8004c74:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8004c76:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004c78:	697b      	ldr	r3, [r7, #20]
 8004c7a:	4413      	add	r3, r2
 8004c7c:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 8004c7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d002      	beq.n	8004c8a <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8004c84:	69fb      	ldr	r3, [r7, #28]
 8004c86:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004c88:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8004c8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	3730      	adds	r7, #48	; 0x30
 8004c90:	46bd      	mov	sp, r7
 8004c92:	bd80      	pop	{r7, pc}
 8004c94:	20012ec8 	.word	0x20012ec8

08004c98 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8004c98:	b480      	push	{r7}
 8004c9a:	b087      	sub	sp, #28
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	60f8      	str	r0, [r7, #12]
 8004ca0:	60b9      	str	r1, [r7, #8]
 8004ca2:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	613b      	str	r3, [r7, #16]
  if (pText != NULL) {
 8004ca8:	68bb      	ldr	r3, [r7, #8]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d00f      	beq.n	8004cce <_EncodeStr+0x36>
    while(*(pText + Len) != 0) {
 8004cae:	e002      	b.n	8004cb6 <_EncodeStr+0x1e>
      Len++;
 8004cb0:	693b      	ldr	r3, [r7, #16]
 8004cb2:	3301      	adds	r3, #1
 8004cb4:	613b      	str	r3, [r7, #16]
    while(*(pText + Len) != 0) {
 8004cb6:	68ba      	ldr	r2, [r7, #8]
 8004cb8:	693b      	ldr	r3, [r7, #16]
 8004cba:	4413      	add	r3, r2
 8004cbc:	781b      	ldrb	r3, [r3, #0]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d1f6      	bne.n	8004cb0 <_EncodeStr+0x18>
    }
    if (Len > Limit) {
 8004cc2:	693a      	ldr	r2, [r7, #16]
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	429a      	cmp	r2, r3
 8004cc8:	d901      	bls.n	8004cce <_EncodeStr+0x36>
      Len = Limit;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	613b      	str	r3, [r7, #16]
    }
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 8004cce:	693b      	ldr	r3, [r7, #16]
 8004cd0:	2bfe      	cmp	r3, #254	; 0xfe
 8004cd2:	d806      	bhi.n	8004ce2 <_EncodeStr+0x4a>
    *pPayload++ = Len; 
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	1c5a      	adds	r2, r3, #1
 8004cd8:	60fa      	str	r2, [r7, #12]
 8004cda:	693a      	ldr	r2, [r7, #16]
 8004cdc:	b2d2      	uxtb	r2, r2
 8004cde:	701a      	strb	r2, [r3, #0]
 8004ce0:	e011      	b.n	8004d06 <_EncodeStr+0x6e>
  } else {
    *pPayload++ = 255;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	1c5a      	adds	r2, r3, #1
 8004ce6:	60fa      	str	r2, [r7, #12]
 8004ce8:	22ff      	movs	r2, #255	; 0xff
 8004cea:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	1c5a      	adds	r2, r3, #1
 8004cf0:	60fa      	str	r2, [r7, #12]
 8004cf2:	693a      	ldr	r2, [r7, #16]
 8004cf4:	b2d2      	uxtb	r2, r2
 8004cf6:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 8004cf8:	693b      	ldr	r3, [r7, #16]
 8004cfa:	0a19      	lsrs	r1, r3, #8
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	1c5a      	adds	r2, r3, #1
 8004d00:	60fa      	str	r2, [r7, #12]
 8004d02:	b2ca      	uxtb	r2, r1
 8004d04:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 8004d06:	2300      	movs	r3, #0
 8004d08:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8004d0a:	e00a      	b.n	8004d22 <_EncodeStr+0x8a>
    *pPayload++ = *pText++;
 8004d0c:	68ba      	ldr	r2, [r7, #8]
 8004d0e:	1c53      	adds	r3, r2, #1
 8004d10:	60bb      	str	r3, [r7, #8]
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	1c59      	adds	r1, r3, #1
 8004d16:	60f9      	str	r1, [r7, #12]
 8004d18:	7812      	ldrb	r2, [r2, #0]
 8004d1a:	701a      	strb	r2, [r3, #0]
    n++;
 8004d1c:	697b      	ldr	r3, [r7, #20]
 8004d1e:	3301      	adds	r3, #1
 8004d20:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8004d22:	697a      	ldr	r2, [r7, #20]
 8004d24:	693b      	ldr	r3, [r7, #16]
 8004d26:	429a      	cmp	r2, r3
 8004d28:	d3f0      	bcc.n	8004d0c <_EncodeStr+0x74>
  }
  return pPayload;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
}
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	371c      	adds	r7, #28
 8004d30:	46bd      	mov	sp, r7
 8004d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d36:	4770      	bx	lr

08004d38 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8004d38:	b480      	push	{r7}
 8004d3a:	b083      	sub	sp, #12
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	3304      	adds	r3, #4
}
 8004d44:	4618      	mov	r0, r3
 8004d46:	370c      	adds	r7, #12
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4e:	4770      	bx	lr

08004d50 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b082      	sub	sp, #8
 8004d54:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8004d56:	4b36      	ldr	r3, [pc, #216]	; (8004e30 <_HandleIncomingPacket+0xe0>)
 8004d58:	7e1b      	ldrb	r3, [r3, #24]
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	1cfb      	adds	r3, r7, #3
 8004d5e:	2201      	movs	r2, #1
 8004d60:	4619      	mov	r1, r3
 8004d62:	f7ff ff13 	bl	8004b8c <SEGGER_RTT_ReadNoLock>
 8004d66:	4603      	mov	r3, r0
 8004d68:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	dd54      	ble.n	8004e1a <_HandleIncomingPacket+0xca>
    switch (Cmd) {
 8004d70:	78fb      	ldrb	r3, [r7, #3]
 8004d72:	2b80      	cmp	r3, #128	; 0x80
 8004d74:	d032      	beq.n	8004ddc <_HandleIncomingPacket+0x8c>
 8004d76:	2b80      	cmp	r3, #128	; 0x80
 8004d78:	dc42      	bgt.n	8004e00 <_HandleIncomingPacket+0xb0>
 8004d7a:	2b07      	cmp	r3, #7
 8004d7c:	dc16      	bgt.n	8004dac <_HandleIncomingPacket+0x5c>
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	dd3e      	ble.n	8004e00 <_HandleIncomingPacket+0xb0>
 8004d82:	3b01      	subs	r3, #1
 8004d84:	2b06      	cmp	r3, #6
 8004d86:	d83b      	bhi.n	8004e00 <_HandleIncomingPacket+0xb0>
 8004d88:	a201      	add	r2, pc, #4	; (adr r2, 8004d90 <_HandleIncomingPacket+0x40>)
 8004d8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d8e:	bf00      	nop
 8004d90:	08004db3 	.word	0x08004db3
 8004d94:	08004db9 	.word	0x08004db9
 8004d98:	08004dbf 	.word	0x08004dbf
 8004d9c:	08004dc5 	.word	0x08004dc5
 8004da0:	08004dcb 	.word	0x08004dcb
 8004da4:	08004dd1 	.word	0x08004dd1
 8004da8:	08004dd7 	.word	0x08004dd7
 8004dac:	2b7f      	cmp	r3, #127	; 0x7f
 8004dae:	d036      	beq.n	8004e1e <_HandleIncomingPacket+0xce>
 8004db0:	e026      	b.n	8004e00 <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8004db2:	f000 fb53 	bl	800545c <SEGGER_SYSVIEW_Start>
      break;
 8004db6:	e037      	b.n	8004e28 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8004db8:	f000 fc0a 	bl	80055d0 <SEGGER_SYSVIEW_Stop>
      break;
 8004dbc:	e034      	b.n	8004e28 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 8004dbe:	f000 fdbf 	bl	8005940 <SEGGER_SYSVIEW_RecordSystime>
      break;
 8004dc2:	e031      	b.n	8004e28 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8004dc4:	f000 fda8 	bl	8005918 <SEGGER_SYSVIEW_SendTaskList>
      break;
 8004dc8:	e02e      	b.n	8004e28 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8004dca:	f000 fc27 	bl	800561c <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8004dce:	e02b      	b.n	8004e28 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8004dd0:	f001 f852 	bl	8005e78 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8004dd4:	e028      	b.n	8004e28 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8004dd6:	f001 f831 	bl	8005e3c <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8004dda:	e025      	b.n	8004e28 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8004ddc:	4b14      	ldr	r3, [pc, #80]	; (8004e30 <_HandleIncomingPacket+0xe0>)
 8004dde:	7e1b      	ldrb	r3, [r3, #24]
 8004de0:	4618      	mov	r0, r3
 8004de2:	1cfb      	adds	r3, r7, #3
 8004de4:	2201      	movs	r2, #1
 8004de6:	4619      	mov	r1, r3
 8004de8:	f7ff fed0 	bl	8004b8c <SEGGER_RTT_ReadNoLock>
 8004dec:	4603      	mov	r3, r0
 8004dee:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	dd15      	ble.n	8004e22 <_HandleIncomingPacket+0xd2>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8004df6:	78fb      	ldrb	r3, [r7, #3]
 8004df8:	4618      	mov	r0, r3
 8004dfa:	f000 ff9f 	bl	8005d3c <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8004dfe:	e010      	b.n	8004e22 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8004e00:	78fb      	ldrb	r3, [r7, #3]
 8004e02:	b25b      	sxtb	r3, r3
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	da0e      	bge.n	8004e26 <_HandleIncomingPacket+0xd6>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8004e08:	4b09      	ldr	r3, [pc, #36]	; (8004e30 <_HandleIncomingPacket+0xe0>)
 8004e0a:	7e1b      	ldrb	r3, [r3, #24]
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	1cfb      	adds	r3, r7, #3
 8004e10:	2201      	movs	r2, #1
 8004e12:	4619      	mov	r1, r3
 8004e14:	f7ff feba 	bl	8004b8c <SEGGER_RTT_ReadNoLock>
      }
      break;
 8004e18:	e005      	b.n	8004e26 <_HandleIncomingPacket+0xd6>
    }
  }
 8004e1a:	bf00      	nop
 8004e1c:	e004      	b.n	8004e28 <_HandleIncomingPacket+0xd8>
      break;
 8004e1e:	bf00      	nop
 8004e20:	e002      	b.n	8004e28 <_HandleIncomingPacket+0xd8>
      break;
 8004e22:	bf00      	nop
 8004e24:	e000      	b.n	8004e28 <_HandleIncomingPacket+0xd8>
      break;
 8004e26:	bf00      	nop
}
 8004e28:	bf00      	nop
 8004e2a:	3708      	adds	r7, #8
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	bd80      	pop	{r7, pc}
 8004e30:	20013380 	.word	0x20013380

08004e34 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b08c      	sub	sp, #48	; 0x30
 8004e38:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8004e3a:	2301      	movs	r3, #1
 8004e3c:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8004e3e:	1d3b      	adds	r3, r7, #4
 8004e40:	3301      	adds	r3, #1
 8004e42:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8004e44:	69fb      	ldr	r3, [r7, #28]
 8004e46:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004e48:	4b31      	ldr	r3, [pc, #196]	; (8004f10 <_TrySendOverflowPacket+0xdc>)
 8004e4a:	695b      	ldr	r3, [r3, #20]
 8004e4c:	62bb      	str	r3, [r7, #40]	; 0x28
 8004e4e:	e00b      	b.n	8004e68 <_TrySendOverflowPacket+0x34>
 8004e50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e52:	b2da      	uxtb	r2, r3
 8004e54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e56:	1c59      	adds	r1, r3, #1
 8004e58:	62f9      	str	r1, [r7, #44]	; 0x2c
 8004e5a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004e5e:	b2d2      	uxtb	r2, r2
 8004e60:	701a      	strb	r2, [r3, #0]
 8004e62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e64:	09db      	lsrs	r3, r3, #7
 8004e66:	62bb      	str	r3, [r7, #40]	; 0x28
 8004e68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e6a:	2b7f      	cmp	r3, #127	; 0x7f
 8004e6c:	d8f0      	bhi.n	8004e50 <_TrySendOverflowPacket+0x1c>
 8004e6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e70:	1c5a      	adds	r2, r3, #1
 8004e72:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004e74:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004e76:	b2d2      	uxtb	r2, r2
 8004e78:	701a      	strb	r2, [r3, #0]
 8004e7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e7c:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8004e7e:	4b25      	ldr	r3, [pc, #148]	; (8004f14 <_TrySendOverflowPacket+0xe0>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8004e84:	4b22      	ldr	r3, [pc, #136]	; (8004f10 <_TrySendOverflowPacket+0xdc>)
 8004e86:	68db      	ldr	r3, [r3, #12]
 8004e88:	69ba      	ldr	r2, [r7, #24]
 8004e8a:	1ad3      	subs	r3, r2, r3
 8004e8c:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8004e8e:	69fb      	ldr	r3, [r7, #28]
 8004e90:	627b      	str	r3, [r7, #36]	; 0x24
 8004e92:	697b      	ldr	r3, [r7, #20]
 8004e94:	623b      	str	r3, [r7, #32]
 8004e96:	e00b      	b.n	8004eb0 <_TrySendOverflowPacket+0x7c>
 8004e98:	6a3b      	ldr	r3, [r7, #32]
 8004e9a:	b2da      	uxtb	r2, r3
 8004e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e9e:	1c59      	adds	r1, r3, #1
 8004ea0:	6279      	str	r1, [r7, #36]	; 0x24
 8004ea2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004ea6:	b2d2      	uxtb	r2, r2
 8004ea8:	701a      	strb	r2, [r3, #0]
 8004eaa:	6a3b      	ldr	r3, [r7, #32]
 8004eac:	09db      	lsrs	r3, r3, #7
 8004eae:	623b      	str	r3, [r7, #32]
 8004eb0:	6a3b      	ldr	r3, [r7, #32]
 8004eb2:	2b7f      	cmp	r3, #127	; 0x7f
 8004eb4:	d8f0      	bhi.n	8004e98 <_TrySendOverflowPacket+0x64>
 8004eb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eb8:	1c5a      	adds	r2, r3, #1
 8004eba:	627a      	str	r2, [r7, #36]	; 0x24
 8004ebc:	6a3a      	ldr	r2, [r7, #32]
 8004ebe:	b2d2      	uxtb	r2, r2
 8004ec0:	701a      	strb	r2, [r3, #0]
 8004ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ec4:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 8004ec6:	4b12      	ldr	r3, [pc, #72]	; (8004f10 <_TrySendOverflowPacket+0xdc>)
 8004ec8:	785b      	ldrb	r3, [r3, #1]
 8004eca:	4618      	mov	r0, r3
 8004ecc:	1d3b      	adds	r3, r7, #4
 8004ece:	69fa      	ldr	r2, [r7, #28]
 8004ed0:	1ad3      	subs	r3, r2, r3
 8004ed2:	461a      	mov	r2, r3
 8004ed4:	1d3b      	adds	r3, r7, #4
 8004ed6:	4619      	mov	r1, r3
 8004ed8:	f7fb f97a 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8004edc:	4603      	mov	r3, r0
 8004ede:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 8004ee0:	693b      	ldr	r3, [r7, #16]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d009      	beq.n	8004efa <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8004ee6:	4a0a      	ldr	r2, [pc, #40]	; (8004f10 <_TrySendOverflowPacket+0xdc>)
 8004ee8:	69bb      	ldr	r3, [r7, #24]
 8004eea:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8004eec:	4b08      	ldr	r3, [pc, #32]	; (8004f10 <_TrySendOverflowPacket+0xdc>)
 8004eee:	781b      	ldrb	r3, [r3, #0]
 8004ef0:	3b01      	subs	r3, #1
 8004ef2:	b2da      	uxtb	r2, r3
 8004ef4:	4b06      	ldr	r3, [pc, #24]	; (8004f10 <_TrySendOverflowPacket+0xdc>)
 8004ef6:	701a      	strb	r2, [r3, #0]
 8004ef8:	e004      	b.n	8004f04 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8004efa:	4b05      	ldr	r3, [pc, #20]	; (8004f10 <_TrySendOverflowPacket+0xdc>)
 8004efc:	695b      	ldr	r3, [r3, #20]
 8004efe:	3301      	adds	r3, #1
 8004f00:	4a03      	ldr	r2, [pc, #12]	; (8004f10 <_TrySendOverflowPacket+0xdc>)
 8004f02:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8004f04:	693b      	ldr	r3, [r7, #16]
}
 8004f06:	4618      	mov	r0, r3
 8004f08:	3730      	adds	r7, #48	; 0x30
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	bd80      	pop	{r7, pc}
 8004f0e:	bf00      	nop
 8004f10:	20013380 	.word	0x20013380
 8004f14:	e0001004 	.word	0xe0001004

08004f18 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b08a      	sub	sp, #40	; 0x28
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	60f8      	str	r0, [r7, #12]
 8004f20:	60b9      	str	r1, [r7, #8]
 8004f22:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8004f24:	4b6c      	ldr	r3, [pc, #432]	; (80050d8 <_SendPacket+0x1c0>)
 8004f26:	781b      	ldrb	r3, [r3, #0]
 8004f28:	2b01      	cmp	r3, #1
 8004f2a:	d010      	beq.n	8004f4e <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8004f2c:	4b6a      	ldr	r3, [pc, #424]	; (80050d8 <_SendPacket+0x1c0>)
 8004f2e:	781b      	ldrb	r3, [r3, #0]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	f000 80a3 	beq.w	800507c <_SendPacket+0x164>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 8004f36:	4b68      	ldr	r3, [pc, #416]	; (80050d8 <_SendPacket+0x1c0>)
 8004f38:	781b      	ldrb	r3, [r3, #0]
 8004f3a:	2b02      	cmp	r3, #2
 8004f3c:	d109      	bne.n	8004f52 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8004f3e:	f7ff ff79 	bl	8004e34 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8004f42:	4b65      	ldr	r3, [pc, #404]	; (80050d8 <_SendPacket+0x1c0>)
 8004f44:	781b      	ldrb	r3, [r3, #0]
 8004f46:	2b01      	cmp	r3, #1
 8004f48:	f040 809a 	bne.w	8005080 <_SendPacket+0x168>
      goto SendDone;
    }
  }
Send:
 8004f4c:	e001      	b.n	8004f52 <_SendPacket+0x3a>
    goto Send;
 8004f4e:	bf00      	nop
 8004f50:	e000      	b.n	8004f54 <_SendPacket+0x3c>
Send:
 8004f52:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2b1f      	cmp	r3, #31
 8004f58:	d809      	bhi.n	8004f6e <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8004f5a:	4b5f      	ldr	r3, [pc, #380]	; (80050d8 <_SendPacket+0x1c0>)
 8004f5c:	69da      	ldr	r2, [r3, #28]
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	fa22 f303 	lsr.w	r3, r2, r3
 8004f64:	f003 0301 	and.w	r3, r3, #1
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	f040 808b 	bne.w	8005084 <_SendPacket+0x16c>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	2b17      	cmp	r3, #23
 8004f72:	d807      	bhi.n	8004f84 <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	3b01      	subs	r3, #1
 8004f78:	60fb      	str	r3, [r7, #12]
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	b2da      	uxtb	r2, r3
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	701a      	strb	r2, [r3, #0]
 8004f82:	e03d      	b.n	8005000 <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 8004f84:	68ba      	ldr	r2, [r7, #8]
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	1ad3      	subs	r3, r2, r3
 8004f8a:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 8004f8c:	69fb      	ldr	r3, [r7, #28]
 8004f8e:	2b7f      	cmp	r3, #127	; 0x7f
 8004f90:	d912      	bls.n	8004fb8 <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 8004f92:	69fb      	ldr	r3, [r7, #28]
 8004f94:	09da      	lsrs	r2, r3, #7
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	3b01      	subs	r3, #1
 8004f9a:	60fb      	str	r3, [r7, #12]
 8004f9c:	b2d2      	uxtb	r2, r2
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 8004fa2:	69fb      	ldr	r3, [r7, #28]
 8004fa4:	b2db      	uxtb	r3, r3
 8004fa6:	68fa      	ldr	r2, [r7, #12]
 8004fa8:	3a01      	subs	r2, #1
 8004faa:	60fa      	str	r2, [r7, #12]
 8004fac:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004fb0:	b2da      	uxtb	r2, r3
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	701a      	strb	r2, [r3, #0]
 8004fb6:	e006      	b.n	8004fc6 <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	3b01      	subs	r3, #1
 8004fbc:	60fb      	str	r3, [r7, #12]
 8004fbe:	69fb      	ldr	r3, [r7, #28]
 8004fc0:	b2da      	uxtb	r2, r3
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	2b7f      	cmp	r3, #127	; 0x7f
 8004fca:	d912      	bls.n	8004ff2 <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	09da      	lsrs	r2, r3, #7
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	3b01      	subs	r3, #1
 8004fd4:	60fb      	str	r3, [r7, #12]
 8004fd6:	b2d2      	uxtb	r2, r2
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	b2db      	uxtb	r3, r3
 8004fe0:	68fa      	ldr	r2, [r7, #12]
 8004fe2:	3a01      	subs	r2, #1
 8004fe4:	60fa      	str	r2, [r7, #12]
 8004fe6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004fea:	b2da      	uxtb	r2, r3
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	701a      	strb	r2, [r3, #0]
 8004ff0:	e006      	b.n	8005000 <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	3b01      	subs	r3, #1
 8004ff6:	60fb      	str	r3, [r7, #12]
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	b2da      	uxtb	r2, r3
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8005000:	4b36      	ldr	r3, [pc, #216]	; (80050dc <_SendPacket+0x1c4>)
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8005006:	4b34      	ldr	r3, [pc, #208]	; (80050d8 <_SendPacket+0x1c0>)
 8005008:	68db      	ldr	r3, [r3, #12]
 800500a:	69ba      	ldr	r2, [r7, #24]
 800500c:	1ad3      	subs	r3, r2, r3
 800500e:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8005010:	68bb      	ldr	r3, [r7, #8]
 8005012:	627b      	str	r3, [r7, #36]	; 0x24
 8005014:	697b      	ldr	r3, [r7, #20]
 8005016:	623b      	str	r3, [r7, #32]
 8005018:	e00b      	b.n	8005032 <_SendPacket+0x11a>
 800501a:	6a3b      	ldr	r3, [r7, #32]
 800501c:	b2da      	uxtb	r2, r3
 800501e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005020:	1c59      	adds	r1, r3, #1
 8005022:	6279      	str	r1, [r7, #36]	; 0x24
 8005024:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005028:	b2d2      	uxtb	r2, r2
 800502a:	701a      	strb	r2, [r3, #0]
 800502c:	6a3b      	ldr	r3, [r7, #32]
 800502e:	09db      	lsrs	r3, r3, #7
 8005030:	623b      	str	r3, [r7, #32]
 8005032:	6a3b      	ldr	r3, [r7, #32]
 8005034:	2b7f      	cmp	r3, #127	; 0x7f
 8005036:	d8f0      	bhi.n	800501a <_SendPacket+0x102>
 8005038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800503a:	1c5a      	adds	r2, r3, #1
 800503c:	627a      	str	r2, [r7, #36]	; 0x24
 800503e:	6a3a      	ldr	r2, [r7, #32]
 8005040:	b2d2      	uxtb	r2, r2
 8005042:	701a      	strb	r2, [r3, #0]
 8005044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005046:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 8005048:	4b23      	ldr	r3, [pc, #140]	; (80050d8 <_SendPacket+0x1c0>)
 800504a:	785b      	ldrb	r3, [r3, #1]
 800504c:	4618      	mov	r0, r3
 800504e:	68ba      	ldr	r2, [r7, #8]
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	1ad3      	subs	r3, r2, r3
 8005054:	461a      	mov	r2, r3
 8005056:	68f9      	ldr	r1, [r7, #12]
 8005058:	f7fb f8ba 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800505c:	4603      	mov	r3, r0
 800505e:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 8005060:	693b      	ldr	r3, [r7, #16]
 8005062:	2b00      	cmp	r3, #0
 8005064:	d003      	beq.n	800506e <_SendPacket+0x156>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8005066:	4a1c      	ldr	r2, [pc, #112]	; (80050d8 <_SendPacket+0x1c0>)
 8005068:	69bb      	ldr	r3, [r7, #24]
 800506a:	60d3      	str	r3, [r2, #12]
 800506c:	e00b      	b.n	8005086 <_SendPacket+0x16e>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 800506e:	4b1a      	ldr	r3, [pc, #104]	; (80050d8 <_SendPacket+0x1c0>)
 8005070:	781b      	ldrb	r3, [r3, #0]
 8005072:	3301      	adds	r3, #1
 8005074:	b2da      	uxtb	r2, r3
 8005076:	4b18      	ldr	r3, [pc, #96]	; (80050d8 <_SendPacket+0x1c0>)
 8005078:	701a      	strb	r2, [r3, #0]
 800507a:	e004      	b.n	8005086 <_SendPacket+0x16e>
    goto SendDone;
 800507c:	bf00      	nop
 800507e:	e002      	b.n	8005086 <_SendPacket+0x16e>
      goto SendDone;
 8005080:	bf00      	nop
 8005082:	e000      	b.n	8005086 <_SendPacket+0x16e>
      goto SendDone;
 8005084:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8005086:	4b14      	ldr	r3, [pc, #80]	; (80050d8 <_SendPacket+0x1c0>)
 8005088:	7e1b      	ldrb	r3, [r3, #24]
 800508a:	4619      	mov	r1, r3
 800508c:	4a14      	ldr	r2, [pc, #80]	; (80050e0 <_SendPacket+0x1c8>)
 800508e:	460b      	mov	r3, r1
 8005090:	005b      	lsls	r3, r3, #1
 8005092:	440b      	add	r3, r1
 8005094:	00db      	lsls	r3, r3, #3
 8005096:	4413      	add	r3, r2
 8005098:	336c      	adds	r3, #108	; 0x6c
 800509a:	681a      	ldr	r2, [r3, #0]
 800509c:	4b0e      	ldr	r3, [pc, #56]	; (80050d8 <_SendPacket+0x1c0>)
 800509e:	7e1b      	ldrb	r3, [r3, #24]
 80050a0:	4618      	mov	r0, r3
 80050a2:	490f      	ldr	r1, [pc, #60]	; (80050e0 <_SendPacket+0x1c8>)
 80050a4:	4603      	mov	r3, r0
 80050a6:	005b      	lsls	r3, r3, #1
 80050a8:	4403      	add	r3, r0
 80050aa:	00db      	lsls	r3, r3, #3
 80050ac:	440b      	add	r3, r1
 80050ae:	3370      	adds	r3, #112	; 0x70
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	429a      	cmp	r2, r3
 80050b4:	d00b      	beq.n	80050ce <_SendPacket+0x1b6>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 80050b6:	4b08      	ldr	r3, [pc, #32]	; (80050d8 <_SendPacket+0x1c0>)
 80050b8:	789b      	ldrb	r3, [r3, #2]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d107      	bne.n	80050ce <_SendPacket+0x1b6>
      _SYSVIEW_Globals.RecursionCnt = 1;
 80050be:	4b06      	ldr	r3, [pc, #24]	; (80050d8 <_SendPacket+0x1c0>)
 80050c0:	2201      	movs	r2, #1
 80050c2:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 80050c4:	f7ff fe44 	bl	8004d50 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 80050c8:	4b03      	ldr	r3, [pc, #12]	; (80050d8 <_SendPacket+0x1c0>)
 80050ca:	2200      	movs	r2, #0
 80050cc:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 80050ce:	bf00      	nop
 80050d0:	3728      	adds	r7, #40	; 0x28
 80050d2:	46bd      	mov	sp, r7
 80050d4:	bd80      	pop	{r7, pc}
 80050d6:	bf00      	nop
 80050d8:	20013380 	.word	0x20013380
 80050dc:	e0001004 	.word	0xe0001004
 80050e0:	20012ec8 	.word	0x20012ec8

080050e4 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b084      	sub	sp, #16
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80050ec:	f3ef 8311 	mrs	r3, BASEPRI
 80050f0:	f04f 0120 	mov.w	r1, #32
 80050f4:	f381 8811 	msr	BASEPRI, r1
 80050f8:	60fb      	str	r3, [r7, #12]
 80050fa:	4808      	ldr	r0, [pc, #32]	; (800511c <SEGGER_SYSVIEW_RecordVoid+0x38>)
 80050fc:	f7ff fe1c 	bl	8004d38 <_PreparePacket>
 8005100:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8005102:	687a      	ldr	r2, [r7, #4]
 8005104:	68b9      	ldr	r1, [r7, #8]
 8005106:	68b8      	ldr	r0, [r7, #8]
 8005108:	f7ff ff06 	bl	8004f18 <_SendPacket>
  RECORD_END();
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	f383 8811 	msr	BASEPRI, r3
}
 8005112:	bf00      	nop
 8005114:	3710      	adds	r7, #16
 8005116:	46bd      	mov	sp, r7
 8005118:	bd80      	pop	{r7, pc}
 800511a:	bf00      	nop
 800511c:	200133b0 	.word	0x200133b0

08005120 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8005120:	b580      	push	{r7, lr}
 8005122:	b088      	sub	sp, #32
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
 8005128:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800512a:	f3ef 8311 	mrs	r3, BASEPRI
 800512e:	f04f 0120 	mov.w	r1, #32
 8005132:	f381 8811 	msr	BASEPRI, r1
 8005136:	617b      	str	r3, [r7, #20]
 8005138:	4816      	ldr	r0, [pc, #88]	; (8005194 <SEGGER_SYSVIEW_RecordU32+0x74>)
 800513a:	f7ff fdfd 	bl	8004d38 <_PreparePacket>
 800513e:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005140:	693b      	ldr	r3, [r7, #16]
 8005142:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	61fb      	str	r3, [r7, #28]
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	61bb      	str	r3, [r7, #24]
 800514c:	e00b      	b.n	8005166 <SEGGER_SYSVIEW_RecordU32+0x46>
 800514e:	69bb      	ldr	r3, [r7, #24]
 8005150:	b2da      	uxtb	r2, r3
 8005152:	69fb      	ldr	r3, [r7, #28]
 8005154:	1c59      	adds	r1, r3, #1
 8005156:	61f9      	str	r1, [r7, #28]
 8005158:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800515c:	b2d2      	uxtb	r2, r2
 800515e:	701a      	strb	r2, [r3, #0]
 8005160:	69bb      	ldr	r3, [r7, #24]
 8005162:	09db      	lsrs	r3, r3, #7
 8005164:	61bb      	str	r3, [r7, #24]
 8005166:	69bb      	ldr	r3, [r7, #24]
 8005168:	2b7f      	cmp	r3, #127	; 0x7f
 800516a:	d8f0      	bhi.n	800514e <SEGGER_SYSVIEW_RecordU32+0x2e>
 800516c:	69fb      	ldr	r3, [r7, #28]
 800516e:	1c5a      	adds	r2, r3, #1
 8005170:	61fa      	str	r2, [r7, #28]
 8005172:	69ba      	ldr	r2, [r7, #24]
 8005174:	b2d2      	uxtb	r2, r2
 8005176:	701a      	strb	r2, [r3, #0]
 8005178:	69fb      	ldr	r3, [r7, #28]
 800517a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800517c:	687a      	ldr	r2, [r7, #4]
 800517e:	68f9      	ldr	r1, [r7, #12]
 8005180:	6938      	ldr	r0, [r7, #16]
 8005182:	f7ff fec9 	bl	8004f18 <_SendPacket>
  RECORD_END();
 8005186:	697b      	ldr	r3, [r7, #20]
 8005188:	f383 8811 	msr	BASEPRI, r3
}
 800518c:	bf00      	nop
 800518e:	3720      	adds	r7, #32
 8005190:	46bd      	mov	sp, r7
 8005192:	bd80      	pop	{r7, pc}
 8005194:	200133b0 	.word	0x200133b0

08005198 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8005198:	b580      	push	{r7, lr}
 800519a:	b08c      	sub	sp, #48	; 0x30
 800519c:	af00      	add	r7, sp, #0
 800519e:	60f8      	str	r0, [r7, #12]
 80051a0:	60b9      	str	r1, [r7, #8]
 80051a2:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 80051a4:	f3ef 8311 	mrs	r3, BASEPRI
 80051a8:	f04f 0120 	mov.w	r1, #32
 80051ac:	f381 8811 	msr	BASEPRI, r1
 80051b0:	61fb      	str	r3, [r7, #28]
 80051b2:	4825      	ldr	r0, [pc, #148]	; (8005248 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 80051b4:	f7ff fdc0 	bl	8004d38 <_PreparePacket>
 80051b8:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 80051ba:	69bb      	ldr	r3, [r7, #24]
 80051bc:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 80051be:	697b      	ldr	r3, [r7, #20]
 80051c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80051c2:	68bb      	ldr	r3, [r7, #8]
 80051c4:	62bb      	str	r3, [r7, #40]	; 0x28
 80051c6:	e00b      	b.n	80051e0 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 80051c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051ca:	b2da      	uxtb	r2, r3
 80051cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051ce:	1c59      	adds	r1, r3, #1
 80051d0:	62f9      	str	r1, [r7, #44]	; 0x2c
 80051d2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80051d6:	b2d2      	uxtb	r2, r2
 80051d8:	701a      	strb	r2, [r3, #0]
 80051da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051dc:	09db      	lsrs	r3, r3, #7
 80051de:	62bb      	str	r3, [r7, #40]	; 0x28
 80051e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051e2:	2b7f      	cmp	r3, #127	; 0x7f
 80051e4:	d8f0      	bhi.n	80051c8 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 80051e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051e8:	1c5a      	adds	r2, r3, #1
 80051ea:	62fa      	str	r2, [r7, #44]	; 0x2c
 80051ec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80051ee:	b2d2      	uxtb	r2, r2
 80051f0:	701a      	strb	r2, [r3, #0]
 80051f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051f4:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 80051f6:	697b      	ldr	r3, [r7, #20]
 80051f8:	627b      	str	r3, [r7, #36]	; 0x24
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	623b      	str	r3, [r7, #32]
 80051fe:	e00b      	b.n	8005218 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8005200:	6a3b      	ldr	r3, [r7, #32]
 8005202:	b2da      	uxtb	r2, r3
 8005204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005206:	1c59      	adds	r1, r3, #1
 8005208:	6279      	str	r1, [r7, #36]	; 0x24
 800520a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800520e:	b2d2      	uxtb	r2, r2
 8005210:	701a      	strb	r2, [r3, #0]
 8005212:	6a3b      	ldr	r3, [r7, #32]
 8005214:	09db      	lsrs	r3, r3, #7
 8005216:	623b      	str	r3, [r7, #32]
 8005218:	6a3b      	ldr	r3, [r7, #32]
 800521a:	2b7f      	cmp	r3, #127	; 0x7f
 800521c:	d8f0      	bhi.n	8005200 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 800521e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005220:	1c5a      	adds	r2, r3, #1
 8005222:	627a      	str	r2, [r7, #36]	; 0x24
 8005224:	6a3a      	ldr	r2, [r7, #32]
 8005226:	b2d2      	uxtb	r2, r2
 8005228:	701a      	strb	r2, [r3, #0]
 800522a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800522c:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800522e:	68fa      	ldr	r2, [r7, #12]
 8005230:	6979      	ldr	r1, [r7, #20]
 8005232:	69b8      	ldr	r0, [r7, #24]
 8005234:	f7ff fe70 	bl	8004f18 <_SendPacket>
  RECORD_END();
 8005238:	69fb      	ldr	r3, [r7, #28]
 800523a:	f383 8811 	msr	BASEPRI, r3
}
 800523e:	bf00      	nop
 8005240:	3730      	adds	r7, #48	; 0x30
 8005242:	46bd      	mov	sp, r7
 8005244:	bd80      	pop	{r7, pc}
 8005246:	bf00      	nop
 8005248:	200133b0 	.word	0x200133b0

0800524c <SEGGER_SYSVIEW_RecordU32x3>:
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x3(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2) {
 800524c:	b580      	push	{r7, lr}
 800524e:	b08e      	sub	sp, #56	; 0x38
 8005250:	af00      	add	r7, sp, #0
 8005252:	60f8      	str	r0, [r7, #12]
 8005254:	60b9      	str	r1, [r7, #8]
 8005256:	607a      	str	r2, [r7, #4]
 8005258:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 3 * SEGGER_SYSVIEW_QUANTA_U32);
 800525a:	f3ef 8311 	mrs	r3, BASEPRI
 800525e:	f04f 0120 	mov.w	r1, #32
 8005262:	f381 8811 	msr	BASEPRI, r1
 8005266:	61fb      	str	r3, [r7, #28]
 8005268:	4832      	ldr	r0, [pc, #200]	; (8005334 <SEGGER_SYSVIEW_RecordU32x3+0xe8>)
 800526a:	f7ff fd65 	bl	8004d38 <_PreparePacket>
 800526e:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8005270:	69bb      	ldr	r3, [r7, #24]
 8005272:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8005274:	697b      	ldr	r3, [r7, #20]
 8005276:	637b      	str	r3, [r7, #52]	; 0x34
 8005278:	68bb      	ldr	r3, [r7, #8]
 800527a:	633b      	str	r3, [r7, #48]	; 0x30
 800527c:	e00b      	b.n	8005296 <SEGGER_SYSVIEW_RecordU32x3+0x4a>
 800527e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005280:	b2da      	uxtb	r2, r3
 8005282:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005284:	1c59      	adds	r1, r3, #1
 8005286:	6379      	str	r1, [r7, #52]	; 0x34
 8005288:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800528c:	b2d2      	uxtb	r2, r2
 800528e:	701a      	strb	r2, [r3, #0]
 8005290:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005292:	09db      	lsrs	r3, r3, #7
 8005294:	633b      	str	r3, [r7, #48]	; 0x30
 8005296:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005298:	2b7f      	cmp	r3, #127	; 0x7f
 800529a:	d8f0      	bhi.n	800527e <SEGGER_SYSVIEW_RecordU32x3+0x32>
 800529c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800529e:	1c5a      	adds	r2, r3, #1
 80052a0:	637a      	str	r2, [r7, #52]	; 0x34
 80052a2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80052a4:	b2d2      	uxtb	r2, r2
 80052a6:	701a      	strb	r2, [r3, #0]
 80052a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052aa:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 80052ac:	697b      	ldr	r3, [r7, #20]
 80052ae:	62fb      	str	r3, [r7, #44]	; 0x2c
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	62bb      	str	r3, [r7, #40]	; 0x28
 80052b4:	e00b      	b.n	80052ce <SEGGER_SYSVIEW_RecordU32x3+0x82>
 80052b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052b8:	b2da      	uxtb	r2, r3
 80052ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052bc:	1c59      	adds	r1, r3, #1
 80052be:	62f9      	str	r1, [r7, #44]	; 0x2c
 80052c0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80052c4:	b2d2      	uxtb	r2, r2
 80052c6:	701a      	strb	r2, [r3, #0]
 80052c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052ca:	09db      	lsrs	r3, r3, #7
 80052cc:	62bb      	str	r3, [r7, #40]	; 0x28
 80052ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052d0:	2b7f      	cmp	r3, #127	; 0x7f
 80052d2:	d8f0      	bhi.n	80052b6 <SEGGER_SYSVIEW_RecordU32x3+0x6a>
 80052d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052d6:	1c5a      	adds	r2, r3, #1
 80052d8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80052da:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80052dc:	b2d2      	uxtb	r2, r2
 80052de:	701a      	strb	r2, [r3, #0]
 80052e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052e2:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 80052e4:	697b      	ldr	r3, [r7, #20]
 80052e6:	627b      	str	r3, [r7, #36]	; 0x24
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	623b      	str	r3, [r7, #32]
 80052ec:	e00b      	b.n	8005306 <SEGGER_SYSVIEW_RecordU32x3+0xba>
 80052ee:	6a3b      	ldr	r3, [r7, #32]
 80052f0:	b2da      	uxtb	r2, r3
 80052f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052f4:	1c59      	adds	r1, r3, #1
 80052f6:	6279      	str	r1, [r7, #36]	; 0x24
 80052f8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80052fc:	b2d2      	uxtb	r2, r2
 80052fe:	701a      	strb	r2, [r3, #0]
 8005300:	6a3b      	ldr	r3, [r7, #32]
 8005302:	09db      	lsrs	r3, r3, #7
 8005304:	623b      	str	r3, [r7, #32]
 8005306:	6a3b      	ldr	r3, [r7, #32]
 8005308:	2b7f      	cmp	r3, #127	; 0x7f
 800530a:	d8f0      	bhi.n	80052ee <SEGGER_SYSVIEW_RecordU32x3+0xa2>
 800530c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800530e:	1c5a      	adds	r2, r3, #1
 8005310:	627a      	str	r2, [r7, #36]	; 0x24
 8005312:	6a3a      	ldr	r2, [r7, #32]
 8005314:	b2d2      	uxtb	r2, r2
 8005316:	701a      	strb	r2, [r3, #0]
 8005318:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800531a:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800531c:	68fa      	ldr	r2, [r7, #12]
 800531e:	6979      	ldr	r1, [r7, #20]
 8005320:	69b8      	ldr	r0, [r7, #24]
 8005322:	f7ff fdf9 	bl	8004f18 <_SendPacket>
  RECORD_END();
 8005326:	69fb      	ldr	r3, [r7, #28]
 8005328:	f383 8811 	msr	BASEPRI, r3
}
 800532c:	bf00      	nop
 800532e:	3738      	adds	r7, #56	; 0x38
 8005330:	46bd      	mov	sp, r7
 8005332:	bd80      	pop	{r7, pc}
 8005334:	200133b0 	.word	0x200133b0

08005338 <SEGGER_SYSVIEW_RecordU32x4>:
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 8005338:	b580      	push	{r7, lr}
 800533a:	b090      	sub	sp, #64	; 0x40
 800533c:	af00      	add	r7, sp, #0
 800533e:	60f8      	str	r0, [r7, #12]
 8005340:	60b9      	str	r1, [r7, #8]
 8005342:	607a      	str	r2, [r7, #4]
 8005344:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8005346:	f3ef 8311 	mrs	r3, BASEPRI
 800534a:	f04f 0120 	mov.w	r1, #32
 800534e:	f381 8811 	msr	BASEPRI, r1
 8005352:	61fb      	str	r3, [r7, #28]
 8005354:	4840      	ldr	r0, [pc, #256]	; (8005458 <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 8005356:	f7ff fcef 	bl	8004d38 <_PreparePacket>
 800535a:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800535c:	69bb      	ldr	r3, [r7, #24]
 800535e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8005360:	697b      	ldr	r3, [r7, #20]
 8005362:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005364:	68bb      	ldr	r3, [r7, #8]
 8005366:	63bb      	str	r3, [r7, #56]	; 0x38
 8005368:	e00b      	b.n	8005382 <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 800536a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800536c:	b2da      	uxtb	r2, r3
 800536e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005370:	1c59      	adds	r1, r3, #1
 8005372:	63f9      	str	r1, [r7, #60]	; 0x3c
 8005374:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005378:	b2d2      	uxtb	r2, r2
 800537a:	701a      	strb	r2, [r3, #0]
 800537c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800537e:	09db      	lsrs	r3, r3, #7
 8005380:	63bb      	str	r3, [r7, #56]	; 0x38
 8005382:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005384:	2b7f      	cmp	r3, #127	; 0x7f
 8005386:	d8f0      	bhi.n	800536a <SEGGER_SYSVIEW_RecordU32x4+0x32>
 8005388:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800538a:	1c5a      	adds	r2, r3, #1
 800538c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800538e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005390:	b2d2      	uxtb	r2, r2
 8005392:	701a      	strb	r2, [r3, #0]
 8005394:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005396:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8005398:	697b      	ldr	r3, [r7, #20]
 800539a:	637b      	str	r3, [r7, #52]	; 0x34
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	633b      	str	r3, [r7, #48]	; 0x30
 80053a0:	e00b      	b.n	80053ba <SEGGER_SYSVIEW_RecordU32x4+0x82>
 80053a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053a4:	b2da      	uxtb	r2, r3
 80053a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80053a8:	1c59      	adds	r1, r3, #1
 80053aa:	6379      	str	r1, [r7, #52]	; 0x34
 80053ac:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80053b0:	b2d2      	uxtb	r2, r2
 80053b2:	701a      	strb	r2, [r3, #0]
 80053b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053b6:	09db      	lsrs	r3, r3, #7
 80053b8:	633b      	str	r3, [r7, #48]	; 0x30
 80053ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053bc:	2b7f      	cmp	r3, #127	; 0x7f
 80053be:	d8f0      	bhi.n	80053a2 <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 80053c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80053c2:	1c5a      	adds	r2, r3, #1
 80053c4:	637a      	str	r2, [r7, #52]	; 0x34
 80053c6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80053c8:	b2d2      	uxtb	r2, r2
 80053ca:	701a      	strb	r2, [r3, #0]
 80053cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80053ce:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 80053d0:	697b      	ldr	r3, [r7, #20]
 80053d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	62bb      	str	r3, [r7, #40]	; 0x28
 80053d8:	e00b      	b.n	80053f2 <SEGGER_SYSVIEW_RecordU32x4+0xba>
 80053da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053dc:	b2da      	uxtb	r2, r3
 80053de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053e0:	1c59      	adds	r1, r3, #1
 80053e2:	62f9      	str	r1, [r7, #44]	; 0x2c
 80053e4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80053e8:	b2d2      	uxtb	r2, r2
 80053ea:	701a      	strb	r2, [r3, #0]
 80053ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053ee:	09db      	lsrs	r3, r3, #7
 80053f0:	62bb      	str	r3, [r7, #40]	; 0x28
 80053f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053f4:	2b7f      	cmp	r3, #127	; 0x7f
 80053f6:	d8f0      	bhi.n	80053da <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 80053f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053fa:	1c5a      	adds	r2, r3, #1
 80053fc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80053fe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005400:	b2d2      	uxtb	r2, r2
 8005402:	701a      	strb	r2, [r3, #0]
 8005404:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005406:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 8005408:	697b      	ldr	r3, [r7, #20]
 800540a:	627b      	str	r3, [r7, #36]	; 0x24
 800540c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800540e:	623b      	str	r3, [r7, #32]
 8005410:	e00b      	b.n	800542a <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 8005412:	6a3b      	ldr	r3, [r7, #32]
 8005414:	b2da      	uxtb	r2, r3
 8005416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005418:	1c59      	adds	r1, r3, #1
 800541a:	6279      	str	r1, [r7, #36]	; 0x24
 800541c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005420:	b2d2      	uxtb	r2, r2
 8005422:	701a      	strb	r2, [r3, #0]
 8005424:	6a3b      	ldr	r3, [r7, #32]
 8005426:	09db      	lsrs	r3, r3, #7
 8005428:	623b      	str	r3, [r7, #32]
 800542a:	6a3b      	ldr	r3, [r7, #32]
 800542c:	2b7f      	cmp	r3, #127	; 0x7f
 800542e:	d8f0      	bhi.n	8005412 <SEGGER_SYSVIEW_RecordU32x4+0xda>
 8005430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005432:	1c5a      	adds	r2, r3, #1
 8005434:	627a      	str	r2, [r7, #36]	; 0x24
 8005436:	6a3a      	ldr	r2, [r7, #32]
 8005438:	b2d2      	uxtb	r2, r2
 800543a:	701a      	strb	r2, [r3, #0]
 800543c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800543e:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005440:	68fa      	ldr	r2, [r7, #12]
 8005442:	6979      	ldr	r1, [r7, #20]
 8005444:	69b8      	ldr	r0, [r7, #24]
 8005446:	f7ff fd67 	bl	8004f18 <_SendPacket>
  RECORD_END();
 800544a:	69fb      	ldr	r3, [r7, #28]
 800544c:	f383 8811 	msr	BASEPRI, r3
}
 8005450:	bf00      	nop
 8005452:	3740      	adds	r7, #64	; 0x40
 8005454:	46bd      	mov	sp, r7
 8005456:	bd80      	pop	{r7, pc}
 8005458:	200133b0 	.word	0x200133b0

0800545c <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 800545c:	b580      	push	{r7, lr}
 800545e:	b08c      	sub	sp, #48	; 0x30
 8005460:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 8005462:	4b58      	ldr	r3, [pc, #352]	; (80055c4 <SEGGER_SYSVIEW_Start+0x168>)
 8005464:	2201      	movs	r2, #1
 8005466:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8005468:	f3ef 8311 	mrs	r3, BASEPRI
 800546c:	f04f 0120 	mov.w	r1, #32
 8005470:	f381 8811 	msr	BASEPRI, r1
 8005474:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8005476:	4b53      	ldr	r3, [pc, #332]	; (80055c4 <SEGGER_SYSVIEW_Start+0x168>)
 8005478:	785b      	ldrb	r3, [r3, #1]
 800547a:	220a      	movs	r2, #10
 800547c:	4952      	ldr	r1, [pc, #328]	; (80055c8 <SEGGER_SYSVIEW_Start+0x16c>)
 800547e:	4618      	mov	r0, r3
 8005480:	f7fa fea6 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 800548a:	200a      	movs	r0, #10
 800548c:	f7ff fe2a 	bl	80050e4 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8005490:	f3ef 8311 	mrs	r3, BASEPRI
 8005494:	f04f 0120 	mov.w	r1, #32
 8005498:	f381 8811 	msr	BASEPRI, r1
 800549c:	60bb      	str	r3, [r7, #8]
 800549e:	484b      	ldr	r0, [pc, #300]	; (80055cc <SEGGER_SYSVIEW_Start+0x170>)
 80054a0:	f7ff fc4a 	bl	8004d38 <_PreparePacket>
 80054a4:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 80054ae:	4b45      	ldr	r3, [pc, #276]	; (80055c4 <SEGGER_SYSVIEW_Start+0x168>)
 80054b0:	685b      	ldr	r3, [r3, #4]
 80054b2:	62bb      	str	r3, [r7, #40]	; 0x28
 80054b4:	e00b      	b.n	80054ce <SEGGER_SYSVIEW_Start+0x72>
 80054b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054b8:	b2da      	uxtb	r2, r3
 80054ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054bc:	1c59      	adds	r1, r3, #1
 80054be:	62f9      	str	r1, [r7, #44]	; 0x2c
 80054c0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80054c4:	b2d2      	uxtb	r2, r2
 80054c6:	701a      	strb	r2, [r3, #0]
 80054c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054ca:	09db      	lsrs	r3, r3, #7
 80054cc:	62bb      	str	r3, [r7, #40]	; 0x28
 80054ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054d0:	2b7f      	cmp	r3, #127	; 0x7f
 80054d2:	d8f0      	bhi.n	80054b6 <SEGGER_SYSVIEW_Start+0x5a>
 80054d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054d6:	1c5a      	adds	r2, r3, #1
 80054d8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80054da:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80054dc:	b2d2      	uxtb	r2, r2
 80054de:	701a      	strb	r2, [r3, #0]
 80054e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054e2:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	627b      	str	r3, [r7, #36]	; 0x24
 80054e8:	4b36      	ldr	r3, [pc, #216]	; (80055c4 <SEGGER_SYSVIEW_Start+0x168>)
 80054ea:	689b      	ldr	r3, [r3, #8]
 80054ec:	623b      	str	r3, [r7, #32]
 80054ee:	e00b      	b.n	8005508 <SEGGER_SYSVIEW_Start+0xac>
 80054f0:	6a3b      	ldr	r3, [r7, #32]
 80054f2:	b2da      	uxtb	r2, r3
 80054f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054f6:	1c59      	adds	r1, r3, #1
 80054f8:	6279      	str	r1, [r7, #36]	; 0x24
 80054fa:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80054fe:	b2d2      	uxtb	r2, r2
 8005500:	701a      	strb	r2, [r3, #0]
 8005502:	6a3b      	ldr	r3, [r7, #32]
 8005504:	09db      	lsrs	r3, r3, #7
 8005506:	623b      	str	r3, [r7, #32]
 8005508:	6a3b      	ldr	r3, [r7, #32]
 800550a:	2b7f      	cmp	r3, #127	; 0x7f
 800550c:	d8f0      	bhi.n	80054f0 <SEGGER_SYSVIEW_Start+0x94>
 800550e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005510:	1c5a      	adds	r2, r3, #1
 8005512:	627a      	str	r2, [r7, #36]	; 0x24
 8005514:	6a3a      	ldr	r2, [r7, #32]
 8005516:	b2d2      	uxtb	r2, r2
 8005518:	701a      	strb	r2, [r3, #0]
 800551a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800551c:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	61fb      	str	r3, [r7, #28]
 8005522:	4b28      	ldr	r3, [pc, #160]	; (80055c4 <SEGGER_SYSVIEW_Start+0x168>)
 8005524:	691b      	ldr	r3, [r3, #16]
 8005526:	61bb      	str	r3, [r7, #24]
 8005528:	e00b      	b.n	8005542 <SEGGER_SYSVIEW_Start+0xe6>
 800552a:	69bb      	ldr	r3, [r7, #24]
 800552c:	b2da      	uxtb	r2, r3
 800552e:	69fb      	ldr	r3, [r7, #28]
 8005530:	1c59      	adds	r1, r3, #1
 8005532:	61f9      	str	r1, [r7, #28]
 8005534:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005538:	b2d2      	uxtb	r2, r2
 800553a:	701a      	strb	r2, [r3, #0]
 800553c:	69bb      	ldr	r3, [r7, #24]
 800553e:	09db      	lsrs	r3, r3, #7
 8005540:	61bb      	str	r3, [r7, #24]
 8005542:	69bb      	ldr	r3, [r7, #24]
 8005544:	2b7f      	cmp	r3, #127	; 0x7f
 8005546:	d8f0      	bhi.n	800552a <SEGGER_SYSVIEW_Start+0xce>
 8005548:	69fb      	ldr	r3, [r7, #28]
 800554a:	1c5a      	adds	r2, r3, #1
 800554c:	61fa      	str	r2, [r7, #28]
 800554e:	69ba      	ldr	r2, [r7, #24]
 8005550:	b2d2      	uxtb	r2, r2
 8005552:	701a      	strb	r2, [r3, #0]
 8005554:	69fb      	ldr	r3, [r7, #28]
 8005556:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	617b      	str	r3, [r7, #20]
 800555c:	2300      	movs	r3, #0
 800555e:	613b      	str	r3, [r7, #16]
 8005560:	e00b      	b.n	800557a <SEGGER_SYSVIEW_Start+0x11e>
 8005562:	693b      	ldr	r3, [r7, #16]
 8005564:	b2da      	uxtb	r2, r3
 8005566:	697b      	ldr	r3, [r7, #20]
 8005568:	1c59      	adds	r1, r3, #1
 800556a:	6179      	str	r1, [r7, #20]
 800556c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005570:	b2d2      	uxtb	r2, r2
 8005572:	701a      	strb	r2, [r3, #0]
 8005574:	693b      	ldr	r3, [r7, #16]
 8005576:	09db      	lsrs	r3, r3, #7
 8005578:	613b      	str	r3, [r7, #16]
 800557a:	693b      	ldr	r3, [r7, #16]
 800557c:	2b7f      	cmp	r3, #127	; 0x7f
 800557e:	d8f0      	bhi.n	8005562 <SEGGER_SYSVIEW_Start+0x106>
 8005580:	697b      	ldr	r3, [r7, #20]
 8005582:	1c5a      	adds	r2, r3, #1
 8005584:	617a      	str	r2, [r7, #20]
 8005586:	693a      	ldr	r2, [r7, #16]
 8005588:	b2d2      	uxtb	r2, r2
 800558a:	701a      	strb	r2, [r3, #0]
 800558c:	697b      	ldr	r3, [r7, #20]
 800558e:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8005590:	2218      	movs	r2, #24
 8005592:	6839      	ldr	r1, [r7, #0]
 8005594:	6878      	ldr	r0, [r7, #4]
 8005596:	f7ff fcbf 	bl	8004f18 <_SendPacket>
      RECORD_END();
 800559a:	68bb      	ldr	r3, [r7, #8]
 800559c:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 80055a0:	4b08      	ldr	r3, [pc, #32]	; (80055c4 <SEGGER_SYSVIEW_Start+0x168>)
 80055a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d002      	beq.n	80055ae <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 80055a8:	4b06      	ldr	r3, [pc, #24]	; (80055c4 <SEGGER_SYSVIEW_Start+0x168>)
 80055aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055ac:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 80055ae:	f000 f9c7 	bl	8005940 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 80055b2:	f000 f9b1 	bl	8005918 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 80055b6:	f000 fc5f 	bl	8005e78 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 80055ba:	bf00      	nop
 80055bc:	3730      	adds	r7, #48	; 0x30
 80055be:	46bd      	mov	sp, r7
 80055c0:	bd80      	pop	{r7, pc}
 80055c2:	bf00      	nop
 80055c4:	20013380 	.word	0x20013380
 80055c8:	08006128 	.word	0x08006128
 80055cc:	200133b0 	.word	0x200133b0

080055d0 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b082      	sub	sp, #8
 80055d4:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80055d6:	f3ef 8311 	mrs	r3, BASEPRI
 80055da:	f04f 0120 	mov.w	r1, #32
 80055de:	f381 8811 	msr	BASEPRI, r1
 80055e2:	607b      	str	r3, [r7, #4]
 80055e4:	480b      	ldr	r0, [pc, #44]	; (8005614 <SEGGER_SYSVIEW_Stop+0x44>)
 80055e6:	f7ff fba7 	bl	8004d38 <_PreparePacket>
 80055ea:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 80055ec:	4b0a      	ldr	r3, [pc, #40]	; (8005618 <SEGGER_SYSVIEW_Stop+0x48>)
 80055ee:	781b      	ldrb	r3, [r3, #0]
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d007      	beq.n	8005604 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 80055f4:	220b      	movs	r2, #11
 80055f6:	6839      	ldr	r1, [r7, #0]
 80055f8:	6838      	ldr	r0, [r7, #0]
 80055fa:	f7ff fc8d 	bl	8004f18 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 80055fe:	4b06      	ldr	r3, [pc, #24]	; (8005618 <SEGGER_SYSVIEW_Stop+0x48>)
 8005600:	2200      	movs	r2, #0
 8005602:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	f383 8811 	msr	BASEPRI, r3
}
 800560a:	bf00      	nop
 800560c:	3708      	adds	r7, #8
 800560e:	46bd      	mov	sp, r7
 8005610:	bd80      	pop	{r7, pc}
 8005612:	bf00      	nop
 8005614:	200133b0 	.word	0x200133b0
 8005618:	20013380 	.word	0x20013380

0800561c <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 800561c:	b580      	push	{r7, lr}
 800561e:	b08c      	sub	sp, #48	; 0x30
 8005620:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8005622:	f3ef 8311 	mrs	r3, BASEPRI
 8005626:	f04f 0120 	mov.w	r1, #32
 800562a:	f381 8811 	msr	BASEPRI, r1
 800562e:	60fb      	str	r3, [r7, #12]
 8005630:	4845      	ldr	r0, [pc, #276]	; (8005748 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 8005632:	f7ff fb81 	bl	8004d38 <_PreparePacket>
 8005636:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8005638:	68bb      	ldr	r3, [r7, #8]
 800563a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005640:	4b42      	ldr	r3, [pc, #264]	; (800574c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005642:	685b      	ldr	r3, [r3, #4]
 8005644:	62bb      	str	r3, [r7, #40]	; 0x28
 8005646:	e00b      	b.n	8005660 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8005648:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800564a:	b2da      	uxtb	r2, r3
 800564c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800564e:	1c59      	adds	r1, r3, #1
 8005650:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005652:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005656:	b2d2      	uxtb	r2, r2
 8005658:	701a      	strb	r2, [r3, #0]
 800565a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800565c:	09db      	lsrs	r3, r3, #7
 800565e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005660:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005662:	2b7f      	cmp	r3, #127	; 0x7f
 8005664:	d8f0      	bhi.n	8005648 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 8005666:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005668:	1c5a      	adds	r2, r3, #1
 800566a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800566c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800566e:	b2d2      	uxtb	r2, r2
 8005670:	701a      	strb	r2, [r3, #0]
 8005672:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005674:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	627b      	str	r3, [r7, #36]	; 0x24
 800567a:	4b34      	ldr	r3, [pc, #208]	; (800574c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800567c:	689b      	ldr	r3, [r3, #8]
 800567e:	623b      	str	r3, [r7, #32]
 8005680:	e00b      	b.n	800569a <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 8005682:	6a3b      	ldr	r3, [r7, #32]
 8005684:	b2da      	uxtb	r2, r3
 8005686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005688:	1c59      	adds	r1, r3, #1
 800568a:	6279      	str	r1, [r7, #36]	; 0x24
 800568c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005690:	b2d2      	uxtb	r2, r2
 8005692:	701a      	strb	r2, [r3, #0]
 8005694:	6a3b      	ldr	r3, [r7, #32]
 8005696:	09db      	lsrs	r3, r3, #7
 8005698:	623b      	str	r3, [r7, #32]
 800569a:	6a3b      	ldr	r3, [r7, #32]
 800569c:	2b7f      	cmp	r3, #127	; 0x7f
 800569e:	d8f0      	bhi.n	8005682 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 80056a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056a2:	1c5a      	adds	r2, r3, #1
 80056a4:	627a      	str	r2, [r7, #36]	; 0x24
 80056a6:	6a3a      	ldr	r2, [r7, #32]
 80056a8:	b2d2      	uxtb	r2, r2
 80056aa:	701a      	strb	r2, [r3, #0]
 80056ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056ae:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	61fb      	str	r3, [r7, #28]
 80056b4:	4b25      	ldr	r3, [pc, #148]	; (800574c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80056b6:	691b      	ldr	r3, [r3, #16]
 80056b8:	61bb      	str	r3, [r7, #24]
 80056ba:	e00b      	b.n	80056d4 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 80056bc:	69bb      	ldr	r3, [r7, #24]
 80056be:	b2da      	uxtb	r2, r3
 80056c0:	69fb      	ldr	r3, [r7, #28]
 80056c2:	1c59      	adds	r1, r3, #1
 80056c4:	61f9      	str	r1, [r7, #28]
 80056c6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80056ca:	b2d2      	uxtb	r2, r2
 80056cc:	701a      	strb	r2, [r3, #0]
 80056ce:	69bb      	ldr	r3, [r7, #24]
 80056d0:	09db      	lsrs	r3, r3, #7
 80056d2:	61bb      	str	r3, [r7, #24]
 80056d4:	69bb      	ldr	r3, [r7, #24]
 80056d6:	2b7f      	cmp	r3, #127	; 0x7f
 80056d8:	d8f0      	bhi.n	80056bc <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 80056da:	69fb      	ldr	r3, [r7, #28]
 80056dc:	1c5a      	adds	r2, r3, #1
 80056de:	61fa      	str	r2, [r7, #28]
 80056e0:	69ba      	ldr	r2, [r7, #24]
 80056e2:	b2d2      	uxtb	r2, r2
 80056e4:	701a      	strb	r2, [r3, #0]
 80056e6:	69fb      	ldr	r3, [r7, #28]
 80056e8:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	617b      	str	r3, [r7, #20]
 80056ee:	2300      	movs	r3, #0
 80056f0:	613b      	str	r3, [r7, #16]
 80056f2:	e00b      	b.n	800570c <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 80056f4:	693b      	ldr	r3, [r7, #16]
 80056f6:	b2da      	uxtb	r2, r3
 80056f8:	697b      	ldr	r3, [r7, #20]
 80056fa:	1c59      	adds	r1, r3, #1
 80056fc:	6179      	str	r1, [r7, #20]
 80056fe:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005702:	b2d2      	uxtb	r2, r2
 8005704:	701a      	strb	r2, [r3, #0]
 8005706:	693b      	ldr	r3, [r7, #16]
 8005708:	09db      	lsrs	r3, r3, #7
 800570a:	613b      	str	r3, [r7, #16]
 800570c:	693b      	ldr	r3, [r7, #16]
 800570e:	2b7f      	cmp	r3, #127	; 0x7f
 8005710:	d8f0      	bhi.n	80056f4 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 8005712:	697b      	ldr	r3, [r7, #20]
 8005714:	1c5a      	adds	r2, r3, #1
 8005716:	617a      	str	r2, [r7, #20]
 8005718:	693a      	ldr	r2, [r7, #16]
 800571a:	b2d2      	uxtb	r2, r2
 800571c:	701a      	strb	r2, [r3, #0]
 800571e:	697b      	ldr	r3, [r7, #20]
 8005720:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8005722:	2218      	movs	r2, #24
 8005724:	6879      	ldr	r1, [r7, #4]
 8005726:	68b8      	ldr	r0, [r7, #8]
 8005728:	f7ff fbf6 	bl	8004f18 <_SendPacket>
  RECORD_END();
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 8005732:	4b06      	ldr	r3, [pc, #24]	; (800574c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005736:	2b00      	cmp	r3, #0
 8005738:	d002      	beq.n	8005740 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 800573a:	4b04      	ldr	r3, [pc, #16]	; (800574c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800573c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800573e:	4798      	blx	r3
  }
}
 8005740:	bf00      	nop
 8005742:	3730      	adds	r7, #48	; 0x30
 8005744:	46bd      	mov	sp, r7
 8005746:	bd80      	pop	{r7, pc}
 8005748:	200133b0 	.word	0x200133b0
 800574c:	20013380 	.word	0x20013380

08005750 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8005750:	b580      	push	{r7, lr}
 8005752:	b092      	sub	sp, #72	; 0x48
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8005758:	f3ef 8311 	mrs	r3, BASEPRI
 800575c:	f04f 0120 	mov.w	r1, #32
 8005760:	f381 8811 	msr	BASEPRI, r1
 8005764:	617b      	str	r3, [r7, #20]
 8005766:	486a      	ldr	r0, [pc, #424]	; (8005910 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 8005768:	f7ff fae6 	bl	8004d38 <_PreparePacket>
 800576c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800576e:	693b      	ldr	r3, [r7, #16]
 8005770:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	647b      	str	r3, [r7, #68]	; 0x44
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681a      	ldr	r2, [r3, #0]
 800577a:	4b66      	ldr	r3, [pc, #408]	; (8005914 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800577c:	691b      	ldr	r3, [r3, #16]
 800577e:	1ad3      	subs	r3, r2, r3
 8005780:	643b      	str	r3, [r7, #64]	; 0x40
 8005782:	e00b      	b.n	800579c <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 8005784:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005786:	b2da      	uxtb	r2, r3
 8005788:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800578a:	1c59      	adds	r1, r3, #1
 800578c:	6479      	str	r1, [r7, #68]	; 0x44
 800578e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005792:	b2d2      	uxtb	r2, r2
 8005794:	701a      	strb	r2, [r3, #0]
 8005796:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005798:	09db      	lsrs	r3, r3, #7
 800579a:	643b      	str	r3, [r7, #64]	; 0x40
 800579c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800579e:	2b7f      	cmp	r3, #127	; 0x7f
 80057a0:	d8f0      	bhi.n	8005784 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 80057a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80057a4:	1c5a      	adds	r2, r3, #1
 80057a6:	647a      	str	r2, [r7, #68]	; 0x44
 80057a8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80057aa:	b2d2      	uxtb	r2, r2
 80057ac:	701a      	strb	r2, [r3, #0]
 80057ae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80057b0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	689b      	ldr	r3, [r3, #8]
 80057ba:	63bb      	str	r3, [r7, #56]	; 0x38
 80057bc:	e00b      	b.n	80057d6 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 80057be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057c0:	b2da      	uxtb	r2, r3
 80057c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80057c4:	1c59      	adds	r1, r3, #1
 80057c6:	63f9      	str	r1, [r7, #60]	; 0x3c
 80057c8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80057cc:	b2d2      	uxtb	r2, r2
 80057ce:	701a      	strb	r2, [r3, #0]
 80057d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057d2:	09db      	lsrs	r3, r3, #7
 80057d4:	63bb      	str	r3, [r7, #56]	; 0x38
 80057d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057d8:	2b7f      	cmp	r3, #127	; 0x7f
 80057da:	d8f0      	bhi.n	80057be <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 80057dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80057de:	1c5a      	adds	r2, r3, #1
 80057e0:	63fa      	str	r2, [r7, #60]	; 0x3c
 80057e2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80057e4:	b2d2      	uxtb	r2, r2
 80057e6:	701a      	strb	r2, [r3, #0]
 80057e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80057ea:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	685b      	ldr	r3, [r3, #4]
 80057f0:	2220      	movs	r2, #32
 80057f2:	4619      	mov	r1, r3
 80057f4:	68f8      	ldr	r0, [r7, #12]
 80057f6:	f7ff fa4f 	bl	8004c98 <_EncodeStr>
 80057fa:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 80057fc:	2209      	movs	r2, #9
 80057fe:	68f9      	ldr	r1, [r7, #12]
 8005800:	6938      	ldr	r0, [r7, #16]
 8005802:	f7ff fb89 	bl	8004f18 <_SendPacket>
  //
  pPayload = pPayloadStart;
 8005806:	693b      	ldr	r3, [r7, #16]
 8005808:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	637b      	str	r3, [r7, #52]	; 0x34
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681a      	ldr	r2, [r3, #0]
 8005812:	4b40      	ldr	r3, [pc, #256]	; (8005914 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8005814:	691b      	ldr	r3, [r3, #16]
 8005816:	1ad3      	subs	r3, r2, r3
 8005818:	633b      	str	r3, [r7, #48]	; 0x30
 800581a:	e00b      	b.n	8005834 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 800581c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800581e:	b2da      	uxtb	r2, r3
 8005820:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005822:	1c59      	adds	r1, r3, #1
 8005824:	6379      	str	r1, [r7, #52]	; 0x34
 8005826:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800582a:	b2d2      	uxtb	r2, r2
 800582c:	701a      	strb	r2, [r3, #0]
 800582e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005830:	09db      	lsrs	r3, r3, #7
 8005832:	633b      	str	r3, [r7, #48]	; 0x30
 8005834:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005836:	2b7f      	cmp	r3, #127	; 0x7f
 8005838:	d8f0      	bhi.n	800581c <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 800583a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800583c:	1c5a      	adds	r2, r3, #1
 800583e:	637a      	str	r2, [r7, #52]	; 0x34
 8005840:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005842:	b2d2      	uxtb	r2, r2
 8005844:	701a      	strb	r2, [r3, #0]
 8005846:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005848:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	68db      	ldr	r3, [r3, #12]
 8005852:	62bb      	str	r3, [r7, #40]	; 0x28
 8005854:	e00b      	b.n	800586e <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 8005856:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005858:	b2da      	uxtb	r2, r3
 800585a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800585c:	1c59      	adds	r1, r3, #1
 800585e:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005860:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005864:	b2d2      	uxtb	r2, r2
 8005866:	701a      	strb	r2, [r3, #0]
 8005868:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800586a:	09db      	lsrs	r3, r3, #7
 800586c:	62bb      	str	r3, [r7, #40]	; 0x28
 800586e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005870:	2b7f      	cmp	r3, #127	; 0x7f
 8005872:	d8f0      	bhi.n	8005856 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 8005874:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005876:	1c5a      	adds	r2, r3, #1
 8005878:	62fa      	str	r2, [r7, #44]	; 0x2c
 800587a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800587c:	b2d2      	uxtb	r2, r2
 800587e:	701a      	strb	r2, [r3, #0]
 8005880:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005882:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	627b      	str	r3, [r7, #36]	; 0x24
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	691b      	ldr	r3, [r3, #16]
 800588c:	623b      	str	r3, [r7, #32]
 800588e:	e00b      	b.n	80058a8 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 8005890:	6a3b      	ldr	r3, [r7, #32]
 8005892:	b2da      	uxtb	r2, r3
 8005894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005896:	1c59      	adds	r1, r3, #1
 8005898:	6279      	str	r1, [r7, #36]	; 0x24
 800589a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800589e:	b2d2      	uxtb	r2, r2
 80058a0:	701a      	strb	r2, [r3, #0]
 80058a2:	6a3b      	ldr	r3, [r7, #32]
 80058a4:	09db      	lsrs	r3, r3, #7
 80058a6:	623b      	str	r3, [r7, #32]
 80058a8:	6a3b      	ldr	r3, [r7, #32]
 80058aa:	2b7f      	cmp	r3, #127	; 0x7f
 80058ac:	d8f0      	bhi.n	8005890 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 80058ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058b0:	1c5a      	adds	r2, r3, #1
 80058b2:	627a      	str	r2, [r7, #36]	; 0x24
 80058b4:	6a3a      	ldr	r2, [r7, #32]
 80058b6:	b2d2      	uxtb	r2, r2
 80058b8:	701a      	strb	r2, [r3, #0]
 80058ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058bc:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	61fb      	str	r3, [r7, #28]
 80058c2:	2300      	movs	r3, #0
 80058c4:	61bb      	str	r3, [r7, #24]
 80058c6:	e00b      	b.n	80058e0 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 80058c8:	69bb      	ldr	r3, [r7, #24]
 80058ca:	b2da      	uxtb	r2, r3
 80058cc:	69fb      	ldr	r3, [r7, #28]
 80058ce:	1c59      	adds	r1, r3, #1
 80058d0:	61f9      	str	r1, [r7, #28]
 80058d2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80058d6:	b2d2      	uxtb	r2, r2
 80058d8:	701a      	strb	r2, [r3, #0]
 80058da:	69bb      	ldr	r3, [r7, #24]
 80058dc:	09db      	lsrs	r3, r3, #7
 80058de:	61bb      	str	r3, [r7, #24]
 80058e0:	69bb      	ldr	r3, [r7, #24]
 80058e2:	2b7f      	cmp	r3, #127	; 0x7f
 80058e4:	d8f0      	bhi.n	80058c8 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 80058e6:	69fb      	ldr	r3, [r7, #28]
 80058e8:	1c5a      	adds	r2, r3, #1
 80058ea:	61fa      	str	r2, [r7, #28]
 80058ec:	69ba      	ldr	r2, [r7, #24]
 80058ee:	b2d2      	uxtb	r2, r2
 80058f0:	701a      	strb	r2, [r3, #0]
 80058f2:	69fb      	ldr	r3, [r7, #28]
 80058f4:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 80058f6:	2215      	movs	r2, #21
 80058f8:	68f9      	ldr	r1, [r7, #12]
 80058fa:	6938      	ldr	r0, [r7, #16]
 80058fc:	f7ff fb0c 	bl	8004f18 <_SendPacket>
  RECORD_END();
 8005900:	697b      	ldr	r3, [r7, #20]
 8005902:	f383 8811 	msr	BASEPRI, r3
}
 8005906:	bf00      	nop
 8005908:	3748      	adds	r7, #72	; 0x48
 800590a:	46bd      	mov	sp, r7
 800590c:	bd80      	pop	{r7, pc}
 800590e:	bf00      	nop
 8005910:	200133b0 	.word	0x200133b0
 8005914:	20013380 	.word	0x20013380

08005918 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8005918:	b580      	push	{r7, lr}
 800591a:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 800591c:	4b07      	ldr	r3, [pc, #28]	; (800593c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800591e:	6a1b      	ldr	r3, [r3, #32]
 8005920:	2b00      	cmp	r3, #0
 8005922:	d008      	beq.n	8005936 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8005924:	4b05      	ldr	r3, [pc, #20]	; (800593c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8005926:	6a1b      	ldr	r3, [r3, #32]
 8005928:	685b      	ldr	r3, [r3, #4]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d003      	beq.n	8005936 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 800592e:	4b03      	ldr	r3, [pc, #12]	; (800593c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8005930:	6a1b      	ldr	r3, [r3, #32]
 8005932:	685b      	ldr	r3, [r3, #4]
 8005934:	4798      	blx	r3
  }
}
 8005936:	bf00      	nop
 8005938:	bd80      	pop	{r7, pc}
 800593a:	bf00      	nop
 800593c:	20013380 	.word	0x20013380

08005940 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8005940:	b590      	push	{r4, r7, lr}
 8005942:	b083      	sub	sp, #12
 8005944:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 8005946:	4b15      	ldr	r3, [pc, #84]	; (800599c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8005948:	6a1b      	ldr	r3, [r3, #32]
 800594a:	2b00      	cmp	r3, #0
 800594c:	d01a      	beq.n	8005984 <SEGGER_SYSVIEW_RecordSystime+0x44>
 800594e:	4b13      	ldr	r3, [pc, #76]	; (800599c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8005950:	6a1b      	ldr	r3, [r3, #32]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	2b00      	cmp	r3, #0
 8005956:	d015      	beq.n	8005984 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8005958:	4b10      	ldr	r3, [pc, #64]	; (800599c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800595a:	6a1b      	ldr	r3, [r3, #32]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	4798      	blx	r3
 8005960:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8005964:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 8005966:	e9d7 0100 	ldrd	r0, r1, [r7]
 800596a:	f04f 0200 	mov.w	r2, #0
 800596e:	f04f 0300 	mov.w	r3, #0
 8005972:	000a      	movs	r2, r1
 8005974:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8005976:	4613      	mov	r3, r2
 8005978:	461a      	mov	r2, r3
 800597a:	4621      	mov	r1, r4
 800597c:	200d      	movs	r0, #13
 800597e:	f7ff fc0b 	bl	8005198 <SEGGER_SYSVIEW_RecordU32x2>
 8005982:	e006      	b.n	8005992 <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8005984:	4b06      	ldr	r3, [pc, #24]	; (80059a0 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	4619      	mov	r1, r3
 800598a:	200c      	movs	r0, #12
 800598c:	f7ff fbc8 	bl	8005120 <SEGGER_SYSVIEW_RecordU32>
  }
}
 8005990:	bf00      	nop
 8005992:	bf00      	nop
 8005994:	370c      	adds	r7, #12
 8005996:	46bd      	mov	sp, r7
 8005998:	bd90      	pop	{r4, r7, pc}
 800599a:	bf00      	nop
 800599c:	20013380 	.word	0x20013380
 80059a0:	e0001004 	.word	0xe0001004

080059a4 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 80059a4:	b580      	push	{r7, lr}
 80059a6:	b086      	sub	sp, #24
 80059a8:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80059aa:	f3ef 8311 	mrs	r3, BASEPRI
 80059ae:	f04f 0120 	mov.w	r1, #32
 80059b2:	f381 8811 	msr	BASEPRI, r1
 80059b6:	60fb      	str	r3, [r7, #12]
 80059b8:	4819      	ldr	r0, [pc, #100]	; (8005a20 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 80059ba:	f7ff f9bd 	bl	8004d38 <_PreparePacket>
 80059be:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 80059c0:	68bb      	ldr	r3, [r7, #8]
 80059c2:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 80059c4:	4b17      	ldr	r3, [pc, #92]	; (8005a24 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80059cc:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	617b      	str	r3, [r7, #20]
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	613b      	str	r3, [r7, #16]
 80059d6:	e00b      	b.n	80059f0 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 80059d8:	693b      	ldr	r3, [r7, #16]
 80059da:	b2da      	uxtb	r2, r3
 80059dc:	697b      	ldr	r3, [r7, #20]
 80059de:	1c59      	adds	r1, r3, #1
 80059e0:	6179      	str	r1, [r7, #20]
 80059e2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80059e6:	b2d2      	uxtb	r2, r2
 80059e8:	701a      	strb	r2, [r3, #0]
 80059ea:	693b      	ldr	r3, [r7, #16]
 80059ec:	09db      	lsrs	r3, r3, #7
 80059ee:	613b      	str	r3, [r7, #16]
 80059f0:	693b      	ldr	r3, [r7, #16]
 80059f2:	2b7f      	cmp	r3, #127	; 0x7f
 80059f4:	d8f0      	bhi.n	80059d8 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 80059f6:	697b      	ldr	r3, [r7, #20]
 80059f8:	1c5a      	adds	r2, r3, #1
 80059fa:	617a      	str	r2, [r7, #20]
 80059fc:	693a      	ldr	r2, [r7, #16]
 80059fe:	b2d2      	uxtb	r2, r2
 8005a00:	701a      	strb	r2, [r3, #0]
 8005a02:	697b      	ldr	r3, [r7, #20]
 8005a04:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 8005a06:	2202      	movs	r2, #2
 8005a08:	6879      	ldr	r1, [r7, #4]
 8005a0a:	68b8      	ldr	r0, [r7, #8]
 8005a0c:	f7ff fa84 	bl	8004f18 <_SendPacket>
  RECORD_END();
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	f383 8811 	msr	BASEPRI, r3
}
 8005a16:	bf00      	nop
 8005a18:	3718      	adds	r7, #24
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	bd80      	pop	{r7, pc}
 8005a1e:	bf00      	nop
 8005a20:	200133b0 	.word	0x200133b0
 8005a24:	e000ed04 	.word	0xe000ed04

08005a28 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	b082      	sub	sp, #8
 8005a2c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8005a2e:	f3ef 8311 	mrs	r3, BASEPRI
 8005a32:	f04f 0120 	mov.w	r1, #32
 8005a36:	f381 8811 	msr	BASEPRI, r1
 8005a3a:	607b      	str	r3, [r7, #4]
 8005a3c:	4807      	ldr	r0, [pc, #28]	; (8005a5c <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 8005a3e:	f7ff f97b 	bl	8004d38 <_PreparePacket>
 8005a42:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 8005a44:	2203      	movs	r2, #3
 8005a46:	6839      	ldr	r1, [r7, #0]
 8005a48:	6838      	ldr	r0, [r7, #0]
 8005a4a:	f7ff fa65 	bl	8004f18 <_SendPacket>
  RECORD_END();
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	f383 8811 	msr	BASEPRI, r3
}
 8005a54:	bf00      	nop
 8005a56:	3708      	adds	r7, #8
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	bd80      	pop	{r7, pc}
 8005a5c:	200133b0 	.word	0x200133b0

08005a60 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 8005a60:	b580      	push	{r7, lr}
 8005a62:	b082      	sub	sp, #8
 8005a64:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8005a66:	f3ef 8311 	mrs	r3, BASEPRI
 8005a6a:	f04f 0120 	mov.w	r1, #32
 8005a6e:	f381 8811 	msr	BASEPRI, r1
 8005a72:	607b      	str	r3, [r7, #4]
 8005a74:	4807      	ldr	r0, [pc, #28]	; (8005a94 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 8005a76:	f7ff f95f 	bl	8004d38 <_PreparePacket>
 8005a7a:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 8005a7c:	2212      	movs	r2, #18
 8005a7e:	6839      	ldr	r1, [r7, #0]
 8005a80:	6838      	ldr	r0, [r7, #0]
 8005a82:	f7ff fa49 	bl	8004f18 <_SendPacket>
  RECORD_END();
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	f383 8811 	msr	BASEPRI, r3
}
 8005a8c:	bf00      	nop
 8005a8e:	3708      	adds	r7, #8
 8005a90:	46bd      	mov	sp, r7
 8005a92:	bd80      	pop	{r7, pc}
 8005a94:	200133b0 	.word	0x200133b0

08005a98 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b082      	sub	sp, #8
 8005a9c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8005a9e:	f3ef 8311 	mrs	r3, BASEPRI
 8005aa2:	f04f 0120 	mov.w	r1, #32
 8005aa6:	f381 8811 	msr	BASEPRI, r1
 8005aaa:	607b      	str	r3, [r7, #4]
 8005aac:	4807      	ldr	r0, [pc, #28]	; (8005acc <SEGGER_SYSVIEW_OnIdle+0x34>)
 8005aae:	f7ff f943 	bl	8004d38 <_PreparePacket>
 8005ab2:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8005ab4:	2211      	movs	r2, #17
 8005ab6:	6839      	ldr	r1, [r7, #0]
 8005ab8:	6838      	ldr	r0, [r7, #0]
 8005aba:	f7ff fa2d 	bl	8004f18 <_SendPacket>
  RECORD_END();
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	f383 8811 	msr	BASEPRI, r3
}
 8005ac4:	bf00      	nop
 8005ac6:	3708      	adds	r7, #8
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	bd80      	pop	{r7, pc}
 8005acc:	200133b0 	.word	0x200133b0

08005ad0 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	b088      	sub	sp, #32
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005ad8:	f3ef 8311 	mrs	r3, BASEPRI
 8005adc:	f04f 0120 	mov.w	r1, #32
 8005ae0:	f381 8811 	msr	BASEPRI, r1
 8005ae4:	617b      	str	r3, [r7, #20]
 8005ae6:	4819      	ldr	r0, [pc, #100]	; (8005b4c <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8005ae8:	f7ff f926 	bl	8004d38 <_PreparePacket>
 8005aec:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005aee:	693b      	ldr	r3, [r7, #16]
 8005af0:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8005af2:	4b17      	ldr	r3, [pc, #92]	; (8005b50 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 8005af4:	691b      	ldr	r3, [r3, #16]
 8005af6:	687a      	ldr	r2, [r7, #4]
 8005af8:	1ad3      	subs	r3, r2, r3
 8005afa:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	61fb      	str	r3, [r7, #28]
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	61bb      	str	r3, [r7, #24]
 8005b04:	e00b      	b.n	8005b1e <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 8005b06:	69bb      	ldr	r3, [r7, #24]
 8005b08:	b2da      	uxtb	r2, r3
 8005b0a:	69fb      	ldr	r3, [r7, #28]
 8005b0c:	1c59      	adds	r1, r3, #1
 8005b0e:	61f9      	str	r1, [r7, #28]
 8005b10:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005b14:	b2d2      	uxtb	r2, r2
 8005b16:	701a      	strb	r2, [r3, #0]
 8005b18:	69bb      	ldr	r3, [r7, #24]
 8005b1a:	09db      	lsrs	r3, r3, #7
 8005b1c:	61bb      	str	r3, [r7, #24]
 8005b1e:	69bb      	ldr	r3, [r7, #24]
 8005b20:	2b7f      	cmp	r3, #127	; 0x7f
 8005b22:	d8f0      	bhi.n	8005b06 <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 8005b24:	69fb      	ldr	r3, [r7, #28]
 8005b26:	1c5a      	adds	r2, r3, #1
 8005b28:	61fa      	str	r2, [r7, #28]
 8005b2a:	69ba      	ldr	r2, [r7, #24]
 8005b2c:	b2d2      	uxtb	r2, r2
 8005b2e:	701a      	strb	r2, [r3, #0]
 8005b30:	69fb      	ldr	r3, [r7, #28]
 8005b32:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 8005b34:	2208      	movs	r2, #8
 8005b36:	68f9      	ldr	r1, [r7, #12]
 8005b38:	6938      	ldr	r0, [r7, #16]
 8005b3a:	f7ff f9ed 	bl	8004f18 <_SendPacket>
  RECORD_END();
 8005b3e:	697b      	ldr	r3, [r7, #20]
 8005b40:	f383 8811 	msr	BASEPRI, r3
}
 8005b44:	bf00      	nop
 8005b46:	3720      	adds	r7, #32
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	bd80      	pop	{r7, pc}
 8005b4c:	200133b0 	.word	0x200133b0
 8005b50:	20013380 	.word	0x20013380

08005b54 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 8005b54:	b580      	push	{r7, lr}
 8005b56:	b088      	sub	sp, #32
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005b5c:	f3ef 8311 	mrs	r3, BASEPRI
 8005b60:	f04f 0120 	mov.w	r1, #32
 8005b64:	f381 8811 	msr	BASEPRI, r1
 8005b68:	617b      	str	r3, [r7, #20]
 8005b6a:	4819      	ldr	r0, [pc, #100]	; (8005bd0 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 8005b6c:	f7ff f8e4 	bl	8004d38 <_PreparePacket>
 8005b70:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005b72:	693b      	ldr	r3, [r7, #16]
 8005b74:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8005b76:	4b17      	ldr	r3, [pc, #92]	; (8005bd4 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 8005b78:	691b      	ldr	r3, [r3, #16]
 8005b7a:	687a      	ldr	r2, [r7, #4]
 8005b7c:	1ad3      	subs	r3, r2, r3
 8005b7e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	61fb      	str	r3, [r7, #28]
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	61bb      	str	r3, [r7, #24]
 8005b88:	e00b      	b.n	8005ba2 <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 8005b8a:	69bb      	ldr	r3, [r7, #24]
 8005b8c:	b2da      	uxtb	r2, r3
 8005b8e:	69fb      	ldr	r3, [r7, #28]
 8005b90:	1c59      	adds	r1, r3, #1
 8005b92:	61f9      	str	r1, [r7, #28]
 8005b94:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005b98:	b2d2      	uxtb	r2, r2
 8005b9a:	701a      	strb	r2, [r3, #0]
 8005b9c:	69bb      	ldr	r3, [r7, #24]
 8005b9e:	09db      	lsrs	r3, r3, #7
 8005ba0:	61bb      	str	r3, [r7, #24]
 8005ba2:	69bb      	ldr	r3, [r7, #24]
 8005ba4:	2b7f      	cmp	r3, #127	; 0x7f
 8005ba6:	d8f0      	bhi.n	8005b8a <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8005ba8:	69fb      	ldr	r3, [r7, #28]
 8005baa:	1c5a      	adds	r2, r3, #1
 8005bac:	61fa      	str	r2, [r7, #28]
 8005bae:	69ba      	ldr	r2, [r7, #24]
 8005bb0:	b2d2      	uxtb	r2, r2
 8005bb2:	701a      	strb	r2, [r3, #0]
 8005bb4:	69fb      	ldr	r3, [r7, #28]
 8005bb6:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8005bb8:	2204      	movs	r2, #4
 8005bba:	68f9      	ldr	r1, [r7, #12]
 8005bbc:	6938      	ldr	r0, [r7, #16]
 8005bbe:	f7ff f9ab 	bl	8004f18 <_SendPacket>
  RECORD_END();
 8005bc2:	697b      	ldr	r3, [r7, #20]
 8005bc4:	f383 8811 	msr	BASEPRI, r3
}
 8005bc8:	bf00      	nop
 8005bca:	3720      	adds	r7, #32
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	bd80      	pop	{r7, pc}
 8005bd0:	200133b0 	.word	0x200133b0
 8005bd4:	20013380 	.word	0x20013380

08005bd8 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b088      	sub	sp, #32
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005be0:	f3ef 8311 	mrs	r3, BASEPRI
 8005be4:	f04f 0120 	mov.w	r1, #32
 8005be8:	f381 8811 	msr	BASEPRI, r1
 8005bec:	617b      	str	r3, [r7, #20]
 8005bee:	4819      	ldr	r0, [pc, #100]	; (8005c54 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 8005bf0:	f7ff f8a2 	bl	8004d38 <_PreparePacket>
 8005bf4:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005bf6:	693b      	ldr	r3, [r7, #16]
 8005bf8:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8005bfa:	4b17      	ldr	r3, [pc, #92]	; (8005c58 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 8005bfc:	691b      	ldr	r3, [r3, #16]
 8005bfe:	687a      	ldr	r2, [r7, #4]
 8005c00:	1ad3      	subs	r3, r2, r3
 8005c02:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	61fb      	str	r3, [r7, #28]
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	61bb      	str	r3, [r7, #24]
 8005c0c:	e00b      	b.n	8005c26 <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 8005c0e:	69bb      	ldr	r3, [r7, #24]
 8005c10:	b2da      	uxtb	r2, r3
 8005c12:	69fb      	ldr	r3, [r7, #28]
 8005c14:	1c59      	adds	r1, r3, #1
 8005c16:	61f9      	str	r1, [r7, #28]
 8005c18:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005c1c:	b2d2      	uxtb	r2, r2
 8005c1e:	701a      	strb	r2, [r3, #0]
 8005c20:	69bb      	ldr	r3, [r7, #24]
 8005c22:	09db      	lsrs	r3, r3, #7
 8005c24:	61bb      	str	r3, [r7, #24]
 8005c26:	69bb      	ldr	r3, [r7, #24]
 8005c28:	2b7f      	cmp	r3, #127	; 0x7f
 8005c2a:	d8f0      	bhi.n	8005c0e <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 8005c2c:	69fb      	ldr	r3, [r7, #28]
 8005c2e:	1c5a      	adds	r2, r3, #1
 8005c30:	61fa      	str	r2, [r7, #28]
 8005c32:	69ba      	ldr	r2, [r7, #24]
 8005c34:	b2d2      	uxtb	r2, r2
 8005c36:	701a      	strb	r2, [r3, #0]
 8005c38:	69fb      	ldr	r3, [r7, #28]
 8005c3a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 8005c3c:	2206      	movs	r2, #6
 8005c3e:	68f9      	ldr	r1, [r7, #12]
 8005c40:	6938      	ldr	r0, [r7, #16]
 8005c42:	f7ff f969 	bl	8004f18 <_SendPacket>
  RECORD_END();
 8005c46:	697b      	ldr	r3, [r7, #20]
 8005c48:	f383 8811 	msr	BASEPRI, r3
}
 8005c4c:	bf00      	nop
 8005c4e:	3720      	adds	r7, #32
 8005c50:	46bd      	mov	sp, r7
 8005c52:	bd80      	pop	{r7, pc}
 8005c54:	200133b0 	.word	0x200133b0
 8005c58:	20013380 	.word	0x20013380

08005c5c <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b08a      	sub	sp, #40	; 0x28
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
 8005c64:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8005c66:	f3ef 8311 	mrs	r3, BASEPRI
 8005c6a:	f04f 0120 	mov.w	r1, #32
 8005c6e:	f381 8811 	msr	BASEPRI, r1
 8005c72:	617b      	str	r3, [r7, #20]
 8005c74:	4827      	ldr	r0, [pc, #156]	; (8005d14 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 8005c76:	f7ff f85f 	bl	8004d38 <_PreparePacket>
 8005c7a:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005c7c:	693b      	ldr	r3, [r7, #16]
 8005c7e:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8005c80:	4b25      	ldr	r3, [pc, #148]	; (8005d18 <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 8005c82:	691b      	ldr	r3, [r3, #16]
 8005c84:	687a      	ldr	r2, [r7, #4]
 8005c86:	1ad3      	subs	r3, r2, r3
 8005c88:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	627b      	str	r3, [r7, #36]	; 0x24
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	623b      	str	r3, [r7, #32]
 8005c92:	e00b      	b.n	8005cac <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 8005c94:	6a3b      	ldr	r3, [r7, #32]
 8005c96:	b2da      	uxtb	r2, r3
 8005c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c9a:	1c59      	adds	r1, r3, #1
 8005c9c:	6279      	str	r1, [r7, #36]	; 0x24
 8005c9e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005ca2:	b2d2      	uxtb	r2, r2
 8005ca4:	701a      	strb	r2, [r3, #0]
 8005ca6:	6a3b      	ldr	r3, [r7, #32]
 8005ca8:	09db      	lsrs	r3, r3, #7
 8005caa:	623b      	str	r3, [r7, #32]
 8005cac:	6a3b      	ldr	r3, [r7, #32]
 8005cae:	2b7f      	cmp	r3, #127	; 0x7f
 8005cb0:	d8f0      	bhi.n	8005c94 <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 8005cb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cb4:	1c5a      	adds	r2, r3, #1
 8005cb6:	627a      	str	r2, [r7, #36]	; 0x24
 8005cb8:	6a3a      	ldr	r2, [r7, #32]
 8005cba:	b2d2      	uxtb	r2, r2
 8005cbc:	701a      	strb	r2, [r3, #0]
 8005cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cc0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	61fb      	str	r3, [r7, #28]
 8005cc6:	683b      	ldr	r3, [r7, #0]
 8005cc8:	61bb      	str	r3, [r7, #24]
 8005cca:	e00b      	b.n	8005ce4 <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 8005ccc:	69bb      	ldr	r3, [r7, #24]
 8005cce:	b2da      	uxtb	r2, r3
 8005cd0:	69fb      	ldr	r3, [r7, #28]
 8005cd2:	1c59      	adds	r1, r3, #1
 8005cd4:	61f9      	str	r1, [r7, #28]
 8005cd6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005cda:	b2d2      	uxtb	r2, r2
 8005cdc:	701a      	strb	r2, [r3, #0]
 8005cde:	69bb      	ldr	r3, [r7, #24]
 8005ce0:	09db      	lsrs	r3, r3, #7
 8005ce2:	61bb      	str	r3, [r7, #24]
 8005ce4:	69bb      	ldr	r3, [r7, #24]
 8005ce6:	2b7f      	cmp	r3, #127	; 0x7f
 8005ce8:	d8f0      	bhi.n	8005ccc <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 8005cea:	69fb      	ldr	r3, [r7, #28]
 8005cec:	1c5a      	adds	r2, r3, #1
 8005cee:	61fa      	str	r2, [r7, #28]
 8005cf0:	69ba      	ldr	r2, [r7, #24]
 8005cf2:	b2d2      	uxtb	r2, r2
 8005cf4:	701a      	strb	r2, [r3, #0]
 8005cf6:	69fb      	ldr	r3, [r7, #28]
 8005cf8:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 8005cfa:	2207      	movs	r2, #7
 8005cfc:	68f9      	ldr	r1, [r7, #12]
 8005cfe:	6938      	ldr	r0, [r7, #16]
 8005d00:	f7ff f90a 	bl	8004f18 <_SendPacket>
  RECORD_END();
 8005d04:	697b      	ldr	r3, [r7, #20]
 8005d06:	f383 8811 	msr	BASEPRI, r3
}
 8005d0a:	bf00      	nop
 8005d0c:	3728      	adds	r7, #40	; 0x28
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	bd80      	pop	{r7, pc}
 8005d12:	bf00      	nop
 8005d14:	200133b0 	.word	0x200133b0
 8005d18:	20013380 	.word	0x20013380

08005d1c <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 8005d1c:	b480      	push	{r7}
 8005d1e:	b083      	sub	sp, #12
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 8005d24:	4b04      	ldr	r3, [pc, #16]	; (8005d38 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 8005d26:	691b      	ldr	r3, [r3, #16]
 8005d28:	687a      	ldr	r2, [r7, #4]
 8005d2a:	1ad3      	subs	r3, r2, r3
}
 8005d2c:	4618      	mov	r0, r3
 8005d2e:	370c      	adds	r7, #12
 8005d30:	46bd      	mov	sp, r7
 8005d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d36:	4770      	bx	lr
 8005d38:	20013380 	.word	0x20013380

08005d3c <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	b08c      	sub	sp, #48	; 0x30
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	4603      	mov	r3, r0
 8005d44:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 8005d46:	4b3b      	ldr	r3, [pc, #236]	; (8005e34 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d06d      	beq.n	8005e2a <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 8005d4e:	4b39      	ldr	r3, [pc, #228]	; (8005e34 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 8005d54:	2300      	movs	r3, #0
 8005d56:	62bb      	str	r3, [r7, #40]	; 0x28
 8005d58:	e008      	b.n	8005d6c <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 8005d5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d5c:	691b      	ldr	r3, [r3, #16]
 8005d5e:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 8005d60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d007      	beq.n	8005d76 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 8005d66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d68:	3301      	adds	r3, #1
 8005d6a:	62bb      	str	r3, [r7, #40]	; 0x28
 8005d6c:	79fb      	ldrb	r3, [r7, #7]
 8005d6e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005d70:	429a      	cmp	r2, r3
 8005d72:	d3f2      	bcc.n	8005d5a <SEGGER_SYSVIEW_SendModule+0x1e>
 8005d74:	e000      	b.n	8005d78 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 8005d76:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8005d78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d055      	beq.n	8005e2a <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005d7e:	f3ef 8311 	mrs	r3, BASEPRI
 8005d82:	f04f 0120 	mov.w	r1, #32
 8005d86:	f381 8811 	msr	BASEPRI, r1
 8005d8a:	617b      	str	r3, [r7, #20]
 8005d8c:	482a      	ldr	r0, [pc, #168]	; (8005e38 <SEGGER_SYSVIEW_SendModule+0xfc>)
 8005d8e:	f7fe ffd3 	bl	8004d38 <_PreparePacket>
 8005d92:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8005d94:	693b      	ldr	r3, [r7, #16]
 8005d96:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	627b      	str	r3, [r7, #36]	; 0x24
 8005d9c:	79fb      	ldrb	r3, [r7, #7]
 8005d9e:	623b      	str	r3, [r7, #32]
 8005da0:	e00b      	b.n	8005dba <SEGGER_SYSVIEW_SendModule+0x7e>
 8005da2:	6a3b      	ldr	r3, [r7, #32]
 8005da4:	b2da      	uxtb	r2, r3
 8005da6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005da8:	1c59      	adds	r1, r3, #1
 8005daa:	6279      	str	r1, [r7, #36]	; 0x24
 8005dac:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005db0:	b2d2      	uxtb	r2, r2
 8005db2:	701a      	strb	r2, [r3, #0]
 8005db4:	6a3b      	ldr	r3, [r7, #32]
 8005db6:	09db      	lsrs	r3, r3, #7
 8005db8:	623b      	str	r3, [r7, #32]
 8005dba:	6a3b      	ldr	r3, [r7, #32]
 8005dbc:	2b7f      	cmp	r3, #127	; 0x7f
 8005dbe:	d8f0      	bhi.n	8005da2 <SEGGER_SYSVIEW_SendModule+0x66>
 8005dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dc2:	1c5a      	adds	r2, r3, #1
 8005dc4:	627a      	str	r2, [r7, #36]	; 0x24
 8005dc6:	6a3a      	ldr	r2, [r7, #32]
 8005dc8:	b2d2      	uxtb	r2, r2
 8005dca:	701a      	strb	r2, [r3, #0]
 8005dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dce:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	61fb      	str	r3, [r7, #28]
 8005dd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005dd6:	689b      	ldr	r3, [r3, #8]
 8005dd8:	61bb      	str	r3, [r7, #24]
 8005dda:	e00b      	b.n	8005df4 <SEGGER_SYSVIEW_SendModule+0xb8>
 8005ddc:	69bb      	ldr	r3, [r7, #24]
 8005dde:	b2da      	uxtb	r2, r3
 8005de0:	69fb      	ldr	r3, [r7, #28]
 8005de2:	1c59      	adds	r1, r3, #1
 8005de4:	61f9      	str	r1, [r7, #28]
 8005de6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005dea:	b2d2      	uxtb	r2, r2
 8005dec:	701a      	strb	r2, [r3, #0]
 8005dee:	69bb      	ldr	r3, [r7, #24]
 8005df0:	09db      	lsrs	r3, r3, #7
 8005df2:	61bb      	str	r3, [r7, #24]
 8005df4:	69bb      	ldr	r3, [r7, #24]
 8005df6:	2b7f      	cmp	r3, #127	; 0x7f
 8005df8:	d8f0      	bhi.n	8005ddc <SEGGER_SYSVIEW_SendModule+0xa0>
 8005dfa:	69fb      	ldr	r3, [r7, #28]
 8005dfc:	1c5a      	adds	r2, r3, #1
 8005dfe:	61fa      	str	r2, [r7, #28]
 8005e00:	69ba      	ldr	r2, [r7, #24]
 8005e02:	b2d2      	uxtb	r2, r2
 8005e04:	701a      	strb	r2, [r3, #0]
 8005e06:	69fb      	ldr	r3, [r7, #28]
 8005e08:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005e0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	2280      	movs	r2, #128	; 0x80
 8005e10:	4619      	mov	r1, r3
 8005e12:	68f8      	ldr	r0, [r7, #12]
 8005e14:	f7fe ff40 	bl	8004c98 <_EncodeStr>
 8005e18:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 8005e1a:	2216      	movs	r2, #22
 8005e1c:	68f9      	ldr	r1, [r7, #12]
 8005e1e:	6938      	ldr	r0, [r7, #16]
 8005e20:	f7ff f87a 	bl	8004f18 <_SendPacket>
      RECORD_END();
 8005e24:	697b      	ldr	r3, [r7, #20]
 8005e26:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 8005e2a:	bf00      	nop
 8005e2c:	3730      	adds	r7, #48	; 0x30
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	bd80      	pop	{r7, pc}
 8005e32:	bf00      	nop
 8005e34:	200133a8 	.word	0x200133a8
 8005e38:	200133b0 	.word	0x200133b0

08005e3c <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8005e3c:	b580      	push	{r7, lr}
 8005e3e:	b082      	sub	sp, #8
 8005e40:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 8005e42:	4b0c      	ldr	r3, [pc, #48]	; (8005e74 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d00f      	beq.n	8005e6a <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 8005e4a:	4b0a      	ldr	r3, [pc, #40]	; (8005e74 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	68db      	ldr	r3, [r3, #12]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d002      	beq.n	8005e5e <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	68db      	ldr	r3, [r3, #12]
 8005e5c:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	691b      	ldr	r3, [r3, #16]
 8005e62:	607b      	str	r3, [r7, #4]
    } while (pModule);
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d1f2      	bne.n	8005e50 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 8005e6a:	bf00      	nop
 8005e6c:	3708      	adds	r7, #8
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	bd80      	pop	{r7, pc}
 8005e72:	bf00      	nop
 8005e74:	200133a8 	.word	0x200133a8

08005e78 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8005e78:	b580      	push	{r7, lr}
 8005e7a:	b086      	sub	sp, #24
 8005e7c:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 8005e7e:	f3ef 8311 	mrs	r3, BASEPRI
 8005e82:	f04f 0120 	mov.w	r1, #32
 8005e86:	f381 8811 	msr	BASEPRI, r1
 8005e8a:	60fb      	str	r3, [r7, #12]
 8005e8c:	4817      	ldr	r0, [pc, #92]	; (8005eec <SEGGER_SYSVIEW_SendNumModules+0x74>)
 8005e8e:	f7fe ff53 	bl	8004d38 <_PreparePacket>
 8005e92:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 8005e94:	68bb      	ldr	r3, [r7, #8]
 8005e96:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	617b      	str	r3, [r7, #20]
 8005e9c:	4b14      	ldr	r3, [pc, #80]	; (8005ef0 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 8005e9e:	781b      	ldrb	r3, [r3, #0]
 8005ea0:	613b      	str	r3, [r7, #16]
 8005ea2:	e00b      	b.n	8005ebc <SEGGER_SYSVIEW_SendNumModules+0x44>
 8005ea4:	693b      	ldr	r3, [r7, #16]
 8005ea6:	b2da      	uxtb	r2, r3
 8005ea8:	697b      	ldr	r3, [r7, #20]
 8005eaa:	1c59      	adds	r1, r3, #1
 8005eac:	6179      	str	r1, [r7, #20]
 8005eae:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005eb2:	b2d2      	uxtb	r2, r2
 8005eb4:	701a      	strb	r2, [r3, #0]
 8005eb6:	693b      	ldr	r3, [r7, #16]
 8005eb8:	09db      	lsrs	r3, r3, #7
 8005eba:	613b      	str	r3, [r7, #16]
 8005ebc:	693b      	ldr	r3, [r7, #16]
 8005ebe:	2b7f      	cmp	r3, #127	; 0x7f
 8005ec0:	d8f0      	bhi.n	8005ea4 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 8005ec2:	697b      	ldr	r3, [r7, #20]
 8005ec4:	1c5a      	adds	r2, r3, #1
 8005ec6:	617a      	str	r2, [r7, #20]
 8005ec8:	693a      	ldr	r2, [r7, #16]
 8005eca:	b2d2      	uxtb	r2, r2
 8005ecc:	701a      	strb	r2, [r3, #0]
 8005ece:	697b      	ldr	r3, [r7, #20]
 8005ed0:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 8005ed2:	221b      	movs	r2, #27
 8005ed4:	6879      	ldr	r1, [r7, #4]
 8005ed6:	68b8      	ldr	r0, [r7, #8]
 8005ed8:	f7ff f81e 	bl	8004f18 <_SendPacket>
  RECORD_END();
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	f383 8811 	msr	BASEPRI, r3
}
 8005ee2:	bf00      	nop
 8005ee4:	3718      	adds	r7, #24
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	bd80      	pop	{r7, pc}
 8005eea:	bf00      	nop
 8005eec:	200133b0 	.word	0x200133b0
 8005ef0:	200133ac 	.word	0x200133ac

08005ef4 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 8005ef4:	b580      	push	{r7, lr}
 8005ef6:	b08a      	sub	sp, #40	; 0x28
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005efc:	f3ef 8311 	mrs	r3, BASEPRI
 8005f00:	f04f 0120 	mov.w	r1, #32
 8005f04:	f381 8811 	msr	BASEPRI, r1
 8005f08:	617b      	str	r3, [r7, #20]
 8005f0a:	4827      	ldr	r0, [pc, #156]	; (8005fa8 <SEGGER_SYSVIEW_Warn+0xb4>)
 8005f0c:	f7fe ff14 	bl	8004d38 <_PreparePacket>
 8005f10:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005f12:	2280      	movs	r2, #128	; 0x80
 8005f14:	6879      	ldr	r1, [r7, #4]
 8005f16:	6938      	ldr	r0, [r7, #16]
 8005f18:	f7fe febe 	bl	8004c98 <_EncodeStr>
 8005f1c:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	627b      	str	r3, [r7, #36]	; 0x24
 8005f22:	2301      	movs	r3, #1
 8005f24:	623b      	str	r3, [r7, #32]
 8005f26:	e00b      	b.n	8005f40 <SEGGER_SYSVIEW_Warn+0x4c>
 8005f28:	6a3b      	ldr	r3, [r7, #32]
 8005f2a:	b2da      	uxtb	r2, r3
 8005f2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f2e:	1c59      	adds	r1, r3, #1
 8005f30:	6279      	str	r1, [r7, #36]	; 0x24
 8005f32:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005f36:	b2d2      	uxtb	r2, r2
 8005f38:	701a      	strb	r2, [r3, #0]
 8005f3a:	6a3b      	ldr	r3, [r7, #32]
 8005f3c:	09db      	lsrs	r3, r3, #7
 8005f3e:	623b      	str	r3, [r7, #32]
 8005f40:	6a3b      	ldr	r3, [r7, #32]
 8005f42:	2b7f      	cmp	r3, #127	; 0x7f
 8005f44:	d8f0      	bhi.n	8005f28 <SEGGER_SYSVIEW_Warn+0x34>
 8005f46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f48:	1c5a      	adds	r2, r3, #1
 8005f4a:	627a      	str	r2, [r7, #36]	; 0x24
 8005f4c:	6a3a      	ldr	r2, [r7, #32]
 8005f4e:	b2d2      	uxtb	r2, r2
 8005f50:	701a      	strb	r2, [r3, #0]
 8005f52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f54:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	61fb      	str	r3, [r7, #28]
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	61bb      	str	r3, [r7, #24]
 8005f5e:	e00b      	b.n	8005f78 <SEGGER_SYSVIEW_Warn+0x84>
 8005f60:	69bb      	ldr	r3, [r7, #24]
 8005f62:	b2da      	uxtb	r2, r3
 8005f64:	69fb      	ldr	r3, [r7, #28]
 8005f66:	1c59      	adds	r1, r3, #1
 8005f68:	61f9      	str	r1, [r7, #28]
 8005f6a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005f6e:	b2d2      	uxtb	r2, r2
 8005f70:	701a      	strb	r2, [r3, #0]
 8005f72:	69bb      	ldr	r3, [r7, #24]
 8005f74:	09db      	lsrs	r3, r3, #7
 8005f76:	61bb      	str	r3, [r7, #24]
 8005f78:	69bb      	ldr	r3, [r7, #24]
 8005f7a:	2b7f      	cmp	r3, #127	; 0x7f
 8005f7c:	d8f0      	bhi.n	8005f60 <SEGGER_SYSVIEW_Warn+0x6c>
 8005f7e:	69fb      	ldr	r3, [r7, #28]
 8005f80:	1c5a      	adds	r2, r3, #1
 8005f82:	61fa      	str	r2, [r7, #28]
 8005f84:	69ba      	ldr	r2, [r7, #24]
 8005f86:	b2d2      	uxtb	r2, r2
 8005f88:	701a      	strb	r2, [r3, #0]
 8005f8a:	69fb      	ldr	r3, [r7, #28]
 8005f8c:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8005f8e:	221a      	movs	r2, #26
 8005f90:	68f9      	ldr	r1, [r7, #12]
 8005f92:	6938      	ldr	r0, [r7, #16]
 8005f94:	f7fe ffc0 	bl	8004f18 <_SendPacket>
  RECORD_END();
 8005f98:	697b      	ldr	r3, [r7, #20]
 8005f9a:	f383 8811 	msr	BASEPRI, r3
}
 8005f9e:	bf00      	nop
 8005fa0:	3728      	adds	r7, #40	; 0x28
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	bd80      	pop	{r7, pc}
 8005fa6:	bf00      	nop
 8005fa8:	200133b0 	.word	0x200133b0

08005fac <__libc_init_array>:
 8005fac:	b570      	push	{r4, r5, r6, lr}
 8005fae:	4d0d      	ldr	r5, [pc, #52]	; (8005fe4 <__libc_init_array+0x38>)
 8005fb0:	4c0d      	ldr	r4, [pc, #52]	; (8005fe8 <__libc_init_array+0x3c>)
 8005fb2:	1b64      	subs	r4, r4, r5
 8005fb4:	10a4      	asrs	r4, r4, #2
 8005fb6:	2600      	movs	r6, #0
 8005fb8:	42a6      	cmp	r6, r4
 8005fba:	d109      	bne.n	8005fd0 <__libc_init_array+0x24>
 8005fbc:	4d0b      	ldr	r5, [pc, #44]	; (8005fec <__libc_init_array+0x40>)
 8005fbe:	4c0c      	ldr	r4, [pc, #48]	; (8005ff0 <__libc_init_array+0x44>)
 8005fc0:	f000 f83e 	bl	8006040 <_init>
 8005fc4:	1b64      	subs	r4, r4, r5
 8005fc6:	10a4      	asrs	r4, r4, #2
 8005fc8:	2600      	movs	r6, #0
 8005fca:	42a6      	cmp	r6, r4
 8005fcc:	d105      	bne.n	8005fda <__libc_init_array+0x2e>
 8005fce:	bd70      	pop	{r4, r5, r6, pc}
 8005fd0:	f855 3b04 	ldr.w	r3, [r5], #4
 8005fd4:	4798      	blx	r3
 8005fd6:	3601      	adds	r6, #1
 8005fd8:	e7ee      	b.n	8005fb8 <__libc_init_array+0xc>
 8005fda:	f855 3b04 	ldr.w	r3, [r5], #4
 8005fde:	4798      	blx	r3
 8005fe0:	3601      	adds	r6, #1
 8005fe2:	e7f2      	b.n	8005fca <__libc_init_array+0x1e>
 8005fe4:	0800613c 	.word	0x0800613c
 8005fe8:	0800613c 	.word	0x0800613c
 8005fec:	0800613c 	.word	0x0800613c
 8005ff0:	08006140 	.word	0x08006140

08005ff4 <memcmp>:
 8005ff4:	b510      	push	{r4, lr}
 8005ff6:	3901      	subs	r1, #1
 8005ff8:	4402      	add	r2, r0
 8005ffa:	4290      	cmp	r0, r2
 8005ffc:	d101      	bne.n	8006002 <memcmp+0xe>
 8005ffe:	2000      	movs	r0, #0
 8006000:	e005      	b.n	800600e <memcmp+0x1a>
 8006002:	7803      	ldrb	r3, [r0, #0]
 8006004:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006008:	42a3      	cmp	r3, r4
 800600a:	d001      	beq.n	8006010 <memcmp+0x1c>
 800600c:	1b18      	subs	r0, r3, r4
 800600e:	bd10      	pop	{r4, pc}
 8006010:	3001      	adds	r0, #1
 8006012:	e7f2      	b.n	8005ffa <memcmp+0x6>

08006014 <memcpy>:
 8006014:	440a      	add	r2, r1
 8006016:	4291      	cmp	r1, r2
 8006018:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800601c:	d100      	bne.n	8006020 <memcpy+0xc>
 800601e:	4770      	bx	lr
 8006020:	b510      	push	{r4, lr}
 8006022:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006026:	f803 4f01 	strb.w	r4, [r3, #1]!
 800602a:	4291      	cmp	r1, r2
 800602c:	d1f9      	bne.n	8006022 <memcpy+0xe>
 800602e:	bd10      	pop	{r4, pc}

08006030 <memset>:
 8006030:	4402      	add	r2, r0
 8006032:	4603      	mov	r3, r0
 8006034:	4293      	cmp	r3, r2
 8006036:	d100      	bne.n	800603a <memset+0xa>
 8006038:	4770      	bx	lr
 800603a:	f803 1b01 	strb.w	r1, [r3], #1
 800603e:	e7f9      	b.n	8006034 <memset+0x4>

08006040 <_init>:
 8006040:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006042:	bf00      	nop
 8006044:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006046:	bc08      	pop	{r3}
 8006048:	469e      	mov	lr, r3
 800604a:	4770      	bx	lr

0800604c <_fini>:
 800604c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800604e:	bf00      	nop
 8006050:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006052:	bc08      	pop	{r3}
 8006054:	469e      	mov	lr, r3
 8006056:	4770      	bx	lr
