use super::*;

#[derive(Debug, Deserialize, Serialize, Clone, Copy, PartialEq)]
pub struct InterruptFlag(u8);

bitflags! {
    impl InterruptFlag: u8 {
        const JOYPAD = 0b0001_0000;
        const SERIAL = 0b0000_1000;
        const TIMER  = 0b0000_0100;
        const LCD    = 0b0000_0010;
        const VBLANK = 0b0000_0001;
    }
}

#[derive(Deserialize, Serialize)]
pub struct InterruptState {
    /// Master interrupt enable
    pub ime: bool,
    /// Interrupt enable flag
    pub ie: InterruptFlag,
    /// Interrupt request flag
    pub iflag: InterruptFlag,
}

impl InterruptState {
    pub fn new() -> Self {
        Self {
            ime: false,
            iflag: InterruptFlag::from_bits_truncate(0),
            ie: InterruptFlag::from_bits_truncate(0),
        }
    }
}

impl MemoryAccess for InterruptState {
    fn mem_read(&self, address: u16) -> u8 {
        match address {
            0xFF0F => self.iflag.bits(),
            0xFFFF => self.ie.bits(),
            _ => panic!(),
        }
    }

    fn mem_write(&mut self, address: u16, value: u8) {
        match address {
            0xFF0F => self.iflag = InterruptFlag::from_bits_truncate(value),
            0xFFFF => self.ie = InterruptFlag::from_bits_truncate(value),
            _ => panic!(),
        }
    }
}

impl CPU {
    /// Executed from outside the CPU when input state should be updated
    pub fn update_input(&mut self, input: &InputFlag) {
        if self.input.update(*input) {
            self.request_interrupt(InterruptFlag::JOYPAD);
        }
    }

    /// Sets corresponding interrupt flag to true
    pub fn request_interrupt(&mut self, interrupt: InterruptFlag) {
        self.istate.iflag.insert(interrupt);
    }

    /// Executes interrupt handler
    fn run_interrupt(&mut self, interrupt: InterruptFlag) {
        // println!("INTERRUPTED: {:05b}", interrupt.bits());

        self.istate.iflag.remove(interrupt);
        let address: u16 = match interrupt {
            InterruptFlag::VBLANK => 0x40,
            InterruptFlag::LCD => 0x48,
            InterruptFlag::TIMER => 0x50,
            InterruptFlag::SERIAL => 0x58,
            InterruptFlag::JOYPAD => 0x60,
            _ => panic!(),
        };
        // CPU waits for 2 M-cycles (for some reason)
        self.cycle(2);
        // Move program counter to interrupt address
        self.push(self.reg.pc);
        self.reg.pc = address;
        // In total interrupt handling takes 5 M-cycles before executing instructions
        self.cycle(1);
    }

    /// Checks for interrupts and moves program flow to interrupt if needed
    pub fn check_for_interrupt(&mut self) {
        let interrupt_requests = self.istate.ie.intersection(self.istate.iflag);
        if interrupt_requests.bits() > 0 {
            // Exit halt mode even if IME is disabled
            self.halt = false;
            // Handle interrupt
            if self.istate.ime {
                if interrupt_requests.intersects(InterruptFlag::VBLANK) {
                    self.run_interrupt(InterruptFlag::VBLANK);
                } else if interrupt_requests.intersects(InterruptFlag::LCD) {
                    self.run_interrupt(InterruptFlag::LCD);
                } else if interrupt_requests.intersects(InterruptFlag::TIMER) {
                    self.run_interrupt(InterruptFlag::TIMER);
                } else if interrupt_requests.intersects(InterruptFlag::SERIAL) {
                    self.run_interrupt(InterruptFlag::SERIAL);
                } else if interrupt_requests.intersects(InterruptFlag::JOYPAD) {
                    self.run_interrupt(InterruptFlag::JOYPAD);
                }
                self.istate.ime = false;
            }
        }
    }
}
