$date
	Fri Nov 26 15:40:01 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module probador $end
$var wire 12 ! data_out4 [11:0] $end
$var wire 12 " data_out5 [11:0] $end
$var wire 12 # data_out6 [11:0] $end
$var wire 12 $ data_out7 [11:0] $end
$var reg 1 % clk $end
$var reg 12 & data_in [11:0] $end
$var reg 3 ' idx [2:0] $end
$var reg 1 ( init $end
$var reg 4 ) pop_probador [3:0] $end
$var reg 1 * push_probador $end
$var reg 1 + req $end
$var reg 1 , reset $end
$var reg 8 - umbral_H [7:0] $end
$var reg 8 . umbral_L [7:0] $end
$upscope $end
$scope module testbench $end
$var wire 8 / umbral_L [7:0] $end
$var wire 8 0 umbral_H [7:0] $end
$var wire 1 1 reset $end
$var wire 1 2 req $end
$var wire 1 3 push_probador $end
$var wire 4 4 pop_probador [3:0] $end
$var wire 1 5 init $end
$var wire 3 6 idx [2:0] $end
$var wire 12 7 data_out7 [11:0] $end
$var wire 12 8 data_out6 [11:0] $end
$var wire 12 9 data_out5 [11:0] $end
$var wire 12 : data_out4 [11:0] $end
$var wire 12 ; data_in [11:0] $end
$var wire 1 < clk $end
$scope module probador_INST $end
$var wire 12 = data_out7 [11:0] $end
$var wire 12 > data_out6 [11:0] $end
$var wire 12 ? data_out5 [11:0] $end
$var wire 12 @ data_out4 [11:0] $end
$var reg 1 < clk $end
$var reg 12 A data_in [11:0] $end
$var reg 3 B idx [2:0] $end
$var reg 1 5 init $end
$var reg 4 C pop_probador [3:0] $end
$var reg 1 3 push_probador $end
$var reg 1 2 req $end
$var reg 1 1 reset $end
$var reg 8 D umbral_H [7:0] $end
$var reg 8 E umbral_L [7:0] $end
$upscope $end
$scope module transaction $end
$var wire 1 < clk $end
$var wire 12 F data_in [11:0] $end
$var wire 3 G idx [2:0] $end
$var wire 1 5 init $end
$var wire 4 H pop_probador [3:0] $end
$var wire 1 3 push_probador $end
$var wire 1 2 req $end
$var wire 1 1 reset $end
$var wire 8 I umbral_H [7:0] $end
$var wire 8 J umbral_L [7:0] $end
$var wire 3 K wr_ptr_in2 [2:0] $end
$var wire 3 L wr_ptr_in [2:0] $end
$var wire 3 M wr_ptr_7 [2:0] $end
$var wire 3 N wr_ptr_6 [2:0] $end
$var wire 3 O wr_ptr_5 [2:0] $end
$var wire 3 P wr_ptr_4 [2:0] $end
$var wire 3 Q wr_ptr_3 [2:0] $end
$var wire 3 R wr_ptr_2 [2:0] $end
$var wire 3 S wr_ptr_1 [2:0] $end
$var wire 3 T wr_ptr_0 [2:0] $end
$var wire 1 U valid $end
$var wire 8 V umbral_bajo [7:0] $end
$var wire 8 W umbral_alto [7:0] $end
$var wire 3 X state [2:0] $end
$var wire 3 Y rd_ptr_in2 [2:0] $end
$var wire 3 Z rd_ptr_in [2:0] $end
$var wire 3 [ rd_ptr_7 [2:0] $end
$var wire 3 \ rd_ptr_6 [2:0] $end
$var wire 3 ] rd_ptr_5 [2:0] $end
$var wire 3 ^ rd_ptr_4 [2:0] $end
$var wire 3 _ rd_ptr_3 [2:0] $end
$var wire 3 ` rd_ptr_2 [2:0] $end
$var wire 3 a rd_ptr_1 [2:0] $end
$var wire 3 b rd_ptr_0 [2:0] $end
$var wire 4 c push_arbitro2 [3:0] $end
$var wire 4 d push_arbitro1 [3:0] $end
$var wire 1 e pop_arbitro2 $end
$var wire 4 f pop_arbitro1 [3:0] $end
$var wire 3 g nxt_state [2:0] $end
$var wire 8 h next_umbral_L_out [7:0] $end
$var wire 8 i next_umbral_H_out [7:0] $end
$var wire 1 j full_in2 $end
$var wire 1 k full_in $end
$var wire 1 l full_7 $end
$var wire 1 m full_6 $end
$var wire 1 n full_5 $end
$var wire 1 o full_4 $end
$var wire 1 p full_3 $end
$var wire 1 q full_2 $end
$var wire 1 r full_1 $end
$var wire 1 s full_0 $end
$var wire 1 t error_in2 $end
$var wire 1 u error_in $end
$var wire 1 v error_7 $end
$var wire 1 w error_6 $end
$var wire 1 x error_5 $end
$var wire 1 y error_4 $end
$var wire 1 z error_3 $end
$var wire 1 { error_2 $end
$var wire 1 | error_1 $end
$var wire 1 } error_0 $end
$var wire 1 ~ empty_in2 $end
$var wire 1 !" empty_in $end
$var wire 4 "" empty_arbitro1 [3:0] $end
$var wire 1 #" empty_7 $end
$var wire 1 $" empty_6 $end
$var wire 1 %" empty_5 $end
$var wire 1 &" empty_4 $end
$var wire 12 '" data_out_in2 [11:0] $end
$var wire 12 (" data_out_in [11:0] $end
$var wire 12 )" data_out_3 [11:0] $end
$var wire 12 *" data_out_2 [11:0] $end
$var wire 12 +" data_out_1 [11:0] $end
$var wire 12 ," data_out_0 [11:0] $end
$var wire 12 -" data_out7 [11:0] $end
$var wire 12 ." data_out6 [11:0] $end
$var wire 12 /" data_out5 [11:0] $end
$var wire 12 0" data_out4 [11:0] $end
$var wire 5 1" data [4:0] $end
$var wire 1 2" almost_full_in2 $end
$var wire 1 3" almost_full_in $end
$var wire 4 4" almost_full_arbitro2 [3:0] $end
$var wire 4 5" almost_full_arbitro1 [3:0] $end
$var wire 1 6" almost_empty_in2 $end
$var wire 1 7" almost_empty_in $end
$var wire 4 8" almost_empty_arbitro1 [3:0] $end
$var wire 1 9" almost_empty_7 $end
$var wire 1 :" almost_empty_6 $end
$var wire 1 ;" almost_empty_5 $end
$var wire 1 <" almost_empty_4 $end
$var wire 1 =" IDLE $end
$var reg 12 >" data_in2 [11:0] $end
$var reg 12 ?" data_tmp [11:0] $end
$scope module arbitro_1 $end
$var wire 4 @" almost_empty [3:0] $end
$var wire 4 A" almost_full [3:0] $end
$var wire 1 < clk $end
$var wire 2 B" dest [1:0] $end
$var wire 4 C" empty [3:0] $end
$var wire 1 1 reset $end
$var reg 3 D" peso [2:0] $end
$var reg 4 E" pop [3:0] $end
$var reg 4 F" push [3:0] $end
$var integer 32 G" i [31:0] $end
$upscope $end
$scope module arbitro_2 $end
$var wire 4 H" almost_full [3:0] $end
$var wire 2 I" class [1:0] $end
$var wire 1 < clk $end
$var wire 1 1 reset $end
$var wire 1 !" empty $end
$var reg 1 e pop $end
$var reg 4 J" push [3:0] $end
$upscope $end
$scope module contadores1 $end
$var wire 1 < CLK $end
$var wire 3 K" idx [2:0] $end
$var wire 1 L" pop0 $end
$var wire 1 M" pop1 $end
$var wire 1 N" pop2 $end
$var wire 1 O" pop3 $end
$var wire 1 e pop4 $end
$var wire 1 2 req $end
$var wire 1 1 reset $end
$var wire 1 =" IDLE $end
$var reg 5 P" cntFF0 [4:0] $end
$var reg 5 Q" cntFF1 [4:0] $end
$var reg 5 R" cntFF2 [4:0] $end
$var reg 5 S" cntFF3 [4:0] $end
$var reg 5 T" cntFF4 [4:0] $end
$var reg 5 U" data [4:0] $end
$var reg 1 U valid $end
$upscope $end
$scope module fifo0 $end
$var wire 1 < clk $end
$var wire 1 V" read_enable $end
$var wire 1 1 reset $end
$var wire 1 W" write_enable $end
$var wire 8 X" umbral_bajo [7:0] $end
$var wire 8 Y" umbral_alto [7:0] $end
$var wire 1 s full $end
$var wire 1 } error $end
$var wire 1 Z" empty $end
$var wire 12 [" data_out [11:0] $end
$var wire 12 \" data_in [11:0] $end
$var wire 1 ]" almost_full $end
$var wire 1 ^" almost_empty $end
$var reg 9 _" contador [8:0] $end
$var reg 3 `" rd_ptr [2:0] $end
$var reg 3 a" wr_ptr [2:0] $end
$scope module memory_fifo $end
$var wire 1 < clk $end
$var wire 3 b" read_addr [2:0] $end
$var wire 1 V" read_enable $end
$var wire 3 c" write_addr [2:0] $end
$var wire 1 W" write_enable $end
$var wire 12 d" Fifo_Data_in [11:0] $end
$var reg 12 e" Fifo_Data_out [11:0] $end
$upscope $end
$upscope $end
$scope module fifo1 $end
$var wire 1 < clk $end
$var wire 1 f" read_enable $end
$var wire 1 1 reset $end
$var wire 1 g" write_enable $end
$var wire 8 h" umbral_bajo [7:0] $end
$var wire 8 i" umbral_alto [7:0] $end
$var wire 1 r full $end
$var wire 1 | error $end
$var wire 1 j" empty $end
$var wire 12 k" data_out [11:0] $end
$var wire 12 l" data_in [11:0] $end
$var wire 1 m" almost_full $end
$var wire 1 n" almost_empty $end
$var reg 9 o" contador [8:0] $end
$var reg 3 p" rd_ptr [2:0] $end
$var reg 3 q" wr_ptr [2:0] $end
$scope module memory_fifo $end
$var wire 1 < clk $end
$var wire 3 r" read_addr [2:0] $end
$var wire 1 f" read_enable $end
$var wire 3 s" write_addr [2:0] $end
$var wire 1 g" write_enable $end
$var wire 12 t" Fifo_Data_in [11:0] $end
$var reg 12 u" Fifo_Data_out [11:0] $end
$upscope $end
$upscope $end
$scope module fifo2 $end
$var wire 1 < clk $end
$var wire 1 v" read_enable $end
$var wire 1 1 reset $end
$var wire 1 w" write_enable $end
$var wire 8 x" umbral_bajo [7:0] $end
$var wire 8 y" umbral_alto [7:0] $end
$var wire 1 q full $end
$var wire 1 { error $end
$var wire 1 z" empty $end
$var wire 12 {" data_out [11:0] $end
$var wire 12 |" data_in [11:0] $end
$var wire 1 }" almost_full $end
$var wire 1 ~" almost_empty $end
$var reg 9 !# contador [8:0] $end
$var reg 3 "# rd_ptr [2:0] $end
$var reg 3 ## wr_ptr [2:0] $end
$scope module memory_fifo $end
$var wire 1 < clk $end
$var wire 3 $# read_addr [2:0] $end
$var wire 1 v" read_enable $end
$var wire 3 %# write_addr [2:0] $end
$var wire 1 w" write_enable $end
$var wire 12 &# Fifo_Data_in [11:0] $end
$var reg 12 '# Fifo_Data_out [11:0] $end
$upscope $end
$upscope $end
$scope module fifo3 $end
$var wire 1 < clk $end
$var wire 1 (# read_enable $end
$var wire 1 1 reset $end
$var wire 1 )# write_enable $end
$var wire 8 *# umbral_bajo [7:0] $end
$var wire 8 +# umbral_alto [7:0] $end
$var wire 1 p full $end
$var wire 1 z error $end
$var wire 1 ,# empty $end
$var wire 12 -# data_out [11:0] $end
$var wire 12 .# data_in [11:0] $end
$var wire 1 /# almost_full $end
$var wire 1 0# almost_empty $end
$var reg 9 1# contador [8:0] $end
$var reg 3 2# rd_ptr [2:0] $end
$var reg 3 3# wr_ptr [2:0] $end
$scope module memory_fifo $end
$var wire 1 < clk $end
$var wire 3 4# read_addr [2:0] $end
$var wire 1 (# read_enable $end
$var wire 3 5# write_addr [2:0] $end
$var wire 1 )# write_enable $end
$var wire 12 6# Fifo_Data_in [11:0] $end
$var reg 12 7# Fifo_Data_out [11:0] $end
$upscope $end
$upscope $end
$scope module fifo4 $end
$var wire 1 < clk $end
$var wire 1 8# read_enable $end
$var wire 1 1 reset $end
$var wire 1 9# write_enable $end
$var wire 8 :# umbral_bajo [7:0] $end
$var wire 8 ;# umbral_alto [7:0] $end
$var wire 1 o full $end
$var wire 1 y error $end
$var wire 1 &" empty $end
$var wire 12 <# data_out [11:0] $end
$var wire 12 =# data_in [11:0] $end
$var wire 1 ># almost_full $end
$var wire 1 <" almost_empty $end
$var reg 9 ?# contador [8:0] $end
$var reg 3 @# rd_ptr [2:0] $end
$var reg 3 A# wr_ptr [2:0] $end
$scope module memory_fifo $end
$var wire 1 < clk $end
$var wire 3 B# read_addr [2:0] $end
$var wire 1 8# read_enable $end
$var wire 3 C# write_addr [2:0] $end
$var wire 1 9# write_enable $end
$var wire 12 D# Fifo_Data_in [11:0] $end
$var reg 12 E# Fifo_Data_out [11:0] $end
$upscope $end
$upscope $end
$scope module fifo5 $end
$var wire 1 < clk $end
$var wire 1 F# read_enable $end
$var wire 1 1 reset $end
$var wire 1 G# write_enable $end
$var wire 8 H# umbral_bajo [7:0] $end
$var wire 8 I# umbral_alto [7:0] $end
$var wire 1 n full $end
$var wire 1 x error $end
$var wire 1 %" empty $end
$var wire 12 J# data_out [11:0] $end
$var wire 12 K# data_in [11:0] $end
$var wire 1 L# almost_full $end
$var wire 1 ;" almost_empty $end
$var reg 9 M# contador [8:0] $end
$var reg 3 N# rd_ptr [2:0] $end
$var reg 3 O# wr_ptr [2:0] $end
$scope module memory_fifo $end
$var wire 1 < clk $end
$var wire 3 P# read_addr [2:0] $end
$var wire 1 F# read_enable $end
$var wire 3 Q# write_addr [2:0] $end
$var wire 1 G# write_enable $end
$var wire 12 R# Fifo_Data_in [11:0] $end
$var reg 12 S# Fifo_Data_out [11:0] $end
$upscope $end
$upscope $end
$scope module fifo6 $end
$var wire 1 < clk $end
$var wire 1 T# read_enable $end
$var wire 1 1 reset $end
$var wire 1 U# write_enable $end
$var wire 8 V# umbral_bajo [7:0] $end
$var wire 8 W# umbral_alto [7:0] $end
$var wire 1 m full $end
$var wire 1 w error $end
$var wire 1 $" empty $end
$var wire 12 X# data_out [11:0] $end
$var wire 12 Y# data_in [11:0] $end
$var wire 1 Z# almost_full $end
$var wire 1 :" almost_empty $end
$var reg 9 [# contador [8:0] $end
$var reg 3 \# rd_ptr [2:0] $end
$var reg 3 ]# wr_ptr [2:0] $end
$scope module memory_fifo $end
$var wire 1 < clk $end
$var wire 3 ^# read_addr [2:0] $end
$var wire 1 T# read_enable $end
$var wire 3 _# write_addr [2:0] $end
$var wire 1 U# write_enable $end
$var wire 12 `# Fifo_Data_in [11:0] $end
$var reg 12 a# Fifo_Data_out [11:0] $end
$upscope $end
$upscope $end
$scope module fifo7 $end
$var wire 1 < clk $end
$var wire 1 b# read_enable $end
$var wire 1 1 reset $end
$var wire 1 c# write_enable $end
$var wire 8 d# umbral_bajo [7:0] $end
$var wire 8 e# umbral_alto [7:0] $end
$var wire 1 l full $end
$var wire 1 v error $end
$var wire 1 #" empty $end
$var wire 12 f# data_out [11:0] $end
$var wire 12 g# data_in [11:0] $end
$var wire 1 h# almost_full $end
$var wire 1 9" almost_empty $end
$var reg 9 i# contador [8:0] $end
$var reg 3 j# rd_ptr [2:0] $end
$var reg 3 k# wr_ptr [2:0] $end
$scope module memory_fifo $end
$var wire 1 < clk $end
$var wire 3 l# read_addr [2:0] $end
$var wire 1 b# read_enable $end
$var wire 3 m# write_addr [2:0] $end
$var wire 1 c# write_enable $end
$var wire 12 n# Fifo_Data_in [11:0] $end
$var reg 12 o# Fifo_Data_out [11:0] $end
$upscope $end
$upscope $end
$scope module fifoin $end
$var wire 1 < clk $end
$var wire 12 p# data_in [11:0] $end
$var wire 1 e read_enable $end
$var wire 1 1 reset $end
$var wire 1 3 write_enable $end
$var wire 8 q# umbral_bajo [7:0] $end
$var wire 8 r# umbral_alto [7:0] $end
$var wire 1 k full $end
$var wire 1 u error $end
$var wire 1 !" empty $end
$var wire 12 s# data_out [11:0] $end
$var wire 1 3" almost_full $end
$var wire 1 7" almost_empty $end
$var reg 9 t# contador [8:0] $end
$var reg 3 u# rd_ptr [2:0] $end
$var reg 3 v# wr_ptr [2:0] $end
$scope module memory_fifo $end
$var wire 12 w# Fifo_Data_in [11:0] $end
$var wire 1 < clk $end
$var wire 3 x# read_addr [2:0] $end
$var wire 1 e read_enable $end
$var wire 3 y# write_addr [2:0] $end
$var wire 1 3 write_enable $end
$var reg 12 z# Fifo_Data_out [11:0] $end
$upscope $end
$upscope $end
$scope module fifoin2 $end
$var wire 1 < clk $end
$var wire 12 {# data_in [11:0] $end
$var wire 1 |# read_enable $end
$var wire 1 1 reset $end
$var wire 1 }# write_enable $end
$var wire 8 ~# umbral_bajo [7:0] $end
$var wire 8 !$ umbral_alto [7:0] $end
$var wire 1 j full $end
$var wire 1 t error $end
$var wire 1 ~ empty $end
$var wire 12 "$ data_out [11:0] $end
$var wire 1 2" almost_full $end
$var wire 1 6" almost_empty $end
$var reg 9 #$ contador [8:0] $end
$var reg 3 $$ rd_ptr [2:0] $end
$var reg 3 %$ wr_ptr [2:0] $end
$scope module memory_fifo $end
$var wire 12 &$ Fifo_Data_in [11:0] $end
$var wire 1 < clk $end
$var wire 3 '$ read_addr [2:0] $end
$var wire 1 |# read_enable $end
$var wire 3 ($ write_addr [2:0] $end
$var wire 1 }# write_enable $end
$var reg 12 )$ Fifo_Data_out [11:0] $end
$upscope $end
$upscope $end
$scope module maquina $end
$var wire 1 < clk $end
$var wire 1 *$ empty_fifo_0 $end
$var wire 1 +$ empty_fifo_1 $end
$var wire 1 ,$ empty_fifo_2 $end
$var wire 1 -$ empty_fifo_3 $end
$var wire 1 &" empty_fifo_4 $end
$var wire 1 %" empty_fifo_5 $end
$var wire 1 $" empty_fifo_6 $end
$var wire 1 #" empty_fifo_7 $end
$var wire 1 5 init $end
$var wire 1 1 reset $end
$var wire 8 .$ umbral_H [7:0] $end
$var wire 8 /$ umbral_L [7:0] $end
$var reg 8 0$ FIFO_empties [7:0] $end
$var reg 1 =" idle_out $end
$var reg 8 1$ next_umbral_H_out [7:0] $end
$var reg 8 2$ next_umbral_L_out [7:0] $end
$var reg 3 3$ nxt_state [2:0] $end
$var reg 3 4$ state [2:0] $end
$var reg 8 5$ umbral_H_out [7:0] $end
$var reg 8 6$ umbral_L_out [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module probador $end
$upscope $end
$scope module testbench $end
$scope module probador_INST $end
$upscope $end
$scope module transaction $end
$scope module arbitro_1 $end
$upscope $end
$scope module arbitro_2 $end
$upscope $end
$scope module contadores1 $end
$upscope $end
$scope module fifo0 $end
$scope module memory_fifo $end
$upscope $end
$upscope $end
$scope module fifo1 $end
$scope module memory_fifo $end
$upscope $end
$upscope $end
$scope module fifo2 $end
$scope module memory_fifo $end
$upscope $end
$upscope $end
$scope module fifo3 $end
$scope module memory_fifo $end
$upscope $end
$upscope $end
$scope module fifo4 $end
$scope module memory_fifo $end
$upscope $end
$upscope $end
$scope module fifo5 $end
$scope module memory_fifo $end
$upscope $end
$upscope $end
$scope module fifo6 $end
$scope module memory_fifo $end
$upscope $end
$upscope $end
$scope module fifo7 $end
$scope module memory_fifo $end
$upscope $end
$upscope $end
$scope module fifoin $end
$scope module memory_fifo $end
$upscope $end
$upscope $end
$scope module fifoin2 $end
$scope module memory_fifo $end
$upscope $end
$upscope $end
$scope module maquina $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 6$
bx 5$
bx 4$
b0 3$
bx 2$
bx 1$
bx 0$
bx /$
bx .$
x-$
x,$
x+$
x*$
bx )$
bx ($
bx '$
bx &$
bx %$
bx $$
bx #$
bx "$
bx !$
bx ~#
0}#
0|#
bx {#
bx z#
bx y#
bx x#
b0 w#
bx v#
bx u#
bx t#
bx s#
bx r#
bx q#
b0 p#
bx o#
bx n#
bx m#
bx l#
bx k#
bx j#
bx i#
xh#
bx g#
bx f#
bx e#
bx d#
xc#
0b#
bx a#
bx `#
bx _#
bx ^#
bx ]#
bx \#
bx [#
xZ#
bx Y#
bx X#
bx W#
bx V#
xU#
0T#
bx S#
bx R#
bx Q#
bx P#
bx O#
bx N#
bx M#
xL#
bx K#
bx J#
bx I#
bx H#
xG#
0F#
bx E#
bx D#
bx C#
bx B#
bx A#
bx @#
bx ?#
x>#
bx =#
bx <#
bx ;#
bx :#
x9#
08#
bx 7#
bx 6#
bx 5#
bx 4#
bx 3#
bx 2#
bx 1#
x0#
x/#
bx .#
bx -#
x,#
bx +#
bx *#
x)#
x(#
bx '#
bx &#
bx %#
bx $#
bx ##
bx "#
bx !#
x~"
x}"
bx |"
bx {"
xz"
bx y"
bx x"
xw"
xv"
bx u"
bx t"
bx s"
bx r"
bx q"
bx p"
bx o"
xn"
xm"
bx l"
bx k"
xj"
bx i"
bx h"
xg"
xf"
bx e"
bx d"
bx c"
bx b"
bx a"
bx `"
bx _"
x^"
x]"
bx \"
bx ["
xZ"
bx Y"
bx X"
xW"
xV"
bx U"
bx T"
bx S"
bx R"
bx Q"
bx P"
0O"
0N"
0M"
0L"
b0 K"
bx J"
b0 I"
bx H"
b0 G"
bx F"
bx E"
bx D"
bx C"
bx B"
bx A"
bx @"
bx ?"
bx >"
x="
x<"
x;"
x:"
x9"
bx 8"
x7"
x6"
bx 5"
bx 4"
x3"
x2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
bx ,"
bx +"
bx *"
bx )"
bx ("
bx '"
x&"
x%"
x$"
x#"
bx ""
x!"
x~
x}
x|
x{
xz
xy
xx
xw
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
xl
xk
xj
bx i
bx h
b0 g
bx f
xe
bx d
bx c
bx b
bx a
bx `
bx _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
bx X
bx W
bx V
1U
bx T
bx S
bx R
bx Q
bx P
bx O
bx N
bx M
bx L
bx K
bx J
bx I
b0 H
b0 G
b0 F
bx E
bx D
b0 C
b0 B
b0 A
bx @
bx ?
bx >
bx =
0<
b0 ;
bx :
bx 9
bx 8
bx 7
b0 6
05
b0 4
03
02
11
bx 0
bx /
b1 .
b110 -
1,
0+
0*
b0 )
0(
b0 '
b0 &
0%
bz $
bz #
bz "
bz !
$end
#1
b0 >"
b0 {#
b0 &$
1*$
1+$
1,$
1-$
0)#
0w"
0g"
0W"
0c#
0U#
0G#
09#
0(#
0v"
0f"
0V"
b1 g
b1 3$
b11111111 0$
b0 i
b0 1$
b0 h
b0 2$
0k
1!"
0u
17"
13"
b0 t#
b0 Z
b0 u#
b0 x#
b0 L
b0 v#
b0 y#
0s
1Z"
0}
1^"
1]"
b0 _"
b0 b
b0 `"
b0 b"
b0 T
b0 a"
b0 c"
0r
1j"
0|
1n"
1m"
b0 o"
b0 a
b0 p"
b0 r"
b0 S
b0 q"
b0 s"
0q
1z"
0{
1~"
1}"
b0 !#
b0 `
b0 "#
b0 $#
b0 R
b0 ##
b0 %#
0p
b1111 ""
b1111 C"
1,#
0z
b1111 8"
b1111 @"
10#
b1111 4"
b1111 H"
1/#
b0 1#
b0 _
b0 2#
b0 4#
b0 Q
b0 3#
b0 5#
b0 c
b0 J"
0e
0j
1~
0t
16"
12"
b0 #$
b0 Y
b0 $$
b0 '$
b0 K
b0 %$
b0 ($
b100 D"
b0 d
b0 F"
b0 f
b0 E"
0o
1&"
0y
1<"
1>#
b0 ?#
b0 ^
b0 @#
b0 B#
b0 P
b0 A#
b0 C#
0n
1%"
0x
1;"
1L#
b0 M#
b0 ]
b0 N#
b0 P#
b0 O
b0 O#
b0 Q#
0m
1$"
0w
1:"
1Z#
b0 [#
b0 \
b0 \#
b0 ^#
b0 N
b0 ]#
b0 _#
0l
1#"
0v
19"
b1111 5"
b1111 A"
1h#
b0 i#
b0 [
b0 j#
b0 l#
b0 M
b0 k#
b0 m#
0="
b0 W
b0 Y"
b0 i"
b0 y"
b0 +#
b0 ;#
b0 I#
b0 W#
b0 e#
b0 r#
b0 !$
b0 5$
b0 V
b0 X"
b0 h"
b0 x"
b0 *#
b0 :#
b0 H#
b0 V#
b0 d#
b0 q#
b0 ~#
b0 6$
b0 X
b0 4$
b0 ?"
b0 /
b0 E
b0 J
b0 /$
b110 0
b110 D
b110 I
b110 .$
12
15
1}#
1|#
01
b111111011 ;
b111111011 A
b111111011 F
b111111011 p#
b111111011 w#
1(
0,
1*
b0 1"
b0 U"
b0 S"
b0 R"
b0 Q"
b0 P"
b0 T"
13
1<
1%
#2
0<
0%
#3
b101 i
b101 1$
b1 h
b1 2$
b1 /
b1 E
b1 J
b1 /$
b101 0
b101 D
b101 I
b101 .$
b111111110 ;
b111111110 A
b111111110 F
b111111110 p#
b111111110 w#
b1 X
b1 4$
b1 Y
b1 $$
b1 '$
b1 K
b1 %$
b1 ($
0!"
07"
b1 t#
b1 L
b1 v#
b1 y#
1+
b10010100100 &
1<
1%
#4
0<
0%
#5
b10 g
b10 3$
b10 t#
b10 L
b10 v#
b10 y#
b10 Y
b10 $$
b10 '$
b10 K
b10 %$
b10 ($
02"
03"
0h#
0Z#
0L#
b0 5"
b0 A"
0>#
0/#
0}"
0m"
b0 4"
b0 H"
0]"
b101 W
b101 Y"
b101 i"
b101 y"
b101 +#
b101 ;#
b101 I#
b101 W#
b101 e#
b101 r#
b101 !$
b101 5$
06"
07"
09"
0:"
0;"
0<"
00#
0~"
0n"
b0 8"
b0 @"
0^"
b1 V
b1 X"
b1 h"
b1 x"
b1 *#
b1 :#
b1 H#
b1 V#
b1 d#
b1 q#
b1 ~#
b1 6$
05
1<
1%
#6
0<
0%
#7
1="
1W"
b10 X
b10 4$
b11 Y
b11 $$
b11 '$
b11 K
b11 %$
b11 ($
b1 c
b1 J"
1e
b11 t#
b11 L
b11 v#
b11 y#
b10000010101 &
0(
1<
1%
#8
0<
0%
#9
b100 g
b100 3$
b11111110 0$
0*$
b111111011 ("
b111111011 \"
b111111011 d"
b111111011 l"
b111111011 t"
b111111011 |"
b111111011 &#
b111111011 .#
b111111011 6#
b111111011 s#
b111111011 z#
b1 Z
b1 u#
b1 x#
b100 L
b100 v#
b100 y#
b1110 ""
b1110 C"
0Z"
b1 8"
b1 @"
1^"
b1 _"
b1 T
b1 a"
b1 c"
b100 Y
b100 $$
b100 '$
b100 K
b100 %$
b100 ($
b1 T"
1<
1%
#10
0<
0%
#11
b0 g
b0 3$
0="
1V"
bx >"
bx {#
bx &$
b1011110110 ;
b1011110110 A
b1011110110 F
b1011110110 p#
b1011110110 w#
b100 X
b100 4$
b10 T"
b11 D"
b1 f
b1 E"
b101 Y
b101 $$
b101 '$
b101 K
b101 %$
b101 ($
b0 8"
b0 @"
0^"
b10 _"
b10 T
b10 a"
b10 c"
b10 Z
b10 u#
b10 x#
b101 L
b101 v#
b101 y#
b111111110 ("
b111111110 \"
b111111110 d"
b111111110 l"
b111111110 t"
b111111110 |"
b111111110 &#
b111111110 .#
b111111110 6#
b111111110 s#
b111111110 z#
b10010100101 &
1<
1%
#12
0<
0%
#13
b1 g
b1 3$
b11 Z
b11 u#
b11 x#
b110 L
b110 v#
b110 y#
b1 b
b1 `"
b1 b"
b11 T
b11 a"
b11 c"
b110 Y
b110 $$
b110 '$
b110 K
b110 %$
b110 ($
b10 D"
b11 T"
b0 X
b0 4$
bx ?"
1<
1%
#14
0<
0%
#15
b10 g
b10 3$
b111111011 >"
b111111011 {#
b111111011 &$
b1011111101 ;
b1011111101 A
b1011111101 F
b1011111101 p#
b1011111101 w#
b1 X
b1 4$
b100 T"
b1 D"
b111 Y
b111 $$
b111 '$
b111 K
b111 %$
b111 ($
b10 b
b10 `"
b10 b"
b100 T
b100 a"
b100 c"
b111111011 ,"
b111111011 ["
b111111011 e"
b100 Z
b100 u#
b100 x#
b111 L
b111 v#
b111 y#
b110010001101 &
1<
1%
#16
0<
0%
#17
b100 g
b100 3$
1="
b111111110 >"
b111111110 {#
b111111110 &$
b101 Z
b101 u#
b101 x#
b0 L
b0 v#
b0 y#
b111111110 ,"
b111111110 ["
b111111110 e"
b11 b
b11 `"
b11 b"
b101 T
b101 a"
b101 c"
b0 Y
b0 $$
b0 '$
b0 K
b0 %$
b0 ($
b100 D"
b101 T"
b10 X
b10 4$
b111111011 ?"
1<
1%
#18
0<
0%
#19
b0 g
b0 3$
0="
b0 B"
b1110111011 ;
b1110111011 A
b1110111011 F
b1110111011 p#
b1110111011 w#
b111111110 ?"
b100 X
b100 4$
b110 T"
b11 D"
b1 Y
b1 $$
b1 '$
b1 K
b1 %$
b1 ($
b0 '"
b0 =#
b0 D#
b0 K#
b0 R#
b0 Y#
b0 `#
b0 g#
b0 n#
b0 "$
b0 )$
b100 b
b100 `"
b100 b"
b110 T
b110 a"
b110 c"
b110 Z
b110 u#
b110 x#
b1 L
b1 v#
b1 y#
b1011110110 ("
b1011110110 \"
b1011110110 d"
b1011110110 l"
b1011110110 t"
b1011110110 |"
b1011110110 &#
b1011110110 .#
b1011110110 6#
b1011110110 s#
b1011110110 z#
1<
1%
#20
0<
0%
#21
19#
b1 g
b1 3$
b111 Z
b111 u#
b111 x#
b10 L
b10 v#
b10 y#
b101 b
b101 `"
b101 b"
b111 T
b111 a"
b111 c"
b10 Y
b10 $$
b10 '$
b10 K
b10 %$
b10 ($
b1 d
b1 F"
b10 D"
b111 T"
b0 X
b0 4$
b1111 )
b10010101011 &
1<
1%
#22
0<
0%
#23
b10 g
b10 3$
b11101110 0$
b1 X
b1 4$
b1000 T"
0&"
1<"
b1 ?#
b1 P
b1 A#
b1 C#
b1 D"
b11 Y
b11 $$
b11 '$
b11 K
b11 %$
b11 ($
b110 b
b110 `"
b110 b"
b0 T
b0 a"
b0 c"
b0 Z
b0 u#
b0 x#
b11 L
b11 v#
b11 y#
b1011111101 ("
b1011111101 \"
b1011111101 d"
b1011111101 l"
b1011111101 t"
b1011111101 |"
b1011111101 &#
b1011111101 .#
b1011111101 6#
b1011111101 s#
b1011111101 z#
1<
1%
#24
0<
0%
#25
b1011110110 >"
b1011110110 {#
b1011110110 &$
b100 g
b100 3$
1="
b1 Z
b1 u#
b1 x#
b100 L
b100 v#
b100 y#
b1011110110 ,"
b1011110110 ["
b1011110110 e"
b111 b
b111 `"
b111 b"
b1 T
b1 a"
b1 c"
b100 Y
b100 $$
b100 '$
b100 K
b100 %$
b100 ($
b100 D"
0<"
b10 ?#
b10 P
b10 A#
b10 C#
b1001 T"
b10 X
b10 4$
1<
1%
#26
0<
0%
#27
b0 g
b0 3$
0="
b1011110110 ?"
b100 X
b100 4$
b1010 T"
b11 ?#
b11 P
b11 A#
b11 C#
b11 D"
b101 Y
b101 $$
b101 '$
b101 K
b101 %$
b101 ($
b0 b
b0 `"
b0 b"
b10 T
b10 a"
b10 c"
b10 Z
b10 u#
b10 x#
b101 L
b101 v#
b101 y#
b1110111011 ("
b1110111011 \"
b1110111011 d"
b1110111011 l"
b1110111011 t"
b1110111011 |"
b1110111011 &#
b1110111011 .#
b1110111011 6#
b1110111011 s#
b1110111011 z#
1<
1%
#28
0<
0%
#29
b1011111101 >"
b1011111101 {#
b1011111101 &$
bx B"
b1 g
b1 3$
b11 Z
b11 u#
b11 x#
b110 L
b110 v#
b110 y#
b1011111101 ,"
b1011111101 ["
b1011111101 e"
b1 b
b1 `"
b1 b"
b11 T
b11 a"
b11 c"
bx '"
bx =#
bx D#
bx K#
bx R#
bx Y#
bx `#
bx g#
bx n#
bx "$
bx )$
b110 Y
b110 $$
b110 '$
b110 K
b110 %$
b110 ($
b10 D"
b100 ?#
b100 P
b100 A#
b100 C#
b1011 T"
b0 X
b0 4$
b1111010111 ;
b1111010111 A
b1111010111 F
b1111010111 p#
b1111010111 w#
b10000001111 &
1<
1%
#30
0<
0%
#31
18#
1L"
b10 g
b10 3$
09#
b1 4
b1 C
b1 H
b1011111101 ?"
b1 X
b1 4$
b1100 T"
b1 5"
b1 A"
1>#
b101 ?#
b101 P
b101 A#
b101 C#
b0 d
b0 F"
b1 D"
b111 Y
b111 $$
b111 '$
b111 K
b111 %$
b111 ($
b10 b
b10 `"
b10 b"
b100 T
b100 a"
b100 c"
b100 Z
b100 u#
b100 x#
b111 L
b111 v#
b111 y#
b10011000111 &
b1 '
1<
1%
#32
0<
0%
#33
b1 B"
0V"
b1 1"
b1 U"
b100 g
b100 3$
1="
08#
0L"
b101 Z
b101 u#
b101 x#
b0 L
b0 v#
b0 y#
b1110111011 ,"
b1110111011 ["
b1110111011 e"
b11 b
b11 `"
b11 b"
b101 T
b101 a"
b101 c"
b111111011 '"
b111111011 =#
b111111011 D#
b111111011 K#
b111111011 R#
b111111011 Y#
b111111011 `#
b111111011 g#
b111111011 n#
b111111011 "$
b111111011 )$
b0 Y
b0 $$
b0 '$
b0 K
b0 %$
b0 ($
b0 f
b0 E"
b0 :
b0 @
b0 0"
b0 <#
b0 E#
b0 5"
b0 A"
0>#
b100 ?#
b1 ^
b1 @#
b1 B#
b1 P"
b1101 T"
b10 X
b10 4$
b1111011011 ;
b1111011011 A
b1111011011 F
b1111011011 p#
b1111011011 w#
b0 4
b0 C
b0 H
b10011111111 &
b10 '
1<
1%
#34
0<
0%
#35
b0 g
b0 3$
0="
1G#
b100 X
b100 4$
b1110 T"
b10 d
b10 F"
b100 D"
b1 Y
b1 $$
b1 '$
b1 K
b1 %$
b1 ($
b111111110 '"
b111111110 =#
b111111110 D#
b111111110 K#
b111111110 R#
b111111110 Y#
b111111110 `#
b111111110 g#
b111111110 n#
b111111110 "$
b111111110 )$
b11 _"
b110 T
b110 a"
b110 c"
b110 Z
b110 u#
b110 x#
b1 L
b1 v#
b1 y#
b10000111100 &
b11 '
1<
1%
#36
0<
0%
#37
1V"
b1110111011 >"
b1110111011 {#
b1110111011 &$
b1 g
b1 3$
b11001110 0$
b1111010111 ("
b1111010111 \"
b1111010111 d"
b1111010111 l"
b1111010111 t"
b1111010111 |"
b1111010111 &#
b1111010111 .#
b1111010111 6#
b1111010111 s#
b1111010111 z#
b111 Z
b111 u#
b111 x#
b10 L
b10 v#
b10 y#
b100 _"
b111 T
b111 a"
b111 c"
b10 Y
b10 $$
b10 '$
b10 K
b10 %$
b10 ($
b11 D"
b1 f
b1 E"
0%"
1;"
b1 M#
b1 O
b1 O#
b1 Q#
b1111 T"
b0 X
b0 4$
b100 '
1<
1%
#38
0<
0%
#39
b10 g
b10 3$
b1110111011 ?"
b1 X
b1 4$
b10000 T"
0;"
b10 M#
b10 O
b10 O#
b10 Q#
b10 D"
b11 Y
b11 $$
b11 '$
b11 K
b11 %$
b11 ($
b100 b
b100 `"
b100 b"
b0 T
b0 a"
b0 c"
b0 Z
b0 u#
b0 x#
b11 L
b11 v#
b11 y#
1<
1%
#40
0<
0%
#41
b100 g
b100 3$
1="
b1111011011 ("
b1111011011 \"
b1111011011 d"
b1111011011 l"
b1111011011 t"
b1111011011 |"
b1111011011 &#
b1111011011 .#
b1111011011 6#
b1111011011 s#
b1111011011 z#
b1 Z
b1 u#
b1 x#
b100 L
b100 v#
b100 y#
b101 b
b101 `"
b101 b"
b1 T
b1 a"
b1 c"
b100 Y
b100 $$
b100 '$
b100 K
b100 %$
b100 ($
b1 D"
b11 M#
b11 O
b11 O#
b11 Q#
b10001 T"
b10 X
b10 4$
1<
1%
#42
0<
0%
#43
b0 g
b0 3$
0="
b10 B"
b100 X
b100 4$
b10010 T"
b100 M#
b100 O
b100 O#
b100 Q#
b100 D"
b101 Y
b101 $$
b101 '$
b101 K
b101 %$
b101 ($
b1011110110 '"
b1011110110 =#
b1011110110 D#
b1011110110 K#
b1011110110 R#
b1011110110 Y#
b1011110110 `#
b1011110110 g#
b1011110110 n#
b1011110110 "$
b1011110110 )$
b110 b
b110 `"
b110 b"
b10 T
b10 a"
b10 c"
b10 Z
b10 u#
b10 x#
b101 L
b101 v#
b101 y#
1<
1%
#44
0<
0%
#45
1U#
0G#
b1 g
b1 3$
1F#
1M"
b11 Z
b11 u#
b11 x#
b110 L
b110 v#
b110 y#
b111 b
b111 `"
b111 b"
b11 T
b11 a"
b11 c"
b110 Y
b110 $$
b110 '$
b110 K
b110 %$
b110 ($
b100 d
b100 F"
b11 D"
b10 5"
b10 A"
1L#
b101 M#
b101 O
b101 O#
b101 Q#
b10011 T"
b0 X
b0 4$
b10 4
b10 C
b10 H
1<
1%
#46
0<
0%
#47
0F#
0M"
b10 g
b10 3$
b10001110 0$
0U#
0V"
b0 4
b0 C
b0 H
b1 X
b1 4$
b1 Q"
b10100 T"
0$"
1:"
b1 [#
b1 N
b1 ]#
b1 _#
b0 5"
b0 A"
0L#
b100 M#
b1 ]
b1 N#
b1 P#
b111111110 9
b111111110 ?
b111111110 /"
b111111110 J#
b111111110 S#
b0 d
b0 F"
b0 f
b0 E"
b111 Y
b111 $$
b111 '$
b111 K
b111 %$
b111 ($
b1011111101 '"
b1011111101 =#
b1011111101 D#
b1011111101 K#
b1011111101 R#
b1011111101 Y#
b1011111101 `#
b1011111101 g#
b1011111101 n#
b1011111101 "$
b1011111101 )$
b0 b
b0 `"
b0 b"
b100 T
b100 a"
b100 c"
b1111010111 ,"
b1111010111 ["
b1111010111 e"
b100 Z
b100 u#
b100 x#
b111 L
b111 v#
b111 y#
1<
1%
#48
0<
0%
#49
1U#
1V"
b1111010111 >"
b1111010111 {#
b1111010111 &$
b100 g
b100 3$
1="
b101 Z
b101 u#
b101 x#
b0 L
b0 v#
b0 y#
b1 4"
b1 H"
1]"
b101 _"
b101 T
b101 a"
b101 c"
b0 Y
b0 $$
b0 '$
b0 K
b0 %$
b0 ($
b100 d
b100 F"
b10 D"
b1 f
b1 E"
b10101 T"
b10 X
b10 4$
1<
1%
#50
0<
0%
#51
b0 g
b0 3$
0="
0W"
b1111010111 ?"
b100 X
b100 4$
b10110 T"
0:"
b10 [#
b10 N
b10 ]#
b10 _#
b1 D"
b1 Y
b1 $$
b1 '$
b1 K
b1 %$
b1 ($
b0 c
b0 J"
0e
b1 b
b1 `"
b1 b"
b110 T
b110 a"
b110 c"
b110 Z
b110 u#
b110 x#
b1 L
b1 v#
b1 y#
1<
1%
#52
0<
0%
#53
b1111011011 >"
b1111011011 {#
b1111011011 &$
b1 g
b1 3$
b100 t#
b10 L
b10 v#
b10 y#
b1111011011 ,"
b1111011011 ["
b1111011011 e"
b0 4"
b0 H"
0]"
b100 _"
b10 b
b10 `"
b10 b"
b10 Y
b10 $$
b10 '$
b10 K
b10 %$
b10 ($
b100 D"
b11 [#
b11 N
b11 ]#
b11 _#
b0 X
b0 4$
1<
1%
#54
0<
0%
#55
b10 g
b10 3$
b11 B"
1W"
b1111011011 ?"
b1 X
b1 4$
b100 [#
b100 N
b100 ]#
b100 _#
b11 D"
b11 Y
b11 $$
b11 '$
b11 K
b11 %$
b11 ($
b1110111011 '"
b1110111011 =#
b1110111011 D#
b1110111011 K#
b1110111011 R#
b1110111011 Y#
b1110111011 `#
b1110111011 g#
b1110111011 n#
b1110111011 "$
b1110111011 )$
b1 c
b1 J"
1e
b11 _"
b11 b
b11 `"
b11 b"
13"
b101 t#
b11 L
b11 v#
b11 y#
1<
1%
#56
0<
0%
#57
1c#
0U#
b100 g
b100 3$
1="
1T#
1N"
b111 Z
b111 u#
b111 x#
b100 L
b100 v#
b100 y#
b100 b
b100 `"
b100 b"
b111 T
b111 a"
b111 c"
b100 Y
b100 $$
b100 '$
b100 K
b100 %$
b100 ($
b1000 d
b1000 F"
b10 D"
b100 5"
b100 A"
1Z#
b101 [#
b101 N
b101 ]#
b101 _#
b10111 T"
b10 X
b10 4$
b100 4
b100 C
b100 H
1<
1%
#58
0<
0%
#59
b1 I"
0T#
0N"
b0 g
b0 3$
0="
b1110 0$
0c#
0V"
b11111100001 ;
b11111100001 A
b11111100001 F
b11111100001 p#
b11111100001 w#
b0 4
b0 C
b0 H
b100 X
b100 4$
b1 R"
b11000 T"
0#"
19"
b1 i#
b1 M
b1 k#
b1 m#
b0 5"
b0 A"
0Z#
b100 [#
b1 \
b1 \#
b1 ^#
b1011110110 8
b1011110110 >
b1011110110 ."
b1011110110 X#
b1011110110 a#
b0 d
b0 F"
b0 f
b0 E"
b101 Y
b101 $$
b101 '$
b101 K
b101 %$
b101 ($
b101 b
b101 `"
b101 b"
b0 T
b0 a"
b0 c"
b0 Z
b0 u#
b0 x#
b101 L
b101 v#
b101 y#
1<
1%
#60
0<
0%
#61
1g"
0W"
1c#
1V"
b1 g
b1 3$
b1 Z
b1 u#
b1 x#
b110 L
b110 v#
b110 y#
b100 _"
b1 T
b1 a"
b1 c"
b10 c
b10 J"
b110 Y
b110 $$
b110 '$
b110 K
b110 %$
b110 ($
b1000 d
b1000 F"
b1 D"
b1 f
b1 E"
b11001 T"
b0 X
b0 4$
1<
1%
#62
0<
0%
#63
b10 g
b10 3$
b1100 0$
0+$
b1 X
b1 4$
b11010 T"
09"
b10 i#
b10 M
b10 k#
b10 m#
b100 D"
b111 Y
b111 $$
b111 '$
b111 K
b111 %$
b111 ($
b1100 ""
b1100 C"
0j"
b10 8"
b10 @"
1n"
b1 o"
b1 S
b1 q"
b1 s"
b11 _"
b110 b
b110 `"
b110 b"
b10 Z
b10 u#
b10 x#
b111 L
b111 v#
b111 y#
1<
1%
#64
0<
0%
#65
b100 g
b100 3$
1="
b11 Z
b11 u#
b11 x#
b0 L
b0 v#
b0 y#
b10 _"
b111 b
b111 `"
b111 b"
b0 8"
b0 @"
0n"
b10 o"
b10 S
b10 q"
b10 s"
b0 Y
b0 $$
b0 '$
b0 K
b0 %$
b0 ($
b11 D"
b11 i#
b11 M
b11 k#
b11 m#
b11011 T"
b10 X
b10 4$
1<
1%
#66
0<
0%
#67
b10 I"
b0 g
b0 3$
0="
b101111100001 ;
b101111100001 A
b101111100001 F
b101111100001 p#
b101111100001 w#
b100 X
b100 4$
b11100 T"
b100 i#
b100 M
b100 k#
b100 m#
b10 D"
b1 Y
b1 $$
b1 '$
b1 K
b1 %$
b1 ($
b1111010111 '"
b1111010111 =#
b1111010111 D#
b1111010111 K#
b1111010111 R#
b1111010111 Y#
b1111010111 `#
b1111010111 g#
b1111010111 n#
b1111010111 "$
b1111010111 )$
b11 o"
b11 S
b11 q"
b11 s"
b1 8"
b1 @"
1^"
b1 _"
b0 b
b0 `"
b0 b"
b100 Z
b100 u#
b100 x#
b1 L
b1 v#
b1 y#
1<
1%
#68
0<
0%
#69
b1101 0$
1*$
1w"
0g"
b1 g
b1 3$
b101 Z
b101 u#
b101 x#
b10 L
b10 v#
b10 y#
b1101 ""
b1101 C"
1Z"
b0 8"
b0 @"
0^"
b0 _"
b1 b
b1 `"
b1 b"
b100 o"
b100 S
b100 q"
b100 s"
b100 c
b100 J"
b10 Y
b10 $$
b10 '$
b10 K
b10 %$
b10 ($
b1 D"
b1000 5"
b1000 A"
1h#
b101 i#
b101 M
b101 k#
b101 m#
b11101 T"
b0 X
b0 4$
1<
1%
#70
0<
0%
#71
b10 g
b10 3$
b1001 0$
0c#
0V"
0,$
b1 X
b1 4$
b11110 T"
b110 i#
b110 M
b110 k#
b110 m#
b0 d
b0 F"
b0 f
b0 E"
b11 Y
b11 $$
b11 '$
b11 K
b11 %$
b11 ($
b1111011011 '"
b1111011011 =#
b1111011011 D#
b1111011011 K#
b1111011011 R#
b1111011011 Y#
b1111011011 `#
b1111011011 g#
b1111011011 n#
b1111011011 "$
b1111011011 )$
b1001 ""
b1001 C"
0z"
b100 8"
b100 @"
1~"
b1 !#
b1 R
b1 ##
b1 %#
b10 b
b10 `"
b10 b"
b110 Z
b110 u#
b110 x#
b11 L
b11 v#
b11 y#
b11111100001 ("
b11111100001 \"
b11111100001 d"
b11111100001 l"
b11111100001 t"
b11111100001 |"
b11111100001 &#
b11111100001 .#
b11111100001 6#
b11111100001 s#
b11111100001 z#
1<
1%
#72
0<
0%
#73
b100 g
b100 3$
1="
b111 Z
b111 u#
b111 x#
b100 L
b100 v#
b100 y#
b0 8"
b0 @"
0~"
b10 !#
b10 R
b10 ##
b10 %#
b100 Y
b100 $$
b100 '$
b100 K
b100 %$
b100 ($
b11111 T"
b10 X
b10 4$
1<
1%
#74
0<
0%
#75
b11 I"
b0 g
b0 3$
0="
b111111100001 ;
b111111100001 A
b111111100001 F
b111111100001 p#
b111111100001 w#
b100 X
b100 4$
b0 T"
b101 Y
b101 $$
b101 '$
b101 K
b101 %$
b101 ($
b11 !#
b11 R
b11 ##
b11 %#
b0 Z
b0 u#
b0 x#
b101 L
b101 v#
b101 y#
1<
1%
#76
0<
0%
#77
1)#
0w"
b1 g
b1 3$
b1 Z
b1 u#
b1 x#
b110 L
b110 v#
b110 y#
b100 !#
b100 R
b100 ##
b100 %#
b1000 c
b1000 J"
b110 Y
b110 $$
b110 '$
b110 K
b110 %$
b110 ($
b1 T"
b0 X
b0 4$
1<
1%
#78
0<
0%
#79
b10 g
b10 3$
b1 0$
0-$
b1 X
b1 4$
b10 T"
b111 Y
b111 $$
b111 '$
b111 K
b111 %$
b111 ($
b1 ""
b1 C"
0,#
b1000 8"
b1000 @"
10#
b1 1#
b1 Q
b1 3#
b1 5#
b10 Z
b10 u#
b10 x#
b111 L
b111 v#
b111 y#
b101111100001 ("
b101111100001 \"
b101111100001 d"
b101111100001 l"
b101111100001 t"
b101111100001 |"
b101111100001 &#
b101111100001 .#
b101111100001 6#
b101111100001 s#
b101111100001 z#
1<
1%
#80
0<
0%
#81
b100 g
b100 3$
1="
b11 Z
b11 u#
b11 x#
b0 L
b0 v#
b0 y#
b0 8"
b0 @"
00#
b10 1#
b10 Q
b10 3#
b10 5#
b0 Y
b0 $$
b0 '$
b0 K
b0 %$
b0 ($
b11 T"
b10 X
b10 4$
1<
1%
#82
0<
0%
#83
b0 g
b0 3$
0="
b100 X
b100 4$
b100 T"
b1 Y
b1 $$
b1 '$
b1 K
b1 %$
b1 ($
b11 1#
b11 Q
b11 3#
b11 5#
b100 Z
b100 u#
b100 x#
b1 L
b1 v#
b1 y#
1<
1%
#84
0<
0%
#85
b1 g
b1 3$
b101 Z
b101 u#
b101 x#
b10 L
b10 v#
b10 y#
b100 1#
b100 Q
b100 3#
b100 5#
b10 Y
b10 $$
b10 '$
b10 K
b10 %$
b10 ($
b101 T"
b0 X
b0 4$
1<
1%
#86
0<
0%
#87
b10 g
b10 3$
b1 X
b1 4$
b110 T"
b11 Y
b11 $$
b11 '$
b11 K
b11 %$
b11 ($
b1000 4"
b1000 H"
1/#
b101 1#
b101 Q
b101 3#
b101 5#
b110 Z
b110 u#
b110 x#
b11 L
b11 v#
b11 y#
b111111100001 ("
b111111100001 \"
b111111100001 d"
b111111100001 l"
b111111100001 t"
b111111100001 |"
b111111100001 &#
b111111100001 .#
b111111100001 6#
b111111100001 s#
b111111100001 z#
1<
1%
#88
0<
0%
#89
0)#
b100 g
b100 3$
1="
b111 Z
b111 u#
b111 x#
b100 L
b100 v#
b100 y#
b110 1#
b110 Q
b110 3#
b110 5#
b0 c
b0 J"
0e
b100 Y
b100 $$
b100 '$
b100 K
b100 %$
b100 ($
b111 T"
b10 X
b10 4$
1<
1%
#90
0<
0%
#91
b0 g
b0 3$
0="
b100 X
b100 4$
b101 Y
b101 $$
b101 '$
b101 K
b101 %$
b101 ($
b110 t#
b101 L
b101 v#
b101 y#
1<
1%
#92
0<
0%
#93
b1 g
b1 3$
b111 t#
b110 L
b110 v#
b110 y#
b110 Y
b110 $$
b110 '$
b110 K
b110 %$
b110 ($
b0 X
b0 4$
1<
1%
#94
0<
0%
#95
b10 g
b10 3$
b1 X
b1 4$
b111 Y
b111 $$
b111 '$
b111 K
b111 %$
b111 ($
1k
b1000 t#
b111 L
b111 v#
b111 y#
1<
1%
#96
0<
0%
#97
b100 g
b100 3$
1="
0k
1u
b1001 t#
b0 L
b0 v#
b0 y#
b0 Y
b0 $$
b0 '$
b0 K
b0 %$
b0 ($
b10 X
b10 4$
1<
1%
#98
0<
0%
#99
b0 g
b0 3$
0="
b100 X
b100 4$
b1 Y
b1 $$
b1 '$
b1 K
b1 %$
b1 ($
b1010 t#
b1 L
b1 v#
b1 y#
1<
1%
#100
0<
0%
#101
b1 g
b1 3$
b1011 t#
b10 L
b10 v#
b10 y#
b10 Y
b10 $$
b10 '$
b10 K
b10 %$
b10 ($
b0 X
b0 4$
1<
1%
#102
0<
0%
#103
b10 g
b10 3$
b1 X
b1 4$
b11 Y
b11 $$
b11 '$
b11 K
b11 %$
b11 ($
b1100 t#
b11 L
b11 v#
b11 y#
1<
1%
#104
0<
0%
#105
b100 g
b100 3$
1="
b1101 t#
b100 L
b100 v#
b100 y#
b100 Y
b100 $$
b100 '$
b100 K
b100 %$
b100 ($
b10 X
b10 4$
1<
1%
#106
0<
0%
#107
b0 g
b0 3$
0="
b100 X
b100 4$
b101 Y
b101 $$
b101 '$
b101 K
b101 %$
b101 ($
b1110 t#
b101 L
b101 v#
b101 y#
1<
1%
#108
0<
0%
#109
b1 g
b1 3$
b1111 t#
b110 L
b110 v#
b110 y#
b110 Y
b110 $$
b110 '$
b110 K
b110 %$
b110 ($
b0 X
b0 4$
1<
1%
#110
0<
0%
#111
b10 g
b10 3$
b1 X
b1 4$
b111 Y
b111 $$
b111 '$
b111 K
b111 %$
b111 ($
b10000 t#
b111 L
b111 v#
b111 y#
1<
1%
#112
0<
0%
#113
b100 g
b100 3$
1="
b10001 t#
b0 L
b0 v#
b0 y#
b0 Y
b0 $$
b0 '$
b0 K
b0 %$
b0 ($
b10 X
b10 4$
1<
1%
#114
0<
0%
#115
b0 g
b0 3$
0="
b100 X
b100 4$
b1 Y
b1 $$
b1 '$
b1 K
b1 %$
b1 ($
b10010 t#
b1 L
b1 v#
b1 y#
1<
1%
#116
0<
0%
#117
b1 g
b1 3$
b10011 t#
b10 L
b10 v#
b10 y#
b10 Y
b10 $$
b10 '$
b10 K
b10 %$
b10 ($
b0 X
b0 4$
1<
1%
#118
0<
0%
#119
b10 g
b10 3$
b1 X
b1 4$
b11 Y
b11 $$
b11 '$
b11 K
b11 %$
b11 ($
b10100 t#
b11 L
b11 v#
b11 y#
1<
1%
#120
0<
0%
#121
b100 g
b100 3$
1="
b10101 t#
b100 L
b100 v#
b100 y#
b100 Y
b100 $$
b100 '$
b100 K
b100 %$
b100 ($
b10 X
b10 4$
1<
1%
#122
0<
0%
#123
b0 g
b0 3$
0="
b100 X
b100 4$
b101 Y
b101 $$
b101 '$
b101 K
b101 %$
b101 ($
b10110 t#
b101 L
b101 v#
b101 y#
1<
1%
#124
0<
0%
#125
b1 g
b1 3$
b10111 t#
b110 L
b110 v#
b110 y#
b110 Y
b110 $$
b110 '$
b110 K
b110 %$
b110 ($
b0 X
b0 4$
1<
1%
