Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Aug  1 17:28:11 2018
| Host         : DESKTOP-B3RT09T running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file eth_tx_gp_rx_top_control_sets_placed.rpt
| Design       : eth_tx_gp_rx_top
| Device       : xc7a200t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   361 |
| Unused register locations in slices containing registers |  1372 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1839 |          549 |
| No           | No                    | Yes                    |             230 |           71 |
| No           | Yes                   | No                     |             961 |          332 |
| Yes          | No                    | No                     |             826 |          286 |
| Yes          | No                    | Yes                    |              90 |           16 |
| Yes          | Yes                   | No                     |            1578 |          463 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                      Clock Signal                                      |                                                                                                            Enable Signal                                                                                                            |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/E[1]                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/E[6]                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                                                                                             | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                     |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/E[4]                                                                                                             | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                     |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                     | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/sync_tx_axi_rstn_tx_clk/sync_rst1_i_1__1_n_0                                                                                                        |                1 |              1 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                                                                                     | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_reset.sync_glbl_rstn_bus2ip_clk/p_0_in                                                                                                          |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/E[4]                                                                                                             | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                |                1 |              1 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out5                                   |                                                                                                                                                                                                                                     | aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d3                                                                        |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/E[4]                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/E[3]                                                                                                             | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                          |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                                                                                             | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                     | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/sync_int_tx_rst_mgmt_tx_clk/async_rst4                                                                                                              |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/E[3]                                                                                                             | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                     |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/quanta_count_reg[5][1]                                                                                           | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/tx_pause/sync_good_rx/SR[0]                                                                                                                    |                1 |              1 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/E[1]                                                                                                             | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                          |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/E[1]                                                                                                             | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                     |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                     | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/sync_glbl_rstn_tx_clk/sync_rst1_i_1__0_n_0                                                                                                          |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/E[4]                                                                                                             | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                          |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/E[3]                                                                                                             | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/E[3]                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[30][0]                                                                                                  | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/tx_pause/sync_good_rx/SR[0]                                                                                                                    |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/E[1]                                                                                                             | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                                                                                             | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                          |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/E[7]                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                                                                             | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                     |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                                                                             | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                          |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                     | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/sync_stats_reset/async_rst4                                                                                                                         |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_PIPE_reg[12]_txgen_TX_SM1_PREAMBLE_PIPE_reg_r_5                                                         |                                                                                                                                                                                                                                         |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_PIPE_reg[0][0]                                                                                          | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                              |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/E[5]                                                                                                             | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                          |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/E[5]                                                                                                             | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                     |                1 |              1 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/E[5]                                                                                                             | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/E[5]                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/E[7]                                                                                                             | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_reset_out                                                                                                                                        |                1 |              1 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                                                                             | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/REG_TX_CONTROL_reg                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                                                                                     | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst4                                                                                                   |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG4_BIT0_reg                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/enb2                                                                                                            |                                                                                                                                                                                                                                         |                1 |              1 |
|  aurora_8b10b_rx_0/inst/clock_module_i/sync_clk_out                                    |                                                                                                                                                                                                                                     | eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                        |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/txgen/CAPTURE2_out                                                                                                                              | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_reset_out                                                                                                                                        |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/E[7]                                                                                                             | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                          |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    |                                                                                                                                                                                                                                     | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/gmii_mii_rx_gen/sfd_enable                                                                                                                          |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/E[7]                                                                                                             | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/E[6]                                                                                                             | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                          |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/E[6]                                                                                                             | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                     |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/E[6]                                                                                                             | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                |                1 |              1 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    |                                                                                                                                                                                                                                     | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/async_rst4                                                                         |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    |                                                                                                                                                                                                                                     | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/async_rst4                                                                     |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    |                                                                                                                                                                                                                                     | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/async_rst4                                                                   |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                     | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/async_rst4                                                                         |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    |                                                                                                                                                                                                                                     | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/sync_axi_rx_rstn_rx_clk/sync_rst1_i_1__3_n_0                                                                                                        |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    |                                                                                                                                                                                                                                     | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/sync_glbl_rstn_rx_clk/sync_rst1_i_1__2_n_0                                                                                                          |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    |                                                                                                                                                                                                                                     | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/sync_int_rx_rst_mgmt_rx_clk/async_rst4                                                                                                              |                1 |              1 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg                                                                                                    |                                                                                                                                                                                                                                         |                2 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                     | G_RESET_IBUF                                                                                                                                                                                                                            |                1 |              2 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg                                                                                                    | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_reset_out                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int                                                                                                | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_reset_out                                                                                                                                        |                1 |              2 |
|  aurora_8b10b_rx_0/inst/clock_module_i/sync_clk_out                                    | aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_global_logic_simplex_i/rx_channel_init_sm_simplex_i/verify_watchdog_r0                                                                                                             |                                                                                                                                                                                                                                         |                2 |              2 |
|  aurora_8b10b_rx_0/inst/clock_module_i/sync_clk_out                                    | aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_aurora_lane_simplex_v5_0_i/sym_dec_i/counter2_r0                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              2 |
|  aurora_8b10b_rx_0/inst/clock_module_i/sync_clk_out                                    |                                                                                                                                                                                                                                     | aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetdone_r2_reg                                                                                                                                                        |                1 |              2 |
|  aurora_8b10b_rx_0/inst/clock_module_i/sync_clk_out                                    |                                                                                                                                                                                                                                     | G_RESET_IBUF                                                                                                                                                                                                                            |                1 |              2 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[4][0]                                                                 | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[47]                                                                                           |                1 |              2 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |
|  aurora_8b10b_rx_0/inst/clock_module_i/sync_clk_out                                    | aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_global_logic_simplex_i/rx_channel_init_sm_simplex_i/rxver_count_r0                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              2 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_PIPE_reg[0][0]                                                                                          | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_reset_out                                                                                                                                        |                1 |              3 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/ipic_mux_inst/int_tx_ifg_del_en                                                                                                                 | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/ipic_mux_inst/int_tx_jumbo_en_reg_0                                                                                                                 |                1 |              3 |
|  aurora_8b10b_rx_0/inst/clock_module_i/sync_clk_out                                    |                                                                                                                                                                                                                                     | eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                   |                1 |              3 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                     | eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                           |                1 |              3 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              3 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[2]_i_1_n_0                                                                                          | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_reset_out                                                                                                                                        |                2 |              3 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/REG_DATA_VALID_reg                                                                                               | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_reset_out                                                                                                                                        |                1 |              3 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_PIPE_reg[12]_txgen_TX_SM1_PREAMBLE_PIPE_reg_r_5                                                         | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_reset_out                                                                                                                                        |                1 |              3 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[30][0]                                                                                                  | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                              |                2 |              3 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/REG_TX_CONTROL_reg                                                                                               | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_reset_out                                                                                                                                        |                1 |              3 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/REG_TX_VLAN_reg                                                                                                  | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_reset_out                                                                                                                                        |                1 |              3 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[5]_i_1_n_0                                                                                          | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_reset_out                                                                                                                                        |                1 |              3 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG4_BIT0_reg                                                                                               | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_reset_out                                                                                                                                        |                1 |              3 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][3]                                                                                    |                                                                                                                                                                                                                                         |                1 |              4 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][0]                                                                                    |                                                                                                                                                                                                                                         |                1 |              4 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out4                                   |                                                                                                                                                                                                                                     | aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                                       |                3 |              4 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/data_control_reg[4][1]                                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/STATUS_VECTOR_reg[16][2]                                                                                         |                                                                                                                                                                                                                                         |                1 |              4 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/data_control_reg[4][0]                                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/STATUS_VECTOR_reg[16][4]                                                                                         |                                                                                                                                                                                                                                         |                2 |              4 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out4                                   | aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_pll0lock_cdc_sync/E[0]                                                                                                                              | aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r                                                                                                                                                           |                2 |              4 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/STATUS_VECTOR_reg[16][3]                                                                                         |                                                                                                                                                                                                                                         |                1 |              4 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/STATUS_VECTOR_reg[16][1]                                                                                         |                                                                                                                                                                                                                                         |                2 |              4 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/STATUS_VECTOR_reg[16][0]                                                                                         |                                                                                                                                                                                                                                         |                1 |              4 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                     | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/tx_0_64_i_1_n_0                                                                                                                                               |                1 |              4 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                                                                                     | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/ipic_mux_inst/bus2ip_cs_int[3]_i_1_n_0                                                                                                              |                1 |              4 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                        |                1 |              4 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                     | eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]_0                                                                                                                                      |                2 |              4 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                     | axis_dwidth_converter_1_0/inst/areset_r                                                                                                                                                                                                 |                1 |              4 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |              4 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | s_axi_lite_control_generate_0/s_axi_araddr[10]_i_2_n_0                                                                                                                                                                              | s_axi_lite_control_generate_0/s_axi_araddr[10]                                                                                                                                                                                          |                1 |              4 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[40]                                                                                       | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[47]_0                                                                                         |                1 |              4 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[44]                                                                                       | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[47]_0                                                                                         |                1 |              4 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/pause_req_in_tx_reg_reg                                                                                          | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_reset_out                                                                                                                                        |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                              |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              4 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[4][1]                                                                 | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[47]                                                                                           |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              4 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_PIPE_reg[0][1]                                                                                          | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_reset_out                                                                                                                                        |                1 |              4 |
|  aurora_8b10b_rx_0/inst/clock_module_i/sync_clk_out                                    |                                                                                                                                                                                                                                     | aurora_8b10b_rx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3                                                                                                                                                           |                1 |              4 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[30][1]                                                                                                  | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                              |                3 |              4 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[30][2]                                                                                                  | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                              |                1 |              4 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[30][3]                                                                                                  | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                              |                3 |              4 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[30][7]                                                                                                  | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                              |                1 |              4 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    |                                                                                                                                                                                                                                     | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/SR[0]                                                                                                                                         |                1 |              4 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_int_reg[7][1]                                                                                            | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_reset_out                                                                                                                                        |                1 |              4 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_int_reg[7][0]                                                                                            | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_reset_out                                                                                                                                        |                1 |              4 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][8]                                                                                    |                                                                                                                                                                                                                                         |                1 |              4 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[30][4]                                                                                                  | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                              |                1 |              4 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/CR178124_FIX_reg[0]                                                                                              | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_reset_out                                                                                                                                        |                1 |              4 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[30][5]                                                                                                  | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                              |                1 |              4 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[30][6]                                                                                                  | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                              |                2 |              4 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/quanta_count_reg[5][0]                                                                                           | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/tx_pause/sync_good_rx/SR[0]                                                                                                                    |                1 |              4 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/broadcastaddressmatch_int_0                                                                                 | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/address_match_i_1_n_0                                                                                           |                1 |              4 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][1]                                                                                    |                                                                                                                                                                                                                                         |                1 |              4 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/REG_PREAMBLE_reg                                                                                                 | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_reset_out                                                                                                                                        |                1 |              4 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][7]                                                                                    |                                                                                                                                                                                                                                         |                3 |              4 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][9]                                                                                    |                                                                                                                                                                                                                                         |                1 |              4 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][6]                                                                                    |                                                                                                                                                                                                                                         |                2 |              4 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rx_enable                                                                                                                                                                    | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/RX_SM/FIELD_CONTROL_reg[2]_1[0]                                                                                                               |                1 |              4 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][5]                                                                                    |                                                                                                                                                                                                                                         |                2 |              4 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_PIPE_reg_r_2                                                                                            | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_reset_out                                                                                                                                        |                1 |              4 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_reg                                                                                                     | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_reset_out                                                                                                                                        |                2 |              4 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/pfc_tx/FSM_onehot_legacy_state[3]_i_1_n_0                                                                                                  | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_reset_out                                                                                                                                        |                1 |              4 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][4]                                                                                    |                                                                                                                                                                                                                                         |                1 |              4 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/txgen/TX_SM1/IFG_COUNT[6]_i_2_n_0                                                                                                               | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/txgen/TX_SM1/IFG_COUNT[6]_i_1_n_0                                                                                                                   |                3 |              4 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][2]                                                                                    |                                                                                                                                                                                                                                         |                1 |              4 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                                                                                     | reset_gen_0/syn_block_1/data_out                                                                                                                                                                                                        |                1 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                3 |              5 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                     | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/int_tx_rst_mgmt                                                                                                              |                1 |              5 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                                                                                     | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_reset                                                                                           |                1 |              5 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0][0]                                                                        |                                                                                                                                                                                                                                         |                2 |              5 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    |                                                                                                                                                                                                                                     | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/int_rx_rst_mgmt                                                                                                              |                1 |              5 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    |                                                                                                                                                                                                                                     | reset_gen_0/syn_block_1/data_out                                                                                                                                                                                                        |                1 |              5 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out3                                   |                                                                                                                                                                                                                                     | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen_i_1_n_0                                                                                                                                      |                1 |              5 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out1                                   | reset_gen_0/syn_block_0/data_out                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              5 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | reset_gen_0/enable                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              5 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out1                                   |                                                                                                                                                                                                                                     | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen_i_1_n_0                                                                                                                                        |                1 |              5 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk90_out |                                                                                                                                                                                                                                     | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0                                                                                                                                                    |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx/data_count                                                                                                                              | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/SR[0]                                                                                                                                         |                2 |              6 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                2 |              6 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                3 |              6 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                                                                                     | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/SR[0]                                                                                                                        |                2 |              6 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/ipic_mux_inst/capture_address_reg[5][0]                                                                                                         | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/int_mgmt_host_reset                                                                                                                                 |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    |                                                                                                                                                                                                                                     | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/sync_update/SR[0]                                                                                               |                1 |              6 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out1                                   | reset_gen_0/sel                                                                                                                                                                                                                     | reset_gen_0/syn_block_1/data_out                                                                                                                                                                                                        |                2 |              6 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/mdio_enabled.phy/mdio_clk_fall                                                                                                | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/mdio_enabled.phy/state_count[5]_i_1_n_0                                                                                           |                2 |              6 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | s_axi_lite_control_generate_0/addr                                                                                                                                                                                                  | reset_gen_0/SR[0]                                                                                                                                                                                                                       |                2 |              6 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | s_axi_lite_control_generate_0/axi_state_reg0                                                                                                                                                                                        | reset_gen_0/SR[0]                                                                                                                                                                                                                       |                3 |              6 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/enb2                                                                                                            | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/next_count_read                                                                                                     |                2 |              6 |
|  aurora_8b10b_rx_0/inst/clock_module_i/sync_clk_out                                    |                                                                                                                                                                                                                                     | aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_global_logic_simplex_i/rx_channel_init_sm_simplex_i/ready_r_reg0                                                                                                                       |                3 |              6 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | s_axi_lite_control_generate_0/mdio_op                                                                                                                                                                                               | reset_gen_0/SR[0]                                                                                                                                                                                                                       |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                                                                                     | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                                    |                3 |              7 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                                                                                     | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/clear                                                                                                  |                2 |              7 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/int_ma_miim_enable14_out                                                                                                 | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/int_mgmt_host_reset                                                                                                                                 |                3 |              7 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |              7 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/tx_pause_frame_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              7 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out5                                   |                                                                                                                                                                                                                                     | aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d3                                                                                 |                2 |              7 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                3 |              8 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    |                                                                                                                                                                                                                                     | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/sync_rst1                                                                          |                2 |              8 |
|  aurora_8b10b_rx_0/inst/clock_module_i/sync_clk_out                                    |                                                                                                                                                                                                                                     | aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_aurora_lane_simplex_v5_0_i/rx_lane_init_sm_simplex_i/hard_err_flop_r_reg[0]                                                                                                            |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out4                                   | aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count                                                                                                                                          | aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r                                                                                                                                                           |                2 |              8 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                                                                                     | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/ram_rd_byte[7]_i_1_n_0                                                                                          |                2 |              8 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/RX_SM/E[0]                                                                                                                                | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/RX_SM/FRAME_COUNTER_reg[0]                                                                                                                    |                2 |              8 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx/pause_value[15]_i_1_n_0                                                                                                                 | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rx_reset_out                                                                                                                                        |                2 |              8 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | axis_dwidth_converter_1_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              8 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                     | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst1                                                                          |                3 |              8 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data[7]_i_1_n_0                                                                                               | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_reset_out                                                                                                                                        |                2 |              8 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx/pause_value[7]_i_1_n_0                                                                                                                  | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rx_reset_out                                                                                                                                        |                1 |              8 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx/pause_opcode_early[7]_i_1_n_0                                                                                                           | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/SR[0]                                                                                                                                         |                2 |              8 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | s_axi_lite_control_generate_0/mdio_wr_data_1                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              8 |
|  aurora_8b10b_rx_0/inst/clock_module_i/sync_clk_out                                    | aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_aurora_lane_simplex_v5_0_i/rx_lane_init_sm_simplex_i/inc_count_c                                                                                                                   | aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_aurora_lane_simplex_v5_0_i/rx_lane_init_sm_simplex_i/counter1_r0                                                                                                                       |                3 |              8 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    |                                                                                                                                                                                                                                     | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/sync_rst1                                                                    |                2 |              8 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk90_out |                                                                                                                                                                                                                                     | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_out                                                                                                                                                   |                2 |              8 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    |                                                                                                                                                                                                                                     | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/sync_rst1                                                                      |                3 |              8 |
|  aurora_8b10b_rx_0/inst/clock_module_i/sync_clk_out                                    |                                                                                                                                                                                                                                     | aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/core_reset_logic_i/SR[0]                                                                                                                                                                  |                3 |              9 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out4                                   |                                                                                                                                                                                                                                     | aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r                                                                                                                                                           |                7 |              9 |
|  aurora_8b10b_rx_0/inst/gt_refclk1_out                                                 |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |              9 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rx_stats_valid__0                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out5                                   |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out4                                   | aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_count[9]_i_2_n_0                                                                                                                               | aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/SR[0]                                                                                                                      |                3 |             10 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                     | reset_gen_0/syn_block_1/data_out                                                                                                                                                                                                        |                2 |             10 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/RX_SM/DATA_COUNTER_reg[10][0]                                                                                                             | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/RX_SM/FIELD_CONTROL_reg[2]_1[0]                                                                                                               |                3 |             11 |
|  aurora_8b10b_rx_0/inst/clock_module_i/sync_clk_out                                    |                                                                                                                                                                                                                                     | aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_global_logic_simplex_i/rx_channel_init_sm_simplex_i/SR[0]                                                                                                                              |                5 |             11 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/iscnt_reg[11]                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt_reg[11]                                                                                                                                      |                3 |             12 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                5 |             12 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             12 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/ipic_mux_inst/E[0]                                                                                                                              | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/int_mgmt_host_reset                                                                                                                                 |                4 |             12 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                          | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                                    |                5 |             12 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                3 |             12 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             12 |
|  clock_gen_0/clk_system_bufg                                                           |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out1                                   |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             13 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                5 |             13 |
|  aurora_8b10b_rx_0/inst/clock_module_i/sync_clk_out                                    | aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count[0]_i_2_n_0                                                                                                                             | aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/clear                                                                                                                                                        |                4 |             13 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                      |                7 |             14 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/FRAME_DECODER/FRAME_COUNTER_0                                                                                                             |                                                                                                                                                                                                                                         |                2 |             14 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out3                                   |                                                                                                                                                                                                                                     | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_out                                                                                                                                    |                4 |             14 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/txgen/TX_SM1/BYTE_COUNT[1][13]_i_1_n_0                                                                                                          | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_reset_out                                                                                                                                        |                4 |             14 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/txgen/TX_SM1/FRAME_COUNT                                                                                                                        | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/txgen/TX_SM1/FRAME_COUNT[14]_i_1_n_0                                                                                                                |                5 |             14 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    |                                                                                                                                                                                                                                     | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/sync_stats_reset/sync_rst1                                                                                                                          |                3 |             15 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                                                                                     | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/ipic_mux_inst/ip2bus_data_reg[1]_0[0]                                                                                                               |                4 |             15 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/FRAME_DECODER/FRAME_COUNTER_0                                                                                                             | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/RX_SM/FRAME_COUNTER_reg[0]                                                                                                                    |                4 |             15 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/txgen/TX_SM1/BYTE_COUNT[0]_1                                                                                                                    | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_reset_out                                                                                                                                        |                4 |             15 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out5                                   | aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/original_rd_data0__0                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out4                                   | aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/wait_time_cnt[0]_i_2_n_0                                                                                                                                 | aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/wait_time_cnt[0]_i_1_n_0                                                                                                                                     |                4 |             16 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             16 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out5                                   | aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/next_rd_data__0                                                                                         | aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d3                                                                                 |                5 |             16 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             16 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/FRAME_DECODER/pause_value_to_tx_reg[15][0]                                                                                                | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rx_reset_out                                                                                                                                        |                4 |             16 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/load_wr                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             16 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             16 |
|  aurora_8b10b_rx_0/inst/clock_module_i/sync_clk_out                                    |                                                                                                                                                                                                                                     | aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/core_reset_logic_i/wait_for_lane_up_r0                                                                                                                                                    |                5 |             16 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   |                                                                                                                                                                                                                                         |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] |                                                                                                                                                                                                                                         |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                2 |             16 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/LEN_reg[0]_0[0]                                                                                                  | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_reset_out                                                                                                                                        |                3 |             16 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             16 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             16 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/ram_field_wr_uc                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/mdio_enabled.phy/gen_mdio.int_ma_rx_data_reg[15]_0[0]                                                                         | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/int_mgmt_host_reset                                                                                                                                 |                4 |             16 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/int_rx_frame_length[14]_i_1_n_0                                                                                          | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/int_mgmt_host_reset                                                                                                                                 |                4 |             16 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/ipic_mux_inst/int_ma_tx_data_reg[0][0]                                                                                                          | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/int_mgmt_host_reset                                                                                                                                 |                4 |             16 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/ipic_mux_inst/int_tx_frame_length_reg[4]                                                                                                        | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/int_mgmt_host_reset                                                                                                                                 |                3 |             16 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             16 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | axis_dwidth_converter_1_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_1                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/tx_pause/sync_good_rx/E[0]                                                                                                                 | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_reset_out                                                                                                                                        |                5 |             16 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | s_axi_lite_control_generate_0/axi_rd_data[15]_i_2_n_0                                                                                                                                                                               | s_axi_lite_control_generate_0/axi_rd_data[15]_i_1_n_0                                                                                                                                                                                   |                3 |             16 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[15]                                                                                                                                                              |                8 |             16 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | s_axi_lite_control_generate_0/mdio_wr_data_1                                                                                                                                                                                        | s_axi_lite_control_generate_0/mdio_wr_data[31]_i_1_n_0                                                                                                                                                                                  |                3 |             16 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/wepa                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                                                                                     | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/ipic_mux_inst/SR[0]                                                                                                                                 |                9 |             17 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/axis_rd_eop                                                                                                         | eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]_0                                                                                                                                      |                5 |             17 |
|  aurora_8b10b_rx_0/inst/clock_module_i/sync_clk_out                                    | eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/axis_wr_eop                                                                                                                 | eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                        |                5 |             17 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[31]_0[0]                                                                                        | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[31]_1[0]                                                                                            |                5 |             17 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                     | eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/AR[0]                                                                                                                                                  |                5 |             17 |
|  aurora_8b10b_rx_0/inst/clock_module_i/sync_clk_out                                    | aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_ll_i/rx_ll_pdu_datapath_i/storage_ce_c                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             17 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                          | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                                    |                3 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             18 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rx_enable                                                                                                                                                                    | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/counter_reg[0]_rep__0                                                                                                                         |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                |                                                                                                                                                                                                                                         |               12 |             18 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out4                                   | aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_counter                                                                                                                                         | aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                                       |                5 |             19 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | s_axi_lite_control_generate_0/axi_wr_data_0                                                                                                                                                                                         | reset_gen_0/SR[0]                                                                                                                                                                                                                       |                7 |             19 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/INT_MAX_FRAME_LENGTH_reg[14]_0[0]                                                                                | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_reset_out                                                                                                                                        |                5 |             19 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/p_1_in                                                                                                          | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/accum_upper                                                                                                         |                5 |             20 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/RX_SM/LT_CHECK_HELD_reg                                                                                                                   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rx_reset_out                                                                                                                                        |                6 |             22 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out4                                   |                                                                                                                                                                                                                                     | aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_aurora_lane_simplex_v5_0_i/aurora_8b10b_rx_hotplug_i/rx_cc_cdc_sync/s_level_out_d3                                                                                                     |                6 |             22 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/int_rx_ps_lt_disable_0                                                                                                   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/int_mgmt_host_reset                                                                                                                                 |                6 |             22 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk90_out |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             22 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           |                                                                                                                                                                                                                                         |                3 |             24 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             25 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             25 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | s_axi_lite_control_generate_0/p_13_in                                                                                                                                                                                               | s_axi_lite_control_generate_0/s_axi_wdata[31]_i_1_n_0                                                                                                                                                                                   |                4 |             26 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[30]_i_1_n_0                                                                                                                                                  |                5 |             27 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               13 |             27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/cpu_data_shift[31]_i_1_n_0                                                                                  | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/int_mgmt_host_reset                                                                                                                                 |                9 |             28 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                7 |             28 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/p_1_in                                                                                                          | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/sync_stats_reset/SR[0]                                                                                                                              |               12 |             28 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/mdio_enabled.phy/mdio_data[29]_i_1_n_0                                                                                        |                                                                                                                                                                                                                                         |                6 |             29 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/gmii_tx_clken                                                                                                                                                     | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_reset_out                                                                                                                                        |                9 |             30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             31 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/FCS_CHECK/CALC[31]_i_2_n_0                                                                                                                | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/RX_SM/SR[0]                                                                                                                                   |                9 |             32 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                                                                                     | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/ip2bus_data[31]_i_1__3_n_0                                                                                      |                7 |             32 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                7 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/ipic_mux_inst/int_rx_pause_ad_reg[0]                                                                                                            | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/int_mgmt_host_reset                                                                                                                                 |                5 |             32 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/enb2                                                                                                            | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/accum_lower[31]                                                                                                     |                8 |             32 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out4                                   |                                                                                                                                                                                                                                     | aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rx_reset_i                                                                                                                                                                |               14 |             33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               12 |             34 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |               12 |             35 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out4                                   |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               16 |             47 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/enb                                                                                                             | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ipic_rd_clear                                                                                                       |                8 |             49 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/p_1_in                                                                                                          |                                                                                                                                                                                                                                         |               14 |             52 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               29 |             61 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rx_enable                                                                                                                                                                    | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rx_reset_out                                                                                                                                        |               23 |             74 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/p_8_out                                                                                                             | eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]_0                                                                                                                                      |               18 |             82 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    |                                                                                                                                                                                                                                     | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rx_reset_out                                                                                                                                        |               32 |             82 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rx_enable                                                                                                                                                                    |                                                                                                                                                                                                                                         |               27 |             88 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rx_mac_aclk    |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               31 |             91 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/WE                                                                                                              |                                                                                                                                                                                                                                         |               24 |             93 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |               29 |            103 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                     | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_reset_out                                                                                                                                        |               35 |            107 |
|  aurora_8b10b_rx_0/inst/clock_module_i/sync_clk_out                                    | eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_20_out                                                                                                                    | eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                        |               36 |            116 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                     | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/sync_stats_reset/sync_rst1                                                                                                                          |               36 |            128 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                                                                                     | tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/int_mgmt_host_reset                                                                                                                                 |               45 |            130 |
|  aurora_8b10b_rx_0/inst/clock_module_i/sync_clk_out                                    |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               89 |            285 |
|  clock_gen_0/global_clock_generation_0/inst/clk_out2                                   |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |              191 |            634 |
|  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |              189 |            699 |
+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    66 |
| 2      |                    19 |
| 3      |                    22 |
| 4      |                    59 |
| 5      |                    11 |
| 6      |                    15 |
| 7      |                    10 |
| 8      |                    21 |
| 9      |                     3 |
| 10     |                     6 |
| 11     |                     2 |
| 12     |                    10 |
| 13     |                     3 |
| 14     |                     5 |
| 15     |                     4 |
| 16+    |                   105 |
+--------+-----------------------+


