{"vcs1":{"timestamp_begin":1703681540.674558327, "rt":0.79, "ut":0.26, "st":0.21}}
{"vcselab":{"timestamp_begin":1703681541.541740458, "rt":0.77, "ut":0.34, "st":0.13}}
{"link":{"timestamp_begin":1703681542.380433214, "rt":0.28, "ut":0.19, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1703681540.271446058}
{"VCS_COMP_START_TIME": 1703681540.271446058}
{"VCS_COMP_END_TIME": 1703681544.552373570}
{"VCS_USER_OPTIONS": "-R -sverilog RunBefore_tb.sv -debug_access+all -full64"}
{"vcs1": {"peak_mem": 338360}}
{"vcselab": {"peak_mem": 210720}}
