=====
SETUP
14.527
7.405
21.932
FPGA_clk_ibuf
0.000
2.088
uut/SSELr_1_s0
2.332
2.790
uut/n88_s12
5.734
6.359
uut/state_0_s2
7.405
=====
SETUP
14.551
7.738
22.289
FPGA_clk_ibuf
0.000
2.088
uut/SSELr_1_s0
2.332
2.790
uut/n88_s12
5.734
6.360
uut/bitcnt_2_s4
6.371
6.996
uut/bitcnt_0_s2
7.738
=====
SETUP
14.551
7.738
22.289
FPGA_clk_ibuf
0.000
2.088
uut/SSELr_1_s0
2.332
2.790
uut/n88_s12
5.734
6.360
uut/bitcnt_2_s4
6.371
6.996
uut/bitcnt_1_s2
7.738
=====
SETUP
14.551
7.738
22.289
FPGA_clk_ibuf
0.000
2.088
uut/SSELr_1_s0
2.332
2.790
uut/n88_s12
5.734
6.360
uut/bitcnt_2_s4
6.371
6.996
uut/bitcnt_2_s2
7.738
=====
SETUP
14.629
7.659
22.289
FPGA_clk_ibuf
0.000
2.088
uut/byte_received_s0
2.332
2.790
uut/n212_s1
3.781
4.842
uut/LED_s0
7.659
=====
SETUP
15.116
6.816
21.932
FPGA_clk_ibuf
0.000
2.088
uut/SCLKr_0_s0
2.332
2.790
uut/SCLKr_1_s0
6.816
=====
SETUP
15.572
6.360
21.932
FPGA_clk_ibuf
0.000
2.088
uut/SSELr_1_s0
2.332
2.790
uut/SSELr_2_s0
6.360
=====
SETUP
15.593
6.695
22.289
FPGA_clk_ibuf
0.000
2.088
uut/SSELr_1_s0
2.332
2.790
uut/msg_valid_detection_s3
5.734
6.359
uut/msg_valid_detection_s0
6.695
=====
SETUP
15.595
6.337
21.932
FPGA_clk_ibuf
0.000
2.088
uut/SSELr_1_s0
2.332
2.790
uut/n20_s0
5.711
6.337
uut/byte_received_s0
6.337
=====
SETUP
15.769
6.163
21.932
FPGA_clk_ibuf
0.000
2.088
uut/state_1_s5
2.332
2.790
uut/n200_s1
4.111
4.913
uut/n81_s12
5.341
6.163
uut/bitcnt_0_s2
6.163
=====
SETUP
15.769
6.163
21.932
FPGA_clk_ibuf
0.000
2.088
uut/state_1_s5
2.332
2.790
uut/n200_s1
4.111
4.913
uut/n80_s12
5.341
6.163
uut/bitcnt_1_s2
6.163
=====
SETUP
15.923
6.365
22.289
FPGA_clk_ibuf
0.000
2.088
uut/byte_received_s0
2.332
2.790
uut/n212_s1
3.781
4.842
uut/msg_valid_detection_s0
6.365
=====
SETUP
15.969
5.963
21.932
FPGA_clk_ibuf
0.000
2.088
uut/state_1_s5
2.332
2.790
uut/n200_s1
4.111
4.913
uut/n79_s13
5.337
5.963
uut/bitcnt_2_s2
5.963
=====
SETUP
16.170
6.119
22.289
FPGA_clk_ibuf
0.000
2.088
uut/state_1_s5
2.332
2.790
uut/n200_s1
4.111
4.913
uut/byte_data_received_0_s0
6.119
=====
SETUP
16.409
5.523
21.932
FPGA_clk_ibuf
0.000
2.088
uut/MOSIr_1_s0
2.332
2.790
uut/byte_data_received_0_s0
5.523
=====
SETUP
16.568
5.364
21.932
FPGA_clk_ibuf
0.000
2.088
uut/byte_received_s0
2.332
2.790
uut/n86_s17
4.265
5.364
uut/state_1_s5
5.364
=====
SETUP
16.870
5.062
21.932
FPGA_clk_ibuf
0.000
2.088
uut/byte_data_received_0_s0
2.332
2.790
uut/LED_s0
5.062
=====
SETUP
17.062
5.227
22.289
FPGA_clk_ibuf
0.000
2.088
uut/byte_received_s0
2.332
2.790
uut/state_0_s4
4.265
4.890
uut/state_0_s2
5.227
=====
SETUP
18.018
3.914
21.932
FPGA_clk_ibuf
0.000
2.088
uut/SCLKr_1_s0
2.332
2.790
uut/SCLKr_2_s0
3.914
=====
SETUP
18.026
3.906
21.932
FPGA_clk_ibuf
0.000
2.088
uut/SSELr_0_s0
2.332
2.790
uut/SSELr_1_s0
3.906
=====
SETUP
18.098
3.834
21.932
FPGA_clk_ibuf
0.000
2.088
uut/MOSIr_0_s0
2.332
2.790
uut/MOSIr_1_s0
3.834
=====
HOLD
0.708
2.284
1.577
FPGA_clk_ibuf
0.000
1.392
uut/bitcnt_1_s2
1.577
1.910
uut/n80_s12
1.912
2.284
uut/bitcnt_1_s2
2.284
=====
HOLD
0.711
2.288
1.577
FPGA_clk_ibuf
0.000
1.392
uut/state_1_s5
1.577
1.910
uut/n86_s17
1.916
2.288
uut/state_1_s5
2.288
=====
HOLD
0.892
2.468
1.577
FPGA_clk_ibuf
0.000
1.392
uut/bitcnt_2_s2
1.577
1.910
uut/n79_s13
1.912
2.468
uut/bitcnt_2_s2
2.468
=====
HOLD
0.937
2.513
1.577
FPGA_clk_ibuf
0.000
1.392
uut/MOSIr_0_s0
1.577
1.910
uut/MOSIr_1_s0
2.513
=====
HOLD
0.943
2.520
1.577
FPGA_clk_ibuf
0.000
1.392
uut/byte_received_s0
1.577
1.910
uut/n81_s12
2.148
2.520
uut/bitcnt_0_s2
2.520
=====
HOLD
0.984
2.560
1.577
FPGA_clk_ibuf
0.000
1.392
uut/SSELr_0_s0
1.577
1.910
uut/SSELr_1_s0
2.560
=====
HOLD
0.991
2.567
1.577
FPGA_clk_ibuf
0.000
1.392
uut/SCLKr_1_s0
1.577
1.910
uut/SCLKr_2_s0
2.567
=====
HOLD
1.124
2.700
1.577
FPGA_clk_ibuf
0.000
1.392
uut/bitcnt_2_s2
1.577
1.910
uut/n20_s0
2.144
2.700
uut/byte_received_s0
2.700
=====
HOLD
1.350
2.939
1.589
FPGA_clk_ibuf
0.000
1.392
uut/SSELr_2_s0
1.577
1.910
uut/msg_valid_detection_s3
2.146
2.702
uut/msg_valid_detection_s0
2.939
=====
HOLD
1.428
3.004
1.577
FPGA_clk_ibuf
0.000
1.392
uut/byte_data_received_0_s0
1.577
1.910
uut/LED_s0
3.004
=====
HOLD
1.525
3.114
1.589
FPGA_clk_ibuf
0.000
1.392
uut/state_1_s5
1.577
1.910
uut/state_0_s4
2.151
2.877
uut/state_0_s2
3.114
=====
HOLD
1.794
3.370
1.577
FPGA_clk_ibuf
0.000
1.392
uut/MOSIr_1_s0
1.577
1.910
uut/byte_data_received_0_s0
3.370
=====
HOLD
1.796
3.372
1.577
FPGA_clk_ibuf
0.000
1.392
uut/state_0_s2
1.577
1.910
uut/n88_s12
2.162
2.764
uut/state_0_s2
3.372
=====
HOLD
1.814
3.403
1.589
FPGA_clk_ibuf
0.000
1.392
uut/SCLKr_1_s0
1.577
1.910
uut/n200_s1
2.182
2.567
uut/byte_data_received_0_s0
3.403
=====
HOLD
2.050
3.639
1.589
FPGA_clk_ibuf
0.000
1.392
uut/state_0_s2
1.577
1.910
uut/n88_s12
2.162
2.718
uut/bitcnt_2_s4
2.721
3.106
uut/bitcnt_0_s2
3.639
=====
HOLD
2.050
3.639
1.589
FPGA_clk_ibuf
0.000
1.392
uut/state_0_s2
1.577
1.910
uut/n88_s12
2.162
2.718
uut/bitcnt_2_s4
2.721
3.106
uut/bitcnt_1_s2
3.639
=====
HOLD
2.050
3.639
1.589
FPGA_clk_ibuf
0.000
1.392
uut/state_0_s2
1.577
1.910
uut/n88_s12
2.162
2.718
uut/bitcnt_2_s4
2.721
3.106
uut/bitcnt_2_s2
3.639
=====
HOLD
2.050
3.639
1.589
FPGA_clk_ibuf
0.000
1.392
uut/state_1_s5
1.577
1.910
uut/n212_s1
2.154
2.539
uut/msg_valid_detection_s0
3.639
=====
HOLD
2.162
3.739
1.577
FPGA_clk_ibuf
0.000
1.392
uut/SSELr_1_s0
1.577
1.910
uut/SSELr_2_s0
3.739
=====
HOLD
2.420
3.997
1.577
FPGA_clk_ibuf
0.000
1.392
uut/SCLKr_0_s0
1.577
1.910
uut/SCLKr_1_s0
3.997
=====
HOLD
2.917
4.506
1.589
FPGA_clk_ibuf
0.000
1.392
uut/state_1_s5
1.577
1.910
uut/n212_s1
2.154
2.539
uut/LED_s0
4.506
