
B-G431B-ESC1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009aa0  080001d8  080001d8  000101d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000042c  08009c78  08009c78  00019c78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a0a4  0800a0a4  000204d0  2**0
                  CONTENTS
  4 .ARM          00000008  0800a0a4  0800a0a4  0001a0a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a0ac  0800a0ac  000204d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a0ac  0800a0ac  0001a0ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a0b0  0800a0b0  0001a0b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000004d0  20000000  0800a0b4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000164c  200004d0  0800a584  000204d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001b1c  0800a584  00021b1c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000204d0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020500  2**0
                  CONTENTS, READONLY
 13 .debug_line   00049277  00000000  00000000  00020543  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line_str 00000074  00000000  00000000  000697ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_info   000498a1  00000000  00000000  0006982e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00008bff  00000000  00000000  000b30cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00001ee8  00000000  00000000  000bbcd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00108cf4  00000000  00000000  000bdbb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 0000358b  00000000  00000000  001c68ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_loclists 0001db1e  00000000  00000000  001c9e37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_macro  0002d239  00000000  00000000  001e7955  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_frame  00005924  00000000  00000000  00214b90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	200004d0 	.word	0x200004d0
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08009c60 	.word	0x08009c60

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	200004d4 	.word	0x200004d4
 8000214:	08009c60 	.word	0x08009c60

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b970 	b.w	8000510 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9e08      	ldr	r6, [sp, #32]
 800024e:	460d      	mov	r5, r1
 8000250:	4604      	mov	r4, r0
 8000252:	460f      	mov	r7, r1
 8000254:	2b00      	cmp	r3, #0
 8000256:	d14a      	bne.n	80002ee <__udivmoddi4+0xa6>
 8000258:	428a      	cmp	r2, r1
 800025a:	4694      	mov	ip, r2
 800025c:	d965      	bls.n	800032a <__udivmoddi4+0xe2>
 800025e:	fab2 f382 	clz	r3, r2
 8000262:	b143      	cbz	r3, 8000276 <__udivmoddi4+0x2e>
 8000264:	fa02 fc03 	lsl.w	ip, r2, r3
 8000268:	f1c3 0220 	rsb	r2, r3, #32
 800026c:	409f      	lsls	r7, r3
 800026e:	fa20 f202 	lsr.w	r2, r0, r2
 8000272:	4317      	orrs	r7, r2
 8000274:	409c      	lsls	r4, r3
 8000276:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800027a:	fa1f f58c 	uxth.w	r5, ip
 800027e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000282:	0c22      	lsrs	r2, r4, #16
 8000284:	fb0e 7711 	mls	r7, lr, r1, r7
 8000288:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800028c:	fb01 f005 	mul.w	r0, r1, r5
 8000290:	4290      	cmp	r0, r2
 8000292:	d90a      	bls.n	80002aa <__udivmoddi4+0x62>
 8000294:	eb1c 0202 	adds.w	r2, ip, r2
 8000298:	f101 37ff 	add.w	r7, r1, #4294967295
 800029c:	f080 811c 	bcs.w	80004d8 <__udivmoddi4+0x290>
 80002a0:	4290      	cmp	r0, r2
 80002a2:	f240 8119 	bls.w	80004d8 <__udivmoddi4+0x290>
 80002a6:	3902      	subs	r1, #2
 80002a8:	4462      	add	r2, ip
 80002aa:	1a12      	subs	r2, r2, r0
 80002ac:	b2a4      	uxth	r4, r4
 80002ae:	fbb2 f0fe 	udiv	r0, r2, lr
 80002b2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002b6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002ba:	fb00 f505 	mul.w	r5, r0, r5
 80002be:	42a5      	cmp	r5, r4
 80002c0:	d90a      	bls.n	80002d8 <__udivmoddi4+0x90>
 80002c2:	eb1c 0404 	adds.w	r4, ip, r4
 80002c6:	f100 32ff 	add.w	r2, r0, #4294967295
 80002ca:	f080 8107 	bcs.w	80004dc <__udivmoddi4+0x294>
 80002ce:	42a5      	cmp	r5, r4
 80002d0:	f240 8104 	bls.w	80004dc <__udivmoddi4+0x294>
 80002d4:	4464      	add	r4, ip
 80002d6:	3802      	subs	r0, #2
 80002d8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002dc:	1b64      	subs	r4, r4, r5
 80002de:	2100      	movs	r1, #0
 80002e0:	b11e      	cbz	r6, 80002ea <__udivmoddi4+0xa2>
 80002e2:	40dc      	lsrs	r4, r3
 80002e4:	2300      	movs	r3, #0
 80002e6:	e9c6 4300 	strd	r4, r3, [r6]
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d908      	bls.n	8000304 <__udivmoddi4+0xbc>
 80002f2:	2e00      	cmp	r6, #0
 80002f4:	f000 80ed 	beq.w	80004d2 <__udivmoddi4+0x28a>
 80002f8:	2100      	movs	r1, #0
 80002fa:	e9c6 0500 	strd	r0, r5, [r6]
 80002fe:	4608      	mov	r0, r1
 8000300:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000304:	fab3 f183 	clz	r1, r3
 8000308:	2900      	cmp	r1, #0
 800030a:	d149      	bne.n	80003a0 <__udivmoddi4+0x158>
 800030c:	42ab      	cmp	r3, r5
 800030e:	d302      	bcc.n	8000316 <__udivmoddi4+0xce>
 8000310:	4282      	cmp	r2, r0
 8000312:	f200 80f8 	bhi.w	8000506 <__udivmoddi4+0x2be>
 8000316:	1a84      	subs	r4, r0, r2
 8000318:	eb65 0203 	sbc.w	r2, r5, r3
 800031c:	2001      	movs	r0, #1
 800031e:	4617      	mov	r7, r2
 8000320:	2e00      	cmp	r6, #0
 8000322:	d0e2      	beq.n	80002ea <__udivmoddi4+0xa2>
 8000324:	e9c6 4700 	strd	r4, r7, [r6]
 8000328:	e7df      	b.n	80002ea <__udivmoddi4+0xa2>
 800032a:	b902      	cbnz	r2, 800032e <__udivmoddi4+0xe6>
 800032c:	deff      	udf	#255	; 0xff
 800032e:	fab2 f382 	clz	r3, r2
 8000332:	2b00      	cmp	r3, #0
 8000334:	f040 8090 	bne.w	8000458 <__udivmoddi4+0x210>
 8000338:	1a8a      	subs	r2, r1, r2
 800033a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800033e:	fa1f fe8c 	uxth.w	lr, ip
 8000342:	2101      	movs	r1, #1
 8000344:	fbb2 f5f7 	udiv	r5, r2, r7
 8000348:	fb07 2015 	mls	r0, r7, r5, r2
 800034c:	0c22      	lsrs	r2, r4, #16
 800034e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000352:	fb0e f005 	mul.w	r0, lr, r5
 8000356:	4290      	cmp	r0, r2
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0x124>
 800035a:	eb1c 0202 	adds.w	r2, ip, r2
 800035e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000362:	d202      	bcs.n	800036a <__udivmoddi4+0x122>
 8000364:	4290      	cmp	r0, r2
 8000366:	f200 80cb 	bhi.w	8000500 <__udivmoddi4+0x2b8>
 800036a:	4645      	mov	r5, r8
 800036c:	1a12      	subs	r2, r2, r0
 800036e:	b2a4      	uxth	r4, r4
 8000370:	fbb2 f0f7 	udiv	r0, r2, r7
 8000374:	fb07 2210 	mls	r2, r7, r0, r2
 8000378:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800037c:	fb0e fe00 	mul.w	lr, lr, r0
 8000380:	45a6      	cmp	lr, r4
 8000382:	d908      	bls.n	8000396 <__udivmoddi4+0x14e>
 8000384:	eb1c 0404 	adds.w	r4, ip, r4
 8000388:	f100 32ff 	add.w	r2, r0, #4294967295
 800038c:	d202      	bcs.n	8000394 <__udivmoddi4+0x14c>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f200 80bb 	bhi.w	800050a <__udivmoddi4+0x2c2>
 8000394:	4610      	mov	r0, r2
 8000396:	eba4 040e 	sub.w	r4, r4, lr
 800039a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800039e:	e79f      	b.n	80002e0 <__udivmoddi4+0x98>
 80003a0:	f1c1 0720 	rsb	r7, r1, #32
 80003a4:	408b      	lsls	r3, r1
 80003a6:	fa22 fc07 	lsr.w	ip, r2, r7
 80003aa:	ea4c 0c03 	orr.w	ip, ip, r3
 80003ae:	fa05 f401 	lsl.w	r4, r5, r1
 80003b2:	fa20 f307 	lsr.w	r3, r0, r7
 80003b6:	40fd      	lsrs	r5, r7
 80003b8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003bc:	4323      	orrs	r3, r4
 80003be:	fbb5 f8f9 	udiv	r8, r5, r9
 80003c2:	fa1f fe8c 	uxth.w	lr, ip
 80003c6:	fb09 5518 	mls	r5, r9, r8, r5
 80003ca:	0c1c      	lsrs	r4, r3, #16
 80003cc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003d0:	fb08 f50e 	mul.w	r5, r8, lr
 80003d4:	42a5      	cmp	r5, r4
 80003d6:	fa02 f201 	lsl.w	r2, r2, r1
 80003da:	fa00 f001 	lsl.w	r0, r0, r1
 80003de:	d90b      	bls.n	80003f8 <__udivmoddi4+0x1b0>
 80003e0:	eb1c 0404 	adds.w	r4, ip, r4
 80003e4:	f108 3aff 	add.w	sl, r8, #4294967295
 80003e8:	f080 8088 	bcs.w	80004fc <__udivmoddi4+0x2b4>
 80003ec:	42a5      	cmp	r5, r4
 80003ee:	f240 8085 	bls.w	80004fc <__udivmoddi4+0x2b4>
 80003f2:	f1a8 0802 	sub.w	r8, r8, #2
 80003f6:	4464      	add	r4, ip
 80003f8:	1b64      	subs	r4, r4, r5
 80003fa:	b29d      	uxth	r5, r3
 80003fc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000400:	fb09 4413 	mls	r4, r9, r3, r4
 8000404:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000408:	fb03 fe0e 	mul.w	lr, r3, lr
 800040c:	45a6      	cmp	lr, r4
 800040e:	d908      	bls.n	8000422 <__udivmoddi4+0x1da>
 8000410:	eb1c 0404 	adds.w	r4, ip, r4
 8000414:	f103 35ff 	add.w	r5, r3, #4294967295
 8000418:	d26c      	bcs.n	80004f4 <__udivmoddi4+0x2ac>
 800041a:	45a6      	cmp	lr, r4
 800041c:	d96a      	bls.n	80004f4 <__udivmoddi4+0x2ac>
 800041e:	3b02      	subs	r3, #2
 8000420:	4464      	add	r4, ip
 8000422:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000426:	fba3 9502 	umull	r9, r5, r3, r2
 800042a:	eba4 040e 	sub.w	r4, r4, lr
 800042e:	42ac      	cmp	r4, r5
 8000430:	46c8      	mov	r8, r9
 8000432:	46ae      	mov	lr, r5
 8000434:	d356      	bcc.n	80004e4 <__udivmoddi4+0x29c>
 8000436:	d053      	beq.n	80004e0 <__udivmoddi4+0x298>
 8000438:	b156      	cbz	r6, 8000450 <__udivmoddi4+0x208>
 800043a:	ebb0 0208 	subs.w	r2, r0, r8
 800043e:	eb64 040e 	sbc.w	r4, r4, lr
 8000442:	fa04 f707 	lsl.w	r7, r4, r7
 8000446:	40ca      	lsrs	r2, r1
 8000448:	40cc      	lsrs	r4, r1
 800044a:	4317      	orrs	r7, r2
 800044c:	e9c6 7400 	strd	r7, r4, [r6]
 8000450:	4618      	mov	r0, r3
 8000452:	2100      	movs	r1, #0
 8000454:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000458:	f1c3 0120 	rsb	r1, r3, #32
 800045c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000460:	fa20 f201 	lsr.w	r2, r0, r1
 8000464:	fa25 f101 	lsr.w	r1, r5, r1
 8000468:	409d      	lsls	r5, r3
 800046a:	432a      	orrs	r2, r5
 800046c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000470:	fa1f fe8c 	uxth.w	lr, ip
 8000474:	fbb1 f0f7 	udiv	r0, r1, r7
 8000478:	fb07 1510 	mls	r5, r7, r0, r1
 800047c:	0c11      	lsrs	r1, r2, #16
 800047e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000482:	fb00 f50e 	mul.w	r5, r0, lr
 8000486:	428d      	cmp	r5, r1
 8000488:	fa04 f403 	lsl.w	r4, r4, r3
 800048c:	d908      	bls.n	80004a0 <__udivmoddi4+0x258>
 800048e:	eb1c 0101 	adds.w	r1, ip, r1
 8000492:	f100 38ff 	add.w	r8, r0, #4294967295
 8000496:	d22f      	bcs.n	80004f8 <__udivmoddi4+0x2b0>
 8000498:	428d      	cmp	r5, r1
 800049a:	d92d      	bls.n	80004f8 <__udivmoddi4+0x2b0>
 800049c:	3802      	subs	r0, #2
 800049e:	4461      	add	r1, ip
 80004a0:	1b49      	subs	r1, r1, r5
 80004a2:	b292      	uxth	r2, r2
 80004a4:	fbb1 f5f7 	udiv	r5, r1, r7
 80004a8:	fb07 1115 	mls	r1, r7, r5, r1
 80004ac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004b0:	fb05 f10e 	mul.w	r1, r5, lr
 80004b4:	4291      	cmp	r1, r2
 80004b6:	d908      	bls.n	80004ca <__udivmoddi4+0x282>
 80004b8:	eb1c 0202 	adds.w	r2, ip, r2
 80004bc:	f105 38ff 	add.w	r8, r5, #4294967295
 80004c0:	d216      	bcs.n	80004f0 <__udivmoddi4+0x2a8>
 80004c2:	4291      	cmp	r1, r2
 80004c4:	d914      	bls.n	80004f0 <__udivmoddi4+0x2a8>
 80004c6:	3d02      	subs	r5, #2
 80004c8:	4462      	add	r2, ip
 80004ca:	1a52      	subs	r2, r2, r1
 80004cc:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80004d0:	e738      	b.n	8000344 <__udivmoddi4+0xfc>
 80004d2:	4631      	mov	r1, r6
 80004d4:	4630      	mov	r0, r6
 80004d6:	e708      	b.n	80002ea <__udivmoddi4+0xa2>
 80004d8:	4639      	mov	r1, r7
 80004da:	e6e6      	b.n	80002aa <__udivmoddi4+0x62>
 80004dc:	4610      	mov	r0, r2
 80004de:	e6fb      	b.n	80002d8 <__udivmoddi4+0x90>
 80004e0:	4548      	cmp	r0, r9
 80004e2:	d2a9      	bcs.n	8000438 <__udivmoddi4+0x1f0>
 80004e4:	ebb9 0802 	subs.w	r8, r9, r2
 80004e8:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004ec:	3b01      	subs	r3, #1
 80004ee:	e7a3      	b.n	8000438 <__udivmoddi4+0x1f0>
 80004f0:	4645      	mov	r5, r8
 80004f2:	e7ea      	b.n	80004ca <__udivmoddi4+0x282>
 80004f4:	462b      	mov	r3, r5
 80004f6:	e794      	b.n	8000422 <__udivmoddi4+0x1da>
 80004f8:	4640      	mov	r0, r8
 80004fa:	e7d1      	b.n	80004a0 <__udivmoddi4+0x258>
 80004fc:	46d0      	mov	r8, sl
 80004fe:	e77b      	b.n	80003f8 <__udivmoddi4+0x1b0>
 8000500:	3d02      	subs	r5, #2
 8000502:	4462      	add	r2, ip
 8000504:	e732      	b.n	800036c <__udivmoddi4+0x124>
 8000506:	4608      	mov	r0, r1
 8000508:	e70a      	b.n	8000320 <__udivmoddi4+0xd8>
 800050a:	4464      	add	r4, ip
 800050c:	3802      	subs	r0, #2
 800050e:	e742      	b.n	8000396 <__udivmoddi4+0x14e>

08000510 <__aeabi_idiv0>:
 8000510:	4770      	bx	lr
 8000512:	bf00      	nop

08000514 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000514:	480d      	ldr	r0, [pc, #52]	; (800054c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000516:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000518:	480d      	ldr	r0, [pc, #52]	; (8000550 <LoopForever+0x6>)
  ldr r1, =_edata
 800051a:	490e      	ldr	r1, [pc, #56]	; (8000554 <LoopForever+0xa>)
  ldr r2, =_sidata
 800051c:	4a0e      	ldr	r2, [pc, #56]	; (8000558 <LoopForever+0xe>)
  movs r3, #0
 800051e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000520:	e002      	b.n	8000528 <LoopCopyDataInit>

08000522 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000522:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000524:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000526:	3304      	adds	r3, #4

08000528 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000528:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800052a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800052c:	d3f9      	bcc.n	8000522 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800052e:	4a0b      	ldr	r2, [pc, #44]	; (800055c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000530:	4c0b      	ldr	r4, [pc, #44]	; (8000560 <LoopForever+0x16>)
  movs r3, #0
 8000532:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000534:	e001      	b.n	800053a <LoopFillZerobss>

08000536 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000536:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000538:	3204      	adds	r2, #4

0800053a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800053a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800053c:	d3fb      	bcc.n	8000536 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800053e:	f004 f91b 	bl	8004778 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000542:	f009 fb5b 	bl	8009bfc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000546:	f000 fbaf 	bl	8000ca8 <main>

0800054a <LoopForever>:

LoopForever:
    b LoopForever
 800054a:	e7fe      	b.n	800054a <LoopForever>
  ldr   r0, =_estack
 800054c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000550:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000554:	200004d0 	.word	0x200004d0
  ldr r2, =_sidata
 8000558:	0800a0b4 	.word	0x0800a0b4
  ldr r2, =_sbss
 800055c:	200004d0 	.word	0x200004d0
  ldr r4, =_ebss
 8000560:	20001b1c 	.word	0x20001b1c

08000564 <BusFault_Handler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000564:	e7fe      	b.n	8000564 <BusFault_Handler>
	...

08000568 <ASPEP_start>:
  * @brief  Starts ASPEP communication by configuring UART.
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_start(ASPEP_Handle_t *pHandle)
{
 8000568:	b570      	push	{r4, r5, r6, lr}
 800056a:	4604      	mov	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->fASPEP_HWInit(pHandle->HWIp);
 800056c:	6940      	ldr	r0, [r0, #20]
 800056e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8000570:	4798      	blx	r3
    pHandle->ASPEP_State = ASPEP_IDLE;
 8000572:	2300      	movs	r3, #0
    pHandle->ASPEP_TL_State = WAITING_PACKET;
    pHandle->syncPacketCount = 0; /* Sync packet counter is reset only at startup*/

    /* Configure UART to receive first packet*/
    pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000574:	6d65      	ldr	r5, [r4, #84]	; 0x54
    pHandle->ASPEP_State = ASPEP_IDLE;
 8000576:	f8a4 3064 	strh.w	r3, [r4, #100]	; 0x64
    pHandle->syncPacketCount = 0; /* Sync packet counter is reset only at startup*/
 800057a:	f884 3060 	strb.w	r3, [r4, #96]	; 0x60
    pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 800057e:	6960      	ldr	r0, [r4, #20]
 8000580:	f104 011c 	add.w	r1, r4, #28
 8000584:	462b      	mov	r3, r5
 8000586:	2204      	movs	r2, #4
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
}
 8000588:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 800058c:	4718      	bx	r3
 800058e:	bf00      	nop

08000590 <ASPEP_sendBeacon>:
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  * @param  *capabilities Matched capabilities between controller and performer
  */
void ASPEP_sendBeacon(ASPEP_Handle_t *pHandle, ASPEP_Capabilities_def *capabilities)
{
 8000590:	b410      	push	{r4}
  {
#endif
    uint32_t *packet = (uint32_t *)pHandle->ctrlBuffer.buffer; //cstat !MISRAC2012-Rule-11.3
    *packet = (BEACON
             | (((uint32_t)capabilities->version) << 4U)
             | (((uint32_t)capabilities->DATA_CRC) << 7U)
 8000592:	780b      	ldrb	r3, [r1, #0]
             | (((uint32_t)capabilities->version) << 4U)
 8000594:	790a      	ldrb	r2, [r1, #4]
             | (((uint32_t)capabilities->RX_maxSize) << 8U)
             | (((uint32_t)capabilities->TXS_maxSize) << 14U)
 8000596:	f891 c002 	ldrb.w	ip, [r1, #2]
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 800059a:	4c1e      	ldr	r4, [pc, #120]	; (8000614 <ASPEP_sendBeacon+0x84>)
             | (((uint32_t)capabilities->DATA_CRC) << 7U)
 800059c:	01db      	lsls	r3, r3, #7
             | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 800059e:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
             | (((uint32_t)capabilities->RX_maxSize) << 8U)
 80005a2:	784a      	ldrb	r2, [r1, #1]
             | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 80005a4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80005a8:	78ca      	ldrb	r2, [r1, #3]
 80005aa:	ea43 338c 	orr.w	r3, r3, ip, lsl #14
 80005ae:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 80005b2:	b2da      	uxtb	r2, r3
 80005b4:	f042 0205 	orr.w	r2, r2, #5
  header &= 0x0fffffffU;
 80005b8:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 80005bc:	5ca2      	ldrb	r2, [r4, r2]
 80005be:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
 80005c2:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 80005c4:	5ca2      	ldrb	r2, [r4, r2]
 80005c6:	ea82 4211 	eor.w	r2, r2, r1, lsr #16
 80005ca:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 80005cc:	5ca2      	ldrb	r2, [r4, r2]
 80005ce:	4c12      	ldr	r4, [pc, #72]	; (8000618 <ASPEP_sendBeacon+0x88>)
 80005d0:	ea82 6211 	eor.w	r2, r2, r1, lsr #24
  *headerPtr |= (uint32_t)crc << 28;
 80005d4:	5ca2      	ldrb	r2, [r4, r2]
 80005d6:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 80005da:	f043 0305 	orr.w	r3, r3, #5
 80005de:	6203      	str	r3, [r0, #32]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005e0:	b672      	cpsid	i
  {
#endif
    /* Insert CRC header in the packet to send */
    ASPEP_ComputeHeaderCRC((uint32_t *)txBuffer); //cstat !MISRAC2012-Rule-11.5
    __disable_irq(); /*TODO: Disable High frequency task is enough */
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 80005e2:	6c83      	ldr	r3, [r0, #72]	; 0x48
 80005e4:	b14b      	cbz	r3, 80005fa <ASPEP_sendBeacon+0x6a>
  __ASM volatile ("cpsie i" : : : "memory");
 80005e6:	b662      	cpsie	i
          pHandle->syncBuffer.length = bufferLength;
        }
      }
      else if(ASPEP_CTRL == dataType)
      {
        if (pHandle->ctrlBuffer.state != available)
 80005e8:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 80005ec:	b913      	cbnz	r3, 80005f4 <ASPEP_sendBeacon+0x64>
        {
          result = ASPEP_BUFFER_ERROR;
        }
        else
        {
          pHandle->ctrlBuffer.state = pending;
 80005ee:	2302      	movs	r3, #2
 80005f0:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
}
 80005f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80005f8:	4770      	bx	lr
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 80005fa:	f100 0120 	add.w	r1, r0, #32
        pHandle->ctrlBuffer.state = readLock;
 80005fe:	2303      	movs	r3, #3
 8000600:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 8000604:	6481      	str	r1, [r0, #72]	; 0x48
 8000606:	b662      	cpsie	i
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 8000608:	2204      	movs	r2, #4
 800060a:	6d83      	ldr	r3, [r0, #88]	; 0x58
}
 800060c:	f85d 4b04 	ldr.w	r4, [sp], #4
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 8000610:	6940      	ldr	r0, [r0, #20]
 8000612:	4718      	bx	r3
 8000614:	08009c88 	.word	0x08009c88
 8000618:	08009c78 	.word	0x08009c78

0800061c <ASPEP_sendPing>:
{
 800061c:	b430      	push	{r4, r5}
                   | (uint32_t)((uint32_t)cBit << 5U)
 800061e:	014b      	lsls	r3, r1, #5
    uint8_t Nbit = pHandle->syncPacketCount & 0x1U; /* Keep only LSB */
 8000620:	f890 c060 	ldrb.w	ip, [r0, #96]	; 0x60
    uint8_t ipID = pHandle->liid & 0xFU;
 8000624:	f890 4063 	ldrb.w	r4, [r0, #99]	; 0x63
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000628:	4d1d      	ldr	r5, [pc, #116]	; (80006a0 <ASPEP_sendPing+0x84>)
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 800062a:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 800062e:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
                   | (uint32_t)((uint32_t)Nbit << 6U)
 8000632:	f00c 0101 	and.w	r1, ip, #1
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000636:	ea42 1281 	orr.w	r2, r2, r1, lsl #6
 800063a:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
                   | (uint32_t)((uint32_t)ipID << 8U)
 800063e:	f004 040f 	and.w	r4, r4, #15
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000642:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000646:	b2d3      	uxtb	r3, r2
 8000648:	4c16      	ldr	r4, [pc, #88]	; (80006a4 <ASPEP_sendPing+0x88>)
 800064a:	f043 0306 	orr.w	r3, r3, #6
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 800064e:	f042 0106 	orr.w	r1, r2, #6
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000652:	5ce3      	ldrb	r3, [r4, r3]
 8000654:	ea83 2312 	eor.w	r3, r3, r2, lsr #8
 8000658:	b2db      	uxtb	r3, r3
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 800065a:	5ce3      	ldrb	r3, [r4, r3]
 800065c:	ea83 4312 	eor.w	r3, r3, r2, lsr #16
 8000660:	b2db      	uxtb	r3, r3
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000662:	5ce3      	ldrb	r3, [r4, r3]
 8000664:	ea83 6312 	eor.w	r3, r3, r2, lsr #24
  *headerPtr |= (uint32_t)crc << 28;
 8000668:	5ceb      	ldrb	r3, [r5, r3]
 800066a:	ea41 7303 	orr.w	r3, r1, r3, lsl #28
 800066e:	6203      	str	r3, [r0, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8000670:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 8000672:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8000674:	b143      	cbz	r3, 8000688 <ASPEP_sendPing+0x6c>
  __ASM volatile ("cpsie i" : : : "memory");
 8000676:	b662      	cpsie	i
        if (pHandle->ctrlBuffer.state != available)
 8000678:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 800067c:	b913      	cbnz	r3, 8000684 <ASPEP_sendPing+0x68>
          pHandle->ctrlBuffer.state = pending;
 800067e:	2302      	movs	r3, #2
 8000680:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
}
 8000684:	bc30      	pop	{r4, r5}
 8000686:	4770      	bx	lr
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 8000688:	f100 0120 	add.w	r1, r0, #32
        pHandle->ctrlBuffer.state = readLock;
 800068c:	2303      	movs	r3, #3
 800068e:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 8000692:	6481      	str	r1, [r0, #72]	; 0x48
 8000694:	b662      	cpsie	i
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 8000696:	2204      	movs	r2, #4
 8000698:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800069a:	6940      	ldr	r0, [r0, #20]
}
 800069c:	bc30      	pop	{r4, r5}
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 800069e:	4718      	bx	r3
 80006a0:	08009c78 	.word	0x08009c78
 80006a4:	08009c88 	.word	0x08009c88

080006a8 <ASPEP_getBuffer>:
    if (MCTL_SYNC == syncAsync)
 80006a8:	2a0a      	cmp	r2, #10
{
 80006aa:	b410      	push	{r4}
 80006ac:	4603      	mov	r3, r0
    if (MCTL_SYNC == syncAsync)
 80006ae:	d00b      	beq.n	80006c8 <ASPEP_getBuffer+0x20>
      if ((pHandle->asyncBufferA.state > writeLock) && (pHandle->asyncBufferB.state > writeLock))
 80006b0:	f890 2036 	ldrb.w	r2, [r0, #54]	; 0x36
 80006b4:	2a01      	cmp	r2, #1
 80006b6:	d921      	bls.n	80006fc <ASPEP_getBuffer+0x54>
 80006b8:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
 80006bc:	2a01      	cmp	r2, #1
 80006be:	d911      	bls.n	80006e4 <ASPEP_getBuffer+0x3c>
        result = false;
 80006c0:	2000      	movs	r0, #0
}
 80006c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80006c6:	4770      	bx	lr
      if (pHandle->syncBuffer.state <= writeLock) /* Possible values are free or writeLock*/
 80006c8:	f890 202e 	ldrb.w	r2, [r0, #46]	; 0x2e
 80006cc:	2a01      	cmp	r2, #1
 80006ce:	d8f7      	bhi.n	80006c0 <ASPEP_getBuffer+0x18>
        *buffer = &pHandle->syncBuffer.buffer[ASPEP_HEADER_SIZE];
 80006d0:	6a82      	ldr	r2, [r0, #40]	; 0x28
        pHandle->syncBuffer.state = writeLock;
 80006d2:	2401      	movs	r4, #1
        *buffer = &pHandle->syncBuffer.buffer[ASPEP_HEADER_SIZE];
 80006d4:	3204      	adds	r2, #4
 80006d6:	600a      	str	r2, [r1, #0]
        pHandle->syncBuffer.state = writeLock;
 80006d8:	f883 402e 	strb.w	r4, [r3, #46]	; 0x2e
  bool result = true;
 80006dc:	4620      	mov	r0, r4
}
 80006de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80006e2:	4770      	bx	lr
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 80006e4:	6b82      	ldr	r2, [r0, #56]	; 0x38
          pHandle->asyncBufferB.state = writeLock;
 80006e6:	2001      	movs	r0, #1
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferB;
 80006e8:	f103 0438 	add.w	r4, r3, #56	; 0x38
          pHandle->asyncBufferB.state = writeLock;
 80006ec:	f883 003e 	strb.w	r0, [r3, #62]	; 0x3e
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 80006f0:	3204      	adds	r2, #4
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferB;
 80006f2:	641c      	str	r4, [r3, #64]	; 0x40
}
 80006f4:	f85d 4b04 	ldr.w	r4, [sp], #4
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 80006f8:	600a      	str	r2, [r1, #0]
}
 80006fa:	4770      	bx	lr
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 80006fc:	6b02      	ldr	r2, [r0, #48]	; 0x30
          pHandle->asyncBufferA.state = writeLock;
 80006fe:	2001      	movs	r0, #1
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferA;
 8000700:	f103 0430 	add.w	r4, r3, #48	; 0x30
          pHandle->asyncBufferA.state = writeLock;
 8000704:	f883 0036 	strb.w	r0, [r3, #54]	; 0x36
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 8000708:	3204      	adds	r2, #4
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferA;
 800070a:	641c      	str	r4, [r3, #64]	; 0x40
}
 800070c:	f85d 4b04 	ldr.w	r4, [sp], #4
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 8000710:	600a      	str	r2, [r1, #0]
}
 8000712:	4770      	bx	lr

08000714 <ASPEP_sendPacket>:
{
 8000714:	4684      	mov	ip, r0
    if (ASPEP_CONNECTED == pHandle-> ASPEP_State)
 8000716:	f890 0064 	ldrb.w	r0, [r0, #100]	; 0x64
 800071a:	2802      	cmp	r0, #2
 800071c:	d001      	beq.n	8000722 <ASPEP_sendPacket+0xe>
      result = ASPEP_NOT_CONNECTED;
 800071e:	2002      	movs	r0, #2
 8000720:	4770      	bx	lr
      tmpHeader = ((uint32_t)((uint32_t)txDataLengthTemp << (uint32_t)4) | (uint32_t)syncAsync);
 8000722:	ea43 1002 	orr.w	r0, r3, r2, lsl #4
      *header = tmpHeader;
 8000726:	f841 0c04 	str.w	r0, [r1, #-4]
      if (1U == pHandle->Capabilities.DATA_CRC)
 800072a:	f89c 006c 	ldrb.w	r0, [ip, #108]	; 0x6c
 800072e:	2801      	cmp	r0, #1
 8000730:	d104      	bne.n	800073c <ASPEP_sendPacket+0x28>
        packet[txDataLengthTemp] = (uint8_t)0xCA; /* Dummy CRC */
 8000732:	f64f 60ca 	movw	r0, #65226	; 0xfeca
 8000736:	5288      	strh	r0, [r1, r2]
        txDataLengthTemp += (uint16_t)ASPEP_DATACRC_SIZE;
 8000738:	3202      	adds	r2, #2
 800073a:	b292      	uxth	r2, r2
      if (MCTL_SYNC == syncAsync)
 800073c:	2b0a      	cmp	r3, #10
 800073e:	d105      	bne.n	800074c <ASPEP_sendPacket+0x38>
        if (pSupHandle->MCP_PacketAvailable)
 8000740:	f89c 0010 	ldrb.w	r0, [ip, #16]
 8000744:	b378      	cbz	r0, 80007a6 <ASPEP_sendPacket+0x92>
          pSupHandle->MCP_PacketAvailable = false; /* CMD from controller is processed*/
 8000746:	2000      	movs	r0, #0
 8000748:	f88c 0010 	strb.w	r0, [ip, #16]
  uint32_t header = *headerPtr;
 800074c:	f851 0c04 	ldr.w	r0, [r1, #-4]
{
 8000750:	b570      	push	{r4, r5, r6, lr}
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000752:	4d35      	ldr	r5, [pc, #212]	; (8000828 <ASPEP_sendPacket+0x114>)
 8000754:	b2c4      	uxtb	r4, r0
        result = ASPEP_TXframeProcess(pHandle, syncAsync, header, txDataLengthTemp + (uint16_t)ASPEP_HEADER_SIZE);
 8000756:	3204      	adds	r2, #4
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000758:	5d2e      	ldrb	r6, [r5, r4]
 800075a:	f3c0 2407 	ubfx	r4, r0, #8, #8
 800075e:	4074      	eors	r4, r6
      header--; /* Header ues 4*8 bits on top of txBuffer*/
 8000760:	f1a1 0e04 	sub.w	lr, r1, #4
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8000764:	5d2e      	ldrb	r6, [r5, r4]
 8000766:	f3c0 4407 	ubfx	r4, r0, #16, #8
 800076a:	4074      	eors	r4, r6
        result = ASPEP_TXframeProcess(pHandle, syncAsync, header, txDataLengthTemp + (uint16_t)ASPEP_HEADER_SIZE);
 800076c:	b292      	uxth	r2, r2
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 800076e:	5d2c      	ldrb	r4, [r5, r4]
 8000770:	f3c0 6503 	ubfx	r5, r0, #24, #4
 8000774:	406c      	eors	r4, r5
 8000776:	4d2d      	ldr	r5, [pc, #180]	; (800082c <ASPEP_sendPacket+0x118>)
  *headerPtr |= (uint32_t)crc << 28;
 8000778:	5d2c      	ldrb	r4, [r5, r4]
 800077a:	ea40 7004 	orr.w	r0, r0, r4, lsl #28
 800077e:	f841 0c04 	str.w	r0, [r1, #-4]
  __ASM volatile ("cpsid i" : : : "memory");
 8000782:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 8000784:	f8dc 1048 	ldr.w	r1, [ip, #72]	; 0x48
 8000788:	b1e9      	cbz	r1, 80007c6 <ASPEP_sendPacket+0xb2>
  __ASM volatile ("cpsie i" : : : "memory");
 800078a:	b662      	cpsie	i
      if (MCTL_ASYNC == dataType)
 800078c:	2b09      	cmp	r3, #9
 800078e:	d00c      	beq.n	80007aa <ASPEP_sendPacket+0x96>
      else if (MCTL_SYNC == dataType)
 8000790:	2b0a      	cmp	r3, #10
 8000792:	d031      	beq.n	80007f8 <ASPEP_sendPacket+0xe4>
      else if(ASPEP_CTRL == dataType)
 8000794:	2b00      	cmp	r3, #0
 8000796:	d135      	bne.n	8000804 <ASPEP_sendPacket+0xf0>
        if (pHandle->ctrlBuffer.state != available)
 8000798:	f89c 0024 	ldrb.w	r0, [ip, #36]	; 0x24
 800079c:	bb80      	cbnz	r0, 8000800 <ASPEP_sendPacket+0xec>
          pHandle->ctrlBuffer.state = pending;
 800079e:	2302      	movs	r3, #2
 80007a0:	f88c 3024 	strb.w	r3, [ip, #36]	; 0x24
}
 80007a4:	bd70      	pop	{r4, r5, r6, pc}
          result = MCTL_SYNC_NOT_EXPECTED;
 80007a6:	2001      	movs	r0, #1
}
 80007a8:	4770      	bx	lr
        if (txBuffer != (uint8_t *)pHandle->lastRequestedAsyncBuff->buffer)
 80007aa:	f8dc 3040 	ldr.w	r3, [ip, #64]	; 0x40
 80007ae:	6819      	ldr	r1, [r3, #0]
          result = ASPEP_BUFFER_ERROR;
 80007b0:	458e      	cmp	lr, r1
 80007b2:	bf14      	ite	ne
 80007b4:	2003      	movne	r0, #3
 80007b6:	2000      	moveq	r0, #0
        if (NULL == pHandle->asyncNextBuffer)
 80007b8:	f8dc 1044 	ldr.w	r1, [ip, #68]	; 0x44
 80007bc:	b381      	cbz	r1, 8000820 <ASPEP_sendPacket+0x10c>
        pHandle->lastRequestedAsyncBuff->state = pending;
 80007be:	2102      	movs	r1, #2
 80007c0:	7199      	strb	r1, [r3, #6]
        pHandle->lastRequestedAsyncBuff->length = bufferLength;
 80007c2:	809a      	strh	r2, [r3, #4]
}
 80007c4:	bd70      	pop	{r4, r5, r6, pc}
      if (MCTL_ASYNC == dataType)
 80007c6:	2b09      	cmp	r3, #9
 80007c8:	d025      	beq.n	8000816 <ASPEP_sendPacket+0x102>
      else if (MCTL_SYNC == dataType)
 80007ca:	2b0a      	cmp	r3, #10
        pHandle->syncBuffer.state = readLock;
 80007cc:	f04f 0303 	mov.w	r3, #3
 80007d0:	bf0b      	itete	eq
 80007d2:	f88c 302e 	strbeq.w	r3, [ip, #46]	; 0x2e
        pHandle->ctrlBuffer.state = readLock;
 80007d6:	f88c 3024 	strbne.w	r3, [ip, #36]	; 0x24
        pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 80007da:	f10c 0328 	addeq.w	r3, ip, #40	; 0x28
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 80007de:	f10c 0320 	addne.w	r3, ip, #32
        pHandle->lockBuffer = (void *)pHandle->lastRequestedAsyncBuff;
 80007e2:	f8cc 3048 	str.w	r3, [ip, #72]	; 0x48
 80007e6:	b662      	cpsie	i
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 80007e8:	f8dc 3058 	ldr.w	r3, [ip, #88]	; 0x58
 80007ec:	f8dc 0014 	ldr.w	r0, [ip, #20]
 80007f0:	4671      	mov	r1, lr
 80007f2:	4798      	blx	r3
 80007f4:	2000      	movs	r0, #0
}
 80007f6:	bd70      	pop	{r4, r5, r6, pc}
        if (pHandle -> syncBuffer.state != writeLock)
 80007f8:	f89c 302e 	ldrb.w	r3, [ip, #46]	; 0x2e
 80007fc:	2b01      	cmp	r3, #1
 80007fe:	d003      	beq.n	8000808 <ASPEP_sendPacket+0xf4>
          result = ASPEP_BUFFER_ERROR;
 8000800:	2003      	movs	r0, #3
}
 8000802:	bd70      	pop	{r4, r5, r6, pc}
  uint8_t result = ASPEP_OK;
 8000804:	2000      	movs	r0, #0
}
 8000806:	bd70      	pop	{r4, r5, r6, pc}
          pHandle->syncBuffer.state = pending;
 8000808:	2302      	movs	r3, #2
 800080a:	f88c 302e 	strb.w	r3, [ip, #46]	; 0x2e
          pHandle->syncBuffer.length = bufferLength;
 800080e:	f8ac 202c 	strh.w	r2, [ip, #44]	; 0x2c
  uint8_t result = ASPEP_OK;
 8000812:	2000      	movs	r0, #0
}
 8000814:	bd70      	pop	{r4, r5, r6, pc}
        pHandle->lastRequestedAsyncBuff->state = readLock;
 8000816:	f8dc 3040 	ldr.w	r3, [ip, #64]	; 0x40
 800081a:	2103      	movs	r1, #3
 800081c:	7199      	strb	r1, [r3, #6]
        pHandle->lockBuffer = (void *)pHandle->lastRequestedAsyncBuff;
 800081e:	e7e0      	b.n	80007e2 <ASPEP_sendPacket+0xce>
          pHandle->asyncNextBuffer = pHandle->lastRequestedAsyncBuff;
 8000820:	f8cc 3044 	str.w	r3, [ip, #68]	; 0x44
 8000824:	e7cb      	b.n	80007be <ASPEP_sendPacket+0xaa>
 8000826:	bf00      	nop
 8000828:	08009c88 	.word	0x08009c88
 800082c:	08009c78 	.word	0x08009c78

08000830 <ASPEP_HWDataTransmittedIT>:
  * Therefore, there is no need to protect this ISR against another higher priority ISR (HF Task).
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_HWDataTransmittedIT(ASPEP_Handle_t *pHandle)
{
 8000830:	b510      	push	{r4, lr}
  }
  else
  {
#endif
    /* First free previous readLock buffer */
    if (pHandle->ctrlBuffer.state == readLock)
 8000832:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8000836:	2b03      	cmp	r3, #3
{
 8000838:	4604      	mov	r4, r0
    if (pHandle->ctrlBuffer.state == readLock)
 800083a:	d013      	beq.n	8000864 <ASPEP_HWDataTransmittedIT+0x34>
      pHandle->ctrlBuffer.state = available;
    }
    else /* if previous buffer was not ASPEP_CTRL, then the buffer locked is a MCTL_Buff_t */
    {
      MCTL_Buff_t *tempBuff = (MCTL_Buff_t *)pHandle->lockBuffer; //cstat !MISRAC2012-Rule-11.5
      tempBuff->state = available;
 800083c:	6c82      	ldr	r2, [r0, #72]	; 0x48
 800083e:	2100      	movs	r1, #0
 8000840:	7191      	strb	r1, [r2, #6]
    }
    if (pHandle->syncBuffer.state == pending)
 8000842:	f890 202e 	ldrb.w	r2, [r0, #46]	; 0x2e
 8000846:	2a02      	cmp	r2, #2
 8000848:	d013      	beq.n	8000872 <ASPEP_HWDataTransmittedIT+0x42>
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
      pHandle->fASPEP_send(pHandle->HWIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
      pHandle->syncBuffer.state = readLock;
    }
    /* Second prepare transfer of pending buffer */
    else if (pHandle->ctrlBuffer.state == pending)
 800084a:	2b02      	cmp	r3, #2
 800084c:	d11d      	bne.n	800088a <ASPEP_HWDataTransmittedIT+0x5a>
    {
      pHandle->lockBuffer = (void *)(&pHandle ->ctrlBuffer);
 800084e:	f100 0120 	add.w	r1, r0, #32
      pHandle->fASPEP_send(pHandle ->HWIp, pHandle->ctrlBuffer.buffer, ASPEP_CTRL_SIZE);
 8000852:	6d83      	ldr	r3, [r0, #88]	; 0x58
      pHandle->lockBuffer = (void *)(&pHandle ->ctrlBuffer);
 8000854:	6481      	str	r1, [r0, #72]	; 0x48
      pHandle->fASPEP_send(pHandle ->HWIp, pHandle->ctrlBuffer.buffer, ASPEP_CTRL_SIZE);
 8000856:	2204      	movs	r2, #4
 8000858:	6940      	ldr	r0, [r0, #20]
 800085a:	4798      	blx	r3
      pHandle->ctrlBuffer.state = readLock;
 800085c:	2303      	movs	r3, #3
 800085e:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      __enable_irq();
    }
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
}
 8000862:	bd10      	pop	{r4, pc}
    if (pHandle->syncBuffer.state == pending)
 8000864:	f890 302e 	ldrb.w	r3, [r0, #46]	; 0x2e
      pHandle->ctrlBuffer.state = available;
 8000868:	2200      	movs	r2, #0
    if (pHandle->syncBuffer.state == pending)
 800086a:	2b02      	cmp	r3, #2
      pHandle->ctrlBuffer.state = available;
 800086c:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
    if (pHandle->syncBuffer.state == pending)
 8000870:	d10b      	bne.n	800088a <ASPEP_HWDataTransmittedIT+0x5a>
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 8000872:	f104 0028 	add.w	r0, r4, #40	; 0x28
      pHandle->fASPEP_send(pHandle->HWIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
 8000876:	6da3      	ldr	r3, [r4, #88]	; 0x58
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 8000878:	64a0      	str	r0, [r4, #72]	; 0x48
      pHandle->fASPEP_send(pHandle->HWIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
 800087a:	8da2      	ldrh	r2, [r4, #44]	; 0x2c
 800087c:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800087e:	6960      	ldr	r0, [r4, #20]
 8000880:	4798      	blx	r3
      pHandle->syncBuffer.state = readLock;
 8000882:	2303      	movs	r3, #3
 8000884:	f884 302e 	strb.w	r3, [r4, #46]	; 0x2e
}
 8000888:	bd10      	pop	{r4, pc}
  __ASM volatile ("cpsid i" : : : "memory");
 800088a:	b672      	cpsid	i
      if (pHandle->asyncNextBuffer != NULL)
 800088c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800088e:	b1cb      	cbz	r3, 80008c4 <ASPEP_HWDataTransmittedIT+0x94>
        pHandle->asyncNextBuffer->state = readLock;
 8000890:	2203      	movs	r2, #3
        pHandle->lockBuffer = (void *)pHandle->asyncNextBuffer;
 8000892:	64a3      	str	r3, [r4, #72]	; 0x48
        pHandle->asyncNextBuffer->state = readLock;
 8000894:	719a      	strb	r2, [r3, #6]
        pHandle->fASPEP_send(pHandle ->HWIp, pHandle->asyncNextBuffer->buffer, pHandle->asyncNextBuffer->length);
 8000896:	6819      	ldr	r1, [r3, #0]
 8000898:	889a      	ldrh	r2, [r3, #4]
 800089a:	6960      	ldr	r0, [r4, #20]
 800089c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800089e:	4798      	blx	r3
        if ((pHandle->asyncBufferA.state == pending) || (pHandle->asyncBufferB.state == pending))
 80008a0:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
 80008a4:	2b02      	cmp	r3, #2
 80008a6:	d007      	beq.n	80008b8 <ASPEP_HWDataTransmittedIT+0x88>
 80008a8:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 80008ac:	2b02      	cmp	r3, #2
 80008ae:	d003      	beq.n	80008b8 <ASPEP_HWDataTransmittedIT+0x88>
          pHandle->asyncNextBuffer = NULL;
 80008b0:	2300      	movs	r3, #0
 80008b2:	6463      	str	r3, [r4, #68]	; 0x44
  __ASM volatile ("cpsie i" : : : "memory");
 80008b4:	b662      	cpsie	i
}
 80008b6:	bd10      	pop	{r4, pc}
          uint32_t temp = (uint32_t)&pHandle->asyncBufferA + (uint32_t)&pHandle->asyncBufferB
 80008b8:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80008ba:	0063      	lsls	r3, r4, #1
 80008bc:	3368      	adds	r3, #104	; 0x68
 80008be:	1a9b      	subs	r3, r3, r2
          pHandle->asyncNextBuffer = (MCTL_Buff_t *) temp; //cstat !MISRAC2012-Rule-11.4
 80008c0:	6463      	str	r3, [r4, #68]	; 0x44
        {
 80008c2:	e7f7      	b.n	80008b4 <ASPEP_HWDataTransmittedIT+0x84>
        pHandle->lockBuffer = NULL;
 80008c4:	64a3      	str	r3, [r4, #72]	; 0x48
 80008c6:	e7f5      	b.n	80008b4 <ASPEP_HWDataTransmittedIT+0x84>

080008c8 <ASPEP_RXframeProcess>:
    uint16_t packetNumber;
#if VALID_CRC_DATA
    bool validCRCData = true;
#endif
    *packetLength = 0;
    if (pHandle->NewPacketAvailable)
 80008c8:	f890 3061 	ldrb.w	r3, [r0, #97]	; 0x61
    uint32_t packetHeader = *((uint32_t *)pHandle->rxHeader); //cstat !MISRAC2012-Rule-11.3
 80008cc:	69c2      	ldr	r2, [r0, #28]
{
 80008ce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    *packetLength = 0;
 80008d2:	2500      	movs	r5, #0
{
 80008d4:	4604      	mov	r4, r0
    *packetLength = 0;
 80008d6:	800d      	strh	r5, [r1, #0]
    if (pHandle->NewPacketAvailable)
 80008d8:	b193      	cbz	r3, 8000900 <ASPEP_RXframeProcess+0x38>
    {
      pHandle->NewPacketAvailable = false; /* Consumes new packet*/
      switch (pHandle->ASPEP_State)
 80008da:	f890 6064 	ldrb.w	r6, [r0, #100]	; 0x64
      pHandle->NewPacketAvailable = false; /* Consumes new packet*/
 80008de:	f880 5061 	strb.w	r5, [r0, #97]	; 0x61
      switch (pHandle->ASPEP_State)
 80008e2:	2e01      	cmp	r6, #1
 80008e4:	d054      	beq.n	8000990 <ASPEP_RXframeProcess+0xc8>
 80008e6:	2e02      	cmp	r6, #2
 80008e8:	d03e      	beq.n	8000968 <ASPEP_RXframeProcess+0xa0>
 80008ea:	2e00      	cmp	r6, #0
 80008ec:	d033      	beq.n	8000956 <ASPEP_RXframeProcess+0x8e>

        default:
          break;
      }
      /* The valid received packet is now safely consumes, we are ready to receive a new packet */
      pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 80008ee:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80008f0:	6960      	ldr	r0, [r4, #20]
 80008f2:	2204      	movs	r2, #4
 80008f4:	f104 011c 	add.w	r1, r4, #28
 80008f8:	4798      	blx	r3
    }
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
  return (result);
}
 80008fa:	4628      	mov	r0, r5
 80008fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    else if (pHandle->badPacketFlag > ASPEP_OK)
 8000900:	f890 5062 	ldrb.w	r5, [r0, #98]	; 0x62
 8000904:	2d00      	cmp	r5, #0
 8000906:	d0f8      	beq.n	80008fa <ASPEP_RXframeProcess+0x32>
  *packet = NACK | (uint32_t)(((uint32_t) errorInfo) << 8U) | (uint32_t)(((uint32_t) errorInfo) << 16U);
 8000908:	042b      	lsls	r3, r5, #16
 800090a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 800090e:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8000912:	489b      	ldr	r0, [pc, #620]	; (8000b80 <ASPEP_RXframeProcess+0x2b8>)
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000914:	4d9b      	ldr	r5, [pc, #620]	; (8000b84 <ASPEP_RXframeProcess+0x2bc>)
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000916:	f082 0209 	eor.w	r2, r2, #9
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 800091a:	5c81      	ldrb	r1, [r0, r2]
  *packet = NACK | (uint32_t)(((uint32_t) errorInfo) << 8U) | (uint32_t)(((uint32_t) errorInfo) << 16U);
 800091c:	f043 020f 	orr.w	r2, r3, #15
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8000920:	ea81 4313 	eor.w	r3, r1, r3, lsr #16
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000924:	5cc3      	ldrb	r3, [r0, r3]
  *headerPtr |= (uint32_t)crc << 28;
 8000926:	5ceb      	ldrb	r3, [r5, r3]
 8000928:	ea42 7303 	orr.w	r3, r2, r3, lsl #28
 800092c:	6223      	str	r3, [r4, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 800092e:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 8000930:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8000932:	2b00      	cmp	r3, #0
 8000934:	d03a      	beq.n	80009ac <ASPEP_RXframeProcess+0xe4>
  __ASM volatile ("cpsie i" : : : "memory");
 8000936:	b662      	cpsie	i
        if (pHandle->ctrlBuffer.state != available)
 8000938:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 800093c:	b913      	cbnz	r3, 8000944 <ASPEP_RXframeProcess+0x7c>
          pHandle->ctrlBuffer.state = pending;
 800093e:	2302      	movs	r3, #2
 8000940:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      pHandle->badPacketFlag = ASPEP_OK;
 8000944:	2500      	movs	r5, #0
      pHandle->fASPEP_HWSync(pHandle->HWIp);
 8000946:	6960      	ldr	r0, [r4, #20]
 8000948:	6d23      	ldr	r3, [r4, #80]	; 0x50
      pHandle->badPacketFlag = ASPEP_OK;
 800094a:	f884 5062 	strb.w	r5, [r4, #98]	; 0x62
      pHandle->fASPEP_HWSync(pHandle->HWIp);
 800094e:	4798      	blx	r3
}
 8000950:	4628      	mov	r0, r5
 8000952:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          if (BEACON == pHandle->rxPacketType)
 8000956:	6e81      	ldr	r1, [r0, #104]	; 0x68
 8000958:	2905      	cmp	r1, #5
 800095a:	f000 809e 	beq.w	8000a9a <ASPEP_RXframeProcess+0x1d2>
          else if (PING == pHandle->rxPacketType)
 800095e:	2906      	cmp	r1, #6
 8000960:	f000 80e3 	beq.w	8000b2a <ASPEP_RXframeProcess+0x262>
  uint8_t *result = NULL; //cstat !MISRAC2012-Rule-8.13
 8000964:	4635      	mov	r5, r6
 8000966:	e7c2      	b.n	80008ee <ASPEP_RXframeProcess+0x26>
          if (BEACON == pHandle->rxPacketType)
 8000968:	6e86      	ldr	r6, [r0, #104]	; 0x68
 800096a:	2e05      	cmp	r6, #5
 800096c:	d060      	beq.n	8000a30 <ASPEP_RXframeProcess+0x168>
          else if (PING == pHandle->rxPacketType)
 800096e:	2e06      	cmp	r6, #6
 8000970:	f000 80e2 	beq.w	8000b38 <ASPEP_RXframeProcess+0x270>
          else if (DATA_PACKET == pHandle->rxPacketType)
 8000974:	2e09      	cmp	r6, #9
 8000976:	d1ba      	bne.n	80008ee <ASPEP_RXframeProcess+0x26>
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from controller */
 8000978:	f890 3060 	ldrb.w	r3, [r0, #96]	; 0x60
              *packetLength = pHandle->rxLength;
 800097c:	f8b0 205c 	ldrh.w	r2, [r0, #92]	; 0x5c
              result = pHandle->rxBuffer;
 8000980:	69a5      	ldr	r5, [r4, #24]
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from controller */
 8000982:	3301      	adds	r3, #1
              pSupHandle->MCP_PacketAvailable = true; /* Will be consumed in ASPEP_sendPacket */
 8000984:	2001      	movs	r0, #1
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from controller */
 8000986:	f884 3060 	strb.w	r3, [r4, #96]	; 0x60
              pSupHandle->MCP_PacketAvailable = true; /* Will be consumed in ASPEP_sendPacket */
 800098a:	7420      	strb	r0, [r4, #16]
              *packetLength = pHandle->rxLength;
 800098c:	800a      	strh	r2, [r1, #0]
              result = pHandle->rxBuffer;
 800098e:	e7ae      	b.n	80008ee <ASPEP_RXframeProcess+0x26>
          if (BEACON == pHandle->rxPacketType)
 8000990:	6e81      	ldr	r1, [r0, #104]	; 0x68
 8000992:	2905      	cmp	r1, #5
 8000994:	d016      	beq.n	80009c4 <ASPEP_RXframeProcess+0xfc>
          else if (PING == pHandle->rxPacketType)
 8000996:	2906      	cmp	r1, #6
 8000998:	d1a9      	bne.n	80008ee <ASPEP_RXframeProcess+0x26>
            ASPEP_sendPing(pHandle, ASPEP_PING_CFG, packetNumber);
 800099a:	f3c2 320f 	ubfx	r2, r2, #12, #16
 800099e:	4631      	mov	r1, r6
 80009a0:	f7ff fe3c 	bl	800061c <ASPEP_sendPing>
            pHandle->ASPEP_State = ASPEP_CONNECTED;
 80009a4:	2302      	movs	r3, #2
 80009a6:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
 80009aa:	e7a0      	b.n	80008ee <ASPEP_RXframeProcess+0x26>
  (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 80009ac:	f104 0120 	add.w	r1, r4, #32
        pHandle->ctrlBuffer.state = readLock;
 80009b0:	2303      	movs	r3, #3
 80009b2:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 80009b6:	64a1      	str	r1, [r4, #72]	; 0x48
 80009b8:	b662      	cpsie	i
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 80009ba:	2204      	movs	r2, #4
 80009bc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80009be:	6960      	ldr	r0, [r4, #20]
 80009c0:	4798      	blx	r3
  return (result);
 80009c2:	e7bf      	b.n	8000944 <ASPEP_RXframeProcess+0x7c>
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 80009c4:	7f03      	ldrb	r3, [r0, #28]
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 80009c6:	7f40      	ldrb	r0, [r0, #29]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 80009c8:	f894 106d 	ldrb.w	r1, [r4, #109]	; 0x6d
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80009cc:	f894 606c 	ldrb.w	r6, [r4, #108]	; 0x6c
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 80009d0:	f894 706e 	ldrb.w	r7, [r4, #110]	; 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80009d4:	f894 e06f 	ldrb.w	lr, [r4, #111]	; 0x6f
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 80009d8:	f000 003f 	and.w	r0, r0, #63	; 0x3f
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 80009dc:	09db      	lsrs	r3, r3, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 80009de:	4281      	cmp	r1, r0
 80009e0:	bf28      	it	cs
 80009e2:	4601      	movcs	r1, r0
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80009e4:	42b3      	cmp	r3, r6
 80009e6:	469c      	mov	ip, r3
 80009e8:	bf28      	it	cs
 80009ea:	46b4      	movcs	ip, r6
 80009ec:	f36c 0507 	bfi	r5, ip, #0, #8
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 80009f0:	f3c2 3c86 	ubfx	ip, r2, #14, #7
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21);  /*Bits 21 to 27  */
 80009f4:	f3c2 5846 	ubfx	r8, r2, #21, #7
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 80009f8:	45bc      	cmp	ip, r7
 80009fa:	46e1      	mov	r9, ip
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80009fc:	f361 250f 	bfi	r5, r1, #8, #8
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000a00:	bf28      	it	cs
 8000a02:	46b9      	movcs	r9, r7
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000a04:	45f0      	cmp	r8, lr
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a06:	f369 4517 	bfi	r5, r9, #16, #8
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000a0a:	46c1      	mov	r9, r8
 8000a0c:	bf28      	it	cs
 8000a0e:	46f1      	movcs	r9, lr
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a10:	f369 651f 	bfi	r5, r9, #24, #8
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8000a14:	42b3      	cmp	r3, r6
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a16:	66e5      	str	r5, [r4, #108]	; 0x6c
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8000a18:	f240 8093 	bls.w	8000b42 <ASPEP_RXframeProcess+0x27a>
              pHandle->ASPEP_State = ASPEP_IDLE;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
            ASPEP_sendBeacon(pHandle, &pHandle->Capabilities);
 8000a22:	f104 016c 	add.w	r1, r4, #108	; 0x6c
 8000a26:	4620      	mov	r0, r4
 8000a28:	f7ff fdb2 	bl	8000590 <ASPEP_sendBeacon>
  uint8_t *result = NULL; //cstat !MISRAC2012-Rule-8.13
 8000a2c:	2500      	movs	r5, #0
 8000a2e:	e75e      	b.n	80008ee <ASPEP_RXframeProcess+0x26>
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8000a30:	7f46      	ldrb	r6, [r0, #29]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a32:	f890 c06c 	ldrb.w	ip, [r0, #108]	; 0x6c
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 8000a36:	7f03      	ldrb	r3, [r0, #28]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000a38:	f890 006d 	ldrb.w	r0, [r0, #109]	; 0x6d
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000a3c:	f894 e06e 	ldrb.w	lr, [r4, #110]	; 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000a40:	f894 806f 	ldrb.w	r8, [r4, #111]	; 0x6f
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8000a44:	f006 063f 	and.w	r6, r6, #63	; 0x3f
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 8000a48:	09db      	lsrs	r3, r3, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000a4a:	42b0      	cmp	r0, r6
 8000a4c:	bf28      	it	cs
 8000a4e:	4630      	movcs	r0, r6
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a50:	4563      	cmp	r3, ip
 8000a52:	461f      	mov	r7, r3
 8000a54:	4629      	mov	r1, r5
 8000a56:	bf28      	it	cs
 8000a58:	4667      	movcs	r7, ip
 8000a5a:	f367 0107 	bfi	r1, r7, #0, #8
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 8000a5e:	f3c2 3786 	ubfx	r7, r2, #14, #7
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21);  /*Bits 21 to 27  */
 8000a62:	f3c2 5946 	ubfx	r9, r2, #21, #7
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000a66:	4577      	cmp	r7, lr
 8000a68:	46ba      	mov	sl, r7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a6a:	f360 210f 	bfi	r1, r0, #8, #8
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000a6e:	bf28      	it	cs
 8000a70:	46f2      	movcs	sl, lr
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000a72:	45c1      	cmp	r9, r8
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a74:	f36a 4117 	bfi	r1, sl, #16, #8
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000a78:	46ca      	mov	sl, r9
 8000a7a:	bf28      	it	cs
 8000a7c:	46c2      	movcs	sl, r8
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a7e:	f36a 611f 	bfi	r1, sl, #24, #8
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8000a82:	4563      	cmp	r3, ip
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a84:	66e1      	str	r1, [r4, #108]	; 0x6c
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8000a86:	f104 016c 	add.w	r1, r4, #108	; 0x6c
 8000a8a:	d96b      	bls.n	8000b64 <ASPEP_RXframeProcess+0x29c>
 8000a8c:	f884 5064 	strb.w	r5, [r4, #100]	; 0x64
            ASPEP_sendBeacon(pHandle, &pHandle->Capabilities);
 8000a90:	4620      	mov	r0, r4
 8000a92:	f7ff fd7d 	bl	8000590 <ASPEP_sendBeacon>
  uint8_t *result = NULL; //cstat !MISRAC2012-Rule-8.13
 8000a96:	2500      	movs	r5, #0
 8000a98:	e729      	b.n	80008ee <ASPEP_RXframeProcess+0x26>
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8000a9a:	7f45      	ldrb	r5, [r0, #29]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000a9c:	f890 106d 	ldrb.w	r1, [r0, #109]	; 0x6d
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 8000aa0:	7f03      	ldrb	r3, [r0, #28]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000aa2:	f890 e06c 	ldrb.w	lr, [r0, #108]	; 0x6c
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000aa6:	f890 706e 	ldrb.w	r7, [r0, #110]	; 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000aaa:	f894 906f 	ldrb.w	r9, [r4, #111]	; 0x6f
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8000aae:	f005 053f 	and.w	r5, r5, #63	; 0x3f
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 8000ab2:	09db      	lsrs	r3, r3, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000ab4:	42a9      	cmp	r1, r5
 8000ab6:	bf28      	it	cs
 8000ab8:	4629      	movcs	r1, r5
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000aba:	4573      	cmp	r3, lr
 8000abc:	4618      	mov	r0, r3
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 8000abe:	f3c2 3886 	ubfx	r8, r2, #14, #7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000ac2:	bf28      	it	cs
 8000ac4:	4670      	movcs	r0, lr
 8000ac6:	f360 0607 	bfi	r6, r0, #0, #8
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21);  /*Bits 21 to 27  */
 8000aca:	f3c2 5a46 	ubfx	sl, r2, #21, #7
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000ace:	45b8      	cmp	r8, r7
 8000ad0:	4640      	mov	r0, r8
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000ad2:	f361 260f 	bfi	r6, r1, #8, #8
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000ad6:	bf28      	it	cs
 8000ad8:	4638      	movcs	r0, r7
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000ada:	45ca      	cmp	sl, r9
 8000adc:	46d4      	mov	ip, sl
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000ade:	f360 4617 	bfi	r6, r0, #16, #8
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000ae2:	bf28      	it	cs
 8000ae4:	46cc      	movcs	ip, r9
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000ae6:	f36c 661f 	bfi	r6, ip, #24, #8
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8000aea:	4573      	cmp	r3, lr
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000aec:	66e6      	str	r6, [r4, #108]	; 0x6c
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8000aee:	d898      	bhi.n	8000a22 <ASPEP_RXframeProcess+0x15a>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 8000af0:	428d      	cmp	r5, r1
 8000af2:	d896      	bhi.n	8000a22 <ASPEP_RXframeProcess+0x15a>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 8000af4:	45b8      	cmp	r8, r7
 8000af6:	d894      	bhi.n	8000a22 <ASPEP_RXframeProcess+0x15a>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 8000af8:	45ca      	cmp	sl, r9
 8000afa:	d892      	bhi.n	8000a22 <ASPEP_RXframeProcess+0x15a>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 8000afc:	f3c2 1302 	ubfx	r3, r2, #4, #3
 8000b00:	f894 2070 	ldrb.w	r2, [r4, #112]	; 0x70
 8000b04:	429a      	cmp	r2, r3
 8000b06:	d18c      	bne.n	8000a22 <ASPEP_RXframeProcess+0x15a>
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000b08:	1c4b      	adds	r3, r1, #1
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000b0a:	1c42      	adds	r2, r0, #1
 8000b0c:	b2d2      	uxtb	r2, r2
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000b0e:	b2db      	uxtb	r3, r3
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000b10:	0152      	lsls	r2, r2, #5
              pSupHandle->txAsyncMaxPayload = (pHandle->Capabilities.TXA_maxSize) * (uint16_t)64U;
 8000b12:	ea4f 1c8c 	mov.w	ip, ip, lsl #6
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000b16:	015b      	lsls	r3, r3, #5
              pHandle->ASPEP_State = ASPEP_CONFIGURED;
 8000b18:	2101      	movs	r1, #1
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000b1a:	81a2      	strh	r2, [r4, #12]
              pSupHandle->txAsyncMaxPayload = (pHandle->Capabilities.TXA_maxSize) * (uint16_t)64U;
 8000b1c:	f8a4 c00e 	strh.w	ip, [r4, #14]
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000b20:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
              pHandle->ASPEP_State = ASPEP_CONFIGURED;
 8000b24:	f884 1064 	strb.w	r1, [r4, #100]	; 0x64
 8000b28:	e77b      	b.n	8000a22 <ASPEP_RXframeProcess+0x15a>
            ASPEP_sendPing(pHandle, ASPEP_PING_RESET, packetNumber);
 8000b2a:	f3c2 320f 	ubfx	r2, r2, #12, #16
 8000b2e:	4631      	mov	r1, r6
 8000b30:	f7ff fd74 	bl	800061c <ASPEP_sendPing>
  uint8_t *result = NULL; //cstat !MISRAC2012-Rule-8.13
 8000b34:	4635      	mov	r5, r6
 8000b36:	e6da      	b.n	80008ee <ASPEP_RXframeProcess+0x26>
            ASPEP_sendPing(pHandle, ASPEP_PING_CFG, packetNumber);
 8000b38:	7f42      	ldrb	r2, [r0, #29]
 8000b3a:	2101      	movs	r1, #1
 8000b3c:	f7ff fd6e 	bl	800061c <ASPEP_sendPing>
 8000b40:	e6d5      	b.n	80008ee <ASPEP_RXframeProcess+0x26>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 8000b42:	4288      	cmp	r0, r1
 8000b44:	f63f af6a 	bhi.w	8000a1c <ASPEP_RXframeProcess+0x154>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 8000b48:	45bc      	cmp	ip, r7
 8000b4a:	f63f af67 	bhi.w	8000a1c <ASPEP_RXframeProcess+0x154>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 8000b4e:	45f0      	cmp	r8, lr
 8000b50:	f63f af64 	bhi.w	8000a1c <ASPEP_RXframeProcess+0x154>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 8000b54:	f894 1070 	ldrb.w	r1, [r4, #112]	; 0x70
 8000b58:	f3c2 1302 	ubfx	r3, r2, #4, #3
 8000b5c:	4299      	cmp	r1, r3
 8000b5e:	f47f af5d 	bne.w	8000a1c <ASPEP_RXframeProcess+0x154>
 8000b62:	e75e      	b.n	8000a22 <ASPEP_RXframeProcess+0x15a>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 8000b64:	4286      	cmp	r6, r0
 8000b66:	d891      	bhi.n	8000a8c <ASPEP_RXframeProcess+0x1c4>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 8000b68:	4577      	cmp	r7, lr
 8000b6a:	d88f      	bhi.n	8000a8c <ASPEP_RXframeProcess+0x1c4>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 8000b6c:	45c1      	cmp	r9, r8
 8000b6e:	d88d      	bhi.n	8000a8c <ASPEP_RXframeProcess+0x1c4>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 8000b70:	f894 5070 	ldrb.w	r5, [r4, #112]	; 0x70
 8000b74:	f3c2 1302 	ubfx	r3, r2, #4, #3
              pHandle->ASPEP_State = ASPEP_IDLE;
 8000b78:	1aeb      	subs	r3, r5, r3
 8000b7a:	425d      	negs	r5, r3
 8000b7c:	415d      	adcs	r5, r3
 8000b7e:	e785      	b.n	8000a8c <ASPEP_RXframeProcess+0x1c4>
 8000b80:	08009c88 	.word	0x08009c88
 8000b84:	08009c78 	.word	0x08009c78

08000b88 <ASPEP_HWDataReceivedIT>:
  * If the packet received contains an error in the header, the HW IP will be re-synchronised first, and DMA will be configured after.
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_HWDataReceivedIT(ASPEP_Handle_t *pHandle)
{
 8000b88:	b510      	push	{r4, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    switch (pHandle->ASPEP_TL_State)
 8000b8a:	f890 3065 	ldrb.w	r3, [r0, #101]	; 0x65
{
 8000b8e:	4604      	mov	r4, r0
    switch (pHandle->ASPEP_TL_State)
 8000b90:	b13b      	cbz	r3, 8000ba2 <ASPEP_HWDataReceivedIT+0x1a>
 8000b92:	2b01      	cmp	r3, #1
 8000b94:	d104      	bne.n	8000ba0 <ASPEP_HWDataReceivedIT+0x18>
        break;
      }

      case WAITING_PAYLOAD:
      {
        pHandle->ASPEP_TL_State = WAITING_PACKET;
 8000b96:	2200      	movs	r2, #0
 8000b98:	f880 2065 	strb.w	r2, [r0, #101]	; 0x65
        /* Payload received, */
        pHandle->NewPacketAvailable = true;
 8000b9c:	f880 3061 	strb.w	r3, [r0, #97]	; 0x61
        break;
    }
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
}
 8000ba0:	bd10      	pop	{r4, pc}
        if (ASPEP_CheckHeaderCRC(*(uint32_t *)pHandle->rxHeader) == true) //cstat !MISRAC2012-Rule-11.3
 8000ba2:	69c1      	ldr	r1, [r0, #28]
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000ba4:	4a1e      	ldr	r2, [pc, #120]	; (8000c20 <ASPEP_HWDataReceivedIT+0x98>)
 8000ba6:	b2cb      	uxtb	r3, r1
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000ba8:	5cd3      	ldrb	r3, [r2, r3]
 8000baa:	ea83 2311 	eor.w	r3, r3, r1, lsr #8
 8000bae:	b2db      	uxtb	r3, r3
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8000bb0:	5cd3      	ldrb	r3, [r2, r3]
 8000bb2:	ea83 4311 	eor.w	r3, r3, r1, lsr #16
 8000bb6:	b2db      	uxtb	r3, r3
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 24U) & 0xffU)];
 8000bb8:	5cd3      	ldrb	r3, [r2, r3]
 8000bba:	ea83 6311 	eor.w	r3, r3, r1, lsr #24
        if (ASPEP_CheckHeaderCRC(*(uint32_t *)pHandle->rxHeader) == true) //cstat !MISRAC2012-Rule-11.3
 8000bbe:	5cd3      	ldrb	r3, [r2, r3]
 8000bc0:	b95b      	cbnz	r3, 8000bda <ASPEP_HWDataReceivedIT+0x52>
          pHandle->rxPacketType = (ASPEP_packetType)(((uint32_t)pHandle->rxHeader[0]) & ID_MASK);
 8000bc2:	7f03      	ldrb	r3, [r0, #28]
 8000bc4:	f003 030f 	and.w	r3, r3, #15
 8000bc8:	2b06      	cmp	r3, #6
 8000bca:	6683      	str	r3, [r0, #104]	; 0x68
          switch (pHandle->rxPacketType)
 8000bcc:	d809      	bhi.n	8000be2 <ASPEP_HWDataReceivedIT+0x5a>
 8000bce:	2b04      	cmp	r3, #4
 8000bd0:	d81e      	bhi.n	8000c10 <ASPEP_HWDataReceivedIT+0x88>
              pHandle->badPacketFlag = ASPEP_BAD_PACKET_TYPE;
 8000bd2:	2301      	movs	r3, #1
 8000bd4:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
}
 8000bd8:	bd10      	pop	{r4, pc}
          pHandle->badPacketFlag = ASPEP_BAD_CRC_HEADER;
 8000bda:	2304      	movs	r3, #4
 8000bdc:	f880 3062 	strb.w	r3, [r0, #98]	; 0x62
}
 8000be0:	bd10      	pop	{r4, pc}
 8000be2:	2b09      	cmp	r3, #9
 8000be4:	d1f5      	bne.n	8000bd2 <ASPEP_HWDataReceivedIT+0x4a>
              pHandle->rxLength = (uint16_t)((*((uint16_t *)pHandle->rxHeader) & 0x1FFF0U) >> (uint16_t)4);
 8000be6:	8b83      	ldrh	r3, [r0, #28]
 8000be8:	091b      	lsrs	r3, r3, #4
 8000bea:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
              if (0U == pHandle->rxLength) /* data packet with length 0 is a valid packet */
 8000bee:	b17b      	cbz	r3, 8000c10 <ASPEP_HWDataReceivedIT+0x88>
              else if (pHandle->rxLength <= pHandle->maxRXPayload)
 8000bf0:	f8b0 205e 	ldrh.w	r2, [r0, #94]	; 0x5e
 8000bf4:	429a      	cmp	r2, r3
 8000bf6:	d30f      	bcc.n	8000c18 <ASPEP_HWDataReceivedIT+0x90>
                pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxBuffer,  /* need to read + 2 bytes CRC*/
 8000bf8:	f890 206c 	ldrb.w	r2, [r0, #108]	; 0x6c
 8000bfc:	6981      	ldr	r1, [r0, #24]
 8000bfe:	6940      	ldr	r0, [r0, #20]
 8000c00:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8000c04:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000c06:	4798      	blx	r3
                pHandle->ASPEP_TL_State = WAITING_PAYLOAD;
 8000c08:	2301      	movs	r3, #1
 8000c0a:	f884 3065 	strb.w	r3, [r4, #101]	; 0x65
}
 8000c0e:	bd10      	pop	{r4, pc}
              pHandle->NewPacketAvailable = true;
 8000c10:	2301      	movs	r3, #1
 8000c12:	f884 3061 	strb.w	r3, [r4, #97]	; 0x61
}
 8000c16:	bd10      	pop	{r4, pc}
                pHandle->badPacketFlag = ASPEP_BAD_PACKET_SIZE;
 8000c18:	2302      	movs	r3, #2
 8000c1a:	f880 3062 	strb.w	r3, [r0, #98]	; 0x62
}
 8000c1e:	bd10      	pop	{r4, pc}
 8000c20:	08009c88 	.word	0x08009c88

08000c24 <ASPEP_HWDMAReset>:
  * @brief  Resets DMA after debugger has stopped the MCU.
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_HWDMAReset(ASPEP_Handle_t *pHandle)
{
 8000c24:	4601      	mov	r1, r0
  {
#endif
    /* We must reset the RX state machine to be sure to not be in Waiting packet state */
    /* Otherwise the arrival of a new packet will trigger a NewPacketAvailable despite */
    /* the fact that bytes have been lost because of overrun (debugger paused for instance) */
    pHandle->ASPEP_TL_State = WAITING_PACKET;
 8000c26:	2200      	movs	r2, #0
 8000c28:	f880 2065 	strb.w	r2, [r0, #101]	; 0x65
    pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000c2c:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8000c2e:	6940      	ldr	r0, [r0, #20]
 8000c30:	2204      	movs	r2, #4
 8000c32:	311c      	adds	r1, #28
 8000c34:	4718      	bx	r3
 8000c36:	bf00      	nop

08000c38 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c38:	b510      	push	{r4, lr}
 8000c3a:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c3c:	2238      	movs	r2, #56	; 0x38
 8000c3e:	2100      	movs	r1, #0
 8000c40:	a806      	add	r0, sp, #24
 8000c42:	f008 ffd3 	bl	8009bec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c46:	2000      	movs	r0, #0
 8000c48:	e9cd 0001 	strd	r0, r0, [sp, #4]
 8000c4c:	e9cd 0003 	strd	r0, r0, [sp, #12]
 8000c50:	9005      	str	r0, [sp, #20]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000c52:	f005 f915 	bl	8005e80 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c56:	2302      	movs	r3, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c58:	2001      	movs	r0, #1
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000c5a:	2255      	movs	r2, #85	; 0x55
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c5c:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8000c60:	e9cd 0106 	strd	r0, r1, [sp, #24]
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000c64:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c68:	2403      	movs	r4, #3
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 8000c6a:	2208      	movs	r2, #8
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c6c:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c6e:	e9cd 340d 	strd	r3, r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000c72:	e9cd 2311 	strd	r2, r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000c76:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c78:	f005 f980 	bl	8005f7c <HAL_RCC_OscConfig>
 8000c7c:	b108      	cbz	r0, 8000c82 <SystemClock_Config+0x4a>
  __ASM volatile ("cpsid i" : : : "memory");
 8000c7e:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c80:	e7fe      	b.n	8000c80 <SystemClock_Config+0x48>
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000c82:	2104      	movs	r1, #4
 8000c84:	4603      	mov	r3, r0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c86:	220f      	movs	r2, #15
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000c88:	eb0d 0001 	add.w	r0, sp, r1
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c8c:	e9cd 2401 	strd	r2, r4, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c90:	e9cd 3303 	strd	r3, r3, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c94:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000c96:	f005 fbf5 	bl	8006484 <HAL_RCC_ClockConfig>
 8000c9a:	b108      	cbz	r0, 8000ca0 <SystemClock_Config+0x68>
 8000c9c:	b672      	cpsid	i
  while (1)
 8000c9e:	e7fe      	b.n	8000c9e <SystemClock_Config+0x66>
  HAL_RCC_EnableCSS();
 8000ca0:	f005 fd1e 	bl	80066e0 <HAL_RCC_EnableCSS>
}
 8000ca4:	b014      	add	sp, #80	; 0x50
 8000ca6:	bd10      	pop	{r4, pc}

08000ca8 <main>:
{
 8000ca8:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cac:	2400      	movs	r4, #0
{
 8000cae:	b0ab      	sub	sp, #172	; 0xac
  HAL_Init();
 8000cb0:	f003 fd92 	bl	80047d8 <HAL_Init>
  SystemClock_Config();
 8000cb4:	f7ff ffc0 	bl	8000c38 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cb8:	e9cd 441d 	strd	r4, r4, [sp, #116]	; 0x74
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cbc:	4daa      	ldr	r5, [pc, #680]	; (8000f68 <main+0x2c0>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cbe:	941f      	str	r4, [sp, #124]	; 0x7c
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cc0:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 8000cc2:	48aa      	ldr	r0, [pc, #680]	; (8000f6c <main+0x2c4>)
  hadc1.Instance = ADC1;
 8000cc4:	f8df b2e0 	ldr.w	fp, [pc, #736]	; 8000fa8 <main+0x300>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cc8:	f043 0304 	orr.w	r3, r3, #4
 8000ccc:	64eb      	str	r3, [r5, #76]	; 0x4c
 8000cce:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8000cd0:	f003 0304 	and.w	r3, r3, #4
 8000cd4:	9304      	str	r3, [sp, #16]
 8000cd6:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000cd8:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8000cda:	f043 0320 	orr.w	r3, r3, #32
 8000cde:	64eb      	str	r3, [r5, #76]	; 0x4c
 8000ce0:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8000ce2:	f003 0320 	and.w	r3, r3, #32
 8000ce6:	9305      	str	r3, [sp, #20]
 8000ce8:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cea:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8000cec:	f043 0301 	orr.w	r3, r3, #1
 8000cf0:	64eb      	str	r3, [r5, #76]	; 0x4c
 8000cf2:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8000cf4:	f003 0301 	and.w	r3, r3, #1
 8000cf8:	9306      	str	r3, [sp, #24]
 8000cfa:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cfc:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8000cfe:	f043 0302 	orr.w	r3, r3, #2
 8000d02:	64eb      	str	r3, [r5, #76]	; 0x4c
 8000d04:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8000d06:	f003 0302 	and.w	r3, r3, #2
 8000d0a:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Pin = Start_Stop_Pin;
 8000d0c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 8000d10:	a91b      	add	r1, sp, #108	; 0x6c
  GPIO_InitStruct.Pin = Start_Stop_Pin;
 8000d12:	931b      	str	r3, [sp, #108]	; 0x6c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000d14:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d18:	9a07      	ldr	r2, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000d1a:	931c      	str	r3, [sp, #112]	; 0x70
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 8000d1c:	f004 ff3a 	bl	8005b94 <HAL_GPIO_Init>
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000d20:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8000d22:	f043 0304 	orr.w	r3, r3, #4
 8000d26:	64ab      	str	r3, [r5, #72]	; 0x48
 8000d28:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8000d2a:	f003 0304 	and.w	r3, r3, #4
 8000d2e:	9302      	str	r3, [sp, #8]
 8000d30:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d32:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8000d34:	f043 0301 	orr.w	r3, r3, #1
 8000d38:	64ab      	str	r3, [r5, #72]	; 0x48
 8000d3a:	6cab      	ldr	r3, [r5, #72]	; 0x48
  ADC_MultiModeTypeDef multimode = {0};
 8000d3c:	940e      	str	r4, [sp, #56]	; 0x38
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d3e:	f003 0301 	and.w	r3, r3, #1
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000d42:	4621      	mov	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d44:	9303      	str	r3, [sp, #12]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000d46:	223c      	movs	r2, #60	; 0x3c
 8000d48:	a81b      	add	r0, sp, #108	; 0x6c
  ADC_MultiModeTypeDef multimode = {0};
 8000d4a:	e9cd 440f 	strd	r4, r4, [sp, #60]	; 0x3c
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d4e:	9b03      	ldr	r3, [sp, #12]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000d50:	f008 ff4c 	bl	8009bec <memset>
  ADC_ChannelConfTypeDef sConfig = {0};
 8000d54:	2220      	movs	r2, #32
 8000d56:	4621      	mov	r1, r4
 8000d58:	a813      	add	r0, sp, #76	; 0x4c
 8000d5a:	f008 ff47 	bl	8009bec <memset>
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8000d5e:	f44f 4700 	mov.w	r7, #32768	; 0x8000
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000d62:	e9cb 4401 	strd	r4, r4, [fp, #4]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d66:	e9cb 440b 	strd	r4, r4, [fp, #44]	; 0x2c
  hadc1.Init.GainCompensation = 0;
 8000d6a:	f8cb 4010 	str.w	r4, [fp, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000d6e:	f8ab 401c 	strh.w	r4, [fp, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000d72:	f88b 4024 	strb.w	r4, [fp, #36]	; 0x24
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000d76:	f88b 4038 	strb.w	r4, [fp, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000d7a:	f8cb 403c 	str.w	r4, [fp, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000d7e:	f88b 4040 	strb.w	r4, [fp, #64]	; 0x40
  hadc1.Instance = ADC1;
 8000d82:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d86:	2501      	movs	r5, #1
 8000d88:	2404      	movs	r4, #4
  hadc1.Init.NbrOfConversion = 2;
 8000d8a:	2602      	movs	r6, #2
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d8c:	4658      	mov	r0, fp
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d8e:	e9cb 5405 	strd	r5, r4, [fp, #20]
  hadc1.Instance = ADC1;
 8000d92:	f8cb 2000 	str.w	r2, [fp]
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8000d96:	f8cb 700c 	str.w	r7, [fp, #12]
  hadc1.Init.NbrOfConversion = 2;
 8000d9a:	f8cb 6020 	str.w	r6, [fp, #32]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d9e:	f003 fd57 	bl	8004850 <HAL_ADC_Init>
 8000da2:	b108      	cbz	r0, 8000da8 <main+0x100>
 8000da4:	b672      	cpsid	i
  while (1)
 8000da6:	e7fe      	b.n	8000da6 <main+0xfe>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000da8:	900e      	str	r0, [sp, #56]	; 0x38
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000daa:	a90e      	add	r1, sp, #56	; 0x38
 8000dac:	4658      	mov	r0, fp
 8000dae:	f004 fbad 	bl	800550c <HAL_ADCEx_MultiModeConfigChannel>
 8000db2:	b108      	cbz	r0, 8000db8 <main+0x110>
 8000db4:	b672      	cpsid	i
  while (1)
 8000db6:	e7fe      	b.n	8000db6 <main+0x10e>
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000db8:	4b6d      	ldr	r3, [pc, #436]	; (8000f70 <main+0x2c8>)
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000dba:	f8ad 0090 	strh.w	r0, [sp, #144]	; 0x90
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000dbe:	f04f 0a09 	mov.w	sl, #9
  sConfigInjected.InjectedOffset = 0;
 8000dc2:	e9cd 401f 	strd	r4, r0, [sp, #124]	; 0x7c
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000dc6:	e9cd 3a1b 	strd	r3, sl, [sp, #108]	; 0x6c
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000dca:	f88d 0092 	strb.w	r0, [sp, #146]	; 0x92
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8000dce:	f88d 009c 	strb.w	r0, [sp, #156]	; 0x9c
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000dd2:	f04f 087f 	mov.w	r8, #127	; 0x7f
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8000dd6:	f04f 0984 	mov.w	r9, #132	; 0x84
 8000dda:	2380      	movs	r3, #128	; 0x80
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000ddc:	a91b      	add	r1, sp, #108	; 0x6c
 8000dde:	4658      	mov	r0, fp
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8000de0:	e9cd 9325 	strd	r9, r3, [sp, #148]	; 0x94
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 8000de4:	951d      	str	r5, [sp, #116]	; 0x74
  sConfigInjected.InjectedNbrOfConversion = 2;
 8000de6:	9623      	str	r6, [sp, #140]	; 0x8c
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000de8:	f8cd 8078 	str.w	r8, [sp, #120]	; 0x78
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000dec:	f004 f89a 	bl	8004f24 <HAL_ADCEx_InjectedConfigChannel>
 8000df0:	b108      	cbz	r0, 8000df6 <main+0x14e>
 8000df2:	b672      	cpsid	i
  while (1)
 8000df4:	e7fe      	b.n	8000df4 <main+0x14c>
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8000df6:	4a5f      	ldr	r2, [pc, #380]	; (8000f74 <main+0x2cc>)
 8000df8:	f240 130f 	movw	r3, #271	; 0x10f
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000dfc:	a91b      	add	r1, sp, #108	; 0x6c
 8000dfe:	4658      	mov	r0, fp
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8000e00:	e9cd 231b 	strd	r2, r3, [sp, #108]	; 0x6c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000e04:	f004 f88e 	bl	8004f24 <HAL_ADCEx_InjectedConfigChannel>
 8000e08:	b108      	cbz	r0, 8000e0e <main+0x166>
 8000e0a:	b672      	cpsid	i
  while (1)
 8000e0c:	e7fe      	b.n	8000e0c <main+0x164>
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000e0e:	4b5a      	ldr	r3, [pc, #360]	; (8000f78 <main+0x2d0>)
  sConfig.Offset = 0;
 8000e10:	9018      	str	r0, [sp, #96]	; 0x60
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000e12:	2206      	movs	r2, #6
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e14:	a913      	add	r1, sp, #76	; 0x4c
 8000e16:	4658      	mov	r0, fp
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000e18:	e9cd 4815 	strd	r4, r8, [sp, #84]	; 0x54
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000e1c:	e9cd 3213 	strd	r3, r2, [sp, #76]	; 0x4c
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000e20:	9417      	str	r4, [sp, #92]	; 0x5c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e22:	f003 fe19 	bl	8004a58 <HAL_ADC_ConfigChannel>
 8000e26:	b108      	cbz	r0, 8000e2c <main+0x184>
 8000e28:	b672      	cpsid	i
  while (1)
 8000e2a:	e7fe      	b.n	8000e2a <main+0x182>
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e2c:	4658      	mov	r0, fp
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000e2e:	f8df b17c 	ldr.w	fp, [pc, #380]	; 8000fac <main+0x304>
 8000e32:	230c      	movs	r3, #12
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e34:	a913      	add	r1, sp, #76	; 0x4c
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000e36:	e9cd b313 	strd	fp, r3, [sp, #76]	; 0x4c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e3a:	f003 fe0d 	bl	8004a58 <HAL_ADC_ConfigChannel>
 8000e3e:	4601      	mov	r1, r0
 8000e40:	b108      	cbz	r0, 8000e46 <main+0x19e>
 8000e42:	b672      	cpsid	i
  while (1)
 8000e44:	e7fe      	b.n	8000e44 <main+0x19c>
  hadc2.Instance = ADC2;
 8000e46:	f8df b168 	ldr.w	fp, [pc, #360]	; 8000fb0 <main+0x308>
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000e4a:	9001      	str	r0, [sp, #4]
 8000e4c:	223c      	movs	r2, #60	; 0x3c
 8000e4e:	a81b      	add	r0, sp, #108	; 0x6c
 8000e50:	f008 fecc 	bl	8009bec <memset>
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000e54:	9901      	ldr	r1, [sp, #4]
  hadc2.Instance = ADC2;
 8000e56:	4a49      	ldr	r2, [pc, #292]	; (8000f7c <main+0x2d4>)
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000e58:	f8ab 101c 	strh.w	r1, [fp, #28]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000e5c:	4658      	mov	r0, fp
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000e5e:	e9cb 1101 	strd	r1, r1, [fp, #4]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000e62:	e9cb 1504 	strd	r1, r5, [fp, #16]
  hadc2.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8000e66:	f8cb 700c 	str.w	r7, [fp, #12]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e6a:	f8cb 4018 	str.w	r4, [fp, #24]
  hadc2.Init.NbrOfConversion = 1;
 8000e6e:	f8cb 5020 	str.w	r5, [fp, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000e72:	f88b 1024 	strb.w	r1, [fp, #36]	; 0x24
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000e76:	f88b 1038 	strb.w	r1, [fp, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000e7a:	f8cb 103c 	str.w	r1, [fp, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8000e7e:	f88b 1040 	strb.w	r1, [fp, #64]	; 0x40
  hadc2.Instance = ADC2;
 8000e82:	f8cb 2000 	str.w	r2, [fp]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000e86:	f003 fce3 	bl	8004850 <HAL_ADC_Init>
 8000e8a:	b108      	cbz	r0, 8000e90 <main+0x1e8>
 8000e8c:	b672      	cpsid	i
  while (1)
 8000e8e:	e7fe      	b.n	8000e8e <main+0x1e6>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8000e90:	4b37      	ldr	r3, [pc, #220]	; (8000f70 <main+0x2c8>)
  sConfigInjected.InjectedOffset = 0;
 8000e92:	9020      	str	r0, [sp, #128]	; 0x80
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000e94:	e9cd 3a1b 	strd	r3, sl, [sp, #108]	; 0x6c
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000e98:	f8ad 0090 	strh.w	r0, [sp, #144]	; 0x90
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8000e9c:	2380      	movs	r3, #128	; 0x80
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000e9e:	f88d 0092 	strb.w	r0, [sp, #146]	; 0x92
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8000ea2:	f88d 009c 	strb.w	r0, [sp, #156]	; 0x9c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000ea6:	a91b      	add	r1, sp, #108	; 0x6c
 8000ea8:	4658      	mov	r0, fp
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000eaa:	e9cd 581d 	strd	r5, r8, [sp, #116]	; 0x74
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8000eae:	941f      	str	r4, [sp, #124]	; 0x7c
  sConfigInjected.InjectedNbrOfConversion = 2;
 8000eb0:	9623      	str	r6, [sp, #140]	; 0x8c
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_CC4;
 8000eb2:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8000eb6:	9326      	str	r3, [sp, #152]	; 0x98
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000eb8:	f004 f834 	bl	8004f24 <HAL_ADCEx_InjectedConfigChannel>
 8000ebc:	b108      	cbz	r0, 8000ec2 <main+0x21a>
 8000ebe:	b672      	cpsid	i
  while (1)
 8000ec0:	e7fe      	b.n	8000ec0 <main+0x218>
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8000ec2:	f240 130f 	movw	r3, #271	; 0x10f
 8000ec6:	931c      	str	r3, [sp, #112]	; 0x70
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000ec8:	a91b      	add	r1, sp, #108	; 0x6c
  sConfigInjected.InjectedChannel = ADC_CHANNEL_VOPAMP3_ADC2;
 8000eca:	4b2d      	ldr	r3, [pc, #180]	; (8000f80 <main+0x2d8>)
 8000ecc:	931b      	str	r3, [sp, #108]	; 0x6c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000ece:	4658      	mov	r0, fp
 8000ed0:	f004 f828 	bl	8004f24 <HAL_ADCEx_InjectedConfigChannel>
 8000ed4:	b108      	cbz	r0, 8000eda <main+0x232>
 8000ed6:	b672      	cpsid	i
  while (1)
 8000ed8:	e7fe      	b.n	8000ed8 <main+0x230>
  hcomp1.Instance = COMP1;
 8000eda:	4b2a      	ldr	r3, [pc, #168]	; (8000f84 <main+0x2dc>)
 8000edc:	4a2a      	ldr	r2, [pc, #168]	; (8000f88 <main+0x2e0>)
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8000ede:	6058      	str	r0, [r3, #4]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000ee0:	e9c3 0003 	strd	r0, r0, [r3, #12]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000ee4:	e9c3 0005 	strd	r0, r0, [r3, #20]
  hcomp1.Instance = COMP1;
 8000ee8:	601a      	str	r2, [r3, #0]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8000eea:	4618      	mov	r0, r3
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH1;
 8000eec:	2240      	movs	r2, #64	; 0x40
 8000eee:	609a      	str	r2, [r3, #8]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8000ef0:	f004 fb78 	bl	80055e4 <HAL_COMP_Init>
 8000ef4:	b108      	cbz	r0, 8000efa <main+0x252>
 8000ef6:	b672      	cpsid	i
  while (1)
 8000ef8:	e7fe      	b.n	8000ef8 <main+0x250>
  hcomp2.Instance = COMP2;
 8000efa:	4824      	ldr	r0, [pc, #144]	; (8000f8c <main+0x2e4>)
  hcomp2.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8000efc:	f8df e0b4 	ldr.w	lr, [pc, #180]	; 8000fb4 <main+0x30c>
 8000f00:	2300      	movs	r3, #0
  hcomp2.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH2;
 8000f02:	2440      	movs	r4, #64	; 0x40
  hcomp2.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8000f04:	e9c0 e300 	strd	lr, r3, [r0]
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000f08:	e9c0 3303 	strd	r3, r3, [r0, #12]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000f0c:	e9c0 3305 	strd	r3, r3, [r0, #20]
  hcomp2.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH2;
 8000f10:	6084      	str	r4, [r0, #8]
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 8000f12:	f004 fb67 	bl	80055e4 <HAL_COMP_Init>
 8000f16:	4603      	mov	r3, r0
 8000f18:	b108      	cbz	r0, 8000f1e <main+0x276>
 8000f1a:	b672      	cpsid	i
  while (1)
 8000f1c:	e7fe      	b.n	8000f1c <main+0x274>
  hcomp4.Instance = COMP4;
 8000f1e:	481c      	ldr	r0, [pc, #112]	; (8000f90 <main+0x2e8>)
  hcomp4.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH2;
 8000f20:	e9c0 3401 	strd	r3, r4, [r0, #4]
  hcomp4.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000f24:	e9c0 3303 	strd	r3, r3, [r0, #12]
  hcomp4.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000f28:	e9c0 3305 	strd	r3, r3, [r0, #20]
  hcomp4.Instance = COMP4;
 8000f2c:	4b19      	ldr	r3, [pc, #100]	; (8000f94 <main+0x2ec>)
 8000f2e:	6003      	str	r3, [r0, #0]
  if (HAL_COMP_Init(&hcomp4) != HAL_OK)
 8000f30:	f004 fb58 	bl	80055e4 <HAL_COMP_Init>
 8000f34:	b108      	cbz	r0, 8000f3a <main+0x292>
 8000f36:	b672      	cpsid	i
  while (1)
 8000f38:	e7fe      	b.n	8000f38 <main+0x290>
  hcordic.Instance = CORDIC;
 8000f3a:	4817      	ldr	r0, [pc, #92]	; (8000f98 <main+0x2f0>)
 8000f3c:	4b17      	ldr	r3, [pc, #92]	; (8000f9c <main+0x2f4>)
 8000f3e:	6003      	str	r3, [r0, #0]
  if (HAL_CORDIC_Init(&hcordic) != HAL_OK)
 8000f40:	f004 fbf8 	bl	8005734 <HAL_CORDIC_Init>
 8000f44:	4601      	mov	r1, r0
 8000f46:	b108      	cbz	r0, 8000f4c <main+0x2a4>
 8000f48:	b672      	cpsid	i
  while (1)
 8000f4a:	e7fe      	b.n	8000f4a <main+0x2a2>
  hdac3.Instance = DAC3;
 8000f4c:	4d14      	ldr	r5, [pc, #80]	; (8000fa0 <main+0x2f8>)
  DAC_ChannelConfTypeDef sConfig = {0};
 8000f4e:	2230      	movs	r2, #48	; 0x30
 8000f50:	a81b      	add	r0, sp, #108	; 0x6c
 8000f52:	f008 fe4b 	bl	8009bec <memset>
  hdac3.Instance = DAC3;
 8000f56:	4b13      	ldr	r3, [pc, #76]	; (8000fa4 <main+0x2fc>)
 8000f58:	602b      	str	r3, [r5, #0]
  if (HAL_DAC_Init(&hdac3) != HAL_OK)
 8000f5a:	4628      	mov	r0, r5
 8000f5c:	f004 fc82 	bl	8005864 <HAL_DAC_Init>
 8000f60:	4602      	mov	r2, r0
 8000f62:	b348      	cbz	r0, 8000fb8 <main+0x310>
 8000f64:	b672      	cpsid	i
  while (1)
 8000f66:	e7fe      	b.n	8000f66 <main+0x2be>
 8000f68:	40021000 	.word	0x40021000
 8000f6c:	48000800 	.word	0x48000800
 8000f70:	0c900008 	.word	0x0c900008
 8000f74:	32601000 	.word	0x32601000
 8000f78:	04300002 	.word	0x04300002
 8000f7c:	50000100 	.word	0x50000100
 8000f80:	cb8c0000 	.word	0xcb8c0000
 8000f84:	200005c4 	.word	0x200005c4
 8000f88:	40010200 	.word	0x40010200
 8000f8c:	200005e8 	.word	0x200005e8
 8000f90:	2000060c 	.word	0x2000060c
 8000f94:	4001020c 	.word	0x4001020c
 8000f98:	20000630 	.word	0x20000630
 8000f9c:	40020c00 	.word	0x40020c00
 8000fa0:	20000658 	.word	0x20000658
 8000fa4:	50001000 	.word	0x50001000
 8000fa8:	200004ec 	.word	0x200004ec
 8000fac:	14f00020 	.word	0x14f00020
 8000fb0:	20000558 	.word	0x20000558
 8000fb4:	40010204 	.word	0x40010204
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8000fb8:	2302      	movs	r3, #2
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000fba:	e9cd 001d 	strd	r0, r0, [sp, #116]	; 0x74
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8000fbe:	f8ad 0070 	strh.w	r0, [sp, #112]	; 0x70
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8000fc2:	901f      	str	r0, [sp, #124]	; 0x7c
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000fc4:	9022      	str	r0, [sp, #136]	; 0x88
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000fc6:	a91b      	add	r1, sp, #108	; 0x6c
 8000fc8:	4628      	mov	r0, r5
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 8000fca:	e9cd 3320 	strd	r3, r3, [sp, #128]	; 0x80
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8000fce:	931b      	str	r3, [sp, #108]	; 0x6c
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000fd0:	f004 fc5e 	bl	8005890 <HAL_DAC_ConfigChannel>
 8000fd4:	b108      	cbz	r0, 8000fda <main+0x332>
 8000fd6:	b672      	cpsid	i
  while (1)
 8000fd8:	e7fe      	b.n	8000fd8 <main+0x330>
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8000fda:	4628      	mov	r0, r5
 8000fdc:	2210      	movs	r2, #16
 8000fde:	a91b      	add	r1, sp, #108	; 0x6c
 8000fe0:	f004 fc56 	bl	8005890 <HAL_DAC_ConfigChannel>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	b108      	cbz	r0, 8000fec <main+0x344>
 8000fe8:	b672      	cpsid	i
  while (1)
 8000fea:	e7fe      	b.n	8000fea <main+0x342>
  hopamp1.Instance = OPAMP1;
 8000fec:	48a7      	ldr	r0, [pc, #668]	; (800128c <main+0x5e4>)
  hopamp1.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 8000fee:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  hopamp1.Init.Mode = OPAMP_PGA_MODE;
 8000ff2:	e9c0 3401 	strd	r3, r4, [r0, #4]
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8000ff6:	6103      	str	r3, [r0, #16]
  hopamp1.Init.InternalOutput = DISABLE;
 8000ff8:	7503      	strb	r3, [r0, #20]
  hopamp1.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8000ffa:	6183      	str	r3, [r0, #24]
  hopamp1.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8000ffc:	62c3      	str	r3, [r0, #44]	; 0x2c
  hopamp1.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 8000ffe:	f44f 4540 	mov.w	r5, #49152	; 0xc000
  hopamp1.Instance = OPAMP1;
 8001002:	4ba3      	ldr	r3, [pc, #652]	; (8001290 <main+0x5e8>)
 8001004:	6003      	str	r3, [r0, #0]
  hopamp1.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 8001006:	e9c0 6509 	strd	r6, r5, [r0, #36]	; 0x24
  if (HAL_OPAMP_Init(&hopamp1) != HAL_OK)
 800100a:	f004 febd 	bl	8005d88 <HAL_OPAMP_Init>
 800100e:	4603      	mov	r3, r0
 8001010:	b108      	cbz	r0, 8001016 <main+0x36e>
 8001012:	b672      	cpsid	i
  while (1)
 8001014:	e7fe      	b.n	8001014 <main+0x36c>
  hopamp2.Instance = OPAMP2;
 8001016:	489f      	ldr	r0, [pc, #636]	; (8001294 <main+0x5ec>)
  hopamp2.Init.Mode = OPAMP_PGA_MODE;
 8001018:	e9c0 3401 	strd	r3, r4, [r0, #4]
  hopamp2.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 800101c:	6103      	str	r3, [r0, #16]
  hopamp2.Init.InternalOutput = DISABLE;
 800101e:	7503      	strb	r3, [r0, #20]
  hopamp2.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8001020:	6183      	str	r3, [r0, #24]
  hopamp2.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8001022:	62c3      	str	r3, [r0, #44]	; 0x2c
  hopamp2.Instance = OPAMP2;
 8001024:	4b9c      	ldr	r3, [pc, #624]	; (8001298 <main+0x5f0>)
 8001026:	6003      	str	r3, [r0, #0]
  hopamp2.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 8001028:	e9c0 6509 	strd	r6, r5, [r0, #36]	; 0x24
  if (HAL_OPAMP_Init(&hopamp2) != HAL_OK)
 800102c:	f004 feac 	bl	8005d88 <HAL_OPAMP_Init>
 8001030:	b108      	cbz	r0, 8001036 <main+0x38e>
 8001032:	b672      	cpsid	i
  while (1)
 8001034:	e7fe      	b.n	8001034 <main+0x38c>
  hopamp3.Instance = OPAMP3;
 8001036:	4b99      	ldr	r3, [pc, #612]	; (800129c <main+0x5f4>)
 8001038:	4a99      	ldr	r2, [pc, #612]	; (80012a0 <main+0x5f8>)
  hopamp3.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 800103a:	6058      	str	r0, [r3, #4]
  hopamp3.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 800103c:	e9c3 6509 	strd	r6, r5, [r3, #36]	; 0x24
  hopamp3.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8001040:	6118      	str	r0, [r3, #16]
  hopamp3.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8001042:	6198      	str	r0, [r3, #24]
  hopamp3.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8001044:	62d8      	str	r0, [r3, #44]	; 0x2c
  hopamp3.Init.InternalOutput = ENABLE;
 8001046:	2501      	movs	r5, #1
  if (HAL_OPAMP_Init(&hopamp3) != HAL_OK)
 8001048:	4618      	mov	r0, r3
  hopamp3.Init.Mode = OPAMP_PGA_MODE;
 800104a:	609c      	str	r4, [r3, #8]
  hopamp3.Instance = OPAMP3;
 800104c:	601a      	str	r2, [r3, #0]
  hopamp3.Init.InternalOutput = ENABLE;
 800104e:	751d      	strb	r5, [r3, #20]
  if (HAL_OPAMP_Init(&hopamp3) != HAL_OK)
 8001050:	f004 fe9a 	bl	8005d88 <HAL_OPAMP_Init>
 8001054:	4604      	mov	r4, r0
 8001056:	b108      	cbz	r0, 800105c <main+0x3b4>
 8001058:	b672      	cpsid	i
  while (1)
 800105a:	e7fe      	b.n	800105a <main+0x3b2>
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800105c:	e9cd 000e 	strd	r0, r0, [sp, #56]	; 0x38
 8001060:	e9cd 0010 	strd	r0, r0, [sp, #64]	; 0x40
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001064:	e9cd 0013 	strd	r0, r0, [sp, #76]	; 0x4c
 8001068:	e9cd 0015 	strd	r0, r0, [sp, #84]	; 0x54
 800106c:	e9cd 0017 	strd	r0, r0, [sp, #92]	; 0x5c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001070:	e9cd 0009 	strd	r0, r0, [sp, #36]	; 0x24
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 8001074:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001078:	9012      	str	r0, [sp, #72]	; 0x48
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800107a:	9008      	str	r0, [sp, #32]
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 800107c:	900b      	str	r0, [sp, #44]	; 0x2c
  TIM_OC_InitTypeDef sConfigOC = {0};
 800107e:	9019      	str	r0, [sp, #100]	; 0x64
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001080:	4601      	mov	r1, r0
 8001082:	2234      	movs	r2, #52	; 0x34
 8001084:	a81b      	add	r0, sp, #108	; 0x6c
 8001086:	f008 fdb1 	bl	8009bec <memset>
  htim1.Instance = TIM1;
 800108a:	4886      	ldr	r0, [pc, #536]	; (80012a4 <main+0x5fc>)
 800108c:	4b86      	ldr	r3, [pc, #536]	; (80012a8 <main+0x600>)
 800108e:	6003      	str	r3, [r0, #0]
  htim1.Init.Period = ((PWM_PERIOD_CYCLES) / 2);
 8001090:	f04f 0c20 	mov.w	ip, #32
 8001094:	f640 3311 	movw	r3, #2833	; 0xb11
 8001098:	e9c0 c302 	strd	ip, r3, [r0, #8]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 800109c:	f44f 7380 	mov.w	r3, #256	; 0x100
  htim1.Init.RepetitionCounter = (REP_COUNTER);
 80010a0:	6145      	str	r5, [r0, #20]
  htim1.Init.Prescaler = ((TIM_CLOCK_DIVIDER) - 1);
 80010a2:	6044      	str	r4, [r0, #4]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010a4:	6184      	str	r4, [r0, #24]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 80010a6:	6103      	str	r3, [r0, #16]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80010a8:	f005 fd2a 	bl	8006b00 <HAL_TIM_Base_Init>
 80010ac:	b108      	cbz	r0, 80010b2 <main+0x40a>
 80010ae:	b672      	cpsid	i
  while (1)
 80010b0:	e7fe      	b.n	80010b0 <main+0x408>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80010b2:	487c      	ldr	r0, [pc, #496]	; (80012a4 <main+0x5fc>)
 80010b4:	f005 fdae 	bl	8006c14 <HAL_TIM_PWM_Init>
 80010b8:	b108      	cbz	r0, 80010be <main+0x416>
 80010ba:	b672      	cpsid	i
  while (1)
 80010bc:	e7fe      	b.n	80010bc <main+0x414>
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 80010be:	2306      	movs	r3, #6
 80010c0:	2610      	movs	r6, #16
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 80010c2:	4878      	ldr	r0, [pc, #480]	; (80012a4 <main+0x5fc>)
 80010c4:	a90e      	add	r1, sp, #56	; 0x38
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 80010c6:	e9cd 360e 	strd	r3, r6, [sp, #56]	; 0x38
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 80010ca:	f005 fe2b 	bl	8006d24 <HAL_TIM_SlaveConfigSynchro>
 80010ce:	b108      	cbz	r0, 80010d4 <main+0x42c>
 80010d0:	b672      	cpsid	i
  while (1)
 80010d2:	e7fe      	b.n	80010d2 <main+0x42a>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010d4:	e9cd 0009 	strd	r0, r0, [sp, #36]	; 0x24
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 80010d8:	2470      	movs	r4, #112	; 0x70
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80010da:	4872      	ldr	r0, [pc, #456]	; (80012a4 <main+0x5fc>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 80010dc:	9408      	str	r4, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80010de:	a908      	add	r1, sp, #32
 80010e0:	f005 fffe 	bl	80070e0 <HAL_TIMEx_MasterConfigSynchronization>
 80010e4:	b108      	cbz	r0, 80010ea <main+0x442>
 80010e6:	b672      	cpsid	i
  while (1)
 80010e8:	e7fe      	b.n	80010e8 <main+0x440>
  sBreakInputConfig.Enable = TIM_BREAKINPUTSOURCE_ENABLE;
 80010ea:	2101      	movs	r1, #1
  sBreakInputConfig.Polarity = TIM_BREAKINPUTSOURCE_POLARITY_HIGH;
 80010ec:	900d      	str	r0, [sp, #52]	; 0x34
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP1;
 80010ee:	2302      	movs	r3, #2
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 80010f0:	486c      	ldr	r0, [pc, #432]	; (80012a4 <main+0x5fc>)
  sBreakInputConfig.Enable = TIM_BREAKINPUTSOURCE_ENABLE;
 80010f2:	910c      	str	r1, [sp, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 80010f4:	aa0b      	add	r2, sp, #44	; 0x2c
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP1;
 80010f6:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 80010f8:	f006 f88a 	bl	8007210 <HAL_TIMEx_ConfigBreakInput>
 80010fc:	2101      	movs	r1, #1
 80010fe:	b108      	cbz	r0, 8001104 <main+0x45c>
 8001100:	b672      	cpsid	i
  while (1)
 8001102:	e7fe      	b.n	8001102 <main+0x45a>
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 8001104:	4867      	ldr	r0, [pc, #412]	; (80012a4 <main+0x5fc>)
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP2;
 8001106:	2504      	movs	r5, #4
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 8001108:	aa0b      	add	r2, sp, #44	; 0x2c
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP2;
 800110a:	950b      	str	r5, [sp, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 800110c:	f006 f880 	bl	8007210 <HAL_TIMEx_ConfigBreakInput>
 8001110:	2101      	movs	r1, #1
 8001112:	b108      	cbz	r0, 8001118 <main+0x470>
 8001114:	b672      	cpsid	i
  while (1)
 8001116:	e7fe      	b.n	8001116 <main+0x46e>
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 8001118:	aa0b      	add	r2, sp, #44	; 0x2c
 800111a:	4862      	ldr	r0, [pc, #392]	; (80012a4 <main+0x5fc>)
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP4;
 800111c:	960b      	str	r6, [sp, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 800111e:	f006 f877 	bl	8007210 <HAL_TIMEx_ConfigBreakInput>
 8001122:	4602      	mov	r2, r0
 8001124:	b108      	cbz	r0, 800112a <main+0x482>
 8001126:	b672      	cpsid	i
  while (1)
 8001128:	e7fe      	b.n	8001128 <main+0x480>
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800112a:	e9cd 0015 	strd	r0, r0, [sp, #84]	; 0x54
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800112e:	e9cd 0017 	strd	r0, r0, [sp, #92]	; 0x5c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001132:	9019      	str	r0, [sp, #100]	; 0x64
  sConfigOC.Pulse = ((PWM_PERIOD_CYCLES) / 4);
 8001134:	2660      	movs	r6, #96	; 0x60
 8001136:	f44f 63b1 	mov.w	r3, #1416	; 0x588
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800113a:	485a      	ldr	r0, [pc, #360]	; (80012a4 <main+0x5fc>)
 800113c:	a913      	add	r1, sp, #76	; 0x4c
  sConfigOC.Pulse = ((PWM_PERIOD_CYCLES) / 4);
 800113e:	e9cd 6313 	strd	r6, r3, [sp, #76]	; 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001142:	f005 fecb 	bl	8006edc <HAL_TIM_PWM_ConfigChannel>
 8001146:	b108      	cbz	r0, 800114c <main+0x4a4>
 8001148:	b672      	cpsid	i
  while (1)
 800114a:	e7fe      	b.n	800114a <main+0x4a2>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800114c:	4855      	ldr	r0, [pc, #340]	; (80012a4 <main+0x5fc>)
 800114e:	462a      	mov	r2, r5
 8001150:	a913      	add	r1, sp, #76	; 0x4c
 8001152:	f005 fec3 	bl	8006edc <HAL_TIM_PWM_ConfigChannel>
 8001156:	b108      	cbz	r0, 800115c <main+0x4b4>
 8001158:	b672      	cpsid	i
  while (1)
 800115a:	e7fe      	b.n	800115a <main+0x4b2>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800115c:	4851      	ldr	r0, [pc, #324]	; (80012a4 <main+0x5fc>)
 800115e:	2208      	movs	r2, #8
 8001160:	a913      	add	r1, sp, #76	; 0x4c
 8001162:	f005 febb 	bl	8006edc <HAL_TIM_PWM_ConfigChannel>
 8001166:	b108      	cbz	r0, 800116c <main+0x4c4>
 8001168:	b672      	cpsid	i
  while (1)
 800116a:	e7fe      	b.n	800116a <main+0x4c2>
  sConfigOC.Pulse = (((PWM_PERIOD_CYCLES) / 2) - (HTMIN));
 800116c:	f44f 6331 	mov.w	r3, #2832	; 0xb10
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001170:	484c      	ldr	r0, [pc, #304]	; (80012a4 <main+0x5fc>)
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8001172:	9413      	str	r4, [sp, #76]	; 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001174:	a913      	add	r1, sp, #76	; 0x4c
 8001176:	220c      	movs	r2, #12
  sConfigOC.Pulse = (((PWM_PERIOD_CYCLES) / 2) - (HTMIN));
 8001178:	9314      	str	r3, [sp, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800117a:	f005 feaf 	bl	8006edc <HAL_TIM_PWM_ConfigChannel>
 800117e:	b108      	cbz	r0, 8001184 <main+0x4dc>
 8001180:	b672      	cpsid	i
  while (1)
 8001182:	e7fe      	b.n	8001182 <main+0x4da>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8001184:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001188:	921b      	str	r2, [sp, #108]	; 0x6c
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 800118a:	f44f 6280 	mov.w	r2, #1024	; 0x400
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800118e:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 8001190:	921c      	str	r2, [sp, #112]	; 0x70
  sBreakDeadTimeConfig.DeadTime = ((DEAD_TIME_COUNTS) / 2);
 8001192:	223f      	movs	r2, #63	; 0x3f
 8001194:	e9cd 321d 	strd	r3, r2, [sp, #116]	; 0x74
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001198:	f44f 5480 	mov.w	r4, #4096	; 0x1000
 800119c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80011a0:	e9cd 421f 	strd	r4, r2, [sp, #124]	; 0x7c
  sBreakDeadTimeConfig.BreakFilter = 3;
 80011a4:	2603      	movs	r6, #3
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80011a6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80011aa:	483e      	ldr	r0, [pc, #248]	; (80012a4 <main+0x5fc>)
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80011ac:	9327      	str	r3, [sp, #156]	; 0x9c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80011ae:	a91b      	add	r1, sp, #108	; 0x6c
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80011b0:	e9cd 6321 	strd	r6, r3, [sp, #132]	; 0x84
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80011b4:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80011b8:	e9cd 6325 	strd	r6, r3, [sp, #148]	; 0x94
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80011bc:	f005 ffda 	bl	8007174 <HAL_TIMEx_ConfigBreakDeadTime>
 80011c0:	4605      	mov	r5, r0
 80011c2:	b108      	cbz	r0, 80011c8 <main+0x520>
 80011c4:	b672      	cpsid	i
  while (1)
 80011c6:	e7fe      	b.n	80011c6 <main+0x51e>
  HAL_TIM_MspPostInit(&htim1);
 80011c8:	4836      	ldr	r0, [pc, #216]	; (80012a4 <main+0x5fc>)
  huart2.Instance = USART2;
 80011ca:	4c38      	ldr	r4, [pc, #224]	; (80012ac <main+0x604>)
  HAL_TIM_MspPostInit(&htim1);
 80011cc:	f003 f87a 	bl	80042c4 <HAL_TIM_MspPostInit>
  huart2.Init.BaudRate = 1843200;
 80011d0:	4a37      	ldr	r2, [pc, #220]	; (80012b0 <main+0x608>)
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011d2:	62a5      	str	r5, [r4, #40]	; 0x28
  huart2.Init.BaudRate = 1843200;
 80011d4:	f44f 13e1 	mov.w	r3, #1843200	; 0x1c2000
 80011d8:	e9c4 2300 	strd	r2, r3, [r4]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011dc:	4620      	mov	r0, r4
  huart2.Init.Mode = UART_MODE_TX_RX;
 80011de:	230c      	movs	r3, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 80011e0:	e9c4 5502 	strd	r5, r5, [r4, #8]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80011e4:	e9c4 5304 	strd	r5, r3, [r4, #16]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80011e8:	e9c4 5506 	strd	r5, r5, [r4, #24]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80011ec:	e9c4 5508 	strd	r5, r5, [r4, #32]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011f0:	f006 faa8 	bl	8007744 <HAL_UART_Init>
 80011f4:	4601      	mov	r1, r0
 80011f6:	b108      	cbz	r0, 80011fc <main+0x554>
 80011f8:	b672      	cpsid	i
  while (1)
 80011fa:	e7fe      	b.n	80011fa <main+0x552>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80011fc:	4620      	mov	r0, r4
 80011fe:	f006 fb2b 	bl	8007858 <HAL_UARTEx_SetTxFifoThreshold>
 8001202:	4601      	mov	r1, r0
 8001204:	b108      	cbz	r0, 800120a <main+0x562>
 8001206:	b672      	cpsid	i
  while (1)
 8001208:	e7fe      	b.n	8001208 <main+0x560>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800120a:	4620      	mov	r0, r4
 800120c:	f006 fb66 	bl	80078dc <HAL_UARTEx_SetRxFifoThreshold>
 8001210:	b108      	cbz	r0, 8001216 <main+0x56e>
 8001212:	b672      	cpsid	i
  while (1)
 8001214:	e7fe      	b.n	8001214 <main+0x56c>
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001216:	4620      	mov	r0, r4
 8001218:	f006 fb00 	bl	800781c <HAL_UARTEx_DisableFifoMode>
 800121c:	4604      	mov	r4, r0
 800121e:	b108      	cbz	r0, 8001224 <main+0x57c>
 8001220:	b672      	cpsid	i
  while (1)
 8001222:	e7fe      	b.n	8001222 <main+0x57a>
  MX_MotorControl_Init();
 8001224:	f001 f90c 	bl	8002440 <MX_MotorControl_Init>
  HAL_NVIC_SetPriority(USART2_IRQn, 3, 1);
 8001228:	2201      	movs	r2, #1
 800122a:	4631      	mov	r1, r6
 800122c:	2026      	movs	r0, #38	; 0x26
 800122e:	f004 faad 	bl	800578c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001232:	2026      	movs	r0, #38	; 0x26
 8001234:	f004 fae8 	bl	8005808 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 3, 0);
 8001238:	4622      	mov	r2, r4
 800123a:	4631      	mov	r1, r6
 800123c:	200b      	movs	r0, #11
 800123e:	f004 faa5 	bl	800578c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001242:	200b      	movs	r0, #11
 8001244:	f004 fae0 	bl	8005808 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 4, 1);
 8001248:	2201      	movs	r2, #1
 800124a:	2104      	movs	r1, #4
 800124c:	2018      	movs	r0, #24
 800124e:	f004 fa9d 	bl	800578c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8001252:	2018      	movs	r0, #24
 8001254:	f004 fad8 	bl	8005808 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8001258:	4622      	mov	r2, r4
 800125a:	4621      	mov	r1, r4
 800125c:	2019      	movs	r0, #25
 800125e:	f004 fa95 	bl	800578c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001262:	2019      	movs	r0, #25
 8001264:	f004 fad0 	bl	8005808 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(ADC1_2_IRQn, 2, 0);
 8001268:	4622      	mov	r2, r4
 800126a:	2102      	movs	r1, #2
 800126c:	2012      	movs	r0, #18
 800126e:	f004 fa8d 	bl	800578c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001272:	2012      	movs	r0, #18
 8001274:	f004 fac8 	bl	8005808 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 3, 0);
 8001278:	2028      	movs	r0, #40	; 0x28
 800127a:	4622      	mov	r2, r4
 800127c:	4631      	mov	r1, r6
 800127e:	f004 fa85 	bl	800578c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001282:	2028      	movs	r0, #40	; 0x28
 8001284:	f004 fac0 	bl	8005808 <HAL_NVIC_EnableIRQ>
  while (1)
 8001288:	e7fe      	b.n	8001288 <main+0x5e0>
 800128a:	bf00      	nop
 800128c:	2000072c 	.word	0x2000072c
 8001290:	40010300 	.word	0x40010300
 8001294:	20000768 	.word	0x20000768
 8001298:	40010304 	.word	0x40010304
 800129c:	200007a4 	.word	0x200007a4
 80012a0:	40010308 	.word	0x40010308
 80012a4:	200007e0 	.word	0x200007e0
 80012a8:	40012c00 	.word	0x40012c00
 80012ac:	2000082c 	.word	0x2000082c
 80012b0:	40004400 	.word	0x40004400

080012b4 <Error_Handler>:
 80012b4:	b672      	cpsid	i
  while (1)
 80012b6:	e7fe      	b.n	80012b6 <Error_Handler+0x2>

080012b8 <MC_StartMotor1>:
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StartMotor1(void)
{
  return (MCI_StartMotor(pMCI[M1]));
 80012b8:	4b01      	ldr	r3, [pc, #4]	; (80012c0 <MC_StartMotor1+0x8>)
 80012ba:	6818      	ldr	r0, [r3, #0]
 80012bc:	f000 b890 	b.w	80013e0 <MCI_StartMotor>
 80012c0:	20001ab4 	.word	0x20001ab4

080012c4 <MC_StopMotor1>:
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StopMotor1(void)
{
  return (MCI_StopMotor(pMCI[M1]));
 80012c4:	4b01      	ldr	r3, [pc, #4]	; (80012cc <MC_StopMotor1+0x8>)
 80012c6:	6818      	ldr	r0, [r3, #0]
 80012c8:	f000 b8ba 	b.w	8001440 <MCI_StopMotor>
 80012cc:	20001ab4 	.word	0x20001ab4

080012d0 <MC_GetSTMStateMotor1>:
/**
 * @brief returns the current state of Motor 1 state machine
 */
__weak MCI_State_t MC_GetSTMStateMotor1(void)
{
  return (MCI_GetSTMState(pMCI[M1]));
 80012d0:	4b01      	ldr	r3, [pc, #4]	; (80012d8 <MC_GetSTMStateMotor1+0x8>)
 80012d2:	6818      	ldr	r0, [r3, #0]
 80012d4:	f000 b87e 	b.w	80013d4 <MCI_GetSTMState>
 80012d8:	20001ab4 	.word	0x20001ab4

080012dc <MC_ProfilerCommand>:
 * @brief Not implemented MC_Profiler function.
 *  */ //cstat !MISRAC2012-Rule-2.7 !RED-unused-param  !MISRAC2012-Rule-2.7  !MISRAC2012-Rule-8.13
__weak uint8_t MC_ProfilerCommand(uint16_t rxLength, uint8_t *rxBuffer, int16_t txSyncFreeSpace, uint16_t *txLength, uint8_t *txBuffer)
{
  return (MCP_CMD_UNKNOWN);
}
 80012dc:	2002      	movs	r0, #2
 80012de:	4770      	bx	lr

080012e0 <MC_APP_BootHook>:
   */

/* USER CODE BEGIN BootHook */

/* USER CODE END BootHook */
}
 80012e0:	4770      	bx	lr
 80012e2:	bf00      	nop

080012e4 <MC_APP_PostMediumFrequencyHook_M1>:
 80012e4:	4770      	bx	lr
 80012e6:	bf00      	nop

080012e8 <MCI_Init>:
  *         (only present if position control is enabled)
  * @param  pPWMHandle pointer to the PWM & current feedback component to be used by the MCI.
  */
__weak void MCI_Init(MCI_Handle_t *pHandle, SpeednTorqCtrl_Handle_t *pSTC, pFOCVars_t pFOCVars,
                     PWMC_Handle_t *pPWMHandle )
{
 80012e8:	b410      	push	{r4}
    pHandle->pSTC = pSTC;
    pHandle->pFOCVars = pFOCVars;
    pHandle->pPWM = pPWMHandle;

    /* Buffer related initialization */
    pHandle->lastCommand = MCI_NOCOMMANDSYET;
 80012ea:	2400      	movs	r4, #0
    pHandle->hFinalTorque = 0;
    pHandle->hDurationms = 0;
    pHandle->CommandState = MCI_BUFFER_EMPTY;
    pHandle->DirectCommand = MCI_NO_COMMAND;
    pHandle->State = IDLE;
    pHandle->CurrentFaults = MC_NO_FAULTS;
 80012ec:	e9c0 4407 	strd	r4, r4, [r0, #28]
    pHandle->lastCommand = MCI_NOCOMMANDSYET;
 80012f0:	7304      	strb	r4, [r0, #12]
    pHandle->hFinalSpeed = 0;
 80012f2:	f8c0 400e 	str.w	r4, [r0, #14]
    pHandle->CommandState = MCI_BUFFER_EMPTY;
 80012f6:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
    pHandle->pFOCVars = pFOCVars;
 80012fa:	e9c0 1200 	strd	r1, r2, [r0]
    pHandle->PastFaults = MC_NO_FAULTS;
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 80012fe:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->pPWM = pPWMHandle;
 8001302:	6083      	str	r3, [r0, #8]
}
 8001304:	4770      	bx	lr
 8001306:	bf00      	nop

08001308 <MCI_ExecSpeedRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->lastCommand = MCI_CMD_EXECSPEEDRAMP;
 8001308:	f04f 0c01 	mov.w	ip, #1
    pHandle->hFinalSpeed = hFinalSpeed;
    pHandle->hDurationms = hDurationms;
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 800130c:	f240 3301 	movw	r3, #769	; 0x301
    pHandle->lastCommand = MCI_CMD_EXECSPEEDRAMP;
 8001310:	f880 c00c 	strb.w	ip, [r0, #12]
    pHandle->hFinalSpeed = hFinalSpeed;
 8001314:	81c1      	strh	r1, [r0, #14]
    pHandle->hDurationms = hDurationms;
 8001316:	8382      	strh	r2, [r0, #28]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001318:	8483      	strh	r3, [r0, #36]	; 0x24
    pHandle->LastModalitySetByUser = MCM_SPEED_MODE;

#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 800131a:	4770      	bx	lr

0800131c <MCI_ExecTorqueRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->lastCommand = MCI_CMD_EXECTORQUERAMP;
 800131c:	f04f 0c02 	mov.w	ip, #2
    pHandle->hFinalTorque = hFinalTorque;
    pHandle->hDurationms = hDurationms;
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001320:	f240 4301 	movw	r3, #1025	; 0x401
    pHandle->lastCommand = MCI_CMD_EXECTORQUERAMP;
 8001324:	f880 c00c 	strb.w	ip, [r0, #12]
    pHandle->hFinalTorque = hFinalTorque;
 8001328:	8201      	strh	r1, [r0, #16]
    pHandle->hDurationms = hDurationms;
 800132a:	8382      	strh	r2, [r0, #28]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 800132c:	8483      	strh	r3, [r0, #36]	; 0x24
    pHandle->LastModalitySetByUser = MCM_TORQUE_MODE;
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 800132e:	4770      	bx	lr

08001330 <MCI_SetCurrentReferences>:
  * function.

  @sa MCI_SetCurrentReferences_F
  */
__weak void MCI_SetCurrentReferences(MCI_Handle_t *pHandle, qd_t Iqdref)
{
 8001330:	b082      	sub	sp, #8
  }
  else
  {
#endif

    pHandle->lastCommand = MCI_CMD_SETCURRENTREFERENCES;
 8001332:	2203      	movs	r2, #3
    pHandle->Iqdref.q = Iqdref.q;
    pHandle->Iqdref.d = Iqdref.d;
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001334:	f240 4301 	movw	r3, #1025	; 0x401
    pHandle->lastCommand = MCI_CMD_SETCURRENTREFERENCES;
 8001338:	7302      	strb	r2, [r0, #12]
    pHandle->Iqdref.q = Iqdref.q;
 800133a:	f8c0 1012 	str.w	r1, [r0, #18]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 800133e:	8483      	strh	r3, [r0, #36]	; 0x24
    pHandle->LastModalitySetByUser = MCM_TORQUE_MODE;
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 8001340:	b002      	add	sp, #8
 8001342:	4770      	bx	lr

08001344 <MCI_FaultProcessing>:
  }
  else
  {
#endif
    /* Set current errors */
    pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors ) & (~hResetErrors);
 8001344:	8c03      	ldrh	r3, [r0, #32]
    pHandle->PastFaults |= hSetErrors;
 8001346:	f8b0 c022 	ldrh.w	ip, [r0, #34]	; 0x22
    pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors ) & (~hResetErrors);
 800134a:	430b      	orrs	r3, r1
 800134c:	ea23 0302 	bic.w	r3, r3, r2
    pHandle->PastFaults |= hSetErrors;
 8001350:	ea41 010c 	orr.w	r1, r1, ip
    pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors ) & (~hResetErrors);
 8001354:	8403      	strh	r3, [r0, #32]
    pHandle->PastFaults |= hSetErrors;
 8001356:	8441      	strh	r1, [r0, #34]	; 0x22
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 8001358:	4770      	bx	lr
 800135a:	bf00      	nop

0800135c <MCI_ExecBufferedCommands>:
    /* Nothing to do */
  }
  else
  {
#endif
    if ( pHandle->CommandState == MCI_COMMAND_NOT_ALREADY_EXECUTED )
 800135c:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8001360:	2b01      	cmp	r3, #1
 8001362:	d000      	beq.n	8001366 <MCI_ExecBufferedCommands+0xa>
 8001364:	4770      	bx	lr
{
 8001366:	b510      	push	{r4, lr}
    {
      bool commandHasBeenExecuted = false;
      switch (pHandle->lastCommand)
 8001368:	7b02      	ldrb	r2, [r0, #12]
 800136a:	2a02      	cmp	r2, #2
 800136c:	4604      	mov	r4, r0
 800136e:	d007      	beq.n	8001380 <MCI_ExecBufferedCommands+0x24>
 8001370:	2a03      	cmp	r2, #3
 8001372:	d028      	beq.n	80013c6 <MCI_ExecBufferedCommands+0x6a>
 8001374:	2a01      	cmp	r2, #1
 8001376:	d017      	beq.n	80013a8 <MCI_ExecBufferedCommands+0x4c>
      {
        pHandle->CommandState = MCI_COMMAND_EXECUTED_SUCCESSFULLY;
      }
      else
      {
        pHandle->CommandState = MCI_COMMAND_EXECUTED_UNSUCCESSFULLY;
 8001378:	2303      	movs	r3, #3
 800137a:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      }
    }
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 800137e:	bd10      	pop	{r4, pc}
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 8001380:	6843      	ldr	r3, [r0, #4]
 8001382:	2200      	movs	r2, #0
 8001384:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          STC_SetControlMode(pHandle->pSTC, MCM_TORQUE_MODE);
 8001388:	6800      	ldr	r0, [r0, #0]
 800138a:	2104      	movs	r1, #4
 800138c:	f007 ffa2 	bl	80092d4 <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp(pHandle->pSTC, pHandle->hFinalTorque, pHandle->hDurationms);
 8001390:	8ba2      	ldrh	r2, [r4, #28]
 8001392:	f9b4 1010 	ldrsh.w	r1, [r4, #16]
 8001396:	6820      	ldr	r0, [r4, #0]
 8001398:	f007 ffa0 	bl	80092dc <STC_ExecRamp>
      if (commandHasBeenExecuted)
 800139c:	2800      	cmp	r0, #0
 800139e:	d0eb      	beq.n	8001378 <MCI_ExecBufferedCommands+0x1c>
        pHandle->CommandState = MCI_COMMAND_EXECUTED_SUCCESSFULLY;
 80013a0:	2302      	movs	r3, #2
 80013a2:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
}
 80013a6:	bd10      	pop	{r4, pc}
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 80013a8:	6843      	ldr	r3, [r0, #4]
 80013aa:	2200      	movs	r2, #0
 80013ac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          STC_SetControlMode(pHandle->pSTC, MCM_SPEED_MODE);
 80013b0:	6800      	ldr	r0, [r0, #0]
 80013b2:	2103      	movs	r1, #3
 80013b4:	f007 ff8e 	bl	80092d4 <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp(pHandle->pSTC, pHandle->hFinalSpeed, pHandle->hDurationms);
 80013b8:	8ba2      	ldrh	r2, [r4, #28]
 80013ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80013be:	6820      	ldr	r0, [r4, #0]
 80013c0:	f007 ff8c 	bl	80092dc <STC_ExecRamp>
          break;
 80013c4:	e7ea      	b.n	800139c <MCI_ExecBufferedCommands+0x40>
          pHandle->pFOCVars->bDriveInput = EXTERNAL;
 80013c6:	6842      	ldr	r2, [r0, #4]
 80013c8:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
          pHandle->pFOCVars->Iqdref = pHandle->Iqdref;
 80013cc:	f8d0 3012 	ldr.w	r3, [r0, #18]
 80013d0:	6113      	str	r3, [r2, #16]
      if (commandHasBeenExecuted)
 80013d2:	e7e5      	b.n	80013a0 <MCI_ExecBufferedCommands+0x44>

080013d4 <MCI_GetSTMState>:
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? FAULT_NOW : pHandle->State);
#else
  return (pHandle->State);
#endif
}
 80013d4:	7fc0      	ldrb	r0, [r0, #31]
 80013d6:	4770      	bx	lr

080013d8 <MCI_GetOccurredFaults>:
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? MC_SW_ERROR : (uint16_t)pHandle->PastFaults);
#else
  return ((uint16_t)pHandle->PastFaults);
#endif
}
 80013d8:	8c40      	ldrh	r0, [r0, #34]	; 0x22
 80013da:	4770      	bx	lr

080013dc <MCI_GetCurrentFaults>:
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? MC_SW_ERROR : (uint16_t)pHandle->CurrentFaults);
#else
  return ((uint16_t)pHandle->CurrentFaults);
#endif
}
 80013dc:	8c00      	ldrh	r0, [r0, #32]
 80013de:	4770      	bx	lr

080013e0 <MCI_StartMotor>:
{
 80013e0:	b510      	push	{r4, lr}
 80013e2:	4604      	mov	r4, r0
    if ((IDLE == MCI_GetSTMState(pHandle)) &&
 80013e4:	f7ff fff6 	bl	80013d4 <MCI_GetSTMState>
 80013e8:	b108      	cbz	r0, 80013ee <MCI_StartMotor+0xe>
  bool retVal = false;
 80013ea:	2000      	movs	r0, #0
}
 80013ec:	bd10      	pop	{r4, pc}
        (MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 80013ee:	4620      	mov	r0, r4
 80013f0:	f7ff fff2 	bl	80013d8 <MCI_GetOccurredFaults>
    if ((IDLE == MCI_GetSTMState(pHandle)) &&
 80013f4:	2800      	cmp	r0, #0
 80013f6:	d1f8      	bne.n	80013ea <MCI_StartMotor+0xa>
        (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 80013f8:	4620      	mov	r0, r4
 80013fa:	f7ff ffef 	bl	80013dc <MCI_GetCurrentFaults>
        (MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 80013fe:	2800      	cmp	r0, #0
 8001400:	d1f3      	bne.n	80013ea <MCI_StartMotor+0xa>
      pHandle->DirectCommand = MCI_START;
 8001402:	2001      	movs	r0, #1
 8001404:	77a0      	strb	r0, [r4, #30]
      pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001406:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
}
 800140a:	bd10      	pop	{r4, pc}

0800140c <MCI_StartWithPolarizationMotor>:
{
 800140c:	b510      	push	{r4, lr}
 800140e:	4604      	mov	r4, r0
    if ((IDLE == MCI_GetSTMState(pHandle)) &&
 8001410:	f7ff ffe0 	bl	80013d4 <MCI_GetSTMState>
 8001414:	b108      	cbz	r0, 800141a <MCI_StartWithPolarizationMotor+0xe>
  bool retVal = true;
 8001416:	2001      	movs	r0, #1
}
 8001418:	bd10      	pop	{r4, pc}
        (MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 800141a:	4620      	mov	r0, r4
 800141c:	f7ff ffdc 	bl	80013d8 <MCI_GetOccurredFaults>
    if ((IDLE == MCI_GetSTMState(pHandle)) &&
 8001420:	2800      	cmp	r0, #0
 8001422:	d1f8      	bne.n	8001416 <MCI_StartWithPolarizationMotor+0xa>
        (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 8001424:	4620      	mov	r0, r4
 8001426:	f7ff ffd9 	bl	80013dc <MCI_GetCurrentFaults>
        (MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 800142a:	2800      	cmp	r0, #0
 800142c:	d1f3      	bne.n	8001416 <MCI_StartWithPolarizationMotor+0xa>
      pHandle->DirectCommand = MCI_START;
 800142e:	2201      	movs	r2, #1
      pHandle->pPWM->offsetCalibStatus = false;
 8001430:	68a1      	ldr	r1, [r4, #8]
      pHandle->DirectCommand = MCI_START;
 8001432:	77a2      	strb	r2, [r4, #30]
      pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001434:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
      pHandle->pPWM->offsetCalibStatus = false;
 8001438:	f881 0081 	strb.w	r0, [r1, #129]	; 0x81
}
 800143c:	bd10      	pop	{r4, pc}
 800143e:	bf00      	nop

08001440 <MCI_StopMotor>:
{
 8001440:	b538      	push	{r3, r4, r5, lr}
 8001442:	4605      	mov	r5, r0
    State = MCI_GetSTMState(pHandle);
 8001444:	f7ff ffc6 	bl	80013d4 <MCI_GetSTMState>
    if ((IDLE == State) || (ICLWAIT == State))
 8001448:	b150      	cbz	r0, 8001460 <MCI_StopMotor+0x20>
 800144a:	f1b0 040c 	subs.w	r4, r0, #12
    if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 800144e:	4628      	mov	r0, r5
    if ((IDLE == State) || (ICLWAIT == State))
 8001450:	bf18      	it	ne
 8001452:	2401      	movne	r4, #1
    if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 8001454:	f7ff ffc0 	bl	80013d8 <MCI_GetOccurredFaults>
 8001458:	b140      	cbz	r0, 800146c <MCI_StopMotor+0x2c>
  bool retVal = false;
 800145a:	2400      	movs	r4, #0
}
 800145c:	4620      	mov	r0, r4
 800145e:	bd38      	pop	{r3, r4, r5, pc}
      status = false;
 8001460:	4604      	mov	r4, r0
    if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 8001462:	4628      	mov	r0, r5
 8001464:	f7ff ffb8 	bl	80013d8 <MCI_GetOccurredFaults>
 8001468:	2800      	cmp	r0, #0
 800146a:	d1f6      	bne.n	800145a <MCI_StopMotor+0x1a>
        (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)) &&
 800146c:	4628      	mov	r0, r5
 800146e:	f7ff ffb5 	bl	80013dc <MCI_GetCurrentFaults>
    if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 8001472:	2800      	cmp	r0, #0
 8001474:	d1f1      	bne.n	800145a <MCI_StopMotor+0x1a>
        (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)) &&
 8001476:	2c00      	cmp	r4, #0
 8001478:	d0ef      	beq.n	800145a <MCI_StopMotor+0x1a>
      pHandle->DirectCommand = MCI_STOP;
 800147a:	2305      	movs	r3, #5
 800147c:	77ab      	strb	r3, [r5, #30]
      retVal = true;
 800147e:	e7ed      	b.n	800145c <MCI_StopMotor+0x1c>

08001480 <MCI_FaultAcknowledged>:
{
 8001480:	b510      	push	{r4, lr}
 8001482:	4604      	mov	r4, r0
    if ((FAULT_OVER == MCI_GetSTMState(pHandle)) && (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 8001484:	f7ff ffa6 	bl	80013d4 <MCI_GetSTMState>
 8001488:	280b      	cmp	r0, #11
 800148a:	d001      	beq.n	8001490 <MCI_FaultAcknowledged+0x10>
  bool reVal = false;
 800148c:	2000      	movs	r0, #0
}
 800148e:	bd10      	pop	{r4, pc}
    if ((FAULT_OVER == MCI_GetSTMState(pHandle)) && (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 8001490:	4620      	mov	r0, r4
 8001492:	f7ff ffa3 	bl	80013dc <MCI_GetCurrentFaults>
 8001496:	2800      	cmp	r0, #0
 8001498:	d1f8      	bne.n	800148c <MCI_FaultAcknowledged+0xc>
      pHandle->DirectCommand = MCI_ACK_FAULTS;
 800149a:	2302      	movs	r3, #2
 800149c:	77a3      	strb	r3, [r4, #30]
      pHandle->PastFaults = MC_NO_FAULTS;
 800149e:	8460      	strh	r0, [r4, #34]	; 0x22
      reVal = true;
 80014a0:	2001      	movs	r0, #1
}
 80014a2:	bd10      	pop	{r4, pc}

080014a4 <MCI_GetFaultState>:
    LocalFaultState = MC_SW_ERROR | (MC_SW_ERROR << 16);
  }
  else
  {
#endif
    LocalFaultState = (uint32_t)(pHandle->PastFaults);
 80014a4:	8c43      	ldrh	r3, [r0, #34]	; 0x22
    LocalFaultState |= (uint32_t)(pHandle->CurrentFaults) << 16;
 80014a6:	8c00      	ldrh	r0, [r0, #32]
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
  return (LocalFaultState);
}
 80014a8:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80014ac:	4770      	bx	lr
 80014ae:	bf00      	nop

080014b0 <MCI_GetControlMode>:
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? MCM_TORQUE_MODE : pHandle->LastModalitySetByUser);
#else
  return (pHandle->LastModalitySetByUser);
#endif
}
 80014b0:	f890 0025 	ldrb.w	r0, [r0, #37]	; 0x25
 80014b4:	4770      	bx	lr
 80014b6:	bf00      	nop

080014b8 <MCI_GetImposedMotorDirection>:
    /* Nothing to do */
  }
  else
  {
#endif
    switch (pHandle->lastCommand)
 80014b8:	7b03      	ldrb	r3, [r0, #12]
 80014ba:	2b02      	cmp	r3, #2
 80014bc:	d005      	beq.n	80014ca <MCI_GetImposedMotorDirection+0x12>
 80014be:	2b03      	cmp	r3, #3
 80014c0:	d013      	beq.n	80014ea <MCI_GetImposedMotorDirection+0x32>
 80014c2:	2b01      	cmp	r3, #1
 80014c4:	d009      	beq.n	80014da <MCI_GetImposedMotorDirection+0x22>
 80014c6:	2001      	movs	r0, #1
    }
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
  return (retVal);
}
 80014c8:	4770      	bx	lr
        if (pHandle->hFinalTorque < 0)
 80014ca:	f9b0 3010 	ldrsh.w	r3, [r0, #16]
          retVal = -1;
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	bfac      	ite	ge
 80014d2:	2001      	movge	r0, #1
 80014d4:	f04f 30ff 	movlt.w	r0, #4294967295
 80014d8:	4770      	bx	lr
        if (pHandle->hFinalSpeed < 0)
 80014da:	f9b0 300e 	ldrsh.w	r3, [r0, #14]
          retVal = -1;
 80014de:	2b00      	cmp	r3, #0
 80014e0:	bfac      	ite	ge
 80014e2:	2001      	movge	r0, #1
 80014e4:	f04f 30ff 	movlt.w	r0, #4294967295
 80014e8:	4770      	bx	lr
        if (pHandle->Iqdref.q < 0)
 80014ea:	f9b0 3012 	ldrsh.w	r3, [r0, #18]
          retVal = -1;
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	bfac      	ite	ge
 80014f2:	2001      	movge	r0, #1
 80014f4:	f04f 30ff 	movlt.w	r0, #4294967295
 80014f8:	4770      	bx	lr
 80014fa:	bf00      	nop

080014fc <MCI_GetLastRampFinalSpeed>:
  }
  return (retVal);
#else
  return (pHandle->hFinalSpeed);
#endif
}
 80014fc:	f9b0 000e 	ldrsh.w	r0, [r0, #14]
 8001500:	4770      	bx	lr
 8001502:	bf00      	nop

08001504 <MCI_GetLastRampFinalTorque>:
  }
  return (retVal);
#else
  return (pHandle->hFinalTorque);
#endif
}
 8001504:	f9b0 0010 	ldrsh.w	r0, [r0, #16]
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop

0800150c <MCI_GetLastRampFinalDuration>:
  }
  return (retVal);
#else
  return (pHandle->hDurationms);
#endif
}
 800150c:	8b80      	ldrh	r0, [r0, #28]
 800150e:	4770      	bx	lr

08001510 <MCI_StopRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    STC_StopRamp(pHandle->pSTC);
 8001510:	6800      	ldr	r0, [r0, #0]
 8001512:	f007 bf27 	b.w	8009364 <STC_StopRamp>
 8001516:	bf00      	nop

08001518 <MCI_GetAvrgMecSpeedUnit>:
  *         the unit defined by #SPEED_UNIT and related to the sensor actually
  *         used by FOC algorithm
  * @param  pHandle Pointer on the component instance to work on.
  */
__weak int16_t MCI_GetAvrgMecSpeedUnit(MCI_Handle_t *pHandle)
{
 8001518:	b508      	push	{r3, lr}
    temp_speed = 0;
  }
  else
  {
#endif
    SpeednPosFdbk_Handle_t * SpeedSensor = STC_GetSpeedSensor(pHandle->pSTC);
 800151a:	6800      	ldr	r0, [r0, #0]
 800151c:	f007 fec8 	bl	80092b0 <STC_GetSpeedSensor>
    temp_speed = SPD_GetAvrgMecSpeedUnit(SpeedSensor);
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
  return (temp_speed);
}
 8001520:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    temp_speed = SPD_GetAvrgMecSpeedUnit(SpeedSensor);
 8001524:	f007 be6c 	b.w	8009200 <SPD_GetAvrgMecSpeedUnit>

08001528 <MCI_GetMecSpeedRefUnit>:
__weak int16_t MCI_GetMecSpeedRefUnit(MCI_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? 0 : STC_GetMecSpeedRefUnit(pHandle->pSTC));
#else
  return (STC_GetMecSpeedRefUnit(pHandle->pSTC));
 8001528:	6800      	ldr	r0, [r0, #0]
 800152a:	f007 becb 	b.w	80092c4 <STC_GetMecSpeedRefUnit>
 800152e:	bf00      	nop

08001530 <MCI_GetIab>:
  {
    tempVal = pHandle->pFOCVars->Iab;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Iab);
 8001530:	6842      	ldr	r2, [r0, #4]
 8001532:	6810      	ldr	r0, [r2, #0]
 8001534:	2300      	movs	r3, #0
 8001536:	b282      	uxth	r2, r0
 8001538:	f362 030f 	bfi	r3, r2, #0, #16
 800153c:	0c00      	lsrs	r0, r0, #16
 800153e:	f360 431f 	bfi	r3, r0, #16, #16
{
 8001542:	b082      	sub	sp, #8
#endif
}
 8001544:	4618      	mov	r0, r3
 8001546:	b002      	add	sp, #8
 8001548:	4770      	bx	lr
 800154a:	bf00      	nop

0800154c <MCI_GetIalphabeta>:
  {
    tempVal = pHandle->pFOCVars->Ialphabeta;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Ialphabeta);
 800154c:	6842      	ldr	r2, [r0, #4]
 800154e:	6850      	ldr	r0, [r2, #4]
 8001550:	2300      	movs	r3, #0
 8001552:	b282      	uxth	r2, r0
 8001554:	f362 030f 	bfi	r3, r2, #0, #16
 8001558:	0c00      	lsrs	r0, r0, #16
 800155a:	f360 431f 	bfi	r3, r0, #16, #16
{
 800155e:	b082      	sub	sp, #8
#endif
}
 8001560:	4618      	mov	r0, r3
 8001562:	b002      	add	sp, #8
 8001564:	4770      	bx	lr
 8001566:	bf00      	nop

08001568 <MCI_GetIqd>:
  {
    tempVal = pHandle->pFOCVars->Iqd;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Iqd);
 8001568:	6842      	ldr	r2, [r0, #4]
 800156a:	68d0      	ldr	r0, [r2, #12]
 800156c:	2300      	movs	r3, #0
 800156e:	b282      	uxth	r2, r0
 8001570:	f362 030f 	bfi	r3, r2, #0, #16
 8001574:	0c00      	lsrs	r0, r0, #16
 8001576:	f360 431f 	bfi	r3, r0, #16, #16
{
 800157a:	b082      	sub	sp, #8
#endif
}
 800157c:	4618      	mov	r0, r3
 800157e:	b002      	add	sp, #8
 8001580:	4770      	bx	lr
 8001582:	bf00      	nop

08001584 <MCI_GetIqdref>:
  {
    tempVal = pHandle->pFOCVars->Iqdref;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Iqdref);
 8001584:	6842      	ldr	r2, [r0, #4]
 8001586:	6910      	ldr	r0, [r2, #16]
 8001588:	2300      	movs	r3, #0
 800158a:	b282      	uxth	r2, r0
 800158c:	f362 030f 	bfi	r3, r2, #0, #16
 8001590:	0c00      	lsrs	r0, r0, #16
 8001592:	f360 431f 	bfi	r3, r0, #16, #16
{
 8001596:	b082      	sub	sp, #8
#endif
}
 8001598:	4618      	mov	r0, r3
 800159a:	b002      	add	sp, #8
 800159c:	4770      	bx	lr
 800159e:	bf00      	nop

080015a0 <MCI_GetVqd>:
  {
    tempVal = pHandle->pFOCVars->Vqd;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Vqd);
 80015a0:	6842      	ldr	r2, [r0, #4]
 80015a2:	f8d2 0016 	ldr.w	r0, [r2, #22]
 80015a6:	2300      	movs	r3, #0
 80015a8:	b282      	uxth	r2, r0
 80015aa:	f362 030f 	bfi	r3, r2, #0, #16
 80015ae:	0c00      	lsrs	r0, r0, #16
 80015b0:	f360 431f 	bfi	r3, r0, #16, #16
{
 80015b4:	b082      	sub	sp, #8
#endif
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	b002      	add	sp, #8
 80015ba:	4770      	bx	lr

080015bc <MCI_GetValphabeta>:
  {
    tempVal = pHandle->pFOCVars->Valphabeta;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Valphabeta);
 80015bc:	6842      	ldr	r2, [r0, #4]
 80015be:	f8d2 001a 	ldr.w	r0, [r2, #26]
 80015c2:	2300      	movs	r3, #0
 80015c4:	b282      	uxth	r2, r0
 80015c6:	f362 030f 	bfi	r3, r2, #0, #16
 80015ca:	0c00      	lsrs	r0, r0, #16
 80015cc:	f360 431f 	bfi	r3, r0, #16, #16
{
 80015d0:	b082      	sub	sp, #8
#endif
}
 80015d2:	4618      	mov	r0, r3
 80015d4:	b002      	add	sp, #8
 80015d6:	4770      	bx	lr

080015d8 <MCI_GetTeref>:
__weak int16_t MCI_GetTeref(MCI_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? 0 : pHandle->pFOCVars->hTeref);
#else
  return (pHandle->pFOCVars->hTeref);
 80015d8:	6843      	ldr	r3, [r0, #4]
#endif
}
 80015da:	f9b3 001e 	ldrsh.w	r0, [r3, #30]
 80015de:	4770      	bx	lr

080015e0 <MCI_Clear_Iqdref>:
/**
  * @brief  It re-initializes Iqdref variables with their default values.
  * @param  pHandle Pointer on the component instance to work on.
  */
__weak void MCI_Clear_Iqdref(MCI_Handle_t *pHandle)
{
 80015e0:	b510      	push	{r4, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFOCVars->Iqdref = STC_GetDefaultIqdref(pHandle->pSTC);
 80015e2:	e9d0 0400 	ldrd	r0, r4, [r0]
 80015e6:	f007 feef 	bl	80093c8 <STC_GetDefaultIqdref>
 80015ea:	f3c0 430f 	ubfx	r3, r0, #16, #16
 80015ee:	8220      	strh	r0, [r4, #16]
 80015f0:	8263      	strh	r3, [r4, #18]
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 80015f2:	bd10      	pop	{r4, pc}

080015f4 <MCM_Clarke>:
  /* qIalpha = qIas*/
  Output.alpha = Input.a;

  a_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.a);

  b_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.b);
 80015f4:	f644 11e6 	movw	r1, #18918	; 0x49e6
 80015f8:	b203      	sxth	r3, r0
  a_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.a);
 80015fa:	fb13 f201 	smulbb	r2, r3, r1
{
 80015fe:	f3c0 400f 	ubfx	r0, r0, #16, #16
  b_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.b);
 8001602:	fb10 f001 	smulbb	r0, r0, r1
#ifndef FULL_MISRA_C_COMPLIANCY_MC_MATH
  /* WARNING: the below instruction is not MISRA compliant, user should verify
    that Cortex-M3 assembly instruction ASR (arithmetic shift right) is used by
    the compiler to perform the shift (instead of LSR logical shift right) */
  //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
  wbeta_tmp = (-(a_divSQRT3_tmp) - (b_divSQRT3_tmp) - (b_divSQRT3_tmp)) >> 15;
 8001606:	4252      	negs	r2, r2
 8001608:	eba2 0240 	sub.w	r2, r2, r0, lsl #1
#else
  wbeta_tmp = (-(a_divSQRT3_tmp) - (b_divSQRT3_tmp) - (b_divSQRT3_tmp)) / 32768;
#endif

  /* Check saturation of Ibeta */
  if (wbeta_tmp > INT16_MAX)
 800160c:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
{
 8001610:	b084      	sub	sp, #16
  if (wbeta_tmp > INT16_MAX)
 8001612:	da05      	bge.n	8001620 <MCM_Clarke+0x2c>
 8001614:	13d1      	asrs	r1, r2, #15
  {
    hbeta_tmp = INT16_MAX;
  }
  else if (wbeta_tmp < (-32768))
 8001616:	f511 4f00 	cmn.w	r1, #32768	; 0x8000
 800161a:	da0c      	bge.n	8001636 <MCM_Clarke+0x42>
 800161c:	4a09      	ldr	r2, [pc, #36]	; (8001644 <MCM_Clarke+0x50>)
 800161e:	e001      	b.n	8001624 <MCM_Clarke+0x30>
 8001620:	f647 72ff 	movw	r2, #32767	; 0x7fff
  else
  {
    /* Nothing to do */
  }

  return (Output);
 8001624:	b29b      	uxth	r3, r3
 8001626:	2000      	movs	r0, #0
 8001628:	f363 000f 	bfi	r0, r3, #0, #16
 800162c:	b293      	uxth	r3, r2
 800162e:	f363 401f 	bfi	r0, r3, #16, #16
}
 8001632:	b004      	add	sp, #16
 8001634:	4770      	bx	lr
    hbeta_tmp = ((int16_t)wbeta_tmp);
 8001636:	4803      	ldr	r0, [pc, #12]	; (8001644 <MCM_Clarke+0x50>)
 8001638:	b20a      	sxth	r2, r1
 800163a:	4282      	cmp	r2, r0
 800163c:	bfb8      	it	lt
 800163e:	4602      	movlt	r2, r0
 8001640:	e7f0      	b.n	8001624 <MCM_Clarke+0x30>
 8001642:	bf00      	nop
 8001644:	ffff8001 	.word	0xffff8001

08001648 <MCM_Trig_Functions>:
  } CosSin;
  //cstat +MISRAC2012-Rule-19.2
  /* Configure CORDIC */
  /* Misra  violation Rule 11.4 AConversionshouldnotbeperformedbetweena
   * pointertoobject and an integer type */
  WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_COSINE);
 8001648:	4b09      	ldr	r3, [pc, #36]	; (8001670 <MCM_Trig_Functions+0x28>)
  /* Misra  violation Rule11.4 AConversionshouldnotbeperformedbetweena
   * pointertoobject and an integer type */
  LL_CORDIC_WriteData(CORDIC, ((uint32_t)0x7FFF0000) + ((uint32_t)hAngle));
 800164a:	f100 40ff 	add.w	r0, r0, #2139095040	; 0x7f800000
  WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_COSINE);
 800164e:	f04f 1260 	mov.w	r2, #6291552	; 0x600060
  LL_CORDIC_WriteData(CORDIC, ((uint32_t)0x7FFF0000) + ((uint32_t)hAngle));
 8001652:	f500 00fe 	add.w	r0, r0, #8323072	; 0x7f0000
  WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_COSINE);
 8001656:	601a      	str	r2, [r3, #0]
  * @param  InData 0 .. 0xFFFFFFFF : 32-bit value to be provided as input data for CORDIC processing.
  * @retval None
  */
__STATIC_INLINE void LL_CORDIC_WriteData(CORDIC_TypeDef *CORDICx, uint32_t InData)
{
  WRITE_REG(CORDICx->WDATA, InData);
 8001658:	6058      	str	r0, [r3, #4]
  * @param  CORDICx CORDIC Instance
  * @retval 32-bit output data of CORDIC processing.
  */
__STATIC_INLINE uint32_t LL_CORDIC_ReadData(CORDIC_TypeDef *CORDICx)
{
  return (uint32_t)(READ_REG(CORDICx->RDATA));
 800165a:	689b      	ldr	r3, [r3, #8]
  /* Read angle */
  /* Misra  violation Rule11.4 AConversionshouldnotbeperformed betweena
   * pointerto object and an integer type */
  CosSin.CordicRdata = LL_CORDIC_ReadData(CORDIC);
  return (CosSin.Components); //cstat !UNION-type-punning
 800165c:	2000      	movs	r0, #0
 800165e:	b29a      	uxth	r2, r3
 8001660:	f362 000f 	bfi	r0, r2, #0, #16
 8001664:	0c1b      	lsrs	r3, r3, #16
{
 8001666:	b082      	sub	sp, #8
  return (CosSin.Components); //cstat !UNION-type-punning
 8001668:	f363 401f 	bfi	r0, r3, #16, #16
}
 800166c:	b002      	add	sp, #8
 800166e:	4770      	bx	lr
 8001670:	40020c00 	.word	0x40020c00

08001674 <MCM_Park>:
{
 8001674:	b530      	push	{r4, r5, lr}
 8001676:	b085      	sub	sp, #20
 8001678:	4604      	mov	r4, r0
 800167a:	4605      	mov	r5, r0
  Local_Vector_Components = MCM_Trig_Functions(Theta);
 800167c:	4608      	mov	r0, r1
{
 800167e:	9401      	str	r4, [sp, #4]
  Local_Vector_Components = MCM_Trig_Functions(Theta);
 8001680:	f7ff ffe2 	bl	8001648 <MCM_Trig_Functions>
 8001684:	b22d      	sxth	r5, r5
 8001686:	b201      	sxth	r1, r0
 8001688:	1424      	asrs	r4, r4, #16
 800168a:	1400      	asrs	r0, r0, #16
  q_tmp_1 = Input.alpha * ((int32_t )Local_Vector_Components.hCos);
 800168c:	fb05 f301 	mul.w	r3, r5, r1
  wqd_tmp = (q_tmp_1 - q_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8001690:	fb04 3310 	mls	r3, r4, r0, r3
  if (wqd_tmp > INT16_MAX)
 8001694:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001698:	da05      	bge.n	80016a6 <MCM_Park+0x32>
 800169a:	13da      	asrs	r2, r3, #15
  else if (wqd_tmp < (-32768))
 800169c:	f512 4f00 	cmn.w	r2, #32768	; 0x8000
 80016a0:	da22      	bge.n	80016e8 <MCM_Park+0x74>
 80016a2:	4a14      	ldr	r2, [pc, #80]	; (80016f4 <MCM_Park+0x80>)
 80016a4:	e001      	b.n	80016aa <MCM_Park+0x36>
 80016a6:	f647 72ff 	movw	r2, #32767	; 0x7fff
  d_tmp_2 = Input.beta * ((int32_t )Local_Vector_Components.hCos);
 80016aa:	fb01 f404 	mul.w	r4, r1, r4
  wqd_tmp = (d_tmp_1 + d_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 80016ae:	fb05 4400 	mla	r4, r5, r0, r4
  if (wqd_tmp > INT16_MAX)
 80016b2:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
  wqd_tmp = (d_tmp_1 + d_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 80016b6:	ea4f 33e4 	mov.w	r3, r4, asr #15
  if (wqd_tmp > INT16_MAX)
 80016ba:	da04      	bge.n	80016c6 <MCM_Park+0x52>
  else if (wqd_tmp < (-32768))
 80016bc:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 80016c0:	da0c      	bge.n	80016dc <MCM_Park+0x68>
 80016c2:	4b0c      	ldr	r3, [pc, #48]	; (80016f4 <MCM_Park+0x80>)
 80016c4:	e001      	b.n	80016ca <MCM_Park+0x56>
 80016c6:	f647 73ff 	movw	r3, #32767	; 0x7fff
  return (Output);
 80016ca:	b292      	uxth	r2, r2
 80016cc:	2000      	movs	r0, #0
 80016ce:	f362 000f 	bfi	r0, r2, #0, #16
 80016d2:	b29b      	uxth	r3, r3
 80016d4:	f363 401f 	bfi	r0, r3, #16, #16
}
 80016d8:	b005      	add	sp, #20
 80016da:	bd30      	pop	{r4, r5, pc}
    hqd_tmp = ((int16_t)wqd_tmp);
 80016dc:	4905      	ldr	r1, [pc, #20]	; (80016f4 <MCM_Park+0x80>)
 80016de:	b21b      	sxth	r3, r3
 80016e0:	428b      	cmp	r3, r1
 80016e2:	bfb8      	it	lt
 80016e4:	460b      	movlt	r3, r1
 80016e6:	e7f0      	b.n	80016ca <MCM_Park+0x56>
    hqd_tmp = ((int16_t)wqd_tmp);
 80016e8:	4b02      	ldr	r3, [pc, #8]	; (80016f4 <MCM_Park+0x80>)
 80016ea:	b212      	sxth	r2, r2
 80016ec:	429a      	cmp	r2, r3
 80016ee:	bfb8      	it	lt
 80016f0:	461a      	movlt	r2, r3
 80016f2:	e7da      	b.n	80016aa <MCM_Park+0x36>
 80016f4:	ffff8001 	.word	0xffff8001

080016f8 <MCM_Rev_Park>:
{
 80016f8:	b530      	push	{r4, r5, lr}
 80016fa:	b085      	sub	sp, #20
 80016fc:	4604      	mov	r4, r0
 80016fe:	4605      	mov	r5, r0
  Local_Vector_Components = MCM_Trig_Functions(Theta);
 8001700:	4608      	mov	r0, r1
{
 8001702:	9401      	str	r4, [sp, #4]
  Local_Vector_Components = MCM_Trig_Functions(Theta);
 8001704:	f7ff ffa0 	bl	8001648 <MCM_Trig_Functions>
 8001708:	1424      	asrs	r4, r4, #16
 800170a:	1402      	asrs	r2, r0, #16
 800170c:	b22d      	sxth	r5, r5
 800170e:	b200      	sxth	r0, r0
  alpha_tmp2 = Input.d * ((int32_t)Local_Vector_Components.hSin);
 8001710:	fb04 f302 	mul.w	r3, r4, r2
  Output.alpha = (int16_t)(((alpha_tmp1) + (alpha_tmp2)) >> 15);
 8001714:	fb05 3300 	mla	r3, r5, r0, r3
  beta_tmp2 = Input.d * ((int32_t)Local_Vector_Components.hCos);
 8001718:	fb00 f404 	mul.w	r4, r0, r4
  Output.beta = (int16_t)((beta_tmp2 - beta_tmp1) >> 15);
 800171c:	fb05 4412 	mls	r4, r5, r2, r4
  return (Output);
 8001720:	f3c3 33cf 	ubfx	r3, r3, #15, #16
 8001724:	2000      	movs	r0, #0
 8001726:	f363 000f 	bfi	r0, r3, #0, #16
 800172a:	f3c4 34cf 	ubfx	r4, r4, #15, #16
 800172e:	f364 401f 	bfi	r0, r4, #16, #16
}
 8001732:	b005      	add	sp, #20
 8001734:	bd30      	pop	{r4, r5, pc}
 8001736:	bf00      	nop

08001738 <MCM_Sqrt>:
  */
__weak int32_t MCM_Sqrt(int32_t wInput)
{
  int32_t wtemprootnew;

  if (wInput > 0)
 8001738:	2800      	cmp	r0, #0
 800173a:	dd09      	ble.n	8001750 <MCM_Sqrt+0x18>
 800173c:	b672      	cpsid	i
  {
    uint32_t retVal;
    /* Disable Irq as sqrt is used in MF and HF task */
    __disable_irq();
    /* Configure CORDIC */
    WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_SQRT);
 800173e:	4b05      	ldr	r3, [pc, #20]	; (8001754 <MCM_Sqrt+0x1c>)
 8001740:	f240 1269 	movw	r2, #361	; 0x169
 8001744:	601a      	str	r2, [r3, #0]
  WRITE_REG(CORDICx->WDATA, InData);
 8001746:	6058      	str	r0, [r3, #4]
  return (uint32_t)(READ_REG(CORDICx->RDATA));
 8001748:	6898      	ldr	r0, [r3, #8]
    LL_CORDIC_WriteData(CORDIC, ((uint32_t)wInput));
    /* Read sqrt and return */
#ifndef FULL_MISRA_C_COMPLIANCY_MC_MATH
    retVal = (LL_CORDIC_ReadData(CORDIC)) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 800174a:	0bc0      	lsrs	r0, r0, #15
  __ASM volatile ("cpsie i" : : : "memory");
 800174c:	b662      	cpsie	i
}
 800174e:	4770      	bx	lr
    __enable_irq();

  }
  else
  {
    wtemprootnew = (int32_t)0;
 8001750:	2000      	movs	r0, #0
  }

  return (wtemprootnew);
}
 8001752:	4770      	bx	lr
 8001754:	40020c00 	.word	0x40020c00

08001758 <FOC_Clear>:
  ab_t NULL_ab = {((int16_t)0), ((int16_t)0)};
  qd_t NULL_qd = {((int16_t)0), ((int16_t)0)};
  alphabeta_t NULL_alphabeta = {((int16_t)0), ((int16_t)0)};

  FOCVars[bMotor].Iab = NULL_ab;
  FOCVars[bMotor].Ialphabeta = NULL_alphabeta;
 8001758:	2226      	movs	r2, #38	; 0x26
{
 800175a:	b538      	push	{r3, r4, r5, lr}
 800175c:	fb00 f202 	mul.w	r2, r0, r2
 8001760:	4b15      	ldr	r3, [pc, #84]	; (80017b8 <FOC_Clear+0x60>)
  FOCVars[bMotor].Iab = NULL_ab;
 8001762:	2400      	movs	r4, #0
 8001764:	509c      	str	r4, [r3, r2]
{
 8001766:	4605      	mov	r5, r0
 8001768:	f102 0108 	add.w	r1, r2, #8
 800176c:	1898      	adds	r0, r3, r2
 800176e:	3210      	adds	r2, #16
 8001770:	4419      	add	r1, r3
 8001772:	4413      	add	r3, r2
  FOCVars[bMotor].hTeref = (int16_t)0;
  FOCVars[bMotor].Vqd = NULL_qd;
  FOCVars[bMotor].Valphabeta = NULL_alphabeta;
  FOCVars[bMotor].hElAngle = (int16_t)0;

  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 8001774:	4a11      	ldr	r2, [pc, #68]	; (80017bc <FOC_Clear+0x64>)
  FOCVars[bMotor].Iab = NULL_ab;
 8001776:	6044      	str	r4, [r0, #4]
  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 8001778:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
  FOCVars[bMotor].Iqd = NULL_qd;
 800177c:	604c      	str	r4, [r1, #4]
 800177e:	608c      	str	r4, [r1, #8]
  FOCVars[bMotor].Vqd = NULL_qd;
 8001780:	f8c3 4006 	str.w	r4, [r3, #6]
 8001784:	f8c3 400a 	str.w	r4, [r3, #10]
 8001788:	f8c3 400e 	str.w	r4, [r3, #14]
  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 800178c:	4621      	mov	r1, r4
 800178e:	f006 fae3 	bl	8007d58 <PID_SetIntegralTerm>
  PID_SetIntegralTerm(pPIDId[bMotor], ((int32_t)0));
 8001792:	4b0b      	ldr	r3, [pc, #44]	; (80017c0 <FOC_Clear+0x68>)
 8001794:	4621      	mov	r1, r4
 8001796:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800179a:	f006 fadd 	bl	8007d58 <PID_SetIntegralTerm>

  STC_Clear(pSTC[bMotor]);
 800179e:	4b09      	ldr	r3, [pc, #36]	; (80017c4 <FOC_Clear+0x6c>)
 80017a0:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80017a4:	f007 fd86 	bl	80092b4 <STC_Clear>

  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 80017a8:	4b07      	ldr	r3, [pc, #28]	; (80017c8 <FOC_Clear+0x70>)
 80017aa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]

  /* USER CODE BEGIN FOC_Clear 1 */

  /* USER CODE END FOC_Clear 1 */
}
 80017ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 80017b2:	f000 bff7 	b.w	80027a4 <PWMC_SwitchOffPWM>
 80017b6:	bf00      	nop
 80017b8:	200008f0 	.word	0x200008f0
 80017bc:	200003d4 	.word	0x200003d4
 80017c0:	200003d0 	.word	0x200003d0
 80017c4:	200003d8 	.word	0x200003d8
 80017c8:	20000924 	.word	0x20000924

080017cc <MCboot>:
  if (MC_NULL == pMCIList)
 80017cc:	2800      	cmp	r0, #0
 80017ce:	d075      	beq.n	80018bc <MCboot+0xf0>
{
 80017d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    pwmcHandle[M1] = &PWM_Handle_M1._Super;
 80017d4:	f8df b138 	ldr.w	fp, [pc, #312]	; 8001910 <MCboot+0x144>
    bMCBootCompleted = (uint8_t )0;
 80017d8:	f8df 9138 	ldr.w	r9, [pc, #312]	; 8001914 <MCboot+0x148>
    STC_Init(pSTC[M1],&PIDSpeedHandle_M1, &STO_PLL_M1._Super);
 80017dc:	4d38      	ldr	r5, [pc, #224]	; (80018c0 <MCboot+0xf4>)
    RVBS_Init(&BusVoltageSensor_M1);
 80017de:	4e39      	ldr	r6, [pc, #228]	; (80018c4 <MCboot+0xf8>)
    MCI_Init(&Mci[M1], pSTC[M1], &FOCVars[M1],pwmcHandle[M1] );
 80017e0:	4f39      	ldr	r7, [pc, #228]	; (80018c8 <MCboot+0xfc>)
{
 80017e2:	b085      	sub	sp, #20
    bMCBootCompleted = (uint8_t )0;
 80017e4:	f04f 0800 	mov.w	r8, #0
 80017e8:	4604      	mov	r4, r0
    pwmcHandle[M1] = &PWM_Handle_M1._Super;
 80017ea:	4838      	ldr	r0, [pc, #224]	; (80018cc <MCboot+0x100>)
 80017ec:	f8cb 0000 	str.w	r0, [fp]
    bMCBootCompleted = (uint8_t )0;
 80017f0:	f889 8000 	strb.w	r8, [r9]
    R3_2_Init(&PWM_Handle_M1);
 80017f4:	f006 fef8 	bl	80085e8 <R3_2_Init>
    ASPEP_start(&aspepOverUartA);
 80017f8:	4835      	ldr	r0, [pc, #212]	; (80018d0 <MCboot+0x104>)
 80017fa:	f7fe feb5 	bl	8000568 <ASPEP_start>
    startTimers();
 80017fe:	f006 fb5d 	bl	8007ebc <startTimers>
    PID_HandleInit(&PIDSpeedHandle_M1);
 8001802:	4834      	ldr	r0, [pc, #208]	; (80018d4 <MCboot+0x108>)
 8001804:	f006 fa94 	bl	8007d30 <PID_HandleInit>
    STO_PLL_Init (&STO_PLL_M1);
 8001808:	4833      	ldr	r0, [pc, #204]	; (80018d8 <MCboot+0x10c>)
 800180a:	f007 ffe5 	bl	80097d8 <STO_PLL_Init>
    STC_Init(pSTC[M1],&PIDSpeedHandle_M1, &STO_PLL_M1._Super);
 800180e:	4a32      	ldr	r2, [pc, #200]	; (80018d8 <MCboot+0x10c>)
 8001810:	4930      	ldr	r1, [pc, #192]	; (80018d4 <MCboot+0x108>)
 8001812:	6828      	ldr	r0, [r5, #0]
 8001814:	f007 fd34 	bl	8009280 <STC_Init>
    VSS_Init(&VirtualSpeedSensorM1);
 8001818:	4830      	ldr	r0, [pc, #192]	; (80018dc <MCboot+0x110>)
 800181a:	f008 f8dd 	bl	80099d8 <VSS_Init>
    RUC_Init(&RevUpControlM1, pSTC[M1], &VirtualSpeedSensorM1, &STO_M1, pwmcHandle[M1]);
 800181e:	f8db 3000 	ldr.w	r3, [fp]
 8001822:	6829      	ldr	r1, [r5, #0]
 8001824:	4a2d      	ldr	r2, [pc, #180]	; (80018dc <MCboot+0x110>)
 8001826:	9300      	str	r3, [sp, #0]
 8001828:	482d      	ldr	r0, [pc, #180]	; (80018e0 <MCboot+0x114>)
 800182a:	4b2e      	ldr	r3, [pc, #184]	; (80018e4 <MCboot+0x118>)
 800182c:	f007 fc00 	bl	8009030 <RUC_Init>
    PID_HandleInit(&PIDIqHandle_M1);
 8001830:	482d      	ldr	r0, [pc, #180]	; (80018e8 <MCboot+0x11c>)
 8001832:	f006 fa7d 	bl	8007d30 <PID_HandleInit>
    PID_HandleInit(&PIDIdHandle_M1);
 8001836:	482d      	ldr	r0, [pc, #180]	; (80018ec <MCboot+0x120>)
 8001838:	f006 fa7a 	bl	8007d30 <PID_HandleInit>
    (void)RCM_RegisterRegConv(&VbusRegConv_M1);
 800183c:	482c      	ldr	r0, [pc, #176]	; (80018f0 <MCboot+0x124>)
 800183e:	f002 f8d1 	bl	80039e4 <RCM_RegisterRegConv>
    RVBS_Init(&BusVoltageSensor_M1);
 8001842:	4630      	mov	r0, r6
 8001844:	f007 fb10 	bl	8008e68 <RVBS_Init>
    pMPM[M1]->pVBS = &(BusVoltageSensor_M1._Super);
 8001848:	4b2a      	ldr	r3, [pc, #168]	; (80018f4 <MCboot+0x128>)
    (void)RCM_RegisterRegConv(&TempRegConv_M1);
 800184a:	482b      	ldr	r0, [pc, #172]	; (80018f8 <MCboot+0x12c>)
    pMPM[M1]->pVBS = &(BusVoltageSensor_M1._Super);
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	60de      	str	r6, [r3, #12]
    pMPM[M1]->pFOCVars = &FOCVars[M1];
 8001850:	4e2a      	ldr	r6, [pc, #168]	; (80018fc <MCboot+0x130>)
 8001852:	609e      	str	r6, [r3, #8]
    (void)RCM_RegisterRegConv(&TempRegConv_M1);
 8001854:	f002 f8c6 	bl	80039e4 <RCM_RegisterRegConv>
    NTC_Init(&TempSensor_M1);
 8001858:	4829      	ldr	r0, [pc, #164]	; (8001900 <MCboot+0x134>)
 800185a:	f006 fa33 	bl	8007cc4 <NTC_Init>
    pREMNG[M1] = &RampExtMngrHFParamsM1;
 800185e:	4b29      	ldr	r3, [pc, #164]	; (8001904 <MCboot+0x138>)
 8001860:	4829      	ldr	r0, [pc, #164]	; (8001908 <MCboot+0x13c>)
 8001862:	6018      	str	r0, [r3, #0]
    REMNG_Init(pREMNG[M1]);
 8001864:	f007 fb5a 	bl	8008f1c <REMNG_Init>
    FOCVars[M1].bDriveInput = EXTERNAL;
 8001868:	f04f 0a01 	mov.w	sl, #1
    FOC_Clear(M1);
 800186c:	4640      	mov	r0, r8
 800186e:	f7ff ff73 	bl	8001758 <FOC_Clear>
    FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 8001872:	6828      	ldr	r0, [r5, #0]
    FOCVars[M1].bDriveInput = EXTERNAL;
 8001874:	f886 a024 	strb.w	sl, [r6, #36]	; 0x24
    FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 8001878:	f007 fda6 	bl	80093c8 <STC_GetDefaultIqdref>
 800187c:	6130      	str	r0, [r6, #16]
    FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 800187e:	6828      	ldr	r0, [r5, #0]
 8001880:	f007 fda2 	bl	80093c8 <STC_GetDefaultIqdref>
 8001884:	f3c0 400f 	ubfx	r0, r0, #16, #16
    MCI_Init(&Mci[M1], pSTC[M1], &FOCVars[M1],pwmcHandle[M1] );
 8001888:	6829      	ldr	r1, [r5, #0]
 800188a:	f8db 3000 	ldr.w	r3, [fp]
    FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 800188e:	82b0      	strh	r0, [r6, #20]
    MCI_Init(&Mci[M1], pSTC[M1], &FOCVars[M1],pwmcHandle[M1] );
 8001890:	4632      	mov	r2, r6
 8001892:	4638      	mov	r0, r7
 8001894:	f7ff fd28 	bl	80012e8 <MCI_Init>
   Mci[M1].pScale = &scaleParams_M1;
 8001898:	4b1c      	ldr	r3, [pc, #112]	; (800190c <MCboot+0x140>)
    MCI_ExecSpeedRamp(&Mci[M1],
 800189a:	6828      	ldr	r0, [r5, #0]
   Mci[M1].pScale = &scaleParams_M1;
 800189c:	61bb      	str	r3, [r7, #24]
    MCI_ExecSpeedRamp(&Mci[M1],
 800189e:	f007 fd8f 	bl	80093c0 <STC_GetMecSpeedRefUnitDefault>
 80018a2:	4642      	mov	r2, r8
 80018a4:	4601      	mov	r1, r0
 80018a6:	4638      	mov	r0, r7
 80018a8:	f7ff fd2e 	bl	8001308 <MCI_ExecSpeedRamp>
    pMCIList[M1] = &Mci[M1];
 80018ac:	6027      	str	r7, [r4, #0]
    MC_APP_BootHook();
 80018ae:	f7ff fd17 	bl	80012e0 <MC_APP_BootHook>
    bMCBootCompleted = 1U;
 80018b2:	f889 a000 	strb.w	sl, [r9]
}
 80018b6:	b005      	add	sp, #20
 80018b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80018bc:	4770      	bx	lr
 80018be:	bf00      	nop
 80018c0:	200003d8 	.word	0x200003d8
 80018c4:	20000000 	.word	0x20000000
 80018c8:	200008bc 	.word	0x200008bc
 80018cc:	200000b4 	.word	0x200000b4
 80018d0:	2000044c 	.word	0x2000044c
 80018d4:	20000078 	.word	0x20000078
 80018d8:	200001fc 	.word	0x200001fc
 80018dc:	20000394 	.word	0x20000394
 80018e0:	20000170 	.word	0x20000170
 80018e4:	200001e8 	.word	0x200001e8
 80018e8:	2000004c 	.word	0x2000004c
 80018ec:	20000020 	.word	0x20000020
 80018f0:	20000384 	.word	0x20000384
 80018f4:	200003cc 	.word	0x200003cc
 80018f8:	20000358 	.word	0x20000358
 80018fc:	200008f0 	.word	0x200008f0
 8001900:	20000368 	.word	0x20000368
 8001904:	20000920 	.word	0x20000920
 8001908:	20000158 	.word	0x20000158
 800190c:	200003ec 	.word	0x200003ec
 8001910:	20000924 	.word	0x20000924
 8001914:	20000916 	.word	0x20000916

08001918 <FOC_InitAdditionalMethods>:
    {
  /* USER CODE BEGIN FOC_InitAdditionalMethods 0 */

  /* USER CODE END FOC_InitAdditionalMethods 0 */
    }
}
 8001918:	4770      	bx	lr
 800191a:	bf00      	nop

0800191c <FOC_CalcCurrRef>:
  *         MTPA algorithm(s). It must be called with the periodicity specified
  *         in oTSC parameters.
  * @param  bMotor related motor it can be M1 or M2.
  */
__weak void FOC_CalcCurrRef(uint8_t bMotor)
{
 800191c:	b510      	push	{r4, lr}

  /* USER CODE BEGIN FOC_CalcCurrRef 0 */

  /* USER CODE END FOC_CalcCurrRef 0 */
  if (INTERNAL == FOCVars[bMotor].bDriveInput)
 800191e:	4c08      	ldr	r4, [pc, #32]	; (8001940 <FOC_CalcCurrRef+0x24>)
 8001920:	2326      	movs	r3, #38	; 0x26
 8001922:	fb03 4400 	mla	r4, r3, r0, r4
 8001926:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 800192a:	b103      	cbz	r3, 800192e <FOC_CalcCurrRef+0x12>
    /* Nothing to do */
  }
  /* USER CODE BEGIN FOC_CalcCurrRef 1 */

  /* USER CODE END FOC_CalcCurrRef 1 */
}
 800192c:	bd10      	pop	{r4, pc}
    FOCVars[bMotor].hTeref = STC_CalcTorqueReference(pSTC[bMotor]);
 800192e:	4b05      	ldr	r3, [pc, #20]	; (8001944 <FOC_CalcCurrRef+0x28>)
 8001930:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8001934:	f007 fd1a 	bl	800936c <STC_CalcTorqueReference>
 8001938:	83e0      	strh	r0, [r4, #30]
    FOCVars[bMotor].Iqdref.q = FOCVars[bMotor].hTeref;
 800193a:	8220      	strh	r0, [r4, #16]
}
 800193c:	bd10      	pop	{r4, pc}
 800193e:	bf00      	nop
 8001940:	200008f0 	.word	0x200008f0
 8001944:	200003d8 	.word	0x200003d8

08001948 <TSK_SetChargeBootCapDelayM1>:
  * @param  hTickCount number of ticks to be counted.
  * @retval void
  */
__weak void TSK_SetChargeBootCapDelayM1(uint16_t hTickCount)
{
   hBootCapDelayCounterM1 = hTickCount;
 8001948:	4b01      	ldr	r3, [pc, #4]	; (8001950 <TSK_SetChargeBootCapDelayM1+0x8>)
 800194a:	8018      	strh	r0, [r3, #0]
}
 800194c:	4770      	bx	lr
 800194e:	bf00      	nop
 8001950:	20000918 	.word	0x20000918

08001954 <TSK_ChargeBootCapDelayHasElapsedM1>:
  * @retval bool true if time has elapsed, false otherwise.
  */
__weak bool TSK_ChargeBootCapDelayHasElapsedM1(void)
{
  bool retVal = false;
  if (((uint16_t)0) == hBootCapDelayCounterM1)
 8001954:	4b03      	ldr	r3, [pc, #12]	; (8001964 <TSK_ChargeBootCapDelayHasElapsedM1+0x10>)
 8001956:	8818      	ldrh	r0, [r3, #0]
 8001958:	b280      	uxth	r0, r0
  {
    retVal = true;
  }
  return (retVal);
}
 800195a:	fab0 f080 	clz	r0, r0
 800195e:	0940      	lsrs	r0, r0, #5
 8001960:	4770      	bx	lr
 8001962:	bf00      	nop
 8001964:	20000918 	.word	0x20000918

08001968 <TSK_SetStopPermanencyTimeM1>:
  * @param  hTickCount number of ticks to be counted.
  * @retval void
  */
__weak void TSK_SetStopPermanencyTimeM1(uint16_t hTickCount)
{
  hStopPermanencyCounterM1 = hTickCount;
 8001968:	4b01      	ldr	r3, [pc, #4]	; (8001970 <TSK_SetStopPermanencyTimeM1+0x8>)
 800196a:	8018      	strh	r0, [r3, #0]
}
 800196c:	4770      	bx	lr
 800196e:	bf00      	nop
 8001970:	2000091c 	.word	0x2000091c

08001974 <TSK_StopPermanencyTimeHasElapsedM1>:
  * @retval bool true if time is elapsed, false otherwise.
  */
__weak bool TSK_StopPermanencyTimeHasElapsedM1(void)
{
  bool retVal = false;
  if (((uint16_t)0) == hStopPermanencyCounterM1)
 8001974:	4b03      	ldr	r3, [pc, #12]	; (8001984 <TSK_StopPermanencyTimeHasElapsedM1+0x10>)
 8001976:	8818      	ldrh	r0, [r3, #0]
 8001978:	b280      	uxth	r0, r0
  {
    retVal = true;
  }
  return (retVal);
}
 800197a:	fab0 f080 	clz	r0, r0
 800197e:	0940      	lsrs	r0, r0, #5
 8001980:	4770      	bx	lr
 8001982:	bf00      	nop
 8001984:	2000091c 	.word	0x2000091c

08001988 <TSK_MediumFrequencyTaskM1>:
{
 8001988:	b570      	push	{r4, r5, r6, lr}
 800198a:	b082      	sub	sp, #8
  int16_t wAux = 0;
 800198c:	2300      	movs	r3, #0
  bool IsSpeedReliable = STO_PLL_CalcAvrgMecSpeedUnit(&STO_PLL_M1, &wAux);
 800198e:	4669      	mov	r1, sp
 8001990:	48ba      	ldr	r0, [pc, #744]	; (8001c7c <TSK_MediumFrequencyTaskM1+0x2f4>)
  int16_t wAux = 0;
 8001992:	f8ad 3000 	strh.w	r3, [sp]
  bool IsSpeedReliable = STO_PLL_CalcAvrgMecSpeedUnit(&STO_PLL_M1, &wAux);
 8001996:	f007 fe1f 	bl	80095d8 <STO_PLL_CalcAvrgMecSpeedUnit>
  PQD_CalcElMotorPower(pMPM[M1]);
 800199a:	4eb9      	ldr	r6, [pc, #740]	; (8001c80 <TSK_MediumFrequencyTaskM1+0x2f8>)
  if (MCI_GetCurrentFaults(&Mci[M1]) == MC_NO_FAULTS)
 800199c:	4cb9      	ldr	r4, [pc, #740]	; (8001c84 <TSK_MediumFrequencyTaskM1+0x2fc>)
  bool IsSpeedReliable = STO_PLL_CalcAvrgMecSpeedUnit(&STO_PLL_M1, &wAux);
 800199e:	4605      	mov	r5, r0
  PQD_CalcElMotorPower(pMPM[M1]);
 80019a0:	6830      	ldr	r0, [r6, #0]
 80019a2:	f006 fa51 	bl	8007e48 <PQD_CalcElMotorPower>
  if (MCI_GetCurrentFaults(&Mci[M1]) == MC_NO_FAULTS)
 80019a6:	4620      	mov	r0, r4
 80019a8:	f7ff fd18 	bl	80013dc <MCI_GetCurrentFaults>
 80019ac:	b118      	cbz	r0, 80019b6 <TSK_MediumFrequencyTaskM1+0x2e>
    Mci[M1].State = FAULT_NOW;
 80019ae:	230a      	movs	r3, #10
 80019b0:	77e3      	strb	r3, [r4, #31]
}
 80019b2:	b002      	add	sp, #8
 80019b4:	bd70      	pop	{r4, r5, r6, pc}
    if (MCI_GetOccurredFaults(&Mci[M1]) == MC_NO_FAULTS)
 80019b6:	4620      	mov	r0, r4
 80019b8:	f7ff fd0e 	bl	80013d8 <MCI_GetOccurredFaults>
 80019bc:	bb70      	cbnz	r0, 8001a1c <TSK_MediumFrequencyTaskM1+0x94>
      switch (Mci[M1].State)
 80019be:	7fe3      	ldrb	r3, [r4, #31]
 80019c0:	2b13      	cmp	r3, #19
 80019c2:	d8f6      	bhi.n	80019b2 <TSK_MediumFrequencyTaskM1+0x2a>
 80019c4:	a201      	add	r2, pc, #4	; (adr r2, 80019cc <TSK_MediumFrequencyTaskM1+0x44>)
 80019c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019ca:	bf00      	nop
 80019cc:	08001b8f 	.word	0x08001b8f
 80019d0:	080019b3 	.word	0x080019b3
 80019d4:	080019b3 	.word	0x080019b3
 80019d8:	080019b3 	.word	0x080019b3
 80019dc:	08001afd 	.word	0x08001afd
 80019e0:	080019b3 	.word	0x080019b3
 80019e4:	08001ad9 	.word	0x08001ad9
 80019e8:	080019b3 	.word	0x080019b3
 80019ec:	08001ab9 	.word	0x08001ab9
 80019f0:	080019b3 	.word	0x080019b3
 80019f4:	08001a1d 	.word	0x08001a1d
 80019f8:	08001bbf 	.word	0x08001bbf
 80019fc:	080019b3 	.word	0x080019b3
 8001a00:	080019b3 	.word	0x080019b3
 8001a04:	080019b3 	.word	0x080019b3
 8001a08:	080019b3 	.word	0x080019b3
 8001a0c:	08001a77 	.word	0x08001a77
 8001a10:	08001a45 	.word	0x08001a45
 8001a14:	080019b3 	.word	0x080019b3
 8001a18:	08001a25 	.word	0x08001a25
      Mci[M1].State = FAULT_OVER;
 8001a1c:	230b      	movs	r3, #11
 8001a1e:	77e3      	strb	r3, [r4, #31]
}
 8001a20:	b002      	add	sp, #8
 8001a22:	bd70      	pop	{r4, r5, r6, pc}
          if (MCI_STOP == Mci[M1].DirectCommand)
 8001a24:	7fa3      	ldrb	r3, [r4, #30]
 8001a26:	2b05      	cmp	r3, #5
 8001a28:	f000 80d0 	beq.w	8001bcc <TSK_MediumFrequencyTaskM1+0x244>
            if (! RUC_Exec(&RevUpControlM1))
 8001a2c:	4896      	ldr	r0, [pc, #600]	; (8001c88 <TSK_MediumFrequencyTaskM1+0x300>)
 8001a2e:	f007 fb81 	bl	8009134 <RUC_Exec>
 8001a32:	4602      	mov	r2, r0
 8001a34:	2800      	cmp	r0, #0
 8001a36:	f040 80e4 	bne.w	8001c02 <TSK_MediumFrequencyTaskM1+0x27a>
              MCI_FaultProcessing(&Mci[M1], MC_START_UP, 0);
 8001a3a:	4892      	ldr	r0, [pc, #584]	; (8001c84 <TSK_MediumFrequencyTaskM1+0x2fc>)
 8001a3c:	2110      	movs	r1, #16
 8001a3e:	f7ff fc81 	bl	8001344 <MCI_FaultProcessing>
 8001a42:	e7b6      	b.n	80019b2 <TSK_MediumFrequencyTaskM1+0x2a>
          if (MCI_STOP == Mci[M1].DirectCommand)
 8001a44:	7fa3      	ldrb	r3, [r4, #30]
 8001a46:	2b05      	cmp	r3, #5
 8001a48:	f000 80c0 	beq.w	8001bcc <TSK_MediumFrequencyTaskM1+0x244>
            if (PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC))
 8001a4c:	4d8f      	ldr	r5, [pc, #572]	; (8001c8c <TSK_MediumFrequencyTaskM1+0x304>)
 8001a4e:	2101      	movs	r1, #1
 8001a50:	6828      	ldr	r0, [r5, #0]
 8001a52:	f000 feab 	bl	80027ac <PWMC_CurrentReadingCalibr>
 8001a56:	2800      	cmp	r0, #0
 8001a58:	d0ab      	beq.n	80019b2 <TSK_MediumFrequencyTaskM1+0x2a>
              if (MCI_MEASURE_OFFSETS == Mci[M1].DirectCommand)
 8001a5a:	7fa3      	ldrb	r3, [r4, #30]
 8001a5c:	2b03      	cmp	r3, #3
 8001a5e:	f000 8103 	beq.w	8001c68 <TSK_MediumFrequencyTaskM1+0x2e0>
                R3_2_TurnOnLowSides(pwmcHandle[M1],M1_CHARGE_BOOT_CAP_DUTY_CYCLES);
 8001a62:	6828      	ldr	r0, [r5, #0]
 8001a64:	2100      	movs	r1, #0
 8001a66:	f006 fd21 	bl	80084ac <R3_2_TurnOnLowSides>
                TSK_SetChargeBootCapDelayM1(M1_CHARGE_BOOT_CAP_TICKS);
 8001a6a:	2014      	movs	r0, #20
 8001a6c:	f7ff ff6c 	bl	8001948 <TSK_SetChargeBootCapDelayM1>
                Mci[M1].State = CHARGE_BOOT_CAP;
 8001a70:	2310      	movs	r3, #16
 8001a72:	77e3      	strb	r3, [r4, #31]
 8001a74:	e79d      	b.n	80019b2 <TSK_MediumFrequencyTaskM1+0x2a>
          if (MCI_STOP == Mci[M1].DirectCommand)
 8001a76:	7fa3      	ldrb	r3, [r4, #30]
 8001a78:	2b05      	cmp	r3, #5
 8001a7a:	f000 80a7 	beq.w	8001bcc <TSK_MediumFrequencyTaskM1+0x244>
            if (TSK_ChargeBootCapDelayHasElapsedM1())
 8001a7e:	f7ff ff69 	bl	8001954 <TSK_ChargeBootCapDelayHasElapsedM1>
 8001a82:	2800      	cmp	r0, #0
 8001a84:	d095      	beq.n	80019b2 <TSK_MediumFrequencyTaskM1+0x2a>
              R3_2_SwitchOffPWM(pwmcHandle[M1]);
 8001a86:	4d81      	ldr	r5, [pc, #516]	; (8001c8c <TSK_MediumFrequencyTaskM1+0x304>)
 8001a88:	6828      	ldr	r0, [r5, #0]
 8001a8a:	f006 fc49 	bl	8008320 <R3_2_SwitchOffPWM>
              STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 8001a8e:	4a80      	ldr	r2, [pc, #512]	; (8001c90 <TSK_MediumFrequencyTaskM1+0x308>)
              FOCVars[M1].bDriveInput = EXTERNAL;
 8001a90:	4b80      	ldr	r3, [pc, #512]	; (8001c94 <TSK_MediumFrequencyTaskM1+0x30c>)
              STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 8001a92:	6810      	ldr	r0, [r2, #0]
 8001a94:	4980      	ldr	r1, [pc, #512]	; (8001c98 <TSK_MediumFrequencyTaskM1+0x310>)
              FOCVars[M1].bDriveInput = EXTERNAL;
 8001a96:	2201      	movs	r2, #1
 8001a98:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
              STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 8001a9c:	f007 fc06 	bl	80092ac <STC_SetSpeedSensor>
              STO_PLL_Clear(&STO_PLL_M1);
 8001aa0:	4876      	ldr	r0, [pc, #472]	; (8001c7c <TSK_MediumFrequencyTaskM1+0x2f4>)
 8001aa2:	f007 fe73 	bl	800978c <STO_PLL_Clear>
              FOC_Clear( M1 );
 8001aa6:	2000      	movs	r0, #0
 8001aa8:	f7ff fe56 	bl	8001758 <FOC_Clear>
                Mci[M1].State = START;
 8001aac:	2304      	movs	r3, #4
              PWMC_SwitchOnPWM(pwmcHandle[M1]);
 8001aae:	6828      	ldr	r0, [r5, #0]
                Mci[M1].State = START;
 8001ab0:	77e3      	strb	r3, [r4, #31]
              PWMC_SwitchOnPWM(pwmcHandle[M1]);
 8001ab2:	f000 fe79 	bl	80027a8 <PWMC_SwitchOnPWM>
 8001ab6:	e77c      	b.n	80019b2 <TSK_MediumFrequencyTaskM1+0x2a>
          if (TSK_StopPermanencyTimeHasElapsedM1())
 8001ab8:	f7ff ff5c 	bl	8001974 <TSK_StopPermanencyTimeHasElapsedM1>
 8001abc:	2800      	cmp	r0, #0
 8001abe:	f43f af78 	beq.w	80019b2 <TSK_MediumFrequencyTaskM1+0x2a>
            STC_SetSpeedSensor(pSTC[M1], &VirtualSpeedSensorM1._Super);    /* Sensor-less */
 8001ac2:	4b73      	ldr	r3, [pc, #460]	; (8001c90 <TSK_MediumFrequencyTaskM1+0x308>)
 8001ac4:	4974      	ldr	r1, [pc, #464]	; (8001c98 <TSK_MediumFrequencyTaskM1+0x310>)
 8001ac6:	6818      	ldr	r0, [r3, #0]
 8001ac8:	f007 fbf0 	bl	80092ac <STC_SetSpeedSensor>
            VSS_Clear(&VirtualSpeedSensorM1); /* Reset measured speed in IDLE */
 8001acc:	4872      	ldr	r0, [pc, #456]	; (8001c98 <TSK_MediumFrequencyTaskM1+0x310>)
 8001ace:	f007 ff75 	bl	80099bc <VSS_Clear>
            Mci[M1].DirectCommand = MCI_NO_COMMAND;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	83e3      	strh	r3, [r4, #30]
 8001ad6:	e76c      	b.n	80019b2 <TSK_MediumFrequencyTaskM1+0x2a>
          if (MCI_STOP == Mci[M1].DirectCommand)
 8001ad8:	7fa3      	ldrb	r3, [r4, #30]
 8001ada:	2b05      	cmp	r3, #5
 8001adc:	d076      	beq.n	8001bcc <TSK_MediumFrequencyTaskM1+0x244>
            MCI_ExecBufferedCommands(&Mci[M1]);
 8001ade:	4869      	ldr	r0, [pc, #420]	; (8001c84 <TSK_MediumFrequencyTaskM1+0x2fc>)
 8001ae0:	f7ff fc3c 	bl	800135c <MCI_ExecBufferedCommands>
              FOC_CalcCurrRef(M1);
 8001ae4:	2000      	movs	r0, #0
 8001ae6:	f7ff ff19 	bl	800191c <FOC_CalcCurrRef>
              if(!IsSpeedReliable)
 8001aea:	2d00      	cmp	r5, #0
 8001aec:	f47f af61 	bne.w	80019b2 <TSK_MediumFrequencyTaskM1+0x2a>
                MCI_FaultProcessing(&Mci[M1], MC_SPEED_FDBK, 0);
 8001af0:	4864      	ldr	r0, [pc, #400]	; (8001c84 <TSK_MediumFrequencyTaskM1+0x2fc>)
 8001af2:	462a      	mov	r2, r5
 8001af4:	2120      	movs	r1, #32
 8001af6:	f7ff fc25 	bl	8001344 <MCI_FaultProcessing>
 8001afa:	e75a      	b.n	80019b2 <TSK_MediumFrequencyTaskM1+0x2a>
          if (MCI_STOP == Mci[M1].DirectCommand)
 8001afc:	7fa3      	ldrb	r3, [r4, #30]
 8001afe:	2b05      	cmp	r3, #5
 8001b00:	d064      	beq.n	8001bcc <TSK_MediumFrequencyTaskM1+0x244>
            if(! RUC_Exec(&RevUpControlM1))
 8001b02:	4861      	ldr	r0, [pc, #388]	; (8001c88 <TSK_MediumFrequencyTaskM1+0x300>)
 8001b04:	f007 fb16 	bl	8009134 <RUC_Exec>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	2800      	cmp	r0, #0
 8001b0c:	d16f      	bne.n	8001bee <TSK_MediumFrequencyTaskM1+0x266>
              MCI_FaultProcessing(&Mci[M1], MC_START_UP, 0);
 8001b0e:	485d      	ldr	r0, [pc, #372]	; (8001c84 <TSK_MediumFrequencyTaskM1+0x2fc>)
 8001b10:	2110      	movs	r1, #16
 8001b12:	f7ff fc17 	bl	8001344 <MCI_FaultProcessing>
            (void)VSS_CalcAvrgMecSpeedUnit(&VirtualSpeedSensorM1, &hForcedMecSpeedUnit);
 8001b16:	4860      	ldr	r0, [pc, #384]	; (8001c98 <TSK_MediumFrequencyTaskM1+0x310>)
 8001b18:	f10d 0102 	add.w	r1, sp, #2
 8001b1c:	f007 ffb2 	bl	8009a84 <VSS_CalcAvrgMecSpeedUnit>
            if (true == RUC_FirstAccelerationStageReached(&RevUpControlM1))
 8001b20:	4859      	ldr	r0, [pc, #356]	; (8001c88 <TSK_MediumFrequencyTaskM1+0x300>)
 8001b22:	f007 fb3d 	bl	80091a0 <RUC_FirstAccelerationStageReached>
 8001b26:	2800      	cmp	r0, #0
 8001b28:	f43f af43 	beq.w	80019b2 <TSK_MediumFrequencyTaskM1+0x2a>
              ObserverConverged = STO_PLL_IsObserverConverged(&STO_PLL_M1, &hForcedMecSpeedUnit);
 8001b2c:	f10d 0102 	add.w	r1, sp, #2
 8001b30:	4852      	ldr	r0, [pc, #328]	; (8001c7c <TSK_MediumFrequencyTaskM1+0x2f4>)
 8001b32:	f007 fe8b 	bl	800984c <STO_PLL_IsObserverConverged>
 8001b36:	4605      	mov	r5, r0
              STO_SetDirection(&STO_PLL_M1, (int8_t)MCI_GetImposedMotorDirection(&Mci[M1]));
 8001b38:	4852      	ldr	r0, [pc, #328]	; (8001c84 <TSK_MediumFrequencyTaskM1+0x2fc>)
 8001b3a:	f7ff fcbd 	bl	80014b8 <MCI_GetImposedMotorDirection>
 8001b3e:	b241      	sxtb	r1, r0
 8001b40:	484e      	ldr	r0, [pc, #312]	; (8001c7c <TSK_MediumFrequencyTaskM1+0x2f4>)
 8001b42:	f007 ff37 	bl	80099b4 <STO_SetDirection>
              (void)VSS_SetStartTransition(&VirtualSpeedSensorM1, ObserverConverged);
 8001b46:	4854      	ldr	r0, [pc, #336]	; (8001c98 <TSK_MediumFrequencyTaskM1+0x310>)
 8001b48:	4629      	mov	r1, r5
 8001b4a:	f008 f83d 	bl	8009bc8 <VSS_SetStartTransition>
            if (ObserverConverged)
 8001b4e:	2d00      	cmp	r5, #0
 8001b50:	f43f af2f 	beq.w	80019b2 <TSK_MediumFrequencyTaskM1+0x2a>
              qd_t StatorCurrent = MCM_Park(FOCVars[M1].Ialphabeta, SPD_GetElAngle(&STO_PLL_M1._Super));
 8001b54:	4849      	ldr	r0, [pc, #292]	; (8001c7c <TSK_MediumFrequencyTaskM1+0x2f4>)
 8001b56:	4e4f      	ldr	r6, [pc, #316]	; (8001c94 <TSK_MediumFrequencyTaskM1+0x30c>)
              REMNG_Init(pREMNG[M1]);
 8001b58:	4d50      	ldr	r5, [pc, #320]	; (8001c9c <TSK_MediumFrequencyTaskM1+0x314>)
              qd_t StatorCurrent = MCM_Park(FOCVars[M1].Ialphabeta, SPD_GetElAngle(&STO_PLL_M1._Super));
 8001b5a:	f007 fb4d 	bl	80091f8 <SPD_GetElAngle>
 8001b5e:	4601      	mov	r1, r0
 8001b60:	6870      	ldr	r0, [r6, #4]
 8001b62:	f7ff fd87 	bl	8001674 <MCM_Park>
 8001b66:	4603      	mov	r3, r0
              REMNG_Init(pREMNG[M1]);
 8001b68:	6828      	ldr	r0, [r5, #0]
              qd_t StatorCurrent = MCM_Park(FOCVars[M1].Ialphabeta, SPD_GetElAngle(&STO_PLL_M1._Super));
 8001b6a:	9301      	str	r3, [sp, #4]
              REMNG_Init(pREMNG[M1]);
 8001b6c:	f007 f9d6 	bl	8008f1c <REMNG_Init>
              (void)REMNG_ExecRamp(pREMNG[M1], FOCVars[M1].Iqdref.q, 0);
 8001b70:	f9b6 1010 	ldrsh.w	r1, [r6, #16]
 8001b74:	6828      	ldr	r0, [r5, #0]
 8001b76:	2200      	movs	r2, #0
 8001b78:	f007 fa16 	bl	8008fa8 <REMNG_ExecRamp>
              (void)REMNG_ExecRamp(pREMNG[M1], StatorCurrent.q, TRANSITION_DURATION);
 8001b7c:	f9bd 1004 	ldrsh.w	r1, [sp, #4]
 8001b80:	6828      	ldr	r0, [r5, #0]
 8001b82:	2219      	movs	r2, #25
 8001b84:	f007 fa10 	bl	8008fa8 <REMNG_ExecRamp>
              Mci[M1].State = SWITCH_OVER;
 8001b88:	2313      	movs	r3, #19
 8001b8a:	77e3      	strb	r3, [r4, #31]
 8001b8c:	e711      	b.n	80019b2 <TSK_MediumFrequencyTaskM1+0x2a>
          if ((MCI_START == Mci[M1].DirectCommand) || (MCI_MEASURE_OFFSETS == Mci[M1].DirectCommand))
 8001b8e:	7fa5      	ldrb	r5, [r4, #30]
 8001b90:	f005 05fd 	and.w	r5, r5, #253	; 0xfd
 8001b94:	2d01      	cmp	r5, #1
 8001b96:	f47f af0c 	bne.w	80019b2 <TSK_MediumFrequencyTaskM1+0x2a>
              RUC_Clear(&RevUpControlM1, MCI_GetImposedMotorDirection(&Mci[M1]));
 8001b9a:	483a      	ldr	r0, [pc, #232]	; (8001c84 <TSK_MediumFrequencyTaskM1+0x2fc>)
            if (pwmcHandle[M1]->offsetCalibStatus == false)
 8001b9c:	4e3b      	ldr	r6, [pc, #236]	; (8001c8c <TSK_MediumFrequencyTaskM1+0x304>)
              RUC_Clear(&RevUpControlM1, MCI_GetImposedMotorDirection(&Mci[M1]));
 8001b9e:	f7ff fc8b 	bl	80014b8 <MCI_GetImposedMotorDirection>
 8001ba2:	4601      	mov	r1, r0
 8001ba4:	4838      	ldr	r0, [pc, #224]	; (8001c88 <TSK_MediumFrequencyTaskM1+0x300>)
 8001ba6:	f007 fa81 	bl	80090ac <RUC_Clear>
            if (pwmcHandle[M1]->offsetCalibStatus == false)
 8001baa:	6830      	ldr	r0, [r6, #0]
 8001bac:	f890 1081 	ldrb.w	r1, [r0, #129]	; 0x81
 8001bb0:	2900      	cmp	r1, #0
 8001bb2:	d14f      	bne.n	8001c54 <TSK_MediumFrequencyTaskM1+0x2cc>
              (void)PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_START);
 8001bb4:	f000 fdfa 	bl	80027ac <PWMC_CurrentReadingCalibr>
              Mci[M1].State = OFFSET_CALIB;
 8001bb8:	2311      	movs	r3, #17
 8001bba:	77e3      	strb	r3, [r4, #31]
 8001bbc:	e6f9      	b.n	80019b2 <TSK_MediumFrequencyTaskM1+0x2a>
          if (MCI_ACK_FAULTS == Mci[M1].DirectCommand)
 8001bbe:	7fa3      	ldrb	r3, [r4, #30]
 8001bc0:	2b02      	cmp	r3, #2
 8001bc2:	f47f aef6 	bne.w	80019b2 <TSK_MediumFrequencyTaskM1+0x2a>
            Mci[M1].DirectCommand = MCI_NO_COMMAND;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	83e3      	strh	r3, [r4, #30]
 8001bca:	e6f2      	b.n	80019b2 <TSK_MediumFrequencyTaskM1+0x2a>
    R3_2_SwitchOffPWM(pwmcHandle[motor]);
 8001bcc:	4b2f      	ldr	r3, [pc, #188]	; (8001c8c <TSK_MediumFrequencyTaskM1+0x304>)
 8001bce:	6818      	ldr	r0, [r3, #0]
 8001bd0:	f006 fba6 	bl	8008320 <R3_2_SwitchOffPWM>
  FOC_Clear(motor);
 8001bd4:	2000      	movs	r0, #0
 8001bd6:	f7ff fdbf 	bl	8001758 <FOC_Clear>
  PQD_Clear(pMPM[motor]);
 8001bda:	6830      	ldr	r0, [r6, #0]
 8001bdc:	f006 f950 	bl	8007e80 <PQD_Clear>
  TSK_SetStopPermanencyTimeM1(STOPPERMANENCY_TICKS);
 8001be0:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001be4:	f7ff fec0 	bl	8001968 <TSK_SetStopPermanencyTimeM1>
  Mci[motor].State = STOP;
 8001be8:	2308      	movs	r3, #8
 8001bea:	77e3      	strb	r3, [r4, #31]
}
 8001bec:	e6e1      	b.n	80019b2 <TSK_MediumFrequencyTaskM1+0x2a>
              IqdRef.q = STC_CalcTorqueReference(pSTC[M1]);
 8001bee:	4b28      	ldr	r3, [pc, #160]	; (8001c90 <TSK_MediumFrequencyTaskM1+0x308>)
 8001bf0:	6818      	ldr	r0, [r3, #0]
 8001bf2:	f007 fbbb 	bl	800936c <STC_CalcTorqueReference>
              IqdRef.d = FOCVars[M1].UserIdref;
 8001bf6:	4b27      	ldr	r3, [pc, #156]	; (8001c94 <TSK_MediumFrequencyTaskM1+0x30c>)
 8001bf8:	f9b3 2014 	ldrsh.w	r2, [r3, #20]
              FOCVars[M1].Iqdref = IqdRef;
 8001bfc:	8218      	strh	r0, [r3, #16]
 8001bfe:	825a      	strh	r2, [r3, #18]
 8001c00:	e789      	b.n	8001b16 <TSK_MediumFrequencyTaskM1+0x18e>
              LoopClosed = VSS_CalcAvrgMecSpeedUnit(&VirtualSpeedSensorM1, &hForcedMecSpeedUnit);
 8001c02:	4825      	ldr	r0, [pc, #148]	; (8001c98 <TSK_MediumFrequencyTaskM1+0x310>)
 8001c04:	a901      	add	r1, sp, #4
 8001c06:	f007 ff3d 	bl	8009a84 <VSS_CalcAvrgMecSpeedUnit>
 8001c0a:	4605      	mov	r5, r0
              tempBool = VSS_TransitionEnded(&VirtualSpeedSensorM1);
 8001c0c:	4822      	ldr	r0, [pc, #136]	; (8001c98 <TSK_MediumFrequencyTaskM1+0x310>)
 8001c0e:	f007 ffe9 	bl	8009be4 <VSS_TransitionEnded>
              LoopClosed = LoopClosed || tempBool;
 8001c12:	b335      	cbz	r5, 8001c62 <TSK_MediumFrequencyTaskM1+0x2da>
                                    (((int32_t)FOCVars[M1].Iqdref.q * (int16_t)PID_GetKIDivisor(&PIDSpeedHandle_M1))
 8001c14:	4b1f      	ldr	r3, [pc, #124]	; (8001c94 <TSK_MediumFrequencyTaskM1+0x30c>)
 8001c16:	4822      	ldr	r0, [pc, #136]	; (8001ca0 <TSK_MediumFrequencyTaskM1+0x318>)
 8001c18:	f9b3 6010 	ldrsh.w	r6, [r3, #16]
                STC_SetSpeedSensor(pSTC[M1], &STO_PLL_M1._Super); /* Observer has converged */
 8001c1c:	4d1c      	ldr	r5, [pc, #112]	; (8001c90 <TSK_MediumFrequencyTaskM1+0x308>)
                                    (((int32_t)FOCVars[M1].Iqdref.q * (int16_t)PID_GetKIDivisor(&PIDSpeedHandle_M1))
 8001c1e:	f006 f8a5 	bl	8007d6c <PID_GetKIDivisor>
                PID_SetIntegralTerm(&PIDSpeedHandle_M1,
 8001c22:	b201      	sxth	r1, r0
 8001c24:	fb06 f101 	mul.w	r1, r6, r1
 8001c28:	481d      	ldr	r0, [pc, #116]	; (8001ca0 <TSK_MediumFrequencyTaskM1+0x318>)
 8001c2a:	f006 f895 	bl	8007d58 <PID_SetIntegralTerm>
                STC_SetSpeedSensor(pSTC[M1], &STO_PLL_M1._Super); /* Observer has converged */
 8001c2e:	4913      	ldr	r1, [pc, #76]	; (8001c7c <TSK_MediumFrequencyTaskM1+0x2f4>)
 8001c30:	6828      	ldr	r0, [r5, #0]
 8001c32:	f007 fb3b 	bl	80092ac <STC_SetSpeedSensor>
                FOC_InitAdditionalMethods(M1);
 8001c36:	2000      	movs	r0, #0
 8001c38:	f7ff fe6e 	bl	8001918 <FOC_InitAdditionalMethods>
                FOC_CalcCurrRef(M1);
 8001c3c:	2000      	movs	r0, #0
 8001c3e:	f7ff fe6d 	bl	800191c <FOC_CalcCurrRef>
                STC_ForceSpeedReferenceToCurrentSpeed(pSTC[M1]); /* Init the reference speed to current speed */
 8001c42:	6828      	ldr	r0, [r5, #0]
 8001c44:	f007 fbce 	bl	80093e4 <STC_ForceSpeedReferenceToCurrentSpeed>
                MCI_ExecBufferedCommands(&Mci[M1]); /* Exec the speed ramp after changing of the speed sensor */
 8001c48:	480e      	ldr	r0, [pc, #56]	; (8001c84 <TSK_MediumFrequencyTaskM1+0x2fc>)
 8001c4a:	f7ff fb87 	bl	800135c <MCI_ExecBufferedCommands>
                Mci[M1].State = RUN;
 8001c4e:	2306      	movs	r3, #6
 8001c50:	77e3      	strb	r3, [r4, #31]
 8001c52:	e6ae      	b.n	80019b2 <TSK_MediumFrequencyTaskM1+0x2a>
              (void)PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC);
 8001c54:	4629      	mov	r1, r5
              pwmcHandle[M1]->OffCalibrWaitTimeCounter = 1u;
 8001c56:	f8a0 5060 	strh.w	r5, [r0, #96]	; 0x60
              (void)PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC);
 8001c5a:	f000 fda7 	bl	80027ac <PWMC_CurrentReadingCalibr>
              R3_2_TurnOnLowSides(pwmcHandle[M1],M1_CHARGE_BOOT_CAP_DUTY_CYCLES);
 8001c5e:	6830      	ldr	r0, [r6, #0]
 8001c60:	e700      	b.n	8001a64 <TSK_MediumFrequencyTaskM1+0xdc>
              LoopClosed = LoopClosed || tempBool;
 8001c62:	2800      	cmp	r0, #0
 8001c64:	d1d6      	bne.n	8001c14 <TSK_MediumFrequencyTaskM1+0x28c>
 8001c66:	e6a4      	b.n	80019b2 <TSK_MediumFrequencyTaskM1+0x2a>
                FOC_Clear(M1);
 8001c68:	2000      	movs	r0, #0
 8001c6a:	f7ff fd75 	bl	8001758 <FOC_Clear>
                PQD_Clear(pMPM[M1]);
 8001c6e:	6830      	ldr	r0, [r6, #0]
 8001c70:	f006 f906 	bl	8007e80 <PQD_Clear>
                Mci[M1].DirectCommand = MCI_NO_COMMAND;
 8001c74:	2300      	movs	r3, #0
 8001c76:	83e3      	strh	r3, [r4, #30]
 8001c78:	e69b      	b.n	80019b2 <TSK_MediumFrequencyTaskM1+0x2a>
 8001c7a:	bf00      	nop
 8001c7c:	200001fc 	.word	0x200001fc
 8001c80:	200003cc 	.word	0x200003cc
 8001c84:	200008bc 	.word	0x200008bc
 8001c88:	20000170 	.word	0x20000170
 8001c8c:	20000924 	.word	0x20000924
 8001c90:	200003d8 	.word	0x200003d8
 8001c94:	200008f0 	.word	0x200008f0
 8001c98:	20000394 	.word	0x20000394
 8001c9c:	20000920 	.word	0x20000920
 8001ca0:	20000078 	.word	0x20000078

08001ca4 <MC_Scheduler>:
  if (((uint8_t)1) == bMCBootCompleted)
 8001ca4:	4b1d      	ldr	r3, [pc, #116]	; (8001d1c <MC_Scheduler+0x78>)
 8001ca6:	781b      	ldrb	r3, [r3, #0]
 8001ca8:	2b01      	cmp	r3, #1
 8001caa:	d000      	beq.n	8001cae <MC_Scheduler+0xa>
 8001cac:	4770      	bx	lr
{
 8001cae:	b570      	push	{r4, r5, r6, lr}
    if(hMFTaskCounterM1 > 0u)
 8001cb0:	4c1b      	ldr	r4, [pc, #108]	; (8001d20 <MC_Scheduler+0x7c>)
 8001cb2:	8823      	ldrh	r3, [r4, #0]
 8001cb4:	b19b      	cbz	r3, 8001cde <MC_Scheduler+0x3a>
      hMFTaskCounterM1--;
 8001cb6:	3b01      	subs	r3, #1
 8001cb8:	b29b      	uxth	r3, r3
    if(hBootCapDelayCounterM1 > 0U)
 8001cba:	4a1a      	ldr	r2, [pc, #104]	; (8001d24 <MC_Scheduler+0x80>)
      hMFTaskCounterM1--;
 8001cbc:	8023      	strh	r3, [r4, #0]
    if(hBootCapDelayCounterM1 > 0U)
 8001cbe:	8813      	ldrh	r3, [r2, #0]
 8001cc0:	b29b      	uxth	r3, r3
 8001cc2:	b11b      	cbz	r3, 8001ccc <MC_Scheduler+0x28>
      hBootCapDelayCounterM1--;
 8001cc4:	8813      	ldrh	r3, [r2, #0]
 8001cc6:	3b01      	subs	r3, #1
 8001cc8:	b29b      	uxth	r3, r3
 8001cca:	8013      	strh	r3, [r2, #0]
    if(hStopPermanencyCounterM1 > 0U)
 8001ccc:	4a16      	ldr	r2, [pc, #88]	; (8001d28 <MC_Scheduler+0x84>)
 8001cce:	8813      	ldrh	r3, [r2, #0]
 8001cd0:	b29b      	uxth	r3, r3
 8001cd2:	b11b      	cbz	r3, 8001cdc <MC_Scheduler+0x38>
      hStopPermanencyCounterM1--;
 8001cd4:	8813      	ldrh	r3, [r2, #0]
 8001cd6:	3b01      	subs	r3, #1
 8001cd8:	b29b      	uxth	r3, r3
 8001cda:	8013      	strh	r3, [r2, #0]
}
 8001cdc:	bd70      	pop	{r4, r5, r6, pc}
      MCP_Over_UartA.rxBuffer = MCP_Over_UartA.pTransportLayer->fRXPacketProcess(MCP_Over_UartA.pTransportLayer,
 8001cde:	4d13      	ldr	r5, [pc, #76]	; (8001d2c <MC_Scheduler+0x88>)
      TSK_MediumFrequencyTaskM1();
 8001ce0:	f7ff fe52 	bl	8001988 <TSK_MediumFrequencyTaskM1>
      MC_APP_PostMediumFrequencyHook_M1();
 8001ce4:	f7ff fafe 	bl	80012e4 <MC_APP_PostMediumFrequencyHook_M1>
      MCP_Over_UartA.rxBuffer = MCP_Over_UartA.pTransportLayer->fRXPacketProcess(MCP_Over_UartA.pTransportLayer,
 8001ce8:	4629      	mov	r1, r5
 8001cea:	f851 0b0c 	ldr.w	r0, [r1], #12
 8001cee:	6883      	ldr	r3, [r0, #8]
 8001cf0:	4798      	blx	r3
 8001cf2:	6068      	str	r0, [r5, #4]
      if ( 0U == MCP_Over_UartA.rxBuffer)
 8001cf4:	b130      	cbz	r0, 8001d04 <MC_Scheduler+0x60>
        if (0U == MCP_Over_UartA.pTransportLayer->fGetBuffer(MCP_Over_UartA.pTransportLayer,
 8001cf6:	4629      	mov	r1, r5
 8001cf8:	220a      	movs	r2, #10
 8001cfa:	f851 0b08 	ldr.w	r0, [r1], #8
 8001cfe:	6803      	ldr	r3, [r0, #0]
 8001d00:	4798      	blx	r3
 8001d02:	b908      	cbnz	r0, 8001d08 <MC_Scheduler+0x64>
{
 8001d04:	2301      	movs	r3, #1
 8001d06:	e7d8      	b.n	8001cba <MC_Scheduler+0x16>
          MCP_ReceivedPacket(&MCP_Over_UartA);
 8001d08:	4628      	mov	r0, r5
 8001d0a:	f000 facd 	bl	80022a8 <MCP_ReceivedPacket>
          MCP_Over_UartA.pTransportLayer->fSendPacket(MCP_Over_UartA.pTransportLayer, MCP_Over_UartA.txBuffer,
 8001d0e:	6828      	ldr	r0, [r5, #0]
 8001d10:	89ea      	ldrh	r2, [r5, #14]
 8001d12:	6846      	ldr	r6, [r0, #4]
 8001d14:	68a9      	ldr	r1, [r5, #8]
 8001d16:	230a      	movs	r3, #10
 8001d18:	47b0      	blx	r6
 8001d1a:	e7f3      	b.n	8001d04 <MC_Scheduler+0x60>
 8001d1c:	20000916 	.word	0x20000916
 8001d20:	2000091a 	.word	0x2000091a
 8001d24:	20000918 	.word	0x20000918
 8001d28:	2000091c 	.word	0x2000091c
 8001d2c:	20000428 	.word	0x20000428

08001d30 <TSK_HighFrequencyTask>:
  * subsystem (see the state machine(s)).
  *
  * @retval Number of the  motor instance which FOC loop was executed.
  */
__weak uint8_t TSK_HighFrequencyTask(void)
{
 8001d30:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  /* USER CODE END HighFrequencyTask 0 */

  Observer_Inputs_t STO_Inputs; /* Only if sensorless main */

  STO_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* Only if sensorless */
  if (SWITCH_OVER == Mci[M1].State)
 8001d34:	4f56      	ldr	r7, [pc, #344]	; (8001e90 <TSK_HighFrequencyTask+0x160>)
  STO_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* Only if sensorless */
 8001d36:	4c57      	ldr	r4, [pc, #348]	; (8001e94 <TSK_HighFrequencyTask+0x164>)
  if (SWITCH_OVER == Mci[M1].State)
 8001d38:	7ffb      	ldrb	r3, [r7, #31]
  STO_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* Only if sensorless */
 8001d3a:	f8d4 001a 	ldr.w	r0, [r4, #26]
{
 8001d3e:	b089      	sub	sp, #36	; 0x24
  if (SWITCH_OVER == Mci[M1].State)
 8001d40:	2b13      	cmp	r3, #19
  STO_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* Only if sensorless */
 8001d42:	9005      	str	r0, [sp, #20]
  if (SWITCH_OVER == Mci[M1].State)
 8001d44:	f000 8098 	beq.w	8001e78 <TSK_HighFrequencyTask+0x148>
  ab_t Iab;
  alphabeta_t Ialphabeta, Valphabeta;
  int16_t hElAngle;
  uint16_t hCodeError;
  SpeednPosFdbk_Handle_t *speedHandle;
  speedHandle = STC_GetSpeedSensor(pSTC[M1]);
 8001d48:	4b53      	ldr	r3, [pc, #332]	; (8001e98 <TSK_HighFrequencyTask+0x168>)
  hElAngle = SPD_GetElAngle(speedHandle);
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*PARK_ANGLE_COMPENSATION_FACTOR;
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 8001d4a:	f8df 8178 	ldr.w	r8, [pc, #376]	; 8001ec4 <TSK_HighFrequencyTask+0x194>
  speedHandle = STC_GetSpeedSensor(pSTC[M1]);
 8001d4e:	6818      	ldr	r0, [r3, #0]
 8001d50:	f007 faae 	bl	80092b0 <STC_GetSpeedSensor>
 8001d54:	4681      	mov	r9, r0
  hElAngle = SPD_GetElAngle(speedHandle);
 8001d56:	f007 fa4f 	bl	80091f8 <SPD_GetElAngle>
 8001d5a:	4605      	mov	r5, r0
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*PARK_ANGLE_COMPENSATION_FACTOR;
 8001d5c:	4648      	mov	r0, r9
 8001d5e:	f007 fa53 	bl	8009208 <SPD_GetInstElSpeedDpp>
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 8001d62:	a902      	add	r1, sp, #8
 8001d64:	f8d8 0000 	ldr.w	r0, [r8]
 8001d68:	f000 fb88 	bl	800247c <PWMC_GetPhaseCurrents>
  RCM_ReadOngoingConv();
 8001d6c:	f002 f890 	bl	8003e90 <RCM_ReadOngoingConv>
  RCM_ExecNextConv();
 8001d70:	f002 f83e 	bl	8003df0 <RCM_ExecNextConv>
  Ialphabeta = MCM_Clarke(Iab);
 8001d74:	9802      	ldr	r0, [sp, #8]
 8001d76:	f7ff fc3d 	bl	80015f4 <MCM_Clarke>
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8001d7a:	4629      	mov	r1, r5
  Ialphabeta = MCM_Clarke(Iab);
 8001d7c:	9003      	str	r0, [sp, #12]
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8001d7e:	f7ff fc79 	bl	8001674 <MCM_Park>
  Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8001d82:	f9b4 1010 	ldrsh.w	r1, [r4, #16]
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8001d86:	9000      	str	r0, [sp, #0]
  Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8001d88:	b203      	sxth	r3, r0
 8001d8a:	1ac9      	subs	r1, r1, r3
 8001d8c:	4b43      	ldr	r3, [pc, #268]	; (8001e9c <TSK_HighFrequencyTask+0x16c>)
 8001d8e:	6818      	ldr	r0, [r3, #0]
 8001d90:	f006 f816 	bl	8007dc0 <PI_Controller>
  Vqd.d = PI_Controller(pPIDId[M1], (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
 8001d94:	f9bd 3002 	ldrsh.w	r3, [sp, #2]
 8001d98:	f9b4 1012 	ldrsh.w	r1, [r4, #18]
 8001d9c:	1ac9      	subs	r1, r1, r3
 8001d9e:	4b40      	ldr	r3, [pc, #256]	; (8001ea0 <TSK_HighFrequencyTask+0x170>)
  Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8001da0:	4606      	mov	r6, r0
  Vqd.d = PI_Controller(pPIDId[M1], (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
 8001da2:	6818      	ldr	r0, [r3, #0]
 8001da4:	f006 f80c 	bl	8007dc0 <PI_Controller>
  Vqd = Circle_Limitation(&CircleLimitationM1, Vqd);
 8001da8:	f8ad 6004 	strh.w	r6, [sp, #4]
 8001dac:	f8ad 0006 	strh.w	r0, [sp, #6]
 8001db0:	9901      	ldr	r1, [sp, #4]
 8001db2:	483c      	ldr	r0, [pc, #240]	; (8001ea4 <TSK_HighFrequencyTask+0x174>)
 8001db4:	f005 fddc 	bl	8007970 <Circle_Limitation>
 8001db8:	4606      	mov	r6, r0
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*REV_PARK_ANGLE_COMPENSATION_FACTOR;
 8001dba:	4648      	mov	r0, r9
  Vqd = Circle_Limitation(&CircleLimitationM1, Vqd);
 8001dbc:	9601      	str	r6, [sp, #4]
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*REV_PARK_ANGLE_COMPENSATION_FACTOR;
 8001dbe:	f007 fa23 	bl	8009208 <SPD_GetInstElSpeedDpp>
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 8001dc2:	4629      	mov	r1, r5
 8001dc4:	9801      	ldr	r0, [sp, #4]
 8001dc6:	f7ff fc97 	bl	80016f8 <MCM_Rev_Park>
 8001dca:	4601      	mov	r1, r0
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8001dcc:	f8d8 0000 	ldr.w	r0, [r8]
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 8001dd0:	9104      	str	r1, [sp, #16]
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8001dd2:	f000 fb55 	bl	8002480 <PWMC_SetPhaseVoltage>

  FOCVars[M1].Vqd = Vqd;
  FOCVars[M1].Iab = Iab;
 8001dd6:	9b02      	ldr	r3, [sp, #8]
 8001dd8:	6023      	str	r3, [r4, #0]
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8001dda:	4601      	mov	r1, r0
  FOCVars[M1].Ialphabeta = Ialphabeta;
 8001ddc:	9b03      	ldr	r3, [sp, #12]
  FOCVars[M1].Iqd = Iqd;
  FOCVars[M1].Valphabeta = Valphabeta;
 8001dde:	9804      	ldr	r0, [sp, #16]
  FOCVars[M1].Ialphabeta = Ialphabeta;
 8001de0:	6063      	str	r3, [r4, #4]
  if(hFOCreturn == MC_DURATION)
 8001de2:	2901      	cmp	r1, #1
  FOCVars[M1].Iqd = Iqd;
 8001de4:	9b00      	ldr	r3, [sp, #0]
  FOCVars[M1].Vqd = Vqd;
 8001de6:	f8c4 6016 	str.w	r6, [r4, #22]
  FOCVars[M1].Iqd = Iqd;
 8001dea:	60e3      	str	r3, [r4, #12]
  FOCVars[M1].Valphabeta = Valphabeta;
 8001dec:	f8c4 001a 	str.w	r0, [r4, #26]
  FOCVars[M1].hElAngle = hElAngle;
 8001df0:	8425      	strh	r5, [r4, #32]
  if(hFOCreturn == MC_DURATION)
 8001df2:	d036      	beq.n	8001e62 <TSK_HighFrequencyTask+0x132>
    bool IsAccelerationStageReached = RUC_FirstAccelerationStageReached(&RevUpControlM1);
 8001df4:	482c      	ldr	r0, [pc, #176]	; (8001ea8 <TSK_HighFrequencyTask+0x178>)
 8001df6:	f007 f9d3 	bl	80091a0 <RUC_FirstAccelerationStageReached>
    STO_Inputs.Ialfa_beta = FOCVars[M1].Ialphabeta; /* Only if sensorless */
 8001dfa:	6862      	ldr	r2, [r4, #4]
 8001dfc:	9206      	str	r2, [sp, #24]
    bool IsAccelerationStageReached = RUC_FirstAccelerationStageReached(&RevUpControlM1);
 8001dfe:	4603      	mov	r3, r0
    STO_Inputs.Vbus = VBS_GetAvBusVoltage_d(&(BusVoltageSensor_M1._Super)); /* Only for sensorless */
 8001e00:	482a      	ldr	r0, [pc, #168]	; (8001eac <TSK_HighFrequencyTask+0x17c>)
    bool IsAccelerationStageReached = RUC_FirstAccelerationStageReached(&RevUpControlM1);
 8001e02:	461c      	mov	r4, r3
    STO_Inputs.Vbus = VBS_GetAvBusVoltage_d(&(BusVoltageSensor_M1._Super)); /* Only for sensorless */
 8001e04:	f005 fdac 	bl	8007960 <VBS_GetAvBusVoltage_d>
    (void)STO_PLL_CalcElAngle(&STO_PLL_M1, &STO_Inputs);
 8001e08:	a905      	add	r1, sp, #20
    STO_Inputs.Vbus = VBS_GetAvBusVoltage_d(&(BusVoltageSensor_M1._Super)); /* Only for sensorless */
 8001e0a:	4603      	mov	r3, r0
    (void)STO_PLL_CalcElAngle(&STO_PLL_M1, &STO_Inputs);
 8001e0c:	4828      	ldr	r0, [pc, #160]	; (8001eb0 <TSK_HighFrequencyTask+0x180>)
    STO_Inputs.Vbus = VBS_GetAvBusVoltage_d(&(BusVoltageSensor_M1._Super)); /* Only for sensorless */
 8001e0e:	f8ad 301c 	strh.w	r3, [sp, #28]
    (void)STO_PLL_CalcElAngle(&STO_PLL_M1, &STO_Inputs);
 8001e12:	f007 faef 	bl	80093f4 <STO_PLL_CalcElAngle>
    STO_PLL_CalcAvrgElSpeedDpp(&STO_PLL_M1); /* Only in case of Sensor-less */
 8001e16:	4826      	ldr	r0, [pc, #152]	; (8001eb0 <TSK_HighFrequencyTask+0x180>)
 8001e18:	f007 fc86 	bl	8009728 <STO_PLL_CalcAvrgElSpeedDpp>
    if (false == IsAccelerationStageReached)
 8001e1c:	b184      	cbz	r4, 8001e40 <TSK_HighFrequencyTask+0x110>
    if((START == Mci[M1].State) || (SWITCH_OVER == Mci[M1].State))
 8001e1e:	7ffb      	ldrb	r3, [r7, #31]
 8001e20:	2b04      	cmp	r3, #4
 8001e22:	d013      	beq.n	8001e4c <TSK_HighFrequencyTask+0x11c>
 8001e24:	2b13      	cmp	r3, #19
 8001e26:	d011      	beq.n	8001e4c <TSK_HighFrequencyTask+0x11c>
  GLOBAL_TIMESTAMP++;
 8001e28:	4a22      	ldr	r2, [pc, #136]	; (8001eb4 <TSK_HighFrequencyTask+0x184>)
  if (0U == MCPA_UART_A.Mark)
 8001e2a:	4823      	ldr	r0, [pc, #140]	; (8001eb8 <TSK_HighFrequencyTask+0x188>)
  GLOBAL_TIMESTAMP++;
 8001e2c:	6813      	ldr	r3, [r2, #0]
  if (0U == MCPA_UART_A.Mark)
 8001e2e:	f890 1029 	ldrb.w	r1, [r0, #41]	; 0x29
  GLOBAL_TIMESTAMP++;
 8001e32:	3301      	adds	r3, #1
 8001e34:	6013      	str	r3, [r2, #0]
  if (0U == MCPA_UART_A.Mark)
 8001e36:	b9c9      	cbnz	r1, 8001e6c <TSK_HighFrequencyTask+0x13c>
}
 8001e38:	2000      	movs	r0, #0
 8001e3a:	b009      	add	sp, #36	; 0x24
 8001e3c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      STO_ResetPLL(&STO_PLL_M1);
 8001e40:	481b      	ldr	r0, [pc, #108]	; (8001eb0 <TSK_HighFrequencyTask+0x180>)
 8001e42:	f007 fd9b 	bl	800997c <STO_ResetPLL>
    if((START == Mci[M1].State) || (SWITCH_OVER == Mci[M1].State))
 8001e46:	7ffb      	ldrb	r3, [r7, #31]
 8001e48:	2b04      	cmp	r3, #4
 8001e4a:	d1eb      	bne.n	8001e24 <TSK_HighFrequencyTask+0xf4>
      int16_t hObsAngle = SPD_GetElAngle(&STO_PLL_M1._Super);
 8001e4c:	4818      	ldr	r0, [pc, #96]	; (8001eb0 <TSK_HighFrequencyTask+0x180>)
 8001e4e:	f007 f9d3 	bl	80091f8 <SPD_GetElAngle>
      (void)VSS_CalcElAngle(&VirtualSpeedSensorM1, &hObsAngle);
 8001e52:	a904      	add	r1, sp, #16
      int16_t hObsAngle = SPD_GetElAngle(&STO_PLL_M1._Super);
 8001e54:	4603      	mov	r3, r0
      (void)VSS_CalcElAngle(&VirtualSpeedSensorM1, &hObsAngle);
 8001e56:	4819      	ldr	r0, [pc, #100]	; (8001ebc <TSK_HighFrequencyTask+0x18c>)
      int16_t hObsAngle = SPD_GetElAngle(&STO_PLL_M1._Super);
 8001e58:	f8ad 3010 	strh.w	r3, [sp, #16]
      (void)VSS_CalcElAngle(&VirtualSpeedSensorM1, &hObsAngle);
 8001e5c:	f007 fdc0 	bl	80099e0 <VSS_CalcElAngle>
 8001e60:	e7e2      	b.n	8001e28 <TSK_HighFrequencyTask+0xf8>
    MCI_FaultProcessing(&Mci[M1], MC_DURATION, 0);
 8001e62:	480b      	ldr	r0, [pc, #44]	; (8001e90 <TSK_HighFrequencyTask+0x160>)
 8001e64:	2200      	movs	r2, #0
 8001e66:	f7ff fa6d 	bl	8001344 <MCI_FaultProcessing>
 8001e6a:	e7dd      	b.n	8001e28 <TSK_HighFrequencyTask+0xf8>
    MCPA_dataLog (&MCPA_UART_A);
 8001e6c:	f005 fdb0 	bl	80079d0 <MCPA_dataLog>
}
 8001e70:	2000      	movs	r0, #0
 8001e72:	b009      	add	sp, #36	; 0x24
 8001e74:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (!REMNG_RampCompleted(pREMNG[M1]))
 8001e78:	4d11      	ldr	r5, [pc, #68]	; (8001ec0 <TSK_HighFrequencyTask+0x190>)
 8001e7a:	6828      	ldr	r0, [r5, #0]
 8001e7c:	f007 f878 	bl	8008f70 <REMNG_RampCompleted>
 8001e80:	2800      	cmp	r0, #0
 8001e82:	f47f af61 	bne.w	8001d48 <TSK_HighFrequencyTask+0x18>
      FOCVars[M1].Iqdref.q = (int16_t)REMNG_Calc(pREMNG[M1]);
 8001e86:	6828      	ldr	r0, [r5, #0]
 8001e88:	f007 f850 	bl	8008f2c <REMNG_Calc>
 8001e8c:	8220      	strh	r0, [r4, #16]
 8001e8e:	e75b      	b.n	8001d48 <TSK_HighFrequencyTask+0x18>
 8001e90:	200008bc 	.word	0x200008bc
 8001e94:	200008f0 	.word	0x200008f0
 8001e98:	200003d8 	.word	0x200003d8
 8001e9c:	200003d4 	.word	0x200003d4
 8001ea0:	200003d0 	.word	0x200003d0
 8001ea4:	2000001c 	.word	0x2000001c
 8001ea8:	20000170 	.word	0x20000170
 8001eac:	20000000 	.word	0x20000000
 8001eb0:	200001fc 	.word	0x200001fc
 8001eb4:	20001b18 	.word	0x20001b18
 8001eb8:	200003fc 	.word	0x200003fc
 8001ebc:	20000394 	.word	0x20000394
 8001ec0:	20000920 	.word	0x20000920
 8001ec4:	20000924 	.word	0x20000924

08001ec8 <TSK_SafetyTask_PWMOFF>:
  * @brief  Safety task implementation if  MC.M1_ON_OVER_VOLTAGE == TURN_OFF_PWM.
  * @param  bMotor Motor reference number defined
  *         \link Motors_reference_number here \endlink.
  */
__weak void TSK_SafetyTask_PWMOFF(uint8_t bMotor)
{
 8001ec8:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* USER CODE END TSK_SafetyTask_PWMOFF 0 */
  uint16_t CodeReturn = MC_NO_ERROR;
  const uint16_t errMask[NBR_OF_MOTORS] = {VBUS_TEMP_ERR_MASK};
  /* Check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
  if (M1 == bMotor)
 8001eca:	4604      	mov	r4, r0
{
 8001ecc:	b083      	sub	sp, #12
  if (M1 == bMotor)
 8001ece:	b1a8      	cbz	r0, 8001efc <TSK_SafetyTask_PWMOFF+0x34>
  }
  else
  {
    /* Nothing to do */
  }
  CodeReturn |= PWMC_IsFaultOccurred(pwmcHandle[bMotor]);     /* check for fault. It return MC_OVER_CURR or MC_NO_FAULTS
 8001ed0:	4e23      	ldr	r6, [pc, #140]	; (8001f60 <TSK_SafetyTask_PWMOFF+0x98>)
 8001ed2:	f856 0020 	ldr.w	r0, [r6, r0, lsl #2]
 8001ed6:	f000 fcbb 	bl	8002850 <PWMC_IsFaultOccurred>
  }
  else
  {
    /* Nothing to do */
  }
  MCI_FaultProcessing(&Mci[bMotor], CodeReturn, ~CodeReturn); /* Process faults */
 8001eda:	4b22      	ldr	r3, [pc, #136]	; (8001f64 <TSK_SafetyTask_PWMOFF+0x9c>)
 8001edc:	eb04 0284 	add.w	r2, r4, r4, lsl #2
  CodeReturn |= PWMC_IsFaultOccurred(pwmcHandle[bMotor]);     /* check for fault. It return MC_OVER_CURR or MC_NO_FAULTS
 8001ee0:	4601      	mov	r1, r0
  MCI_FaultProcessing(&Mci[bMotor], CodeReturn, ~CodeReturn); /* Process faults */
 8001ee2:	eb03 00c2 	add.w	r0, r3, r2, lsl #3
 8001ee6:	43ca      	mvns	r2, r1
 8001ee8:	b292      	uxth	r2, r2
 8001eea:	9001      	str	r0, [sp, #4]
 8001eec:	f7ff fa2a 	bl	8001344 <MCI_FaultProcessing>

  if (MCI_GetFaultState(&Mci[bMotor]) != (uint32_t)MC_NO_FAULTS)
 8001ef0:	9801      	ldr	r0, [sp, #4]
 8001ef2:	f7ff fad7 	bl	80014a4 <MCI_GetFaultState>
 8001ef6:	b9e8      	cbnz	r0, 8001f34 <TSK_SafetyTask_PWMOFF+0x6c>
    /* No errors */
  }
  /* USER CODE BEGIN TSK_SafetyTask_PWMOFF 3 */

  /* USER CODE END TSK_SafetyTask_PWMOFF 3 */
}
 8001ef8:	b003      	add	sp, #12
 8001efa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    uint16_t rawValueM1 = RCM_ExecRegularConv(&TempRegConv_M1);
 8001efc:	481a      	ldr	r0, [pc, #104]	; (8001f68 <TSK_SafetyTask_PWMOFF+0xa0>)
  CodeReturn |= PWMC_IsFaultOccurred(pwmcHandle[bMotor]);     /* check for fault. It return MC_OVER_CURR or MC_NO_FAULTS
 8001efe:	4e18      	ldr	r6, [pc, #96]	; (8001f60 <TSK_SafetyTask_PWMOFF+0x98>)
    uint16_t rawValueM1 = RCM_ExecRegularConv(&TempRegConv_M1);
 8001f00:	f001 fe7a 	bl	8003bf8 <RCM_ExecRegularConv>
 8001f04:	4601      	mov	r1, r0
    CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(&TempSensor_M1, rawValueM1);
 8001f06:	4819      	ldr	r0, [pc, #100]	; (8001f6c <TSK_SafetyTask_PWMOFF+0xa4>)
 8001f08:	f005 fee8 	bl	8007cdc <NTC_CalcAvTemp>
 8001f0c:	4607      	mov	r7, r0
  CodeReturn |= PWMC_IsFaultOccurred(pwmcHandle[bMotor]);     /* check for fault. It return MC_OVER_CURR or MC_NO_FAULTS
 8001f0e:	6830      	ldr	r0, [r6, #0]
 8001f10:	f000 fc9e 	bl	8002850 <PWMC_IsFaultOccurred>
 8001f14:	4605      	mov	r5, r0
    uint16_t rawValueM1 =  RCM_ExecRegularConv(&VbusRegConv_M1);
 8001f16:	4816      	ldr	r0, [pc, #88]	; (8001f70 <TSK_SafetyTask_PWMOFF+0xa8>)
 8001f18:	f001 fe6e 	bl	8003bf8 <RCM_ExecRegularConv>
 8001f1c:	4601      	mov	r1, r0
    CodeReturn |= errMask[bMotor] & RVBS_CalcAvVbus(&BusVoltageSensor_M1, rawValueM1);
 8001f1e:	4815      	ldr	r0, [pc, #84]	; (8001f74 <TSK_SafetyTask_PWMOFF+0xac>)
 8001f20:	f006 ffce 	bl	8008ec0 <RVBS_CalcAvVbus>
 8001f24:	4338      	orrs	r0, r7
 8001f26:	f000 000e 	and.w	r0, r0, #14
 8001f2a:	ea45 0100 	orr.w	r1, r5, r0
 8001f2e:	b289      	uxth	r1, r1
 8001f30:	480c      	ldr	r0, [pc, #48]	; (8001f64 <TSK_SafetyTask_PWMOFF+0x9c>)
 8001f32:	e7d8      	b.n	8001ee6 <TSK_SafetyTask_PWMOFF+0x1e>
    PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001f34:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8001f38:	f000 fc34 	bl	80027a4 <PWMC_SwitchOffPWM>
    if (MCPA_UART_A.Mark != 0U)
 8001f3c:	480e      	ldr	r0, [pc, #56]	; (8001f78 <TSK_SafetyTask_PWMOFF+0xb0>)
 8001f3e:	f890 3029 	ldrb.w	r3, [r0, #41]	; 0x29
 8001f42:	b953      	cbnz	r3, 8001f5a <TSK_SafetyTask_PWMOFF+0x92>
    FOC_Clear(bMotor);
 8001f44:	4620      	mov	r0, r4
 8001f46:	f7ff fc07 	bl	8001758 <FOC_Clear>
    PQD_Clear(pMPM[bMotor]); //cstat !MISRAC2012-Rule-11.3
 8001f4a:	4b0c      	ldr	r3, [pc, #48]	; (8001f7c <TSK_SafetyTask_PWMOFF+0xb4>)
 8001f4c:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
}
 8001f50:	b003      	add	sp, #12
 8001f52:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    PQD_Clear(pMPM[bMotor]); //cstat !MISRAC2012-Rule-11.3
 8001f56:	f005 bf93 	b.w	8007e80 <PQD_Clear>
      MCPA_flushDataLog (&MCPA_UART_A);
 8001f5a:	f005 fdfd 	bl	8007b58 <MCPA_flushDataLog>
 8001f5e:	e7f1      	b.n	8001f44 <TSK_SafetyTask_PWMOFF+0x7c>
 8001f60:	20000924 	.word	0x20000924
 8001f64:	200008bc 	.word	0x200008bc
 8001f68:	20000358 	.word	0x20000358
 8001f6c:	20000368 	.word	0x20000368
 8001f70:	20000384 	.word	0x20000384
 8001f74:	20000000 	.word	0x20000000
 8001f78:	200003fc 	.word	0x200003fc
 8001f7c:	200003cc 	.word	0x200003cc

08001f80 <TSK_SafetyTask>:
{
 8001f80:	b508      	push	{r3, lr}
  if (1U == bMCBootCompleted)
 8001f82:	4b06      	ldr	r3, [pc, #24]	; (8001f9c <TSK_SafetyTask+0x1c>)
 8001f84:	781b      	ldrb	r3, [r3, #0]
 8001f86:	2b01      	cmp	r3, #1
 8001f88:	d000      	beq.n	8001f8c <TSK_SafetyTask+0xc>
}
 8001f8a:	bd08      	pop	{r3, pc}
    TSK_SafetyTask_PWMOFF(M1);
 8001f8c:	2000      	movs	r0, #0
 8001f8e:	f7ff ff9b 	bl	8001ec8 <TSK_SafetyTask_PWMOFF>
}
 8001f92:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCM_ExecUserConv();
 8001f96:	f001 bef7 	b.w	8003d88 <RCM_ExecUserConv>
 8001f9a:	bf00      	nop
 8001f9c:	20000916 	.word	0x20000916

08001fa0 <MC_RunMotorControlTasks>:
{
 8001fa0:	b508      	push	{r3, lr}
  if (0U == bMCBootCompleted)
 8001fa2:	4b04      	ldr	r3, [pc, #16]	; (8001fb4 <MC_RunMotorControlTasks+0x14>)
 8001fa4:	781b      	ldrb	r3, [r3, #0]
 8001fa6:	b903      	cbnz	r3, 8001faa <MC_RunMotorControlTasks+0xa>
}
 8001fa8:	bd08      	pop	{r3, pc}
    MC_Scheduler();
 8001faa:	f7ff fe7b 	bl	8001ca4 <MC_Scheduler>
    TSK_SafetyTask();
 8001fae:	f7ff ffe7 	bl	8001f80 <TSK_SafetyTask>
}
 8001fb2:	bd08      	pop	{r3, pc}
 8001fb4:	20000916 	.word	0x20000916

08001fb8 <TSK_HardwareFaultTask>:
  *
  *  This function is to be executed when a general hardware failure has been detected
  * by the microcontroller and is used to put the system in safety condition.
  */
__weak void TSK_HardwareFaultTask(void)
{
 8001fb8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TSK_HardwareFaultTask 0 */

  /* USER CODE END TSK_HardwareFaultTask 0 */
  R3_2_SwitchOffPWM(pwmcHandle[M1]);
 8001fba:	4b05      	ldr	r3, [pc, #20]	; (8001fd0 <TSK_HardwareFaultTask+0x18>)
 8001fbc:	6818      	ldr	r0, [r3, #0]
 8001fbe:	f006 f9af 	bl	8008320 <R3_2_SwitchOffPWM>
  MCI_FaultProcessing(&Mci[M1], MC_SW_ERROR, 0);

  /* USER CODE BEGIN TSK_HardwareFaultTask 1 */

  /* USER CODE END TSK_HardwareFaultTask 1 */
}
 8001fc2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  MCI_FaultProcessing(&Mci[M1], MC_SW_ERROR, 0);
 8001fc6:	4803      	ldr	r0, [pc, #12]	; (8001fd4 <TSK_HardwareFaultTask+0x1c>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	2180      	movs	r1, #128	; 0x80
 8001fcc:	f7ff b9ba 	b.w	8001344 <MCI_FaultProcessing>
 8001fd0:	20000924 	.word	0x20000924
 8001fd4:	200008bc 	.word	0x200008bc

08001fd8 <UI_HandleStartStopButton_cb>:

__weak void UI_HandleStartStopButton_cb (void)
{
 8001fd8:	b508      	push	{r3, lr}
/* USER CODE BEGIN START_STOP_BTN */
  if (IDLE == MC_GetSTMStateMotor1())
 8001fda:	f7ff f979 	bl	80012d0 <MC_GetSTMStateMotor1>
 8001fde:	b918      	cbnz	r0, 8001fe8 <UI_HandleStartStopButton_cb+0x10>
  else
  {
    (void)MC_StopMotor1();
  }
/* USER CODE END START_STOP_BTN */
}
 8001fe0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    (void)MC_StartMotor1();
 8001fe4:	f7ff b968 	b.w	80012b8 <MC_StartMotor1>
}
 8001fe8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    (void)MC_StopMotor1();
 8001fec:	f7ff b96a 	b.w	80012c4 <MC_StopMotor1>

08001ff0 <mc_lock_pins>:

 /**
  * @brief  Locks GPIO pins used for Motor Control to prevent accidental reconfiguration.
  */
__weak void mc_lock_pins (void)
{
 8001ff0:	b4f0      	push	{r4, r5, r6, r7}
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  __IO uint32_t temp;
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001ff2:	4a4d      	ldr	r2, [pc, #308]	; (8002128 <mc_lock_pins+0x138>)
 8001ff4:	494d      	ldr	r1, [pc, #308]	; (800212c <mc_lock_pins+0x13c>)
 8001ff6:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001ff8:	2504      	movs	r5, #4
 8001ffa:	b092      	sub	sp, #72	; 0x48
 8001ffc:	61d5      	str	r5, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001ffe:	61d1      	str	r1, [r2, #28]
  /* Read LCKR register. This read is mandatory to complete key lock sequence */
  temp = READ_REG(GPIOx->LCKR);
 8002000:	69d3      	ldr	r3, [r2, #28]
 8002002:	9311      	str	r3, [sp, #68]	; 0x44
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002004:	484a      	ldr	r0, [pc, #296]	; (8002130 <mc_lock_pins+0x140>)
  (void) temp;
 8002006:	9b11      	ldr	r3, [sp, #68]	; 0x44
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002008:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800200a:	2602      	movs	r6, #2
 800200c:	61d6      	str	r6, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800200e:	61d0      	str	r0, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002010:	69d3      	ldr	r3, [r2, #28]
 8002012:	9310      	str	r3, [sp, #64]	; 0x40
  (void) temp;
 8002014:	9b10      	ldr	r3, [sp, #64]	; 0x40
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002016:	f44f 4480 	mov.w	r4, #16384	; 0x4000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800201a:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
 800201e:	61d3      	str	r3, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002020:	61d4      	str	r4, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002022:	61d3      	str	r3, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002024:	69d4      	ldr	r4, [r2, #28]
 8002026:	940f      	str	r4, [sp, #60]	; 0x3c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002028:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
  (void) temp;
 800202c:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  WRITE_REG(GPIOx->LCKR, PinMask);
 800202e:	2701      	movs	r7, #1
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002030:	f04f 1401 	mov.w	r4, #65537	; 0x10001
 8002034:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002036:	61df      	str	r7, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002038:	61dc      	str	r4, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 800203a:	f8d3 c01c 	ldr.w	ip, [r3, #28]
 800203e:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
  (void) temp;
 8002042:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002046:	61d4      	str	r4, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002048:	61d7      	str	r7, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800204a:	61d4      	str	r4, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 800204c:	69d4      	ldr	r4, [r2, #28]
 800204e:	940d      	str	r4, [sp, #52]	; 0x34
  (void) temp;
 8002050:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002052:	4c38      	ldr	r4, [pc, #224]	; (8002134 <mc_lock_pins+0x144>)
 8002054:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002056:	2780      	movs	r7, #128	; 0x80
 8002058:	61df      	str	r7, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800205a:	61dc      	str	r4, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 800205c:	69dc      	ldr	r4, [r3, #28]
 800205e:	940c      	str	r4, [sp, #48]	; 0x30
  (void) temp;
 8002060:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002062:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002064:	61de      	str	r6, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002066:	61d8      	str	r0, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002068:	69d8      	ldr	r0, [r3, #28]
 800206a:	900b      	str	r0, [sp, #44]	; 0x2c
  (void) temp;
 800206c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800206e:	4832      	ldr	r0, [pc, #200]	; (8002138 <mc_lock_pins+0x148>)
 8002070:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002072:	2408      	movs	r4, #8
 8002074:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002076:	61d8      	str	r0, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002078:	69d8      	ldr	r0, [r3, #28]
 800207a:	900a      	str	r0, [sp, #40]	; 0x28
  (void) temp;
 800207c:	980a      	ldr	r0, [sp, #40]	; 0x28
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800207e:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002080:	61dd      	str	r5, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002082:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002084:	69d9      	ldr	r1, [r3, #28]
 8002086:	9109      	str	r1, [sp, #36]	; 0x24
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002088:	2040      	movs	r0, #64	; 0x40
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800208a:	492c      	ldr	r1, [pc, #176]	; (800213c <mc_lock_pins+0x14c>)
  (void) temp;
 800208c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800208e:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002090:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002092:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002094:	69d9      	ldr	r1, [r3, #28]
 8002096:	9108      	str	r1, [sp, #32]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002098:	2020      	movs	r0, #32
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800209a:	4929      	ldr	r1, [pc, #164]	; (8002140 <mc_lock_pins+0x150>)
  (void) temp;
 800209c:	9c08      	ldr	r4, [sp, #32]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800209e:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80020a0:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80020a2:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80020a4:	69d8      	ldr	r0, [r3, #28]
 80020a6:	9007      	str	r0, [sp, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80020a8:	31e0      	adds	r1, #224	; 0xe0
  WRITE_REG(GPIOx->LCKR, PinMask);
 80020aa:	f44f 7080 	mov.w	r0, #256	; 0x100
  (void) temp;
 80020ae:	9c07      	ldr	r4, [sp, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80020b0:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80020b2:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80020b4:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80020b6:	69d9      	ldr	r1, [r3, #28]
 80020b8:	9106      	str	r1, [sp, #24]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80020ba:	f44f 7000 	mov.w	r0, #512	; 0x200
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80020be:	f44f 3181 	mov.w	r1, #66048	; 0x10200
  (void) temp;
 80020c2:	9c06      	ldr	r4, [sp, #24]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80020c4:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80020c6:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80020c8:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80020ca:	69d9      	ldr	r1, [r3, #28]
 80020cc:	9105      	str	r1, [sp, #20]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80020ce:	f44f 6080 	mov.w	r0, #1024	; 0x400
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80020d2:	f44f 3182 	mov.w	r1, #66560	; 0x10400
  (void) temp;
 80020d6:	9c05      	ldr	r4, [sp, #20]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80020d8:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80020da:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80020dc:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80020de:	69d9      	ldr	r1, [r3, #28]
 80020e0:	9104      	str	r1, [sp, #16]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80020e2:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80020e6:	f44f 3188 	mov.w	r1, #69632	; 0x11000
  (void) temp;
 80020ea:	9c04      	ldr	r4, [sp, #16]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80020ec:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80020ee:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80020f0:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80020f2:	69db      	ldr	r3, [r3, #28]
 80020f4:	9303      	str	r3, [sp, #12]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80020f6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80020fa:	f44f 33c0 	mov.w	r3, #98304	; 0x18000
  (void) temp;
 80020fe:	9803      	ldr	r0, [sp, #12]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002100:	61d3      	str	r3, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002102:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002104:	61d3      	str	r3, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002106:	69d2      	ldr	r2, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002108:	4b0e      	ldr	r3, [pc, #56]	; (8002144 <mc_lock_pins+0x154>)
  temp = READ_REG(GPIOx->LCKR);
 800210a:	9202      	str	r2, [sp, #8]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800210c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002110:	f44f 3290 	mov.w	r2, #73728	; 0x12000
  (void) temp;
 8002114:	9802      	ldr	r0, [sp, #8]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002116:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002118:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800211a:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 800211c:	69db      	ldr	r3, [r3, #28]
 800211e:	9301      	str	r3, [sp, #4]
  (void) temp;
 8002120:	9b01      	ldr	r3, [sp, #4]
LL_GPIO_LockPin(M1_PWM_VH_GPIO_Port, M1_PWM_VH_Pin);
LL_GPIO_LockPin(M1_PWM_WH_GPIO_Port, M1_PWM_WH_Pin);
LL_GPIO_LockPin(M1_PWM_VL_GPIO_Port, M1_PWM_VL_Pin);
LL_GPIO_LockPin(M1_PWM_WL_GPIO_Port, M1_PWM_WL_Pin);
LL_GPIO_LockPin(M1_PWM_UL_GPIO_Port, M1_PWM_UL_Pin);
}
 8002122:	b012      	add	sp, #72	; 0x48
 8002124:	bcf0      	pop	{r4, r5, r6, r7}
 8002126:	4770      	bx	lr
 8002128:	48000400 	.word	0x48000400
 800212c:	00010004 	.word	0x00010004
 8002130:	00010002 	.word	0x00010002
 8002134:	00010080 	.word	0x00010080
 8002138:	00010008 	.word	0x00010008
 800213c:	00010040 	.word	0x00010040
 8002140:	00010020 	.word	0x00010020
 8002144:	48000800 	.word	0x48000800

08002148 <RI_SetRegCommandParser>:
  * @param  txSyncFreeSpace Space available for synchronous transmission
  *
  * @retval Returns #MCP_CMD_OK if the command is acknowledged and #MCP_CMD_NOK if not.
  */
uint8_t RI_SetRegCommandParser (MCP_Handle_t * pHandle, uint16_t txSyncFreeSpace)
{
 8002148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800214c:	b087      	sub	sp, #28
    uint8_t accessResult;

    uint16_t regID;
    uint8_t typeID;
    uint8_t motorID;
    uint8_t (*SetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_SetRegisterGlobal, &RI_SetRegisterMotor1};
 800214e:	4b2f      	ldr	r3, [pc, #188]	; (800220c <RI_SetRegCommandParser+0xc4>)
 8002150:	f8d0 8008 	ldr.w	r8, [r0, #8]
 8002154:	9304      	str	r3, [sp, #16]
 8002156:	4b2e      	ldr	r3, [pc, #184]	; (8002210 <RI_SetRegCommandParser+0xc8>)
 8002158:	9305      	str	r3, [sp, #20]
    uint16_t size = 0U;
 800215a:	2600      	movs	r6, #0
    uint8_t * rxData = pHandle->rxBuffer;
 800215c:	f8d0 e004 	ldr.w	lr, [r0, #4]
    int16_t rxLength = pHandle->rxLength;
 8002160:	f9b0 300c 	ldrsh.w	r3, [r0, #12]
    uint16_t size = 0U;
 8002164:	f8ad 600e 	strh.w	r6, [sp, #14]
{
 8002168:	4607      	mov	r7, r0
    uint8_t number_of_item =0;
    pHandle->txLength = 0;
 800216a:	81c6      	strh	r6, [r0, #14]
 800216c:	eb08 0901 	add.w	r9, r8, r1
  uint8_t retVal = MCP_CMD_OK;
 8002170:	46b2      	mov	sl, r6

    while (rxLength > 0)
    {
      number_of_item ++;
 8002172:	3601      	adds	r6, #1
    while (rxLength > 0)
 8002174:	2b00      	cmp	r3, #0
      dataElementID = (uint16_t *) rxData;
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 8002176:	f1a3 0c02 	sub.w	ip, r3, #2
      number_of_item ++;
 800217a:	b2f6      	uxtb	r6, r6
    while (rxLength > 0)
 800217c:	dd43      	ble.n	8002206 <RI_SetRegCommandParser+0xbe>
        retVal = MCP_CMD_NOK;
        rxLength = 0;
      }
      else
      {
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
 800217e:	fa0f f18c 	sxth.w	r1, ip
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 8002182:	fa1f f48c 	uxth.w	r4, ip
      regID = *dataElementID & REG_MASK;
 8002186:	f8be c000 	ldrh.w	ip, [lr]
      rxData = rxData+MCP_ID_SIZE; // Shift buffer to the next data
 800218a:	f10e 0502 	add.w	r5, lr, #2
      if (motorID > NBR_OF_MOTORS)
 800218e:	f01c 0f06 	tst.w	ip, #6
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
 8002192:	f10d 030e 	add.w	r3, sp, #14
 8002196:	462a      	mov	r2, r5
      regID = *dataElementID & REG_MASK;
 8002198:	f02c 0007 	bic.w	r0, ip, #7
      typeID = (uint8_t)*dataElementID & TYPE_MASK;
 800219c:	fa5f fe8c 	uxtb.w	lr, ip
      if (motorID > NBR_OF_MOTORS)
 80021a0:	d11e      	bne.n	80021e0 <RI_SetRegCommandParser+0x98>
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
 80021a2:	9100      	str	r1, [sp, #0]
 80021a4:	f00e 0c07 	and.w	ip, lr, #7
 80021a8:	a906      	add	r1, sp, #24
 80021aa:	eb01 0c8c 	add.w	ip, r1, ip, lsl #2
 80021ae:	f00e 0138 	and.w	r1, lr, #56	; 0x38
 80021b2:	f85c bc08 	ldr.w	fp, [ip, #-8]
 80021b6:	47d8      	blx	fp
        /* Prepare next data*/
        rxLength = (int16_t) (rxLength - size);
 80021b8:	f8bd e00e 	ldrh.w	lr, [sp, #14]
        rxData = rxData+size;
        /* If there is only one CMD in the buffer, we do not store the result */
        if ((1U == number_of_item) && (0 == rxLength))
 80021bc:	2e01      	cmp	r6, #1
        rxLength = (int16_t) (rxLength - size);
 80021be:	eba4 0c0e 	sub.w	ip, r4, lr
 80021c2:	fa0f f38c 	sxth.w	r3, ip
        if ((1U == number_of_item) && (0 == rxLength))
 80021c6:	d013      	beq.n	80021f0 <RI_SetRegCommandParser+0xa8>
        {
          retVal = accessResult;
        }
        else
        {/* Store the result for each access to be able to report failing access */
          if (txSyncFreeSpace !=0 )
 80021c8:	45c1      	cmp	r9, r8
 80021ca:	d00d      	beq.n	80021e8 <RI_SetRegCommandParser+0xa0>
          {
            *txData = accessResult;
 80021cc:	f808 0b01 	strb.w	r0, [r8], #1
            txData = txData+1;
            pHandle->txLength++;
 80021d0:	89fa      	ldrh	r2, [r7, #14]
 80021d2:	3201      	adds	r2, #1
        rxData = rxData+size;
 80021d4:	44ae      	add	lr, r5
            pHandle->txLength++;
 80021d6:	81fa      	strh	r2, [r7, #14]
            txSyncFreeSpace--; /* decrement one by one no wraparound possible */
            retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 80021d8:	2800      	cmp	r0, #0
 80021da:	d0ca      	beq.n	8002172 <RI_SetRegCommandParser+0x2a>
            if ((accessResult == MCP_ERROR_BAD_DATA_TYPE) || (accessResult == MCP_ERROR_BAD_RAW_FORMAT))
 80021dc:	2807      	cmp	r0, #7
 80021de:	d10d      	bne.n	80021fc <RI_SetRegCommandParser+0xb4>
            retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 80021e0:	2001      	movs	r0, #1
    }
  #ifdef NULL_PTR_CHECK_REG_INT
  }
#endif
  return (retVal);
}
 80021e2:	b007      	add	sp, #28
 80021e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 80021e8:	2008      	movs	r0, #8
}
 80021ea:	b007      	add	sp, #28
 80021ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ((1U == number_of_item) && (0 == rxLength))
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d1e9      	bne.n	80021c8 <RI_SetRegCommandParser+0x80>
    if (MCP_CMD_OK == retVal)
 80021f4:	2800      	cmp	r0, #0
 80021f6:	d1f4      	bne.n	80021e2 <RI_SetRegCommandParser+0x9a>
      pHandle->txLength = 0;
 80021f8:	81f8      	strh	r0, [r7, #14]
 80021fa:	e7f2      	b.n	80021e2 <RI_SetRegCommandParser+0x9a>
            if ((accessResult == MCP_ERROR_BAD_DATA_TYPE) || (accessResult == MCP_ERROR_BAD_RAW_FORMAT))
 80021fc:	280a      	cmp	r0, #10
 80021fe:	d0ef      	beq.n	80021e0 <RI_SetRegCommandParser+0x98>
            retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 8002200:	f04f 0a01 	mov.w	sl, #1
 8002204:	e7b5      	b.n	8002172 <RI_SetRegCommandParser+0x2a>
 8002206:	4650      	mov	r0, sl
 8002208:	e7f4      	b.n	80021f4 <RI_SetRegCommandParser+0xac>
 800220a:	bf00      	nop
 800220c:	08002889 	.word	0x08002889
 8002210:	08002985 	.word	0x08002985

08002214 <RI_GetRegCommandParser>:
  * @param  txSyncFreeSpace Space available for synchronous transmission
  *
  * @retval Returns #MCP_CMD_OK if the command is acknowledged and #MCP_CMD_NOK if not.
  */
uint8_t RI_GetRegCommandParser (MCP_Handle_t * pHandle, uint16_t txSyncFreeSpace)
{
 8002214:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002218:	b086      	sub	sp, #24
  {
#endif
    uint16_t * dataElementID;
    uint8_t * rxData = pHandle->rxBuffer;
    uint8_t * txData = pHandle->txBuffer;
    uint16_t size = 0U;
 800221a:	2300      	movs	r3, #0
 800221c:	f8ad 300e 	strh.w	r3, [sp, #14]

    uint16_t regID;
    uint8_t typeID;
    uint8_t motorID;
    uint8_t (*GetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_GetRegisterGlobal, &RI_GetRegisterMotor1};
    pHandle->txLength = 0;
 8002220:	81c3      	strh	r3, [r0, #14]
    uint16_t rxLength = pHandle->rxLength;
 8002222:	f8b0 800c 	ldrh.w	r8, [r0, #12]
    uint8_t (*GetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_GetRegisterGlobal, &RI_GetRegisterMotor1};
 8002226:	4b1e      	ldr	r3, [pc, #120]	; (80022a0 <RI_GetRegCommandParser+0x8c>)
 8002228:	9304      	str	r3, [sp, #16]
 800222a:	4b1e      	ldr	r3, [pc, #120]	; (80022a4 <RI_GetRegCommandParser+0x90>)
    uint8_t * rxData = pHandle->rxBuffer;
 800222c:	f8d0 9004 	ldr.w	r9, [r0, #4]
    uint8_t * txData = pHandle->txBuffer;
 8002230:	6886      	ldr	r6, [r0, #8]
    uint8_t (*GetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_GetRegisterGlobal, &RI_GetRegisterMotor1};
 8002232:	9305      	str	r3, [sp, #20]
    while (rxLength > 0U)
 8002234:	f1b8 0f00 	cmp.w	r8, #0
 8002238:	d023      	beq.n	8002282 <RI_GetRegCommandParser+0x6e>
 800223a:	4607      	mov	r7, r0
 800223c:	b20d      	sxth	r5, r1
    uint8_t * rxData = pHandle->rxBuffer;
 800223e:	464c      	mov	r4, r9
    {
      dataElementID = (uint16_t *) rxData;
      rxLength = rxLength - MCP_ID_SIZE;
      rxData = rxData + MCP_ID_SIZE; // Shift buffer to the next MCP_ID

      regID = *dataElementID & REG_MASK;
 8002240:	f834 cb02 	ldrh.w	ip, [r4], #2
      typeID = (uint8_t)*dataElementID & TYPE_MASK;
 8002244:	fa5f f18c 	uxtb.w	r1, ip
        retVal = MCP_CMD_NOK;
        rxLength = 0;
      }
      else
      {
        retVal = GetRegFcts[motorID](regID, typeID, txData, &size, freeSpaceS16);
 8002248:	f001 0e07 	and.w	lr, r1, #7
 800224c:	f10d 0a18 	add.w	sl, sp, #24
      if (motorID > NBR_OF_MOTORS)
 8002250:	f01c 0f06 	tst.w	ip, #6
        retVal = GetRegFcts[motorID](regID, typeID, txData, &size, freeSpaceS16);
 8002254:	4632      	mov	r2, r6
      regID = *dataElementID & REG_MASK;
 8002256:	f02c 0007 	bic.w	r0, ip, #7
        retVal = GetRegFcts[motorID](regID, typeID, txData, &size, freeSpaceS16);
 800225a:	f10d 030e 	add.w	r3, sp, #14
 800225e:	eb0a 0e8e 	add.w	lr, sl, lr, lsl #2
 8002262:	f001 0138 	and.w	r1, r1, #56	; 0x38
      if (motorID > NBR_OF_MOTORS)
 8002266:	d10c      	bne.n	8002282 <RI_GetRegCommandParser+0x6e>
        retVal = GetRegFcts[motorID](regID, typeID, txData, &size, freeSpaceS16);
 8002268:	9500      	str	r5, [sp, #0]
 800226a:	f85e ac08 	ldr.w	sl, [lr, #-8]
 800226e:	47d0      	blx	sl
        if (retVal == MCP_CMD_OK )
 8002270:	eba8 0304 	sub.w	r3, r8, r4
    while (rxLength > 0U)
 8002274:	fa19 f383 	uxtah	r3, r9, r3
 8002278:	b29b      	uxth	r3, r3
        if (retVal == MCP_CMD_OK )
 800227a:	b130      	cbz	r0, 800228a <RI_GetRegCommandParser+0x76>
    }
#ifdef NULL_PTR_CHECK_REG_INT
  }
#endif
  return (retVal);
}
 800227c:	b006      	add	sp, #24
 800227e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  uint8_t retVal = MCP_CMD_NOK;
 8002282:	2001      	movs	r0, #1
}
 8002284:	b006      	add	sp, #24
 8002286:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          txData = txData+size;
 800228a:	f8bd 100e 	ldrh.w	r1, [sp, #14]
          pHandle->txLength += size;
 800228e:	89fa      	ldrh	r2, [r7, #14]
          freeSpaceS16 = freeSpaceS16-size;
 8002290:	1a6d      	subs	r5, r5, r1
          pHandle->txLength += size;
 8002292:	440a      	add	r2, r1
          txData = txData+size;
 8002294:	440e      	add	r6, r1
          pHandle->txLength += size;
 8002296:	81fa      	strh	r2, [r7, #14]
          freeSpaceS16 = freeSpaceS16-size;
 8002298:	b22d      	sxth	r5, r5
    while (rxLength > 0U)
 800229a:	2b00      	cmp	r3, #0
 800229c:	d1d0      	bne.n	8002240 <RI_GetRegCommandParser+0x2c>
 800229e:	e7ed      	b.n	800227c <RI_GetRegCommandParser+0x68>
 80022a0:	08002f71 	.word	0x08002f71
 80022a4:	080030ad 	.word	0x080030ad

080022a8 <MCP_ReceivedPacket>:
  * @brief  Parses the header from the received packet and call the required function depending on the command sent by the controller device.
  *
  * @param  pHandle Handler of the current instance of the MCP component
  */
void MCP_ReceivedPacket(MCP_Handle_t *pHandle)
{
 80022a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    /* Nothing to do, txBuffer and txLength have not been modified */
  }
  else /* Length is 0, this is a request to send back the last packet */
  {
#endif
    packetHeader = (uint16_t *)pHandle->rxBuffer; //cstat !MISRAC2012-Rule-11.3
 80022aa:	6845      	ldr	r5, [r0, #4]
    command = (uint16_t)(*packetHeader & CMD_MASK);
 80022ac:	882b      	ldrh	r3, [r5, #0]

    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 80022ae:	f403 427f 	and.w	r2, r3, #65280	; 0xff00
    command = (uint16_t)(*packetHeader & CMD_MASK);
 80022b2:	f023 0c07 	bic.w	ip, r3, #7
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 80022b6:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
{
 80022ba:	b083      	sub	sp, #12
 80022bc:	4604      	mov	r4, r0
    command = (uint16_t)(*packetHeader & CMD_MASK);
 80022be:	fa1f fc8c 	uxth.w	ip, ip
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 80022c2:	d051      	beq.n	8002368 <MCP_ReceivedPacket+0xc0>
    else
    {
      /* Nothing to do */
    }

    motorID = (uint8_t)((*packetHeader - 1U) & MOTOR_MASK);
 80022c4:	3b01      	subs	r3, #1
    MCI_Handle_t *pMCI = &Mci[motorID];
 80022c6:	4f5c      	ldr	r7, [pc, #368]	; (8002438 <MCP_ReceivedPacket+0x190>)
 80022c8:	f003 0307 	and.w	r3, r3, #7
 80022cc:	eb03 0383 	add.w	r3, r3, r3, lsl #2

    /* Removing MCP Header from RxBuffer */
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
    pHandle->rxBuffer = pHandle->rxBuffer + MCP_HEADER_SIZE;
 80022d0:	3502      	adds	r5, #2
    MCI_Handle_t *pMCI = &Mci[motorID];
 80022d2:	eb07 07c3 	add.w	r7, r7, r3, lsl #3

    /* Commands requiering payload response must be aware of space available for the payload */
    /* Last byte is reserved for MCP response*/
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 80022d6:	6823      	ldr	r3, [r4, #0]
    pHandle->rxBuffer = pHandle->rxBuffer + MCP_HEADER_SIZE;
 80022d8:	6045      	str	r5, [r0, #4]
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 80022da:	8980      	ldrh	r0, [r0, #12]
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 80022dc:	899a      	ldrh	r2, [r3, #12]
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 80022de:	3802      	subs	r0, #2
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 80022e0:	3a01      	subs	r2, #1
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 80022e2:	b280      	uxth	r0, r0

    /* Initialization of the tx length, command which send back data has to increment the txLength
     * (case of Read register) */
    pHandle->txLength = 0U;
 80022e4:	2600      	movs	r6, #0

    switch (command)
 80022e6:	f1bc 0f38 	cmp.w	ip, #56	; 0x38
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 80022ea:	b291      	uxth	r1, r2
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 80022ec:	81a0      	strh	r0, [r4, #12]
    pHandle->txLength = 0U;
 80022ee:	81e6      	strh	r6, [r4, #14]
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 80022f0:	b212      	sxth	r2, r2
    switch (command)
 80022f2:	d82a      	bhi.n	800234a <MCP_ReceivedPacket+0xa2>
 80022f4:	f1bc 0f38 	cmp.w	ip, #56	; 0x38
 80022f8:	d81e      	bhi.n	8002338 <MCP_ReceivedPacket+0x90>
 80022fa:	e8df f00c 	tbb	[pc, ip]
 80022fe:	1d63      	.short	0x1d63
 8002300:	1d1d1d1d 	.word	0x1d1d1d1d
 8002304:	1d6b1d1d 	.word	0x1d6b1d1d
 8002308:	1d1d1d1d 	.word	0x1d1d1d1d
 800230c:	1d701d1d 	.word	0x1d701d1d
 8002310:	1d1d1d1d 	.word	0x1d1d1d1d
 8002314:	1d751d1d 	.word	0x1d751d1d
 8002318:	1d1d1d1d 	.word	0x1d1d1d1d
 800231c:	1d4c1d1d 	.word	0x1d4c1d1d
 8002320:	1d1d1d1d 	.word	0x1d1d1d1d
 8002324:	1d521d1d 	.word	0x1d521d1d
 8002328:	1d1d1d1d 	.word	0x1d1d1d1d
 800232c:	1d471d1d 	.word	0x1d471d1d
 8002330:	1d1d1d1d 	.word	0x1d1d1d1d
 8002334:	1d1d      	.short	0x1d1d
 8002336:	5d          	.byte	0x5d
 8002337:	00          	.byte	0x00
 8002338:	2300      	movs	r3, #0
 800233a:	2002      	movs	r0, #2
      {
        MCPResponse = MCP_CMD_UNKNOWN;
        break;
      }
    }
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 800233c:	68a2      	ldr	r2, [r4, #8]
 800233e:	54d0      	strb	r0, [r2, r3]
    pHandle->txLength++;
 8002340:	89e3      	ldrh	r3, [r4, #14]
 8002342:	3301      	adds	r3, #1
 8002344:	81e3      	strh	r3, [r4, #14]
#ifdef NULL_PTR_CHECK_MCP
  }
#endif
}
 8002346:	b003      	add	sp, #12
 8002348:	bdf0      	pop	{r4, r5, r6, r7, pc}
    switch (command)
 800234a:	f1bc 0f68 	cmp.w	ip, #104	; 0x68
 800234e:	d05f      	beq.n	8002410 <MCP_ReceivedPacket+0x168>
 8002350:	f5bc 7f80 	cmp.w	ip, #256	; 0x100
 8002354:	d06d      	beq.n	8002432 <MCP_ReceivedPacket+0x18a>
 8002356:	f1bc 0f48 	cmp.w	ip, #72	; 0x48
 800235a:	d1ed      	bne.n	8002338 <MCP_ReceivedPacket+0x90>
        MCI_Clear_Iqdref(pMCI);
 800235c:	4638      	mov	r0, r7
 800235e:	f7ff f93f 	bl	80015e0 <MCI_Clear_Iqdref>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8002362:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8002364:	4630      	mov	r0, r6
        break;
 8002366:	e7e9      	b.n	800233c <MCP_ReceivedPacket+0x94>
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8002368:	8980      	ldrh	r0, [r0, #12]
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 800236a:	6823      	ldr	r3, [r4, #0]
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 800236c:	3802      	subs	r0, #2
      userCommand = ((uint8_t)(command & 0xF8U) >> 3U);
 800236e:	f3cc 0cc4 	ubfx	ip, ip, #3, #5
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 8002372:	899a      	ldrh	r2, [r3, #12]
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8002374:	b280      	uxth	r0, r0
    pHandle->rxBuffer = pHandle->rxBuffer + MCP_HEADER_SIZE;
 8002376:	3502      	adds	r5, #2
    pHandle->txLength = 0U;
 8002378:	2300      	movs	r3, #0
        if ((userCommand < MCP_USER_CALLBACK_MAX) && (MCP_UserCallBack[userCommand] != NULL))
 800237a:	f1bc 0f01 	cmp.w	ip, #1
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 800237e:	81a0      	strh	r0, [r4, #12]
    pHandle->rxBuffer = pHandle->rxBuffer + MCP_HEADER_SIZE;
 8002380:	6065      	str	r5, [r4, #4]
    pHandle->txLength = 0U;
 8002382:	81e3      	strh	r3, [r4, #14]
        if ((userCommand < MCP_USER_CALLBACK_MAX) && (MCP_UserCallBack[userCommand] != NULL))
 8002384:	d935      	bls.n	80023f2 <MCP_ReceivedPacket+0x14a>
        MCPResponse = MCP_CMD_OK;
 8002386:	2300      	movs	r3, #0
          MCPResponse = MCP_ERROR_CALLBACK_NOT_REGISTRED;
 8002388:	200d      	movs	r0, #13
 800238a:	e7d7      	b.n	800233c <MCP_ReceivedPacket+0x94>
        if (IDLE == MCI_GetSTMState(pMCI))
 800238c:	4638      	mov	r0, r7
 800238e:	f7ff f821 	bl	80013d4 <MCI_GetSTMState>
 8002392:	2800      	cmp	r0, #0
 8002394:	d045      	beq.n	8002422 <MCP_ReceivedPacket+0x17a>
          (void)MCI_StopMotor(pMCI);
 8002396:	4638      	mov	r0, r7
 8002398:	f7ff f852 	bl	8001440 <MCI_StopMotor>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 800239c:	89e3      	ldrh	r3, [r4, #14]
          MCPResponse = MCP_CMD_OK;
 800239e:	2000      	movs	r0, #0
 80023a0:	e7cc      	b.n	800233c <MCP_ReceivedPacket+0x94>
        if (RUN == MCI_GetSTMState(pMCI))
 80023a2:	4638      	mov	r0, r7
 80023a4:	f7ff f816 	bl	80013d4 <MCI_GetSTMState>
 80023a8:	2806      	cmp	r0, #6
 80023aa:	d1f7      	bne.n	800239c <MCP_ReceivedPacket+0xf4>
          MCI_StopRamp(pMCI);
 80023ac:	4638      	mov	r0, r7
 80023ae:	f7ff f8af 	bl	8001510 <MCI_StopRamp>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80023b2:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 80023b4:	2000      	movs	r0, #0
 80023b6:	e7c1      	b.n	800233c <MCP_ReceivedPacket+0x94>
        (void)MCI_FaultAcknowledged(pMCI);
 80023b8:	4638      	mov	r0, r7
 80023ba:	f7ff f861 	bl	8001480 <MCI_FaultAcknowledged>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80023be:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 80023c0:	2000      	movs	r0, #0
        break;
 80023c2:	e7bb      	b.n	800233c <MCP_ReceivedPacket+0x94>
        *pHandle->txBuffer = MCP_VERSION;
 80023c4:	68a3      	ldr	r3, [r4, #8]
        pHandle->txLength = 4U;
 80023c6:	2104      	movs	r1, #4
        *pHandle->txBuffer = MCP_VERSION;
 80023c8:	2201      	movs	r2, #1
        pHandle->txLength = 4U;
 80023ca:	81e1      	strh	r1, [r4, #14]
        *pHandle->txBuffer = MCP_VERSION;
 80023cc:	701a      	strb	r2, [r3, #0]
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80023ce:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 80023d0:	2000      	movs	r0, #0
        break;
 80023d2:	e7b3      	b.n	800233c <MCP_ReceivedPacket+0x94>
        MCPResponse = RI_SetRegCommandParser(pHandle, (uint16_t)txSyncFreeSpace);
 80023d4:	4620      	mov	r0, r4
 80023d6:	f7ff feb7 	bl	8002148 <RI_SetRegCommandParser>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80023da:	89e3      	ldrh	r3, [r4, #14]
        break;
 80023dc:	e7ae      	b.n	800233c <MCP_ReceivedPacket+0x94>
        MCPResponse = RI_GetRegCommandParser(pHandle, (uint16_t)txSyncFreeSpace);
 80023de:	4620      	mov	r0, r4
 80023e0:	f7ff ff18 	bl	8002214 <RI_GetRegCommandParser>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80023e4:	89e3      	ldrh	r3, [r4, #14]
        break;
 80023e6:	e7a9      	b.n	800233c <MCP_ReceivedPacket+0x94>
        MCPResponse = (MCI_StartWithPolarizationMotor(pMCI) == false) ? MCP_CMD_OK : MCP_CMD_NOK;
 80023e8:	4638      	mov	r0, r7
 80023ea:	f7ff f80f 	bl	800140c <MCI_StartWithPolarizationMotor>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80023ee:	89e3      	ldrh	r3, [r4, #14]
 80023f0:	e7a4      	b.n	800233c <MCP_ReceivedPacket+0x94>
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 80023f2:	3a01      	subs	r2, #1
 80023f4:	b212      	sxth	r2, r2
        if ((userCommand < MCP_USER_CALLBACK_MAX) && (MCP_UserCallBack[userCommand] != NULL))
 80023f6:	4b11      	ldr	r3, [pc, #68]	; (800243c <MCP_ReceivedPacket+0x194>)
 80023f8:	f853 602c 	ldr.w	r6, [r3, ip, lsl #2]
 80023fc:	2e00      	cmp	r6, #0
 80023fe:	d0c2      	beq.n	8002386 <MCP_ReceivedPacket+0xde>
          MCPResponse = MCP_UserCallBack[userCommand](pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace,
 8002400:	68a3      	ldr	r3, [r4, #8]
 8002402:	9300      	str	r3, [sp, #0]
 8002404:	4629      	mov	r1, r5
 8002406:	f104 030e 	add.w	r3, r4, #14
 800240a:	47b0      	blx	r6
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 800240c:	89e3      	ldrh	r3, [r4, #14]
          MCPResponse = MCP_UserCallBack[userCommand](pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace,
 800240e:	e795      	b.n	800233c <MCP_ReceivedPacket+0x94>
        MCPResponse = MC_ProfilerCommand(pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace, &pHandle->txLength,
 8002410:	68a3      	ldr	r3, [r4, #8]
 8002412:	9300      	str	r3, [sp, #0]
 8002414:	4629      	mov	r1, r5
 8002416:	f104 030e 	add.w	r3, r4, #14
 800241a:	f7fe ff5f 	bl	80012dc <MC_ProfilerCommand>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 800241e:	89e3      	ldrh	r3, [r4, #14]
        break;
 8002420:	e78c      	b.n	800233c <MCP_ReceivedPacket+0x94>
          MCPResponse = (MCI_StartWithPolarizationMotor(pMCI) == true) ? MCP_CMD_OK : MCP_CMD_NOK;
 8002422:	4638      	mov	r0, r7
 8002424:	f7fe fff2 	bl	800140c <MCI_StartWithPolarizationMotor>
 8002428:	f080 0001 	eor.w	r0, r0, #1
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 800242c:	89e3      	ldrh	r3, [r4, #14]
          MCPResponse = (MCI_StartWithPolarizationMotor(pMCI) == true) ? MCP_CMD_OK : MCP_CMD_NOK;
 800242e:	b2c0      	uxtb	r0, r0
 8002430:	e784      	b.n	800233c <MCP_ReceivedPacket+0x94>
    switch (command)
 8002432:	46b4      	mov	ip, r6
 8002434:	e7df      	b.n	80023f6 <MCP_ReceivedPacket+0x14e>
 8002436:	bf00      	nop
 8002438:	200008bc 	.word	0x200008bc
 800243c:	20001a44 	.word	0x20001a44

08002440 <MX_MotorControl_Init>:
 *
 * CubeMX calls this function after all peripherals initializations and
 * before the NVIC is configured
 */
__weak void MX_MotorControl_Init(void)
{
 8002440:	b508      	push	{r3, lr}
  /* Reconfigure the SysTick interrupt to fire every 500 us. */
  (void)HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / SYS_TICK_FREQUENCY);
 8002442:	f004 f923 	bl	800668c <HAL_RCC_GetHCLKFreq>
 8002446:	4b0a      	ldr	r3, [pc, #40]	; (8002470 <MX_MotorControl_Init+0x30>)
 8002448:	fba3 3000 	umull	r3, r0, r3, r0
 800244c:	09c0      	lsrs	r0, r0, #7
 800244e:	f003 f9e9 	bl	8005824 <HAL_SYSTICK_Config>
  HAL_NVIC_SetPriority(SysTick_IRQn, uwTickPrio, 0U);
 8002452:	4b08      	ldr	r3, [pc, #32]	; (8002474 <MX_MotorControl_Init+0x34>)
 8002454:	2200      	movs	r2, #0
 8002456:	6819      	ldr	r1, [r3, #0]
 8002458:	f04f 30ff 	mov.w	r0, #4294967295
 800245c:	f003 f996 	bl	800578c <HAL_NVIC_SetPriority>

  /* Initialize the Motor Control Subsystem */
  MCboot(pMCI);
 8002460:	4805      	ldr	r0, [pc, #20]	; (8002478 <MX_MotorControl_Init+0x38>)
 8002462:	f7ff f9b3 	bl	80017cc <MCboot>
  mc_lock_pins();
}
 8002466:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  mc_lock_pins();
 800246a:	f7ff bdc1 	b.w	8001ff0 <mc_lock_pins>
 800246e:	bf00      	nop
 8002470:	10624dd3 	.word	0x10624dd3
 8002474:	200004cc 	.word	0x200004cc
 8002478:	20001ab4 	.word	0x20001ab4

0800247c <PWMC_GetPhaseCurrents>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctGetPhaseCurrents(pHandle, Iab);
 800247c:	6803      	ldr	r3, [r0, #0]
 800247e:	4718      	bx	r3

08002480 <PWMC_SetPhaseVoltage>:
  * @param  Valfa_beta: Voltage Components expressed in the @f$(\alpha, \beta)@f$ reference frame.
  * @retval #MC_NO_ERROR if no error occurred or #MC_DURATION if the duty cycles were
  *         set too late for being taken into account in the next PWM cycle.
  */
__weak uint16_t PWMC_SetPhaseVoltage(PWMC_Handle_t *pHandle, alphabeta_t Valfa_beta)
{
 8002480:	b530      	push	{r4, r5, lr}
    int32_t wTimePhA;
    int32_t wTimePhB;
    int32_t wTimePhC;

    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 8002482:	f8b0 e072 	ldrh.w	lr, [r0, #114]	; 0x72
    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
 8002486:	f8b0 204e 	ldrh.w	r2, [r0, #78]	; 0x4e
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 800248a:	ea4f 4c21 	mov.w	ip, r1, asr #16
    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
 800248e:	b20b      	sxth	r3, r1
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 8002490:	fb0e fc0c 	mul.w	ip, lr, ip
 8002494:	ebcc 7ccc 	rsb	ip, ip, ip, lsl #31
    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
 8002498:	fb02 f303 	mul.w	r3, r2, r3
{
 800249c:	b083      	sub	sp, #12

    wX = wUBeta;
    wY = (wUBeta + wUAlpha) / 2;
 800249e:	eb03 024c 	add.w	r2, r3, ip, lsl #1
    wZ = (wUBeta - wUAlpha) / 2;
 80024a2:	ebc3 034c 	rsb	r3, r3, ip, lsl #1
{
 80024a6:	9101      	str	r1, [sp, #4]
    wZ = (wUBeta - wUAlpha) / 2;
 80024a8:	eb03 74d3 	add.w	r4, r3, r3, lsr #31
    wY = (wUBeta + wUAlpha) / 2;
 80024ac:	eb02 71d2 	add.w	r1, r2, r2, lsr #31

    /* Sector calculation from wX, wY, wZ */
    if (wY < 0)
 80024b0:	1c55      	adds	r5, r2, #1
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 80024b2:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    wY = (wUBeta + wUAlpha) / 2;
 80024b6:	ea4f 0161 	mov.w	r1, r1, asr #1
    wZ = (wUBeta - wUAlpha) / 2;
 80024ba:	ea4f 0464 	mov.w	r4, r4, asr #1
    if (wY < 0)
 80024be:	f2c0 809c 	blt.w	80025fa <PWMC_SetPhaseVoltage+0x17a>
        }
        }
    }
    else /* wY > 0 */
    {
      if (wZ >= 0)
 80024c2:	1c5d      	adds	r5, r3, #1
 80024c4:	db65      	blt.n	8002592 <PWMC_SetPhaseVoltage+0x112>
      {
        pHandle->Sector = SECTOR_2;
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 80024c6:	1b09      	subs	r1, r1, r4
 80024c8:	bf44      	itt	mi
 80024ca:	f501 317f 	addmi.w	r1, r1, #261120	; 0x3fc00
 80024ce:	f201 31ff 	addwmi	r1, r1, #1023	; 0x3ff
        wTimePhB = wTimePhA + (wZ / 131072);
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	bfbc      	itt	lt
 80024d6:	f503 337f 	addlt.w	r3, r3, #261120	; 0x3fc00
 80024da:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
        wTimePhC = wTimePhA - (wY / 131072);
 80024de:	2a00      	cmp	r2, #0
 80024e0:	bfb8      	it	lt
 80024e2:	f502 327f 	addlt.w	r2, r2, #261120	; 0x3fc00
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 80024e6:	ea4f 0e9e 	mov.w	lr, lr, lsr #2

        if(true == pHandle->SingleShuntTopology)
 80024ea:	f890 4087 	ldrb.w	r4, [r0, #135]	; 0x87
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 80024ee:	eb0e 41a1 	add.w	r1, lr, r1, asr #18
        pHandle->Sector = SECTOR_2;
 80024f2:	f04f 0c01 	mov.w	ip, #1
        wTimePhC = wTimePhA - (wY / 131072);
 80024f6:	bfb8      	it	lt
 80024f8:	f202 32ff 	addwlt	r2, r2, #1023	; 0x3ff
        pHandle->Sector = SECTOR_2;
 80024fc:	f880 c07c 	strb.w	ip, [r0, #124]	; 0x7c
        wTimePhB = wTimePhA + (wZ / 131072);
 8002500:	eb01 43a3 	add.w	r3, r1, r3, asr #18
        wTimePhC = wTimePhA - (wY / 131072);
 8002504:	eba1 42a2 	sub.w	r2, r1, r2, asr #18
        if(true == pHandle->SingleShuntTopology)
 8002508:	2c00      	cmp	r4, #0
 800250a:	f040 80a0 	bne.w	800264e <PWMC_SetPhaseVoltage+0x1ce>
          pHandle->midDuty = 0U;
          pHandle->highDuty = 1U;
        }
        else
        {
        pHandle->lowDuty = (uint16_t)wTimePhB;
 800250e:	fa1f fe83 	uxth.w	lr, r3
        pHandle->midDuty = (uint16_t)wTimePhA;
 8002512:	fa1f fc81 	uxth.w	ip, r1
        pHandle->highDuty = (uint16_t)wTimePhC;
 8002516:	b294      	uxth	r4, r2
          pHandle->highDuty = (uint16_t)wTimePhA;
 8002518:	f8a0 405c 	strh.w	r4, [r0, #92]	; 0x5c

    pHandle->CntPhA = (uint16_t)(MAX(wTimePhA, 0));
    pHandle->CntPhB = (uint16_t)(MAX(wTimePhB, 0));
    pHandle->CntPhC = (uint16_t)(MAX(wTimePhC, 0));

    if (1U == pHandle->DTTest)
 800251c:	f8b0 4070 	ldrh.w	r4, [r0, #112]	; 0x70
          pHandle->lowDuty = (uint16_t)wTimePhC;
 8002520:	f8a0 e058 	strh.w	lr, [r0, #88]	; 0x58
 8002524:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 8002528:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800252c:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 8002530:	b289      	uxth	r1, r1
 8002532:	b29b      	uxth	r3, r3
 8002534:	b292      	uxth	r2, r2
    if (1U == pHandle->DTTest)
 8002536:	2c01      	cmp	r4, #1
          pHandle->midDuty = (uint16_t)wTimePhB;
 8002538:	f8a0 c05a 	strh.w	ip, [r0, #90]	; 0x5a
    pHandle->CntPhA = (uint16_t)(MAX(wTimePhA, 0));
 800253c:	f8a0 1050 	strh.w	r1, [r0, #80]	; 0x50
    pHandle->CntPhB = (uint16_t)(MAX(wTimePhB, 0));
 8002540:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
    pHandle->CntPhC = (uint16_t)(MAX(wTimePhC, 0));
 8002544:	f8a0 2054 	strh.w	r2, [r0, #84]	; 0x54
    if (1U == pHandle->DTTest)
 8002548:	d11e      	bne.n	8002588 <PWMC_SetPhaseVoltage+0x108>
    {
      /* Dead time compensation */
      if (pHandle->Ia > 0)
 800254a:	f9b0 4062 	ldrsh.w	r4, [r0, #98]	; 0x62
 800254e:	2c00      	cmp	r4, #0
      {
        pHandle->CntPhA += pHandle->DTCompCnt;
 8002550:	f8b0 4074 	ldrh.w	r4, [r0, #116]	; 0x74
 8002554:	bfcc      	ite	gt
 8002556:	1909      	addgt	r1, r1, r4
      }
      else
      {
        pHandle->CntPhA -= pHandle->DTCompCnt;
 8002558:	1b09      	suble	r1, r1, r4
 800255a:	b289      	uxth	r1, r1
 800255c:	f8a0 1050 	strh.w	r1, [r0, #80]	; 0x50
      }

      if (pHandle->Ib > 0)
 8002560:	f9b0 1064 	ldrsh.w	r1, [r0, #100]	; 0x64
 8002564:	2900      	cmp	r1, #0
      else
      {
        pHandle->CntPhB -= pHandle->DTCompCnt;
      }

      if (pHandle->Ic > 0)
 8002566:	f9b0 1066 	ldrsh.w	r1, [r0, #102]	; 0x66
        pHandle->CntPhB += pHandle->DTCompCnt;
 800256a:	bfcc      	ite	gt
 800256c:	191b      	addgt	r3, r3, r4
        pHandle->CntPhB -= pHandle->DTCompCnt;
 800256e:	1b1b      	suble	r3, r3, r4
      if (pHandle->Ic > 0)
 8002570:	2900      	cmp	r1, #0
        pHandle->CntPhB -= pHandle->DTCompCnt;
 8002572:	b29b      	uxth	r3, r3
      {
        pHandle->CntPhC += pHandle->DTCompCnt;
 8002574:	bfcc      	ite	gt
 8002576:	18a4      	addgt	r4, r4, r2
      }
      else
      {
        pHandle->CntPhC -= pHandle->DTCompCnt;
 8002578:	1b12      	suble	r2, r2, r4
 800257a:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
        pHandle->CntPhC += pHandle->DTCompCnt;
 800257e:	bfcc      	ite	gt
 8002580:	f8a0 4054 	strhgt.w	r4, [r0, #84]	; 0x54
        pHandle->CntPhC -= pHandle->DTCompCnt;
 8002584:	f8a0 2054 	strhle.w	r2, [r0, #84]	; 0x54
      }
    }
    returnValue = pHandle->pFctSetADCSampPointSectX(pHandle);
 8002588:	6943      	ldr	r3, [r0, #20]
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
  return (returnValue);
}
 800258a:	b003      	add	sp, #12
 800258c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    returnValue = pHandle->pFctSetADCSampPointSectX(pHandle);
 8002590:	4718      	bx	r3
        if ( wX <= 0 )
 8002592:	f1bc 0f00 	cmp.w	ip, #0
 8002596:	f340 808c 	ble.w	80026b2 <PWMC_SetPhaseVoltage+0x232>
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 800259a:	ebbc 0404 	subs.w	r4, ip, r4
 800259e:	bf44      	itt	mi
 80025a0:	f504 347f 	addmi.w	r4, r4, #261120	; 0x3fc00
 80025a4:	f204 34ff 	addwmi	r4, r4, #1023	; 0x3ff
          wTimePhB = wTimePhA + (wZ / 131072);
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	bfbc      	itt	lt
 80025ac:	f503 337f 	addlt.w	r3, r3, #261120	; 0x3fc00
 80025b0:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 80025b4:	ea4f 0e9e 	mov.w	lr, lr, lsr #2
          wTimePhC = wTimePhB - (wX / 131072);
 80025b8:	f1bc 0f00 	cmp.w	ip, #0
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 80025bc:	eb0e 41a4 	add.w	r1, lr, r4, asr #18
          wTimePhC = wTimePhB - (wX / 131072);
 80025c0:	bfb8      	it	lt
 80025c2:	f50c 3cff 	addlt.w	ip, ip, #130560	; 0x1fe00
          if((pHandle->DPWM_Mode == true) || (pHandle->SingleShuntTopology == true))
 80025c6:	f890 407f 	ldrb.w	r4, [r0, #127]	; 0x7f
          pHandle->Sector = SECTOR_1;
 80025ca:	f04f 0200 	mov.w	r2, #0
          wTimePhB = wTimePhA + (wZ / 131072);
 80025ce:	eb01 43a3 	add.w	r3, r1, r3, asr #18
          wTimePhC = wTimePhB - (wX / 131072);
 80025d2:	bfb8      	it	lt
 80025d4:	f20c 1cff 	addwlt	ip, ip, #511	; 0x1ff
          pHandle->Sector = SECTOR_1;
 80025d8:	f880 207c 	strb.w	r2, [r0, #124]	; 0x7c
          wTimePhC = wTimePhB - (wX / 131072);
 80025dc:	eba3 426c 	sub.w	r2, r3, ip, asr #17
          if((pHandle->DPWM_Mode == true) || (pHandle->SingleShuntTopology == true))
 80025e0:	2c00      	cmp	r4, #0
 80025e2:	f040 80c6 	bne.w	8002772 <PWMC_SetPhaseVoltage+0x2f2>
 80025e6:	f890 5087 	ldrb.w	r5, [r0, #135]	; 0x87
 80025ea:	2d00      	cmp	r5, #0
 80025ec:	f000 80d3 	beq.w	8002796 <PWMC_SetPhaseVoltage+0x316>
 80025f0:	f04f 0e02 	mov.w	lr, #2
 80025f4:	f04f 0c01 	mov.w	ip, #1
 80025f8:	e78e      	b.n	8002518 <PWMC_SetPhaseVoltage+0x98>
      if (wZ < 0)
 80025fa:	1c5d      	adds	r5, r3, #1
 80025fc:	f2c0 8085 	blt.w	800270a <PWMC_SetPhaseVoltage+0x28a>
        if (wX <= 0)
 8002600:	f1bc 0f00 	cmp.w	ip, #0
 8002604:	dd29      	ble.n	800265a <PWMC_SetPhaseVoltage+0x1da>
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4)+ ((wY - wX) / (int32_t)262144);
 8002606:	ebb1 010c 	subs.w	r1, r1, ip
 800260a:	bf44      	itt	mi
 800260c:	f501 317f 	addmi.w	r1, r1, #261120	; 0x3fc00
 8002610:	f201 31ff 	addwmi	r1, r1, #1023	; 0x3ff
          wTimePhC = wTimePhA - (wY / 131072);
 8002614:	2a00      	cmp	r2, #0
 8002616:	bfb8      	it	lt
 8002618:	f502 327f 	addlt.w	r2, r2, #261120	; 0x3fc00
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4)+ ((wY - wX) / (int32_t)262144);
 800261c:	ea4f 0e9e 	mov.w	lr, lr, lsr #2
 8002620:	eb0e 41a1 	add.w	r1, lr, r1, asr #18
          wTimePhC = wTimePhA - (wY / 131072);
 8002624:	bfb8      	it	lt
 8002626:	f202 32ff 	addwlt	r2, r2, #1023	; 0x3ff
          if(true == pHandle->SingleShuntTopology)
 800262a:	f890 4087 	ldrb.w	r4, [r0, #135]	; 0x87
          pHandle->Sector = SECTOR_3;
 800262e:	2302      	movs	r3, #2
          wTimePhC = wTimePhA - (wY / 131072);
 8002630:	eba1 42a2 	sub.w	r2, r1, r2, asr #18
          pHandle->Sector = SECTOR_3;
 8002634:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
          wTimePhB = wTimePhC + (wX / 131072);
 8002638:	eb02 436c 	add.w	r3, r2, ip, asr #17
          if(true == pHandle->SingleShuntTopology)
 800263c:	2c00      	cmp	r4, #0
 800263e:	f040 8092 	bne.w	8002766 <PWMC_SetPhaseVoltage+0x2e6>
          pHandle->lowDuty = (uint16_t)wTimePhB;
 8002642:	fa1f fe83 	uxth.w	lr, r3
          pHandle->midDuty = (uint16_t)wTimePhC;
 8002646:	fa1f fc82 	uxth.w	ip, r2
          pHandle->highDuty = (uint16_t)wTimePhA;
 800264a:	b28c      	uxth	r4, r1
 800264c:	e764      	b.n	8002518 <PWMC_SetPhaseVoltage+0x98>
 800264e:	f04f 0e02 	mov.w	lr, #2
 8002652:	f04f 0c00 	mov.w	ip, #0
 8002656:	2401      	movs	r4, #1
 8002658:	e75e      	b.n	8002518 <PWMC_SetPhaseVoltage+0x98>
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 800265a:	ebbc 0404 	subs.w	r4, ip, r4
 800265e:	bf44      	itt	mi
 8002660:	f504 347f 	addmi.w	r4, r4, #261120	; 0x3fc00
 8002664:	f204 34ff 	addwmi	r4, r4, #1023	; 0x3ff
          wTimePhB = wTimePhA + (wZ / 131072);
 8002668:	2b00      	cmp	r3, #0
 800266a:	bfb8      	it	lt
 800266c:	f503 337f 	addlt.w	r3, r3, #261120	; 0x3fc00
          pHandle->Sector = SECTOR_4;
 8002670:	f04f 0203 	mov.w	r2, #3
          wTimePhB = wTimePhA + (wZ / 131072);
 8002674:	bfb8      	it	lt
 8002676:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
          pHandle->Sector = SECTOR_4;
 800267a:	f880 207c 	strb.w	r2, [r0, #124]	; 0x7c
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 800267e:	ea4f 0e9e 	mov.w	lr, lr, lsr #2
          wTimePhC = wTimePhB - (wX / 131072);
 8002682:	f1bc 0200 	subs.w	r2, ip, #0
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 8002686:	eb0e 41a4 	add.w	r1, lr, r4, asr #18
          wTimePhC = wTimePhB - (wX / 131072);
 800268a:	bfb8      	it	lt
 800268c:	f502 32ff 	addlt.w	r2, r2, #130560	; 0x1fe00
          if(true == pHandle->SingleShuntTopology)
 8002690:	f890 4087 	ldrb.w	r4, [r0, #135]	; 0x87
          wTimePhB = wTimePhA + (wZ / 131072);
 8002694:	eb01 43a3 	add.w	r3, r1, r3, asr #18
          wTimePhC = wTimePhB - (wX / 131072);
 8002698:	bfb8      	it	lt
 800269a:	f202 12ff 	addwlt	r2, r2, #511	; 0x1ff
 800269e:	eba3 4262 	sub.w	r2, r3, r2, asr #17
          if(true == pHandle->SingleShuntTopology)
 80026a2:	2c00      	cmp	r4, #0
 80026a4:	d071      	beq.n	800278a <PWMC_SetPhaseVoltage+0x30a>
 80026a6:	f04f 0e00 	mov.w	lr, #0
 80026aa:	f04f 0c01 	mov.w	ip, #1
 80026ae:	2402      	movs	r4, #2
 80026b0:	e732      	b.n	8002518 <PWMC_SetPhaseVoltage+0x98>
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 80026b2:	ebb1 010c 	subs.w	r1, r1, ip
 80026b6:	bf44      	itt	mi
 80026b8:	f501 317f 	addmi.w	r1, r1, #261120	; 0x3fc00
 80026bc:	f201 31ff 	addwmi	r1, r1, #1023	; 0x3ff
          wTimePhC = wTimePhA - (wY / 131072);
 80026c0:	2a00      	cmp	r2, #0
 80026c2:	bfb8      	it	lt
 80026c4:	f502 327f 	addlt.w	r2, r2, #261120	; 0x3fc00
          pHandle->Sector = SECTOR_6;
 80026c8:	f04f 0305 	mov.w	r3, #5
          wTimePhC = wTimePhA - (wY / 131072);
 80026cc:	bfb8      	it	lt
 80026ce:	f202 32ff 	addwlt	r2, r2, #1023	; 0x3ff
          pHandle->Sector = SECTOR_6;
 80026d2:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 80026d6:	ea4f 0e9e 	mov.w	lr, lr, lsr #2
          wTimePhB = wTimePhC + (wX / 131072);
 80026da:	f1bc 0300 	subs.w	r3, ip, #0
 80026de:	bfb8      	it	lt
 80026e0:	f503 33ff 	addlt.w	r3, r3, #130560	; 0x1fe00
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 80026e4:	eb0e 41a1 	add.w	r1, lr, r1, asr #18
          if(true == pHandle->SingleShuntTopology)
 80026e8:	f890 4087 	ldrb.w	r4, [r0, #135]	; 0x87
          wTimePhC = wTimePhA - (wY / 131072);
 80026ec:	eba1 42a2 	sub.w	r2, r1, r2, asr #18
          wTimePhB = wTimePhC + (wX / 131072);
 80026f0:	bfb8      	it	lt
 80026f2:	f203 13ff 	addwlt	r3, r3, #511	; 0x1ff
 80026f6:	eb02 4363 	add.w	r3, r2, r3, asr #17
          if(true == pHandle->SingleShuntTopology)
 80026fa:	2c00      	cmp	r4, #0
 80026fc:	d03f      	beq.n	800277e <PWMC_SetPhaseVoltage+0x2fe>
 80026fe:	f04f 0e01 	mov.w	lr, #1
 8002702:	f04f 0c02 	mov.w	ip, #2
 8002706:	2400      	movs	r4, #0
 8002708:	e706      	b.n	8002518 <PWMC_SetPhaseVoltage+0x98>
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 800270a:	1b09      	subs	r1, r1, r4
 800270c:	bf44      	itt	mi
 800270e:	f501 317f 	addmi.w	r1, r1, #261120	; 0x3fc00
 8002712:	f201 31ff 	addwmi	r1, r1, #1023	; 0x3ff
        wTimePhB = wTimePhA + (wZ / 131072);
 8002716:	2b00      	cmp	r3, #0
 8002718:	bfbc      	itt	lt
 800271a:	f503 337f 	addlt.w	r3, r3, #261120	; 0x3fc00
 800271e:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
        wTimePhC = wTimePhA - (wY / 131072) ;
 8002722:	2a00      	cmp	r2, #0
 8002724:	bfb8      	it	lt
 8002726:	f502 327f 	addlt.w	r2, r2, #261120	; 0x3fc00
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 800272a:	ea4f 0e9e 	mov.w	lr, lr, lsr #2
        if(true == pHandle->SingleShuntTopology)
 800272e:	f890 4087 	ldrb.w	r4, [r0, #135]	; 0x87
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8002732:	eb0e 41a1 	add.w	r1, lr, r1, asr #18
        pHandle->Sector = SECTOR_5;
 8002736:	f04f 0c04 	mov.w	ip, #4
        wTimePhC = wTimePhA - (wY / 131072) ;
 800273a:	bfb8      	it	lt
 800273c:	f202 32ff 	addwlt	r2, r2, #1023	; 0x3ff
        pHandle->Sector = SECTOR_5;
 8002740:	f880 c07c 	strb.w	ip, [r0, #124]	; 0x7c
        wTimePhB = wTimePhA + (wZ / 131072);
 8002744:	eb01 43a3 	add.w	r3, r1, r3, asr #18
        wTimePhC = wTimePhA - (wY / 131072) ;
 8002748:	eba1 42a2 	sub.w	r2, r1, r2, asr #18
        if(true == pHandle->SingleShuntTopology)
 800274c:	b92c      	cbnz	r4, 800275a <PWMC_SetPhaseVoltage+0x2da>
          pHandle->lowDuty = (uint16_t)wTimePhC;
 800274e:	fa1f fe82 	uxth.w	lr, r2
          pHandle->midDuty = (uint16_t)wTimePhA;
 8002752:	fa1f fc81 	uxth.w	ip, r1
          pHandle->highDuty = (uint16_t)wTimePhB;
 8002756:	b29c      	uxth	r4, r3
 8002758:	e6de      	b.n	8002518 <PWMC_SetPhaseVoltage+0x98>
 800275a:	f04f 0e01 	mov.w	lr, #1
 800275e:	f04f 0c00 	mov.w	ip, #0
 8002762:	2402      	movs	r4, #2
 8002764:	e6d8      	b.n	8002518 <PWMC_SetPhaseVoltage+0x98>
 8002766:	f04f 0e00 	mov.w	lr, #0
 800276a:	f04f 0c02 	mov.w	ip, #2
 800276e:	2401      	movs	r4, #1
 8002770:	e6d2      	b.n	8002518 <PWMC_SetPhaseVoltage+0x98>
 8002772:	f04f 0e02 	mov.w	lr, #2
 8002776:	f04f 0c01 	mov.w	ip, #1
 800277a:	2400      	movs	r4, #0
 800277c:	e6cc      	b.n	8002518 <PWMC_SetPhaseVoltage+0x98>
            pHandle->lowDuty = (uint16_t)wTimePhA;
 800277e:	fa1f fe81 	uxth.w	lr, r1
            pHandle->midDuty = (uint16_t)wTimePhC;
 8002782:	fa1f fc82 	uxth.w	ip, r2
            pHandle->highDuty = (uint16_t)wTimePhB;
 8002786:	b29c      	uxth	r4, r3
 8002788:	e6c6      	b.n	8002518 <PWMC_SetPhaseVoltage+0x98>
          pHandle->lowDuty = (uint16_t)wTimePhC;
 800278a:	fa1f fe82 	uxth.w	lr, r2
          pHandle->midDuty = (uint16_t)wTimePhB;
 800278e:	fa1f fc83 	uxth.w	ip, r3
          pHandle->highDuty = (uint16_t)wTimePhA;
 8002792:	b28c      	uxth	r4, r1
 8002794:	e6c0      	b.n	8002518 <PWMC_SetPhaseVoltage+0x98>
            pHandle->lowDuty = (uint16_t)wTimePhA;
 8002796:	fa1f fe81 	uxth.w	lr, r1
            pHandle->midDuty = (uint16_t)wTimePhB;
 800279a:	fa1f fc83 	uxth.w	ip, r3
            pHandle->highDuty = (uint16_t)wTimePhC;
 800279e:	b294      	uxth	r4, r2
 80027a0:	e6ba      	b.n	8002518 <PWMC_SetPhaseVoltage+0x98>
 80027a2:	bf00      	nop

080027a4 <PWMC_SwitchOffPWM>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctSwitchOffPwm(pHandle);
 80027a4:	6843      	ldr	r3, [r0, #4]
 80027a6:	4718      	bx	r3

080027a8 <PWMC_SwitchOnPWM>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctSwitchOnPwm(pHandle);
 80027a8:	6883      	ldr	r3, [r0, #8]
 80027aa:	4718      	bx	r3

080027ac <PWMC_CurrentReadingCalibr>:
  *         #CRC_EXEC to execute the offset calibration.
  * @retval true if the current calibration has been completed, **false** if it is
  *         still ongoing.
  */
__weak bool PWMC_CurrentReadingCalibr(PWMC_Handle_t *pHandle, CRCAction_t action)
{
 80027ac:	b510      	push	{r4, lr}
 80027ae:	4604      	mov	r4, r0
 80027b0:	b082      	sub	sp, #8
    /* Nothing to do */
  }
  else
  {
#endif
    if (CRC_START == action)
 80027b2:	b199      	cbz	r1, 80027dc <PWMC_CurrentReadingCalibr+0x30>
    {
      PWMC_SwitchOffPWM(pHandle);
      pHandle->pFctCurrReadingCalib(pHandle);
      retVal = true;
    }
    else if (CRC_EXEC == action)
 80027b4:	2901      	cmp	r1, #1
 80027b6:	d002      	beq.n	80027be <PWMC_CurrentReadingCalibr+0x12>
  bool retVal = false;
 80027b8:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
  return (retVal);
}
 80027ba:	b002      	add	sp, #8
 80027bc:	bd10      	pop	{r4, pc}
      if (pHandle->OffCalibrWaitTimeCounter > 0u)
 80027be:	f8b0 3060 	ldrh.w	r3, [r0, #96]	; 0x60
 80027c2:	b19b      	cbz	r3, 80027ec <PWMC_CurrentReadingCalibr+0x40>
        pHandle->OffCalibrWaitTimeCounter--;
 80027c4:	3b01      	subs	r3, #1
 80027c6:	b29b      	uxth	r3, r3
 80027c8:	9101      	str	r1, [sp, #4]
 80027ca:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
        if (0U == pHandle->OffCalibrWaitTimeCounter)
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d1f2      	bne.n	80027b8 <PWMC_CurrentReadingCalibr+0xc>
          pHandle->pFctCurrReadingCalib(pHandle);
 80027d2:	68c3      	ldr	r3, [r0, #12]
 80027d4:	4798      	blx	r3
          retVal = true;
 80027d6:	9901      	ldr	r1, [sp, #4]
 80027d8:	4608      	mov	r0, r1
 80027da:	e7ee      	b.n	80027ba <PWMC_CurrentReadingCalibr+0xe>
      PWMC_SwitchOffPWM(pHandle);
 80027dc:	f7ff ffe2 	bl	80027a4 <PWMC_SwitchOffPWM>
      pHandle->pFctCurrReadingCalib(pHandle);
 80027e0:	4620      	mov	r0, r4
 80027e2:	68e3      	ldr	r3, [r4, #12]
 80027e4:	4798      	blx	r3
      retVal = true;
 80027e6:	2001      	movs	r0, #1
}
 80027e8:	b002      	add	sp, #8
 80027ea:	bd10      	pop	{r4, pc}
        retVal = true;
 80027ec:	4608      	mov	r0, r1
}
 80027ee:	b002      	add	sp, #8
 80027f0:	bd10      	pop	{r4, pc}
 80027f2:	bf00      	nop

080027f4 <PWMC_OCP_Handler>:
    tempPointer = MC_NULL;
  }
  else
  {
#endif
    if (false == pHandle->BrakeActionLock)
 80027f4:	f890 3085 	ldrb.w	r3, [r0, #133]	; 0x85
 80027f8:	b91b      	cbnz	r3, 8002802 <PWMC_OCP_Handler+0xe>
    {
      if (ES_GPIO == pHandle->LowSideOutputs)
 80027fa:	f890 307d 	ldrb.w	r3, [r0, #125]	; 0x7d
 80027fe:	2b02      	cmp	r3, #2
 8002800:	d004      	beq.n	800280c <PWMC_OCP_Handler+0x18>
    }
    else
    {
      /* Nothing to do */
    }
    pHandle->OverCurrentFlag = true;
 8002802:	2301      	movs	r3, #1
 8002804:	f880 3082 	strb.w	r3, [r0, #130]	; 0x82
    tempPointer = &(pHandle->Motor);
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
  return (tempPointer);
}
 8002808:	307a      	adds	r0, #122	; 0x7a
 800280a:	4770      	bx	lr
        LL_GPIO_ResetOutputPin(pHandle->pwm_en_v_port, pHandle->pwm_en_v_pin);
 800280c:	e9d0 210f 	ldrd	r2, r1, [r0, #60]	; 0x3c
{
 8002810:	b410      	push	{r4}
        LL_GPIO_ResetOutputPin(pHandle->pwm_en_w_port, pHandle->pwm_en_w_pin);
 8002812:	6c43      	ldr	r3, [r0, #68]	; 0x44
        LL_GPIO_ResetOutputPin(pHandle->pwm_en_u_port, pHandle->pwm_en_u_pin);
 8002814:	f8b0 4048 	ldrh.w	r4, [r0, #72]	; 0x48
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 8002818:	6294      	str	r4, [r2, #40]	; 0x28
        LL_GPIO_ResetOutputPin(pHandle->pwm_en_v_port, pHandle->pwm_en_v_pin);
 800281a:	f8b0 404a 	ldrh.w	r4, [r0, #74]	; 0x4a
        LL_GPIO_ResetOutputPin(pHandle->pwm_en_w_port, pHandle->pwm_en_w_pin);
 800281e:	f8b0 204c 	ldrh.w	r2, [r0, #76]	; 0x4c
 8002822:	628c      	str	r4, [r1, #40]	; 0x28
 8002824:	629a      	str	r2, [r3, #40]	; 0x28
    pHandle->OverCurrentFlag = true;
 8002826:	2301      	movs	r3, #1
 8002828:	f880 3082 	strb.w	r3, [r0, #130]	; 0x82
}
 800282c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002830:	307a      	adds	r0, #122	; 0x7a
 8002832:	4770      	bx	lr

08002834 <PWMC_OVP_Handler>:
    tempPointer = MC_NULL;
  }
  else
  {
#endif
    TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 8002834:	6c4a      	ldr	r2, [r1, #68]	; 0x44
{
 8002836:	4603      	mov	r3, r0
    pHandle->OverVoltageFlag = true;
 8002838:	f04f 0c01 	mov.w	ip, #1
    TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 800283c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002840:	644a      	str	r2, [r1, #68]	; 0x44
    tempPointer = &(pHandle->Motor);
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
  return (tempPointer);
}
 8002842:	307a      	adds	r0, #122	; 0x7a
    pHandle->OverVoltageFlag = true;
 8002844:	f883 c083 	strb.w	ip, [r3, #131]	; 0x83
    pHandle->BrakeActionLock = true;
 8002848:	f883 c085 	strb.w	ip, [r3, #133]	; 0x85
}
 800284c:	4770      	bx	lr
 800284e:	bf00      	nop

08002850 <PWMC_IsFaultOccurred>:
  * @param  pHdl: Handler of the current instance of the PWM component.
  * @retval uint16_t Returns #MC_OVER_CURR if an overcurrent has been
  *                  detected since last method call, #MC_NO_FAULTS otherwise.
  */
__weak uint16_t PWMC_IsFaultOccurred(PWMC_Handle_t *pHandle)
{
 8002850:	4603      	mov	r3, r0
  uint16_t retVal = MC_NO_FAULTS;

  if (true == pHandle->OverVoltageFlag)
 8002852:	f890 0083 	ldrb.w	r0, [r0, #131]	; 0x83
 8002856:	b1a8      	cbz	r0, 8002884 <PWMC_IsFaultOccurred+0x34>
  {
    retVal = MC_OVER_VOLT;
    pHandle->OverVoltageFlag = false;
 8002858:	2200      	movs	r2, #0
 800285a:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
 800285e:	2142      	movs	r1, #66	; 0x42
    retVal = MC_OVER_VOLT;
 8002860:	2002      	movs	r0, #2
  else
  {
    /* Nothing to do */
  }

  if (true == pHandle->OverCurrentFlag)
 8002862:	f893 2082 	ldrb.w	r2, [r3, #130]	; 0x82
 8002866:	b11a      	cbz	r2, 8002870 <PWMC_IsFaultOccurred+0x20>
  {
    retVal |= MC_OVER_CURR;
    pHandle->OverCurrentFlag = false;
 8002868:	2200      	movs	r2, #0
 800286a:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
    retVal |= MC_OVER_CURR;
 800286e:	4608      	mov	r0, r1
  else
  {
    /* Nothing to do */
  }

  if (true == pHandle->driverProtectionFlag)
 8002870:	f893 2084 	ldrb.w	r2, [r3, #132]	; 0x84
 8002874:	b12a      	cbz	r2, 8002882 <PWMC_IsFaultOccurred+0x32>
  {
    retVal |= MC_DP_FAULT;
 8002876:	f440 6080 	orr.w	r0, r0, #1024	; 0x400
    pHandle->driverProtectionFlag = false;
 800287a:	2200      	movs	r2, #0
    retVal |= MC_DP_FAULT;
 800287c:	b280      	uxth	r0, r0
    pHandle->driverProtectionFlag = false;
 800287e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
  {
    /* Nothing to do */
  }

  return (retVal);
}
 8002882:	4770      	bx	lr
 8002884:	2140      	movs	r1, #64	; 0x40
 8002886:	e7ec      	b.n	8002862 <PWMC_IsFaultOccurred+0x12>

08002888 <RI_SetRegisterGlobal>:
#include "mcp_config.h"
#include "mcpa.h"
#include "mc_configuration_registers.h"

uint8_t RI_SetRegisterGlobal(uint16_t regID, uint8_t typeID, uint8_t *data, uint16_t *size, int16_t dataAvailable)
{
 8002888:	b510      	push	{r4, lr}
  uint8_t retVal = MCP_CMD_OK;
  switch(typeID)
 800288a:	3908      	subs	r1, #8
{
 800288c:	f9bd c008 	ldrsh.w	ip, [sp, #8]
  switch(typeID)
 8002890:	2920      	cmp	r1, #32
 8002892:	d812      	bhi.n	80028ba <RI_SetRegisterGlobal+0x32>
 8002894:	e8df f001 	tbb	[pc, r1]
 8002898:	11111115 	.word	0x11111115
 800289c:	11111111 	.word	0x11111111
 80028a0:	1111111d 	.word	0x1111111d
 80028a4:	11111111 	.word	0x11111111
 80028a8:	1111112d 	.word	0x1111112d
 80028ac:	11111111 	.word	0x11111111
 80028b0:	11111135 	.word	0x11111135
 80028b4:	11111111 	.word	0x11111111
 80028b8:	4c          	.byte	0x4c
 80028b9:	00          	.byte	0x00
    }

    default:
    {
      retVal = MCP_ERROR_BAD_DATA_TYPE;
      *size =0; /* From this point we are not able anymore to decode the RX buffer */
 80028ba:	2200      	movs	r2, #0
 80028bc:	801a      	strh	r2, [r3, #0]
      retVal = MCP_ERROR_BAD_DATA_TYPE;
 80028be:	2007      	movs	r0, #7
      break;
    }
  }
  return (retVal);
}
 80028c0:	bd10      	pop	{r4, pc}
          retVal = MCP_ERROR_UNKNOWN_REG;
 80028c2:	2848      	cmp	r0, #72	; 0x48
      *size = 1;
 80028c4:	f04f 0201 	mov.w	r2, #1
          retVal = MCP_ERROR_UNKNOWN_REG;
 80028c8:	bf0c      	ite	eq
 80028ca:	2004      	moveq	r0, #4
 80028cc:	2005      	movne	r0, #5
      *size = 1;
 80028ce:	801a      	strh	r2, [r3, #0]
}
 80028d0:	bd10      	pop	{r4, pc}
      switch (regID)
 80028d2:	f5b0 6f65 	cmp.w	r0, #3664	; 0xe50
 80028d6:	d04e      	beq.n	8002976 <RI_SetRegisterGlobal+0xee>
 80028d8:	d93c      	bls.n	8002954 <RI_SetRegisterGlobal+0xcc>
 80028da:	f5b0 6f69 	cmp.w	r0, #3728	; 0xe90
 80028de:	d04a      	beq.n	8002976 <RI_SetRegisterGlobal+0xee>
 80028e0:	f641 3258 	movw	r2, #7000	; 0x1b58
 80028e4:	4290      	cmp	r0, r2
 80028e6:	bf14      	ite	ne
 80028e8:	2005      	movne	r0, #5
 80028ea:	2004      	moveq	r0, #4
      *size = 2;
 80028ec:	2202      	movs	r2, #2
 80028ee:	801a      	strh	r2, [r3, #0]
}
 80028f0:	bd10      	pop	{r4, pc}
          retVal = MCP_ERROR_UNKNOWN_REG;
 80028f2:	2818      	cmp	r0, #24
      *size = 4;
 80028f4:	f04f 0204 	mov.w	r2, #4
          retVal = MCP_ERROR_UNKNOWN_REG;
 80028f8:	bf0c      	ite	eq
 80028fa:	4610      	moveq	r0, r2
 80028fc:	2005      	movne	r0, #5
      *size = 4;
 80028fe:	801a      	strh	r2, [r3, #0]
}
 8002900:	bd10      	pop	{r4, pc}
uint8_t RI_MovString(const char_t *srcString, char_t *destString, uint16_t *size, int16_t maxSize)
{
  uint8_t retVal = MCP_CMD_OK;
  const char_t *tempsrcString = srcString;
  char_t *tempdestString = destString;
  *size= 1U ; /* /0 is the min String size */
 8002902:	2101      	movs	r1, #1
 8002904:	8019      	strh	r1, [r3, #0]

  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8002906:	f992 0000 	ldrsb.w	r0, [r2]
 800290a:	b358      	cbz	r0, 8002964 <RI_SetRegisterGlobal+0xdc>
 800290c:	fa1f fc8c 	uxth.w	ip, ip
 8002910:	1850      	adds	r0, r2, r1
 8002912:	e004      	b.n	800291e <RI_SetRegisterGlobal+0x96>
  {
    *tempdestString = *tempsrcString;
    tempdestString++;
    tempsrcString++;
    *size = *size + 1U;
 8002914:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8002916:	f992 4000 	ldrsb.w	r4, [r2]
 800291a:	3001      	adds	r0, #1
 800291c:	b314      	cbz	r4, 8002964 <RI_SetRegisterGlobal+0xdc>
    *size = *size + 1U;
 800291e:	f101 0e01 	add.w	lr, r1, #1
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8002922:	4561      	cmp	r1, ip
    tempdestString++;
 8002924:	4602      	mov	r2, r0
    *size = *size + 1U;
 8002926:	fa1f f18e 	uxth.w	r1, lr
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 800292a:	d3f3      	bcc.n	8002914 <RI_SetRegisterGlobal+0x8c>
      retVal = MCP_ERROR_RO_REG;
 800292c:	2004      	movs	r0, #4
}
 800292e:	bd10      	pop	{r4, pc}
      *size = rawSize + 2U;
 8002930:	8812      	ldrh	r2, [r2, #0]
 8002932:	3202      	adds	r2, #2
 8002934:	b292      	uxth	r2, r2
      if (*size > (uint16_t)dataAvailable)
 8002936:	fa1f fc8c 	uxth.w	ip, ip
 800293a:	4562      	cmp	r2, ip
      *size = rawSize + 2U;
 800293c:	801a      	strh	r2, [r3, #0]
      if (*size > (uint16_t)dataAvailable)
 800293e:	d81c      	bhi.n	800297a <RI_SetRegisterGlobal+0xf2>
        switch (regID)
 8002940:	28a8      	cmp	r0, #168	; 0xa8
 8002942:	d0f3      	beq.n	800292c <RI_SetRegisterGlobal+0xa4>
 8002944:	d812      	bhi.n	800296c <RI_SetRegisterGlobal+0xe4>
 8002946:	f020 0040 	bic.w	r0, r0, #64	; 0x40
            retVal = MCP_ERROR_RO_REG;
 800294a:	2828      	cmp	r0, #40	; 0x28
 800294c:	bf14      	ite	ne
 800294e:	2005      	movne	r0, #5
 8002950:	2004      	moveq	r0, #4
}
 8002952:	bd10      	pop	{r4, pc}
 8002954:	f020 0040 	bic.w	r0, r0, #64	; 0x40
 8002958:	f5b0 6fb2 	cmp.w	r0, #1424	; 0x590
 800295c:	bf14      	ite	ne
 800295e:	2005      	movne	r0, #5
 8002960:	2004      	moveq	r0, #4
 8002962:	e7c3      	b.n	80028ec <RI_SetRegisterGlobal+0x64>
  { /* Last string char must be 0 */
    retVal = MCP_ERROR_STRING_FORMAT;
  }
  else
  {
    *tempdestString = (int8_t)0;
 8002964:	2300      	movs	r3, #0
 8002966:	7013      	strb	r3, [r2, #0]
      retVal = MCP_ERROR_RO_REG;
 8002968:	2004      	movs	r0, #4
  return (retVal);
 800296a:	e7e0      	b.n	800292e <RI_SetRegisterGlobal+0xa6>
            retVal = MCP_ERROR_RO_REG;
 800296c:	28e8      	cmp	r0, #232	; 0xe8
 800296e:	bf14      	ite	ne
 8002970:	2005      	movne	r0, #5
 8002972:	2004      	moveq	r0, #4
}
 8002974:	bd10      	pop	{r4, pc}
  uint8_t retVal = MCP_CMD_OK;
 8002976:	2000      	movs	r0, #0
 8002978:	e7b8      	b.n	80028ec <RI_SetRegisterGlobal+0x64>
        *size = 0;
 800297a:	2200      	movs	r2, #0
 800297c:	801a      	strh	r2, [r3, #0]
        retVal = MCP_ERROR_BAD_RAW_FORMAT; /* This error stop the parsing of the CMD buffer */
 800297e:	200a      	movs	r0, #10
}
 8002980:	bd10      	pop	{r4, pc}
 8002982:	bf00      	nop

08002984 <RI_SetRegisterMotor1>:
{
 8002984:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002988:	b084      	sub	sp, #16
  switch(typeID)
 800298a:	3908      	subs	r1, #8
{
 800298c:	f9bd c028 	ldrsh.w	ip, [sp, #40]	; 0x28
 8002990:	4696      	mov	lr, r2
 8002992:	461c      	mov	r4, r3
  switch(typeID)
 8002994:	2920      	cmp	r1, #32
 8002996:	d812      	bhi.n	80029be <RI_SetRegisterMotor1+0x3a>
 8002998:	e8df f001 	tbb	[pc, r1]
 800299c:	11111117 	.word	0x11111117
 80029a0:	11111111 	.word	0x11111111
 80029a4:	11111125 	.word	0x11111125
 80029a8:	11111111 	.word	0x11111111
 80029ac:	1111116d 	.word	0x1111116d
 80029b0:	11111111 	.word	0x11111111
 80029b4:	11111150 	.word	0x11111150
 80029b8:	11111111 	.word	0x11111111
 80029bc:	7d          	.byte	0x7d
 80029bd:	00          	.byte	0x00
      *size =0; /* From this point we are not able anymore to decode the RX buffer */
 80029be:	2300      	movs	r3, #0
 80029c0:	8023      	strh	r3, [r4, #0]
      retVal = MCP_ERROR_BAD_DATA_TYPE;
 80029c2:	2007      	movs	r0, #7
}
 80029c4:	b004      	add	sp, #16
 80029c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      switch (regID)
 80029ca:	2888      	cmp	r0, #136	; 0x88
 80029cc:	f000 81f6 	beq.w	8002dbc <RI_SetRegisterMotor1+0x438>
 80029d0:	f020 0080 	bic.w	r0, r0, #128	; 0x80
            retVal = MCP_ERROR_RO_REG;
 80029d4:	2848      	cmp	r0, #72	; 0x48
 80029d6:	bf14      	ite	ne
 80029d8:	2005      	movne	r0, #5
 80029da:	2004      	moveq	r0, #4
      *size = 1;
 80029dc:	2301      	movs	r3, #1
 80029de:	8023      	strh	r3, [r4, #0]
}
 80029e0:	b004      	add	sp, #16
 80029e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      uint16_t regdata16 = *(uint16_t *)data; //cstat !MISRAC2012-Rule-11.3
 80029e6:	f5b0 6f19 	cmp.w	r0, #2448	; 0x990
 80029ea:	8815      	ldrh	r5, [r2, #0]
      switch (regID)
 80029ec:	f000 8275 	beq.w	8002eda <RI_SetRegisterMotor1+0x556>
 80029f0:	f200 80a2 	bhi.w	8002b38 <RI_SetRegisterMotor1+0x1b4>
 80029f4:	f5b0 7f34 	cmp.w	r0, #720	; 0x2d0
 80029f8:	f000 8269 	beq.w	8002ece <RI_SetRegisterMotor1+0x54a>
 80029fc:	f240 8088 	bls.w	8002b10 <RI_SetRegisterMotor1+0x18c>
 8002a00:	f5b0 6f8a 	cmp.w	r0, #1104	; 0x450
 8002a04:	f000 8245 	beq.w	8002e92 <RI_SetRegisterMotor1+0x50e>
 8002a08:	d96d      	bls.n	8002ae6 <RI_SetRegisterMotor1+0x162>
 8002a0a:	f5b0 6f01 	cmp.w	r0, #2064	; 0x810
 8002a0e:	d066      	beq.n	8002ade <RI_SetRegisterMotor1+0x15a>
 8002a10:	f240 810e 	bls.w	8002c30 <RI_SetRegisterMotor1+0x2ac>
 8002a14:	f5b0 6f15 	cmp.w	r0, #2384	; 0x950
 8002a18:	f040 80fe 	bne.w	8002c18 <RI_SetRegisterMotor1+0x294>
          currComp = MCI_GetIqdref(pMCIN);
 8002a1c:	48a8      	ldr	r0, [pc, #672]	; (8002cc0 <RI_SetRegisterMotor1+0x33c>)
 8002a1e:	f7fe fdb1 	bl	8001584 <MCI_GetIqdref>
 8002a22:	9001      	str	r0, [sp, #4]
          currComp.q = (int16_t)regdata16;
 8002a24:	f8ad 5004 	strh.w	r5, [sp, #4]
          MCI_SetCurrentReferences(pMCIN,currComp);
 8002a28:	48a5      	ldr	r0, [pc, #660]	; (8002cc0 <RI_SetRegisterMotor1+0x33c>)
 8002a2a:	9901      	ldr	r1, [sp, #4]
 8002a2c:	f7fe fc80 	bl	8001330 <MCI_SetCurrentReferences>
  uint8_t retVal = MCP_CMD_OK;
 8002a30:	2000      	movs	r0, #0
      *size = 2;
 8002a32:	2302      	movs	r3, #2
 8002a34:	8023      	strh	r3, [r4, #0]
}
 8002a36:	b004      	add	sp, #16
 8002a38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  *size= 1U ; /* /0 is the min String size */
 8002a3c:	2101      	movs	r1, #1
 8002a3e:	8021      	strh	r1, [r4, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8002a40:	f992 3000 	ldrsb.w	r3, [r2]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	f000 81a5 	beq.w	8002d94 <RI_SetRegisterMotor1+0x410>
 8002a4a:	fa1f f08c 	uxth.w	r0, ip
 8002a4e:	1853      	adds	r3, r2, r1
 8002a50:	e006      	b.n	8002a60 <RI_SetRegisterMotor1+0xdc>
    *size = *size + 1U;
 8002a52:	8021      	strh	r1, [r4, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8002a54:	f99e 5000 	ldrsb.w	r5, [lr]
 8002a58:	3301      	adds	r3, #1
 8002a5a:	2d00      	cmp	r5, #0
 8002a5c:	f000 819a 	beq.w	8002d94 <RI_SetRegisterMotor1+0x410>
    *size = *size + 1U;
 8002a60:	f101 0c01 	add.w	ip, r1, #1
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8002a64:	4288      	cmp	r0, r1
    tempdestString++;
 8002a66:	469e      	mov	lr, r3
    *size = *size + 1U;
 8002a68:	fa1f f18c 	uxth.w	r1, ip
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8002a6c:	d8f1      	bhi.n	8002a52 <RI_SetRegisterMotor1+0xce>
      retVal = MCP_ERROR_RO_REG;
 8002a6e:	2004      	movs	r0, #4
}
 8002a70:	b004      	add	sp, #16
 8002a72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      switch (regID)
 8002a76:	2898      	cmp	r0, #152	; 0x98
 8002a78:	f000 81a7 	beq.w	8002dca <RI_SetRegisterMotor1+0x446>
 8002a7c:	f200 80f7 	bhi.w	8002c6e <RI_SetRegisterMotor1+0x2ea>
 8002a80:	f020 0040 	bic.w	r0, r0, #64	; 0x40
          retVal = MCP_ERROR_RO_REG;
 8002a84:	2818      	cmp	r0, #24
 8002a86:	bf14      	ite	ne
 8002a88:	2005      	movne	r0, #5
 8002a8a:	2004      	moveq	r0, #4
      *size = 4;
 8002a8c:	2304      	movs	r3, #4
 8002a8e:	8023      	strh	r3, [r4, #0]
}
 8002a90:	b004      	add	sp, #16
 8002a92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      uint16_t rawSize = *(uint16_t *)data; //cstat !MISRAC2012-Rule-11.3
 8002a96:	8812      	ldrh	r2, [r2, #0]
      *size = rawSize + 2U;
 8002a98:	1c93      	adds	r3, r2, #2
 8002a9a:	b29b      	uxth	r3, r3
      if (*size > (uint16_t)dataAvailable)
 8002a9c:	fa1f fc8c 	uxth.w	ip, ip
 8002aa0:	4563      	cmp	r3, ip
      *size = rawSize + 2U;
 8002aa2:	8023      	strh	r3, [r4, #0]
      if (*size > (uint16_t)dataAvailable)
 8002aa4:	f200 8184 	bhi.w	8002db0 <RI_SetRegisterMotor1+0x42c>
 8002aa8:	f5b0 7f0a 	cmp.w	r0, #552	; 0x228
      rawData++;
 8002aac:	f10e 0102 	add.w	r1, lr, #2
        switch (regID)
 8002ab0:	f000 81be 	beq.w	8002e30 <RI_SetRegisterMotor1+0x4ac>
 8002ab4:	f200 8162 	bhi.w	8002d7c <RI_SetRegisterMotor1+0x3f8>
 8002ab8:	f5b0 7fd4 	cmp.w	r0, #424	; 0x1a8
 8002abc:	f000 81a1 	beq.w	8002e02 <RI_SetRegisterMotor1+0x47e>
 8002ac0:	f240 8151 	bls.w	8002d66 <RI_SetRegisterMotor1+0x3e2>
 8002ac4:	f5b0 7ff4 	cmp.w	r0, #488	; 0x1e8
 8002ac8:	f040 8199 	bne.w	8002dfe <RI_SetRegisterMotor1+0x47a>
            MCI_ExecTorqueRamp(pMCIN, (int16_t)torque, duration);
 8002acc:	487c      	ldr	r0, [pc, #496]	; (8002cc0 <RI_SetRegisterMotor1+0x33c>)
 8002ace:	f8be 2006 	ldrh.w	r2, [lr, #6]
 8002ad2:	f9be 1002 	ldrsh.w	r1, [lr, #2]
 8002ad6:	f7fe fc21 	bl	800131c <MCI_ExecTorqueRamp>
  uint8_t retVal = MCP_CMD_OK;
 8002ada:	2000      	movs	r0, #0
            break;
 8002adc:	e772      	b.n	80029c4 <RI_SetRegisterMotor1+0x40>
      *size = 2;
 8002ade:	2302      	movs	r3, #2
 8002ae0:	2004      	movs	r0, #4
 8002ae2:	8023      	strh	r3, [r4, #0]
      break;
 8002ae4:	e7a7      	b.n	8002a36 <RI_SetRegisterMotor1+0xb2>
 8002ae6:	f5b0 7f54 	cmp.w	r0, #848	; 0x350
 8002aea:	f000 8220 	beq.w	8002f2e <RI_SetRegisterMotor1+0x5aa>
 8002aee:	f5b0 7f64 	cmp.w	r0, #912	; 0x390
 8002af2:	d141      	bne.n	8002b78 <RI_SetRegisterMotor1+0x1f4>
          STO_PLL_GetObserverGains(&STO_PLL_M1, &hC1, &hC2);
 8002af4:	4873      	ldr	r0, [pc, #460]	; (8002cc4 <RI_SetRegisterMotor1+0x340>)
 8002af6:	aa01      	add	r2, sp, #4
 8002af8:	f10d 0102 	add.w	r1, sp, #2
 8002afc:	f006 ff2c 	bl	8009958 <STO_PLL_GetObserverGains>
          STO_PLL_SetObserverGains(&STO_PLL_M1, hC1, (int16_t)regdata16);
 8002b00:	4870      	ldr	r0, [pc, #448]	; (8002cc4 <RI_SetRegisterMotor1+0x340>)
 8002b02:	f9bd 1002 	ldrsh.w	r1, [sp, #2]
 8002b06:	b22a      	sxth	r2, r5
 8002b08:	f006 ff2e 	bl	8009968 <STO_PLL_SetObserverGains>
  uint8_t retVal = MCP_CMD_OK;
 8002b0c:	2000      	movs	r0, #0
 8002b0e:	e790      	b.n	8002a32 <RI_SetRegisterMotor1+0xae>
 8002b10:	f5b0 7fc8 	cmp.w	r0, #400	; 0x190
 8002b14:	f000 81d5 	beq.w	8002ec2 <RI_SetRegisterMotor1+0x53e>
 8002b18:	f240 80bb 	bls.w	8002c92 <RI_SetRegisterMotor1+0x30e>
 8002b1c:	f5b0 7f04 	cmp.w	r0, #528	; 0x210
 8002b20:	f000 81f3 	beq.w	8002f0a <RI_SetRegisterMotor1+0x586>
 8002b24:	f5b0 7f24 	cmp.w	r0, #656	; 0x290
 8002b28:	f040 80aa 	bne.w	8002c80 <RI_SetRegisterMotor1+0x2fc>
          PID_SetKP(&PIDIdHandle_M1, (int16_t)regdata16);
 8002b2c:	4866      	ldr	r0, [pc, #408]	; (8002cc8 <RI_SetRegisterMotor1+0x344>)
 8002b2e:	b229      	sxth	r1, r5
 8002b30:	f005 f906 	bl	8007d40 <PID_SetKP>
  uint8_t retVal = MCP_CMD_OK;
 8002b34:	2000      	movs	r0, #0
          break;
 8002b36:	e77c      	b.n	8002a32 <RI_SetRegisterMotor1+0xae>
 8002b38:	f241 5350 	movw	r3, #5456	; 0x1550
 8002b3c:	4298      	cmp	r0, r3
 8002b3e:	f000 81ba 	beq.w	8002eb6 <RI_SetRegisterMotor1+0x532>
 8002b42:	d94a      	bls.n	8002bda <RI_SetRegisterMotor1+0x256>
 8002b44:	f241 6350 	movw	r3, #5712	; 0x1650
 8002b48:	4298      	cmp	r0, r3
 8002b4a:	f000 81ae 	beq.w	8002eaa <RI_SetRegisterMotor1+0x526>
 8002b4e:	d935      	bls.n	8002bbc <RI_SetRegisterMotor1+0x238>
 8002b50:	f641 1310 	movw	r3, #6416	; 0x1910
 8002b54:	4298      	cmp	r0, r3
 8002b56:	f000 81e4 	beq.w	8002f22 <RI_SetRegisterMotor1+0x59e>
 8002b5a:	d925      	bls.n	8002ba8 <RI_SetRegisterMotor1+0x224>
 8002b5c:	f641 3358 	movw	r3, #7000	; 0x1b58
 8002b60:	4298      	cmp	r0, r3
 8002b62:	d0bc      	beq.n	8002ade <RI_SetRegisterMotor1+0x15a>
 8002b64:	d913      	bls.n	8002b8e <RI_SetRegisterMotor1+0x20a>
 8002b66:	f020 0040 	bic.w	r0, r0, #64	; 0x40
 8002b6a:	f641 3390 	movw	r3, #7056	; 0x1b90
 8002b6e:	4298      	cmp	r0, r3
 8002b70:	bf14      	ite	ne
 8002b72:	2005      	movne	r0, #5
 8002b74:	2004      	moveq	r0, #4
 8002b76:	e75c      	b.n	8002a32 <RI_SetRegisterMotor1+0xae>
 8002b78:	f5b0 7f44 	cmp.w	r0, #784	; 0x310
 8002b7c:	d105      	bne.n	8002b8a <RI_SetRegisterMotor1+0x206>
          PID_SetKD(&PIDIdHandle_M1, (int16_t)regdata16);
 8002b7e:	4852      	ldr	r0, [pc, #328]	; (8002cc8 <RI_SetRegisterMotor1+0x344>)
 8002b80:	b229      	sxth	r1, r5
 8002b82:	f005 f90f 	bl	8007da4 <PID_SetKD>
  uint8_t retVal = MCP_CMD_OK;
 8002b86:	2000      	movs	r0, #0
          break;
 8002b88:	e753      	b.n	8002a32 <RI_SetRegisterMotor1+0xae>
          retVal = MCP_ERROR_UNKNOWN_REG;
 8002b8a:	2005      	movs	r0, #5
 8002b8c:	e751      	b.n	8002a32 <RI_SetRegisterMotor1+0xae>
 8002b8e:	f020 0340 	bic.w	r3, r0, #64	; 0x40
 8002b92:	f641 3210 	movw	r2, #6928	; 0x1b10
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d0a1      	beq.n	8002ade <RI_SetRegisterMotor1+0x15a>
 8002b9a:	f641 2390 	movw	r3, #6800	; 0x1a90
 8002b9e:	4298      	cmp	r0, r3
 8002ba0:	bf14      	ite	ne
 8002ba2:	2005      	movne	r0, #5
 8002ba4:	2004      	moveq	r0, #4
 8002ba6:	e744      	b.n	8002a32 <RI_SetRegisterMotor1+0xae>
 8002ba8:	f641 03d0 	movw	r3, #6352	; 0x18d0
 8002bac:	4298      	cmp	r0, r3
 8002bae:	d1ec      	bne.n	8002b8a <RI_SetRegisterMotor1+0x206>
          PID_SetKIDivisorPOW2 (&(&STO_PLL_M1)->PIRegulator,regdata16);
 8002bb0:	4846      	ldr	r0, [pc, #280]	; (8002ccc <RI_SetRegisterMotor1+0x348>)
 8002bb2:	4629      	mov	r1, r5
 8002bb4:	f005 f8e2 	bl	8007d7c <PID_SetKIDivisorPOW2>
  uint8_t retVal = MCP_CMD_OK;
 8002bb8:	2000      	movs	r0, #0
          break;
 8002bba:	e73a      	b.n	8002a32 <RI_SetRegisterMotor1+0xae>
 8002bbc:	f241 53d0 	movw	r3, #5584	; 0x15d0
 8002bc0:	4298      	cmp	r0, r3
 8002bc2:	f000 819c 	beq.w	8002efe <RI_SetRegisterMotor1+0x57a>
 8002bc6:	f241 6310 	movw	r3, #5648	; 0x1610
 8002bca:	4298      	cmp	r0, r3
 8002bcc:	d11a      	bne.n	8002c04 <RI_SetRegisterMotor1+0x280>
          PID_SetKIDivisorPOW2(&PIDIqHandle_M1, regdata16);
 8002bce:	4840      	ldr	r0, [pc, #256]	; (8002cd0 <RI_SetRegisterMotor1+0x34c>)
 8002bd0:	4629      	mov	r1, r5
 8002bd2:	f005 f8d3 	bl	8007d7c <PID_SetKIDivisorPOW2>
  uint8_t retVal = MCP_CMD_OK;
 8002bd6:	2000      	movs	r0, #0
          break;
 8002bd8:	e72b      	b.n	8002a32 <RI_SetRegisterMotor1+0xae>
 8002bda:	f241 4350 	movw	r3, #5200	; 0x1450
 8002bde:	4298      	cmp	r0, r3
 8002be0:	f000 815d 	beq.w	8002e9e <RI_SetRegisterMotor1+0x51a>
 8002be4:	d978      	bls.n	8002cd8 <RI_SetRegisterMotor1+0x354>
 8002be6:	f241 43d0 	movw	r3, #5328	; 0x14d0
 8002bea:	4298      	cmp	r0, r3
 8002bec:	f000 8181 	beq.w	8002ef2 <RI_SetRegisterMotor1+0x56e>
 8002bf0:	f241 5310 	movw	r3, #5392	; 0x1510
 8002bf4:	4298      	cmp	r0, r3
 8002bf6:	d158      	bne.n	8002caa <RI_SetRegisterMotor1+0x326>
          PID_SetKPDivisorPOW2(&PIDIdHandle_M1, regdata16);
 8002bf8:	4833      	ldr	r0, [pc, #204]	; (8002cc8 <RI_SetRegisterMotor1+0x344>)
 8002bfa:	4629      	mov	r1, r5
 8002bfc:	f005 f8b0 	bl	8007d60 <PID_SetKPDivisorPOW2>
  uint8_t retVal = MCP_CMD_OK;
 8002c00:	2000      	movs	r0, #0
          break;
 8002c02:	e716      	b.n	8002a32 <RI_SetRegisterMotor1+0xae>
 8002c04:	f241 5390 	movw	r3, #5520	; 0x1590
 8002c08:	4298      	cmp	r0, r3
 8002c0a:	d1be      	bne.n	8002b8a <RI_SetRegisterMotor1+0x206>
          PID_SetKDDivisorPOW2(&PIDIdHandle_M1, regdata16);
 8002c0c:	482e      	ldr	r0, [pc, #184]	; (8002cc8 <RI_SetRegisterMotor1+0x344>)
 8002c0e:	4629      	mov	r1, r5
 8002c10:	f005 f8d0 	bl	8007db4 <PID_SetKDDivisorPOW2>
  uint8_t retVal = MCP_CMD_OK;
 8002c14:	2000      	movs	r0, #0
          break;
 8002c16:	e70c      	b.n	8002a32 <RI_SetRegisterMotor1+0xae>
 8002c18:	d8b7      	bhi.n	8002b8a <RI_SetRegisterMotor1+0x206>
 8002c1a:	f5b0 6f0d 	cmp.w	r0, #2256	; 0x8d0
 8002c1e:	f43f af5e 	beq.w	8002ade <RI_SetRegisterMotor1+0x15a>
 8002c22:	d90e      	bls.n	8002c42 <RI_SetRegisterMotor1+0x2be>
 8002c24:	f5b0 6f11 	cmp.w	r0, #2320	; 0x910
 8002c28:	bf14      	ite	ne
 8002c2a:	2005      	movne	r0, #5
 8002c2c:	2004      	moveq	r0, #4
 8002c2e:	e700      	b.n	8002a32 <RI_SetRegisterMotor1+0xae>
 8002c30:	f5b0 6f92 	cmp.w	r0, #1168	; 0x490
 8002c34:	d10f      	bne.n	8002c56 <RI_SetRegisterMotor1+0x2d2>
          PID_SetKP (&(&STO_PLL_M1)->PIRegulator, (int16_t)regdata16);
 8002c36:	4825      	ldr	r0, [pc, #148]	; (8002ccc <RI_SetRegisterMotor1+0x348>)
 8002c38:	b229      	sxth	r1, r5
 8002c3a:	f005 f881 	bl	8007d40 <PID_SetKP>
  uint8_t retVal = MCP_CMD_OK;
 8002c3e:	2000      	movs	r0, #0
          break;
 8002c40:	e6f7      	b.n	8002a32 <RI_SetRegisterMotor1+0xae>
 8002c42:	f5b0 6f05 	cmp.w	r0, #2128	; 0x850
 8002c46:	f43f af4a 	beq.w	8002ade <RI_SetRegisterMotor1+0x15a>
 8002c4a:	f5b0 6f09 	cmp.w	r0, #2192	; 0x890
 8002c4e:	bf14      	ite	ne
 8002c50:	2005      	movne	r0, #5
 8002c52:	2004      	moveq	r0, #4
 8002c54:	e6ed      	b.n	8002a32 <RI_SetRegisterMotor1+0xae>
 8002c56:	d398      	bcc.n	8002b8a <RI_SetRegisterMotor1+0x206>
 8002c58:	f5b0 6ff2 	cmp.w	r0, #1936	; 0x790
 8002c5c:	f43f af3f 	beq.w	8002ade <RI_SetRegisterMotor1+0x15a>
 8002c60:	d96d      	bls.n	8002d3e <RI_SetRegisterMotor1+0x3ba>
 8002c62:	f5b0 6ffa 	cmp.w	r0, #2000	; 0x7d0
 8002c66:	bf14      	ite	ne
 8002c68:	2005      	movne	r0, #5
 8002c6a:	2004      	moveq	r0, #4
 8002c6c:	e6e1      	b.n	8002a32 <RI_SetRegisterMotor1+0xae>
 8002c6e:	28d8      	cmp	r0, #216	; 0xd8
 8002c70:	f000 80c3 	beq.w	8002dfa <RI_SetRegisterMotor1+0x476>
          retVal = MCP_ERROR_RO_REG;
 8002c74:	f5b0 7f8c 	cmp.w	r0, #280	; 0x118
 8002c78:	bf14      	ite	ne
 8002c7a:	2005      	movne	r0, #5
 8002c7c:	2004      	moveq	r0, #4
 8002c7e:	e705      	b.n	8002a8c <RI_SetRegisterMotor1+0x108>
 8002c80:	f5b0 7fe8 	cmp.w	r0, #464	; 0x1d0
 8002c84:	d181      	bne.n	8002b8a <RI_SetRegisterMotor1+0x206>
          PID_SetKI(&PIDIqHandle_M1, (int16_t)regdata16);
 8002c86:	4812      	ldr	r0, [pc, #72]	; (8002cd0 <RI_SetRegisterMotor1+0x34c>)
 8002c88:	b229      	sxth	r1, r5
 8002c8a:	f005 f85b 	bl	8007d44 <PID_SetKI>
  uint8_t retVal = MCP_CMD_OK;
 8002c8e:	2000      	movs	r0, #0
          break;
 8002c90:	e6cf      	b.n	8002a32 <RI_SetRegisterMotor1+0xae>
 8002c92:	28d0      	cmp	r0, #208	; 0xd0
 8002c94:	f000 813f 	beq.w	8002f16 <RI_SetRegisterMotor1+0x592>
 8002c98:	f5b0 7f88 	cmp.w	r0, #272	; 0x110
 8002c9c:	d12b      	bne.n	8002cf6 <RI_SetRegisterMotor1+0x372>
          PID_SetKD(&PIDSpeedHandle_M1, (int16_t)regdata16);
 8002c9e:	480d      	ldr	r0, [pc, #52]	; (8002cd4 <RI_SetRegisterMotor1+0x350>)
 8002ca0:	b229      	sxth	r1, r5
 8002ca2:	f005 f87f 	bl	8007da4 <PID_SetKD>
  uint8_t retVal = MCP_CMD_OK;
 8002ca6:	2000      	movs	r0, #0
          break;
 8002ca8:	e6c3      	b.n	8002a32 <RI_SetRegisterMotor1+0xae>
 8002caa:	f241 4390 	movw	r3, #5264	; 0x1490
 8002cae:	4298      	cmp	r0, r3
 8002cb0:	f47f af6b 	bne.w	8002b8a <RI_SetRegisterMotor1+0x206>
          PID_SetKIDivisorPOW2(&PIDSpeedHandle_M1, regdata16);
 8002cb4:	4807      	ldr	r0, [pc, #28]	; (8002cd4 <RI_SetRegisterMotor1+0x350>)
 8002cb6:	4629      	mov	r1, r5
 8002cb8:	f005 f860 	bl	8007d7c <PID_SetKIDivisorPOW2>
  uint8_t retVal = MCP_CMD_OK;
 8002cbc:	2000      	movs	r0, #0
          break;
 8002cbe:	e6b8      	b.n	8002a32 <RI_SetRegisterMotor1+0xae>
 8002cc0:	200008bc 	.word	0x200008bc
 8002cc4:	200001fc 	.word	0x200001fc
 8002cc8:	20000020 	.word	0x20000020
 8002ccc:	20000230 	.word	0x20000230
 8002cd0:	2000004c 	.word	0x2000004c
 8002cd4:	20000078 	.word	0x20000078
 8002cd8:	f5b0 6f41 	cmp.w	r0, #3088	; 0xc10
 8002cdc:	f43f aeff 	beq.w	8002ade <RI_SetRegisterMotor1+0x15a>
 8002ce0:	d91c      	bls.n	8002d1c <RI_SetRegisterMotor1+0x398>
 8002ce2:	f5b0 6f65 	cmp.w	r0, #3664	; 0xe50
 8002ce6:	d067      	beq.n	8002db8 <RI_SetRegisterMotor1+0x434>
 8002ce8:	d90e      	bls.n	8002d08 <RI_SetRegisterMotor1+0x384>
  uint8_t retVal = MCP_CMD_OK;
 8002cea:	f5b0 6f69 	cmp.w	r0, #3728	; 0xe90
 8002cee:	bf14      	ite	ne
 8002cf0:	2005      	movne	r0, #5
 8002cf2:	2000      	moveq	r0, #0
 8002cf4:	e69d      	b.n	8002a32 <RI_SetRegisterMotor1+0xae>
 8002cf6:	2890      	cmp	r0, #144	; 0x90
 8002cf8:	f47f af47 	bne.w	8002b8a <RI_SetRegisterMotor1+0x206>
          PID_SetKP(&PIDSpeedHandle_M1, (int16_t)regdata16);
 8002cfc:	4893      	ldr	r0, [pc, #588]	; (8002f4c <RI_SetRegisterMotor1+0x5c8>)
 8002cfe:	b229      	sxth	r1, r5
 8002d00:	f005 f81e 	bl	8007d40 <PID_SetKP>
  uint8_t retVal = MCP_CMD_OK;
 8002d04:	2000      	movs	r0, #0
          break;
 8002d06:	e694      	b.n	8002a32 <RI_SetRegisterMotor1+0xae>
 8002d08:	f5b0 6f45 	cmp.w	r0, #3152	; 0xc50
 8002d0c:	f43f aee7 	beq.w	8002ade <RI_SetRegisterMotor1+0x15a>
 8002d10:	f5b0 6f49 	cmp.w	r0, #3216	; 0xc90
 8002d14:	bf14      	ite	ne
 8002d16:	2005      	movne	r0, #5
 8002d18:	2004      	moveq	r0, #4
 8002d1a:	e68a      	b.n	8002a32 <RI_SetRegisterMotor1+0xae>
 8002d1c:	f5b0 6f29 	cmp.w	r0, #2704	; 0xa90
 8002d20:	f43f aedd 	beq.w	8002ade <RI_SetRegisterMotor1+0x15a>
 8002d24:	d913      	bls.n	8002d4e <RI_SetRegisterMotor1+0x3ca>
 8002d26:	f5b0 6f39 	cmp.w	r0, #2960	; 0xb90
 8002d2a:	f43f aed8 	beq.w	8002ade <RI_SetRegisterMotor1+0x15a>
 8002d2e:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8002d32:	f5b0 6f35 	cmp.w	r0, #2896	; 0xb50
 8002d36:	bf14      	ite	ne
 8002d38:	2005      	movne	r0, #5
 8002d3a:	2004      	moveq	r0, #4
 8002d3c:	e679      	b.n	8002a32 <RI_SetRegisterMotor1+0xae>
 8002d3e:	f020 0040 	bic.w	r0, r0, #64	; 0x40
 8002d42:	f5b0 6fb2 	cmp.w	r0, #1424	; 0x590
 8002d46:	bf14      	ite	ne
 8002d48:	2005      	movne	r0, #5
 8002d4a:	2004      	moveq	r0, #4
 8002d4c:	e671      	b.n	8002a32 <RI_SetRegisterMotor1+0xae>
 8002d4e:	f020 0340 	bic.w	r3, r0, #64	; 0x40
 8002d52:	f5b3 6f21 	cmp.w	r3, #2576	; 0xa10
 8002d56:	f43f aec2 	beq.w	8002ade <RI_SetRegisterMotor1+0x15a>
 8002d5a:	f5b0 6f1d 	cmp.w	r0, #2512	; 0x9d0
 8002d5e:	bf14      	ite	ne
 8002d60:	2005      	movne	r0, #5
 8002d62:	2004      	moveq	r0, #4
 8002d64:	e665      	b.n	8002a32 <RI_SetRegisterMotor1+0xae>
 8002d66:	28a8      	cmp	r0, #168	; 0xa8
 8002d68:	f43f ae81 	beq.w	8002a6e <RI_SetRegisterMotor1+0xea>
 8002d6c:	d917      	bls.n	8002d9e <RI_SetRegisterMotor1+0x41a>
            retVal = MCP_ERROR_RO_REG;
 8002d6e:	28e8      	cmp	r0, #232	; 0xe8
 8002d70:	bf14      	ite	ne
 8002d72:	2005      	movne	r0, #5
 8002d74:	2004      	moveq	r0, #4
}
 8002d76:	b004      	add	sp, #16
 8002d78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002d7c:	f5b0 7f5a 	cmp.w	r0, #872	; 0x368
 8002d80:	d04e      	beq.n	8002e20 <RI_SetRegisterMotor1+0x49c>
 8002d82:	f5b0 6fa5 	cmp.w	r0, #1320	; 0x528
 8002d86:	d13a      	bne.n	8002dfe <RI_SetRegisterMotor1+0x47a>
            retVal =  MCPA_cfgLog (&MCPA_UART_A, rawData);
 8002d88:	4871      	ldr	r0, [pc, #452]	; (8002f50 <RI_SetRegisterMotor1+0x5cc>)
}
 8002d8a:	b004      	add	sp, #16
 8002d8c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
            retVal =  MCPA_cfgLog (&MCPA_UART_A, rawData);
 8002d90:	f004 bf10 	b.w	8007bb4 <MCPA_cfgLog>
    *tempdestString = (int8_t)0;
 8002d94:	2300      	movs	r3, #0
 8002d96:	f88e 3000 	strb.w	r3, [lr]
      retVal = MCP_ERROR_RO_REG;
 8002d9a:	2004      	movs	r0, #4
  return (retVal);
 8002d9c:	e668      	b.n	8002a70 <RI_SetRegisterMotor1+0xec>
 8002d9e:	f020 0040 	bic.w	r0, r0, #64	; 0x40
            retVal = MCP_ERROR_RO_REG;
 8002da2:	2828      	cmp	r0, #40	; 0x28
 8002da4:	bf14      	ite	ne
 8002da6:	2005      	movne	r0, #5
 8002da8:	2004      	moveq	r0, #4
}
 8002daa:	b004      	add	sp, #16
 8002dac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        *size = 0;
 8002db0:	2300      	movs	r3, #0
 8002db2:	8023      	strh	r3, [r4, #0]
        retVal = MCP_ERROR_BAD_RAW_FORMAT; /* This error stop the parsing of the CMD buffer */
 8002db4:	200a      	movs	r0, #10
 8002db6:	e605      	b.n	80029c4 <RI_SetRegisterMotor1+0x40>
  uint8_t retVal = MCP_CMD_OK;
 8002db8:	2000      	movs	r0, #0
 8002dba:	e63a      	b.n	8002a32 <RI_SetRegisterMotor1+0xae>
          uint8_t regdata8 = *data;
 8002dbc:	7813      	ldrb	r3, [r2, #0]
          if ((uint8_t)MCM_TORQUE_MODE == regdata8)
 8002dbe:	2b04      	cmp	r3, #4
 8002dc0:	d011      	beq.n	8002de6 <RI_SetRegisterMotor1+0x462>
          if ((uint8_t)MCM_SPEED_MODE == regdata8)
 8002dc2:	2b03      	cmp	r3, #3
 8002dc4:	d05b      	beq.n	8002e7e <RI_SetRegisterMotor1+0x4fa>
  uint8_t retVal = MCP_CMD_OK;
 8002dc6:	2000      	movs	r0, #0
 8002dc8:	e608      	b.n	80029dc <RI_SetRegisterMotor1+0x58>
          MCI_ExecSpeedRamp(pMCIN,((((int16_t)regdata32) * ((int16_t)SPEED_UNIT)) / (int16_t)U_RPM), 0);
 8002dca:	f9b2 3000 	ldrsh.w	r3, [r2]
 8002dce:	4961      	ldr	r1, [pc, #388]	; (8002f54 <RI_SetRegisterMotor1+0x5d0>)
 8002dd0:	4861      	ldr	r0, [pc, #388]	; (8002f58 <RI_SetRegisterMotor1+0x5d4>)
 8002dd2:	fb81 2103 	smull	r2, r1, r1, r3
 8002dd6:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 8002dda:	2200      	movs	r2, #0
 8002ddc:	b209      	sxth	r1, r1
 8002dde:	f7fe fa93 	bl	8001308 <MCI_ExecSpeedRamp>
  uint8_t retVal = MCP_CMD_OK;
 8002de2:	2000      	movs	r0, #0
          break;
 8002de4:	e652      	b.n	8002a8c <RI_SetRegisterMotor1+0x108>
            MCI_ExecTorqueRamp(pMCIN, MCI_GetTeref(pMCIN), 0);
 8002de6:	485c      	ldr	r0, [pc, #368]	; (8002f58 <RI_SetRegisterMotor1+0x5d4>)
 8002de8:	f7fe fbf6 	bl	80015d8 <MCI_GetTeref>
 8002dec:	2200      	movs	r2, #0
 8002dee:	4601      	mov	r1, r0
 8002df0:	4859      	ldr	r0, [pc, #356]	; (8002f58 <RI_SetRegisterMotor1+0x5d4>)
 8002df2:	f7fe fa93 	bl	800131c <MCI_ExecTorqueRamp>
  uint8_t retVal = MCP_CMD_OK;
 8002df6:	2000      	movs	r0, #0
 8002df8:	e5f0      	b.n	80029dc <RI_SetRegisterMotor1+0x58>
          retVal = MCP_ERROR_RO_REG;
 8002dfa:	2004      	movs	r0, #4
 8002dfc:	e646      	b.n	8002a8c <RI_SetRegisterMotor1+0x108>
 8002dfe:	2005      	movs	r0, #5
 8002e00:	e5e0      	b.n	80029c4 <RI_SetRegisterMotor1+0x40>
            MCI_ExecSpeedRamp(pMCIN, (int16_t)((rpm * SPEED_UNIT) / U_RPM), duration);
 8002e02:	f8de 3002 	ldr.w	r3, [lr, #2]
 8002e06:	4953      	ldr	r1, [pc, #332]	; (8002f54 <RI_SetRegisterMotor1+0x5d0>)
 8002e08:	f8be 2006 	ldrh.w	r2, [lr, #6]
 8002e0c:	fb81 0103 	smull	r0, r1, r1, r3
 8002e10:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 8002e14:	4850      	ldr	r0, [pc, #320]	; (8002f58 <RI_SetRegisterMotor1+0x5d4>)
 8002e16:	b209      	sxth	r1, r1
 8002e18:	f7fe fa76 	bl	8001308 <MCI_ExecSpeedRamp>
  uint8_t retVal = MCP_CMD_OK;
 8002e1c:	2000      	movs	r0, #0
            break;
 8002e1e:	e5d1      	b.n	80029c4 <RI_SetRegisterMotor1+0x40>
            currComp.q = *((int16_t *) rawData); //cstat !MISRAC2012-Rule-11.3
 8002e20:	f8de 1002 	ldr.w	r1, [lr, #2]
            MCI_SetCurrentReferences(pMCIN, currComp);
 8002e24:	484c      	ldr	r0, [pc, #304]	; (8002f58 <RI_SetRegisterMotor1+0x5d4>)
            currComp.q = *((int16_t *) rawData); //cstat !MISRAC2012-Rule-11.3
 8002e26:	9101      	str	r1, [sp, #4]
            MCI_SetCurrentReferences(pMCIN, currComp);
 8002e28:	f7fe fa82 	bl	8001330 <MCI_SetCurrentReferences>
  uint8_t retVal = MCP_CMD_OK;
 8002e2c:	2000      	movs	r0, #0
 8002e2e:	e5c9      	b.n	80029c4 <RI_SetRegisterMotor1+0x40>
            if (((0U != ((rawSize) % 8U))) || ((nbrOfPhase > RUC_MAX_PHASE_NUMBER) != 0))
 8002e30:	f012 0607 	ands.w	r6, r2, #7
 8002e34:	d121      	bne.n	8002e7a <RI_SetRegisterMotor1+0x4f6>
            uint8_t nbrOfPhase = (((uint8_t)rawSize) / 8U);
 8002e36:	b2d2      	uxtb	r2, r2
            if (((0U != ((rawSize) % 8U))) || ((nbrOfPhase > RUC_MAX_PHASE_NUMBER) != 0))
 8002e38:	2a2f      	cmp	r2, #47	; 0x2f
 8002e3a:	d81e      	bhi.n	8002e7a <RI_SetRegisterMotor1+0x4f6>
              for (i = 0; i <nbrOfPhase; i++)
 8002e3c:	08d4      	lsrs	r4, r2, #3
 8002e3e:	d0f5      	beq.n	8002e2c <RI_SetRegisterMotor1+0x4a8>
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 8002e40:	f8df 8110 	ldr.w	r8, [pc, #272]	; 8002f54 <RI_SetRegisterMotor1+0x5d0>
              (void)RUC_SetPhase(&RevUpControlM1, i, &revUpPhase);
 8002e44:	4f45      	ldr	r7, [pc, #276]	; (8002f5c <RI_SetRegisterMotor1+0x5d8>)
 8002e46:	4675      	mov	r5, lr
 8002e48:	4631      	mov	r1, r6
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 8002e4a:	f9b5 2002 	ldrsh.w	r2, [r5, #2]
              revUpPhase.hFinalTorque = *((int16_t *) &rawData[4U + (i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8002e4e:	88eb      	ldrh	r3, [r5, #6]
 8002e50:	f8ad 3008 	strh.w	r3, [sp, #8]
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 8002e54:	fb88 0302 	smull	r0, r3, r8, r2
 8002e58:	eba3 73e2 	sub.w	r3, r3, r2, asr #31
 8002e5c:	f8ad 3006 	strh.w	r3, [sp, #6]
              for (i = 0; i <nbrOfPhase; i++)
 8002e60:	3601      	adds	r6, #1
              revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8002e62:	f835 3f08 	ldrh.w	r3, [r5, #8]!
 8002e66:	f8ad 3004 	strh.w	r3, [sp, #4]
              (void)RUC_SetPhase(&RevUpControlM1, i, &revUpPhase);
 8002e6a:	aa01      	add	r2, sp, #4
 8002e6c:	4638      	mov	r0, r7
 8002e6e:	f006 f9a1 	bl	80091b4 <RUC_SetPhase>
              for (i = 0; i <nbrOfPhase; i++)
 8002e72:	b2f1      	uxtb	r1, r6
 8002e74:	42a1      	cmp	r1, r4
 8002e76:	d3e8      	bcc.n	8002e4a <RI_SetRegisterMotor1+0x4c6>
 8002e78:	e7d8      	b.n	8002e2c <RI_SetRegisterMotor1+0x4a8>
              retVal = MCP_ERROR_BAD_RAW_FORMAT;
 8002e7a:	200a      	movs	r0, #10
            break;
 8002e7c:	e5a2      	b.n	80029c4 <RI_SetRegisterMotor1+0x40>
            MCI_ExecSpeedRamp(pMCIN, MCI_GetMecSpeedRefUnit(pMCIN), 0);
 8002e7e:	4836      	ldr	r0, [pc, #216]	; (8002f58 <RI_SetRegisterMotor1+0x5d4>)
 8002e80:	f7fe fb52 	bl	8001528 <MCI_GetMecSpeedRefUnit>
 8002e84:	2200      	movs	r2, #0
 8002e86:	4601      	mov	r1, r0
 8002e88:	4833      	ldr	r0, [pc, #204]	; (8002f58 <RI_SetRegisterMotor1+0x5d4>)
 8002e8a:	f7fe fa3d 	bl	8001308 <MCI_ExecSpeedRamp>
  uint8_t retVal = MCP_CMD_OK;
 8002e8e:	2000      	movs	r0, #0
 8002e90:	e5a4      	b.n	80029dc <RI_SetRegisterMotor1+0x58>
          PID_SetKI (&(&STO_PLL_M1)->PIRegulator, (int16_t)regdata16);
 8002e92:	4833      	ldr	r0, [pc, #204]	; (8002f60 <RI_SetRegisterMotor1+0x5dc>)
 8002e94:	b229      	sxth	r1, r5
 8002e96:	f004 ff55 	bl	8007d44 <PID_SetKI>
  uint8_t retVal = MCP_CMD_OK;
 8002e9a:	2000      	movs	r0, #0
          break;
 8002e9c:	e5c9      	b.n	8002a32 <RI_SetRegisterMotor1+0xae>
          PID_SetKPDivisorPOW2(&PIDSpeedHandle_M1, regdata16);
 8002e9e:	482b      	ldr	r0, [pc, #172]	; (8002f4c <RI_SetRegisterMotor1+0x5c8>)
 8002ea0:	4629      	mov	r1, r5
 8002ea2:	f004 ff5d 	bl	8007d60 <PID_SetKPDivisorPOW2>
  uint8_t retVal = MCP_CMD_OK;
 8002ea6:	2000      	movs	r0, #0
          break;
 8002ea8:	e5c3      	b.n	8002a32 <RI_SetRegisterMotor1+0xae>
          PID_SetKDDivisorPOW2(&PIDIqHandle_M1, regdata16);
 8002eaa:	482e      	ldr	r0, [pc, #184]	; (8002f64 <RI_SetRegisterMotor1+0x5e0>)
 8002eac:	4629      	mov	r1, r5
 8002eae:	f004 ff81 	bl	8007db4 <PID_SetKDDivisorPOW2>
  uint8_t retVal = MCP_CMD_OK;
 8002eb2:	2000      	movs	r0, #0
          break;
 8002eb4:	e5bd      	b.n	8002a32 <RI_SetRegisterMotor1+0xae>
          PID_SetKIDivisorPOW2(&PIDIdHandle_M1, regdata16);
 8002eb6:	482c      	ldr	r0, [pc, #176]	; (8002f68 <RI_SetRegisterMotor1+0x5e4>)
 8002eb8:	4629      	mov	r1, r5
 8002eba:	f004 ff5f 	bl	8007d7c <PID_SetKIDivisorPOW2>
  uint8_t retVal = MCP_CMD_OK;
 8002ebe:	2000      	movs	r0, #0
          break;
 8002ec0:	e5b7      	b.n	8002a32 <RI_SetRegisterMotor1+0xae>
          PID_SetKP(&PIDIqHandle_M1, (int16_t)regdata16);
 8002ec2:	4828      	ldr	r0, [pc, #160]	; (8002f64 <RI_SetRegisterMotor1+0x5e0>)
 8002ec4:	b229      	sxth	r1, r5
 8002ec6:	f004 ff3b 	bl	8007d40 <PID_SetKP>
  uint8_t retVal = MCP_CMD_OK;
 8002eca:	2000      	movs	r0, #0
          break;
 8002ecc:	e5b1      	b.n	8002a32 <RI_SetRegisterMotor1+0xae>
          PID_SetKI(&PIDIdHandle_M1, (int16_t)regdata16);
 8002ece:	4826      	ldr	r0, [pc, #152]	; (8002f68 <RI_SetRegisterMotor1+0x5e4>)
 8002ed0:	b229      	sxth	r1, r5
 8002ed2:	f004 ff37 	bl	8007d44 <PID_SetKI>
  uint8_t retVal = MCP_CMD_OK;
 8002ed6:	2000      	movs	r0, #0
          break;
 8002ed8:	e5ab      	b.n	8002a32 <RI_SetRegisterMotor1+0xae>
          currComp = MCI_GetIqdref(pMCIN);
 8002eda:	481f      	ldr	r0, [pc, #124]	; (8002f58 <RI_SetRegisterMotor1+0x5d4>)
 8002edc:	f7fe fb52 	bl	8001584 <MCI_GetIqdref>
 8002ee0:	9001      	str	r0, [sp, #4]
          currComp.d = (int16_t)regdata16;
 8002ee2:	f8ad 5006 	strh.w	r5, [sp, #6]
          MCI_SetCurrentReferences(pMCIN,currComp);
 8002ee6:	481c      	ldr	r0, [pc, #112]	; (8002f58 <RI_SetRegisterMotor1+0x5d4>)
 8002ee8:	9901      	ldr	r1, [sp, #4]
 8002eea:	f7fe fa21 	bl	8001330 <MCI_SetCurrentReferences>
  uint8_t retVal = MCP_CMD_OK;
 8002eee:	2000      	movs	r0, #0
 8002ef0:	e59f      	b.n	8002a32 <RI_SetRegisterMotor1+0xae>
          PID_SetKDDivisorPOW2(&PIDSpeedHandle_M1, regdata16);
 8002ef2:	4816      	ldr	r0, [pc, #88]	; (8002f4c <RI_SetRegisterMotor1+0x5c8>)
 8002ef4:	4629      	mov	r1, r5
 8002ef6:	f004 ff5d 	bl	8007db4 <PID_SetKDDivisorPOW2>
  uint8_t retVal = MCP_CMD_OK;
 8002efa:	2000      	movs	r0, #0
          break;
 8002efc:	e599      	b.n	8002a32 <RI_SetRegisterMotor1+0xae>
          PID_SetKPDivisorPOW2(&PIDIqHandle_M1, regdata16);
 8002efe:	4819      	ldr	r0, [pc, #100]	; (8002f64 <RI_SetRegisterMotor1+0x5e0>)
 8002f00:	4629      	mov	r1, r5
 8002f02:	f004 ff2d 	bl	8007d60 <PID_SetKPDivisorPOW2>
  uint8_t retVal = MCP_CMD_OK;
 8002f06:	2000      	movs	r0, #0
          break;
 8002f08:	e593      	b.n	8002a32 <RI_SetRegisterMotor1+0xae>
          PID_SetKD(&PIDIqHandle_M1, (int16_t)regdata16);
 8002f0a:	4816      	ldr	r0, [pc, #88]	; (8002f64 <RI_SetRegisterMotor1+0x5e0>)
 8002f0c:	b229      	sxth	r1, r5
 8002f0e:	f004 ff49 	bl	8007da4 <PID_SetKD>
  uint8_t retVal = MCP_CMD_OK;
 8002f12:	2000      	movs	r0, #0
          break;
 8002f14:	e58d      	b.n	8002a32 <RI_SetRegisterMotor1+0xae>
          PID_SetKI(&PIDSpeedHandle_M1, (int16_t)regdata16);
 8002f16:	480d      	ldr	r0, [pc, #52]	; (8002f4c <RI_SetRegisterMotor1+0x5c8>)
 8002f18:	b229      	sxth	r1, r5
 8002f1a:	f004 ff13 	bl	8007d44 <PID_SetKI>
  uint8_t retVal = MCP_CMD_OK;
 8002f1e:	2000      	movs	r0, #0
          break;
 8002f20:	e587      	b.n	8002a32 <RI_SetRegisterMotor1+0xae>
          PID_SetKPDivisorPOW2 (&(&STO_PLL_M1)->PIRegulator,regdata16);
 8002f22:	480f      	ldr	r0, [pc, #60]	; (8002f60 <RI_SetRegisterMotor1+0x5dc>)
 8002f24:	4629      	mov	r1, r5
 8002f26:	f004 ff1b 	bl	8007d60 <PID_SetKPDivisorPOW2>
  uint8_t retVal = MCP_CMD_OK;
 8002f2a:	2000      	movs	r0, #0
          break;
 8002f2c:	e581      	b.n	8002a32 <RI_SetRegisterMotor1+0xae>
          STO_PLL_GetObserverGains(&STO_PLL_M1, &hC1, &hC2);
 8002f2e:	480f      	ldr	r0, [pc, #60]	; (8002f6c <RI_SetRegisterMotor1+0x5e8>)
 8002f30:	aa01      	add	r2, sp, #4
 8002f32:	f10d 0102 	add.w	r1, sp, #2
 8002f36:	f006 fd0f 	bl	8009958 <STO_PLL_GetObserverGains>
          STO_PLL_SetObserverGains(&STO_PLL_M1, (int16_t)regdata16, hC2);
 8002f3a:	480c      	ldr	r0, [pc, #48]	; (8002f6c <RI_SetRegisterMotor1+0x5e8>)
 8002f3c:	f9bd 2004 	ldrsh.w	r2, [sp, #4]
 8002f40:	b229      	sxth	r1, r5
 8002f42:	f006 fd11 	bl	8009968 <STO_PLL_SetObserverGains>
  uint8_t retVal = MCP_CMD_OK;
 8002f46:	2000      	movs	r0, #0
 8002f48:	e573      	b.n	8002a32 <RI_SetRegisterMotor1+0xae>
 8002f4a:	bf00      	nop
 8002f4c:	20000078 	.word	0x20000078
 8002f50:	200003fc 	.word	0x200003fc
 8002f54:	2aaaaaab 	.word	0x2aaaaaab
 8002f58:	200008bc 	.word	0x200008bc
 8002f5c:	20000170 	.word	0x20000170
 8002f60:	20000230 	.word	0x20000230
 8002f64:	2000004c 	.word	0x2000004c
 8002f68:	20000020 	.word	0x20000020
 8002f6c:	200001fc 	.word	0x200001fc

08002f70 <RI_GetRegisterGlobal>:
uint8_t RI_GetRegisterGlobal(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace){
 8002f70:	b510      	push	{r4, lr}
    switch (typeID)
 8002f72:	f1a1 0c08 	sub.w	ip, r1, #8
uint8_t RI_GetRegisterGlobal(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace){
 8002f76:	f9bd e008 	ldrsh.w	lr, [sp, #8]
    switch (typeID)
 8002f7a:	f1bc 0f20 	cmp.w	ip, #32
 8002f7e:	d812      	bhi.n	8002fa6 <RI_GetRegisterGlobal+0x36>
 8002f80:	e8df f00c 	tbb	[pc, ip]
 8002f84:	1111111b 	.word	0x1111111b
 8002f88:	11111111 	.word	0x11111111
 8002f8c:	11111129 	.word	0x11111129
 8002f90:	11111111 	.word	0x11111111
 8002f94:	11111122 	.word	0x11111122
 8002f98:	11111111 	.word	0x11111111
 8002f9c:	11111137 	.word	0x11111137
 8002fa0:	11111111 	.word	0x11111111
 8002fa4:	13          	.byte	0x13
 8002fa5:	00          	.byte	0x00
 8002fa6:	2007      	movs	r0, #7
}
 8002fa8:	bd10      	pop	{r4, pc}
        switch (regID)
 8002faa:	2828      	cmp	r0, #40	; 0x28
 8002fac:	d02d      	beq.n	800300a <RI_GetRegisterGlobal+0x9a>
        *size = (*rawSize) + 2U;
 8002fae:	8812      	ldrh	r2, [r2, #0]
 8002fb0:	3202      	adds	r2, #2
            retVal = MCP_ERROR_UNKNOWN_REG;
 8002fb2:	2005      	movs	r0, #5
        *size = (*rawSize) + 2U;
 8002fb4:	b292      	uxth	r2, r2
 8002fb6:	801a      	strh	r2, [r3, #0]
}
 8002fb8:	bd10      	pop	{r4, pc}
        if (freeSpace > 0)
 8002fba:	f1be 0f00 	cmp.w	lr, #0
 8002fbe:	dd22      	ble.n	8003006 <RI_GetRegisterGlobal+0x96>
          *size = 1;
 8002fc0:	2201      	movs	r2, #1
 8002fc2:	801a      	strh	r2, [r3, #0]
              retVal = MCP_ERROR_UNKNOWN_REG;
 8002fc4:	2005      	movs	r0, #5
}
 8002fc6:	bd10      	pop	{r4, pc}
        if (freeSpace >= 4)
 8002fc8:	f1be 0f03 	cmp.w	lr, #3
 8002fcc:	dd19      	ble.n	8003002 <RI_GetRegisterGlobal+0x92>
          *size = 4;
 8002fce:	2204      	movs	r2, #4
 8002fd0:	801a      	strh	r2, [r3, #0]
              retVal = MCP_ERROR_UNKNOWN_REG;
 8002fd2:	2005      	movs	r0, #5
}
 8002fd4:	bd10      	pop	{r4, pc}
        if (freeSpace >= 2)
 8002fd6:	f1be 0f01 	cmp.w	lr, #1
 8002fda:	dd12      	ble.n	8003002 <RI_GetRegisterGlobal+0x92>
          switch (regID)
 8002fdc:	f5b0 6f65 	cmp.w	r0, #3664	; 0xe50
 8002fe0:	d05b      	beq.n	800309a <RI_GetRegisterGlobal+0x12a>
    uint8_t retVal = MCP_CMD_OK;
 8002fe2:	f5b0 6f69 	cmp.w	r0, #3728	; 0xe90
 8002fe6:	bf14      	ite	ne
 8002fe8:	2005      	movne	r0, #5
 8002fea:	2000      	moveq	r0, #0
          *size = 2;
 8002fec:	2202      	movs	r2, #2
 8002fee:	801a      	strh	r2, [r3, #0]
}
 8002ff0:	bd10      	pop	{r4, pc}
        switch (regID)
 8002ff2:	2820      	cmp	r0, #32
 8002ff4:	d02d      	beq.n	8003052 <RI_GetRegisterGlobal+0xe2>
 8002ff6:	2860      	cmp	r0, #96	; 0x60
 8002ff8:	d011      	beq.n	800301e <RI_GetRegisterGlobal+0xae>
            *size= 0 ; /* */
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	801a      	strh	r2, [r3, #0]
            retVal = MCP_ERROR_UNKNOWN_REG;
 8002ffe:	2005      	movs	r0, #5
}
 8003000:	bd10      	pop	{r4, pc}
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8003002:	2008      	movs	r0, #8
}
 8003004:	bd10      	pop	{r4, pc}
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8003006:	4608      	mov	r0, r1
}
 8003008:	bd10      	pop	{r4, pc}
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 800300a:	fa1f fe8e 	uxth.w	lr, lr
            *rawSize = (uint16_t)sizeof(GlobalConfig_reg_t);
 800300e:	210a      	movs	r1, #10
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003010:	f1be 0f0b 	cmp.w	lr, #11
            *rawSize = (uint16_t)sizeof(GlobalConfig_reg_t);
 8003014:	8011      	strh	r1, [r2, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003016:	d834      	bhi.n	8003082 <RI_GetRegisterGlobal+0x112>
 8003018:	220c      	movs	r2, #12
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 800301a:	2008      	movs	r0, #8
 800301c:	e7cb      	b.n	8002fb6 <RI_GetRegisterGlobal+0x46>
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 800301e:	4c20      	ldr	r4, [pc, #128]	; (80030a0 <RI_GetRegisterGlobal+0x130>)
 8003020:	f994 0000 	ldrsb.w	r0, [r4]
  *size= 1U ; /* /0 is the min String size */
 8003024:	2101      	movs	r1, #1
 8003026:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003028:	b180      	cbz	r0, 800304c <RI_GetRegisterGlobal+0xdc>
 800302a:	fa1f fe8e 	uxth.w	lr, lr
  const char_t *tempsrcString = srcString;
 800302e:	46a4      	mov	ip, r4
 8003030:	e008      	b.n	8003044 <RI_GetRegisterGlobal+0xd4>
    *tempdestString = *tempsrcString;
 8003032:	f802 0b01 	strb.w	r0, [r2], #1
    *size = *size + 1U;
 8003036:	8819      	ldrh	r1, [r3, #0]
 8003038:	3101      	adds	r1, #1
 800303a:	b289      	uxth	r1, r1
 800303c:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 800303e:	f91c 0f01 	ldrsb.w	r0, [ip, #1]!
 8003042:	b118      	cbz	r0, 800304c <RI_GetRegisterGlobal+0xdc>
 8003044:	458e      	cmp	lr, r1
 8003046:	d8f4      	bhi.n	8003032 <RI_GetRegisterGlobal+0xc2>
    retVal = MCP_ERROR_STRING_FORMAT;
 8003048:	2006      	movs	r0, #6
}
 800304a:	bd10      	pop	{r4, pc}
    *tempdestString = (int8_t)0;
 800304c:	2000      	movs	r0, #0
 800304e:	7010      	strb	r0, [r2, #0]
}
 8003050:	bd10      	pop	{r4, pc}
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003052:	4c14      	ldr	r4, [pc, #80]	; (80030a4 <RI_GetRegisterGlobal+0x134>)
 8003054:	f994 0000 	ldrsb.w	r0, [r4]
  *size= 1U ; /* /0 is the min String size */
 8003058:	2101      	movs	r1, #1
 800305a:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 800305c:	2800      	cmp	r0, #0
 800305e:	d0f5      	beq.n	800304c <RI_GetRegisterGlobal+0xdc>
 8003060:	fa1f fe8e 	uxth.w	lr, lr
  const char_t *tempsrcString = srcString;
 8003064:	46a4      	mov	ip, r4
 8003066:	e009      	b.n	800307c <RI_GetRegisterGlobal+0x10c>
    *tempdestString = *tempsrcString;
 8003068:	f802 0b01 	strb.w	r0, [r2], #1
    *size = *size + 1U;
 800306c:	8819      	ldrh	r1, [r3, #0]
 800306e:	3101      	adds	r1, #1
 8003070:	b289      	uxth	r1, r1
 8003072:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003074:	f91c 0f01 	ldrsb.w	r0, [ip, #1]!
 8003078:	2800      	cmp	r0, #0
 800307a:	d0e7      	beq.n	800304c <RI_GetRegisterGlobal+0xdc>
 800307c:	458e      	cmp	lr, r1
 800307e:	d8f3      	bhi.n	8003068 <RI_GetRegisterGlobal+0xf8>
 8003080:	e7e2      	b.n	8003048 <RI_GetRegisterGlobal+0xd8>
              (void)memcpy(rawData, &globalConfig_reg, sizeof(GlobalConfig_reg_t));
 8003082:	4909      	ldr	r1, [pc, #36]	; (80030a8 <RI_GetRegisterGlobal+0x138>)
 8003084:	6848      	ldr	r0, [r1, #4]
 8003086:	680c      	ldr	r4, [r1, #0]
 8003088:	8909      	ldrh	r1, [r1, #8]
 800308a:	f8c2 0006 	str.w	r0, [r2, #6]
 800308e:	f8c2 4002 	str.w	r4, [r2, #2]
 8003092:	8151      	strh	r1, [r2, #10]
    uint8_t retVal = MCP_CMD_OK;
 8003094:	2000      	movs	r0, #0
              (void)memcpy(rawData, &globalConfig_reg, sizeof(GlobalConfig_reg_t));
 8003096:	220c      	movs	r2, #12
 8003098:	e78d      	b.n	8002fb6 <RI_GetRegisterGlobal+0x46>
    uint8_t retVal = MCP_CMD_OK;
 800309a:	2000      	movs	r0, #0
 800309c:	e7a6      	b.n	8002fec <RI_GetRegisterGlobal+0x7c>
 800309e:	bf00      	nop
 80030a0:	08009d88 	.word	0x08009d88
 80030a4:	08009d98 	.word	0x08009d98
 80030a8:	08009e18 	.word	0x08009e18

080030ac <RI_GetRegisterMotor1>:
  uint8_t RI_GetRegisterMotor1(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace) {
 80030ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80030b0:	b096      	sub	sp, #88	; 0x58
 80030b2:	461d      	mov	r5, r3
    switch (typeID)
 80030b4:	f1a1 0308 	sub.w	r3, r1, #8
  uint8_t RI_GetRegisterMotor1(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace) {
 80030b8:	f9bd c070 	ldrsh.w	ip, [sp, #112]	; 0x70
 80030bc:	4614      	mov	r4, r2
    switch (typeID)
 80030be:	2b20      	cmp	r3, #32
 80030c0:	d812      	bhi.n	80030e8 <RI_GetRegisterMotor1+0x3c>
 80030c2:	e8df f003 	tbb	[pc, r3]
 80030c6:	1135      	.short	0x1135
 80030c8:	11111111 	.word	0x11111111
 80030cc:	116e1111 	.word	0x116e1111
 80030d0:	11111111 	.word	0x11111111
 80030d4:	11481111 	.word	0x11481111
 80030d8:	11111111 	.word	0x11111111
 80030dc:	11641111 	.word	0x11641111
 80030e0:	11111111 	.word	0x11111111
 80030e4:	1111      	.short	0x1111
 80030e6:	15          	.byte	0x15
 80030e7:	00          	.byte	0x00
 80030e8:	2007      	movs	r0, #7
  }
 80030ea:	b016      	add	sp, #88	; 0x58
 80030ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        rawData++;
 80030f0:	f5b0 7fd4 	cmp.w	r0, #424	; 0x1a8
 80030f4:	f104 0302 	add.w	r3, r4, #2
        switch (regID)
 80030f8:	f000 82ec 	beq.w	80036d4 <RI_GetRegisterMotor1+0x628>
 80030fc:	f200 808b 	bhi.w	8003216 <RI_GetRegisterMotor1+0x16a>
 8003100:	28e8      	cmp	r0, #232	; 0xe8
 8003102:	f000 82dd 	beq.w	80036c0 <RI_GetRegisterMotor1+0x614>
 8003106:	d877      	bhi.n	80031f8 <RI_GetRegisterMotor1+0x14c>
 8003108:	2868      	cmp	r0, #104	; 0x68
 800310a:	f000 82f4 	beq.w	80036f6 <RI_GetRegisterMotor1+0x64a>
 800310e:	28a8      	cmp	r0, #168	; 0xa8
 8003110:	f040 82d1 	bne.w	80036b6 <RI_GetRegisterMotor1+0x60a>
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003114:	fa1f fc8c 	uxth.w	ip, ip
            *rawSize = (uint16_t)sizeof(ApplicationConfig_reg_t);
 8003118:	2210      	movs	r2, #16
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 800311a:	f1bc 0f11 	cmp.w	ip, #17
            *rawSize = (uint16_t)sizeof(ApplicationConfig_reg_t);
 800311e:	8022      	strh	r2, [r4, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003120:	f200 8280 	bhi.w	8003624 <RI_GetRegisterMotor1+0x578>
 8003124:	2312      	movs	r3, #18
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8003126:	2008      	movs	r0, #8
        *size = (*rawSize) + 2U;
 8003128:	802b      	strh	r3, [r5, #0]
  }
 800312a:	b016      	add	sp, #88	; 0x58
 800312c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if (freeSpace > 0)
 8003130:	f1bc 0f00 	cmp.w	ip, #0
 8003134:	f340 8283 	ble.w	800363e <RI_GetRegisterMotor1+0x592>
          switch (regID)
 8003138:	2888      	cmp	r0, #136	; 0x88
 800313a:	f000 828a 	beq.w	8003652 <RI_GetRegisterMotor1+0x5a6>
 800313e:	28c8      	cmp	r0, #200	; 0xc8
 8003140:	f000 8281 	beq.w	8003646 <RI_GetRegisterMotor1+0x59a>
 8003144:	2848      	cmp	r0, #72	; 0x48
 8003146:	f000 828a 	beq.w	800365e <RI_GetRegisterMotor1+0x5b2>
 800314a:	2005      	movs	r0, #5
          *size = 1;
 800314c:	2301      	movs	r3, #1
 800314e:	802b      	strh	r3, [r5, #0]
  }
 8003150:	b016      	add	sp, #88	; 0x58
 8003152:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if (freeSpace >= 4)
 8003156:	f1bc 0f03 	cmp.w	ip, #3
 800315a:	f340 821f 	ble.w	800359c <RI_GetRegisterMotor1+0x4f0>
          switch (regID)
 800315e:	28d8      	cmp	r0, #216	; 0xd8
 8003160:	f000 82fd 	beq.w	800375e <RI_GetRegisterMotor1+0x6b2>
 8003164:	f200 8208 	bhi.w	8003578 <RI_GetRegisterMotor1+0x4cc>
 8003168:	2858      	cmp	r0, #88	; 0x58
 800316a:	f000 82ef 	beq.w	800374c <RI_GetRegisterMotor1+0x6a0>
 800316e:	2898      	cmp	r0, #152	; 0x98
 8003170:	f040 81fa 	bne.w	8003568 <RI_GetRegisterMotor1+0x4bc>
              *regdata32 = (((int32_t)MCI_GetMecSpeedRefUnit(pMCIN) * U_RPM) / SPEED_UNIT);
 8003174:	48a8      	ldr	r0, [pc, #672]	; (8003418 <RI_GetRegisterMotor1+0x36c>)
 8003176:	f7fe f9d7 	bl	8001528 <MCI_GetMecSpeedRefUnit>
 800317a:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800317e:	0040      	lsls	r0, r0, #1
 8003180:	6020      	str	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8003182:	2000      	movs	r0, #0
          *size = 4;
 8003184:	2304      	movs	r3, #4
 8003186:	802b      	strh	r3, [r5, #0]
  }
 8003188:	b016      	add	sp, #88	; 0x58
 800318a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        switch (regID)
 800318e:	28a0      	cmp	r0, #160	; 0xa0
 8003190:	f000 8224 	beq.w	80035dc <RI_GetRegisterMotor1+0x530>
 8003194:	28e0      	cmp	r0, #224	; 0xe0
 8003196:	f000 8205 	beq.w	80035a4 <RI_GetRegisterMotor1+0x4f8>
            *size= 0 ; /* */
 800319a:	2300      	movs	r3, #0
 800319c:	802b      	strh	r3, [r5, #0]
            retVal = MCP_ERROR_UNKNOWN_REG;
 800319e:	2005      	movs	r0, #5
            break;
 80031a0:	e7a3      	b.n	80030ea <RI_GetRegisterMotor1+0x3e>
        if (freeSpace >= 2)
 80031a2:	f1bc 0f01 	cmp.w	ip, #1
 80031a6:	f340 81f9 	ble.w	800359c <RI_GetRegisterMotor1+0x4f0>
          switch (regID)
 80031aa:	f5b0 6f19 	cmp.w	r0, #2448	; 0x990
 80031ae:	f000 831c 	beq.w	80037ea <RI_GetRegisterMotor1+0x73e>
 80031b2:	f200 80b4 	bhi.w	800331e <RI_GetRegisterMotor1+0x272>
 80031b6:	f5b0 6f8a 	cmp.w	r0, #1104	; 0x450
 80031ba:	f000 830a 	beq.w	80037d2 <RI_GetRegisterMotor1+0x726>
 80031be:	f200 8098 	bhi.w	80032f2 <RI_GetRegisterMotor1+0x246>
 80031c2:	f5b0 7f04 	cmp.w	r0, #528	; 0x210
 80031c6:	f000 82fe 	beq.w	80037c6 <RI_GetRegisterMotor1+0x71a>
 80031ca:	d968      	bls.n	800329e <RI_GetRegisterMotor1+0x1f2>
 80031cc:	f5b0 7f44 	cmp.w	r0, #784	; 0x310
 80031d0:	f000 831f 	beq.w	8003812 <RI_GetRegisterMotor1+0x766>
 80031d4:	d95a      	bls.n	800328c <RI_GetRegisterMotor1+0x1e0>
 80031d6:	f5b0 7f54 	cmp.w	r0, #848	; 0x350
 80031da:	d149      	bne.n	8003270 <RI_GetRegisterMotor1+0x1c4>
              STO_PLL_GetObserverGains(&STO_PLL_M1, &hC1, &hC2);
 80031dc:	488f      	ldr	r0, [pc, #572]	; (800341c <RI_GetRegisterMotor1+0x370>)
 80031de:	aa13      	add	r2, sp, #76	; 0x4c
 80031e0:	a912      	add	r1, sp, #72	; 0x48
 80031e2:	f006 fbb9 	bl	8009958 <STO_PLL_GetObserverGains>
              *regdata16 = hC1;
 80031e6:	f8bd 3048 	ldrh.w	r3, [sp, #72]	; 0x48
 80031ea:	8023      	strh	r3, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 80031ec:	2000      	movs	r0, #0
          *size = 2;
 80031ee:	2302      	movs	r3, #2
 80031f0:	802b      	strh	r3, [r5, #0]
  }
 80031f2:	b016      	add	sp, #88	; 0x58
 80031f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80031f8:	f5b0 7f94 	cmp.w	r0, #296	; 0x128
 80031fc:	f040 825b 	bne.w	80036b6 <RI_GetRegisterMotor1+0x60a>
            if ((*rawSize) +2U > (uint16_t)freeSpace)
 8003200:	fa1f fc8c 	uxth.w	ip, ip
            *rawSize = 12;
 8003204:	220c      	movs	r2, #12
            if ((*rawSize) +2U > (uint16_t)freeSpace)
 8003206:	f1bc 0f0d 	cmp.w	ip, #13
            *rawSize = 12;
 800320a:	8022      	strh	r2, [r4, #0]
            if ((*rawSize) +2U > (uint16_t)freeSpace)
 800320c:	f200 81fe 	bhi.w	800360c <RI_GetRegisterMotor1+0x560>
 8003210:	230e      	movs	r3, #14
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8003212:	2008      	movs	r0, #8
 8003214:	e788      	b.n	8003128 <RI_GetRegisterMotor1+0x7c>
 8003216:	f5b0 7f0a 	cmp.w	r0, #552	; 0x228
 800321a:	f000 8226 	beq.w	800366a <RI_GetRegisterMotor1+0x5be>
 800321e:	f5b0 7f5a 	cmp.w	r0, #872	; 0x368
 8003222:	d112      	bne.n	800324a <RI_GetRegisterMotor1+0x19e>
            *rawSize = 4;
 8003224:	2304      	movs	r3, #4
 8003226:	8023      	strh	r3, [r4, #0]
            *iqref = (uint16_t)MCI_GetIqdref(pMCIN).q;
 8003228:	487b      	ldr	r0, [pc, #492]	; (8003418 <RI_GetRegisterMotor1+0x36c>)
 800322a:	f7fe f9ab 	bl	8001584 <MCI_GetIqdref>
 800322e:	4603      	mov	r3, r0
 8003230:	8063      	strh	r3, [r4, #2]
            *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 8003232:	4879      	ldr	r0, [pc, #484]	; (8003418 <RI_GetRegisterMotor1+0x36c>)
            *iqref = (uint16_t)MCI_GetIqdref(pMCIN).q;
 8003234:	9312      	str	r3, [sp, #72]	; 0x48
            *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 8003236:	f7fe f9a5 	bl	8001584 <MCI_GetIqdref>
        *size = (*rawSize) + 2U;
 800323a:	8823      	ldrh	r3, [r4, #0]
            *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 800323c:	f3c0 400f 	ubfx	r0, r0, #16, #16
        *size = (*rawSize) + 2U;
 8003240:	3302      	adds	r3, #2
            *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 8003242:	80a0      	strh	r0, [r4, #4]
        *size = (*rawSize) + 2U;
 8003244:	b29b      	uxth	r3, r3
    uint8_t retVal = MCP_CMD_OK;
 8003246:	2000      	movs	r0, #0
            break;
 8003248:	e76e      	b.n	8003128 <RI_GetRegisterMotor1+0x7c>
 800324a:	f5b0 7ff4 	cmp.w	r0, #488	; 0x1e8
 800324e:	f040 8232 	bne.w	80036b6 <RI_GetRegisterMotor1+0x60a>
            *rawSize = 4;
 8003252:	2304      	movs	r3, #4
 8003254:	8023      	strh	r3, [r4, #0]
            *torque = MCI_GetLastRampFinalTorque(pMCIN);
 8003256:	4870      	ldr	r0, [pc, #448]	; (8003418 <RI_GetRegisterMotor1+0x36c>)
 8003258:	f7fe f954 	bl	8001504 <MCI_GetLastRampFinalTorque>
 800325c:	8060      	strh	r0, [r4, #2]
            *duration = MCI_GetLastRampFinalDuration(pMCIN) ;
 800325e:	486e      	ldr	r0, [pc, #440]	; (8003418 <RI_GetRegisterMotor1+0x36c>)
 8003260:	f7fe f954 	bl	800150c <MCI_GetLastRampFinalDuration>
        *size = (*rawSize) + 2U;
 8003264:	8823      	ldrh	r3, [r4, #0]
            *duration = MCI_GetLastRampFinalDuration(pMCIN) ;
 8003266:	80a0      	strh	r0, [r4, #4]
        *size = (*rawSize) + 2U;
 8003268:	3302      	adds	r3, #2
 800326a:	b29b      	uxth	r3, r3
    uint8_t retVal = MCP_CMD_OK;
 800326c:	2000      	movs	r0, #0
            break;
 800326e:	e75b      	b.n	8003128 <RI_GetRegisterMotor1+0x7c>
 8003270:	f5b0 7f64 	cmp.w	r0, #912	; 0x390
 8003274:	f040 827c 	bne.w	8003770 <RI_GetRegisterMotor1+0x6c4>
              STO_PLL_GetObserverGains(&STO_PLL_M1, &hC1, &hC2);
 8003278:	4868      	ldr	r0, [pc, #416]	; (800341c <RI_GetRegisterMotor1+0x370>)
 800327a:	aa13      	add	r2, sp, #76	; 0x4c
 800327c:	a912      	add	r1, sp, #72	; 0x48
 800327e:	f006 fb6b 	bl	8009958 <STO_PLL_GetObserverGains>
              *regdata16 = hC2;
 8003282:	f8bd 304c 	ldrh.w	r3, [sp, #76]	; 0x4c
 8003286:	8023      	strh	r3, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8003288:	2000      	movs	r0, #0
 800328a:	e7b0      	b.n	80031ee <RI_GetRegisterMotor1+0x142>
 800328c:	f5b0 7f24 	cmp.w	r0, #656	; 0x290
 8003290:	d113      	bne.n	80032ba <RI_GetRegisterMotor1+0x20e>
              *regdata16 = PID_GetKP(&PIDIdHandle_M1);
 8003292:	4863      	ldr	r0, [pc, #396]	; (8003420 <RI_GetRegisterMotor1+0x374>)
 8003294:	f004 fd58 	bl	8007d48 <PID_GetKP>
 8003298:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 800329a:	2000      	movs	r0, #0
              break;
 800329c:	e7a7      	b.n	80031ee <RI_GetRegisterMotor1+0x142>
 800329e:	f5b0 7f88 	cmp.w	r0, #272	; 0x110
 80032a2:	f000 829c 	beq.w	80037de <RI_GetRegisterMotor1+0x732>
 80032a6:	d91c      	bls.n	80032e2 <RI_GetRegisterMotor1+0x236>
 80032a8:	f5b0 7fc8 	cmp.w	r0, #400	; 0x190
 80032ac:	d10f      	bne.n	80032ce <RI_GetRegisterMotor1+0x222>
              *regdata16 = PID_GetKP(&PIDIqHandle_M1);
 80032ae:	485d      	ldr	r0, [pc, #372]	; (8003424 <RI_GetRegisterMotor1+0x378>)
 80032b0:	f004 fd4a 	bl	8007d48 <PID_GetKP>
 80032b4:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 80032b6:	2000      	movs	r0, #0
              break;
 80032b8:	e799      	b.n	80031ee <RI_GetRegisterMotor1+0x142>
 80032ba:	f5b0 7f34 	cmp.w	r0, #720	; 0x2d0
 80032be:	f040 8257 	bne.w	8003770 <RI_GetRegisterMotor1+0x6c4>
              *regdata16 = PID_GetKI(&PIDIdHandle_M1);
 80032c2:	4857      	ldr	r0, [pc, #348]	; (8003420 <RI_GetRegisterMotor1+0x374>)
 80032c4:	f004 fd44 	bl	8007d50 <PID_GetKI>
 80032c8:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 80032ca:	2000      	movs	r0, #0
              break;
 80032cc:	e78f      	b.n	80031ee <RI_GetRegisterMotor1+0x142>
 80032ce:	f5b0 7fe8 	cmp.w	r0, #464	; 0x1d0
 80032d2:	f040 824d 	bne.w	8003770 <RI_GetRegisterMotor1+0x6c4>
              *regdata16 = PID_GetKI(&PIDIqHandle_M1);
 80032d6:	4853      	ldr	r0, [pc, #332]	; (8003424 <RI_GetRegisterMotor1+0x378>)
 80032d8:	f004 fd3a 	bl	8007d50 <PID_GetKI>
 80032dc:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 80032de:	2000      	movs	r0, #0
              break;
 80032e0:	e785      	b.n	80031ee <RI_GetRegisterMotor1+0x142>
 80032e2:	2890      	cmp	r0, #144	; 0x90
 80032e4:	d135      	bne.n	8003352 <RI_GetRegisterMotor1+0x2a6>
              *regdata16 = PID_GetKP(&PIDSpeedHandle_M1);
 80032e6:	4850      	ldr	r0, [pc, #320]	; (8003428 <RI_GetRegisterMotor1+0x37c>)
 80032e8:	f004 fd2e 	bl	8007d48 <PID_GetKP>
 80032ec:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 80032ee:	2000      	movs	r0, #0
              break;
 80032f0:	e77d      	b.n	80031ee <RI_GetRegisterMotor1+0x142>
 80032f2:	f5b0 6f05 	cmp.w	r0, #2128	; 0x850
 80032f6:	f000 82a0 	beq.w	800383a <RI_GetRegisterMotor1+0x78e>
 80032fa:	f240 80fe 	bls.w	80034fa <RI_GetRegisterMotor1+0x44e>
 80032fe:	f5b0 6f11 	cmp.w	r0, #2320	; 0x910
 8003302:	f000 8292 	beq.w	800382a <RI_GetRegisterMotor1+0x77e>
 8003306:	f240 80ed 	bls.w	80034e4 <RI_GetRegisterMotor1+0x438>
 800330a:	f5b0 6f15 	cmp.w	r0, #2384	; 0x950
 800330e:	f040 822f 	bne.w	8003770 <RI_GetRegisterMotor1+0x6c4>
              *regdata16 = MCI_GetIqdref(pMCIN).q;
 8003312:	4841      	ldr	r0, [pc, #260]	; (8003418 <RI_GetRegisterMotor1+0x36c>)
 8003314:	f7fe f936 	bl	8001584 <MCI_GetIqdref>
 8003318:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 800331a:	2000      	movs	r0, #0
              break;
 800331c:	e767      	b.n	80031ee <RI_GetRegisterMotor1+0x142>
 800331e:	f5b0 6f69 	cmp.w	r0, #3728	; 0xe90
 8003322:	f000 824e 	beq.w	80037c2 <RI_GetRegisterMotor1+0x716>
 8003326:	d840      	bhi.n	80033aa <RI_GetRegisterMotor1+0x2fe>
 8003328:	f5b0 6f39 	cmp.w	r0, #2960	; 0xb90
 800332c:	f000 8277 	beq.w	800381e <RI_GetRegisterMotor1+0x772>
 8003330:	d92a      	bls.n	8003388 <RI_GetRegisterMotor1+0x2dc>
 8003332:	f5b0 6f45 	cmp.w	r0, #3152	; 0xc50
 8003336:	f000 8298 	beq.w	800386a <RI_GetRegisterMotor1+0x7be>
 800333a:	d91c      	bls.n	8003376 <RI_GetRegisterMotor1+0x2ca>
 800333c:	f5b0 6f49 	cmp.w	r0, #3216	; 0xc90
 8003340:	d110      	bne.n	8003364 <RI_GetRegisterMotor1+0x2b8>
              *regdata16 = STO_PLL_GetEstimatedBemf(&STO_PLL_M1).beta;
 8003342:	4836      	ldr	r0, [pc, #216]	; (800341c <RI_GetRegisterMotor1+0x370>)
 8003344:	f006 fae8 	bl	8009918 <STO_PLL_GetEstimatedBemf>
 8003348:	f3c0 400f 	ubfx	r0, r0, #16, #16
 800334c:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 800334e:	2000      	movs	r0, #0
              break;
 8003350:	e74d      	b.n	80031ee <RI_GetRegisterMotor1+0x142>
 8003352:	28d0      	cmp	r0, #208	; 0xd0
 8003354:	f040 820c 	bne.w	8003770 <RI_GetRegisterMotor1+0x6c4>
              *regdata16 = PID_GetKI(&PIDSpeedHandle_M1);
 8003358:	4833      	ldr	r0, [pc, #204]	; (8003428 <RI_GetRegisterMotor1+0x37c>)
 800335a:	f004 fcf9 	bl	8007d50 <PID_GetKI>
 800335e:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8003360:	2000      	movs	r0, #0
              break;
 8003362:	e744      	b.n	80031ee <RI_GetRegisterMotor1+0x142>
    uint8_t retVal = MCP_CMD_OK;
 8003364:	f5b0 6f65 	cmp.w	r0, #3664	; 0xe50
          *size = 2;
 8003368:	f04f 0302 	mov.w	r3, #2
    uint8_t retVal = MCP_CMD_OK;
 800336c:	bf14      	ite	ne
 800336e:	2005      	movne	r0, #5
 8003370:	2000      	moveq	r0, #0
          *size = 2;
 8003372:	802b      	strh	r3, [r5, #0]
 8003374:	e73d      	b.n	80031f2 <RI_GetRegisterMotor1+0x146>
 8003376:	f5b0 6f3d 	cmp.w	r0, #3024	; 0xbd0
 800337a:	d12c      	bne.n	80033d6 <RI_GetRegisterMotor1+0x32a>
              *regdata16 = STO_PLL_GetEstimatedCurrent(&STO_PLL_M1).alpha;
 800337c:	4827      	ldr	r0, [pc, #156]	; (800341c <RI_GetRegisterMotor1+0x370>)
 800337e:	f006 fad7 	bl	8009930 <STO_PLL_GetEstimatedCurrent>
 8003382:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8003384:	2000      	movs	r0, #0
              break;
 8003386:	e732      	b.n	80031ee <RI_GetRegisterMotor1+0x142>
 8003388:	f5b0 6f25 	cmp.w	r0, #2640	; 0xa50
 800338c:	f000 8267 	beq.w	800385e <RI_GetRegisterMotor1+0x7b2>
 8003390:	f240 8088 	bls.w	80034a4 <RI_GetRegisterMotor1+0x3f8>
 8003394:	f5b0 6f29 	cmp.w	r0, #2704	; 0xa90
 8003398:	d17a      	bne.n	8003490 <RI_GetRegisterMotor1+0x3e4>
              *regdata16 = MCI_GetValphabeta(pMCIN).beta;
 800339a:	481f      	ldr	r0, [pc, #124]	; (8003418 <RI_GetRegisterMotor1+0x36c>)
 800339c:	f7fe f90e 	bl	80015bc <MCI_GetValphabeta>
 80033a0:	f3c0 400f 	ubfx	r0, r0, #16, #16
 80033a4:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 80033a6:	2000      	movs	r0, #0
              break;
 80033a8:	e721      	b.n	80031ee <RI_GetRegisterMotor1+0x142>
 80033aa:	f241 5390 	movw	r3, #5520	; 0x1590
 80033ae:	4298      	cmp	r0, r3
 80033b0:	f000 824f 	beq.w	8003852 <RI_GetRegisterMotor1+0x7a6>
 80033b4:	d93c      	bls.n	8003430 <RI_GetRegisterMotor1+0x384>
 80033b6:	f241 6350 	movw	r3, #5712	; 0x1650
 80033ba:	4298      	cmp	r0, r3
 80033bc:	f000 8243 	beq.w	8003846 <RI_GetRegisterMotor1+0x79a>
 80033c0:	d920      	bls.n	8003404 <RI_GetRegisterMotor1+0x358>
 80033c2:	f641 03d0 	movw	r3, #6352	; 0x18d0
 80033c6:	4298      	cmp	r0, r3
 80033c8:	d111      	bne.n	80033ee <RI_GetRegisterMotor1+0x342>
              *regdataU16 = PID_GetKIDivisorPOW2(&(&STO_PLL_M1)->PIRegulator);
 80033ca:	4818      	ldr	r0, [pc, #96]	; (800342c <RI_GetRegisterMotor1+0x380>)
 80033cc:	f004 fcd0 	bl	8007d70 <PID_GetKIDivisorPOW2>
 80033d0:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 80033d2:	2000      	movs	r0, #0
              break;
 80033d4:	e70b      	b.n	80031ee <RI_GetRegisterMotor1+0x142>
 80033d6:	f5b0 6f41 	cmp.w	r0, #3088	; 0xc10
 80033da:	f040 81c9 	bne.w	8003770 <RI_GetRegisterMotor1+0x6c4>
              *regdata16 = STO_PLL_GetEstimatedCurrent(&STO_PLL_M1).beta;
 80033de:	480f      	ldr	r0, [pc, #60]	; (800341c <RI_GetRegisterMotor1+0x370>)
 80033e0:	f006 faa6 	bl	8009930 <STO_PLL_GetEstimatedCurrent>
 80033e4:	f3c0 400f 	ubfx	r0, r0, #16, #16
 80033e8:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 80033ea:	2000      	movs	r0, #0
              break;
 80033ec:	e6ff      	b.n	80031ee <RI_GetRegisterMotor1+0x142>
 80033ee:	f641 1310 	movw	r3, #6416	; 0x1910
 80033f2:	4298      	cmp	r0, r3
 80033f4:	f040 81bc 	bne.w	8003770 <RI_GetRegisterMotor1+0x6c4>
              *regdataU16 = PID_GetKPDivisorPOW2(&(&STO_PLL_M1)->PIRegulator);
 80033f8:	480c      	ldr	r0, [pc, #48]	; (800342c <RI_GetRegisterMotor1+0x380>)
 80033fa:	f004 fcaf 	bl	8007d5c <PID_GetKPDivisorPOW2>
 80033fe:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8003400:	2000      	movs	r0, #0
              break;
 8003402:	e6f4      	b.n	80031ee <RI_GetRegisterMotor1+0x142>
 8003404:	f241 53d0 	movw	r3, #5584	; 0x15d0
 8003408:	4298      	cmp	r0, r3
 800340a:	d121      	bne.n	8003450 <RI_GetRegisterMotor1+0x3a4>
              *regdataU16 = PID_GetKPDivisorPOW2(&PIDIqHandle_M1);
 800340c:	4805      	ldr	r0, [pc, #20]	; (8003424 <RI_GetRegisterMotor1+0x378>)
 800340e:	f004 fca5 	bl	8007d5c <PID_GetKPDivisorPOW2>
 8003412:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8003414:	2000      	movs	r0, #0
              break;
 8003416:	e6ea      	b.n	80031ee <RI_GetRegisterMotor1+0x142>
 8003418:	200008bc 	.word	0x200008bc
 800341c:	200001fc 	.word	0x200001fc
 8003420:	20000020 	.word	0x20000020
 8003424:	2000004c 	.word	0x2000004c
 8003428:	20000078 	.word	0x20000078
 800342c:	20000230 	.word	0x20000230
 8003430:	f241 43d0 	movw	r3, #5328	; 0x14d0
 8003434:	4298      	cmp	r0, r3
 8003436:	f000 81e6 	beq.w	8003806 <RI_GetRegisterMotor1+0x75a>
 800343a:	d91f      	bls.n	800347c <RI_GetRegisterMotor1+0x3d0>
 800343c:	f241 5310 	movw	r3, #5392	; 0x1510
 8003440:	4298      	cmp	r0, r3
 8003442:	d110      	bne.n	8003466 <RI_GetRegisterMotor1+0x3ba>
              *regdataU16 = PID_GetKPDivisorPOW2(&PIDIdHandle_M1);
 8003444:	48b1      	ldr	r0, [pc, #708]	; (800370c <RI_GetRegisterMotor1+0x660>)
 8003446:	f004 fc89 	bl	8007d5c <PID_GetKPDivisorPOW2>
 800344a:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 800344c:	2000      	movs	r0, #0
              break;
 800344e:	e6ce      	b.n	80031ee <RI_GetRegisterMotor1+0x142>
 8003450:	f241 6310 	movw	r3, #5648	; 0x1610
 8003454:	4298      	cmp	r0, r3
 8003456:	f040 818b 	bne.w	8003770 <RI_GetRegisterMotor1+0x6c4>
              *regdataU16 = PID_GetKIDivisorPOW2(&PIDIqHandle_M1);
 800345a:	48ad      	ldr	r0, [pc, #692]	; (8003710 <RI_GetRegisterMotor1+0x664>)
 800345c:	f004 fc88 	bl	8007d70 <PID_GetKIDivisorPOW2>
 8003460:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8003462:	2000      	movs	r0, #0
              break;
 8003464:	e6c3      	b.n	80031ee <RI_GetRegisterMotor1+0x142>
 8003466:	f241 5350 	movw	r3, #5456	; 0x1550
 800346a:	4298      	cmp	r0, r3
 800346c:	f040 8180 	bne.w	8003770 <RI_GetRegisterMotor1+0x6c4>
              *regdataU16 = PID_GetKIDivisorPOW2(&PIDIdHandle_M1);
 8003470:	48a6      	ldr	r0, [pc, #664]	; (800370c <RI_GetRegisterMotor1+0x660>)
 8003472:	f004 fc7d 	bl	8007d70 <PID_GetKIDivisorPOW2>
 8003476:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8003478:	2000      	movs	r0, #0
              break;
 800347a:	e6b8      	b.n	80031ee <RI_GetRegisterMotor1+0x142>
 800347c:	f241 4350 	movw	r3, #5200	; 0x1450
 8003480:	4298      	cmp	r0, r3
 8003482:	d118      	bne.n	80034b6 <RI_GetRegisterMotor1+0x40a>
              *regdataU16 = (uint16_t)PID_GetKPDivisorPOW2(&PIDSpeedHandle_M1);
 8003484:	48a3      	ldr	r0, [pc, #652]	; (8003714 <RI_GetRegisterMotor1+0x668>)
 8003486:	f004 fc69 	bl	8007d5c <PID_GetKPDivisorPOW2>
 800348a:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 800348c:	2000      	movs	r0, #0
              break;
 800348e:	e6ae      	b.n	80031ee <RI_GetRegisterMotor1+0x142>
 8003490:	f5b0 6f35 	cmp.w	r0, #2896	; 0xb50
 8003494:	f040 816c 	bne.w	8003770 <RI_GetRegisterMotor1+0x6c4>
              *regdata16 = SPD_GetElAngle((SpeednPosFdbk_Handle_t *)&STO_PLL_M1);
 8003498:	489f      	ldr	r0, [pc, #636]	; (8003718 <RI_GetRegisterMotor1+0x66c>)
 800349a:	f005 fead 	bl	80091f8 <SPD_GetElAngle>
 800349e:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 80034a0:	2000      	movs	r0, #0
              break;
 80034a2:	e6a4      	b.n	80031ee <RI_GetRegisterMotor1+0x142>
 80034a4:	f5b0 6f1d 	cmp.w	r0, #2512	; 0x9d0
 80034a8:	d110      	bne.n	80034cc <RI_GetRegisterMotor1+0x420>
              *regdata16 = MCI_GetVqd(pMCIN).q;
 80034aa:	489c      	ldr	r0, [pc, #624]	; (800371c <RI_GetRegisterMotor1+0x670>)
 80034ac:	f7fe f878 	bl	80015a0 <MCI_GetVqd>
 80034b0:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 80034b2:	2000      	movs	r0, #0
              break;
 80034b4:	e69b      	b.n	80031ee <RI_GetRegisterMotor1+0x142>
 80034b6:	f241 4390 	movw	r3, #5264	; 0x1490
 80034ba:	4298      	cmp	r0, r3
 80034bc:	f040 8158 	bne.w	8003770 <RI_GetRegisterMotor1+0x6c4>
              *regdataU16 = (uint16_t)PID_GetKIDivisorPOW2(&PIDSpeedHandle_M1);
 80034c0:	4894      	ldr	r0, [pc, #592]	; (8003714 <RI_GetRegisterMotor1+0x668>)
 80034c2:	f004 fc55 	bl	8007d70 <PID_GetKIDivisorPOW2>
 80034c6:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 80034c8:	2000      	movs	r0, #0
              break;
 80034ca:	e690      	b.n	80031ee <RI_GetRegisterMotor1+0x142>
 80034cc:	f5b0 6f21 	cmp.w	r0, #2576	; 0xa10
 80034d0:	f040 814e 	bne.w	8003770 <RI_GetRegisterMotor1+0x6c4>
              *regdata16 = MCI_GetVqd(pMCIN).d;
 80034d4:	4891      	ldr	r0, [pc, #580]	; (800371c <RI_GetRegisterMotor1+0x670>)
 80034d6:	f7fe f863 	bl	80015a0 <MCI_GetVqd>
 80034da:	f3c0 400f 	ubfx	r0, r0, #16, #16
 80034de:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 80034e0:	2000      	movs	r0, #0
              break;
 80034e2:	e684      	b.n	80031ee <RI_GetRegisterMotor1+0x142>
 80034e4:	f5b0 6f09 	cmp.w	r0, #2192	; 0x890
 80034e8:	d115      	bne.n	8003516 <RI_GetRegisterMotor1+0x46a>
              *regdata16 = MCI_GetIalphabeta(pMCIN).beta;
 80034ea:	488c      	ldr	r0, [pc, #560]	; (800371c <RI_GetRegisterMotor1+0x670>)
 80034ec:	f7fe f82e 	bl	800154c <MCI_GetIalphabeta>
 80034f0:	f3c0 400f 	ubfx	r0, r0, #16, #16
 80034f4:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 80034f6:	2000      	movs	r0, #0
              break;
 80034f8:	e679      	b.n	80031ee <RI_GetRegisterMotor1+0x142>
 80034fa:	f5b0 6fba 	cmp.w	r0, #1488	; 0x5d0
 80034fe:	f000 817c 	beq.w	80037fa <RI_GetRegisterMotor1+0x74e>
 8003502:	d91e      	bls.n	8003542 <RI_GetRegisterMotor1+0x496>
 8003504:	f5b0 6ffa 	cmp.w	r0, #2000	; 0x7d0
 8003508:	d10f      	bne.n	800352a <RI_GetRegisterMotor1+0x47e>
              *regdata16 = MCI_GetIab(pMCIN).a;
 800350a:	4884      	ldr	r0, [pc, #528]	; (800371c <RI_GetRegisterMotor1+0x670>)
 800350c:	f7fe f810 	bl	8001530 <MCI_GetIab>
 8003510:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8003512:	2000      	movs	r0, #0
              break;
 8003514:	e66b      	b.n	80031ee <RI_GetRegisterMotor1+0x142>
 8003516:	f5b0 6f0d 	cmp.w	r0, #2256	; 0x8d0
 800351a:	f040 8129 	bne.w	8003770 <RI_GetRegisterMotor1+0x6c4>
              *regdata16 = MCI_GetIqd(pMCIN).q;
 800351e:	487f      	ldr	r0, [pc, #508]	; (800371c <RI_GetRegisterMotor1+0x670>)
 8003520:	f7fe f822 	bl	8001568 <MCI_GetIqd>
 8003524:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8003526:	2000      	movs	r0, #0
              break;
 8003528:	e661      	b.n	80031ee <RI_GetRegisterMotor1+0x142>
 800352a:	f5b0 6f01 	cmp.w	r0, #2064	; 0x810
 800352e:	f040 811f 	bne.w	8003770 <RI_GetRegisterMotor1+0x6c4>
              *regdata16 = MCI_GetIab(pMCIN).b;
 8003532:	487a      	ldr	r0, [pc, #488]	; (800371c <RI_GetRegisterMotor1+0x670>)
 8003534:	f7fd fffc 	bl	8001530 <MCI_GetIab>
 8003538:	f3c0 400f 	ubfx	r0, r0, #16, #16
 800353c:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 800353e:	2000      	movs	r0, #0
              break;
 8003540:	e655      	b.n	80031ee <RI_GetRegisterMotor1+0x142>
 8003542:	f5b0 6f92 	cmp.w	r0, #1168	; 0x490
 8003546:	d105      	bne.n	8003554 <RI_GetRegisterMotor1+0x4a8>
              *regdata16 = PID_GetKP (&(&STO_PLL_M1)->PIRegulator);
 8003548:	4875      	ldr	r0, [pc, #468]	; (8003720 <RI_GetRegisterMotor1+0x674>)
 800354a:	f004 fbfd 	bl	8007d48 <PID_GetKP>
 800354e:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8003550:	2000      	movs	r0, #0
              break;
 8003552:	e64c      	b.n	80031ee <RI_GetRegisterMotor1+0x142>
 8003554:	f5b0 6fb2 	cmp.w	r0, #1424	; 0x590
 8003558:	f040 810a 	bne.w	8003770 <RI_GetRegisterMotor1+0x6c4>
              *regdataU16 = VBS_GetAvBusVoltage_V(BusVoltageSensor);
 800355c:	4871      	ldr	r0, [pc, #452]	; (8003724 <RI_GetRegisterMotor1+0x678>)
 800355e:	f004 fa01 	bl	8007964 <VBS_GetAvBusVoltage_V>
 8003562:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8003564:	2000      	movs	r0, #0
              break;
 8003566:	e642      	b.n	80031ee <RI_GetRegisterMotor1+0x142>
 8003568:	2818      	cmp	r0, #24
 800356a:	d16a      	bne.n	8003642 <RI_GetRegisterMotor1+0x596>
              *regdataU32 = MCI_GetFaultState(pMCIN);
 800356c:	486b      	ldr	r0, [pc, #428]	; (800371c <RI_GetRegisterMotor1+0x670>)
 800356e:	f7fd ff99 	bl	80014a4 <MCI_GetFaultState>
 8003572:	6020      	str	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8003574:	2000      	movs	r0, #0
              break;
 8003576:	e605      	b.n	8003184 <RI_GetRegisterMotor1+0xd8>
 8003578:	f5b0 7f8c 	cmp.w	r0, #280	; 0x118
 800357c:	f000 80e0 	beq.w	8003740 <RI_GetRegisterMotor1+0x694>
 8003580:	f641 3358 	movw	r3, #7000	; 0x1b58
 8003584:	4298      	cmp	r0, r3
 8003586:	d15c      	bne.n	8003642 <RI_GetRegisterMotor1+0x596>
              ReadVal.Float_Val = PQD_GetAvrgElMotorPowerW(pMPM[M1]);
 8003588:	4b67      	ldr	r3, [pc, #412]	; (8003728 <RI_GetRegisterMotor1+0x67c>)
 800358a:	6818      	ldr	r0, [r3, #0]
 800358c:	f004 fc7c 	bl	8007e88 <PQD_GetAvrgElMotorPowerW>
 8003590:	ed8d 0a01 	vstr	s0, [sp, #4]
              *regdataU32 = ReadVal.U32_Val; //cstat !UNION-type-punning
 8003594:	9b01      	ldr	r3, [sp, #4]
 8003596:	6023      	str	r3, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8003598:	2000      	movs	r0, #0
 800359a:	e5f3      	b.n	8003184 <RI_GetRegisterMotor1+0xd8>
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 800359c:	2008      	movs	r0, #8
  }
 800359e:	b016      	add	sp, #88	; 0x58
 80035a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            retVal = RI_MovString (MotorConfig_reg[motorID]->name ,charData, size, freeSpace);
 80035a4:	4b61      	ldr	r3, [pc, #388]	; (800372c <RI_GetRegisterMotor1+0x680>)
 80035a6:	681a      	ldr	r2, [r3, #0]
  *size= 1U ; /* /0 is the min String size */
 80035a8:	2301      	movs	r3, #1
 80035aa:	802b      	strh	r3, [r5, #0]
            retVal = RI_MovString (MotorConfig_reg[motorID]->name ,charData, size, freeSpace);
 80035ac:	f102 0124 	add.w	r1, r2, #36	; 0x24
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80035b0:	f992 2024 	ldrsb.w	r2, [r2, #36]	; 0x24
 80035b4:	b17a      	cbz	r2, 80035d6 <RI_GetRegisterMotor1+0x52a>
 80035b6:	fa1f fc8c 	uxth.w	ip, ip
 80035ba:	e008      	b.n	80035ce <RI_GetRegisterMotor1+0x522>
    *tempdestString = *tempsrcString;
 80035bc:	f804 2b01 	strb.w	r2, [r4], #1
    *size = *size + 1U;
 80035c0:	882b      	ldrh	r3, [r5, #0]
 80035c2:	3301      	adds	r3, #1
 80035c4:	b29b      	uxth	r3, r3
 80035c6:	802b      	strh	r3, [r5, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80035c8:	f911 2f01 	ldrsb.w	r2, [r1, #1]!
 80035cc:	b11a      	cbz	r2, 80035d6 <RI_GetRegisterMotor1+0x52a>
 80035ce:	4563      	cmp	r3, ip
 80035d0:	d3f4      	bcc.n	80035bc <RI_GetRegisterMotor1+0x510>
    retVal = MCP_ERROR_STRING_FORMAT;
 80035d2:	2006      	movs	r0, #6
 80035d4:	e589      	b.n	80030ea <RI_GetRegisterMotor1+0x3e>
    *tempdestString = (int8_t)0;
 80035d6:	2000      	movs	r0, #0
 80035d8:	7020      	strb	r0, [r4, #0]
    return (retVal);
 80035da:	e586      	b.n	80030ea <RI_GetRegisterMotor1+0x3e>
            retVal = RI_MovString (PWR_BOARD_NAME[motorID], charData, size, freeSpace);
 80035dc:	4a54      	ldr	r2, [pc, #336]	; (8003730 <RI_GetRegisterMotor1+0x684>)
  *size= 1U ; /* /0 is the min String size */
 80035de:	2301      	movs	r3, #1
            retVal = RI_MovString (PWR_BOARD_NAME[motorID], charData, size, freeSpace);
 80035e0:	6811      	ldr	r1, [r2, #0]
  *size= 1U ; /* /0 is the min String size */
 80035e2:	802b      	strh	r3, [r5, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80035e4:	f991 2000 	ldrsb.w	r2, [r1]
 80035e8:	2a00      	cmp	r2, #0
 80035ea:	d0f4      	beq.n	80035d6 <RI_GetRegisterMotor1+0x52a>
 80035ec:	fa1f fc8c 	uxth.w	ip, ip
 80035f0:	e009      	b.n	8003606 <RI_GetRegisterMotor1+0x55a>
    *tempdestString = *tempsrcString;
 80035f2:	f804 2b01 	strb.w	r2, [r4], #1
    *size = *size + 1U;
 80035f6:	882b      	ldrh	r3, [r5, #0]
 80035f8:	3301      	adds	r3, #1
 80035fa:	b29b      	uxth	r3, r3
 80035fc:	802b      	strh	r3, [r5, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80035fe:	f911 2f01 	ldrsb.w	r2, [r1, #1]!
 8003602:	2a00      	cmp	r2, #0
 8003604:	d0e7      	beq.n	80035d6 <RI_GetRegisterMotor1+0x52a>
 8003606:	459c      	cmp	ip, r3
 8003608:	d8f3      	bhi.n	80035f2 <RI_GetRegisterMotor1+0x546>
 800360a:	e7e2      	b.n	80035d2 <RI_GetRegisterMotor1+0x526>
              memcpy(rawData, &scaleParams_M1, sizeof(ScaleParams_t) );
 800360c:	4a49      	ldr	r2, [pc, #292]	; (8003734 <RI_GetRegisterMotor1+0x688>)
 800360e:	6850      	ldr	r0, [r2, #4]
 8003610:	6814      	ldr	r4, [r2, #0]
 8003612:	6891      	ldr	r1, [r2, #8]
 8003614:	68d2      	ldr	r2, [r2, #12]
 8003616:	60da      	str	r2, [r3, #12]
 8003618:	6058      	str	r0, [r3, #4]
 800361a:	601c      	str	r4, [r3, #0]
 800361c:	6099      	str	r1, [r3, #8]
    uint8_t retVal = MCP_CMD_OK;
 800361e:	2000      	movs	r0, #0
              memcpy(rawData, &scaleParams_M1, sizeof(ScaleParams_t) );
 8003620:	230e      	movs	r3, #14
 8003622:	e581      	b.n	8003128 <RI_GetRegisterMotor1+0x7c>
              ApplicationConfig_reg_t const *pApplicationConfig_reg = ApplicationConfig_reg[motorID];
 8003624:	4a44      	ldr	r2, [pc, #272]	; (8003738 <RI_GetRegisterMotor1+0x68c>)
              (void)memcpy(rawData, (const uint8_t *)pApplicationConfig_reg, sizeof(ApplicationConfig_reg_t));
 8003626:	6812      	ldr	r2, [r2, #0]
 8003628:	6850      	ldr	r0, [r2, #4]
 800362a:	6814      	ldr	r4, [r2, #0]
 800362c:	6891      	ldr	r1, [r2, #8]
 800362e:	68d2      	ldr	r2, [r2, #12]
 8003630:	60da      	str	r2, [r3, #12]
 8003632:	6058      	str	r0, [r3, #4]
 8003634:	601c      	str	r4, [r3, #0]
 8003636:	6099      	str	r1, [r3, #8]
    uint8_t retVal = MCP_CMD_OK;
 8003638:	2000      	movs	r0, #0
              (void)memcpy(rawData, (const uint8_t *)pApplicationConfig_reg, sizeof(ApplicationConfig_reg_t));
 800363a:	2312      	movs	r3, #18
 800363c:	e574      	b.n	8003128 <RI_GetRegisterMotor1+0x7c>
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 800363e:	4608      	mov	r0, r1
 8003640:	e553      	b.n	80030ea <RI_GetRegisterMotor1+0x3e>
 8003642:	2005      	movs	r0, #5
 8003644:	e59e      	b.n	8003184 <RI_GetRegisterMotor1+0xd8>
              *data = (uint8_t)RUC_GetNumberOfPhases(&RevUpControlM1);
 8003646:	483d      	ldr	r0, [pc, #244]	; (800373c <RI_GetRegisterMotor1+0x690>)
 8003648:	f005 fdc2 	bl	80091d0 <RUC_GetNumberOfPhases>
 800364c:	7020      	strb	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 800364e:	2000      	movs	r0, #0
              break;
 8003650:	e57c      	b.n	800314c <RI_GetRegisterMotor1+0xa0>
              *data = (uint8_t)MCI_GetControlMode(pMCIN);
 8003652:	4832      	ldr	r0, [pc, #200]	; (800371c <RI_GetRegisterMotor1+0x670>)
 8003654:	f7fd ff2c 	bl	80014b0 <MCI_GetControlMode>
 8003658:	7020      	strb	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 800365a:	2000      	movs	r0, #0
              break;
 800365c:	e576      	b.n	800314c <RI_GetRegisterMotor1+0xa0>
              *data = (uint8_t)MCI_GetSTMState(pMCIN);
 800365e:	482f      	ldr	r0, [pc, #188]	; (800371c <RI_GetRegisterMotor1+0x670>)
 8003660:	f7fd feb8 	bl	80013d4 <MCI_GetSTMState>
 8003664:	7020      	strb	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8003666:	2000      	movs	r0, #0
              break;
 8003668:	e570      	b.n	800314c <RI_GetRegisterMotor1+0xa0>
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 800366a:	fa1f fc8c 	uxth.w	ip, ip
            *rawSize = (uint16_t)RUC_MAX_PHASE_NUMBER*8U;
 800366e:	2328      	movs	r3, #40	; 0x28
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003670:	f1bc 0f29 	cmp.w	ip, #41	; 0x29
            *rawSize = (uint16_t)RUC_MAX_PHASE_NUMBER*8U;
 8003674:	8023      	strh	r3, [r4, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003676:	d978      	bls.n	800376a <RI_GetRegisterMotor1+0x6be>
                (void)RUC_GetPhase( &RevUpControlM1 ,i, &revUpPhase);
 8003678:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 800373c <RI_GetRegisterMotor1+0x690>
 800367c:	4627      	mov	r7, r4
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 800367e:	2600      	movs	r6, #0
                (void)RUC_GetPhase( &RevUpControlM1 ,i, &revUpPhase);
 8003680:	b2f1      	uxtb	r1, r6
 8003682:	aa13      	add	r2, sp, #76	; 0x4c
 8003684:	4640      	mov	r0, r8
 8003686:	f005 fda7 	bl	80091d8 <RUC_GetPhase>
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 800368a:	f9bd 304e 	ldrsh.w	r3, [sp, #78]	; 0x4e
 800368e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8003692:	005b      	lsls	r3, r3, #1
 8003694:	f8c7 3002 	str.w	r3, [r7, #2]
              for (i = 0; i <RUC_MAX_PHASE_NUMBER; i++)
 8003698:	3601      	adds	r6, #1
                *finalTorque = (uint16_t)revUpPhase.hFinalTorque; //cstat !MISRAC2012-Rule-11.3
 800369a:	f8bd 3050 	ldrh.w	r3, [sp, #80]	; 0x50
 800369e:	80fb      	strh	r3, [r7, #6]
              for (i = 0; i <RUC_MAX_PHASE_NUMBER; i++)
 80036a0:	2e05      	cmp	r6, #5
                *durationms  = revUpPhase.hDurationms;
 80036a2:	f8bd 304c 	ldrh.w	r3, [sp, #76]	; 0x4c
 80036a6:	f827 3f08 	strh.w	r3, [r7, #8]!
              for (i = 0; i <RUC_MAX_PHASE_NUMBER; i++)
 80036aa:	d1e9      	bne.n	8003680 <RI_GetRegisterMotor1+0x5d4>
        *size = (*rawSize) + 2U;
 80036ac:	8823      	ldrh	r3, [r4, #0]
 80036ae:	3302      	adds	r3, #2
    uint8_t retVal = MCP_CMD_OK;
 80036b0:	2000      	movs	r0, #0
        *size = (*rawSize) + 2U;
 80036b2:	b29b      	uxth	r3, r3
 80036b4:	e538      	b.n	8003128 <RI_GetRegisterMotor1+0x7c>
 80036b6:	8823      	ldrh	r3, [r4, #0]
 80036b8:	3302      	adds	r3, #2
            retVal = MCP_ERROR_UNKNOWN_REG;
 80036ba:	2005      	movs	r0, #5
        *size = (*rawSize) + 2U;
 80036bc:	b29b      	uxth	r3, r3
 80036be:	e533      	b.n	8003128 <RI_GetRegisterMotor1+0x7c>
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 80036c0:	fa1f fc8c 	uxth.w	ip, ip
            *rawSize = (uint16_t)sizeof(FOCFwConfig_reg_t);
 80036c4:	220e      	movs	r2, #14
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 80036c6:	f1bc 0f0f 	cmp.w	ip, #15
            *rawSize = (uint16_t)sizeof(FOCFwConfig_reg_t);
 80036ca:	8022      	strh	r2, [r4, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 80036cc:	d852      	bhi.n	8003774 <RI_GetRegisterMotor1+0x6c8>
 80036ce:	2310      	movs	r3, #16
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 80036d0:	2008      	movs	r0, #8
 80036d2:	e529      	b.n	8003128 <RI_GetRegisterMotor1+0x7c>
            *rpm = (((int32_t)MCI_GetLastRampFinalSpeed(pMCIN) * U_RPM) / (int32_t)SPEED_UNIT);
 80036d4:	4811      	ldr	r0, [pc, #68]	; (800371c <RI_GetRegisterMotor1+0x670>)
 80036d6:	f7fd ff11 	bl	80014fc <MCI_GetLastRampFinalSpeed>
 80036da:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80036de:	0043      	lsls	r3, r0, #1
 80036e0:	f8c4 3002 	str.w	r3, [r4, #2]
            *duration = MCI_GetLastRampFinalDuration(pMCIN);
 80036e4:	480d      	ldr	r0, [pc, #52]	; (800371c <RI_GetRegisterMotor1+0x670>)
 80036e6:	f7fd ff11 	bl	800150c <MCI_GetLastRampFinalDuration>
            *rawSize = 6;
 80036ea:	2306      	movs	r3, #6
            *duration = MCI_GetLastRampFinalDuration(pMCIN);
 80036ec:	80e0      	strh	r0, [r4, #6]
            *rawSize = 6;
 80036ee:	8023      	strh	r3, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 80036f0:	2000      	movs	r0, #0
            break;
 80036f2:	2308      	movs	r3, #8
 80036f4:	e518      	b.n	8003128 <RI_GetRegisterMotor1+0x7c>
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 80036f6:	fa1f fc8c 	uxth.w	ip, ip
            *rawSize = (uint16_t)sizeof(MotorConfig_reg_t);
 80036fa:	223c      	movs	r2, #60	; 0x3c
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 80036fc:	f1bc 0f3d 	cmp.w	ip, #61	; 0x3d
            *rawSize = (uint16_t)sizeof(MotorConfig_reg_t);
 8003700:	8022      	strh	r2, [r4, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003702:	d844      	bhi.n	800378e <RI_GetRegisterMotor1+0x6e2>
 8003704:	233e      	movs	r3, #62	; 0x3e
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8003706:	2008      	movs	r0, #8
 8003708:	e50e      	b.n	8003128 <RI_GetRegisterMotor1+0x7c>
 800370a:	bf00      	nop
 800370c:	20000020 	.word	0x20000020
 8003710:	2000004c 	.word	0x2000004c
 8003714:	20000078 	.word	0x20000078
 8003718:	200001fc 	.word	0x200001fc
 800371c:	200008bc 	.word	0x200008bc
 8003720:	20000230 	.word	0x20000230
 8003724:	20000000 	.word	0x20000000
 8003728:	200003cc 	.word	0x200003cc
 800372c:	200003e4 	.word	0x200003e4
 8003730:	200003e8 	.word	0x200003e8
 8003734:	200003ec 	.word	0x200003ec
 8003738:	200003dc 	.word	0x200003dc
 800373c:	20000170 	.word	0x20000170
              *regdata32 = STO_PLL_GetObservedBemfLevel(&STO_PLL_M1);
 8003740:	484d      	ldr	r0, [pc, #308]	; (8003878 <RI_GetRegisterMotor1+0x7cc>)
 8003742:	f006 f923 	bl	800998c <STO_PLL_GetObservedBemfLevel>
 8003746:	6020      	str	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8003748:	2000      	movs	r0, #0
              break;
 800374a:	e51b      	b.n	8003184 <RI_GetRegisterMotor1+0xd8>
              *regdata32 = (((int32_t)MCI_GetAvrgMecSpeedUnit(pMCIN) * U_RPM) / SPEED_UNIT);
 800374c:	484b      	ldr	r0, [pc, #300]	; (800387c <RI_GetRegisterMotor1+0x7d0>)
 800374e:	f7fd fee3 	bl	8001518 <MCI_GetAvrgMecSpeedUnit>
 8003752:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8003756:	0040      	lsls	r0, r0, #1
 8003758:	6020      	str	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 800375a:	2000      	movs	r0, #0
              break;
 800375c:	e512      	b.n	8003184 <RI_GetRegisterMotor1+0xd8>
              *regdata32 = STO_PLL_GetEstimatedBemfLevel(&STO_PLL_M1);
 800375e:	4846      	ldr	r0, [pc, #280]	; (8003878 <RI_GetRegisterMotor1+0x7cc>)
 8003760:	f006 f910 	bl	8009984 <STO_PLL_GetEstimatedBemfLevel>
 8003764:	6020      	str	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8003766:	2000      	movs	r0, #0
              break;
 8003768:	e50c      	b.n	8003184 <RI_GetRegisterMotor1+0xd8>
 800376a:	232a      	movs	r3, #42	; 0x2a
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 800376c:	2008      	movs	r0, #8
            break;
 800376e:	e4db      	b.n	8003128 <RI_GetRegisterMotor1+0x7c>
 8003770:	2005      	movs	r0, #5
 8003772:	e53c      	b.n	80031ee <RI_GetRegisterMotor1+0x142>
              FOCFwConfig_reg_t const *pFOCConfig_reg = FOCConfig_reg[motorID];
 8003774:	4a42      	ldr	r2, [pc, #264]	; (8003880 <RI_GetRegisterMotor1+0x7d4>)
              (void)memcpy(rawData, (const uint8_t *)pFOCConfig_reg, sizeof(FOCFwConfig_reg_t));
 8003776:	6812      	ldr	r2, [r2, #0]
 8003778:	6810      	ldr	r0, [r2, #0]
 800377a:	6851      	ldr	r1, [r2, #4]
 800377c:	6894      	ldr	r4, [r2, #8]
 800377e:	609c      	str	r4, [r3, #8]
 8003780:	6018      	str	r0, [r3, #0]
 8003782:	6059      	str	r1, [r3, #4]
 8003784:	8992      	ldrh	r2, [r2, #12]
 8003786:	819a      	strh	r2, [r3, #12]
    uint8_t retVal = MCP_CMD_OK;
 8003788:	2000      	movs	r0, #0
              (void)memcpy(rawData, (const uint8_t *)pFOCConfig_reg, sizeof(FOCFwConfig_reg_t));
 800378a:	2310      	movs	r3, #16
 800378c:	e4cc      	b.n	8003128 <RI_GetRegisterMotor1+0x7c>
              MotorConfig_reg_t const *pMotorConfig_reg = MotorConfig_reg[motorID];
 800378e:	4a3d      	ldr	r2, [pc, #244]	; (8003884 <RI_GetRegisterMotor1+0x7d8>)
              (void)memcpy(rawData, (const uint8_t *)pMotorConfig_reg, sizeof(MotorConfig_reg_t));
 8003790:	6812      	ldr	r2, [r2, #0]
 8003792:	f102 0730 	add.w	r7, r2, #48	; 0x30
 8003796:	6814      	ldr	r4, [r2, #0]
 8003798:	6850      	ldr	r0, [r2, #4]
 800379a:	6891      	ldr	r1, [r2, #8]
 800379c:	68d6      	ldr	r6, [r2, #12]
 800379e:	60de      	str	r6, [r3, #12]
 80037a0:	3210      	adds	r2, #16
 80037a2:	42ba      	cmp	r2, r7
 80037a4:	601c      	str	r4, [r3, #0]
 80037a6:	6058      	str	r0, [r3, #4]
 80037a8:	6099      	str	r1, [r3, #8]
 80037aa:	f103 0310 	add.w	r3, r3, #16
 80037ae:	d1f2      	bne.n	8003796 <RI_GetRegisterMotor1+0x6ea>
 80037b0:	6810      	ldr	r0, [r2, #0]
 80037b2:	6851      	ldr	r1, [r2, #4]
 80037b4:	6892      	ldr	r2, [r2, #8]
 80037b6:	609a      	str	r2, [r3, #8]
 80037b8:	6018      	str	r0, [r3, #0]
 80037ba:	6059      	str	r1, [r3, #4]
    uint8_t retVal = MCP_CMD_OK;
 80037bc:	2000      	movs	r0, #0
              (void)memcpy(rawData, (const uint8_t *)pMotorConfig_reg, sizeof(MotorConfig_reg_t));
 80037be:	233e      	movs	r3, #62	; 0x3e
 80037c0:	e4b2      	b.n	8003128 <RI_GetRegisterMotor1+0x7c>
    uint8_t retVal = MCP_CMD_OK;
 80037c2:	2000      	movs	r0, #0
 80037c4:	e513      	b.n	80031ee <RI_GetRegisterMotor1+0x142>
              *regdata16 = PID_GetKD(&PIDIqHandle_M1);
 80037c6:	4830      	ldr	r0, [pc, #192]	; (8003888 <RI_GetRegisterMotor1+0x7dc>)
 80037c8:	f004 faee 	bl	8007da8 <PID_GetKD>
 80037cc:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 80037ce:	2000      	movs	r0, #0
              break;
 80037d0:	e50d      	b.n	80031ee <RI_GetRegisterMotor1+0x142>
              *regdata16 = PID_GetKI (&(&STO_PLL_M1)->PIRegulator);
 80037d2:	482e      	ldr	r0, [pc, #184]	; (800388c <RI_GetRegisterMotor1+0x7e0>)
 80037d4:	f004 fabc 	bl	8007d50 <PID_GetKI>
 80037d8:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 80037da:	2000      	movs	r0, #0
              break;
 80037dc:	e507      	b.n	80031ee <RI_GetRegisterMotor1+0x142>
              *regdata16 = PID_GetKD(&PIDSpeedHandle_M1);
 80037de:	482c      	ldr	r0, [pc, #176]	; (8003890 <RI_GetRegisterMotor1+0x7e4>)
 80037e0:	f004 fae2 	bl	8007da8 <PID_GetKD>
 80037e4:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 80037e6:	2000      	movs	r0, #0
              break;
 80037e8:	e501      	b.n	80031ee <RI_GetRegisterMotor1+0x142>
              *regdata16 = MCI_GetIqdref(pMCIN).d;
 80037ea:	4824      	ldr	r0, [pc, #144]	; (800387c <RI_GetRegisterMotor1+0x7d0>)
 80037ec:	f7fd feca 	bl	8001584 <MCI_GetIqdref>
 80037f0:	f3c0 400f 	ubfx	r0, r0, #16, #16
 80037f4:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 80037f6:	2000      	movs	r0, #0
              break;
 80037f8:	e4f9      	b.n	80031ee <RI_GetRegisterMotor1+0x142>
              *regdata16 = NTC_GetAvTemp_C(&TempSensor_M1);
 80037fa:	4826      	ldr	r0, [pc, #152]	; (8003894 <RI_GetRegisterMotor1+0x7e8>)
 80037fc:	f004 fa86 	bl	8007d0c <NTC_GetAvTemp_C>
 8003800:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8003802:	2000      	movs	r0, #0
              break;
 8003804:	e4f3      	b.n	80031ee <RI_GetRegisterMotor1+0x142>
              *regdataU16 = PID_GetKDDivisorPOW2(&PIDSpeedHandle_M1);
 8003806:	4822      	ldr	r0, [pc, #136]	; (8003890 <RI_GetRegisterMotor1+0x7e4>)
 8003808:	f004 fad2 	bl	8007db0 <PID_GetKDDivisorPOW2>
 800380c:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 800380e:	2000      	movs	r0, #0
              break;
 8003810:	e4ed      	b.n	80031ee <RI_GetRegisterMotor1+0x142>
              *regdata16 = PID_GetKD(&PIDIdHandle_M1);
 8003812:	4821      	ldr	r0, [pc, #132]	; (8003898 <RI_GetRegisterMotor1+0x7ec>)
 8003814:	f004 fac8 	bl	8007da8 <PID_GetKD>
 8003818:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 800381a:	2000      	movs	r0, #0
              break;
 800381c:	e4e7      	b.n	80031ee <RI_GetRegisterMotor1+0x142>
              *regdata16 = SPD_GetS16Speed((SpeednPosFdbk_Handle_t *)&STO_PLL_M1);
 800381e:	4816      	ldr	r0, [pc, #88]	; (8003878 <RI_GetRegisterMotor1+0x7cc>)
 8003820:	f005 fd24 	bl	800926c <SPD_GetS16Speed>
 8003824:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8003826:	2000      	movs	r0, #0
              break;
 8003828:	e4e1      	b.n	80031ee <RI_GetRegisterMotor1+0x142>
              *regdata16 = MCI_GetIqd(pMCIN).d;
 800382a:	4814      	ldr	r0, [pc, #80]	; (800387c <RI_GetRegisterMotor1+0x7d0>)
 800382c:	f7fd fe9c 	bl	8001568 <MCI_GetIqd>
 8003830:	f3c0 400f 	ubfx	r0, r0, #16, #16
 8003834:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8003836:	2000      	movs	r0, #0
              break;
 8003838:	e4d9      	b.n	80031ee <RI_GetRegisterMotor1+0x142>
              *regdata16 = MCI_GetIalphabeta(pMCIN).alpha;
 800383a:	4810      	ldr	r0, [pc, #64]	; (800387c <RI_GetRegisterMotor1+0x7d0>)
 800383c:	f7fd fe86 	bl	800154c <MCI_GetIalphabeta>
 8003840:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8003842:	2000      	movs	r0, #0
              break;
 8003844:	e4d3      	b.n	80031ee <RI_GetRegisterMotor1+0x142>
              *regdataU16 = PID_GetKDDivisorPOW2(&PIDIqHandle_M1);
 8003846:	4810      	ldr	r0, [pc, #64]	; (8003888 <RI_GetRegisterMotor1+0x7dc>)
 8003848:	f004 fab2 	bl	8007db0 <PID_GetKDDivisorPOW2>
 800384c:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 800384e:	2000      	movs	r0, #0
              break;
 8003850:	e4cd      	b.n	80031ee <RI_GetRegisterMotor1+0x142>
              *regdataU16 = PID_GetKDDivisorPOW2(&PIDIdHandle_M1);
 8003852:	4811      	ldr	r0, [pc, #68]	; (8003898 <RI_GetRegisterMotor1+0x7ec>)
 8003854:	f004 faac 	bl	8007db0 <PID_GetKDDivisorPOW2>
 8003858:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 800385a:	2000      	movs	r0, #0
              break;
 800385c:	e4c7      	b.n	80031ee <RI_GetRegisterMotor1+0x142>
              *regdata16 = MCI_GetValphabeta(pMCIN).alpha;
 800385e:	4807      	ldr	r0, [pc, #28]	; (800387c <RI_GetRegisterMotor1+0x7d0>)
 8003860:	f7fd feac 	bl	80015bc <MCI_GetValphabeta>
 8003864:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8003866:	2000      	movs	r0, #0
              break;
 8003868:	e4c1      	b.n	80031ee <RI_GetRegisterMotor1+0x142>
              *regdata16 = STO_PLL_GetEstimatedBemf(&STO_PLL_M1).alpha;
 800386a:	4803      	ldr	r0, [pc, #12]	; (8003878 <RI_GetRegisterMotor1+0x7cc>)
 800386c:	f006 f854 	bl	8009918 <STO_PLL_GetEstimatedBemf>
 8003870:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8003872:	2000      	movs	r0, #0
              break;
 8003874:	e4bb      	b.n	80031ee <RI_GetRegisterMotor1+0x142>
 8003876:	bf00      	nop
 8003878:	200001fc 	.word	0x200001fc
 800387c:	200008bc 	.word	0x200008bc
 8003880:	200003e0 	.word	0x200003e0
 8003884:	200003e4 	.word	0x200003e4
 8003888:	2000004c 	.word	0x2000004c
 800388c:	20000230 	.word	0x20000230
 8003890:	20000078 	.word	0x20000078
 8003894:	20000368 	.word	0x20000368
 8003898:	20000020 	.word	0x20000020

0800389c <RI_GetIDSize>:
  return (retVal);
}

uint8_t RI_GetIDSize(uint16_t dataID)
{
  uint8_t typeID = ((uint8_t)dataID) & TYPE_MASK;
 800389c:	f000 0038 	and.w	r0, r0, #56	; 0x38
 80038a0:	3808      	subs	r0, #8
 80038a2:	b2c0      	uxtb	r0, r0
 80038a4:	2810      	cmp	r0, #16
 80038a6:	bf9a      	itte	ls
 80038a8:	4b01      	ldrls	r3, [pc, #4]	; (80038b0 <RI_GetIDSize+0x14>)
 80038aa:	5c18      	ldrbls	r0, [r3, r0]
 80038ac:	2000      	movhi	r0, #0
      break;
    }
  }

  return (result);
}
 80038ae:	4770      	bx	lr
 80038b0:	08009f34 	.word	0x08009f34

080038b4 <RI_GetPtrReg>:

    MCI_Handle_t *pMCIN = &Mci[0];
    uint16_t regID = dataID & REG_MASK;
    uint8_t typeID = ((uint8_t)dataID) & TYPE_MASK;

    switch (typeID)
 80038b4:	f000 0338 	and.w	r3, r0, #56	; 0x38
 80038b8:	2b10      	cmp	r3, #16
 80038ba:	d003      	beq.n	80038c4 <RI_GetPtrReg+0x10>
 80038bc:	4a43      	ldr	r2, [pc, #268]	; (80039cc <RI_GetPtrReg+0x118>)
          }

          default:
          {
            *dataPtr = &nullData16;
            retVal = MCP_ERROR_UNKNOWN_REG;
 80038be:	2005      	movs	r0, #5
            *dataPtr = &(pMCIN->pFOCVars->Iab.b);
 80038c0:	600a      	str	r2, [r1, #0]
    }
#ifdef NULL_PTR_CHECK_REG_INT
  }
#endif
  return (retVal);
}
 80038c2:	4770      	bx	lr
    uint16_t regID = dataID & REG_MASK;
 80038c4:	f020 0007 	bic.w	r0, r0, #7
 80038c8:	f5b0 6f1d 	cmp.w	r0, #2512	; 0x9d0
 80038cc:	b283      	uxth	r3, r0
 80038ce:	d073      	beq.n	80039b8 <RI_GetPtrReg+0x104>
 80038d0:	d80f      	bhi.n	80038f2 <RI_GetPtrReg+0x3e>
 80038d2:	f5b3 6f0d 	cmp.w	r3, #2256	; 0x8d0
 80038d6:	d074      	beq.n	80039c2 <RI_GetPtrReg+0x10e>
 80038d8:	d824      	bhi.n	8003924 <RI_GetPtrReg+0x70>
 80038da:	f5b3 6f05 	cmp.w	r3, #2128	; 0x850
 80038de:	d058      	beq.n	8003992 <RI_GetPtrReg+0xde>
 80038e0:	d915      	bls.n	800390e <RI_GetPtrReg+0x5a>
 80038e2:	f5b3 6f09 	cmp.w	r3, #2192	; 0x890
 80038e6:	d1e9      	bne.n	80038bc <RI_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.beta);
 80038e8:	4b39      	ldr	r3, [pc, #228]	; (80039d0 <RI_GetPtrReg+0x11c>)
 80038ea:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 80038ec:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.beta);
 80038ee:	3206      	adds	r2, #6
            break;
 80038f0:	e7e6      	b.n	80038c0 <RI_GetPtrReg+0xc>
 80038f2:	f5b3 6f35 	cmp.w	r3, #2896	; 0xb50
 80038f6:	d049      	beq.n	800398c <RI_GetPtrReg+0xd8>
 80038f8:	d929      	bls.n	800394e <RI_GetPtrReg+0x9a>
 80038fa:	f5b3 6f45 	cmp.w	r3, #3152	; 0xc50
 80038fe:	d041      	beq.n	8003984 <RI_GetPtrReg+0xd0>
 8003900:	f5b3 6f49 	cmp.w	r3, #3216	; 0xc90
 8003904:	d119      	bne.n	800393a <RI_GetPtrReg+0x86>
 8003906:	4a33      	ldr	r2, [pc, #204]	; (80039d4 <RI_GetPtrReg+0x120>)
            *dataPtr = &(pMCIN->pFOCVars->Iab.b);
 8003908:	600a      	str	r2, [r1, #0]
  uint8_t retVal = MCP_CMD_OK;
 800390a:	2000      	movs	r0, #0
}
 800390c:	4770      	bx	lr
 800390e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8003912:	d04d      	beq.n	80039b0 <RI_GetPtrReg+0xfc>
 8003914:	f5b3 6f01 	cmp.w	r3, #2064	; 0x810
 8003918:	d1d0      	bne.n	80038bc <RI_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Iab.b);
 800391a:	4b2d      	ldr	r3, [pc, #180]	; (80039d0 <RI_GetPtrReg+0x11c>)
 800391c:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 800391e:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iab.b);
 8003920:	3202      	adds	r2, #2
            break;
 8003922:	e7cd      	b.n	80038c0 <RI_GetPtrReg+0xc>
 8003924:	f5b3 6f15 	cmp.w	r3, #2384	; 0x950
 8003928:	d038      	beq.n	800399c <RI_GetPtrReg+0xe8>
 800392a:	f5b3 6f19 	cmp.w	r3, #2448	; 0x990
 800392e:	d119      	bne.n	8003964 <RI_GetPtrReg+0xb0>
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.d);
 8003930:	4b27      	ldr	r3, [pc, #156]	; (80039d0 <RI_GetPtrReg+0x11c>)
 8003932:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 8003934:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.d);
 8003936:	3212      	adds	r2, #18
            break;
 8003938:	e7c2      	b.n	80038c0 <RI_GetPtrReg+0xc>
 800393a:	4827      	ldr	r0, [pc, #156]	; (80039d8 <RI_GetPtrReg+0x124>)
 800393c:	4a23      	ldr	r2, [pc, #140]	; (80039cc <RI_GetPtrReg+0x118>)
 800393e:	f5b3 6f39 	cmp.w	r3, #2960	; 0xb90
 8003942:	bf0a      	itet	eq
 8003944:	4602      	moveq	r2, r0
 8003946:	2005      	movne	r0, #5
 8003948:	2000      	moveq	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iab.b);
 800394a:	600a      	str	r2, [r1, #0]
}
 800394c:	4770      	bx	lr
 800394e:	f5b3 6f25 	cmp.w	r3, #2640	; 0xa50
 8003952:	d028      	beq.n	80039a6 <RI_GetPtrReg+0xf2>
 8003954:	f5b3 6f29 	cmp.w	r3, #2704	; 0xa90
 8003958:	d10c      	bne.n	8003974 <RI_GetPtrReg+0xc0>
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.beta);
 800395a:	4b1d      	ldr	r3, [pc, #116]	; (80039d0 <RI_GetPtrReg+0x11c>)
 800395c:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 800395e:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.beta);
 8003960:	321c      	adds	r2, #28
            break;
 8003962:	e7ad      	b.n	80038c0 <RI_GetPtrReg+0xc>
 8003964:	f5b3 6f11 	cmp.w	r3, #2320	; 0x910
 8003968:	d1a8      	bne.n	80038bc <RI_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Iqd.d);
 800396a:	4b19      	ldr	r3, [pc, #100]	; (80039d0 <RI_GetPtrReg+0x11c>)
 800396c:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 800396e:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqd.d);
 8003970:	320e      	adds	r2, #14
            break;
 8003972:	e7a5      	b.n	80038c0 <RI_GetPtrReg+0xc>
 8003974:	f5b3 6f21 	cmp.w	r3, #2576	; 0xa10
 8003978:	d1a0      	bne.n	80038bc <RI_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Vqd.d);
 800397a:	4b15      	ldr	r3, [pc, #84]	; (80039d0 <RI_GetPtrReg+0x11c>)
 800397c:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 800397e:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Vqd.d);
 8003980:	3218      	adds	r2, #24
            break;
 8003982:	e79d      	b.n	80038c0 <RI_GetPtrReg+0xc>
 8003984:	4a15      	ldr	r2, [pc, #84]	; (80039dc <RI_GetPtrReg+0x128>)
            *dataPtr = &(pMCIN->pFOCVars->Iab.b);
 8003986:	600a      	str	r2, [r1, #0]
  uint8_t retVal = MCP_CMD_OK;
 8003988:	2000      	movs	r0, #0
}
 800398a:	4770      	bx	lr
 800398c:	4a14      	ldr	r2, [pc, #80]	; (80039e0 <RI_GetPtrReg+0x12c>)
  uint8_t retVal = MCP_CMD_OK;
 800398e:	2000      	movs	r0, #0
 8003990:	e796      	b.n	80038c0 <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.alpha);
 8003992:	4b0f      	ldr	r3, [pc, #60]	; (80039d0 <RI_GetPtrReg+0x11c>)
 8003994:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 8003996:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.alpha);
 8003998:	3204      	adds	r2, #4
            break;
 800399a:	e791      	b.n	80038c0 <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.q);
 800399c:	4b0c      	ldr	r3, [pc, #48]	; (80039d0 <RI_GetPtrReg+0x11c>)
 800399e:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 80039a0:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.q);
 80039a2:	3210      	adds	r2, #16
            break;
 80039a4:	e78c      	b.n	80038c0 <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.alpha);
 80039a6:	4b0a      	ldr	r3, [pc, #40]	; (80039d0 <RI_GetPtrReg+0x11c>)
 80039a8:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 80039aa:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.alpha);
 80039ac:	321a      	adds	r2, #26
            break;
 80039ae:	e787      	b.n	80038c0 <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Iab.a);
 80039b0:	4b07      	ldr	r3, [pc, #28]	; (80039d0 <RI_GetPtrReg+0x11c>)
  uint8_t retVal = MCP_CMD_OK;
 80039b2:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iab.a);
 80039b4:	685a      	ldr	r2, [r3, #4]
             break;
 80039b6:	e783      	b.n	80038c0 <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Vqd.q);
 80039b8:	4b05      	ldr	r3, [pc, #20]	; (80039d0 <RI_GetPtrReg+0x11c>)
 80039ba:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 80039bc:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Vqd.q);
 80039be:	3216      	adds	r2, #22
            break;
 80039c0:	e77e      	b.n	80038c0 <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Iqd.q);
 80039c2:	4b03      	ldr	r3, [pc, #12]	; (80039d0 <RI_GetPtrReg+0x11c>)
 80039c4:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 80039c6:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqd.q);
 80039c8:	320c      	adds	r2, #12
            break;
 80039ca:	e779      	b.n	80038c0 <RI_GetPtrReg+0xc>
 80039cc:	20001ab8 	.word	0x20001ab8
 80039d0:	200008bc 	.word	0x200008bc
 80039d4:	2000026e 	.word	0x2000026e
 80039d8:	20000208 	.word	0x20000208
 80039dc:	2000026c 	.word	0x2000026c
 80039e0:	20000200 	.word	0x20000200

080039e4 <RCM_RegisterRegConv>:

    /* Parse the array to be sure that same
     * conversion does not already exist*/
    while (i < RCM_MAX_CONV)
    {
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80039e4:	4980      	ldr	r1, [pc, #512]	; (8003be8 <RCM_RegisterRegConv+0x204>)
 80039e6:	680b      	ldr	r3, [r1, #0]
{
 80039e8:	b570      	push	{r4, r5, r6, lr}
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	f000 8094 	beq.w	8003b18 <RCM_RegisterRegConv+0x134>
        /* Nothing to do */
      }
      /* Ticket 64042 : If RCM_handle_array [i] is null access to data member will cause Memory Fault */
      if (RCM_handle_array [i] != 0)
      {
        if ((RCM_handle_array [i]->channel == regConv->channel)
 80039f0:	f890 c004 	ldrb.w	ip, [r0, #4]
 80039f4:	791a      	ldrb	r2, [r3, #4]
 80039f6:	4594      	cmp	ip, r2
 80039f8:	d027      	beq.n	8003a4a <RCM_RegisterRegConv+0x66>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80039fa:	684a      	ldr	r2, [r1, #4]
 80039fc:	2a00      	cmp	r2, #0
 80039fe:	f000 80a6 	beq.w	8003b4e <RCM_RegisterRegConv+0x16a>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8003a02:	7914      	ldrb	r4, [r2, #4]
 8003a04:	4564      	cmp	r4, ip
  uint8_t handle = 255U;
 8003a06:	f04f 03ff 	mov.w	r3, #255	; 0xff
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8003a0a:	f000 808e 	beq.w	8003b2a <RCM_RegisterRegConv+0x146>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003a0e:	688c      	ldr	r4, [r1, #8]
 8003a10:	2c00      	cmp	r4, #0
 8003a12:	f000 80c0 	beq.w	8003b96 <RCM_RegisterRegConv+0x1b2>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8003a16:	7922      	ldrb	r2, [r4, #4]
 8003a18:	4562      	cmp	r2, ip
 8003a1a:	f000 808f 	beq.w	8003b3c <RCM_RegisterRegConv+0x158>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003a1e:	68ca      	ldr	r2, [r1, #12]
 8003a20:	2a00      	cmp	r2, #0
 8003a22:	f000 80c1 	beq.w	8003ba8 <RCM_RegisterRegConv+0x1c4>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8003a26:	7914      	ldrb	r4, [r2, #4]
 8003a28:	4564      	cmp	r4, ip
 8003a2a:	f000 809c 	beq.w	8003b66 <RCM_RegisterRegConv+0x182>
    while (i < RCM_MAX_CONV)
 8003a2e:	f04f 0200 	mov.w	r2, #0
 8003a32:	f363 0207 	bfi	r2, r3, #0, #8
 8003a36:	f363 220f 	bfi	r2, r3, #8, #8
      {
        /* Nothing to do */
      }
      i++;
    }
    if (handle < RCM_MAX_CONV)
 8003a3a:	2b03      	cmp	r3, #3
 8003a3c:	4614      	mov	r4, r2
 8003a3e:	bf88      	it	hi
 8003a40:	23ff      	movhi	r3, #255	; 0xff
 8003a42:	f240 80ce 	bls.w	8003be2 <RCM_RegisterRegConv+0x1fe>
      /* Nothing to do handle is already set to error value : 255 */
    }
#ifdef NULL_PTR_CHECK_REG_CON_MNG
  }
#endif
  regConv->convHandle = handle;
 8003a46:	7303      	strb	r3, [r0, #12]
}
 8003a48:	bd70      	pop	{r4, r5, r6, pc}
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8003a4a:	6802      	ldr	r2, [r0, #0]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	429a      	cmp	r2, r3
 8003a50:	d1d3      	bne.n	80039fa <RCM_RegisterRegConv+0x16>
    uint8_t i = 0;
 8003a52:	2300      	movs	r3, #0
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8003a54:	461c      	mov	r4, r3
      RCM_handle_array [handle] = regConv;
 8003a56:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
      RCM_CB_array [handle].cb = NULL; /* If a previous callback was attached, it is cleared */
 8003a5a:	4d64      	ldr	r5, [pc, #400]	; (8003bec <RCM_RegisterRegConv+0x208>)
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003a5c:	6891      	ldr	r1, [r2, #8]
 8003a5e:	2600      	movs	r6, #0
 8003a60:	f845 6033 	str.w	r6, [r5, r3, lsl #3]
 8003a64:	07ce      	lsls	r6, r1, #31
 8003a66:	d422      	bmi.n	8003aae <RCM_RegisterRegConv+0xca>
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOC(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8003a68:	6851      	ldr	r1, [r2, #4]
 8003a6a:	f021 0104 	bic.w	r1, r1, #4
 8003a6e:	6051      	str	r1, [r2, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8003a70:	2104      	movs	r1, #4
 8003a72:	6011      	str	r1, [r2, #0]
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_JEOC(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 8003a74:	6851      	ldr	r1, [r2, #4]
 8003a76:	f021 0120 	bic.w	r1, r1, #32
 8003a7a:	6051      	str	r1, [r2, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 8003a7c:	2120      	movs	r1, #32
 8003a7e:	6011      	str	r1, [r2, #0]
  MODIFY_REG(ADCx->CR,
 8003a80:	6891      	ldr	r1, [r2, #8]
 8003a82:	f021 4140 	bic.w	r1, r1, #3221225472	; 0xc0000000
 8003a86:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 8003a8a:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 8003a8e:	6091      	str	r1, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003a90:	6891      	ldr	r1, [r2, #8]
 8003a92:	2900      	cmp	r1, #0
 8003a94:	dbfc      	blt.n	8003a90 <RCM_RegisterRegConv+0xac>
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8003a96:	6811      	ldr	r1, [r2, #0]
 8003a98:	07cd      	lsls	r5, r1, #31
 8003a9a:	d408      	bmi.n	8003aae <RCM_RegisterRegConv+0xca>
  MODIFY_REG(ADCx->CR,
 8003a9c:	4d54      	ldr	r5, [pc, #336]	; (8003bf0 <RCM_RegisterRegConv+0x20c>)
 8003a9e:	6891      	ldr	r1, [r2, #8]
 8003aa0:	4029      	ands	r1, r5
 8003aa2:	f041 0101 	orr.w	r1, r1, #1
 8003aa6:	6091      	str	r1, [r2, #8]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8003aa8:	6811      	ldr	r1, [r2, #0]
 8003aaa:	07c9      	lsls	r1, r1, #31
 8003aac:	d5f7      	bpl.n	8003a9e <RCM_RegisterRegConv+0xba>
      RCM_NoInj_array[handle].enable = false;
 8003aae:	4d51      	ldr	r5, [pc, #324]	; (8003bf4 <RCM_RegisterRegConv+0x210>)
 8003ab0:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8003ab4:	0049      	lsls	r1, r1, #1
      RCM_NoInj_array[handle].prev = handle;
 8003ab6:	eb05 0c01 	add.w	ip, r5, r1
      RCM_NoInj_array[handle].enable = false;
 8003aba:	f04f 0e00 	mov.w	lr, #0
 8003abe:	f805 e001 	strb.w	lr, [r5, r1]
      RCM_NoInj_array[handle].prev = handle;
 8003ac2:	f8ac 4004 	strh.w	r4, [ip, #4]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8003ac6:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8003ac8:	f021 010f 	bic.w	r1, r1, #15
 8003acc:	6311      	str	r1, [r2, #48]	; 0x30
      LL_ADC_SetChannelSamplingTime(regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel),
 8003ace:	f890 c004 	ldrb.w	ip, [r0, #4]
 8003ad2:	f1bc 0f09 	cmp.w	ip, #9
 8003ad6:	d84f      	bhi.n	8003b78 <RCM_RegisterRegConv+0x194>
 8003ad8:	eb0c 044c 	add.w	r4, ip, ip, lsl #1
 8003adc:	ea4f 618c 	mov.w	r1, ip, lsl #26
 8003ae0:	ea41 5104 	orr.w	r1, r1, r4, lsl #20
 8003ae4:	2401      	movs	r4, #1
 8003ae6:	fa04 f40c 	lsl.w	r4, r4, ip
 8003aea:	4321      	orrs	r1, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003aec:	0dcc      	lsrs	r4, r1, #23
 8003aee:	f004 0404 	and.w	r4, r4, #4
 8003af2:	f102 0514 	add.w	r5, r2, #20
  MODIFY_REG(*preg,
 8003af6:	6886      	ldr	r6, [r0, #8]
 8003af8:	592a      	ldr	r2, [r5, r4]
 8003afa:	f3c1 5104 	ubfx	r1, r1, #20, #5
 8003afe:	f04f 0e07 	mov.w	lr, #7
 8003b02:	fa06 fc01 	lsl.w	ip, r6, r1
 8003b06:	fa0e f101 	lsl.w	r1, lr, r1
 8003b0a:	ea22 0101 	bic.w	r1, r2, r1
 8003b0e:	ea41 010c 	orr.w	r1, r1, ip
 8003b12:	5129      	str	r1, [r5, r4]
  regConv->convHandle = handle;
 8003b14:	7303      	strb	r3, [r0, #12]
}
 8003b16:	bd70      	pop	{r4, r5, r6, pc}
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003b18:	684a      	ldr	r2, [r1, #4]
 8003b1a:	2a00      	cmp	r2, #0
 8003b1c:	d04b      	beq.n	8003bb6 <RCM_RegisterRegConv+0x1d2>
 8003b1e:	f890 c004 	ldrb.w	ip, [r0, #4]
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8003b22:	7914      	ldrb	r4, [r2, #4]
 8003b24:	4564      	cmp	r4, ip
 8003b26:	f47f af72 	bne.w	8003a0e <RCM_RegisterRegConv+0x2a>
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8003b2a:	6814      	ldr	r4, [r2, #0]
 8003b2c:	6802      	ldr	r2, [r0, #0]
 8003b2e:	4294      	cmp	r4, r2
 8003b30:	f47f af6d 	bne.w	8003a0e <RCM_RegisterRegConv+0x2a>
      i++;
 8003b34:	2301      	movs	r3, #1
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8003b36:	f240 1401 	movw	r4, #257	; 0x101
 8003b3a:	e78c      	b.n	8003a56 <RCM_RegisterRegConv+0x72>
 8003b3c:	6824      	ldr	r4, [r4, #0]
 8003b3e:	6802      	ldr	r2, [r0, #0]
 8003b40:	4294      	cmp	r4, r2
 8003b42:	f47f af6c 	bne.w	8003a1e <RCM_RegisterRegConv+0x3a>
      i++;
 8003b46:	2302      	movs	r3, #2
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8003b48:	f240 2402 	movw	r4, #514	; 0x202
 8003b4c:	e783      	b.n	8003a56 <RCM_RegisterRegConv+0x72>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003b4e:	688c      	ldr	r4, [r1, #8]
      i++;
 8003b50:	2301      	movs	r3, #1
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003b52:	2c00      	cmp	r4, #0
 8003b54:	f47f af5f 	bne.w	8003a16 <RCM_RegisterRegConv+0x32>
 8003b58:	68ca      	ldr	r2, [r1, #12]
 8003b5a:	2a00      	cmp	r2, #0
 8003b5c:	d03b      	beq.n	8003bd6 <RCM_RegisterRegConv+0x1f2>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8003b5e:	7915      	ldrb	r5, [r2, #4]
 8003b60:	7904      	ldrb	r4, [r0, #4]
 8003b62:	42a5      	cmp	r5, r4
 8003b64:	d137      	bne.n	8003bd6 <RCM_RegisterRegConv+0x1f2>
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8003b66:	6814      	ldr	r4, [r2, #0]
 8003b68:	6802      	ldr	r2, [r0, #0]
 8003b6a:	4294      	cmp	r4, r2
 8003b6c:	f47f af5f 	bne.w	8003a2e <RCM_RegisterRegConv+0x4a>
      i++;
 8003b70:	2303      	movs	r3, #3
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8003b72:	f240 3403 	movw	r4, #771	; 0x303
 8003b76:	e76e      	b.n	8003a56 <RCM_RegisterRegConv+0x72>
      LL_ADC_SetChannelSamplingTime(regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel),
 8003b78:	f06f 011d 	mvn.w	r1, #29
 8003b7c:	2403      	movs	r4, #3
 8003b7e:	fb14 140c 	smlabb	r4, r4, ip, r1
 8003b82:	2101      	movs	r1, #1
 8003b84:	fa01 f10c 	lsl.w	r1, r1, ip
 8003b88:	ea41 5104 	orr.w	r1, r1, r4, lsl #20
 8003b8c:	ea41 618c 	orr.w	r1, r1, ip, lsl #26
 8003b90:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
 8003b94:	e7aa      	b.n	8003aec <RCM_RegisterRegConv+0x108>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003b96:	2b04      	cmp	r3, #4
 8003b98:	d913      	bls.n	8003bc2 <RCM_RegisterRegConv+0x1de>
 8003b9a:	68cb      	ldr	r3, [r1, #12]
 8003b9c:	b113      	cbz	r3, 8003ba4 <RCM_RegisterRegConv+0x1c0>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8003b9e:	791a      	ldrb	r2, [r3, #4]
 8003ba0:	4562      	cmp	r2, ip
 8003ba2:	d010      	beq.n	8003bc6 <RCM_RegisterRegConv+0x1e2>
 8003ba4:	6802      	ldr	r2, [r0, #0]
 8003ba6:	e7ce      	b.n	8003b46 <RCM_RegisterRegConv+0x162>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003ba8:	2b04      	cmp	r3, #4
 8003baa:	d914      	bls.n	8003bd6 <RCM_RegisterRegConv+0x1f2>
 8003bac:	6802      	ldr	r2, [r0, #0]
      i++;
 8003bae:	2303      	movs	r3, #3
 8003bb0:	f240 3403 	movw	r4, #771	; 0x303
 8003bb4:	e74f      	b.n	8003a56 <RCM_RegisterRegConv+0x72>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003bb6:	688c      	ldr	r4, [r1, #8]
 8003bb8:	b11c      	cbz	r4, 8003bc2 <RCM_RegisterRegConv+0x1de>
 8003bba:	f890 c004 	ldrb.w	ip, [r0, #4]
    uint8_t i = 0;
 8003bbe:	4613      	mov	r3, r2
 8003bc0:	e729      	b.n	8003a16 <RCM_RegisterRegConv+0x32>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003bc2:	4623      	mov	r3, r4
 8003bc4:	e7c8      	b.n	8003b58 <RCM_RegisterRegConv+0x174>
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	6802      	ldr	r2, [r0, #0]
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d0d0      	beq.n	8003b70 <RCM_RegisterRegConv+0x18c>
 8003bce:	f240 2402 	movw	r4, #514	; 0x202
      i++;
 8003bd2:	2302      	movs	r3, #2
 8003bd4:	e73f      	b.n	8003a56 <RCM_RegisterRegConv+0x72>
    while (i < RCM_MAX_CONV)
 8003bd6:	f04f 0400 	mov.w	r4, #0
 8003bda:	f363 0407 	bfi	r4, r3, #0, #8
 8003bde:	f363 240f 	bfi	r4, r3, #8, #8
 8003be2:	6802      	ldr	r2, [r0, #0]
    if (handle < RCM_MAX_CONV)
 8003be4:	e737      	b.n	8003a56 <RCM_RegisterRegConv+0x72>
 8003be6:	bf00      	nop
 8003be8:	20001b00 	.word	0x20001b00
 8003bec:	20001abc 	.word	0x20001abc
 8003bf0:	7fffffc0 	.word	0x7fffffc0
 8003bf4:	20001adc 	.word	0x20001adc

08003bf8 <RCM_ExecRegularConv>:
 * Otherwise, the latest stored conversion result will be returned.
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
uint16_t RCM_ExecRegularConv (RegConv_t *regConv)
{
 8003bf8:	b510      	push	{r4, lr}
  uint16_t retVal;
  uint8_t handle = regConv->convHandle;
 8003bfa:	7b03      	ldrb	r3, [r0, #12]
  uint8_t formerNext;
  uint8_t i=0;
  uint8_t LastEnable = RCM_MAX_CONV;

  if (false == RCM_NoInj_array [handle].enable)
 8003bfc:	4a5e      	ldr	r2, [pc, #376]	; (8003d78 <RCM_ExecRegularConv+0x180>)
 8003bfe:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8003c02:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8003c06:	f812 1011 	ldrb.w	r1, [r2, r1, lsl #1]
 8003c0a:	2900      	cmp	r1, #0
 8003c0c:	d13c      	bne.n	8003c88 <RCM_ExecRegularConv+0x90>
  {
    /* Find position in the list */
    while (i < RCM_MAX_CONV)
    {
      if (true == RCM_NoInj_array [i].enable)
 8003c0e:	7810      	ldrb	r0, [r2, #0]
 8003c10:	b9a8      	cbnz	r0, 8003c3e <RCM_ExecRegularConv+0x46>
  uint8_t LastEnable = RCM_MAX_CONV;
 8003c12:	2104      	movs	r1, #4
      if (true == RCM_NoInj_array [i].enable)
 8003c14:	7990      	ldrb	r0, [r2, #6]
 8003c16:	2800      	cmp	r0, #0
 8003c18:	d07f      	beq.n	8003d1a <RCM_ExecRegularConv+0x122>
      {
        if (RCM_NoInj_array[i].next > handle)
 8003c1a:	7ad0      	ldrb	r0, [r2, #11]
 8003c1c:	4283      	cmp	r3, r0
 8003c1e:	f0c0 809b 	bcc.w	8003d58 <RCM_ExecRegularConv+0x160>
      if (true == RCM_NoInj_array [i].enable)
 8003c22:	7b11      	ldrb	r1, [r2, #12]
 8003c24:	2900      	cmp	r1, #0
 8003c26:	f000 809a 	beq.w	8003d5e <RCM_ExecRegularConv+0x166>
        if (RCM_NoInj_array[i].next > handle)
 8003c2a:	7c50      	ldrb	r0, [r2, #17]
 8003c2c:	4283      	cmp	r3, r0
 8003c2e:	f0c0 80a0 	bcc.w	8003d72 <RCM_ExecRegularConv+0x17a>
      if (true == RCM_NoInj_array [i].enable)
 8003c32:	7c91      	ldrb	r1, [r2, #18]
 8003c34:	2900      	cmp	r1, #0
 8003c36:	f040 8096 	bne.w	8003d66 <RCM_ExecRegularConv+0x16e>
      }
      else
      {
        /* Nothing to do */
      }
      i++;
 8003c3a:	2102      	movs	r1, #2
 8003c3c:	e074      	b.n	8003d28 <RCM_ExecRegularConv+0x130>
        if (RCM_NoInj_array[i].next > handle)
 8003c3e:	7950      	ldrb	r0, [r2, #5]
 8003c40:	4298      	cmp	r0, r3
 8003c42:	d9e7      	bls.n	8003c14 <RCM_ExecRegularConv+0x1c>
      if (true == RCM_NoInj_array [i].enable)
 8003c44:	468e      	mov	lr, r1
          RCM_NoInj_array[handle].next = formerNext;
 8003c46:	eb0c 0403 	add.w	r4, ip, r3
 8003c4a:	eb02 0444 	add.w	r4, r2, r4, lsl #1
          RCM_NoInj_array[i].next = handle;
 8003c4e:	eb0e 0e4e 	add.w	lr, lr, lr, lsl #1
          RCM_NoInj_array[handle].prev = i;
 8003c52:	7121      	strb	r1, [r4, #4]
          RCM_NoInj_array[handle].next = formerNext;
 8003c54:	7160      	strb	r0, [r4, #5]
      }
    }
    /* The handle is now linked with others, we can set the enable flag */
    RCM_NoInj_array[handle].enable = true;
    RCM_NoInj_array[handle].status = notvalid;
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 8003c56:	4c49      	ldr	r4, [pc, #292]	; (8003d7c <RCM_ExecRegularConv+0x184>)
          RCM_NoInj_array[formerNext].prev = handle;
 8003c58:	eb00 0040 	add.w	r0, r0, r0, lsl #1
          RCM_NoInj_array[i].next = handle;
 8003c5c:	eb02 0e4e 	add.w	lr, r2, lr, lsl #1
          RCM_NoInj_array[formerNext].prev = handle;
 8003c60:	eb02 0040 	add.w	r0, r2, r0, lsl #1
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 8003c64:	7821      	ldrb	r1, [r4, #0]
          RCM_NoInj_array[i].next = handle;
 8003c66:	f88e 3005 	strb.w	r3, [lr, #5]
          RCM_NoInj_array[formerNext].prev = handle;
 8003c6a:	7103      	strb	r3, [r0, #4]
    RCM_NoInj_array[handle].enable = true;
 8003c6c:	eb0c 0003 	add.w	r0, ip, r3
 8003c70:	f04f 0e01 	mov.w	lr, #1
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 8003c74:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    RCM_NoInj_array[handle].enable = true;
 8003c78:	f822 e010 	strh.w	lr, [r2, r0, lsl #1]
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 8003c7c:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8003c80:	7849      	ldrb	r1, [r1, #1]
 8003c82:	4571      	cmp	r1, lr
    {/* Select the new conversion to be the next scheduled only if a conversion is not ongoing */
      RCM_currentHandle = handle;
 8003c84:	bf18      	it	ne
 8003c86:	7023      	strbne	r3, [r4, #0]
  }
  else
  {
    /* Nothing to do the current handle is already scheduled */
  }
  if (false == PWM_Handle_M1.ADCRegularLocked)
 8003c88:	493d      	ldr	r1, [pc, #244]	; (8003d80 <RCM_ExecRegularConv+0x188>)
 8003c8a:	f891 10a0 	ldrb.w	r1, [r1, #160]	; 0xa0
 8003c8e:	2900      	cmp	r1, #0
 8003c90:	d133      	bne.n	8003cfa <RCM_ExecRegularConv+0x102>
  /* The ADC is free to be used asynchronously */
  {
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 8003c92:	493c      	ldr	r1, [pc, #240]	; (8003d84 <RCM_ExecRegularConv+0x18c>)
 8003c94:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
                                 LL_ADC_REG_RANK_1,
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 8003c98:	790c      	ldrb	r4, [r1, #4]
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 8003c9a:	6808      	ldr	r0, [r1, #0]
 8003c9c:	2c09      	cmp	r4, #9
 8003c9e:	d931      	bls.n	8003d04 <RCM_ExecRegularConv+0x10c>
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 8003ca0:	f06f 011d 	mvn.w	r1, #29
 8003ca4:	f04f 0e03 	mov.w	lr, #3
 8003ca8:	fb1e 1e04 	smlabb	lr, lr, r4, r1
 8003cac:	2101      	movs	r1, #1
 8003cae:	40a1      	lsls	r1, r4
 8003cb0:	ea41 510e 	orr.w	r1, r1, lr, lsl #20
 8003cb4:	ea41 6184 	orr.w	r1, r1, r4, lsl #26
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 8003cb8:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
  MODIFY_REG(*preg,
 8003cbc:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8003cbe:	0d09      	lsrs	r1, r1, #20
 8003cc0:	f401 61f8 	and.w	r1, r1, #1984	; 0x7c0
 8003cc4:	f424 64f8 	bic.w	r4, r4, #1984	; 0x7c0
 8003cc8:	4321      	orrs	r1, r4
 8003cca:	6301      	str	r1, [r0, #48]	; 0x30
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 8003ccc:	6c01      	ldr	r1, [r0, #64]	; 0x40
  MODIFY_REG(ADCx->CR,
 8003cce:	6881      	ldr	r1, [r0, #8]
 8003cd0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8003cd4:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 8003cd8:	f041 0104 	orr.w	r1, r1, #4
 8003cdc:	6081      	str	r1, [r0, #8]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 8003cde:	6801      	ldr	r1, [r0, #0]
 8003ce0:	0749      	lsls	r1, r1, #29
 8003ce2:	d5fc      	bpl.n	8003cde <RCM_ExecRegularConv+0xe6>
    {
      /* Nothing to do */
    }

    /* Read the "Regular" conversion (Not related to current sampling) */
    RCM_NoInj_array[handle].value = LL_ADC_REG_ReadConversionData12(RCM_handle_array[handle]->regADC);
 8003ce4:	eb0c 0103 	add.w	r1, ip, r3
 8003ce8:	eb02 0141 	add.w	r1, r2, r1, lsl #1
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 8003cec:	6c00      	ldr	r0, [r0, #64]	; 0x40
 8003cee:	8048      	strh	r0, [r1, #2]
    RCM_currentHandle = RCM_NoInj_array[handle].next;
 8003cf0:	4822      	ldr	r0, [pc, #136]	; (8003d7c <RCM_ExecRegularConv+0x184>)
 8003cf2:	794c      	ldrb	r4, [r1, #5]
 8003cf4:	7004      	strb	r4, [r0, #0]
    RCM_NoInj_array[handle].status = valid;
 8003cf6:	2002      	movs	r0, #2
 8003cf8:	7048      	strb	r0, [r1, #1]
  }
  else
  {
    /* Nothing to do */
  }
  retVal = RCM_NoInj_array[handle].value;
 8003cfa:	449c      	add	ip, r3
 8003cfc:	eb02 024c 	add.w	r2, r2, ip, lsl #1
  return (retVal);
}
 8003d00:	8850      	ldrh	r0, [r2, #2]
 8003d02:	bd10      	pop	{r4, pc}
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 8003d04:	eb04 0e44 	add.w	lr, r4, r4, lsl #1
 8003d08:	06a1      	lsls	r1, r4, #26
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 8003d0a:	ea41 510e 	orr.w	r1, r1, lr, lsl #20
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 8003d0e:	f04f 0e01 	mov.w	lr, #1
 8003d12:	fa0e f404 	lsl.w	r4, lr, r4
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 8003d16:	4321      	orrs	r1, r4
 8003d18:	e7d0      	b.n	8003cbc <RCM_ExecRegularConv+0xc4>
      if (true == RCM_NoInj_array [i].enable)
 8003d1a:	7b10      	ldrb	r0, [r2, #12]
 8003d1c:	2800      	cmp	r0, #0
 8003d1e:	d184      	bne.n	8003c2a <RCM_ExecRegularConv+0x32>
 8003d20:	7c90      	ldrb	r0, [r2, #18]
 8003d22:	bb00      	cbnz	r0, 8003d66 <RCM_ExecRegularConv+0x16e>
       if (LastEnable != RCM_MAX_CONV )
 8003d24:	2904      	cmp	r1, #4
 8003d26:	d013      	beq.n	8003d50 <RCM_ExecRegularConv+0x158>
         formerNext = RCM_NoInj_array[LastEnable].next;
 8003d28:	eb01 0041 	add.w	r0, r1, r1, lsl #1
         RCM_NoInj_array[handle].next = formerNext;
 8003d2c:	eb0c 0403 	add.w	r4, ip, r3
 8003d30:	eb02 0444 	add.w	r4, r2, r4, lsl #1
         formerNext = RCM_NoInj_array[LastEnable].next;
 8003d34:	eb02 0040 	add.w	r0, r2, r0, lsl #1
         RCM_NoInj_array[handle].prev = LastEnable;
 8003d38:	7121      	strb	r1, [r4, #4]
         formerNext = RCM_NoInj_array[LastEnable].next;
 8003d3a:	7941      	ldrb	r1, [r0, #5]
         RCM_NoInj_array[handle].next = formerNext;
 8003d3c:	7161      	strb	r1, [r4, #5]
         RCM_NoInj_array[formerNext].prev = handle;
 8003d3e:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8003d42:	eb02 0141 	add.w	r1, r2, r1, lsl #1
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 8003d46:	4c0d      	ldr	r4, [pc, #52]	; (8003d7c <RCM_ExecRegularConv+0x184>)
         RCM_NoInj_array[formerNext].prev = handle;
 8003d48:	710b      	strb	r3, [r1, #4]
         RCM_NoInj_array[LastEnable].next = handle;
 8003d4a:	7143      	strb	r3, [r0, #5]
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 8003d4c:	7821      	ldrb	r1, [r4, #0]
 8003d4e:	e78d      	b.n	8003c6c <RCM_ExecRegularConv+0x74>
         RCM_currentHandle = handle;
 8003d50:	4c0a      	ldr	r4, [pc, #40]	; (8003d7c <RCM_ExecRegularConv+0x184>)
 8003d52:	4619      	mov	r1, r3
 8003d54:	7023      	strb	r3, [r4, #0]
    while (i < RCM_MAX_CONV)
 8003d56:	e789      	b.n	8003c6c <RCM_ExecRegularConv+0x74>
      i++;
 8003d58:	2101      	movs	r1, #1
      if (true == RCM_NoInj_array [i].enable)
 8003d5a:	468e      	mov	lr, r1
 8003d5c:	e773      	b.n	8003c46 <RCM_ExecRegularConv+0x4e>
 8003d5e:	7c91      	ldrb	r1, [r2, #18]
 8003d60:	b909      	cbnz	r1, 8003d66 <RCM_ExecRegularConv+0x16e>
      i++;
 8003d62:	2101      	movs	r1, #1
 8003d64:	e7e0      	b.n	8003d28 <RCM_ExecRegularConv+0x130>
        if (RCM_NoInj_array[i].next > handle)
 8003d66:	7dd0      	ldrb	r0, [r2, #23]
 8003d68:	4298      	cmp	r0, r3
      i++;
 8003d6a:	f04f 0103 	mov.w	r1, #3
        if (RCM_NoInj_array[i].next > handle)
 8003d6e:	d9db      	bls.n	8003d28 <RCM_ExecRegularConv+0x130>
 8003d70:	e768      	b.n	8003c44 <RCM_ExecRegularConv+0x4c>
      i++;
 8003d72:	2102      	movs	r1, #2
 8003d74:	e766      	b.n	8003c44 <RCM_ExecRegularConv+0x4c>
 8003d76:	bf00      	nop
 8003d78:	20001adc 	.word	0x20001adc
 8003d7c:	20001afc 	.word	0x20001afc
 8003d80:	200000b4 	.word	0x200000b4
 8003d84:	20001b00 	.word	0x20001b00

08003d88 <RCM_ExecUserConv>:
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ExecUserConv()
{
  uint8_t handle;
  if (RCM_UserConvHandle != NULL)
 8003d88:	4b14      	ldr	r3, [pc, #80]	; (8003ddc <RCM_ExecUserConv+0x54>)
{
 8003d8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (RCM_UserConvHandle != NULL)
 8003d8e:	681c      	ldr	r4, [r3, #0]
 8003d90:	b124      	cbz	r4, 8003d9c <RCM_ExecUserConv+0x14>
  {
    handle = RCM_UserConvHandle->convHandle;
    if (RCM_USERCONV_REQUESTED == RCM_UserConvState)
 8003d92:	4d13      	ldr	r5, [pc, #76]	; (8003de0 <RCM_ExecUserConv+0x58>)
    handle = RCM_UserConvHandle->convHandle;
 8003d94:	7b26      	ldrb	r6, [r4, #12]
    if (RCM_USERCONV_REQUESTED == RCM_UserConvState)
 8003d96:	782b      	ldrb	r3, [r5, #0]
 8003d98:	2b01      	cmp	r3, #1
 8003d9a:	d001      	beq.n	8003da0 <RCM_ExecUserConv+0x18>
  }
  else
  {
     /* Nothing to do */
  }
}
 8003d9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      RCM_UserConvValue = RCM_ExecRegularConv(RCM_UserConvHandle);
 8003da0:	4620      	mov	r0, r4
 8003da2:	f7ff ff29 	bl	8003bf8 <RCM_ExecRegularConv>
 8003da6:	4b0f      	ldr	r3, [pc, #60]	; (8003de4 <RCM_ExecUserConv+0x5c>)
 8003da8:	8018      	strh	r0, [r3, #0]
      if (RCM_NoInj_array [handle].status != notvalid)
 8003daa:	4b0f      	ldr	r3, [pc, #60]	; (8003de8 <RCM_ExecUserConv+0x60>)
 8003dac:	eb06 0246 	add.w	r2, r6, r6, lsl #1
 8003db0:	eb03 0342 	add.w	r3, r3, r2, lsl #1
      RCM_UserConvValue = RCM_ExecRegularConv(RCM_UserConvHandle);
 8003db4:	4601      	mov	r1, r0
      if (RCM_NoInj_array [handle].status != notvalid)
 8003db6:	785b      	ldrb	r3, [r3, #1]
 8003db8:	b10b      	cbz	r3, 8003dbe <RCM_ExecUserConv+0x36>
        RCM_UserConvState = RCM_USERCONV_EOC;
 8003dba:	2302      	movs	r3, #2
 8003dbc:	702b      	strb	r3, [r5, #0]
      if (RCM_CB_array[handle].cb != NULL)
 8003dbe:	4b0b      	ldr	r3, [pc, #44]	; (8003dec <RCM_ExecUserConv+0x64>)
 8003dc0:	f853 7036 	ldr.w	r7, [r3, r6, lsl #3]
 8003dc4:	2f00      	cmp	r7, #0
 8003dc6:	d0e9      	beq.n	8003d9c <RCM_ExecUserConv+0x14>
        RCM_CB_array[handle].cb(RCM_UserConvHandle, RCM_UserConvValue,
 8003dc8:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8003dcc:	4620      	mov	r0, r4
 8003dce:	685a      	ldr	r2, [r3, #4]
        RCM_UserConvState = RCM_USERCONV_IDLE;
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	702b      	strb	r3, [r5, #0]
        RCM_CB_array[handle].cb(RCM_UserConvHandle, RCM_UserConvValue,
 8003dd4:	463b      	mov	r3, r7
}
 8003dd6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        RCM_CB_array[handle].cb(RCM_UserConvHandle, RCM_UserConvValue,
 8003dda:	4718      	bx	r3
 8003ddc:	20001af4 	.word	0x20001af4
 8003de0:	20001af8 	.word	0x20001af8
 8003de4:	20001afa 	.word	0x20001afa
 8003de8:	20001adc 	.word	0x20001adc
 8003dec:	20001abc 	.word	0x20001abc

08003df0 <RCM_ExecNextConv>:
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ExecNextConv(void)
{
  if (true == RCM_NoInj_array [RCM_currentHandle].enable)
 8003df0:	4b24      	ldr	r3, [pc, #144]	; (8003e84 <RCM_ExecNextConv+0x94>)
 8003df2:	4825      	ldr	r0, [pc, #148]	; (8003e88 <RCM_ExecNextConv+0x98>)
 8003df4:	781a      	ldrb	r2, [r3, #0]
 8003df6:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 8003dfa:	f810 3013 	ldrb.w	r3, [r0, r3, lsl #1]
 8003dfe:	b3a3      	cbz	r3, 8003e6a <RCM_ExecNextConv+0x7a>
    /* When this function is called, the ADC conversions triggered by External
       event for current reading has been completed.
       ADC is therefore ready to be started because already stopped */

    /* Clear EOC */
    LL_ADC_ClearFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 8003e00:	4b22      	ldr	r3, [pc, #136]	; (8003e8c <RCM_ExecNextConv+0x9c>)
{
 8003e02:	b510      	push	{r4, lr}
    LL_ADC_ClearFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 8003e04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e08:	6819      	ldr	r1, [r3, #0]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8003e0a:	2404      	movs	r4, #4
 8003e0c:	600c      	str	r4, [r1, #0]
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_currentHandle]->regADC,
                                 LL_ADC_REG_RANK_1,
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[RCM_currentHandle]->channel));
 8003e0e:	f893 c004 	ldrb.w	ip, [r3, #4]
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_currentHandle]->regADC,
 8003e12:	f1bc 0f09 	cmp.w	ip, #9
 8003e16:	ea4f 0e42 	mov.w	lr, r2, lsl #1
 8003e1a:	d927      	bls.n	8003e6c <RCM_ExecNextConv+0x7c>
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[RCM_currentHandle]->channel));
 8003e1c:	f06f 031d 	mvn.w	r3, #29
 8003e20:	2403      	movs	r4, #3
 8003e22:	fb14 340c 	smlabb	r4, r4, ip, r3
 8003e26:	2301      	movs	r3, #1
 8003e28:	fa03 f30c 	lsl.w	r3, r3, ip
 8003e2c:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
 8003e30:	ea43 638c 	orr.w	r3, r3, ip, lsl #26
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_currentHandle]->regADC,
 8003e34:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000

    (void)LL_ADC_REG_ReadConversionData12(RCM_handle_array[RCM_currentHandle]->regADC);

    /* Start ADC for regular conversion */
    LL_ADC_REG_StartConversion(RCM_handle_array[RCM_currentHandle]->regADC);
    RCM_NoInj_array[RCM_currentHandle].status = ongoing;
 8003e38:	4496      	add	lr, r2
  MODIFY_REG(*preg,
 8003e3a:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8003e3c:	0d1b      	lsrs	r3, r3, #20
 8003e3e:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8003e42:	f422 62f8 	bic.w	r2, r2, #1984	; 0x7c0
 8003e46:	4313      	orrs	r3, r2
 8003e48:	630b      	str	r3, [r1, #48]	; 0x30
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 8003e4a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
  MODIFY_REG(ADCx->CR,
 8003e4c:	688b      	ldr	r3, [r1, #8]
 8003e4e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003e52:	eb00 004e 	add.w	r0, r0, lr, lsl #1
 8003e56:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003e5a:	f04f 0c01 	mov.w	ip, #1
 8003e5e:	f043 0304 	orr.w	r3, r3, #4
 8003e62:	608b      	str	r3, [r1, #8]
 8003e64:	f880 c001 	strb.w	ip, [r0, #1]
  }
  else
  {
    /* Nothing to do, conversion not enabled have already notvalid status */
  }
}
 8003e68:	bd10      	pop	{r4, pc}
 8003e6a:	4770      	bx	lr
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[RCM_currentHandle]->channel));
 8003e6c:	eb0c 044c 	add.w	r4, ip, ip, lsl #1
 8003e70:	ea4f 638c 	mov.w	r3, ip, lsl #26
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_currentHandle]->regADC,
 8003e74:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[RCM_currentHandle]->channel));
 8003e78:	2401      	movs	r4, #1
 8003e7a:	fa04 f40c 	lsl.w	r4, r4, ip
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_currentHandle]->regADC,
 8003e7e:	4323      	orrs	r3, r4
 8003e80:	e7da      	b.n	8003e38 <RCM_ExecNextConv+0x48>
 8003e82:	bf00      	nop
 8003e84:	20001afc 	.word	0x20001afc
 8003e88:	20001adc 	.word	0x20001adc
 8003e8c:	20001b00 	.word	0x20001b00

08003e90 <RCM_ReadOngoingConv>:
 * and user conversion.
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ReadOngoingConv(void)
{
 8003e90:	b430      	push	{r4, r5}
  uint32_t result;
  RCM_status_t status;

  if (true == RCM_NoInj_array [RCM_currentHandle].enable)
 8003e92:	4811      	ldr	r0, [pc, #68]	; (8003ed8 <RCM_ReadOngoingConv+0x48>)
 8003e94:	4a11      	ldr	r2, [pc, #68]	; (8003edc <RCM_ReadOngoingConv+0x4c>)
 8003e96:	7803      	ldrb	r3, [r0, #0]
 8003e98:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8003e9c:	f812 4011 	ldrb.w	r4, [r2, r1, lsl #1]
 8003ea0:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8003ea4:	b1ac      	cbz	r4, 8003ed2 <RCM_ReadOngoingConv+0x42>
  {
    status = RCM_NoInj_array[RCM_currentHandle].status;
    result = LL_ADC_IsActiveFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 8003ea6:	4c0e      	ldr	r4, [pc, #56]	; (8003ee0 <RCM_ReadOngoingConv+0x50>)
 8003ea8:	f854 4023 	ldr.w	r4, [r4, r3, lsl #2]
 8003eac:	6824      	ldr	r4, [r4, #0]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 8003eae:	6825      	ldr	r5, [r4, #0]
 8003eb0:	076d      	lsls	r5, r5, #29
 8003eb2:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8003eb6:	d507      	bpl.n	8003ec8 <RCM_ReadOngoingConv+0x38>
    if (( valid == status ) || ( notvalid == status ) || ( 0U == result ))
 8003eb8:	784d      	ldrb	r5, [r1, #1]
 8003eba:	f015 0ffd 	tst.w	r5, #253	; 0xfd
 8003ebe:	d003      	beq.n	8003ec8 <RCM_ReadOngoingConv+0x38>
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 8003ec0:	6c24      	ldr	r4, [r4, #64]	; 0x40
 8003ec2:	804c      	strh	r4, [r1, #2]
    else
    {
      /* Reading of ADC Converted Value */
      RCM_NoInj_array[RCM_currentHandle].value
                    = LL_ADC_REG_ReadConversionData12(RCM_handle_array[RCM_currentHandle]->regADC);
      RCM_NoInj_array[RCM_currentHandle].status = valid;
 8003ec4:	2402      	movs	r4, #2
 8003ec6:	704c      	strb	r4, [r1, #1]
      /* Restore back DMA configuration */
    }

    /* Prepare next conversion */
    RCM_currentHandle = RCM_NoInj_array [RCM_currentHandle].next;
 8003ec8:	449c      	add	ip, r3
 8003eca:	eb02 024c 	add.w	r2, r2, ip, lsl #1
 8003ece:	7953      	ldrb	r3, [r2, #5]
 8003ed0:	7003      	strb	r3, [r0, #0]
    }
    else
    {
      /* Nothing to do */
    }
}
 8003ed2:	bc30      	pop	{r4, r5}
 8003ed4:	4770      	bx	lr
 8003ed6:	bf00      	nop
 8003ed8:	20001afc 	.word	0x20001afc
 8003edc:	20001adc 	.word	0x20001adc
 8003ee0:	20001b00 	.word	0x20001b00

08003ee4 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ee4:	4b0e      	ldr	r3, [pc, #56]	; (8003f20 <HAL_MspInit+0x3c>)
{
 8003ee6:	b500      	push	{lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ee8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003eea:	f042 0201 	orr.w	r2, r2, #1
 8003eee:	661a      	str	r2, [r3, #96]	; 0x60
 8003ef0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 8003ef2:	b083      	sub	sp, #12
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ef4:	f002 0201 	and.w	r2, r2, #1
 8003ef8:	9200      	str	r2, [sp, #0]
 8003efa:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003efc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003efe:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003f02:	659a      	str	r2, [r3, #88]	; 0x58
 8003f04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f0a:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8003f0c:	2004      	movs	r0, #4
  __HAL_RCC_PWR_CLK_ENABLE();
 8003f0e:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8003f10:	f001 fc2a 	bl	8005768 <HAL_NVIC_SetPriorityGrouping>
  HAL_PWREx_DisableUCPDDeadBattery();

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003f14:	b003      	add	sp, #12
 8003f16:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_PWREx_DisableUCPDDeadBattery();
 8003f1a:	f002 b827 	b.w	8005f6c <HAL_PWREx_DisableUCPDDeadBattery>
 8003f1e:	bf00      	nop
 8003f20:	40021000 	.word	0x40021000
 8003f24:	00000000 	.word	0x00000000

08003f28 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003f28:	b510      	push	{r4, lr}
 8003f2a:	4604      	mov	r4, r0
 8003f2c:	b09c      	sub	sp, #112	; 0x70
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f2e:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003f30:	2244      	movs	r2, #68	; 0x44
 8003f32:	a80b      	add	r0, sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f34:	e9cd 1106 	strd	r1, r1, [sp, #24]
 8003f38:	e9cd 1108 	strd	r1, r1, [sp, #32]
 8003f3c:	910a      	str	r1, [sp, #40]	; 0x28
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003f3e:	f005 fe55 	bl	8009bec <memset>
  if(hadc->Instance==ADC1)
 8003f42:	6823      	ldr	r3, [r4, #0]
 8003f44:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003f48:	d004      	beq.n	8003f54 <HAL_ADC_MspInit+0x2c>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 8003f4a:	4a43      	ldr	r2, [pc, #268]	; (8004058 <HAL_ADC_MspInit+0x130>)
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d046      	beq.n	8003fde <HAL_ADC_MspInit+0xb6>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8003f50:	b01c      	add	sp, #112	; 0x70
 8003f52:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8003f54:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8003f58:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003f5c:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8003f5e:	920b      	str	r2, [sp, #44]	; 0x2c
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8003f60:	931a      	str	r3, [sp, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003f62:	f002 fbc5 	bl	80066f0 <HAL_RCCEx_PeriphCLKConfig>
 8003f66:	2800      	cmp	r0, #0
 8003f68:	d16a      	bne.n	8004040 <HAL_ADC_MspInit+0x118>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8003f6a:	4a3c      	ldr	r2, [pc, #240]	; (800405c <HAL_ADC_MspInit+0x134>)
 8003f6c:	6813      	ldr	r3, [r2, #0]
 8003f6e:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8003f70:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8003f72:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8003f74:	d109      	bne.n	8003f8a <HAL_ADC_MspInit+0x62>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8003f76:	4b3a      	ldr	r3, [pc, #232]	; (8004060 <HAL_ADC_MspInit+0x138>)
 8003f78:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003f7a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003f7e:	64da      	str	r2, [r3, #76]	; 0x4c
 8003f80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f82:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003f86:	9301      	str	r3, [sp, #4]
 8003f88:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f8a:	4b35      	ldr	r3, [pc, #212]	; (8004060 <HAL_ADC_MspInit+0x138>)
 8003f8c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003f8e:	f042 0201 	orr.w	r2, r2, #1
 8003f92:	64da      	str	r2, [r3, #76]	; 0x4c
 8003f94:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003f96:	f002 0201 	and.w	r2, r2, #1
 8003f9a:	9202      	str	r2, [sp, #8]
 8003f9c:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f9e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003fa0:	f042 0202 	orr.w	r2, r2, #2
 8003fa4:	64da      	str	r2, [r3, #76]	; 0x4c
 8003fa6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fa8:	f003 0302 	and.w	r3, r3, #2
 8003fac:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fae:	2400      	movs	r4, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003fb0:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = M1_BUS_VOLTAGE_Pin|M1_OPAMP1_OUT_Pin;
 8003fb2:	2205      	movs	r2, #5
 8003fb4:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003fb6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_BUS_VOLTAGE_Pin|M1_OPAMP1_OUT_Pin;
 8003fba:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fbe:	9408      	str	r4, [sp, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003fc0:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003fc2:	f001 fde7 	bl	8005b94 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_OPAMP3_OUT_Pin|M1_TEMPERATURE_Pin;
 8003fc6:	f244 0202 	movw	r2, #16386	; 0x4002
 8003fca:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003fcc:	4825      	ldr	r0, [pc, #148]	; (8004064 <HAL_ADC_MspInit+0x13c>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fce:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003fd0:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = M1_OPAMP3_OUT_Pin|M1_TEMPERATURE_Pin;
 8003fd2:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003fd6:	f001 fddd 	bl	8005b94 <HAL_GPIO_Init>
}
 8003fda:	b01c      	add	sp, #112	; 0x70
 8003fdc:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8003fde:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8003fe2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003fe6:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8003fe8:	920b      	str	r2, [sp, #44]	; 0x2c
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8003fea:	931a      	str	r3, [sp, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003fec:	f002 fb80 	bl	80066f0 <HAL_RCCEx_PeriphCLKConfig>
 8003ff0:	bb48      	cbnz	r0, 8004046 <HAL_ADC_MspInit+0x11e>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8003ff2:	4a1a      	ldr	r2, [pc, #104]	; (800405c <HAL_ADC_MspInit+0x134>)
 8003ff4:	6813      	ldr	r3, [r2, #0]
 8003ff6:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8003ff8:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8003ffa:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8003ffc:	d109      	bne.n	8004012 <HAL_ADC_MspInit+0xea>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8003ffe:	4b18      	ldr	r3, [pc, #96]	; (8004060 <HAL_ADC_MspInit+0x138>)
 8004000:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004002:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004006:	64da      	str	r2, [r3, #76]	; 0x4c
 8004008:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800400a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800400e:	9304      	str	r3, [sp, #16]
 8004010:	9b04      	ldr	r3, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004012:	4b13      	ldr	r3, [pc, #76]	; (8004060 <HAL_ADC_MspInit+0x138>)
 8004014:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004016:	f042 0201 	orr.w	r2, r2, #1
 800401a:	64da      	str	r2, [r3, #76]	; 0x4c
 800401c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = M1_OPAMP2_OUT_Pin;
 800401e:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 8004050 <HAL_ADC_MspInit+0x128>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004022:	f003 0301 	and.w	r3, r3, #1
 8004026:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(M1_OPAMP2_OUT_GPIO_Port, &GPIO_InitStruct);
 8004028:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800402a:	2300      	movs	r3, #0
    HAL_GPIO_Init(M1_OPAMP2_OUT_GPIO_Port, &GPIO_InitStruct);
 800402c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_OPAMP2_OUT_Pin;
 8004030:	ed8d 7b06 	vstr	d7, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004034:	9a05      	ldr	r2, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004036:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(M1_OPAMP2_OUT_GPIO_Port, &GPIO_InitStruct);
 8004038:	f001 fdac 	bl	8005b94 <HAL_GPIO_Init>
}
 800403c:	b01c      	add	sp, #112	; 0x70
 800403e:	bd10      	pop	{r4, pc}
      Error_Handler();
 8004040:	f7fd f938 	bl	80012b4 <Error_Handler>
 8004044:	e791      	b.n	8003f6a <HAL_ADC_MspInit+0x42>
      Error_Handler();
 8004046:	f7fd f935 	bl	80012b4 <Error_Handler>
 800404a:	e7d2      	b.n	8003ff2 <HAL_ADC_MspInit+0xca>
 800404c:	f3af 8000 	nop.w
 8004050:	00000040 	.word	0x00000040
 8004054:	00000003 	.word	0x00000003
 8004058:	50000100 	.word	0x50000100
 800405c:	20001b10 	.word	0x20001b10
 8004060:	40021000 	.word	0x40021000
 8004064:	48000400 	.word	0x48000400

08004068 <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8004068:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hcomp->Instance==COMP1)
 800406a:	6802      	ldr	r2, [r0, #0]
 800406c:	4934      	ldr	r1, [pc, #208]	; (8004140 <HAL_COMP_MspInit+0xd8>)
{
 800406e:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004070:	2300      	movs	r3, #0
  if(hcomp->Instance==COMP1)
 8004072:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004074:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8004078:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800407c:	9308      	str	r3, [sp, #32]
  if(hcomp->Instance==COMP1)
 800407e:	d008      	beq.n	8004092 <HAL_COMP_MspInit+0x2a>

  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }
  else if(hcomp->Instance==COMP2)
 8004080:	4b30      	ldr	r3, [pc, #192]	; (8004144 <HAL_COMP_MspInit+0xdc>)
 8004082:	429a      	cmp	r2, r3
 8004084:	d01e      	beq.n	80040c4 <HAL_COMP_MspInit+0x5c>

  /* USER CODE BEGIN COMP2_MspInit 1 */

  /* USER CODE END COMP2_MspInit 1 */
  }
  else if(hcomp->Instance==COMP4)
 8004086:	4b30      	ldr	r3, [pc, #192]	; (8004148 <HAL_COMP_MspInit+0xe0>)
 8004088:	429a      	cmp	r2, r3
 800408a:	d034      	beq.n	80040f6 <HAL_COMP_MspInit+0x8e>
  /* USER CODE BEGIN COMP4_MspInit 1 */

  /* USER CODE END COMP4_MspInit 1 */
  }

}
 800408c:	b00b      	add	sp, #44	; 0x2c
 800408e:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004092:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004096:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_U_Pin;
 800409a:	ed9f 7b23 	vldr	d7, [pc, #140]	; 8004128 <HAL_COMP_MspInit+0xc0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800409e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80040a0:	f042 0201 	orr.w	r2, r2, #1
 80040a4:	64da      	str	r2, [r3, #76]	; 0x4c
 80040a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040a8:	f003 0301 	and.w	r3, r3, #1
 80040ac:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(M1_CURR_SHUNT_U_GPIO_Port, &GPIO_InitStruct);
 80040ae:	a904      	add	r1, sp, #16
 80040b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_U_Pin;
 80040b4:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040b8:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(M1_CURR_SHUNT_U_GPIO_Port, &GPIO_InitStruct);
 80040ba:	f001 fd6b 	bl	8005b94 <HAL_GPIO_Init>
}
 80040be:	b00b      	add	sp, #44	; 0x2c
 80040c0:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040c4:	f503 3386 	add.w	r3, r3, #68608	; 0x10c00
 80040c8:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80040cc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80040ce:	f042 0201 	orr.w	r2, r2, #1
 80040d2:	64da      	str	r2, [r3, #76]	; 0x4c
 80040d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_V_Pin;
 80040d6:	ed9f 7b16 	vldr	d7, [pc, #88]	; 8004130 <HAL_COMP_MspInit+0xc8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040da:	f003 0301 	and.w	r3, r3, #1
 80040de:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(M1_CURR_SHUNT_V_GPIO_Port, &GPIO_InitStruct);
 80040e0:	a904      	add	r1, sp, #16
 80040e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_V_Pin;
 80040e6:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040ea:	9b02      	ldr	r3, [sp, #8]
    HAL_GPIO_Init(M1_CURR_SHUNT_V_GPIO_Port, &GPIO_InitStruct);
 80040ec:	f001 fd52 	bl	8005b94 <HAL_GPIO_Init>
}
 80040f0:	b00b      	add	sp, #44	; 0x2c
 80040f2:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80040f6:	f503 3386 	add.w	r3, r3, #68608	; 0x10c00
 80040fa:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80040fe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    HAL_GPIO_Init(M1_CURR_SHUNT_W_GPIO_Port, &GPIO_InitStruct);
 8004100:	4812      	ldr	r0, [pc, #72]	; (800414c <HAL_COMP_MspInit+0xe4>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004102:	f042 0202 	orr.w	r2, r2, #2
 8004106:	64da      	str	r2, [r3, #76]	; 0x4c
 8004108:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_W_Pin;
 800410a:	ed9f 7b0b 	vldr	d7, [pc, #44]	; 8004138 <HAL_COMP_MspInit+0xd0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800410e:	f003 0302 	and.w	r3, r3, #2
 8004112:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(M1_CURR_SHUNT_W_GPIO_Port, &GPIO_InitStruct);
 8004114:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_W_Pin;
 8004116:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800411a:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(M1_CURR_SHUNT_W_GPIO_Port, &GPIO_InitStruct);
 800411c:	f001 fd3a 	bl	8005b94 <HAL_GPIO_Init>
}
 8004120:	b00b      	add	sp, #44	; 0x2c
 8004122:	f85d fb04 	ldr.w	pc, [sp], #4
 8004126:	bf00      	nop
 8004128:	00000002 	.word	0x00000002
 800412c:	00000003 	.word	0x00000003
 8004130:	00000080 	.word	0x00000080
 8004134:	00000003 	.word	0x00000003
 8004138:	00000001 	.word	0x00000001
 800413c:	00000003 	.word	0x00000003
 8004140:	40010200 	.word	0x40010200
 8004144:	40010204 	.word	0x40010204
 8004148:	4001020c 	.word	0x4001020c
 800414c:	48000400 	.word	0x48000400

08004150 <HAL_CORDIC_MspInit>:
* @param hcordic: CORDIC handle pointer
* @retval None
*/
void HAL_CORDIC_MspInit(CORDIC_HandleTypeDef* hcordic)
{
  if(hcordic->Instance==CORDIC)
 8004150:	4b0a      	ldr	r3, [pc, #40]	; (800417c <HAL_CORDIC_MspInit+0x2c>)
 8004152:	6802      	ldr	r2, [r0, #0]
 8004154:	429a      	cmp	r2, r3
 8004156:	d000      	beq.n	800415a <HAL_CORDIC_MspInit+0xa>
 8004158:	4770      	bx	lr
  {
  /* USER CODE BEGIN CORDIC_MspInit 0 */

  /* USER CODE END CORDIC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CORDIC_CLK_ENABLE();
 800415a:	f8d3 2448 	ldr.w	r2, [r3, #1096]	; 0x448
 800415e:	f042 0208 	orr.w	r2, r2, #8
 8004162:	f8c3 2448 	str.w	r2, [r3, #1096]	; 0x448
 8004166:	f503 6380 	add.w	r3, r3, #1024	; 0x400
{
 800416a:	b082      	sub	sp, #8
    __HAL_RCC_CORDIC_CLK_ENABLE();
 800416c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800416e:	f003 0308 	and.w	r3, r3, #8
 8004172:	9301      	str	r3, [sp, #4]
 8004174:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN CORDIC_MspInit 1 */

  /* USER CODE END CORDIC_MspInit 1 */
  }

}
 8004176:	b002      	add	sp, #8
 8004178:	4770      	bx	lr
 800417a:	bf00      	nop
 800417c:	40020c00 	.word	0x40020c00

08004180 <HAL_DAC_MspInit>:
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
  if(hdac->Instance==DAC3)
 8004180:	4b0a      	ldr	r3, [pc, #40]	; (80041ac <HAL_DAC_MspInit+0x2c>)
 8004182:	6802      	ldr	r2, [r0, #0]
 8004184:	429a      	cmp	r2, r3
 8004186:	d000      	beq.n	800418a <HAL_DAC_MspInit+0xa>
 8004188:	4770      	bx	lr
  {
  /* USER CODE BEGIN DAC3_MspInit 0 */

  /* USER CODE END DAC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC3_CLK_ENABLE();
 800418a:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 800418e:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
{
 8004192:	b082      	sub	sp, #8
    __HAL_RCC_DAC3_CLK_ENABLE();
 8004194:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004196:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800419a:	64da      	str	r2, [r3, #76]	; 0x4c
 800419c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800419e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80041a2:	9301      	str	r3, [sp, #4]
 80041a4:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN DAC3_MspInit 1 */

  /* USER CODE END DAC3_MspInit 1 */
  }

}
 80041a6:	b002      	add	sp, #8
 80041a8:	4770      	bx	lr
 80041aa:	bf00      	nop
 80041ac:	50001000 	.word	0x50001000

080041b0 <HAL_OPAMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hopamp: OPAMP handle pointer
* @retval None
*/
void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* hopamp)
{
 80041b0:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hopamp->Instance==OPAMP1)
 80041b2:	6802      	ldr	r2, [r0, #0]
 80041b4:	4934      	ldr	r1, [pc, #208]	; (8004288 <HAL_OPAMP_MspInit+0xd8>)
{
 80041b6:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041b8:	2300      	movs	r3, #0
  if(hopamp->Instance==OPAMP1)
 80041ba:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041bc:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80041c0:	e9cd 3306 	strd	r3, r3, [sp, #24]
 80041c4:	9308      	str	r3, [sp, #32]
  if(hopamp->Instance==OPAMP1)
 80041c6:	d008      	beq.n	80041da <HAL_OPAMP_MspInit+0x2a>

  /* USER CODE BEGIN OPAMP1_MspInit 1 */

  /* USER CODE END OPAMP1_MspInit 1 */
  }
  else if(hopamp->Instance==OPAMP2)
 80041c8:	4b30      	ldr	r3, [pc, #192]	; (800428c <HAL_OPAMP_MspInit+0xdc>)
 80041ca:	429a      	cmp	r2, r3
 80041cc:	d01e      	beq.n	800420c <HAL_OPAMP_MspInit+0x5c>

  /* USER CODE BEGIN OPAMP2_MspInit 1 */

  /* USER CODE END OPAMP2_MspInit 1 */
  }
  else if(hopamp->Instance==OPAMP3)
 80041ce:	4b30      	ldr	r3, [pc, #192]	; (8004290 <HAL_OPAMP_MspInit+0xe0>)
 80041d0:	429a      	cmp	r2, r3
 80041d2:	d033      	beq.n	800423c <HAL_OPAMP_MspInit+0x8c>
  /* USER CODE BEGIN OPAMP3_MspInit 1 */

  /* USER CODE END OPAMP3_MspInit 1 */
  }

}
 80041d4:	b00b      	add	sp, #44	; 0x2c
 80041d6:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80041da:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80041de:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_U_Pin|M1_OPAMP1_OUT_Pin|M1_OPAMP1_INT_GAIN_Pin;
 80041e2:	ed9f 7b23 	vldr	d7, [pc, #140]	; 8004270 <HAL_OPAMP_MspInit+0xc0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80041e6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80041e8:	f042 0201 	orr.w	r2, r2, #1
 80041ec:	64da      	str	r2, [r3, #76]	; 0x4c
 80041ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80041f0:	f003 0301 	and.w	r3, r3, #1
 80041f4:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80041f6:	a904      	add	r1, sp, #16
 80041f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_U_Pin|M1_OPAMP1_OUT_Pin|M1_OPAMP1_INT_GAIN_Pin;
 80041fc:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004200:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004202:	f001 fcc7 	bl	8005b94 <HAL_GPIO_Init>
}
 8004206:	b00b      	add	sp, #44	; 0x2c
 8004208:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800420c:	f503 3386 	add.w	r3, r3, #68608	; 0x10c00
 8004210:	33fc      	adds	r3, #252	; 0xfc
 8004212:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004214:	f042 0201 	orr.w	r2, r2, #1
 8004218:	64da      	str	r2, [r3, #76]	; 0x4c
 800421a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = M1_OPAMP2_INT_GAIN_Pin|M1_OPAMP2_OUT_Pin|M1_CURR_SHUNT_V_Pin;
 800421c:	ed9f 7b16 	vldr	d7, [pc, #88]	; 8004278 <HAL_OPAMP_MspInit+0xc8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004220:	f003 0301 	and.w	r3, r3, #1
 8004224:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004226:	a904      	add	r1, sp, #16
 8004228:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_OPAMP2_INT_GAIN_Pin|M1_OPAMP2_OUT_Pin|M1_CURR_SHUNT_V_Pin;
 800422c:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004230:	9b02      	ldr	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004232:	f001 fcaf 	bl	8005b94 <HAL_GPIO_Init>
}
 8004236:	b00b      	add	sp, #44	; 0x2c
 8004238:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800423c:	f503 3386 	add.w	r3, r3, #68608	; 0x10c00
 8004240:	33f8      	adds	r3, #248	; 0xf8
 8004242:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004244:	4813      	ldr	r0, [pc, #76]	; (8004294 <HAL_OPAMP_MspInit+0xe4>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004246:	f042 0202 	orr.w	r2, r2, #2
 800424a:	64da      	str	r2, [r3, #76]	; 0x4c
 800424c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_W_Pin|M1_OPAMP3_OUT_Pin|M1_OPAMP3_INT_GAIN_Pin;
 800424e:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 8004280 <HAL_OPAMP_MspInit+0xd0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004252:	f003 0302 	and.w	r3, r3, #2
 8004256:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004258:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_W_Pin|M1_OPAMP3_OUT_Pin|M1_OPAMP3_INT_GAIN_Pin;
 800425a:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800425e:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004260:	f001 fc98 	bl	8005b94 <HAL_GPIO_Init>
}
 8004264:	b00b      	add	sp, #44	; 0x2c
 8004266:	f85d fb04 	ldr.w	pc, [sp], #4
 800426a:	bf00      	nop
 800426c:	f3af 8000 	nop.w
 8004270:	0000000e 	.word	0x0000000e
 8004274:	00000003 	.word	0x00000003
 8004278:	000000e0 	.word	0x000000e0
 800427c:	00000003 	.word	0x00000003
 8004280:	00000007 	.word	0x00000007
 8004284:	00000003 	.word	0x00000003
 8004288:	40010300 	.word	0x40010300
 800428c:	40010304 	.word	0x40010304
 8004290:	40010308 	.word	0x40010308
 8004294:	48000400 	.word	0x48000400

08004298 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM1)
 8004298:	4b09      	ldr	r3, [pc, #36]	; (80042c0 <HAL_TIM_Base_MspInit+0x28>)
 800429a:	6802      	ldr	r2, [r0, #0]
 800429c:	429a      	cmp	r2, r3
 800429e:	d000      	beq.n	80042a2 <HAL_TIM_Base_MspInit+0xa>
 80042a0:	4770      	bx	lr
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80042a2:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
{
 80042a6:	b082      	sub	sp, #8
    __HAL_RCC_TIM1_CLK_ENABLE();
 80042a8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80042aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80042ae:	661a      	str	r2, [r3, #96]	; 0x60
 80042b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80042b2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80042b6:	9301      	str	r3, [sp, #4]
 80042b8:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80042ba:	b002      	add	sp, #8
 80042bc:	4770      	bx	lr
 80042be:	bf00      	nop
 80042c0:	40012c00 	.word	0x40012c00

080042c4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80042c4:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM1)
 80042c6:	4a2a      	ldr	r2, [pc, #168]	; (8004370 <HAL_TIM_MspPostInit+0xac>)
 80042c8:	6801      	ldr	r1, [r0, #0]
{
 80042ca:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042cc:	2300      	movs	r3, #0
  if(htim->Instance==TIM1)
 80042ce:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042d0:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80042d4:	e9cd 3306 	strd	r3, r3, [sp, #24]
 80042d8:	9308      	str	r3, [sp, #32]
  if(htim->Instance==TIM1)
 80042da:	d001      	beq.n	80042e0 <HAL_TIM_MspPostInit+0x1c>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80042dc:	b00a      	add	sp, #40	; 0x28
 80042de:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80042e0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80042e4:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 80042e8:	2604      	movs	r6, #4
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80042ea:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    HAL_GPIO_Init(M1_PWM_UL_GPIO_Port, &GPIO_InitStruct);
 80042ec:	4821      	ldr	r0, [pc, #132]	; (8004374 <HAL_TIM_MspPostInit+0xb0>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80042ee:	4332      	orrs	r2, r6
 80042f0:	64da      	str	r2, [r3, #76]	; 0x4c
 80042f2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80042f4:	4032      	ands	r2, r6
 80042f6:	9201      	str	r2, [sp, #4]
 80042f8:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80042fa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80042fc:	f042 0202 	orr.w	r2, r2, #2
 8004300:	64da      	str	r2, [r3, #76]	; 0x4c
 8004302:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004304:	f002 0202 	and.w	r2, r2, #2
 8004308:	9202      	str	r2, [sp, #8]
 800430a:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800430c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800430e:	f042 0201 	orr.w	r2, r2, #1
 8004312:	64da      	str	r2, [r3, #76]	; 0x4c
 8004314:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8004316:	9608      	str	r6, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004318:	f003 0301 	and.w	r3, r3, #1
 800431c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin;
 800431e:	2402      	movs	r4, #2
 8004320:	2502      	movs	r5, #2
    HAL_GPIO_Init(M1_PWM_UL_GPIO_Port, &GPIO_InitStruct);
 8004322:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin;
 8004324:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004328:	2302      	movs	r3, #2
 800432a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800432e:	e9cd 4506 	strd	r4, r5, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004332:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(M1_PWM_UL_GPIO_Port, &GPIO_InitStruct);
 8004334:	f001 fc2e 	bl	8005b94 <HAL_GPIO_Init>
    HAL_GPIO_Init(M1_PWM_WL_GPIO_Port, &GPIO_InitStruct);
 8004338:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = M1_PWM_WL_Pin;
 800433a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800433e:	2302      	movs	r3, #2
    HAL_GPIO_Init(M1_PWM_WL_GPIO_Port, &GPIO_InitStruct);
 8004340:	480d      	ldr	r0, [pc, #52]	; (8004378 <HAL_TIM_MspPostInit+0xb4>)
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8004342:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Pin = M1_PWM_WL_Pin;
 8004344:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004348:	e9cd 4506 	strd	r4, r5, [sp, #24]
    HAL_GPIO_Init(M1_PWM_WL_GPIO_Port, &GPIO_InitStruct);
 800434c:	f001 fc22 	bl	8005b94 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin|M1_PWM_VL_Pin;
 8004350:	f44f 52b8 	mov.w	r2, #5888	; 0x1700
 8004354:	2302      	movs	r3, #2
 8004356:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800435a:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800435c:	2306      	movs	r3, #6
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800435e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin|M1_PWM_VL_Pin;
 8004362:	e9cd 4506 	strd	r4, r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8004366:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004368:	f001 fc14 	bl	8005b94 <HAL_GPIO_Init>
}
 800436c:	b00a      	add	sp, #40	; 0x28
 800436e:	bd70      	pop	{r4, r5, r6, pc}
 8004370:	40012c00 	.word	0x40012c00
 8004374:	48000800 	.word	0x48000800
 8004378:	48000400 	.word	0x48000400

0800437c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800437c:	b570      	push	{r4, r5, r6, lr}
 800437e:	4604      	mov	r4, r0
 8004380:	b098      	sub	sp, #96	; 0x60
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004382:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004384:	2244      	movs	r2, #68	; 0x44
 8004386:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004388:	e9cd 1102 	strd	r1, r1, [sp, #8]
 800438c:	e9cd 1104 	strd	r1, r1, [sp, #16]
 8004390:	9106      	str	r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004392:	f005 fc2b 	bl	8009bec <memset>
  if(huart->Instance==USART2)
 8004396:	4b31      	ldr	r3, [pc, #196]	; (800445c <HAL_UART_MspInit+0xe0>)
 8004398:	6822      	ldr	r2, [r4, #0]
 800439a:	429a      	cmp	r2, r3
 800439c:	d001      	beq.n	80043a2 <HAL_UART_MspInit+0x26>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800439e:	b018      	add	sp, #96	; 0x60
 80043a0:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80043a2:	2302      	movs	r3, #2
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80043a4:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80043a6:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80043a8:	f002 f9a2 	bl	80066f0 <HAL_RCCEx_PeriphCLKConfig>
 80043ac:	2800      	cmp	r0, #0
 80043ae:	d14b      	bne.n	8004448 <HAL_UART_MspInit+0xcc>
    __HAL_RCC_USART2_CLK_ENABLE();
 80043b0:	4b2b      	ldr	r3, [pc, #172]	; (8004460 <HAL_UART_MspInit+0xe4>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80043b2:	482c      	ldr	r0, [pc, #176]	; (8004464 <HAL_UART_MspInit+0xe8>)
    __HAL_RCC_USART2_CLK_ENABLE();
 80043b4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    hdma_usart2_rx.Instance = DMA1_Channel1;
 80043b6:	4e2c      	ldr	r6, [pc, #176]	; (8004468 <HAL_UART_MspInit+0xec>)
    __HAL_RCC_USART2_CLK_ENABLE();
 80043b8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80043bc:	659a      	str	r2, [r3, #88]	; 0x58
 80043be:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80043c0:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80043c4:	9200      	str	r2, [sp, #0]
 80043c6:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80043c8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80043ca:	f042 0202 	orr.w	r2, r2, #2
 80043ce:	64da      	str	r2, [r3, #76]	; 0x4c
 80043d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043d2:	f003 0302 	and.w	r3, r3, #2
 80043d6:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 80043d8:	2218      	movs	r2, #24
 80043da:	2302      	movs	r3, #2
 80043dc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80043e0:	2200      	movs	r2, #0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80043e2:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 80043e4:	2300      	movs	r3, #0
 80043e6:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80043ea:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80043ec:	2307      	movs	r3, #7
 80043ee:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80043f0:	f001 fbd0 	bl	8005b94 <HAL_GPIO_Init>
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 80043f4:	491d      	ldr	r1, [pc, #116]	; (800446c <HAL_UART_MspInit+0xf0>)
 80043f6:	221a      	movs	r2, #26
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80043f8:	2300      	movs	r3, #0
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 80043fa:	e9c6 1200 	strd	r1, r2, [r6]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80043fe:	4630      	mov	r0, r6
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004400:	2280      	movs	r2, #128	; 0x80
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004402:	e9c6 3302 	strd	r3, r3, [r6, #8]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004406:	e9c6 2304 	strd	r2, r3, [r6, #16]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800440a:	e9c6 3306 	strd	r3, r3, [r6, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800440e:	6233      	str	r3, [r6, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004410:	f001 fb2a 	bl	8005a68 <HAL_DMA_Init>
 8004414:	b9f0      	cbnz	r0, 8004454 <HAL_UART_MspInit+0xd8>
    hdma_usart2_tx.Instance = DMA1_Channel2;
 8004416:	4d16      	ldr	r5, [pc, #88]	; (8004470 <HAL_UART_MspInit+0xf4>)
 8004418:	4916      	ldr	r1, [pc, #88]	; (8004474 <HAL_UART_MspInit+0xf8>)
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800441a:	67e6      	str	r6, [r4, #124]	; 0x7c
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 800441c:	221b      	movs	r2, #27
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800441e:	2300      	movs	r3, #0
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8004420:	e9c5 1200 	strd	r1, r2, [r5]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004424:	4628      	mov	r0, r5
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004426:	2110      	movs	r1, #16
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004428:	2280      	movs	r2, #128	; 0x80
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800442a:	e9c5 1302 	strd	r1, r3, [r5, #8]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800442e:	e9c5 3305 	strd	r3, r3, [r5, #20]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004432:	e9c5 3307 	strd	r3, r3, [r5, #28]
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8004436:	62b4      	str	r4, [r6, #40]	; 0x28
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004438:	612a      	str	r2, [r5, #16]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800443a:	f001 fb15 	bl	8005a68 <HAL_DMA_Init>
 800443e:	b930      	cbnz	r0, 800444e <HAL_UART_MspInit+0xd2>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8004440:	67a5      	str	r5, [r4, #120]	; 0x78
 8004442:	62ac      	str	r4, [r5, #40]	; 0x28
}
 8004444:	b018      	add	sp, #96	; 0x60
 8004446:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8004448:	f7fc ff34 	bl	80012b4 <Error_Handler>
 800444c:	e7b0      	b.n	80043b0 <HAL_UART_MspInit+0x34>
      Error_Handler();
 800444e:	f7fc ff31 	bl	80012b4 <Error_Handler>
 8004452:	e7f5      	b.n	8004440 <HAL_UART_MspInit+0xc4>
      Error_Handler();
 8004454:	f7fc ff2e 	bl	80012b4 <Error_Handler>
 8004458:	e7dd      	b.n	8004416 <HAL_UART_MspInit+0x9a>
 800445a:	bf00      	nop
 800445c:	40004400 	.word	0x40004400
 8004460:	40021000 	.word	0x40021000
 8004464:	48000400 	.word	0x48000400
 8004468:	2000066c 	.word	0x2000066c
 800446c:	40020008 	.word	0x40020008
 8004470:	200006cc 	.word	0x200006cc
 8004474:	4002001c 	.word	0x4002001c

08004478 <ADC1_2_IRQHandler>:
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOS);
 8004478:	4b02      	ldr	r3, [pc, #8]	; (8004484 <ADC1_2_IRQHandler+0xc>)
 800447a:	2240      	movs	r2, #64	; 0x40
 800447c:	601a      	str	r2, [r3, #0]
  /* USER CODE END ADC1_2_IRQn 0 */

    /* Clear Flags M1 */
    LL_ADC_ClearFlag_JEOS(ADC2);

  (void)TSK_HighFrequencyTask();
 800447e:	f7fd bc57 	b.w	8001d30 <TSK_HighFrequencyTask>
 8004482:	bf00      	nop
 8004484:	50000100 	.word	0x50000100

08004488 <TIM1_UP_TIM16_IRQHandler>:
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8004488:	4b03      	ldr	r3, [pc, #12]	; (8004498 <TIM1_UP_TIM16_IRQHandler+0x10>)
 /* USER CODE BEGIN TIMx_UP_M1_IRQn 0 */

 /* USER CODE END  TIMx_UP_M1_IRQn 0 */

  LL_TIM_ClearFlag_UPDATE(TIM1);
  (void)R3_2_TIMx_UP_IRQHandler(&PWM_Handle_M1);
 800448a:	4804      	ldr	r0, [pc, #16]	; (800449c <TIM1_UP_TIM16_IRQHandler+0x14>)
 800448c:	f06f 0201 	mvn.w	r2, #1
 8004490:	611a      	str	r2, [r3, #16]
 8004492:	f004 baf9 	b.w	8008a88 <R3_2_TIMx_UP_IRQHandler>
 8004496:	bf00      	nop
 8004498:	40012c00 	.word	0x40012c00
 800449c:	200000b4 	.word	0x200000b4

080044a0 <TIM1_BRK_TIM15_IRQHandler>:

 /* USER CODE END  TIMx_UP_M1_IRQn 1 */
}

void TIMx_BRK_M1_IRQHandler(void)
{
 80044a0:	b508      	push	{r3, lr}
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK(TIM_TypeDef *TIMx)
{
  return ((READ_BIT(TIMx->SR, TIM_SR_BIF) == (TIM_SR_BIF)) ? 1UL : 0UL);
 80044a2:	4b0c      	ldr	r3, [pc, #48]	; (80044d4 <TIM1_BRK_TIM15_IRQHandler+0x34>)
 80044a4:	691a      	ldr	r2, [r3, #16]
 80044a6:	0612      	lsls	r2, r2, #24
 80044a8:	d505      	bpl.n	80044b6 <TIM1_BRK_TIM15_IRQHandler+0x16>
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 80044aa:	f06f 0280 	mvn.w	r2, #128	; 0x80
    /* Nothing to do */
  }
  else
  {
    LL_TIM_ClearFlag_BRK(TIM1);
    PWMC_OCP_Handler(&PWM_Handle_M1._Super);
 80044ae:	480a      	ldr	r0, [pc, #40]	; (80044d8 <TIM1_BRK_TIM15_IRQHandler+0x38>)
 80044b0:	611a      	str	r2, [r3, #16]
 80044b2:	f7fe f99f 	bl	80027f4 <PWMC_OCP_Handler>
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK2(TIM_TypeDef *TIMx)
{
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 80044b6:	4907      	ldr	r1, [pc, #28]	; (80044d4 <TIM1_BRK_TIM15_IRQHandler+0x34>)
 80044b8:	690b      	ldr	r3, [r1, #16]
 80044ba:	05db      	lsls	r3, r3, #23
 80044bc:	d505      	bpl.n	80044ca <TIM1_BRK_TIM15_IRQHandler+0x2a>
  WRITE_REG(TIMx->SR, ~(TIM_SR_B2IF));
 80044be:	f46f 7380 	mvn.w	r3, #256	; 0x100
    /* Nothing to do */
  }
  else
  {
    LL_TIM_ClearFlag_BRK2(TIM1);
    PWMC_OVP_Handler(&PWM_Handle_M1._Super, TIM1);
 80044c2:	4805      	ldr	r0, [pc, #20]	; (80044d8 <TIM1_BRK_TIM15_IRQHandler+0x38>)
 80044c4:	610b      	str	r3, [r1, #16]
 80044c6:	f7fe f9b5 	bl	8002834 <PWMC_OVP_Handler>
  MC_Scheduler();

  /* USER CODE BEGIN TIMx_BRK_M1_IRQn 1 */

  /* USER CODE END TIMx_BRK_M1_IRQn 1 */
}
 80044ca:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  MC_Scheduler();
 80044ce:	f7fd bbe9 	b.w	8001ca4 <MC_Scheduler>
 80044d2:	bf00      	nop
 80044d4:	40012c00 	.word	0x40012c00
 80044d8:	200000b4 	.word	0x200000b4

080044dc <DMA1_Channel1_IRQHandler>:
}

//cstat !MISRAC2012-Rule-8.13
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
  return ((NULL == DMAx) ? 0U : ((READ_BIT(DMAx->ISR,
 80044dc:	4b04      	ldr	r3, [pc, #16]	; (80044f0 <DMA1_Channel1_IRQHandler+0x14>)
 80044de:	681a      	ldr	r2, [r3, #0]
 80044e0:	0792      	lsls	r2, r2, #30
 80044e2:	d400      	bmi.n	80044e6 <DMA1_Channel1_IRQHandler+0xa>
  }
  /* USER CODE BEGIN DMA1_Channel1_IRQHandler 1 */

  /* USER CODE BEGIN DMA1_Channel1_IRQHandler 1 */

}
 80044e4:	4770      	bx	lr
    WRITE_REG (DMAx->IFCR, DMA_IFCR_CTCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2));
 80044e6:	2202      	movs	r2, #2
    ASPEP_HWDataReceivedIT (&aspepOverUartA);
 80044e8:	4802      	ldr	r0, [pc, #8]	; (80044f4 <DMA1_Channel1_IRQHandler+0x18>)
 80044ea:	605a      	str	r2, [r3, #4]
 80044ec:	f7fc bb4c 	b.w	8000b88 <ASPEP_HWDataReceivedIT>
 80044f0:	40020000 	.word	0x40020000
 80044f4:	2000044c 	.word	0x2000044c

080044f8 <USART2_IRQHandler>:
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 80044f8:	4b42      	ldr	r3, [pc, #264]	; (8004604 <USART2_IRQHandler+0x10c>)
 80044fa:	69da      	ldr	r2, [r3, #28]
 80044fc:	0652      	lsls	r2, r2, #25
  * @brief  This function handles USART interrupt request.
  * @param  None
  */
//cstat !MISRAC2012-Rule-8.4
void USART2_IRQHandler(void)
{
 80044fe:	b510      	push	{r4, lr}
 8004500:	d509      	bpl.n	8004516 <USART2_IRQHandler+0x1e>
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8004502:	4941      	ldr	r1, [pc, #260]	; (8004608 <USART2_IRQHandler+0x110>)
    /* Disable the DMA channel to prepare the next chunck of data */
    LL_DMA_DisableChannel(DMA_TX_A, DMACH_TX_A);
    LL_USART_ClearFlag_TC (USARTA);
    /* Data Sent by UART */
    /* Need to free the buffer, and to check pending transfer */
    ASPEP_HWDataTransmittedIT (&aspepOverUartA);
 8004504:	4841      	ldr	r0, [pc, #260]	; (800460c <USART2_IRQHandler+0x114>)
 8004506:	69ca      	ldr	r2, [r1, #28]
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_TC(USART_TypeDef *USARTx)
{
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8004508:	2440      	movs	r4, #64	; 0x40
 800450a:	f022 0201 	bic.w	r2, r2, #1
 800450e:	61ca      	str	r2, [r1, #28]
 8004510:	621c      	str	r4, [r3, #32]
 8004512:	f7fc f98d 	bl	8000830 <ASPEP_HWDataTransmittedIT>
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 8004516:	4b3b      	ldr	r3, [pc, #236]	; (8004604 <USART2_IRQHandler+0x10c>)
 8004518:	69d8      	ldr	r0, [r3, #28]
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 800451a:	69da      	ldr	r2, [r3, #28]
  return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
 800451c:	69d9      	ldr	r1, [r3, #28]
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_ERROR(USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->CR3, USART_CR3_EIE) == (USART_CR3_EIE)) ? 1UL : 0UL);
 800451e:	689c      	ldr	r4, [r3, #8]
 8004520:	07e4      	lsls	r4, r4, #31
 8004522:	d526      	bpl.n	8004572 <USART2_IRQHandler+0x7a>
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 8004524:	f002 0202 	and.w	r2, r2, #2
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 8004528:	f000 0008 	and.w	r0, r0, #8
  feFlag = LL_USART_IsActiveFlag_FE(USARTA);
  neFlag = LL_USART_IsActiveFlag_NE(USARTA);
  errorMask = LL_USART_IsEnabledIT_ERROR(USARTA);

  flags = ((oreFlag | feFlag | neFlag) & errorMask);
  if (0U == flags)
 800452c:	4302      	orrs	r2, r0
  return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
 800452e:	f001 0104 	and.w	r1, r1, #4
 8004532:	430a      	orrs	r2, r1
 8004534:	d01d      	beq.n	8004572 <USART2_IRQHandler+0x7a>
  {
    /* Nothing to do */
  }
  else
  { /* Stopping the debugger will generate an OverRun error */
    WRITE_REG(USARTA->ICR, USART_ICR_FECF|USART_ICR_ORECF|USART_ICR_NECF);
 8004536:	220e      	movs	r2, #14
 8004538:	621a      	str	r2, [r3, #32]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800453a:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 800453e:	f502 6381 	add.w	r3, r2, #1032	; 0x408
 8004542:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_EIE);
 8004546:	f023 0301 	bic.w	r3, r3, #1
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800454a:	f502 6081 	add.w	r0, r2, #1032	; 0x408
 800454e:	e840 3100 	strex	r1, r3, [r0]
 8004552:	2900      	cmp	r1, #0
 8004554:	d1f3      	bne.n	800453e <USART2_IRQHandler+0x46>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004556:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 800455a:	f502 6380 	add.w	r3, r2, #1024	; 0x400
 800455e:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8004562:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004566:	f502 6080 	add.w	r0, r2, #1024	; 0x400
 800456a:	e840 3100 	strex	r1, r3, [r0]
 800456e:	2900      	cmp	r1, #0
 8004570:	d1f3      	bne.n	800455a <USART2_IRQHandler+0x62>
  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
 8004572:	4b24      	ldr	r3, [pc, #144]	; (8004604 <USART2_IRQHandler+0x10c>)
 8004574:	69da      	ldr	r2, [r3, #28]
 8004576:	06d2      	lsls	r2, r2, #27
 8004578:	d541      	bpl.n	80045fe <USART2_IRQHandler+0x106>
  return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	06db      	lsls	r3, r3, #27
 800457e:	d53f      	bpl.n	8004600 <USART2_IRQHandler+0x108>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004580:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8004584:	f502 6380 	add.w	r3, r2, #1024	; 0x400
 8004588:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 800458c:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004590:	f502 6080 	add.w	r0, r2, #1024	; 0x400
 8004594:	e840 3100 	strex	r1, r3, [r0]
 8004598:	2900      	cmp	r1, #0
 800459a:	d1f3      	bne.n	8004584 <USART2_IRQHandler+0x8c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800459c:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80045a0:	f502 6381 	add.w	r3, r2, #1032	; 0x408
 80045a4:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
 80045a8:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045ac:	f502 6081 	add.w	r0, r2, #1032	; 0x408
 80045b0:	e840 3100 	strex	r1, r3, [r0]
 80045b4:	2900      	cmp	r1, #0
 80045b6:	d1f3      	bne.n	80045a0 <USART2_IRQHandler+0xa8>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045b8:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80045bc:	f502 6381 	add.w	r3, r2, #1032	; 0x408
 80045c0:	e853 3f00 	ldrex	r3, [r3]
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableDMAReq_RX(USART_TypeDef *USARTx)
{
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_DMAR);
 80045c4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045c8:	f502 6081 	add.w	r0, r2, #1032	; 0x408
 80045cc:	e840 3100 	strex	r1, r3, [r0]
 80045d0:	2900      	cmp	r1, #0
 80045d2:	d1f3      	bne.n	80045bc <USART2_IRQHandler+0xc4>
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 80045d4:	4b0b      	ldr	r3, [pc, #44]	; (8004604 <USART2_IRQHandler+0x10c>)
 80045d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045d8:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80045dc:	f502 6381 	add.w	r3, r2, #1032	; 0x408
 80045e0:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 80045e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045e8:	f502 6081 	add.w	r0, r2, #1032	; 0x408
 80045ec:	e840 3100 	strex	r1, r3, [r0]
 80045f0:	2900      	cmp	r1, #0
 80045f2:	d1f3      	bne.n	80045dc <USART2_IRQHandler+0xe4>
  }

  /* USER CODE BEGIN USART2_IRQHandler 1 */

  /* USER CODE END USART2_IRQHandler 1 */
}
 80045f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    ASPEP_HWDMAReset (&aspepOverUartA);
 80045f8:	4804      	ldr	r0, [pc, #16]	; (800460c <USART2_IRQHandler+0x114>)
 80045fa:	f7fc bb13 	b.w	8000c24 <ASPEP_HWDMAReset>
  return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
 80045fe:	681b      	ldr	r3, [r3, #0]
}
 8004600:	bd10      	pop	{r4, pc}
 8004602:	bf00      	nop
 8004604:	40004400 	.word	0x40004400
 8004608:	40020000 	.word	0x40020000
 800460c:	2000044c 	.word	0x2000044c

08004610 <HardFault_Handler>:
/**
  * @brief  This function handles Hard Fault exception.
  * @param  None
  */
void HardFault_Handler(void)
{
 8004610:	b508      	push	{r3, lr}
 /* USER CODE BEGIN HardFault_IRQn 0 */

 /* USER CODE END HardFault_IRQn 0 */
  TSK_HardwareFaultTask();
 8004612:	f7fd fcd1 	bl	8001fb8 <TSK_HardwareFaultTask>

  /* Go to infinite loop when Hard Fault exception occurs */
  while (true)
 8004616:	e7fe      	b.n	8004616 <HardFault_Handler+0x6>

08004618 <SysTick_Handler>:
 /* USER CODE END HardFault_IRQn 1 */

}

void SysTick_Handler(void)
{
 8004618:	b510      	push	{r4, lr}
#ifdef MC_HAL_IS_USED
static uint8_t SystickDividerCounter = SYSTICK_DIVIDER;
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  if (SystickDividerCounter == SYSTICK_DIVIDER)
 800461a:	4c0a      	ldr	r4, [pc, #40]	; (8004644 <SysTick_Handler+0x2c>)
 800461c:	7823      	ldrb	r3, [r4, #0]
 800461e:	2b02      	cmp	r3, #2
 8004620:	d006      	beq.n	8004630 <SysTick_Handler+0x18>
  {
    HAL_IncTick();
    HAL_SYSTICK_IRQHandler();
    SystickDividerCounter = 0;
  }
  SystickDividerCounter ++;
 8004622:	3301      	adds	r3, #1
 8004624:	b2db      	uxtb	r3, r3
 8004626:	7023      	strb	r3, [r4, #0]
  /* USER CODE END SysTick_IRQn 1 */
    MC_RunMotorControlTasks();

  /* USER CODE BEGIN SysTick_IRQn 2 */
  /* USER CODE END SysTick_IRQn 2 */
}
 8004628:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    MC_RunMotorControlTasks();
 800462c:	f7fd bcb8 	b.w	8001fa0 <MC_RunMotorControlTasks>
    HAL_IncTick();
 8004630:	f000 f8ea 	bl	8004808 <HAL_IncTick>
    HAL_SYSTICK_IRQHandler();
 8004634:	f001 f912 	bl	800585c <HAL_SYSTICK_IRQHandler>
 8004638:	2301      	movs	r3, #1
  SystickDividerCounter ++;
 800463a:	7023      	strb	r3, [r4, #0]
}
 800463c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    MC_RunMotorControlTasks();
 8004640:	f7fd bcae 	b.w	8001fa0 <MC_RunMotorControlTasks>
 8004644:	200004c0 	.word	0x200004c0

08004648 <EXTI15_10_IRQHandler>:
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval @note This bit is set when the selected edge event arrives on the interrupt
  */
__STATIC_INLINE uint32_t LL_EXTI_ReadFlag_0_31(uint32_t ExtiLine)
{
  return (uint32_t)(READ_BIT(EXTI->PR1, ExtiLine));
 8004648:	4b04      	ldr	r3, [pc, #16]	; (800465c <EXTI15_10_IRQHandler+0x14>)
 800464a:	695a      	ldr	r2, [r3, #20]
  * @brief  This function handles Button IRQ on PIN PC10.
  */
void EXTI15_10_IRQHandler (void)
{
  /* USER CODE BEGIN START_STOP_BTN */
  if (0U == LL_EXTI_ReadFlag_0_31(LL_EXTI_LINE_10))
 800464c:	0552      	lsls	r2, r2, #21
 800464e:	d400      	bmi.n	8004652 <EXTI15_10_IRQHandler+0xa>
  {
    LL_EXTI_ClearFlag_0_31 (LL_EXTI_LINE_10);
    (void)UI_HandleStartStopButton_cb ();
  }

}
 8004650:	4770      	bx	lr
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
  WRITE_REG(EXTI->PR1, ExtiLine);
 8004652:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004656:	615a      	str	r2, [r3, #20]
    (void)UI_HandleStartStopButton_cb ();
 8004658:	f7fd bcbe 	b.w	8001fd8 <UI_HandleStartStopButton_cb>
 800465c:	40010400 	.word	0x40010400

08004660 <UASPEP_INIT>:
  }
  else
  {
#endif
    /* Enable DMA UART */
    LL_USART_ClearFlag_TC(pHandle->USARTx);
 8004660:	6802      	ldr	r2, [r0, #0]
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8004662:	2340      	movs	r3, #64	; 0x40
{
 8004664:	b470      	push	{r4, r5, r6}
 8004666:	6213      	str	r3, [r2, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004668:	e852 3f00 	ldrex	r3, [r2]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TCIE);
 800466c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004670:	e842 3100 	strex	r1, r3, [r2]
 8004674:	2900      	cmp	r1, #0
 8004676:	d1f7      	bne.n	8004668 <UASPEP_INIT+0x8>
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 8004678:	f102 0108 	add.w	r1, r2, #8
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800467c:	e851 3f00 	ldrex	r3, [r1]
 8004680:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004684:	e841 3400 	strex	r4, r3, [r1]
 8004688:	2c00      	cmp	r4, #0
 800468a:	d1f7      	bne.n	800467c <UASPEP_INIT+0x1c>
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphAddress)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, PeriphAddress);
 800468c:	6901      	ldr	r1, [r0, #16]
 800468e:	4e17      	ldr	r6, [pc, #92]	; (80046ec <UASPEP_INIT+0x8c>)
 8004690:	6883      	ldr	r3, [r0, #8]
 8004692:	5c74      	ldrb	r4, [r6, r1]
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_TCIE);
 8004694:	6845      	ldr	r5, [r0, #4]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, PeriphAddress);
 8004696:	4423      	add	r3, r4
    LL_USART_EnableDMAReq_TX(pHandle->USARTx);

    /* Write the USART_TDR register address in the DMA control register to configure it as
     * the destination of the transfer */
    //cstat !MISRAC2012-Rule-11.4
    LL_DMA_SetPeriphAddress(pHandle->txDMA, pHandle->txChannel, (uint32_t)&pHandle->USARTx->TDR);
 8004698:	f102 0128 	add.w	r1, r2, #40	; 0x28
 800469c:	6099      	str	r1, [r3, #8]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_TCIE);
 800469e:	68c3      	ldr	r3, [r0, #12]
 80046a0:	5cf1      	ldrb	r1, [r6, r3]
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 80046a2:	2340      	movs	r3, #64	; 0x40
 80046a4:	6213      	str	r3, [r2, #32]
 80046a6:	586b      	ldr	r3, [r5, r1]
 80046a8:	f043 0302 	orr.w	r3, r3, #2
 80046ac:	506b      	str	r3, [r5, r1]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
 80046ae:	f102 0108 	add.w	r1, r2, #8
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046b2:	e851 3f00 	ldrex	r3, [r1]
 80046b6:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046ba:	e841 3400 	strex	r4, r3, [r1]
 80046be:	2c00      	cmp	r4, #0
 80046c0:	d1f7      	bne.n	80046b2 <UASPEP_INIT+0x52>
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, PeriphAddress);
 80046c2:	68c3      	ldr	r3, [r0, #12]
 80046c4:	5cf0      	ldrb	r0, [r6, r3]
 80046c6:	4405      	add	r5, r0
    LL_USART_EnableIT_ERROR(pHandle->USARTx);

    /* Write the USART_RDR register address in the DMA control register to configure it as
     * the source of the transfer */
    //cstat !MISRAC2012-Rule-11.4
    LL_DMA_SetPeriphAddress(pHandle->rxDMA, pHandle->rxChannel, (uint32_t)&pHandle->USARTx->RDR);
 80046c8:	f102 0124 	add.w	r1, r2, #36	; 0x24
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 80046cc:	2340      	movs	r3, #64	; 0x40
 80046ce:	60a9      	str	r1, [r5, #8]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 80046d0:	f102 0108 	add.w	r1, r2, #8
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 80046d4:	6213      	str	r3, [r2, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046d6:	e851 3f00 	ldrex	r3, [r1]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 80046da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046de:	e841 3200 	strex	r2, r3, [r1]
 80046e2:	2a00      	cmp	r2, #0
 80046e4:	d1f7      	bne.n	80046d6 <UASPEP_INIT+0x76>
}
 80046e6:	bc70      	pop	{r4, r5, r6}
 80046e8:	4770      	bx	lr
 80046ea:	bf00      	nop
 80046ec:	08009f48 	.word	0x08009f48

080046f0 <UASPEP_SEND_PACKET>:
  * @param  pHWHandle Hardware components chosen for communication
  * @param  data Data to be transmitted to controller
  * @param  length Length of the data to be transmitted
  */
bool UASPEP_SEND_PACKET(void *pHWHandle, void *data, uint16_t length)
{
 80046f0:	b430      	push	{r4, r5}
  return ((READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 80046f2:	6903      	ldr	r3, [r0, #16]
 80046f4:	4d0b      	ldr	r5, [pc, #44]	; (8004724 <UASPEP_SEND_PACKET+0x34>)
 80046f6:	6884      	ldr	r4, [r0, #8]
 80046f8:	5ceb      	ldrb	r3, [r5, r3]
 80046fa:	58e5      	ldr	r5, [r4, r3]
                    DMA_CCR_EN) == (DMA_CCR_EN)) ? 1UL : 0UL);
 80046fc:	07ed      	lsls	r5, r5, #31
  return ((READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 80046fe:	eb04 0003 	add.w	r0, r4, r3
                    DMA_CCR_EN) == (DMA_CCR_EN)) ? 1UL : 0UL);
 8004702:	d40b      	bmi.n	800471c <UASPEP_SEND_PACKET+0x2c>
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, MemoryAddress);
 8004704:	60c1      	str	r1, [r0, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 8004706:	6841      	ldr	r1, [r0, #4]
 8004708:	0c09      	lsrs	r1, r1, #16
 800470a:	0409      	lsls	r1, r1, #16
 800470c:	430a      	orrs	r2, r1
 800470e:	6042      	str	r2, [r0, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8004710:	58e2      	ldr	r2, [r4, r3]
  {
    //cstat !MISRAC2012-Rule-11.4 !MISRAC2012-Rule-11.6
    LL_DMA_SetMemoryAddress(pHandle->txDMA, pHandle->txChannel, (uint32_t)data);
    LL_DMA_SetDataLength(pHandle->txDMA, pHandle->txChannel, length);
    LL_DMA_EnableChannel(pHandle->txDMA, pHandle->txChannel);
    result = true;
 8004712:	2001      	movs	r0, #1
 8004714:	4302      	orrs	r2, r0
 8004716:	50e2      	str	r2, [r4, r3]
  else
  {
    result = false;
  }
  return (result);
}
 8004718:	bc30      	pop	{r4, r5}
 800471a:	4770      	bx	lr
    result = false;
 800471c:	2000      	movs	r0, #0
}
 800471e:	bc30      	pop	{r4, r5}
 8004720:	4770      	bx	lr
 8004722:	bf00      	nop
 8004724:	08009f48 	.word	0x08009f48

08004728 <UASPEP_RECEIVE_BUFFER>:
  * @param  pHWHandle Hardware components chosen for communication
  * @param  buffer Buffer which will receive the communicated data
  * @param  length Length of the received data
  */
void UASPEP_RECEIVE_BUFFER(void *pHWHandle, void* buffer, uint16_t length)
{
 8004728:	b430      	push	{r4, r5}
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 800472a:	68c3      	ldr	r3, [r0, #12]
 800472c:	4d0b      	ldr	r5, [pc, #44]	; (800475c <UASPEP_RECEIVE_BUFFER+0x34>)
 800472e:	6844      	ldr	r4, [r0, #4]
 8004730:	5ce8      	ldrb	r0, [r5, r3]
 8004732:	5823      	ldr	r3, [r4, r0]
 8004734:	eb04 0c00 	add.w	ip, r4, r0
 8004738:	f023 0301 	bic.w	r3, r3, #1
 800473c:	5023      	str	r3, [r4, r0]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, MemoryAddress);
 800473e:	f8cc 100c 	str.w	r1, [ip, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 8004742:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8004746:	0c1b      	lsrs	r3, r3, #16
 8004748:	041b      	lsls	r3, r3, #16
 800474a:	431a      	orrs	r2, r3
 800474c:	f8cc 2004 	str.w	r2, [ip, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8004750:	5823      	ldr	r3, [r4, r0]
 8004752:	f043 0301 	orr.w	r3, r3, #1
 8004756:	5023      	str	r3, [r4, r0]
  //cstat !MISRAC2012-Rule-11.4 !MISRAC2012-Rule-11.6
  LL_DMA_SetMemoryAddress(pHandle->rxDMA, pHandle->rxChannel, (uint32_t)buffer);
  LL_DMA_SetDataLength(pHandle->rxDMA, pHandle->rxChannel, length);

  LL_DMA_EnableChannel(pHandle->rxDMA, pHandle->rxChannel);
}
 8004758:	bc30      	pop	{r4, r5}
 800475a:	4770      	bx	lr
 800475c:	08009f48 	.word	0x08009f48

08004760 <UASPEP_IDLE_ENABLE>:
  * @param  pHandle Handler of the current instance of the UASPEP component
  */
void UASPEP_IDLE_ENABLE(void *pHWHandle)
{
  UASPEP_Handle_t *pHandle = (UASPEP_Handle_t *)pHWHandle; //cstat !MISRAC2012-Rule-11.5
  LL_USART_ClearFlag_IDLE(pHandle->USARTx);
 8004760:	6802      	ldr	r2, [r0, #0]
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 8004762:	2310      	movs	r3, #16
 8004764:	6213      	str	r3, [r2, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004766:	e852 3f00 	ldrex	r3, [r2]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 800476a:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800476e:	e842 3100 	strex	r1, r3, [r2]
 8004772:	2900      	cmp	r1, #0
 8004774:	d1f7      	bne.n	8004766 <UASPEP_IDLE_ENABLE+0x6>
  LL_USART_EnableIT_IDLE(pHandle->USARTx);
}
 8004776:	4770      	bx	lr

08004778 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004778:	4a03      	ldr	r2, [pc, #12]	; (8004788 <SystemInit+0x10>)
 800477a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800477e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004782:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004786:	4770      	bx	lr
 8004788:	e000ed00 	.word	0xe000ed00

0800478c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800478c:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 800478e:	4b0f      	ldr	r3, [pc, #60]	; (80047cc <HAL_InitTick+0x40>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	b90b      	cbnz	r3, 8004798 <HAL_InitTick+0xc>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8004794:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8004796:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8004798:	490d      	ldr	r1, [pc, #52]	; (80047d0 <HAL_InitTick+0x44>)
 800479a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800479e:	4605      	mov	r5, r0
 80047a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80047a4:	6808      	ldr	r0, [r1, #0]
 80047a6:	fbb0 f0f3 	udiv	r0, r0, r3
 80047aa:	f001 f83b 	bl	8005824 <HAL_SYSTICK_Config>
 80047ae:	4604      	mov	r4, r0
 80047b0:	2800      	cmp	r0, #0
 80047b2:	d1ef      	bne.n	8004794 <HAL_InitTick+0x8>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80047b4:	2d0f      	cmp	r5, #15
 80047b6:	d8ed      	bhi.n	8004794 <HAL_InitTick+0x8>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80047b8:	4602      	mov	r2, r0
 80047ba:	4629      	mov	r1, r5
 80047bc:	f04f 30ff 	mov.w	r0, #4294967295
 80047c0:	f000 ffe4 	bl	800578c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80047c4:	4b03      	ldr	r3, [pc, #12]	; (80047d4 <HAL_InitTick+0x48>)
 80047c6:	4620      	mov	r0, r4
 80047c8:	601d      	str	r5, [r3, #0]
}
 80047ca:	bd38      	pop	{r3, r4, r5, pc}
 80047cc:	200004c8 	.word	0x200004c8
 80047d0:	200004c4 	.word	0x200004c4
 80047d4:	200004cc 	.word	0x200004cc

080047d8 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80047d8:	4a0a      	ldr	r2, [pc, #40]	; (8004804 <HAL_Init+0x2c>)
 80047da:	6813      	ldr	r3, [r2, #0]
 80047dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
{
 80047e0:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80047e2:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80047e4:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80047e6:	f000 ffbf 	bl	8005768 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80047ea:	2004      	movs	r0, #4
 80047ec:	f7ff ffce 	bl	800478c <HAL_InitTick>
 80047f0:	b110      	cbz	r0, 80047f8 <HAL_Init+0x20>
    status = HAL_ERROR;
 80047f2:	2401      	movs	r4, #1
}
 80047f4:	4620      	mov	r0, r4
 80047f6:	bd10      	pop	{r4, pc}
 80047f8:	4604      	mov	r4, r0
    HAL_MspInit();
 80047fa:	f7ff fb73 	bl	8003ee4 <HAL_MspInit>
}
 80047fe:	4620      	mov	r0, r4
 8004800:	bd10      	pop	{r4, pc}
 8004802:	bf00      	nop
 8004804:	40022000 	.word	0x40022000

08004808 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8004808:	4a03      	ldr	r2, [pc, #12]	; (8004818 <HAL_IncTick+0x10>)
 800480a:	4904      	ldr	r1, [pc, #16]	; (800481c <HAL_IncTick+0x14>)
 800480c:	6813      	ldr	r3, [r2, #0]
 800480e:	6809      	ldr	r1, [r1, #0]
 8004810:	440b      	add	r3, r1
 8004812:	6013      	str	r3, [r2, #0]
}
 8004814:	4770      	bx	lr
 8004816:	bf00      	nop
 8004818:	20001b14 	.word	0x20001b14
 800481c:	200004c8 	.word	0x200004c8

08004820 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8004820:	4b01      	ldr	r3, [pc, #4]	; (8004828 <HAL_GetTick+0x8>)
 8004822:	6818      	ldr	r0, [r3, #0]
}
 8004824:	4770      	bx	lr
 8004826:	bf00      	nop
 8004828:	20001b14 	.word	0x20001b14

0800482c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800482c:	b538      	push	{r3, r4, r5, lr}
 800482e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8004830:	f7ff fff6 	bl	8004820 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004834:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8004836:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8004838:	d002      	beq.n	8004840 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 800483a:	4b04      	ldr	r3, [pc, #16]	; (800484c <HAL_Delay+0x20>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004840:	f7ff ffee 	bl	8004820 <HAL_GetTick>
 8004844:	1b43      	subs	r3, r0, r5
 8004846:	42a3      	cmp	r3, r4
 8004848:	d3fa      	bcc.n	8004840 <HAL_Delay+0x14>
  {
  }
}
 800484a:	bd38      	pop	{r3, r4, r5, pc}
 800484c:	200004c8 	.word	0x200004c8

08004850 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004850:	b530      	push	{r4, r5, lr}
 8004852:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8004854:	2300      	movs	r3, #0
 8004856:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8004858:	2800      	cmp	r0, #0
 800485a:	f000 80c9 	beq.w	80049f0 <HAL_ADC_Init+0x1a0>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800485e:	6dc5      	ldr	r5, [r0, #92]	; 0x5c
 8004860:	4604      	mov	r4, r0
 8004862:	2d00      	cmp	r5, #0
 8004864:	f000 8092 	beq.w	800498c <HAL_ADC_Init+0x13c>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004868:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800486a:	6893      	ldr	r3, [r2, #8]
 800486c:	009b      	lsls	r3, r3, #2
 800486e:	d505      	bpl.n	800487c <HAL_ADC_Init+0x2c>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004870:	6893      	ldr	r3, [r2, #8]
 8004872:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8004876:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800487a:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800487c:	6893      	ldr	r3, [r2, #8]
 800487e:	00dd      	lsls	r5, r3, #3
 8004880:	d419      	bmi.n	80048b6 <HAL_ADC_Init+0x66>
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004882:	4b70      	ldr	r3, [pc, #448]	; (8004a44 <HAL_ADC_Init+0x1f4>)
 8004884:	4870      	ldr	r0, [pc, #448]	; (8004a48 <HAL_ADC_Init+0x1f8>)
 8004886:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8004888:	6891      	ldr	r1, [r2, #8]
 800488a:	099b      	lsrs	r3, r3, #6
 800488c:	fba0 0303 	umull	r0, r3, r0, r3
 8004890:	f021 4110 	bic.w	r1, r1, #2415919104	; 0x90000000
 8004894:	099b      	lsrs	r3, r3, #6
 8004896:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 800489a:	3301      	adds	r3, #1
 800489c:	005b      	lsls	r3, r3, #1
 800489e:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 80048a2:	6091      	str	r1, [r2, #8]
 80048a4:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80048a6:	9b01      	ldr	r3, [sp, #4]
 80048a8:	b12b      	cbz	r3, 80048b6 <HAL_ADC_Init+0x66>
    {
      wait_loop_index--;
 80048aa:	9b01      	ldr	r3, [sp, #4]
 80048ac:	3b01      	subs	r3, #1
 80048ae:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80048b0:	9b01      	ldr	r3, [sp, #4]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d1f9      	bne.n	80048aa <HAL_ADC_Init+0x5a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80048b6:	6893      	ldr	r3, [r2, #8]
 80048b8:	00d8      	lsls	r0, r3, #3
 80048ba:	d459      	bmi.n	8004970 <HAL_ADC_Init+0x120>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80048bc:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80048be:	f043 0310 	orr.w	r3, r3, #16
 80048c2:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80048c4:	6e23      	ldr	r3, [r4, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 80048c6:	2001      	movs	r0, #1
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80048c8:	4303      	orrs	r3, r0
 80048ca:	6623      	str	r3, [r4, #96]	; 0x60
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80048cc:	6893      	ldr	r3, [r2, #8]
 80048ce:	f013 0f04 	tst.w	r3, #4
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80048d2:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80048d4:	d153      	bne.n	800497e <HAL_ADC_Init+0x12e>
 80048d6:	06d9      	lsls	r1, r3, #27
 80048d8:	d451      	bmi.n	800497e <HAL_ADC_Init+0x12e>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80048da:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80048dc:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80048e0:	f043 0302 	orr.w	r3, r3, #2
 80048e4:	65e3      	str	r3, [r4, #92]	; 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80048e6:	6893      	ldr	r3, [r2, #8]
 80048e8:	07db      	lsls	r3, r3, #31
 80048ea:	d40e      	bmi.n	800490a <HAL_ADC_Init+0xba>
 80048ec:	4b57      	ldr	r3, [pc, #348]	; (8004a4c <HAL_ADC_Init+0x1fc>)
 80048ee:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
 80048f2:	6889      	ldr	r1, [r1, #8]
 80048f4:	689b      	ldr	r3, [r3, #8]
 80048f6:	430b      	orrs	r3, r1
 80048f8:	07dd      	lsls	r5, r3, #31
 80048fa:	d406      	bmi.n	800490a <HAL_ADC_Init+0xba>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80048fc:	4954      	ldr	r1, [pc, #336]	; (8004a50 <HAL_ADC_Init+0x200>)
 80048fe:	6865      	ldr	r5, [r4, #4]
 8004900:	688b      	ldr	r3, [r1, #8]
 8004902:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8004906:	432b      	orrs	r3, r5
 8004908:	608b      	str	r3, [r1, #8]
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                hadc->Init.Overrun                                                     |
                hadc->Init.DataAlign                                                   |
 800490a:	68e5      	ldr	r5, [r4, #12]
 800490c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
                hadc->Init.Resolution                                                  |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800490e:	f894 1024 	ldrb.w	r1, [r4, #36]	; 0x24
                hadc->Init.DataAlign                                                   |
 8004912:	432b      	orrs	r3, r5
 8004914:	68a5      	ldr	r5, [r4, #8]
 8004916:	432b      	orrs	r3, r5
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004918:	7f65      	ldrb	r5, [r4, #29]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800491a:	2901      	cmp	r1, #1
                hadc->Init.DataAlign                                                   |
 800491c:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004920:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004924:	d05f      	beq.n	80049e6 <HAL_ADC_Init+0x196>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004926:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8004928:	b121      	cbz	r1, 8004934 <HAL_ADC_Init+0xe4>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                  | hadc->Init.ExternalTrigConvEdge
 800492a:	6b25      	ldr	r5, [r4, #48]	; 0x30
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800492c:	f401 7178 	and.w	r1, r1, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8004930:	4329      	orrs	r1, r5
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004932:	430b      	orrs	r3, r1
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004934:	68d5      	ldr	r5, [r2, #12]
 8004936:	4947      	ldr	r1, [pc, #284]	; (8004a54 <HAL_ADC_Init+0x204>)
 8004938:	4029      	ands	r1, r5
 800493a:	4319      	orrs	r1, r3
 800493c:	60d1      	str	r1, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800493e:	6913      	ldr	r3, [r2, #16]
 8004940:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004942:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8004946:	430b      	orrs	r3, r1
 8004948:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800494a:	6893      	ldr	r3, [r2, #8]
 800494c:	0759      	lsls	r1, r3, #29
 800494e:	d523      	bpl.n	8004998 <HAL_ADC_Init+0x148>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004950:	6893      	ldr	r3, [r2, #8]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004952:	6963      	ldr	r3, [r4, #20]
 8004954:	2b01      	cmp	r3, #1
 8004956:	d04e      	beq.n	80049f6 <HAL_ADC_Init+0x1a6>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004958:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800495a:	f023 030f 	bic.w	r3, r3, #15
 800495e:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004960:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004962:	f023 0303 	bic.w	r3, r3, #3
 8004966:	f043 0301 	orr.w	r3, r3, #1
 800496a:	65e3      	str	r3, [r4, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 800496c:	b003      	add	sp, #12
 800496e:	bd30      	pop	{r4, r5, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004970:	6893      	ldr	r3, [r2, #8]
 8004972:	f013 0f04 	tst.w	r3, #4
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004976:	f04f 0000 	mov.w	r0, #0
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800497a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800497c:	d0ab      	beq.n	80048d6 <HAL_ADC_Init+0x86>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800497e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
 8004980:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004982:	f043 0310 	orr.w	r3, r3, #16
 8004986:	65e3      	str	r3, [r4, #92]	; 0x5c
}
 8004988:	b003      	add	sp, #12
 800498a:	bd30      	pop	{r4, r5, pc}
    HAL_ADC_MspInit(hadc);
 800498c:	f7ff facc 	bl	8003f28 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8004990:	6625      	str	r5, [r4, #96]	; 0x60
    hadc->Lock = HAL_UNLOCKED;
 8004992:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
 8004996:	e767      	b.n	8004868 <HAL_ADC_Init+0x18>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004998:	6893      	ldr	r3, [r2, #8]
 800499a:	071b      	lsls	r3, r3, #28
 800499c:	d4d9      	bmi.n	8004952 <HAL_ADC_Init+0x102>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800499e:	68d1      	ldr	r1, [r2, #12]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80049a0:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80049a4:	7f25      	ldrb	r5, [r4, #28]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80049a6:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80049aa:	005b      	lsls	r3, r3, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80049ac:	f021 0102 	bic.w	r1, r1, #2
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80049b0:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80049b4:	430b      	orrs	r3, r1
      if (hadc->Init.GainCompensation != 0UL)
 80049b6:	6921      	ldr	r1, [r4, #16]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80049b8:	60d3      	str	r3, [r2, #12]
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80049ba:	6913      	ldr	r3, [r2, #16]
      if (hadc->Init.GainCompensation != 0UL)
 80049bc:	bb19      	cbnz	r1, 8004a06 <HAL_ADC_Init+0x1b6>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80049be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80049c2:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80049c4:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 80049c8:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80049cc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80049d0:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      if (hadc->Init.OversamplingMode == ENABLE)
 80049d4:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 80049d8:	2b01      	cmp	r3, #1
 80049da:	d021      	beq.n	8004a20 <HAL_ADC_Init+0x1d0>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80049dc:	6913      	ldr	r3, [r2, #16]
 80049de:	f023 0301 	bic.w	r3, r3, #1
 80049e2:	6113      	str	r3, [r2, #16]
 80049e4:	e7b5      	b.n	8004952 <HAL_ADC_Init+0x102>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80049e6:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80049e8:	3901      	subs	r1, #1
 80049ea:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 80049ee:	e79a      	b.n	8004926 <HAL_ADC_Init+0xd6>
    return HAL_ERROR;
 80049f0:	2001      	movs	r0, #1
}
 80049f2:	b003      	add	sp, #12
 80049f4:	bd30      	pop	{r4, r5, pc}
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80049f6:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80049f8:	6a23      	ldr	r3, [r4, #32]
 80049fa:	f021 010f 	bic.w	r1, r1, #15
 80049fe:	3b01      	subs	r3, #1
 8004a00:	430b      	orrs	r3, r1
 8004a02:	6313      	str	r3, [r2, #48]	; 0x30
 8004a04:	e7ac      	b.n	8004960 <HAL_ADC_Init+0x110>
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004a06:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a0a:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8004a0c:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 8004a10:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004a14:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004a18:	430b      	orrs	r3, r1
 8004a1a:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8004a1e:	e7d9      	b.n	80049d4 <HAL_ADC_Init+0x184>
        MODIFY_REG(hadc->Instance->CFGR2,
 8004a20:	6911      	ldr	r1, [r2, #16]
 8004a22:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8004a24:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 8004a26:	f421 61ff 	bic.w	r1, r1, #2040	; 0x7f8
 8004a2a:	f021 0104 	bic.w	r1, r1, #4
 8004a2e:	432b      	orrs	r3, r5
 8004a30:	430b      	orrs	r3, r1
 8004a32:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8004a34:	430b      	orrs	r3, r1
 8004a36:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8004a38:	430b      	orrs	r3, r1
 8004a3a:	f043 0301 	orr.w	r3, r3, #1
 8004a3e:	6113      	str	r3, [r2, #16]
 8004a40:	e787      	b.n	8004952 <HAL_ADC_Init+0x102>
 8004a42:	bf00      	nop
 8004a44:	200004c4 	.word	0x200004c4
 8004a48:	053e2d63 	.word	0x053e2d63
 8004a4c:	50000100 	.word	0x50000100
 8004a50:	50000300 	.word	0x50000300
 8004a54:	fff04007 	.word	0xfff04007

08004a58 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004a58:	b5f0      	push	{r4, r5, r6, r7, lr}
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004a5a:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
{
 8004a5e:	b083      	sub	sp, #12
 8004a60:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8004a62:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0UL;
 8004a64:	f04f 0000 	mov.w	r0, #0
 8004a68:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 8004a6a:	f000 8141 	beq.w	8004cf0 <HAL_ADC_ConfigChannel+0x298>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004a6e:	681c      	ldr	r4, [r3, #0]
  __HAL_LOCK(hadc);
 8004a70:	2001      	movs	r0, #1
 8004a72:	f883 0058 	strb.w	r0, [r3, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004a76:	68a2      	ldr	r2, [r4, #8]
 8004a78:	0756      	lsls	r6, r2, #29
 8004a7a:	d44c      	bmi.n	8004b16 <HAL_ADC_ConfigChannel+0xbe>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8004a7c:	6848      	ldr	r0, [r1, #4]
  MODIFY_REG(*preg,
 8004a7e:	680a      	ldr	r2, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8004a80:	ea4f 1c90 	mov.w	ip, r0, lsr #6
 8004a84:	f00c 0c0c 	and.w	ip, ip, #12
 8004a88:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  MODIFY_REG(*preg,
 8004a8c:	f000 001f 	and.w	r0, r0, #31
 8004a90:	f85e 500c 	ldr.w	r5, [lr, ip]
 8004a94:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8004a98:	261f      	movs	r6, #31
 8004a9a:	4082      	lsls	r2, r0
 8004a9c:	fa06 f000 	lsl.w	r0, r6, r0
 8004aa0:	ea25 0000 	bic.w	r0, r5, r0
 8004aa4:	4302      	orrs	r2, r0
 8004aa6:	f84e 200c 	str.w	r2, [lr, ip]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004aaa:	68a2      	ldr	r2, [r4, #8]
 8004aac:	0755      	lsls	r5, r2, #29
 8004aae:	d543      	bpl.n	8004b38 <HAL_ADC_ConfigChannel+0xe0>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004ab0:	68a2      	ldr	r2, [r4, #8]
 8004ab2:	6808      	ldr	r0, [r1, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004ab4:	68a2      	ldr	r2, [r4, #8]
 8004ab6:	f012 0f01 	tst.w	r2, #1
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8004aba:	4602      	mov	r2, r0
 8004abc:	d10c      	bne.n	8004ad8 <HAL_ADC_ConfigChannel+0x80>
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8004abe:	4dbf      	ldr	r5, [pc, #764]	; (8004dbc <HAL_ADC_ConfigChannel+0x364>)
 8004ac0:	68ce      	ldr	r6, [r1, #12]
 8004ac2:	42ae      	cmp	r6, r5
 8004ac4:	f000 80bc 	beq.w	8004c40 <HAL_ADC_ConfigChannel+0x1e8>
    CLEAR_BIT(ADCx->DIFSEL,
 8004ac8:	f8d4 10b0 	ldr.w	r1, [r4, #176]	; 0xb0
 8004acc:	f3c0 0012 	ubfx	r0, r0, #0, #19
 8004ad0:	ea21 0100 	bic.w	r1, r1, r0
 8004ad4:	f8c4 10b0 	str.w	r1, [r4, #176]	; 0xb0
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004ad8:	49b9      	ldr	r1, [pc, #740]	; (8004dc0 <HAL_ADC_ConfigChannel+0x368>)
 8004ada:	420a      	tst	r2, r1
 8004adc:	d02a      	beq.n	8004b34 <HAL_ADC_ConfigChannel+0xdc>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8004ade:	49b9      	ldr	r1, [pc, #740]	; (8004dc4 <HAL_ADC_ConfigChannel+0x36c>)
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8004ae0:	4db9      	ldr	r5, [pc, #740]	; (8004dc8 <HAL_ADC_ConfigChannel+0x370>)
 8004ae2:	6888      	ldr	r0, [r1, #8]
 8004ae4:	42aa      	cmp	r2, r5
 8004ae6:	f000 76e0 	and.w	r6, r0, #29360128	; 0x1c00000
 8004aea:	d01d      	beq.n	8004b28 <HAL_ADC_ConfigChannel+0xd0>
 8004aec:	4db7      	ldr	r5, [pc, #732]	; (8004dcc <HAL_ADC_ConfigChannel+0x374>)
 8004aee:	42aa      	cmp	r2, r5
 8004af0:	d01a      	beq.n	8004b28 <HAL_ADC_ConfigChannel+0xd0>
          {
            wait_loop_index--;
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004af2:	4db7      	ldr	r5, [pc, #732]	; (8004dd0 <HAL_ADC_ConfigChannel+0x378>)
 8004af4:	42aa      	cmp	r2, r5
 8004af6:	f040 812d 	bne.w	8004d54 <HAL_ADC_ConfigChannel+0x2fc>
 8004afa:	f010 7080 	ands.w	r0, r0, #16777216	; 0x1000000
 8004afe:	d119      	bne.n	8004b34 <HAL_ADC_ConfigChannel+0xdc>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004b00:	4ab4      	ldr	r2, [pc, #720]	; (8004dd4 <HAL_ADC_ConfigChannel+0x37c>)
 8004b02:	4294      	cmp	r4, r2
 8004b04:	d016      	beq.n	8004b34 <HAL_ADC_ConfigChannel+0xdc>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004b06:	688a      	ldr	r2, [r1, #8]
 8004b08:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8004b0c:	4332      	orrs	r2, r6
 8004b0e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8004b12:	608a      	str	r2, [r1, #8]
}
 8004b14:	e003      	b.n	8004b1e <HAL_ADC_ConfigChannel+0xc6>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004b16:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004b18:	f042 0220 	orr.w	r2, r2, #32
 8004b1c:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004b1e:	2200      	movs	r2, #0
 8004b20:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
}
 8004b24:	b003      	add	sp, #12
 8004b26:	bdf0      	pop	{r4, r5, r6, r7, pc}
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004b28:	0202      	lsls	r2, r0, #8
 8004b2a:	d403      	bmi.n	8004b34 <HAL_ADC_ConfigChannel+0xdc>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004b2c:	f1b4 4fa0 	cmp.w	r4, #1342177280	; 0x50000000
 8004b30:	f000 80f1 	beq.w	8004d16 <HAL_ADC_ConfigChannel+0x2be>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004b34:	2000      	movs	r0, #0
 8004b36:	e7f2      	b.n	8004b1e <HAL_ADC_ConfigChannel+0xc6>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004b38:	68a2      	ldr	r2, [r4, #8]
 8004b3a:	0710      	lsls	r0, r2, #28
 8004b3c:	d47e      	bmi.n	8004c3c <HAL_ADC_ConfigChannel+0x1e4>
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004b3e:	688a      	ldr	r2, [r1, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004b40:	680d      	ldr	r5, [r1, #0]
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004b42:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8004b46:	f000 8119 	beq.w	8004d7c <HAL_ADC_ConfigChannel+0x324>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004b4a:	0dee      	lsrs	r6, r5, #23
 8004b4c:	f104 0c14 	add.w	ip, r4, #20
 8004b50:	f006 0604 	and.w	r6, r6, #4
  MODIFY_REG(*preg,
 8004b54:	f3c5 5504 	ubfx	r5, r5, #20, #5
 8004b58:	f85c 0006 	ldr.w	r0, [ip, r6]
 8004b5c:	2707      	movs	r7, #7
 8004b5e:	40aa      	lsls	r2, r5
 8004b60:	fa07 f505 	lsl.w	r5, r7, r5
 8004b64:	ea20 0005 	bic.w	r0, r0, r5
 8004b68:	4302      	orrs	r2, r0
 8004b6a:	f84c 2006 	str.w	r2, [ip, r6]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004b6e:	6962      	ldr	r2, [r4, #20]
 8004b70:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004b74:	6162      	str	r2, [r4, #20]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004b76:	e9d1 5604 	ldrd	r5, r6, [r1, #16]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004b7a:	2d04      	cmp	r5, #4
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004b7c:	68e2      	ldr	r2, [r4, #12]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004b7e:	d02d      	beq.n	8004bdc <HAL_ADC_ConfigChannel+0x184>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004b80:	f104 0060 	add.w	r0, r4, #96	; 0x60
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004b84:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8004b88:	0052      	lsls	r2, r2, #1
  MODIFY_REG(*preg,
 8004b8a:	f850 c025 	ldr.w	ip, [r0, r5, lsl #2]
 8004b8e:	4f92      	ldr	r7, [pc, #584]	; (8004dd8 <HAL_ADC_ConfigChannel+0x380>)
 8004b90:	4096      	lsls	r6, r2
 8004b92:	680a      	ldr	r2, [r1, #0]
 8004b94:	ea0c 0707 	and.w	r7, ip, r7
 8004b98:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8004b9c:	433a      	orrs	r2, r7
 8004b9e:	4332      	orrs	r2, r6
 8004ba0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004ba4:	f840 2025 	str.w	r2, [r0, r5, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004ba8:	690d      	ldr	r5, [r1, #16]
  MODIFY_REG(*preg,
 8004baa:	698e      	ldr	r6, [r1, #24]
 8004bac:	f850 2025 	ldr.w	r2, [r0, r5, lsl #2]
 8004bb0:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8004bb4:	4332      	orrs	r2, r6
 8004bb6:	f840 2025 	str.w	r2, [r0, r5, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004bba:	690e      	ldr	r6, [r1, #16]
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8004bbc:	7f0d      	ldrb	r5, [r1, #28]
  MODIFY_REG(*preg,
 8004bbe:	f850 2026 	ldr.w	r2, [r0, r6, lsl #2]
 8004bc2:	f1a5 0501 	sub.w	r5, r5, #1
 8004bc6:	fab5 f585 	clz	r5, r5
 8004bca:	096d      	lsrs	r5, r5, #5
 8004bcc:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8004bd0:	ea42 6245 	orr.w	r2, r2, r5, lsl #25
 8004bd4:	f840 2026 	str.w	r2, [r0, r6, lsl #2]
 8004bd8:	6808      	ldr	r0, [r1, #0]
}
 8004bda:	e76b      	b.n	8004ab4 <HAL_ADC_ConfigChannel+0x5c>
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004bdc:	6808      	ldr	r0, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004bde:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8004be0:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8004be2:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004be6:	f3c2 6284 	ubfx	r2, r2, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004bea:	2d00      	cmp	r5, #0
 8004bec:	f040 80fc 	bne.w	8004de8 <HAL_ADC_ConfigChannel+0x390>
 8004bf0:	f3c0 6584 	ubfx	r5, r0, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004bf4:	42aa      	cmp	r2, r5
 8004bf6:	f000 8170 	beq.w	8004eda <HAL_ADC_ConfigChannel+0x482>
 8004bfa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004bfc:	6e66      	ldr	r6, [r4, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004bfe:	f104 0260 	add.w	r2, r4, #96	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004c02:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8004c06:	f104 0764 	add.w	r7, r4, #100	; 0x64
 8004c0a:	42ae      	cmp	r6, r5
 8004c0c:	f000 8153 	beq.w	8004eb6 <HAL_ADC_ConfigChannel+0x45e>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004c10:	6896      	ldr	r6, [r2, #8]
 8004c12:	6896      	ldr	r6, [r2, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004c14:	f102 0708 	add.w	r7, r2, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004c18:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8004c1c:	42ae      	cmp	r6, r5
 8004c1e:	f000 8138 	beq.w	8004e92 <HAL_ADC_ConfigChannel+0x43a>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004c22:	68d6      	ldr	r6, [r2, #12]
 8004c24:	68d6      	ldr	r6, [r2, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004c26:	f102 070c 	add.w	r7, r2, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004c2a:	f3c6 6284 	ubfx	r2, r6, #26, #5
 8004c2e:	4295      	cmp	r5, r2
 8004c30:	f47f af40 	bne.w	8004ab4 <HAL_ADC_ConfigChannel+0x5c>
  MODIFY_REG(*preg,
 8004c34:	683a      	ldr	r2, [r7, #0]
 8004c36:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004c3a:	603a      	str	r2, [r7, #0]
 8004c3c:	6808      	ldr	r0, [r1, #0]
}
 8004c3e:	e739      	b.n	8004ab4 <HAL_ADC_ConfigChannel+0x5c>
    SET_BIT(ADCx->DIFSEL,
 8004c40:	f8d4 20b0 	ldr.w	r2, [r4, #176]	; 0xb0
 8004c44:	f3c0 0512 	ubfx	r5, r0, #0, #19
 8004c48:	432a      	orrs	r2, r5
 8004c4a:	f8c4 20b0 	str.w	r2, [r4, #176]	; 0xb0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004c4e:	2d00      	cmp	r5, #0
 8004c50:	d051      	beq.n	8004cf6 <HAL_ADC_ConfigChannel+0x29e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c52:	fa90 f2a0 	rbit	r2, r0
  if (value == 0U)
 8004c56:	2a00      	cmp	r2, #0
 8004c58:	f000 80f7 	beq.w	8004e4a <HAL_ADC_ConfigChannel+0x3f2>
  return __builtin_clz(value);
 8004c5c:	fab2 f282 	clz	r2, r2
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004c60:	3201      	adds	r2, #1
 8004c62:	f002 021f 	and.w	r2, r2, #31
 8004c66:	2a09      	cmp	r2, #9
 8004c68:	f240 80ef 	bls.w	8004e4a <HAL_ADC_ConfigChannel+0x3f2>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c6c:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8004c70:	2d00      	cmp	r5, #0
 8004c72:	f000 814e 	beq.w	8004f12 <HAL_ADC_ConfigChannel+0x4ba>
  return __builtin_clz(value);
 8004c76:	fab5 f585 	clz	r5, r5
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004c7a:	3501      	adds	r5, #1
 8004c7c:	06ad      	lsls	r5, r5, #26
 8004c7e:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c82:	fa90 f2a0 	rbit	r2, r0
  if (value == 0U)
 8004c86:	2a00      	cmp	r2, #0
 8004c88:	f000 8148 	beq.w	8004f1c <HAL_ADC_ConfigChannel+0x4c4>
  return __builtin_clz(value);
 8004c8c:	fab2 f282 	clz	r2, r2
 8004c90:	3201      	adds	r2, #1
 8004c92:	f002 021f 	and.w	r2, r2, #31
 8004c96:	2601      	movs	r6, #1
 8004c98:	fa06 f202 	lsl.w	r2, r6, r2
 8004c9c:	4315      	orrs	r5, r2
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c9e:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8004ca2:	2800      	cmp	r0, #0
 8004ca4:	f000 8138 	beq.w	8004f18 <HAL_ADC_ConfigChannel+0x4c0>
  return __builtin_clz(value);
 8004ca8:	fab0 f080 	clz	r0, r0
 8004cac:	3001      	adds	r0, #1
 8004cae:	f000 001f 	and.w	r0, r0, #31
 8004cb2:	2203      	movs	r2, #3
 8004cb4:	f06f 061d 	mvn.w	r6, #29
 8004cb8:	fb12 6200 	smlabb	r2, r2, r0, r6
 8004cbc:	0512      	lsls	r2, r2, #20
 8004cbe:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004cc2:	432a      	orrs	r2, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004cc4:	0dd5      	lsrs	r5, r2, #23
  MODIFY_REG(*preg,
 8004cc6:	6888      	ldr	r0, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004cc8:	f005 0504 	and.w	r5, r5, #4
 8004ccc:	f104 0614 	add.w	r6, r4, #20
  MODIFY_REG(*preg,
 8004cd0:	f3c2 5204 	ubfx	r2, r2, #20, #5
 8004cd4:	fa00 fc02 	lsl.w	ip, r0, r2
 8004cd8:	f04f 0e07 	mov.w	lr, #7
 8004cdc:	5970      	ldr	r0, [r6, r5]
 8004cde:	fa0e f202 	lsl.w	r2, lr, r2
 8004ce2:	ea20 0202 	bic.w	r2, r0, r2
 8004ce6:	ea42 020c 	orr.w	r2, r2, ip
 8004cea:	5172      	str	r2, [r6, r5]
    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004cec:	680a      	ldr	r2, [r1, #0]
}
 8004cee:	e6f3      	b.n	8004ad8 <HAL_ADC_ConfigChannel+0x80>
  __HAL_LOCK(hadc);
 8004cf0:	2002      	movs	r0, #2
}
 8004cf2:	b003      	add	sp, #12
 8004cf4:	bdf0      	pop	{r4, r5, r6, r7, pc}
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004cf6:	0e82      	lsrs	r2, r0, #26
 8004cf8:	3201      	adds	r2, #1
 8004cfa:	f002 001f 	and.w	r0, r2, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004cfe:	2809      	cmp	r0, #9
 8004d00:	d84e      	bhi.n	8004da0 <HAL_ADC_ConfigChannel+0x348>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004d02:	0695      	lsls	r5, r2, #26
 8004d04:	2201      	movs	r2, #1
 8004d06:	4082      	lsls	r2, r0
 8004d08:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 8004d0c:	4315      	orrs	r5, r2
 8004d0e:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 8004d12:	0512      	lsls	r2, r2, #20
 8004d14:	e7d5      	b.n	8004cc2 <HAL_ADC_ConfigChannel+0x26a>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004d16:	492b      	ldr	r1, [pc, #172]	; (8004dc4 <HAL_ADC_ConfigChannel+0x36c>)
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004d18:	4830      	ldr	r0, [pc, #192]	; (8004ddc <HAL_ADC_ConfigChannel+0x384>)
 8004d1a:	688a      	ldr	r2, [r1, #8]
 8004d1c:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8004d20:	4332      	orrs	r2, r6
 8004d22:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8004d26:	608a      	str	r2, [r1, #8]
 8004d28:	6802      	ldr	r2, [r0, #0]
 8004d2a:	492d      	ldr	r1, [pc, #180]	; (8004de0 <HAL_ADC_ConfigChannel+0x388>)
 8004d2c:	0992      	lsrs	r2, r2, #6
 8004d2e:	fba1 1202 	umull	r1, r2, r1, r2
 8004d32:	0992      	lsrs	r2, r2, #6
 8004d34:	3201      	adds	r2, #1
 8004d36:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8004d3a:	0092      	lsls	r2, r2, #2
 8004d3c:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8004d3e:	9a01      	ldr	r2, [sp, #4]
 8004d40:	2a00      	cmp	r2, #0
 8004d42:	f43f aef7 	beq.w	8004b34 <HAL_ADC_ConfigChannel+0xdc>
            wait_loop_index--;
 8004d46:	9a01      	ldr	r2, [sp, #4]
 8004d48:	3a01      	subs	r2, #1
 8004d4a:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8004d4c:	9a01      	ldr	r2, [sp, #4]
 8004d4e:	2a00      	cmp	r2, #0
 8004d50:	d1f9      	bne.n	8004d46 <HAL_ADC_ConfigChannel+0x2ee>
 8004d52:	e6ef      	b.n	8004b34 <HAL_ADC_ConfigChannel+0xdc>
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8004d54:	4d23      	ldr	r5, [pc, #140]	; (8004de4 <HAL_ADC_ConfigChannel+0x38c>)
 8004d56:	42aa      	cmp	r2, r5
 8004d58:	f47f aeec 	bne.w	8004b34 <HAL_ADC_ConfigChannel+0xdc>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004d5c:	f410 0080 	ands.w	r0, r0, #4194304	; 0x400000
 8004d60:	f47f aee8 	bne.w	8004b34 <HAL_ADC_ConfigChannel+0xdc>
        if (ADC_VREFINT_INSTANCE(hadc))
 8004d64:	4a1b      	ldr	r2, [pc, #108]	; (8004dd4 <HAL_ADC_ConfigChannel+0x37c>)
 8004d66:	4294      	cmp	r4, r2
 8004d68:	f43f aee4 	beq.w	8004b34 <HAL_ADC_ConfigChannel+0xdc>
 8004d6c:	688a      	ldr	r2, [r1, #8]
 8004d6e:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8004d72:	4332      	orrs	r2, r6
 8004d74:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8004d78:	608a      	str	r2, [r1, #8]
}
 8004d7a:	e6d0      	b.n	8004b1e <HAL_ADC_ConfigChannel+0xc6>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004d7c:	0dea      	lsrs	r2, r5, #23
 8004d7e:	f002 0204 	and.w	r2, r2, #4
 8004d82:	f104 0014 	add.w	r0, r4, #20
  MODIFY_REG(*preg,
 8004d86:	f3c5 5504 	ubfx	r5, r5, #20, #5
 8004d8a:	2607      	movs	r6, #7
 8004d8c:	40ae      	lsls	r6, r5
 8004d8e:	5885      	ldr	r5, [r0, r2]
 8004d90:	ea25 0506 	bic.w	r5, r5, r6
 8004d94:	5085      	str	r5, [r0, r2]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004d96:	6962      	ldr	r2, [r4, #20]
 8004d98:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004d9c:	6162      	str	r2, [r4, #20]
}
 8004d9e:	e6ea      	b.n	8004b76 <HAL_ADC_ConfigChannel+0x11e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004da0:	0695      	lsls	r5, r2, #26
 8004da2:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 8004da6:	3a1e      	subs	r2, #30
 8004da8:	2601      	movs	r6, #1
 8004daa:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 8004dae:	0512      	lsls	r2, r2, #20
 8004db0:	fa06 f000 	lsl.w	r0, r6, r0
 8004db4:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8004db8:	4305      	orrs	r5, r0
 8004dba:	e782      	b.n	8004cc2 <HAL_ADC_ConfigChannel+0x26a>
 8004dbc:	407f0000 	.word	0x407f0000
 8004dc0:	80080000 	.word	0x80080000
 8004dc4:	50000300 	.word	0x50000300
 8004dc8:	c3210000 	.word	0xc3210000
 8004dcc:	90c00010 	.word	0x90c00010
 8004dd0:	c7520000 	.word	0xc7520000
 8004dd4:	50000100 	.word	0x50000100
 8004dd8:	03fff000 	.word	0x03fff000
 8004ddc:	200004c4 	.word	0x200004c4
 8004de0:	053e2d63 	.word	0x053e2d63
 8004de4:	cb840000 	.word	0xcb840000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004de8:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8004dec:	b11d      	cbz	r5, 8004df6 <HAL_ADC_ConfigChannel+0x39e>
  return __builtin_clz(value);
 8004dee:	fab5 f585 	clz	r5, r5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004df2:	42aa      	cmp	r2, r5
 8004df4:	d071      	beq.n	8004eda <HAL_ADC_ConfigChannel+0x482>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004df6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004df8:	6e66      	ldr	r6, [r4, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004dfa:	f104 0260 	add.w	r2, r4, #96	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004dfe:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8004e02:	f104 0764 	add.w	r7, r4, #100	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e06:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8004e0a:	b11d      	cbz	r5, 8004e14 <HAL_ADC_ConfigChannel+0x3bc>
  return __builtin_clz(value);
 8004e0c:	fab5 f585 	clz	r5, r5
 8004e10:	42ae      	cmp	r6, r5
 8004e12:	d050      	beq.n	8004eb6 <HAL_ADC_ConfigChannel+0x45e>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004e14:	6895      	ldr	r5, [r2, #8]
 8004e16:	6896      	ldr	r6, [r2, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004e18:	f102 0708 	add.w	r7, r2, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004e1c:	f3c6 6684 	ubfx	r6, r6, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e20:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8004e24:	b11d      	cbz	r5, 8004e2e <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8004e26:	fab5 f585 	clz	r5, r5
 8004e2a:	42ae      	cmp	r6, r5
 8004e2c:	d031      	beq.n	8004e92 <HAL_ADC_ConfigChannel+0x43a>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004e2e:	68d5      	ldr	r5, [r2, #12]
 8004e30:	68d5      	ldr	r5, [r2, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004e32:	f102 070c 	add.w	r7, r2, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004e36:	f3c5 6284 	ubfx	r2, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e3a:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8004e3e:	2d00      	cmp	r5, #0
 8004e40:	f43f ae38 	beq.w	8004ab4 <HAL_ADC_ConfigChannel+0x5c>
  return __builtin_clz(value);
 8004e44:	fab5 f585 	clz	r5, r5
 8004e48:	e6f1      	b.n	8004c2e <HAL_ADC_ConfigChannel+0x1d6>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e4a:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8004e4e:	2d00      	cmp	r5, #0
 8004e50:	d059      	beq.n	8004f06 <HAL_ADC_ConfigChannel+0x4ae>
  return __builtin_clz(value);
 8004e52:	fab5 f585 	clz	r5, r5
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004e56:	3501      	adds	r5, #1
 8004e58:	06ad      	lsls	r5, r5, #26
 8004e5a:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e5e:	fa90 f2a0 	rbit	r2, r0
  if (value == 0U)
 8004e62:	2a00      	cmp	r2, #0
 8004e64:	d04d      	beq.n	8004f02 <HAL_ADC_ConfigChannel+0x4aa>
  return __builtin_clz(value);
 8004e66:	fab2 f282 	clz	r2, r2
 8004e6a:	3201      	adds	r2, #1
 8004e6c:	f002 021f 	and.w	r2, r2, #31
 8004e70:	2601      	movs	r6, #1
 8004e72:	fa06 f202 	lsl.w	r2, r6, r2
 8004e76:	4315      	orrs	r5, r2
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e78:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8004e7c:	2800      	cmp	r0, #0
 8004e7e:	d045      	beq.n	8004f0c <HAL_ADC_ConfigChannel+0x4b4>
  return __builtin_clz(value);
 8004e80:	fab0 f280 	clz	r2, r0
 8004e84:	3201      	adds	r2, #1
 8004e86:	f002 021f 	and.w	r2, r2, #31
 8004e8a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8004e8e:	0512      	lsls	r2, r2, #20
 8004e90:	e717      	b.n	8004cc2 <HAL_ADC_ConfigChannel+0x26a>
  MODIFY_REG(*preg,
 8004e92:	6838      	ldr	r0, [r7, #0]
 8004e94:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004e98:	6038      	str	r0, [r7, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004e9a:	68d0      	ldr	r0, [r2, #12]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004e9c:	6808      	ldr	r0, [r1, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004e9e:	f102 070c 	add.w	r7, r2, #12
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004ea2:	68d2      	ldr	r2, [r2, #12]
 8004ea4:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004ea8:	f3c2 6284 	ubfx	r2, r2, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004eac:	2d00      	cmp	r5, #0
 8004eae:	d1c4      	bne.n	8004e3a <HAL_ADC_ConfigChannel+0x3e2>
 8004eb0:	f3c0 6584 	ubfx	r5, r0, #26, #5
 8004eb4:	e6bb      	b.n	8004c2e <HAL_ADC_ConfigChannel+0x1d6>
  MODIFY_REG(*preg,
 8004eb6:	6838      	ldr	r0, [r7, #0]
 8004eb8:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004ebc:	6038      	str	r0, [r7, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004ebe:	6890      	ldr	r0, [r2, #8]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004ec0:	6808      	ldr	r0, [r1, #0]
 8004ec2:	6896      	ldr	r6, [r2, #8]
 8004ec4:	f3c0 0512 	ubfx	r5, r0, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004ec8:	f102 0708 	add.w	r7, r2, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004ecc:	f3c6 6684 	ubfx	r6, r6, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004ed0:	2d00      	cmp	r5, #0
 8004ed2:	d1a5      	bne.n	8004e20 <HAL_ADC_ConfigChannel+0x3c8>
 8004ed4:	f3c0 6584 	ubfx	r5, r0, #26, #5
 8004ed8:	e6a0      	b.n	8004c1c <HAL_ADC_ConfigChannel+0x1c4>
  MODIFY_REG(*preg,
 8004eda:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8004edc:	4622      	mov	r2, r4
 8004ede:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004ee2:	f842 0f60 	str.w	r0, [r2, #96]!
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004ee6:	6e60      	ldr	r0, [r4, #100]	; 0x64
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004ee8:	6808      	ldr	r0, [r1, #0]
 8004eea:	6e66      	ldr	r6, [r4, #100]	; 0x64
 8004eec:	f3c0 0512 	ubfx	r5, r0, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004ef0:	f104 0764 	add.w	r7, r4, #100	; 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004ef4:	f3c6 6684 	ubfx	r6, r6, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004ef8:	2d00      	cmp	r5, #0
 8004efa:	d184      	bne.n	8004e06 <HAL_ADC_ConfigChannel+0x3ae>
 8004efc:	f3c0 6584 	ubfx	r5, r0, #26, #5
 8004f00:	e683      	b.n	8004c0a <HAL_ADC_ConfigChannel+0x1b2>
 8004f02:	2202      	movs	r2, #2
 8004f04:	e7b7      	b.n	8004e76 <HAL_ADC_ConfigChannel+0x41e>
 8004f06:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 8004f0a:	e7a8      	b.n	8004e5e <HAL_ADC_ConfigChannel+0x406>
 8004f0c:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 8004f10:	e6d7      	b.n	8004cc2 <HAL_ADC_ConfigChannel+0x26a>
 8004f12:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 8004f16:	e6b4      	b.n	8004c82 <HAL_ADC_ConfigChannel+0x22a>
 8004f18:	4a01      	ldr	r2, [pc, #4]	; (8004f20 <HAL_ADC_ConfigChannel+0x4c8>)
 8004f1a:	e6d2      	b.n	8004cc2 <HAL_ADC_ConfigChannel+0x26a>
 8004f1c:	2202      	movs	r2, #2
 8004f1e:	e6bd      	b.n	8004c9c <HAL_ADC_ConfigChannel+0x244>
 8004f20:	fe500000 	.word	0xfe500000

08004f24 <HAL_ADCEx_InjectedConfigChannel>:
  * @param sConfigInjected Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc, ADC_InjectionConfTypeDef *sConfigInjected)
{
 8004f24:	b5f0      	push	{r4, r5, r6, r7, lr}
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004f26:	f890 3058 	ldrb.w	r3, [r0, #88]	; 0x58
{
 8004f2a:	4602      	mov	r2, r0
 8004f2c:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0;
 8004f2e:	2000      	movs	r0, #0
  __HAL_LOCK(hadc);
 8004f30:	2b01      	cmp	r3, #1
  __IO uint32_t wait_loop_index = 0;
 8004f32:	9001      	str	r0, [sp, #4]
  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004f34:	6950      	ldr	r0, [r2, #20]
  __HAL_LOCK(hadc);
 8004f36:	f000 8162 	beq.w	80051fe <HAL_ADCEx_InjectedConfigChannel+0x2da>
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	f882 3058 	strb.w	r3, [r2, #88]	; 0x58
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8004f40:	b1e8      	cbz	r0, 8004f7e <HAL_ADCEx_InjectedConfigChannel+0x5a>
      (sConfigInjected->InjectedNbrOfConversion == 1U))
 8004f42:	6a0b      	ldr	r3, [r1, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8004f44:	2b01      	cmp	r3, #1
 8004f46:	d01a      	beq.n	8004f7e <HAL_ADCEx_InjectedConfigChannel+0x5a>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8004f48:	6e90      	ldr	r0, [r2, #104]	; 0x68
 8004f4a:	2800      	cmp	r0, #0
 8004f4c:	f040 8115 	bne.w	800517a <HAL_ADCEx_InjectedConfigChannel+0x256>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004f50:	6a88      	ldr	r0, [r1, #40]	; 0x28
 8004f52:	2800      	cmp	r0, #0
 8004f54:	f000 821e 	beq.w	8005394 <HAL_ADCEx_InjectedConfigChannel+0x470>
      {
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 8004f58:	1e5e      	subs	r6, r3, #1
 8004f5a:	6acc      	ldr	r4, [r1, #44]	; 0x2c
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8004f5c:	f000 007c 	and.w	r0, r0, #124	; 0x7c
 8004f60:	4330      	orrs	r0, r6
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 8004f62:	ea40 0304 	orr.w	r3, r0, r4
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_JSQR_ContextQueueBeingBuilt &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, sConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 8004f66:	e9d1 4500 	ldrd	r4, r5, [r1]
 8004f6a:	f005 051f 	and.w	r5, r5, #31
 8004f6e:	f3c4 6084 	ubfx	r0, r4, #26, #5
 8004f72:	40a8      	lsls	r0, r5
    hadc->InjectionConfig.ChannelCount--;

    /* 3. tmp_JSQR_ContextQueueBeingBuilt is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8004f74:	4318      	orrs	r0, r3
    hadc->InjectionConfig.ChannelCount--;
 8004f76:	6696      	str	r6, [r2, #104]	; 0x68

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8004f78:	6813      	ldr	r3, [r2, #0]
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8004f7a:	6650      	str	r0, [r2, #100]	; 0x64
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8004f7c:	e005      	b.n	8004f8a <HAL_ADCEx_InjectedConfigChannel+0x66>
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8004f7e:	684b      	ldr	r3, [r1, #4]
 8004f80:	2b09      	cmp	r3, #9
 8004f82:	f000 80e6 	beq.w	8005152 <HAL_ADCEx_InjectedConfigChannel+0x22e>
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 8004f86:	680c      	ldr	r4, [r1, #0]
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8004f88:	6813      	ldr	r3, [r2, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004f8a:	6898      	ldr	r0, [r3, #8]
 8004f8c:	0707      	lsls	r7, r0, #28
 8004f8e:	d410      	bmi.n	8004fb2 <HAL_ADCEx_InjectedConfigChannel+0x8e>
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 8004f90:	f891 0025 	ldrb.w	r0, [r1, #37]	; 0x25
 8004f94:	2800      	cmp	r0, #0
 8004f96:	f040 80d3 	bne.w	8005140 <HAL_ADCEx_InjectedConfigChannel+0x21c>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8004f9a:	f891 0024 	ldrb.w	r0, [r1, #36]	; 0x24
 8004f9e:	68dd      	ldr	r5, [r3, #12]
 8004fa0:	f891 6026 	ldrb.w	r6, [r1, #38]	; 0x26
 8004fa4:	0500      	lsls	r0, r0, #20
 8004fa6:	f425 1540 	bic.w	r5, r5, #3145728	; 0x300000
 8004faa:	ea40 5046 	orr.w	r0, r0, r6, lsl #21
 8004fae:	4328      	orrs	r0, r5
 8004fb0:	60d8      	str	r0, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004fb2:	6898      	ldr	r0, [r3, #8]
 8004fb4:	f010 0004 	ands.w	r0, r0, #4
 8004fb8:	d056      	beq.n	8005068 <HAL_ADCEx_InjectedConfigChannel+0x144>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004fba:	6898      	ldr	r0, [r3, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004fbc:	2000      	movs	r0, #0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004fbe:	689d      	ldr	r5, [r3, #8]
 8004fc0:	07ee      	lsls	r6, r5, #31
 8004fc2:	d40c      	bmi.n	8004fde <HAL_ADCEx_InjectedConfigChannel+0xba>
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8004fc4:	4da9      	ldr	r5, [pc, #676]	; (800526c <HAL_ADCEx_InjectedConfigChannel+0x348>)
 8004fc6:	68ce      	ldr	r6, [r1, #12]
 8004fc8:	42ae      	cmp	r6, r5
 8004fca:	f000 80fb 	beq.w	80051c4 <HAL_ADCEx_InjectedConfigChannel+0x2a0>
    CLEAR_BIT(ADCx->DIFSEL,
 8004fce:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8004fd2:	f3c4 0512 	ubfx	r5, r4, #0, #19
 8004fd6:	ea21 0105 	bic.w	r1, r1, r5
 8004fda:	f8c3 10b0 	str.w	r1, [r3, #176]	; 0xb0
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfigInjected->InjectedChannel))
 8004fde:	49a4      	ldr	r1, [pc, #656]	; (8005270 <HAL_ADCEx_InjectedConfigChannel+0x34c>)
 8004fe0:	420c      	tst	r4, r1
 8004fe2:	d019      	beq.n	8005018 <HAL_ADCEx_InjectedConfigChannel+0xf4>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8004fe4:	4ea3      	ldr	r6, [pc, #652]	; (8005274 <HAL_ADCEx_InjectedConfigChannel+0x350>)
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 8004fe6:	4da4      	ldr	r5, [pc, #656]	; (8005278 <HAL_ADCEx_InjectedConfigChannel+0x354>)
 8004fe8:	68b1      	ldr	r1, [r6, #8]
 8004fea:	42ac      	cmp	r4, r5
 8004fec:	f001 77e0 	and.w	r7, r1, #29360128	; 0x1c00000
 8004ff0:	d017      	beq.n	8005022 <HAL_ADCEx_InjectedConfigChannel+0xfe>
         || (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8004ff2:	4da2      	ldr	r5, [pc, #648]	; (800527c <HAL_ADCEx_InjectedConfigChannel+0x358>)
 8004ff4:	42ac      	cmp	r4, r5
 8004ff6:	d014      	beq.n	8005022 <HAL_ADCEx_InjectedConfigChannel+0xfe>
        {
          wait_loop_index--;
        }
      }
    }
    else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 8004ff8:	4da1      	ldr	r5, [pc, #644]	; (8005280 <HAL_ADCEx_InjectedConfigChannel+0x35c>)
 8004ffa:	42ac      	cmp	r4, r5
 8004ffc:	f040 8106 	bne.w	800520c <HAL_ADCEx_InjectedConfigChannel+0x2e8>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005000:	01cd      	lsls	r5, r1, #7
 8005002:	d409      	bmi.n	8005018 <HAL_ADCEx_InjectedConfigChannel+0xf4>
    {
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005004:	499f      	ldr	r1, [pc, #636]	; (8005284 <HAL_ADCEx_InjectedConfigChannel+0x360>)
 8005006:	428b      	cmp	r3, r1
 8005008:	d006      	beq.n	8005018 <HAL_ADCEx_InjectedConfigChannel+0xf4>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800500a:	68b3      	ldr	r3, [r6, #8]
 800500c:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8005010:	433b      	orrs	r3, r7
 8005012:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005016:	60b3      	str	r3, [r6, #8]
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005018:	2300      	movs	r3, #0
 800501a:	f882 3058 	strb.w	r3, [r2, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
}
 800501e:	b003      	add	sp, #12
 8005020:	bdf0      	pop	{r4, r5, r6, r7, pc}
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005022:	0209      	lsls	r1, r1, #8
 8005024:	d4f8      	bmi.n	8005018 <HAL_ADCEx_InjectedConfigChannel+0xf4>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005026:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800502a:	d1f5      	bne.n	8005018 <HAL_ADCEx_InjectedConfigChannel+0xf4>
 800502c:	4991      	ldr	r1, [pc, #580]	; (8005274 <HAL_ADCEx_InjectedConfigChannel+0x350>)
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 800502e:	4c96      	ldr	r4, [pc, #600]	; (8005288 <HAL_ADCEx_InjectedConfigChannel+0x364>)
 8005030:	688b      	ldr	r3, [r1, #8]
 8005032:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8005036:	433b      	orrs	r3, r7
 8005038:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800503c:	608b      	str	r3, [r1, #8]
 800503e:	6823      	ldr	r3, [r4, #0]
 8005040:	4992      	ldr	r1, [pc, #584]	; (800528c <HAL_ADCEx_InjectedConfigChannel+0x368>)
 8005042:	099b      	lsrs	r3, r3, #6
 8005044:	fba1 1303 	umull	r1, r3, r1, r3
 8005048:	099b      	lsrs	r3, r3, #6
 800504a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800504e:	009b      	lsls	r3, r3, #2
 8005050:	3318      	adds	r3, #24
 8005052:	9301      	str	r3, [sp, #4]
        while (wait_loop_index != 0UL)
 8005054:	9b01      	ldr	r3, [sp, #4]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d0de      	beq.n	8005018 <HAL_ADCEx_InjectedConfigChannel+0xf4>
          wait_loop_index--;
 800505a:	9b01      	ldr	r3, [sp, #4]
 800505c:	3b01      	subs	r3, #1
 800505e:	9301      	str	r3, [sp, #4]
        while (wait_loop_index != 0UL)
 8005060:	9b01      	ldr	r3, [sp, #4]
 8005062:	2b00      	cmp	r3, #0
 8005064:	d1f9      	bne.n	800505a <HAL_ADCEx_InjectedConfigChannel+0x136>
 8005066:	e7d7      	b.n	8005018 <HAL_ADCEx_InjectedConfigChannel+0xf4>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005068:	689d      	ldr	r5, [r3, #8]
 800506a:	f015 0508 	ands.w	r5, r5, #8
 800506e:	d1a6      	bne.n	8004fbe <HAL_ADCEx_InjectedConfigChannel+0x9a>
    if ((sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8005070:	6a88      	ldr	r0, [r1, #40]	; 0x28
 8005072:	2800      	cmp	r0, #0
 8005074:	f040 8097 	bne.w	80051a6 <HAL_ADCEx_InjectedConfigChannel+0x282>
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8005078:	f891 0025 	ldrb.w	r0, [r1, #37]	; 0x25
 800507c:	2801      	cmp	r0, #1
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 800507e:	68d8      	ldr	r0, [r3, #12]
 8005080:	bf0c      	ite	eq
 8005082:	f040 7000 	orreq.w	r0, r0, #33554432	; 0x2000000
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8005086:	f020 7000 	bicne.w	r0, r0, #33554432	; 0x2000000
 800508a:	60d8      	str	r0, [r3, #12]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800508c:	2000      	movs	r0, #0
    if (sConfigInjected->InjecOversamplingMode == ENABLE)
 800508e:	f891 5030 	ldrb.w	r5, [r1, #48]	; 0x30
 8005092:	2d01      	cmp	r5, #1
 8005094:	f000 80df 	beq.w	8005256 <HAL_ADCEx_InjectedConfigChannel+0x332>
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 8005098:	691d      	ldr	r5, [r3, #16]
 800509a:	f025 0502 	bic.w	r5, r5, #2
 800509e:	611d      	str	r5, [r3, #16]
    if (sConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80050a0:	688d      	ldr	r5, [r1, #8]
 80050a2:	f1b5 4f00 	cmp.w	r5, #2147483648	; 0x80000000
 80050a6:	f000 80c4 	beq.w	8005232 <HAL_ADCEx_InjectedConfigChannel+0x30e>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80050aa:	0de6      	lsrs	r6, r4, #23
 80050ac:	f006 0604 	and.w	r6, r6, #4
 80050b0:	f103 0c14 	add.w	ip, r3, #20
  MODIFY_REG(*preg,
 80050b4:	f3c4 5404 	ubfx	r4, r4, #20, #5
 80050b8:	2707      	movs	r7, #7
 80050ba:	40a5      	lsls	r5, r4
 80050bc:	40a7      	lsls	r7, r4
 80050be:	f85c 4006 	ldr.w	r4, [ip, r6]
 80050c2:	ea24 0407 	bic.w	r4, r4, r7
 80050c6:	432c      	orrs	r4, r5
 80050c8:	f84c 4006 	str.w	r4, [ip, r6]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80050cc:	695c      	ldr	r4, [r3, #20]
 80050ce:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 80050d2:	615c      	str	r4, [r3, #20]
    if (sConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 80050d4:	e9d1 6504 	ldrd	r6, r5, [r1, #16]
 80050d8:	2e04      	cmp	r6, #4
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 80050da:	68dc      	ldr	r4, [r3, #12]
    if (sConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 80050dc:	f000 80de 	beq.w	800529c <HAL_ADCEx_InjectedConfigChannel+0x378>
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 80050e0:	f3c4 04c1 	ubfx	r4, r4, #3, #2
 80050e4:	0064      	lsls	r4, r4, #1
 80050e6:	fa05 fc04 	lsl.w	ip, r5, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80050ea:	f103 0560 	add.w	r5, r3, #96	; 0x60
  MODIFY_REG(*preg,
 80050ee:	680c      	ldr	r4, [r1, #0]
 80050f0:	f855 e026 	ldr.w	lr, [r5, r6, lsl #2]
 80050f4:	4f66      	ldr	r7, [pc, #408]	; (8005290 <HAL_ADCEx_InjectedConfigChannel+0x36c>)
 80050f6:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 80050fa:	ea0e 0707 	and.w	r7, lr, r7
 80050fe:	433c      	orrs	r4, r7
 8005100:	ea44 040c 	orr.w	r4, r4, ip
 8005104:	f044 4400 	orr.w	r4, r4, #2147483648	; 0x80000000
 8005108:	f845 4026 	str.w	r4, [r5, r6, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800510c:	690f      	ldr	r7, [r1, #16]
  MODIFY_REG(*preg,
 800510e:	698e      	ldr	r6, [r1, #24]
 8005110:	f855 4027 	ldr.w	r4, [r5, r7, lsl #2]
 8005114:	f024 7480 	bic.w	r4, r4, #16777216	; 0x1000000
 8005118:	4334      	orrs	r4, r6
 800511a:	f845 4027 	str.w	r4, [r5, r7, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800511e:	690f      	ldr	r7, [r1, #16]
      LL_ADC_SetOffsetSaturation(hadc->Instance, sConfigInjected->InjectedOffsetNumber,
 8005120:	7f0e      	ldrb	r6, [r1, #28]
  MODIFY_REG(*preg,
 8005122:	f855 4027 	ldr.w	r4, [r5, r7, lsl #2]
 8005126:	f1a6 0601 	sub.w	r6, r6, #1
 800512a:	fab6 f686 	clz	r6, r6
 800512e:	0976      	lsrs	r6, r6, #5
 8005130:	f024 7400 	bic.w	r4, r4, #33554432	; 0x2000000
 8005134:	ea44 6446 	orr.w	r4, r4, r6, lsl #25
 8005138:	f845 4027 	str.w	r4, [r5, r7, lsl #2]
    LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSingleDiff);
 800513c:	680c      	ldr	r4, [r1, #0]
}
 800513e:	e73e      	b.n	8004fbe <HAL_ADCEx_InjectedConfigChannel+0x9a>
      MODIFY_REG(hadc->Instance->CFGR,
 8005140:	68d8      	ldr	r0, [r3, #12]
 8005142:	f891 5026 	ldrb.w	r5, [r1, #38]	; 0x26
 8005146:	f420 1040 	bic.w	r0, r0, #3145728	; 0x300000
 800514a:	ea40 5045 	orr.w	r0, r0, r5, lsl #21
 800514e:	60d8      	str	r0, [r3, #12]
 8005150:	e72f      	b.n	8004fb2 <HAL_ADCEx_InjectedConfigChannel+0x8e>
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8005152:	6a8b      	ldr	r3, [r1, #40]	; 0x28
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8005154:	680c      	ldr	r4, [r1, #0]
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8005156:	2b00      	cmp	r3, #0
 8005158:	d054      	beq.n	8005204 <HAL_ADCEx_InjectedConfigChannel+0x2e0>
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 800515a:	6ac8      	ldr	r0, [r1, #44]	; 0x2c
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 800515c:	f003 037c 	and.w	r3, r3, #124	; 0x7c
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8005160:	0c65      	lsrs	r5, r4, #17
 8005162:	f405 5578 	and.w	r5, r5, #15872	; 0x3e00
 8005166:	4303      	orrs	r3, r0
 8005168:	431d      	orrs	r5, r3
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_JSQR_ContextQueueBeingBuilt);
 800516a:	6813      	ldr	r3, [r2, #0]
 800516c:	4e49      	ldr	r6, [pc, #292]	; (8005294 <HAL_ADCEx_InjectedConfigChannel+0x370>)
 800516e:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8005170:	4030      	ands	r0, r6
 8005172:	4328      	orrs	r0, r5
 8005174:	64d8      	str	r0, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = tmp_JSQR_ContextQueueBeingBuilt;
 8005176:	6655      	str	r5, [r2, #100]	; 0x64
 8005178:	e707      	b.n	8004f8a <HAL_ADCEx_InjectedConfigChannel+0x66>
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 800517a:	680c      	ldr	r4, [r1, #0]
 800517c:	684b      	ldr	r3, [r1, #4]
 800517e:	f3c4 6584 	ubfx	r5, r4, #26, #5
 8005182:	f003 031f 	and.w	r3, r3, #31
 8005186:	409d      	lsls	r5, r3
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8005188:	6e53      	ldr	r3, [r2, #100]	; 0x64
    hadc->InjectionConfig.ChannelCount--;
 800518a:	3801      	subs	r0, #1
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 800518c:	431d      	orrs	r5, r3
    hadc->InjectionConfig.ChannelCount--;
 800518e:	6690      	str	r0, [r2, #104]	; 0x68
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8005190:	6813      	ldr	r3, [r2, #0]
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8005192:	6655      	str	r5, [r2, #100]	; 0x64
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8005194:	2800      	cmp	r0, #0
 8005196:	f47f aef8 	bne.w	8004f8a <HAL_ADCEx_InjectedConfigChannel+0x66>
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 800519a:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 800519c:	4e3d      	ldr	r6, [pc, #244]	; (8005294 <HAL_ADCEx_InjectedConfigChannel+0x370>)
 800519e:	4030      	ands	r0, r6
 80051a0:	4328      	orrs	r0, r5
 80051a2:	64d8      	str	r0, [r3, #76]	; 0x4c
 80051a4:	e6f1      	b.n	8004f8a <HAL_ADCEx_InjectedConfigChannel+0x66>
        || (sConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 80051a6:	6ac8      	ldr	r0, [r1, #44]	; 0x2c
 80051a8:	2800      	cmp	r0, #0
 80051aa:	f43f af65 	beq.w	8005078 <HAL_ADCEx_InjectedConfigChannel+0x154>
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 80051ae:	f891 0025 	ldrb.w	r0, [r1, #37]	; 0x25
 80051b2:	2801      	cmp	r0, #1
 80051b4:	f000 8156 	beq.w	8005464 <HAL_ADCEx_InjectedConfigChannel+0x540>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80051b8:	4628      	mov	r0, r5
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80051ba:	68dd      	ldr	r5, [r3, #12]
 80051bc:	f025 7500 	bic.w	r5, r5, #33554432	; 0x2000000
 80051c0:	60dd      	str	r5, [r3, #12]
 80051c2:	e764      	b.n	800508e <HAL_ADCEx_InjectedConfigChannel+0x16a>
    SET_BIT(ADCx->DIFSEL,
 80051c4:	f8d3 50b0 	ldr.w	r5, [r3, #176]	; 0xb0
 80051c8:	f3c4 0612 	ubfx	r6, r4, #0, #19
 80051cc:	4335      	orrs	r5, r6
 80051ce:	f8c3 50b0 	str.w	r5, [r3, #176]	; 0xb0
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 80051d2:	2e00      	cmp	r6, #0
 80051d4:	f040 80a7 	bne.w	8005326 <HAL_ADCEx_InjectedConfigChannel+0x402>
 80051d8:	0ea4      	lsrs	r4, r4, #26
 80051da:	3401      	adds	r4, #1
 80051dc:	f004 0c1f 	and.w	ip, r4, #31
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80051e0:	f1bc 0f09 	cmp.w	ip, #9
 80051e4:	f200 80d9 	bhi.w	800539a <HAL_ADCEx_InjectedConfigChannel+0x476>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 80051e8:	06a5      	lsls	r5, r4, #26
 80051ea:	2401      	movs	r4, #1
 80051ec:	fa04 f40c 	lsl.w	r4, r4, ip
 80051f0:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 80051f4:	4325      	orrs	r5, r4
 80051f6:	eb0c 044c 	add.w	r4, ip, ip, lsl #1
 80051fa:	0524      	lsls	r4, r4, #20
 80051fc:	e0da      	b.n	80053b4 <HAL_ADCEx_InjectedConfigChannel+0x490>
  __HAL_LOCK(hadc);
 80051fe:	2002      	movs	r0, #2
}
 8005200:	b003      	add	sp, #12
 8005202:	bdf0      	pop	{r4, r5, r6, r7, pc}
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 8005204:	0c65      	lsrs	r5, r4, #17
 8005206:	f405 5578 	and.w	r5, r5, #15872	; 0x3e00
 800520a:	e7ae      	b.n	800516a <HAL_ADCEx_InjectedConfigChannel+0x246>
    else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 800520c:	4d22      	ldr	r5, [pc, #136]	; (8005298 <HAL_ADCEx_InjectedConfigChannel+0x374>)
 800520e:	42ac      	cmp	r4, r5
 8005210:	f47f af02 	bne.w	8005018 <HAL_ADCEx_InjectedConfigChannel+0xf4>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005214:	024c      	lsls	r4, r1, #9
 8005216:	f53f aeff 	bmi.w	8005018 <HAL_ADCEx_InjectedConfigChannel+0xf4>
      if (ADC_VREFINT_INSTANCE(hadc))
 800521a:	491a      	ldr	r1, [pc, #104]	; (8005284 <HAL_ADCEx_InjectedConfigChannel+0x360>)
 800521c:	428b      	cmp	r3, r1
 800521e:	f43f aefb 	beq.w	8005018 <HAL_ADCEx_InjectedConfigChannel+0xf4>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8005222:	68b3      	ldr	r3, [r6, #8]
 8005224:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8005228:	433b      	orrs	r3, r7
 800522a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800522e:	60b3      	str	r3, [r6, #8]
}
 8005230:	e6f2      	b.n	8005018 <HAL_ADCEx_InjectedConfigChannel+0xf4>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8005232:	0de5      	lsrs	r5, r4, #23
  MODIFY_REG(*preg,
 8005234:	f3c4 5604 	ubfx	r6, r4, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8005238:	f005 0504 	and.w	r5, r5, #4
 800523c:	f103 0414 	add.w	r4, r3, #20
  MODIFY_REG(*preg,
 8005240:	2707      	movs	r7, #7
 8005242:	40b7      	lsls	r7, r6
 8005244:	5966      	ldr	r6, [r4, r5]
 8005246:	ea26 0607 	bic.w	r6, r6, r7
 800524a:	5166      	str	r6, [r4, r5]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800524c:	695c      	ldr	r4, [r3, #20]
 800524e:	f044 4400 	orr.w	r4, r4, #2147483648	; 0x80000000
 8005252:	615c      	str	r4, [r3, #20]
}
 8005254:	e73e      	b.n	80050d4 <HAL_ADCEx_InjectedConfigChannel+0x1b0>
      MODIFY_REG(hadc->Instance->CFGR2,
 8005256:	e9d1 570d 	ldrd	r5, r7, [r1, #52]	; 0x34
 800525a:	691e      	ldr	r6, [r3, #16]
 800525c:	433d      	orrs	r5, r7
 800525e:	f426 76ff 	bic.w	r6, r6, #510	; 0x1fe
 8005262:	4335      	orrs	r5, r6
 8005264:	f045 0502 	orr.w	r5, r5, #2
 8005268:	611d      	str	r5, [r3, #16]
 800526a:	e719      	b.n	80050a0 <HAL_ADCEx_InjectedConfigChannel+0x17c>
 800526c:	407f0000 	.word	0x407f0000
 8005270:	80080000 	.word	0x80080000
 8005274:	50000300 	.word	0x50000300
 8005278:	c3210000 	.word	0xc3210000
 800527c:	90c00010 	.word	0x90c00010
 8005280:	c7520000 	.word	0xc7520000
 8005284:	50000100 	.word	0x50000100
 8005288:	200004c4 	.word	0x200004c4
 800528c:	053e2d63 	.word	0x053e2d63
 8005290:	03fff000 	.word	0x03fff000
 8005294:	04104000 	.word	0x04104000
 8005298:	cb840000 	.word	0xcb840000
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800529c:	6e1c      	ldr	r4, [r3, #96]	; 0x60
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 800529e:	680c      	ldr	r4, [r1, #0]
 80052a0:	6e1d      	ldr	r5, [r3, #96]	; 0x60
 80052a2:	f3c4 0612 	ubfx	r6, r4, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80052a6:	f3c5 6584 	ubfx	r5, r5, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80052aa:	2e00      	cmp	r6, #0
 80052ac:	f000 809a 	beq.w	80053e4 <HAL_ADCEx_InjectedConfigChannel+0x4c0>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052b0:	fa94 f6a4 	rbit	r6, r4
  if (value == 0U)
 80052b4:	b126      	cbz	r6, 80052c0 <HAL_ADCEx_InjectedConfigChannel+0x39c>
  return __builtin_clz(value);
 80052b6:	fab6 f686 	clz	r6, r6
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80052ba:	42b5      	cmp	r5, r6
 80052bc:	f000 80d7 	beq.w	800546e <HAL_ADCEx_InjectedConfigChannel+0x54a>
 80052c0:	6e5d      	ldr	r5, [r3, #100]	; 0x64
 80052c2:	6e5f      	ldr	r7, [r3, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80052c4:	f103 0560 	add.w	r5, r3, #96	; 0x60
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80052c8:	f3c7 6784 	ubfx	r7, r7, #26, #5
 80052cc:	f103 0c64 	add.w	ip, r3, #100	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052d0:	fa94 f6a4 	rbit	r6, r4
  if (value == 0U)
 80052d4:	b126      	cbz	r6, 80052e0 <HAL_ADCEx_InjectedConfigChannel+0x3bc>
  return __builtin_clz(value);
 80052d6:	fab6 f686 	clz	r6, r6
 80052da:	42b7      	cmp	r7, r6
 80052dc:	f000 80dc 	beq.w	8005498 <HAL_ADCEx_InjectedConfigChannel+0x574>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80052e0:	68ae      	ldr	r6, [r5, #8]
 80052e2:	68af      	ldr	r7, [r5, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80052e4:	f105 0c08 	add.w	ip, r5, #8
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80052e8:	f3c7 6784 	ubfx	r7, r7, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052ec:	fa94 f6a4 	rbit	r6, r4
  if (value == 0U)
 80052f0:	b126      	cbz	r6, 80052fc <HAL_ADCEx_InjectedConfigChannel+0x3d8>
  return __builtin_clz(value);
 80052f2:	fab6 f686 	clz	r6, r6
 80052f6:	42b7      	cmp	r7, r6
 80052f8:	f000 80e3 	beq.w	80054c2 <HAL_ADCEx_InjectedConfigChannel+0x59e>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80052fc:	68ee      	ldr	r6, [r5, #12]
 80052fe:	68ef      	ldr	r7, [r5, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005300:	350c      	adds	r5, #12
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005302:	f3c7 6784 	ubfx	r7, r7, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005306:	fa94 f6a4 	rbit	r6, r4
  if (value == 0U)
 800530a:	2e00      	cmp	r6, #0
 800530c:	f43f ae57 	beq.w	8004fbe <HAL_ADCEx_InjectedConfigChannel+0x9a>
  return __builtin_clz(value);
 8005310:	fab6 f686 	clz	r6, r6
 8005314:	42be      	cmp	r6, r7
 8005316:	f47f ae52 	bne.w	8004fbe <HAL_ADCEx_InjectedConfigChannel+0x9a>
  MODIFY_REG(*preg,
 800531a:	682c      	ldr	r4, [r5, #0]
 800531c:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 8005320:	602c      	str	r4, [r5, #0]
    LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSingleDiff);
 8005322:	680c      	ldr	r4, [r1, #0]
}
 8005324:	e64b      	b.n	8004fbe <HAL_ADCEx_InjectedConfigChannel+0x9a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005326:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 800532a:	2d00      	cmp	r5, #0
 800532c:	d076      	beq.n	800541c <HAL_ADCEx_InjectedConfigChannel+0x4f8>
  return __builtin_clz(value);
 800532e:	fab5 f585 	clz	r5, r5
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005332:	3501      	adds	r5, #1
 8005334:	f005 051f 	and.w	r5, r5, #31
 8005338:	2d09      	cmp	r5, #9
 800533a:	d96f      	bls.n	800541c <HAL_ADCEx_InjectedConfigChannel+0x4f8>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800533c:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 8005340:	2d00      	cmp	r5, #0
 8005342:	f000 80de 	beq.w	8005502 <HAL_ADCEx_InjectedConfigChannel+0x5de>
  return __builtin_clz(value);
 8005346:	fab5 f585 	clz	r5, r5
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 800534a:	3501      	adds	r5, #1
 800534c:	06ad      	lsls	r5, r5, #26
 800534e:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005352:	fa94 f6a4 	rbit	r6, r4
  if (value == 0U)
 8005356:	2e00      	cmp	r6, #0
 8005358:	f000 80d1 	beq.w	80054fe <HAL_ADCEx_InjectedConfigChannel+0x5da>
  return __builtin_clz(value);
 800535c:	fab6 f686 	clz	r6, r6
 8005360:	3601      	adds	r6, #1
 8005362:	f006 061f 	and.w	r6, r6, #31
 8005366:	2701      	movs	r7, #1
 8005368:	fa07 f606 	lsl.w	r6, r7, r6
 800536c:	4335      	orrs	r5, r6
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800536e:	fa94 f4a4 	rbit	r4, r4
  if (value == 0U)
 8005372:	2c00      	cmp	r4, #0
 8005374:	f000 80c1 	beq.w	80054fa <HAL_ADCEx_InjectedConfigChannel+0x5d6>
  return __builtin_clz(value);
 8005378:	fab4 f484 	clz	r4, r4
 800537c:	1c66      	adds	r6, r4, #1
 800537e:	f006 061f 	and.w	r6, r6, #31
 8005382:	2403      	movs	r4, #3
 8005384:	f06f 071d 	mvn.w	r7, #29
 8005388:	fb14 7406 	smlabb	r4, r4, r6, r7
 800538c:	0524      	lsls	r4, r4, #20
 800538e:	f044 7400 	orr.w	r4, r4, #33554432	; 0x2000000
 8005392:	e00f      	b.n	80053b4 <HAL_ADCEx_InjectedConfigChannel+0x490>
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U));
 8005394:	3b01      	subs	r3, #1
 8005396:	461e      	mov	r6, r3
 8005398:	e5e5      	b.n	8004f66 <HAL_ADCEx_InjectedConfigChannel+0x42>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 800539a:	06a5      	lsls	r5, r4, #26
 800539c:	eb0c 044c 	add.w	r4, ip, ip, lsl #1
 80053a0:	3c1e      	subs	r4, #30
 80053a2:	2601      	movs	r6, #1
 80053a4:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 80053a8:	0524      	lsls	r4, r4, #20
 80053aa:	fa06 f60c 	lsl.w	r6, r6, ip
 80053ae:	f044 7400 	orr.w	r4, r4, #33554432	; 0x2000000
 80053b2:	4335      	orrs	r5, r6
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80053b4:	432c      	orrs	r4, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80053b6:	ea4f 5cd4 	mov.w	ip, r4, lsr #23
  MODIFY_REG(*preg,
 80053ba:	688d      	ldr	r5, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80053bc:	f00c 0c04 	and.w	ip, ip, #4
 80053c0:	f103 0e14 	add.w	lr, r3, #20
  MODIFY_REG(*preg,
 80053c4:	f3c4 5404 	ubfx	r4, r4, #20, #5
 80053c8:	fa05 f604 	lsl.w	r6, r5, r4
 80053cc:	2707      	movs	r7, #7
 80053ce:	f85e 500c 	ldr.w	r5, [lr, ip]
 80053d2:	fa07 f404 	lsl.w	r4, r7, r4
 80053d6:	ea25 0404 	bic.w	r4, r5, r4
 80053da:	4334      	orrs	r4, r6
 80053dc:	f84e 400c 	str.w	r4, [lr, ip]
  if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfigInjected->InjectedChannel))
 80053e0:	680c      	ldr	r4, [r1, #0]
}
 80053e2:	e5fc      	b.n	8004fde <HAL_ADCEx_InjectedConfigChannel+0xba>
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80053e4:	f3c4 6684 	ubfx	r6, r4, #26, #5
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80053e8:	42b5      	cmp	r5, r6
 80053ea:	d040      	beq.n	800546e <HAL_ADCEx_InjectedConfigChannel+0x54a>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80053ec:	6e5d      	ldr	r5, [r3, #100]	; 0x64
 80053ee:	6e5f      	ldr	r7, [r3, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80053f0:	f103 0560 	add.w	r5, r3, #96	; 0x60
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80053f4:	f3c7 6784 	ubfx	r7, r7, #26, #5
 80053f8:	f103 0c64 	add.w	ip, r3, #100	; 0x64
 80053fc:	42b7      	cmp	r7, r6
 80053fe:	d04b      	beq.n	8005498 <HAL_ADCEx_InjectedConfigChannel+0x574>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005400:	68af      	ldr	r7, [r5, #8]
 8005402:	68af      	ldr	r7, [r5, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005404:	f105 0c08 	add.w	ip, r5, #8
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005408:	f3c7 6784 	ubfx	r7, r7, #26, #5
 800540c:	42b7      	cmp	r7, r6
 800540e:	d058      	beq.n	80054c2 <HAL_ADCEx_InjectedConfigChannel+0x59e>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005410:	68ef      	ldr	r7, [r5, #12]
 8005412:	68ef      	ldr	r7, [r5, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005414:	350c      	adds	r5, #12
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005416:	f3c7 6784 	ubfx	r7, r7, #26, #5
 800541a:	e77b      	b.n	8005314 <HAL_ADCEx_InjectedConfigChannel+0x3f0>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800541c:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 8005420:	2d00      	cmp	r5, #0
 8005422:	d064      	beq.n	80054ee <HAL_ADCEx_InjectedConfigChannel+0x5ca>
  return __builtin_clz(value);
 8005424:	fab5 f585 	clz	r5, r5
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8005428:	3501      	adds	r5, #1
 800542a:	06ad      	lsls	r5, r5, #26
 800542c:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005430:	fa94 f6a4 	rbit	r6, r4
  if (value == 0U)
 8005434:	2e00      	cmp	r6, #0
 8005436:	d058      	beq.n	80054ea <HAL_ADCEx_InjectedConfigChannel+0x5c6>
  return __builtin_clz(value);
 8005438:	fab6 f686 	clz	r6, r6
 800543c:	3601      	adds	r6, #1
 800543e:	f006 061f 	and.w	r6, r6, #31
 8005442:	2701      	movs	r7, #1
 8005444:	fa07 f606 	lsl.w	r6, r7, r6
 8005448:	4335      	orrs	r5, r6
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800544a:	fa94 f4a4 	rbit	r4, r4
  if (value == 0U)
 800544e:	2c00      	cmp	r4, #0
 8005450:	d050      	beq.n	80054f4 <HAL_ADCEx_InjectedConfigChannel+0x5d0>
  return __builtin_clz(value);
 8005452:	fab4 f484 	clz	r4, r4
 8005456:	3401      	adds	r4, #1
 8005458:	f004 041f 	and.w	r4, r4, #31
 800545c:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8005460:	0524      	lsls	r4, r4, #20
 8005462:	e7a7      	b.n	80053b4 <HAL_ADCEx_InjectedConfigChannel+0x490>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005464:	6dd5      	ldr	r5, [r2, #92]	; 0x5c
 8005466:	f045 0520 	orr.w	r5, r5, #32
 800546a:	65d5      	str	r5, [r2, #92]	; 0x5c
        tmp_hal_status = HAL_ERROR;
 800546c:	e60f      	b.n	800508e <HAL_ADCEx_InjectedConfigChannel+0x16a>
  MODIFY_REG(*preg,
 800546e:	6e1c      	ldr	r4, [r3, #96]	; 0x60
 8005470:	461d      	mov	r5, r3
 8005472:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 8005476:	f845 4f60 	str.w	r4, [r5, #96]!
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800547a:	6e5c      	ldr	r4, [r3, #100]	; 0x64
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 800547c:	680c      	ldr	r4, [r1, #0]
 800547e:	6e5f      	ldr	r7, [r3, #100]	; 0x64
 8005480:	f3c4 0612 	ubfx	r6, r4, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005484:	f3c7 6784 	ubfx	r7, r7, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005488:	f103 0c64 	add.w	ip, r3, #100	; 0x64
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 800548c:	2e00      	cmp	r6, #0
 800548e:	f47f af1f 	bne.w	80052d0 <HAL_ADCEx_InjectedConfigChannel+0x3ac>
 8005492:	f3c4 6684 	ubfx	r6, r4, #26, #5
 8005496:	e7b1      	b.n	80053fc <HAL_ADCEx_InjectedConfigChannel+0x4d8>
  MODIFY_REG(*preg,
 8005498:	f8dc 4000 	ldr.w	r4, [ip]
 800549c:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 80054a0:	f8cc 4000 	str.w	r4, [ip]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80054a4:	68ac      	ldr	r4, [r5, #8]
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80054a6:	680c      	ldr	r4, [r1, #0]
 80054a8:	68af      	ldr	r7, [r5, #8]
 80054aa:	f3c4 0612 	ubfx	r6, r4, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80054ae:	f3c7 6784 	ubfx	r7, r7, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80054b2:	f105 0c08 	add.w	ip, r5, #8
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80054b6:	2e00      	cmp	r6, #0
 80054b8:	f47f af18 	bne.w	80052ec <HAL_ADCEx_InjectedConfigChannel+0x3c8>
 80054bc:	f3c4 6684 	ubfx	r6, r4, #26, #5
 80054c0:	e7a4      	b.n	800540c <HAL_ADCEx_InjectedConfigChannel+0x4e8>
  MODIFY_REG(*preg,
 80054c2:	f8dc 4000 	ldr.w	r4, [ip]
 80054c6:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 80054ca:	f8cc 4000 	str.w	r4, [ip]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80054ce:	68ec      	ldr	r4, [r5, #12]
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80054d0:	680c      	ldr	r4, [r1, #0]
 80054d2:	68ef      	ldr	r7, [r5, #12]
 80054d4:	f3c4 0612 	ubfx	r6, r4, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80054d8:	350c      	adds	r5, #12
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80054da:	f3c7 6784 	ubfx	r7, r7, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80054de:	2e00      	cmp	r6, #0
 80054e0:	f47f af11 	bne.w	8005306 <HAL_ADCEx_InjectedConfigChannel+0x3e2>
 80054e4:	f3c4 6684 	ubfx	r6, r4, #26, #5
 80054e8:	e714      	b.n	8005314 <HAL_ADCEx_InjectedConfigChannel+0x3f0>
 80054ea:	2602      	movs	r6, #2
 80054ec:	e7ac      	b.n	8005448 <HAL_ADCEx_InjectedConfigChannel+0x524>
 80054ee:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 80054f2:	e79d      	b.n	8005430 <HAL_ADCEx_InjectedConfigChannel+0x50c>
 80054f4:	f44f 1440 	mov.w	r4, #3145728	; 0x300000
 80054f8:	e75c      	b.n	80053b4 <HAL_ADCEx_InjectedConfigChannel+0x490>
 80054fa:	4c03      	ldr	r4, [pc, #12]	; (8005508 <HAL_ADCEx_InjectedConfigChannel+0x5e4>)
 80054fc:	e75a      	b.n	80053b4 <HAL_ADCEx_InjectedConfigChannel+0x490>
 80054fe:	2602      	movs	r6, #2
 8005500:	e734      	b.n	800536c <HAL_ADCEx_InjectedConfigChannel+0x448>
 8005502:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 8005506:	e724      	b.n	8005352 <HAL_ADCEx_InjectedConfigChannel+0x42e>
 8005508:	fe500000 	.word	0xfe500000

0800550c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 800550c:	b5f0      	push	{r4, r5, r6, r7, lr}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800550e:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
  if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005512:	680e      	ldr	r6, [r1, #0]
  __HAL_LOCK(hadc);
 8005514:	2a01      	cmp	r2, #1
{
 8005516:	b09d      	sub	sp, #116	; 0x74
  __HAL_LOCK(hadc);
 8005518:	d047      	beq.n	80055aa <HAL_ADCEx_MultiModeConfigChannel+0x9e>

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800551a:	6804      	ldr	r4, [r0, #0]
 800551c:	4603      	mov	r3, r0
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 800551e:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8005520:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8005522:	f1b4 4fa0 	cmp.w	r4, #1342177280	; 0x50000000
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8005526:	9218      	str	r2, [sp, #96]	; 0x60
  __HAL_LOCK(hadc);
 8005528:	f883 0058 	strb.w	r0, [r3, #88]	; 0x58
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 800552c:	9219      	str	r2, [sp, #100]	; 0x64
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800552e:	d007      	beq.n	8005540 <HAL_ADCEx_MultiModeConfigChannel+0x34>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005530:	6dd9      	ldr	r1, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005532:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005536:	f041 0120 	orr.w	r1, r1, #32
 800553a:	65d9      	str	r1, [r3, #92]	; 0x5c
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 800553c:	b01d      	add	sp, #116	; 0x74
 800553e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005540:	4d26      	ldr	r5, [pc, #152]	; (80055dc <HAL_ADCEx_MultiModeConfigChannel+0xd0>)
 8005542:	68aa      	ldr	r2, [r5, #8]
 8005544:	0752      	lsls	r2, r2, #29
 8005546:	d50a      	bpl.n	800555e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8005548:	68a2      	ldr	r2, [r4, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800554a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800554c:	f042 0220 	orr.w	r2, r2, #32
    tmp_hal_status = HAL_ERROR;
 8005550:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005552:	65da      	str	r2, [r3, #92]	; 0x5c
  __HAL_UNLOCK(hadc);
 8005554:	2200      	movs	r2, #0
 8005556:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
}
 800555a:	b01d      	add	sp, #116	; 0x74
 800555c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800555e:	68a0      	ldr	r0, [r4, #8]
 8005560:	f010 0004 	ands.w	r0, r0, #4
 8005564:	d1f1      	bne.n	800554a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005566:	b31e      	cbz	r6, 80055b0 <HAL_ADCEx_MultiModeConfigChannel+0xa4>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005568:	f8df e074 	ldr.w	lr, [pc, #116]	; 80055e0 <HAL_ADCEx_MultiModeConfigChannel+0xd4>
 800556c:	684f      	ldr	r7, [r1, #4]
 800556e:	f8de 2008 	ldr.w	r2, [lr, #8]
 8005572:	f893 c038 	ldrb.w	ip, [r3, #56]	; 0x38
 8005576:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800557a:	433a      	orrs	r2, r7
 800557c:	ea42 324c 	orr.w	r2, r2, ip, lsl #13
 8005580:	f8ce 2008 	str.w	r2, [lr, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005584:	68a2      	ldr	r2, [r4, #8]
 8005586:	07d4      	lsls	r4, r2, #31
 8005588:	d426      	bmi.n	80055d8 <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 800558a:	68a8      	ldr	r0, [r5, #8]
 800558c:	f010 0001 	ands.w	r0, r0, #1
 8005590:	d119      	bne.n	80055c6 <HAL_ADCEx_MultiModeConfigChannel+0xba>
        MODIFY_REG(tmpADC_Common->CCR,
 8005592:	688a      	ldr	r2, [r1, #8]
 8005594:	f8de 1008 	ldr.w	r1, [lr, #8]
 8005598:	f421 6171 	bic.w	r1, r1, #3856	; 0xf10
 800559c:	4332      	orrs	r2, r6
 800559e:	f021 010f 	bic.w	r1, r1, #15
 80055a2:	430a      	orrs	r2, r1
 80055a4:	f8ce 2008 	str.w	r2, [lr, #8]
 80055a8:	e7d4      	b.n	8005554 <HAL_ADCEx_MultiModeConfigChannel+0x48>
  __HAL_LOCK(hadc);
 80055aa:	2002      	movs	r0, #2
}
 80055ac:	b01d      	add	sp, #116	; 0x74
 80055ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80055b0:	490b      	ldr	r1, [pc, #44]	; (80055e0 <HAL_ADCEx_MultiModeConfigChannel+0xd4>)
 80055b2:	688a      	ldr	r2, [r1, #8]
 80055b4:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80055b8:	608a      	str	r2, [r1, #8]
 80055ba:	68a2      	ldr	r2, [r4, #8]
 80055bc:	68a8      	ldr	r0, [r5, #8]
 80055be:	4310      	orrs	r0, r2
 80055c0:	f010 0001 	ands.w	r0, r0, #1
 80055c4:	d001      	beq.n	80055ca <HAL_ADCEx_MultiModeConfigChannel+0xbe>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80055c6:	2000      	movs	r0, #0
 80055c8:	e7c4      	b.n	8005554 <HAL_ADCEx_MultiModeConfigChannel+0x48>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80055ca:	688a      	ldr	r2, [r1, #8]
 80055cc:	f422 6271 	bic.w	r2, r2, #3856	; 0xf10
 80055d0:	f022 020f 	bic.w	r2, r2, #15
 80055d4:	608a      	str	r2, [r1, #8]
 80055d6:	e7bd      	b.n	8005554 <HAL_ADCEx_MultiModeConfigChannel+0x48>
 80055d8:	68aa      	ldr	r2, [r5, #8]
 80055da:	e7bb      	b.n	8005554 <HAL_ADCEx_MultiModeConfigChannel+0x48>
 80055dc:	50000100 	.word	0x50000100
 80055e0:	50000300 	.word	0x50000300

080055e4 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 80055e4:	b530      	push	{r4, r5, lr}
 80055e6:	b083      	sub	sp, #12
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 80055e8:	2300      	movs	r3, #0
 80055ea:	9301      	str	r3, [sp, #4]
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 80055ec:	2800      	cmp	r0, #0
 80055ee:	d057      	beq.n	80056a0 <HAL_COMP_Init+0xbc>
  {
    status = HAL_ERROR;
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 80055f0:	6802      	ldr	r2, [r0, #0]
 80055f2:	6813      	ldr	r3, [r2, #0]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	4604      	mov	r4, r0
 80055f8:	db52      	blt.n	80056a0 <HAL_COMP_Init+0xbc>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if(hcomp->State == HAL_COMP_STATE_RESET)
 80055fa:	7f43      	ldrb	r3, [r0, #29]
 80055fc:	f003 01ff 	and.w	r1, r3, #255	; 0xff
 8005600:	2b00      	cmp	r3, #0
 8005602:	d07b      	beq.n	80056fc <HAL_COMP_Init+0x118>
    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);

    /* Set COMP parameters */
    tmp_csr = (  hcomp->Init.InputMinus
               | hcomp->Init.InputPlus
 8005604:	e9d4 0301 	ldrd	r0, r3, [r4, #4]
               | hcomp->Init.BlankingSrce
 8005608:	6961      	ldr	r1, [r4, #20]
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 800560a:	6815      	ldr	r5, [r2, #0]
               | hcomp->Init.InputPlus
 800560c:	4303      	orrs	r3, r0
               | hcomp->Init.BlankingSrce
 800560e:	430b      	orrs	r3, r1
               | hcomp->Init.Hysteresis
 8005610:	68e1      	ldr	r1, [r4, #12]
               | hcomp->Init.OutputPol
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 8005612:	6810      	ldr	r0, [r2, #0]
               | hcomp->Init.Hysteresis
 8005614:	430b      	orrs	r3, r1
    tmp_csr = (  hcomp->Init.InputMinus
 8005616:	6921      	ldr	r1, [r4, #16]
 8005618:	430b      	orrs	r3, r1
    MODIFY_REG(hcomp->Instance->CSR,
 800561a:	4940      	ldr	r1, [pc, #256]	; (800571c <HAL_COMP_Init+0x138>)
 800561c:	4001      	ands	r1, r0
 800561e:	430b      	orrs	r3, r1
 8005620:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 8005622:	6813      	ldr	r3, [r2, #0]
 8005624:	021b      	lsls	r3, r3, #8
 8005626:	d501      	bpl.n	800562c <HAL_COMP_Init+0x48>
 8005628:	022d      	lsls	r5, r5, #8
 800562a:	d551      	bpl.n	80056d0 <HAL_COMP_Init+0xec>
        wait_loop_index--;
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 800562c:	4b3c      	ldr	r3, [pc, #240]	; (8005720 <HAL_COMP_Init+0x13c>)
 800562e:	429a      	cmp	r2, r3
 8005630:	d06a      	beq.n	8005708 <HAL_COMP_Init+0x124>
 8005632:	4b3c      	ldr	r3, [pc, #240]	; (8005724 <HAL_COMP_Init+0x140>)
 8005634:	429a      	cmp	r2, r3
 8005636:	d06c      	beq.n	8005712 <HAL_COMP_Init+0x12e>
 8005638:	3304      	adds	r3, #4
 800563a:	429a      	cmp	r2, r3
 800563c:	bf0b      	itete	eq
 800563e:	f06f 5200 	mvneq.w	r2, #536870912	; 0x20000000
 8005642:	f06f 4280 	mvnne.w	r2, #1073741824	; 0x40000000
 8005646:	f04f 5100 	moveq.w	r1, #536870912	; 0x20000000
 800564a:	f04f 4180 	movne.w	r1, #1073741824	; 0x40000000

    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 800564e:	69a3      	ldr	r3, [r4, #24]
 8005650:	0798      	lsls	r0, r3, #30
 8005652:	d028      	beq.n	80056a6 <HAL_COMP_Init+0xc2>
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8005654:	4d34      	ldr	r5, [pc, #208]	; (8005728 <HAL_COMP_Init+0x144>)
 8005656:	68a8      	ldr	r0, [r5, #8]
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8005658:	f013 0f10 	tst.w	r3, #16
 800565c:	bf14      	ite	ne
 800565e:	4308      	orrne	r0, r1
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8005660:	4010      	andeq	r0, r2
 8005662:	60a8      	str	r0, [r5, #8]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8005664:	4d30      	ldr	r5, [pc, #192]	; (8005728 <HAL_COMP_Init+0x144>)
 8005666:	68e8      	ldr	r0, [r5, #12]
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8005668:	f013 0f20 	tst.w	r3, #32
 800566c:	bf14      	ite	ne
 800566e:	4308      	orrne	r0, r1
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8005670:	4010      	andeq	r0, r2
 8005672:	60e8      	str	r0, [r5, #12]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8005674:	482c      	ldr	r0, [pc, #176]	; (8005728 <HAL_COMP_Init+0x144>)
 8005676:	6141      	str	r1, [r0, #20]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8005678:	6845      	ldr	r5, [r0, #4]
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
#endif /* COMP7 */

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 800567a:	f013 0f02 	tst.w	r3, #2
 800567e:	bf14      	ite	ne
 8005680:	430d      	orrne	r5, r1
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8005682:	4015      	andeq	r5, r2
        LL_EXTI_DisableEvent_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8005684:	07db      	lsls	r3, r3, #31
 8005686:	6045      	str	r5, [r0, #4]
 8005688:	d51d      	bpl.n	80056c6 <HAL_COMP_Init+0xe2>
  SET_BIT(EXTI->IMR1, ExtiLine);
 800568a:	4b27      	ldr	r3, [pc, #156]	; (8005728 <HAL_COMP_Init+0x144>)
 800568c:	681a      	ldr	r2, [r3, #0]
 800568e:	4311      	orrs	r1, r2
 8005690:	6019      	str	r1, [r3, #0]
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8005692:	7f63      	ldrb	r3, [r4, #29]
 8005694:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 8005698:	b18b      	cbz	r3, 80056be <HAL_COMP_Init+0xda>
  HAL_StatusTypeDef status = HAL_OK;
 800569a:	2000      	movs	r0, #0
      hcomp->State = HAL_COMP_STATE_READY;
    }
  }

  return status;
}
 800569c:	b003      	add	sp, #12
 800569e:	bd30      	pop	{r4, r5, pc}
    status = HAL_ERROR;
 80056a0:	2001      	movs	r0, #1
}
 80056a2:	b003      	add	sp, #12
 80056a4:	bd30      	pop	{r4, r5, pc}
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 80056a6:	4b20      	ldr	r3, [pc, #128]	; (8005728 <HAL_COMP_Init+0x144>)
 80056a8:	6859      	ldr	r1, [r3, #4]
 80056aa:	4011      	ands	r1, r2
 80056ac:	6059      	str	r1, [r3, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 80056ae:	6819      	ldr	r1, [r3, #0]
 80056b0:	400a      	ands	r2, r1
 80056b2:	601a      	str	r2, [r3, #0]
    if (hcomp->State == HAL_COMP_STATE_RESET)
 80056b4:	7f63      	ldrb	r3, [r4, #29]
 80056b6:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d1ed      	bne.n	800569a <HAL_COMP_Init+0xb6>
      hcomp->State = HAL_COMP_STATE_READY;
 80056be:	2301      	movs	r3, #1
 80056c0:	7763      	strb	r3, [r4, #29]
}
 80056c2:	b003      	add	sp, #12
 80056c4:	bd30      	pop	{r4, r5, pc}
 80056c6:	4918      	ldr	r1, [pc, #96]	; (8005728 <HAL_COMP_Init+0x144>)
 80056c8:	680b      	ldr	r3, [r1, #0]
 80056ca:	4013      	ands	r3, r2
 80056cc:	600b      	str	r3, [r1, #0]
}
 80056ce:	e7f1      	b.n	80056b4 <HAL_COMP_Init+0xd0>
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80056d0:	4b16      	ldr	r3, [pc, #88]	; (800572c <HAL_COMP_Init+0x148>)
 80056d2:	4917      	ldr	r1, [pc, #92]	; (8005730 <HAL_COMP_Init+0x14c>)
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	099b      	lsrs	r3, r3, #6
 80056d8:	fba1 1303 	umull	r1, r3, r1, r3
 80056dc:	099b      	lsrs	r3, r3, #6
 80056de:	3301      	adds	r3, #1
 80056e0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80056e4:	009b      	lsls	r3, r3, #2
 80056e6:	9301      	str	r3, [sp, #4]
      while(wait_loop_index != 0UL)
 80056e8:	9b01      	ldr	r3, [sp, #4]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d09e      	beq.n	800562c <HAL_COMP_Init+0x48>
        wait_loop_index--;
 80056ee:	9b01      	ldr	r3, [sp, #4]
 80056f0:	3b01      	subs	r3, #1
 80056f2:	9301      	str	r3, [sp, #4]
      while(wait_loop_index != 0UL)
 80056f4:	9b01      	ldr	r3, [sp, #4]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d1f9      	bne.n	80056ee <HAL_COMP_Init+0x10a>
 80056fa:	e797      	b.n	800562c <HAL_COMP_Init+0x48>
      hcomp->Lock = HAL_UNLOCKED;
 80056fc:	7701      	strb	r1, [r0, #28]
      COMP_CLEAR_ERRORCODE(hcomp);
 80056fe:	6201      	str	r1, [r0, #32]
      HAL_COMP_MspInit(hcomp);
 8005700:	f7fe fcb2 	bl	8004068 <HAL_COMP_MspInit>
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 8005704:	6822      	ldr	r2, [r4, #0]
 8005706:	e77d      	b.n	8005604 <HAL_COMP_Init+0x20>
 8005708:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 800570c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005710:	e79d      	b.n	800564e <HAL_COMP_Init+0x6a>
 8005712:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8005716:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800571a:	e798      	b.n	800564e <HAL_COMP_Init+0x6a>
 800571c:	ff007e0f 	.word	0xff007e0f
 8005720:	40010200 	.word	0x40010200
 8005724:	40010204 	.word	0x40010204
 8005728:	40010400 	.word	0x40010400
 800572c:	200004c4 	.word	0x200004c4
 8005730:	053e2d63 	.word	0x053e2d63

08005734 <HAL_CORDIC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Init(CORDIC_HandleTypeDef *hcordic)
{
  /* Check the CORDIC handle allocation */
  if (hcordic == NULL)
 8005734:	b1b0      	cbz	r0, 8005764 <HAL_CORDIC_Init+0x30>
{
 8005736:	b510      	push	{r4, lr}

    /* Initialize the low level hardware */
    hcordic->MspInitCallback(hcordic);
  }
#else
  if (hcordic->State == HAL_CORDIC_STATE_RESET)
 8005738:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 800573c:	4604      	mov	r4, r0
 800573e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005742:	b153      	cbz	r3, 800575a <HAL_CORDIC_Init+0x26>
    HAL_CORDIC_MspInit(hcordic);
  }
#endif /* (USE_HAL_CORDIC_REGISTER_CALLBACKS) */

  /* Set CORDIC error code to none */
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8005744:	2000      	movs	r0, #0

  /* Reset DMADirection */
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;

  /* Change CORDIC peripheral state */
  hcordic->State = HAL_CORDIC_STATE_READY;
 8005746:	2301      	movs	r3, #1
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8005748:	6260      	str	r0, [r4, #36]	; 0x24
  hcordic->State = HAL_CORDIC_STATE_READY;
 800574a:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
  hcordic->pOutBuff = NULL;
 800574e:	e9c4 0001 	strd	r0, r0, [r4, #4]
  hcordic->NbCalcToGet = 0U;
 8005752:	e9c4 0003 	strd	r0, r0, [r4, #12]
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;
 8005756:	6160      	str	r0, [r4, #20]

  /* Return function status */
  return HAL_OK;
}
 8005758:	bd10      	pop	{r4, pc}
    hcordic->Lock = HAL_UNLOCKED;
 800575a:	f880 2020 	strb.w	r2, [r0, #32]
    HAL_CORDIC_MspInit(hcordic);
 800575e:	f7fe fcf7 	bl	8004150 <HAL_CORDIC_MspInit>
 8005762:	e7ef      	b.n	8005744 <HAL_CORDIC_Init+0x10>
    return HAL_ERROR;
 8005764:	2001      	movs	r0, #1
}
 8005766:	4770      	bx	lr

08005768 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005768:	4907      	ldr	r1, [pc, #28]	; (8005788 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800576a:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800576c:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800576e:	f64f 00ff 	movw	r0, #63743	; 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005772:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005776:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005778:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800577a:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800577e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8005782:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8005784:	4770      	bx	lr
 8005786:	bf00      	nop
 8005788:	e000ed00 	.word	0xe000ed00

0800578c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800578c:	4b1c      	ldr	r3, [pc, #112]	; (8005800 <HAL_NVIC_SetPriority+0x74>)
 800578e:	68db      	ldr	r3, [r3, #12]
 8005790:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005794:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005796:	f1c3 0e07 	rsb	lr, r3, #7
 800579a:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800579e:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80057a2:	bf28      	it	cs
 80057a4:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80057a8:	f1bc 0f06 	cmp.w	ip, #6
 80057ac:	d91b      	bls.n	80057e6 <HAL_NVIC_SetPriority+0x5a>
 80057ae:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80057b0:	f04f 3cff 	mov.w	ip, #4294967295
 80057b4:	fa0c fc03 	lsl.w	ip, ip, r3
 80057b8:	ea22 020c 	bic.w	r2, r2, ip
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80057bc:	f04f 3cff 	mov.w	ip, #4294967295
 80057c0:	fa0c fc0e 	lsl.w	ip, ip, lr
 80057c4:	ea21 010c 	bic.w	r1, r1, ip
 80057c8:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 80057ca:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80057cc:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 80057d0:	db0c      	blt.n	80057ec <HAL_NVIC_SetPriority+0x60>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80057d2:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80057d6:	0109      	lsls	r1, r1, #4
 80057d8:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80057dc:	b2c9      	uxtb	r1, r1
 80057de:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80057e2:	f85d fb04 	ldr.w	pc, [sp], #4
 80057e6:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80057e8:	4613      	mov	r3, r2
 80057ea:	e7e7      	b.n	80057bc <HAL_NVIC_SetPriority+0x30>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80057ec:	4b05      	ldr	r3, [pc, #20]	; (8005804 <HAL_NVIC_SetPriority+0x78>)
 80057ee:	f000 000f 	and.w	r0, r0, #15
 80057f2:	0109      	lsls	r1, r1, #4
 80057f4:	4403      	add	r3, r0
 80057f6:	b2c9      	uxtb	r1, r1
 80057f8:	7619      	strb	r1, [r3, #24]
 80057fa:	f85d fb04 	ldr.w	pc, [sp], #4
 80057fe:	bf00      	nop
 8005800:	e000ed00 	.word	0xe000ed00
 8005804:	e000ecfc 	.word	0xe000ecfc

08005808 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8005808:	2800      	cmp	r0, #0
 800580a:	db07      	blt.n	800581c <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800580c:	4a04      	ldr	r2, [pc, #16]	; (8005820 <HAL_NVIC_EnableIRQ+0x18>)
 800580e:	0941      	lsrs	r1, r0, #5
 8005810:	2301      	movs	r3, #1
 8005812:	f000 001f 	and.w	r0, r0, #31
 8005816:	4083      	lsls	r3, r0
 8005818:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800581c:	4770      	bx	lr
 800581e:	bf00      	nop
 8005820:	e000e100 	.word	0xe000e100

08005824 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005824:	3801      	subs	r0, #1
 8005826:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800582a:	d210      	bcs.n	800584e <HAL_SYSTICK_Config+0x2a>
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800582c:	b410      	push	{r4}
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800582e:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005832:	4c08      	ldr	r4, [pc, #32]	; (8005854 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005834:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005836:	f04f 0cf0 	mov.w	ip, #240	; 0xf0
 800583a:	f884 c023 	strb.w	ip, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800583e:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005840:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005842:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005844:	619a      	str	r2, [r3, #24]
   return SysTick_Config(TicksNumb);
}
 8005846:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800584a:	6119      	str	r1, [r3, #16]
 800584c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800584e:	2001      	movs	r0, #1
 8005850:	4770      	bx	lr
 8005852:	bf00      	nop
 8005854:	e000ed00 	.word	0xe000ed00

08005858 <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8005858:	4770      	bx	lr
 800585a:	bf00      	nop

0800585c <HAL_SYSTICK_IRQHandler>:
{
 800585c:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 800585e:	f7ff fffb 	bl	8005858 <HAL_SYSTICK_Callback>
}
 8005862:	bd08      	pop	{r3, pc}

08005864 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check DAC handle */
  if (hdac == NULL)
 8005864:	b188      	cbz	r0, 800588a <HAL_DAC_Init+0x26>
{
 8005866:	b510      	push	{r4, lr}
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8005868:	7903      	ldrb	r3, [r0, #4]
 800586a:	4604      	mov	r4, r0
 800586c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005870:	b13b      	cbz	r3, 8005882 <HAL_DAC_Init+0x1e>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005872:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 8005874:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8005876:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 8005878:	7121      	strb	r1, [r4, #4]
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800587a:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 800587c:	7122      	strb	r2, [r4, #4]

  /* Return function status */
  return HAL_OK;
 800587e:	4618      	mov	r0, r3
}
 8005880:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 8005882:	7142      	strb	r2, [r0, #5]
    HAL_DAC_MspInit(hdac);
 8005884:	f7fe fc7c 	bl	8004180 <HAL_DAC_MspInit>
 8005888:	e7f3      	b.n	8005872 <HAL_DAC_Init+0xe>
    return HAL_ERROR;
 800588a:	2001      	movs	r0, #1
}
 800588c:	4770      	bx	lr
 800588e:	bf00      	nop

08005890 <HAL_DAC_ConfigChannel>:
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005890:	7943      	ldrb	r3, [r0, #5]
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8005892:	f8d1 c008 	ldr.w	ip, [r1, #8]
  __HAL_LOCK(hdac);
 8005896:	2b01      	cmp	r3, #1
 8005898:	f000 80d0 	beq.w	8005a3c <HAL_DAC_ConfigChannel+0x1ac>
 800589c:	2301      	movs	r3, #1
{
 800589e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80058a2:	f1bc 0f04 	cmp.w	ip, #4
  __HAL_LOCK(hdac);
 80058a6:	7143      	strb	r3, [r0, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 80058a8:	f04f 0302 	mov.w	r3, #2
 80058ac:	4605      	mov	r5, r0
 80058ae:	460f      	mov	r7, r1
 80058b0:	4616      	mov	r6, r2
 80058b2:	7103      	strb	r3, [r0, #4]
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80058b4:	d07d      	beq.n	80059b2 <HAL_DAC_ConfigChannel+0x122>

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80058b6:	6800      	ldr	r0, [r0, #0]
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80058b8:	f002 0610 	and.w	r6, r2, #16
  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80058bc:	69fb      	ldr	r3, [r7, #28]
 80058be:	2b01      	cmp	r3, #1
 80058c0:	d108      	bne.n	80058d4 <HAL_DAC_ConfigChannel+0x44>
    tmpreg1 = hdac->Instance->CCR;
 80058c2:	6b82      	ldr	r2, [r0, #56]	; 0x38
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80058c4:	6a3b      	ldr	r3, [r7, #32]
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80058c6:	211f      	movs	r1, #31
 80058c8:	40b1      	lsls	r1, r6
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80058ca:	40b3      	lsls	r3, r6
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80058cc:	ea22 0201 	bic.w	r2, r2, r1
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80058d0:	4313      	orrs	r3, r2
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80058d2:	6383      	str	r3, [r0, #56]	; 0x38
  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80058d4:	69ba      	ldr	r2, [r7, #24]
  tmpreg1 = hdac->Instance->MCR;
 80058d6:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80058d8:	2107      	movs	r1, #7
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80058da:	2a01      	cmp	r2, #1
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80058dc:	fa01 f106 	lsl.w	r1, r1, r6
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80058e0:	d063      	beq.n	80059aa <HAL_DAC_ConfigChannel+0x11a>
  {
    connectOnChip = 0x00000000UL;
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80058e2:	2a02      	cmp	r2, #2
  {
    connectOnChip = DAC_MCR_MODE1_0;
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80058e4:	697a      	ldr	r2, [r7, #20]
 80058e6:	bf16      	itet	ne
 80058e8:	fab2 fe82 	clzne	lr, r2
    connectOnChip = DAC_MCR_MODE1_0;
 80058ec:	f04f 0e01 	moveq.w	lr, #1
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80058f0:	ea4f 1e5e 	movne.w	lr, lr, lsr #5
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80058f4:	797c      	ldrb	r4, [r7, #5]
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 80058f6:	f897 8004 	ldrb.w	r8, [r7, #4]
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80058fa:	f1a4 0401 	sub.w	r4, r4, #1
 80058fe:	fab4 f484 	clz	r4, r4
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8005902:	f1a8 0801 	sub.w	r8, r8, #1
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8005906:	0964      	lsrs	r4, r4, #5
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8005908:	fab8 f888 	clz	r8, r8
 800590c:	ea4f 1858 	mov.w	r8, r8, lsr #5
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8005910:	0264      	lsls	r4, r4, #9
 8005912:	ea44 2408 	orr.w	r4, r4, r8, lsl #8
 8005916:	ea44 040c 	orr.w	r4, r4, ip
 800591a:	ea44 040e 	orr.w	r4, r4, lr
 800591e:	4314      	orrs	r4, r2
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8005920:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005924:	40b2      	lsls	r2, r6
 8005926:	430a      	orrs	r2, r1
 8005928:	ea23 0802 	bic.w	r8, r3, r2
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 800592c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005930:	40b3      	lsls	r3, r6
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8005932:	ea28 0803 	bic.w	r8, r8, r3
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	2b02      	cmp	r3, #2
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 800593a:	f428 4840 	bic.w	r8, r8, #49152	; 0xc000
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 800593e:	d074      	beq.n	8005a2a <HAL_DAC_ConfigChannel+0x19a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8005940:	ea48 0803 	orr.w	r8, r8, r3
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005944:	40b4      	lsls	r4, r6
 8005946:	ea44 0408 	orr.w	r4, r4, r8
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800594a:	63c4      	str	r4, [r0, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800594c:	6803      	ldr	r3, [r0, #0]
 800594e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005952:	40b2      	lsls	r2, r6
 8005954:	ea23 0302 	bic.w	r3, r3, r2
 8005958:	6003      	str	r3, [r0, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800595a:	e9d7 2303 	ldrd	r2, r3, [r7, #12]
  tmpreg1 = hdac->Instance->CR;
 800595e:	6804      	ldr	r4, [r0, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8005960:	f640 71fe 	movw	r1, #4094	; 0xffe
 8005964:	40b1      	lsls	r1, r6
 8005966:	ea24 0401 	bic.w	r4, r4, r1
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800596a:	fa02 f106 	lsl.w	r1, r2, r6
 800596e:	4321      	orrs	r1, r4
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8005970:	019b      	lsls	r3, r3, #6
  hdac->Instance->CR = tmpreg1;
 8005972:	6001      	str	r1, [r0, #0]
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8005974:	f3c2 0283 	ubfx	r2, r2, #2, #4
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8005978:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800597c:	4313      	orrs	r3, r2
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800597e:	24c0      	movs	r4, #192	; 0xc0
 8005980:	6802      	ldr	r2, [r0, #0]
 8005982:	40b4      	lsls	r4, r6
 8005984:	ea22 0204 	bic.w	r2, r2, r4
 8005988:	6002      	str	r2, [r0, #0]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 800598a:	6e02      	ldr	r2, [r0, #96]	; 0x60
 800598c:	f640 710f 	movw	r1, #3855	; 0xf0f
 8005990:	40b1      	lsls	r1, r6
 8005992:	ea22 0201 	bic.w	r2, r2, r1
 8005996:	40b3      	lsls	r3, r6
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005998:	2100      	movs	r1, #0
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 800599a:	4313      	orrs	r3, r2
  hdac->State = HAL_DAC_STATE_READY;
 800599c:	2201      	movs	r2, #1
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 800599e:	6603      	str	r3, [r0, #96]	; 0x60

  /* Return function status */
  return HAL_OK;
 80059a0:	4608      	mov	r0, r1
  hdac->State = HAL_DAC_STATE_READY;
 80059a2:	712a      	strb	r2, [r5, #4]
  __HAL_UNLOCK(hdac);
 80059a4:	7169      	strb	r1, [r5, #5]
}
 80059a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80059aa:	697a      	ldr	r2, [r7, #20]
    connectOnChip = 0x00000000UL;
 80059ac:	f04f 0e00 	mov.w	lr, #0
 80059b0:	e7a0      	b.n	80058f4 <HAL_DAC_ConfigChannel+0x64>
    tickstart = HAL_GetTick();
 80059b2:	f7fe ff35 	bl	8004820 <HAL_GetTick>
 80059b6:	4604      	mov	r4, r0
    if (Channel == DAC_CHANNEL_1)
 80059b8:	b12e      	cbz	r6, 80059c6 <HAL_DAC_ConfigChannel+0x136>
 80059ba:	e014      	b.n	80059e6 <HAL_DAC_ConfigChannel+0x156>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80059bc:	f7fe ff30 	bl	8004820 <HAL_GetTick>
 80059c0:	1b03      	subs	r3, r0, r4
 80059c2:	2b01      	cmp	r3, #1
 80059c4:	d83c      	bhi.n	8005a40 <HAL_DAC_ConfigChannel+0x1b0>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80059c6:	682b      	ldr	r3, [r5, #0]
 80059c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059ca:	041b      	lsls	r3, r3, #16
 80059cc:	d4f6      	bmi.n	80059bc <HAL_DAC_ConfigChannel+0x12c>
      HAL_Delay(1);
 80059ce:	2001      	movs	r0, #1
 80059d0:	f7fe ff2c 	bl	800482c <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80059d4:	6828      	ldr	r0, [r5, #0]
 80059d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059d8:	6403      	str	r3, [r0, #64]	; 0x40
 80059da:	e00e      	b.n	80059fa <HAL_DAC_ConfigChannel+0x16a>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80059dc:	f7fe ff20 	bl	8004820 <HAL_GetTick>
 80059e0:	1b03      	subs	r3, r0, r4
 80059e2:	2b01      	cmp	r3, #1
 80059e4:	d82c      	bhi.n	8005a40 <HAL_DAC_ConfigChannel+0x1b0>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80059e6:	682b      	ldr	r3, [r5, #0]
 80059e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	dbf6      	blt.n	80059dc <HAL_DAC_ConfigChannel+0x14c>
      HAL_Delay(1U);
 80059ee:	2001      	movs	r0, #1
 80059f0:	f7fe ff1c 	bl	800482c <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80059f4:	6828      	ldr	r0, [r5, #0]
 80059f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059f8:	6443      	str	r3, [r0, #68]	; 0x44
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80059fa:	6c83      	ldr	r3, [r0, #72]	; 0x48
 80059fc:	6aba      	ldr	r2, [r7, #40]	; 0x28
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80059fe:	f8d7 c008 	ldr.w	ip, [r7, #8]
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8005a02:	f006 0610 	and.w	r6, r6, #16
 8005a06:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8005a0a:	40b1      	lsls	r1, r6
 8005a0c:	40b2      	lsls	r2, r6
 8005a0e:	ea23 0301 	bic.w	r3, r3, r1
 8005a12:	4313      	orrs	r3, r2
 8005a14:	6483      	str	r3, [r0, #72]	; 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8005a16:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8005a18:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005a1a:	21ff      	movs	r1, #255	; 0xff
 8005a1c:	40b1      	lsls	r1, r6
 8005a1e:	40b2      	lsls	r2, r6
 8005a20:	ea23 0301 	bic.w	r3, r3, r1
 8005a24:	4313      	orrs	r3, r2
 8005a26:	64c3      	str	r3, [r0, #76]	; 0x4c
 8005a28:	e748      	b.n	80058bc <HAL_DAC_ConfigChannel+0x2c>
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8005a2a:	f000 fe2f 	bl	800668c <HAL_RCC_GetHCLKFreq>
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8005a2e:	4b0c      	ldr	r3, [pc, #48]	; (8005a60 <HAL_DAC_ConfigChannel+0x1d0>)
 8005a30:	4298      	cmp	r0, r3
 8005a32:	d90d      	bls.n	8005a50 <HAL_DAC_ConfigChannel+0x1c0>
  hdac->Instance->MCR = tmpreg1;
 8005a34:	6828      	ldr	r0, [r5, #0]
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8005a36:	f448 4800 	orr.w	r8, r8, #32768	; 0x8000
 8005a3a:	e783      	b.n	8005944 <HAL_DAC_ConfigChannel+0xb4>
  __HAL_LOCK(hdac);
 8005a3c:	2002      	movs	r0, #2
}
 8005a3e:	4770      	bx	lr
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005a40:	692b      	ldr	r3, [r5, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005a42:	2203      	movs	r2, #3
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005a44:	f043 0308 	orr.w	r3, r3, #8
 8005a48:	612b      	str	r3, [r5, #16]
          return HAL_TIMEOUT;
 8005a4a:	4610      	mov	r0, r2
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005a4c:	712a      	strb	r2, [r5, #4]
          return HAL_TIMEOUT;
 8005a4e:	e7aa      	b.n	80059a6 <HAL_DAC_ConfigChannel+0x116>
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8005a50:	4b04      	ldr	r3, [pc, #16]	; (8005a64 <HAL_DAC_ConfigChannel+0x1d4>)
 8005a52:	4298      	cmp	r0, r3
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8005a54:	bf88      	it	hi
 8005a56:	f448 4880 	orrhi.w	r8, r8, #16384	; 0x4000
  hdac->Instance->MCR = tmpreg1;
 8005a5a:	6828      	ldr	r0, [r5, #0]
 8005a5c:	e772      	b.n	8005944 <HAL_DAC_ConfigChannel+0xb4>
 8005a5e:	bf00      	nop
 8005a60:	09896800 	.word	0x09896800
 8005a64:	04c4b400 	.word	0x04c4b400

08005a68 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005a68:	2800      	cmp	r0, #0
 8005a6a:	d078      	beq.n	8005b5e <HAL_DMA_Init+0xf6>
{
 8005a6c:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005a6e:	4b3d      	ldr	r3, [pc, #244]	; (8005b64 <HAL_DMA_Init+0xfc>)
 8005a70:	6804      	ldr	r4, [r0, #0]
 8005a72:	429c      	cmp	r4, r3
 8005a74:	d95f      	bls.n	8005b36 <HAL_DMA_Init+0xce>
    hdma->DmaBaseAddress = DMA1;
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8005a76:	4a3c      	ldr	r2, [pc, #240]	; (8005b68 <HAL_DMA_Init+0x100>)
 8005a78:	4b3c      	ldr	r3, [pc, #240]	; (8005b6c <HAL_DMA_Init+0x104>)
    hdma->DmaBaseAddress = DMA2;
 8005a7a:	493d      	ldr	r1, [pc, #244]	; (8005b70 <HAL_DMA_Init+0x108>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8005a7c:	4422      	add	r2, r4
 8005a7e:	fba3 3202 	umull	r3, r2, r3, r2
 8005a82:	0912      	lsrs	r2, r2, #4
 8005a84:	0092      	lsls	r2, r2, #2
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005a86:	2302      	movs	r3, #2
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005a88:	6885      	ldr	r5, [r0, #8]
  hdma->State = HAL_DMA_STATE_BUSY;
 8005a8a:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
  tmp |=  hdma->Init.Direction        |
 8005a8e:	68c3      	ldr	r3, [r0, #12]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005a90:	4e36      	ldr	r6, [pc, #216]	; (8005b6c <HAL_DMA_Init+0x104>)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005a92:	4f34      	ldr	r7, [pc, #208]	; (8005b64 <HAL_DMA_Init+0xfc>)
 8005a94:	e9c0 1210 	strd	r1, r2, [r0, #64]	; 0x40
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005a98:	6901      	ldr	r1, [r0, #16]
  tmp |=  hdma->Init.Direction        |
 8005a9a:	432b      	orrs	r3, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005a9c:	430b      	orrs	r3, r1
 8005a9e:	6941      	ldr	r1, [r0, #20]
 8005aa0:	430b      	orrs	r3, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005aa2:	6981      	ldr	r1, [r0, #24]
 8005aa4:	430b      	orrs	r3, r1
  tmp = hdma->Instance->CCR;
 8005aa6:	6821      	ldr	r1, [r4, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005aa8:	f421 4cff 	bic.w	ip, r1, #32640	; 0x7f80
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005aac:	69c1      	ldr	r1, [r0, #28]
 8005aae:	430b      	orrs	r3, r1
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005ab0:	b2e1      	uxtb	r1, r4
 8005ab2:	3908      	subs	r1, #8
 8005ab4:	fba6 6101 	umull	r6, r1, r6, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8005ab8:	6a06      	ldr	r6, [r0, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005aba:	f02c 0c70 	bic.w	ip, ip, #112	; 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 8005abe:	4333      	orrs	r3, r6
  tmp |=  hdma->Init.Direction        |
 8005ac0:	ea43 030c 	orr.w	r3, r3, ip
  hdma->Instance->CCR = tmp;
 8005ac4:	6023      	str	r3, [r4, #0]
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005ac6:	4e2b      	ldr	r6, [pc, #172]	; (8005b74 <HAL_DMA_Init+0x10c>)
 8005ac8:	4b2b      	ldr	r3, [pc, #172]	; (8005b78 <HAL_DMA_Init+0x110>)
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005aca:	f3c1 1104 	ubfx	r1, r1, #4, #5
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005ace:	42bc      	cmp	r4, r7
 8005ad0:	bf98      	it	ls
 8005ad2:	4633      	movls	r3, r6
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005ad4:	f04f 0c01 	mov.w	ip, #1
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005ad8:	4c28      	ldr	r4, [pc, #160]	; (8005b7c <HAL_DMA_Init+0x114>)
 8005ada:	64c4      	str	r4, [r0, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005adc:	fa0c f101 	lsl.w	r1, ip, r1
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005ae0:	18d4      	adds	r4, r2, r3
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005ae2:	f5b5 4f80 	cmp.w	r5, #16384	; 0x4000
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005ae6:	6501      	str	r1, [r0, #80]	; 0x50
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005ae8:	6484      	str	r4, [r0, #72]	; 0x48
 8005aea:	ea4f 0292 	mov.w	r2, r2, lsr #2
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005aee:	d02b      	beq.n	8005b48 <HAL_DMA_Init+0xe0>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005af0:	6845      	ldr	r5, [r0, #4]
 8005af2:	b2ec      	uxtb	r4, r5
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005af4:	3d01      	subs	r5, #1
 8005af6:	2d03      	cmp	r5, #3
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005af8:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005afc:	f8c6 1084 	str.w	r1, [r6, #132]	; 0x84
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005b00:	d828      	bhi.n	8005b54 <HAL_DMA_Init+0xec>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005b02:	4b1f      	ldr	r3, [pc, #124]	; (8005b80 <HAL_DMA_Init+0x118>)

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005b04:	4d1f      	ldr	r5, [pc, #124]	; (8005b84 <HAL_DMA_Init+0x11c>)
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005b06:	4a20      	ldr	r2, [pc, #128]	; (8005b88 <HAL_DMA_Init+0x120>)
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005b08:	4423      	add	r3, r4

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005b0a:	3c01      	subs	r4, #1
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005b0c:	009b      	lsls	r3, r3, #2
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005b0e:	f004 041f 	and.w	r4, r4, #31
 8005b12:	fa0c f404 	lsl.w	r4, ip, r4
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005b16:	2100      	movs	r1, #0
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005b18:	e9c0 3515 	strd	r3, r5, [r0, #84]	; 0x54
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005b1c:	65c4      	str	r4, [r0, #92]	; 0x5c
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005b1e:	6019      	str	r1, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005b20:	6454      	str	r4, [r2, #68]	; 0x44
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005b22:	2300      	movs	r3, #0
  hdma->State  = HAL_DMA_STATE_READY;
 8005b24:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005b26:	63c3      	str	r3, [r0, #60]	; 0x3c
  hdma->Lock = HAL_UNLOCKED;
 8005b28:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  hdma->State  = HAL_DMA_STATE_READY;
 8005b2c:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
}
 8005b30:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 8005b32:	4618      	mov	r0, r3
}
 8005b34:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005b36:	4a15      	ldr	r2, [pc, #84]	; (8005b8c <HAL_DMA_Init+0x124>)
 8005b38:	4b0c      	ldr	r3, [pc, #48]	; (8005b6c <HAL_DMA_Init+0x104>)
    hdma->DmaBaseAddress = DMA1;
 8005b3a:	4915      	ldr	r1, [pc, #84]	; (8005b90 <HAL_DMA_Init+0x128>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005b3c:	4422      	add	r2, r4
 8005b3e:	fba3 3202 	umull	r3, r2, r3, r2
 8005b42:	0912      	lsrs	r2, r2, #4
 8005b44:	0092      	lsls	r2, r2, #2
    hdma->DmaBaseAddress = DMA1;
 8005b46:	e79e      	b.n	8005a86 <HAL_DMA_Init+0x1e>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005b48:	2400      	movs	r4, #0
 8005b4a:	6044      	str	r4, [r0, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005b4c:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005b50:	f8c6 1084 	str.w	r1, [r6, #132]	; 0x84
    hdma->DMAmuxRequestGen = 0U;
 8005b54:	2300      	movs	r3, #0
    hdma->DMAmuxRequestGenStatus = 0U;
 8005b56:	e9c0 3315 	strd	r3, r3, [r0, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005b5a:	65c3      	str	r3, [r0, #92]	; 0x5c
 8005b5c:	e7e1      	b.n	8005b22 <HAL_DMA_Init+0xba>
    return HAL_ERROR;
 8005b5e:	2001      	movs	r0, #1
}
 8005b60:	4770      	bx	lr
 8005b62:	bf00      	nop
 8005b64:	40020407 	.word	0x40020407
 8005b68:	bffdfbf8 	.word	0xbffdfbf8
 8005b6c:	cccccccd 	.word	0xcccccccd
 8005b70:	40020400 	.word	0x40020400
 8005b74:	40020800 	.word	0x40020800
 8005b78:	40020820 	.word	0x40020820
 8005b7c:	40020880 	.word	0x40020880
 8005b80:	1000823f 	.word	0x1000823f
 8005b84:	40020940 	.word	0x40020940
 8005b88:	40020900 	.word	0x40020900
 8005b8c:	bffdfff8 	.word	0xbffdfff8
 8005b90:	40020000 	.word	0x40020000

08005b94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005b94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005b98:	680c      	ldr	r4, [r1, #0]
{
 8005b9a:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005b9c:	2c00      	cmp	r4, #0
 8005b9e:	d07d      	beq.n	8005c9c <HAL_GPIO_Init+0x108>
 8005ba0:	f04f 0c00 	mov.w	ip, #0
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005ba4:	4e71      	ldr	r6, [pc, #452]	; (8005d6c <HAL_GPIO_Init+0x1d8>)
  uint32_t position = 0x00U;
 8005ba6:	4663      	mov	r3, ip
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005ba8:	f04f 0b01 	mov.w	fp, #1
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005bac:	468e      	mov	lr, r1
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005bae:	fa0b f703 	lsl.w	r7, fp, r3
    if (iocurrent != 0x00u)
 8005bb2:	ea17 0a04 	ands.w	sl, r7, r4
 8005bb6:	d06b      	beq.n	8005c90 <HAL_GPIO_Init+0xfc>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005bb8:	f8de 1004 	ldr.w	r1, [lr, #4]
 8005bbc:	f001 0203 	and.w	r2, r1, #3
 8005bc0:	1e55      	subs	r5, r2, #1
 8005bc2:	2d01      	cmp	r5, #1
 8005bc4:	d96d      	bls.n	8005ca2 <HAL_GPIO_Init+0x10e>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005bc6:	2a03      	cmp	r2, #3
 8005bc8:	f040 80b1 	bne.w	8005d2e <HAL_GPIO_Init+0x19a>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005bcc:	fa02 f20c 	lsl.w	r2, r2, ip
 8005bd0:	43d5      	mvns	r5, r2
      temp = GPIOx->MODER;
 8005bd2:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005bd4:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005bd6:	432a      	orrs	r2, r5
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005bd8:	f411 3f40 	tst.w	r1, #196608	; 0x30000
      GPIOx->MODER = temp;
 8005bdc:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005bde:	d057      	beq.n	8005c90 <HAL_GPIO_Init+0xfc>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005be0:	4d63      	ldr	r5, [pc, #396]	; (8005d70 <HAL_GPIO_Init+0x1dc>)
 8005be2:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 8005be4:	f042 0201 	orr.w	r2, r2, #1
 8005be8:	662a      	str	r2, [r5, #96]	; 0x60
 8005bea:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 8005bec:	f002 0201 	and.w	r2, r2, #1
 8005bf0:	9203      	str	r2, [sp, #12]
 8005bf2:	9a03      	ldr	r2, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 8005bf4:	f023 0203 	bic.w	r2, r3, #3
 8005bf8:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8005bfc:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005c00:	f003 0703 	and.w	r7, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8005c04:	6895      	ldr	r5, [r2, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005c06:	00bf      	lsls	r7, r7, #2
 8005c08:	f04f 080f 	mov.w	r8, #15
 8005c0c:	fa08 f807 	lsl.w	r8, r8, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005c10:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005c14:	ea25 0908 	bic.w	r9, r5, r8
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005c18:	d01a      	beq.n	8005c50 <HAL_GPIO_Init+0xbc>
 8005c1a:	4d56      	ldr	r5, [pc, #344]	; (8005d74 <HAL_GPIO_Init+0x1e0>)
 8005c1c:	42a8      	cmp	r0, r5
 8005c1e:	f000 8092 	beq.w	8005d46 <HAL_GPIO_Init+0x1b2>
 8005c22:	4d55      	ldr	r5, [pc, #340]	; (8005d78 <HAL_GPIO_Init+0x1e4>)
 8005c24:	42a8      	cmp	r0, r5
 8005c26:	f000 8093 	beq.w	8005d50 <HAL_GPIO_Init+0x1bc>
 8005c2a:	4d54      	ldr	r5, [pc, #336]	; (8005d7c <HAL_GPIO_Init+0x1e8>)
 8005c2c:	42a8      	cmp	r0, r5
 8005c2e:	f000 8083 	beq.w	8005d38 <HAL_GPIO_Init+0x1a4>
 8005c32:	4d53      	ldr	r5, [pc, #332]	; (8005d80 <HAL_GPIO_Init+0x1ec>)
 8005c34:	42a8      	cmp	r0, r5
 8005c36:	f000 8092 	beq.w	8005d5e <HAL_GPIO_Init+0x1ca>
 8005c3a:	4d52      	ldr	r5, [pc, #328]	; (8005d84 <HAL_GPIO_Init+0x1f0>)
 8005c3c:	42a8      	cmp	r0, r5
 8005c3e:	bf0c      	ite	eq
 8005c40:	f04f 0805 	moveq.w	r8, #5
 8005c44:	f04f 0806 	movne.w	r8, #6
 8005c48:	fa08 f707 	lsl.w	r7, r8, r7
 8005c4c:	ea49 0907 	orr.w	r9, r9, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005c50:	f8c2 9008 	str.w	r9, [r2, #8]
        temp = EXTI->RTSR1;
 8005c54:	68b2      	ldr	r2, [r6, #8]
        temp &= ~(iocurrent);
 8005c56:	ea6f 050a 	mvn.w	r5, sl
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005c5a:	02cf      	lsls	r7, r1, #11
        temp &= ~(iocurrent);
 8005c5c:	bf54      	ite	pl
 8005c5e:	402a      	andpl	r2, r5
        {
          temp |= iocurrent;
 8005c60:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->RTSR1 = temp;
 8005c64:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR1;
 8005c66:	68f2      	ldr	r2, [r6, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005c68:	028f      	lsls	r7, r1, #10
        temp &= ~(iocurrent);
 8005c6a:	bf54      	ite	pl
 8005c6c:	402a      	andpl	r2, r5
        {
          temp |= iocurrent;
 8005c6e:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->FTSR1 = temp;
 8005c72:	60f2      	str	r2, [r6, #12]

        temp = EXTI->EMR1;
 8005c74:	6872      	ldr	r2, [r6, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005c76:	038f      	lsls	r7, r1, #14
        temp &= ~(iocurrent);
 8005c78:	bf54      	ite	pl
 8005c7a:	402a      	andpl	r2, r5
        {
          temp |= iocurrent;
 8005c7c:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->EMR1 = temp;
 8005c80:	6072      	str	r2, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005c82:	6832      	ldr	r2, [r6, #0]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005c84:	03c9      	lsls	r1, r1, #15
        temp &= ~(iocurrent);
 8005c86:	bf54      	ite	pl
 8005c88:	402a      	andpl	r2, r5
        {
          temp |= iocurrent;
 8005c8a:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->IMR1 = temp;
 8005c8e:	6032      	str	r2, [r6, #0]
      }
    }

    position++;
 8005c90:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005c92:	fa34 f203 	lsrs.w	r2, r4, r3
 8005c96:	f10c 0c02 	add.w	ip, ip, #2
 8005c9a:	d188      	bne.n	8005bae <HAL_GPIO_Init+0x1a>
  }
}
 8005c9c:	b005      	add	sp, #20
 8005c9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 8005ca2:	f8d0 9008 	ldr.w	r9, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005ca6:	f8de 500c 	ldr.w	r5, [lr, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005caa:	f04f 0803 	mov.w	r8, #3
 8005cae:	fa08 f80c 	lsl.w	r8, r8, ip
 8005cb2:	ea29 0908 	bic.w	r9, r9, r8
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005cb6:	fa05 f50c 	lsl.w	r5, r5, ip
 8005cba:	ea45 0509 	orr.w	r5, r5, r9
        GPIOx->OSPEEDR = temp;
 8005cbe:	6085      	str	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005cc0:	ea6f 0508 	mvn.w	r5, r8
        temp = GPIOx->OTYPER;
 8005cc4:	f8d0 8004 	ldr.w	r8, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005cc8:	ea28 0807 	bic.w	r8, r8, r7
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005ccc:	f3c1 1700 	ubfx	r7, r1, #4, #1
 8005cd0:	409f      	lsls	r7, r3
 8005cd2:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OTYPER = temp;
 8005cd6:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 8005cd8:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005cda:	ea07 0805 	and.w	r8, r7, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005cde:	f8de 7008 	ldr.w	r7, [lr, #8]
 8005ce2:	fa07 f70c 	lsl.w	r7, r7, ip
 8005ce6:	ea47 0708 	orr.w	r7, r7, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005cea:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 8005cec:	60c7      	str	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005cee:	fa02 f20c 	lsl.w	r2, r2, ip
 8005cf2:	f47f af6e 	bne.w	8005bd2 <HAL_GPIO_Init+0x3e>
        temp = GPIOx->AFR[position >> 3U];
 8005cf6:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 8005cfa:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005cfe:	f003 0807 	and.w	r8, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8005d02:	f8d9 7020 	ldr.w	r7, [r9, #32]
 8005d06:	9700      	str	r7, [sp, #0]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005d08:	f8de 7010 	ldr.w	r7, [lr, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005d0c:	ea4f 0888 	mov.w	r8, r8, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005d10:	fa07 f708 	lsl.w	r7, r7, r8
 8005d14:	9701      	str	r7, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005d16:	270f      	movs	r7, #15
 8005d18:	fa07 f808 	lsl.w	r8, r7, r8
 8005d1c:	9f00      	ldr	r7, [sp, #0]
 8005d1e:	ea27 0808 	bic.w	r8, r7, r8
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005d22:	9f01      	ldr	r7, [sp, #4]
 8005d24:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->AFR[position >> 3U] = temp;
 8005d28:	f8c9 7020 	str.w	r7, [r9, #32]
 8005d2c:	e751      	b.n	8005bd2 <HAL_GPIO_Init+0x3e>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005d2e:	2503      	movs	r5, #3
 8005d30:	fa05 f50c 	lsl.w	r5, r5, ip
 8005d34:	43ed      	mvns	r5, r5
 8005d36:	e7cf      	b.n	8005cd8 <HAL_GPIO_Init+0x144>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005d38:	f04f 0803 	mov.w	r8, #3
 8005d3c:	fa08 f707 	lsl.w	r7, r8, r7
 8005d40:	ea49 0907 	orr.w	r9, r9, r7
 8005d44:	e784      	b.n	8005c50 <HAL_GPIO_Init+0xbc>
 8005d46:	fa0b f707 	lsl.w	r7, fp, r7
 8005d4a:	ea49 0907 	orr.w	r9, r9, r7
 8005d4e:	e77f      	b.n	8005c50 <HAL_GPIO_Init+0xbc>
 8005d50:	f04f 0802 	mov.w	r8, #2
 8005d54:	fa08 f707 	lsl.w	r7, r8, r7
 8005d58:	ea49 0907 	orr.w	r9, r9, r7
 8005d5c:	e778      	b.n	8005c50 <HAL_GPIO_Init+0xbc>
 8005d5e:	f04f 0804 	mov.w	r8, #4
 8005d62:	fa08 f707 	lsl.w	r7, r8, r7
 8005d66:	ea49 0907 	orr.w	r9, r9, r7
 8005d6a:	e771      	b.n	8005c50 <HAL_GPIO_Init+0xbc>
 8005d6c:	40010400 	.word	0x40010400
 8005d70:	40021000 	.word	0x40021000
 8005d74:	48000400 	.word	0x48000400
 8005d78:	48000800 	.word	0x48000800
 8005d7c:	48000c00 	.word	0x48000c00
 8005d80:	48001000 	.word	0x48001000
 8005d84:	48001400 	.word	0x48001400

08005d88 <HAL_OPAMP_Init>:
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if (hopamp == NULL)
 8005d88:	2800      	cmp	r0, #0
 8005d8a:	d073      	beq.n	8005e74 <HAL_OPAMP_Init+0xec>
{
 8005d8c:	b530      	push	{r4, r5, lr}
  {
    return HAL_ERROR;
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8005d8e:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8005d92:	2b05      	cmp	r3, #5
{
 8005d94:	b083      	sub	sp, #12
 8005d96:	4604      	mov	r4, r0
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8005d98:	d057      	beq.n	8005e4a <HAL_OPAMP_Init+0xc2>
  {
    return HAL_ERROR;
  }
  else if (hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 8005d9a:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8005d9e:	2b02      	cmp	r3, #2
 8005da0:	d053      	beq.n	8005e4a <HAL_OPAMP_Init+0xc2>
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
    }

    /* Init SYSCFG and the low level hardware to access opamp */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005da2:	4b35      	ldr	r3, [pc, #212]	; (8005e78 <HAL_OPAMP_Init+0xf0>)
 8005da4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005da6:	f042 0201 	orr.w	r2, r2, #1
 8005daa:	661a      	str	r2, [r3, #96]	; 0x60
 8005dac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005dae:	f003 0301 	and.w	r3, r3, #1
 8005db2:	9301      	str	r3, [sp, #4]
 8005db4:	9b01      	ldr	r3, [sp, #4]

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8005db6:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8005dba:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005dbe:	b90b      	cbnz	r3, 8005dc4 <HAL_OPAMP_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 8005dc0:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 8005dc4:	4620      	mov	r0, r4
 8005dc6:	f7fe f9f3 	bl	80041b0 <HAL_OPAMP_MspInit>

    /* check if OPAMP_PGA_MODE & in Follower mode */
    /*   - InvertingInput                         */
    /* is Not Applicable                          */

    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8005dca:	68a3      	ldr	r3, [r4, #8]
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8005dcc:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8005dce:	f023 0220 	bic.w	r2, r3, #32
 8005dd2:	2a40      	cmp	r2, #64	; 0x40
      MODIFY_REG(hopamp->Instance->CSR,
 8005dd4:	6822      	ldr	r2, [r4, #0]
 8005dd6:	6811      	ldr	r1, [r2, #0]
    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8005dd8:	d03a      	beq.n	8005e50 <HAL_OPAMP_Init+0xc8>
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 8005dda:	6865      	ldr	r5, [r4, #4]
      MODIFY_REG(hopamp->Instance->CSR,
 8005ddc:	f021 0110 	bic.w	r1, r1, #16
 8005de0:	4301      	orrs	r1, r0
      MODIFY_REG(hopamp->Instance->CSR,
 8005de2:	68e0      	ldr	r0, [r4, #12]
      MODIFY_REG(hopamp->Instance->CSR,
 8005de4:	6011      	str	r1, [r2, #0]
      MODIFY_REG(hopamp->Instance->CSR,
 8005de6:	432b      	orrs	r3, r5
 8005de8:	4303      	orrs	r3, r0
 8005dea:	6920      	ldr	r0, [r4, #16]
 8005dec:	6811      	ldr	r1, [r2, #0]
 8005dee:	4303      	orrs	r3, r0
 8005df0:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005df2:	4303      	orrs	r3, r0
 8005df4:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8005df6:	4303      	orrs	r3, r0
 8005df8:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8005dfa:	ea43 43c0 	orr.w	r3, r3, r0, lsl #19
 8005dfe:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8005e00:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8005e04:	481d      	ldr	r0, [pc, #116]	; (8005e7c <HAL_OPAMP_Init+0xf4>)
 8005e06:	4008      	ands	r0, r1
 8005e08:	7d21      	ldrb	r1, [r4, #20]
 8005e0a:	f1a1 0101 	sub.w	r1, r1, #1
 8005e0e:	fab1 f181 	clz	r1, r1
 8005e12:	4303      	orrs	r3, r0
 8005e14:	0949      	lsrs	r1, r1, #5
 8005e16:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005e1a:	6013      	str	r3, [r2, #0]
                 hopamp->Init.PgaGain |
                 (hopamp->Init.TrimmingValueP << OPAMP_INPUT_NONINVERTING) |
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }

    if ((READ_BIT(hopamp->Instance->TCMR, OPAMP_TCMR_LOCK)) == 0UL)
 8005e1c:	6993      	ldr	r3, [r2, #24]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	db09      	blt.n	8005e36 <HAL_OPAMP_Init+0xae>
    {
      MODIFY_REG(hopamp->Instance->TCMR,
 8005e22:	e9d4 3006 	ldrd	r3, r0, [r4, #24]
 8005e26:	6991      	ldr	r1, [r2, #24]
 8005e28:	4303      	orrs	r3, r0
 8005e2a:	6a20      	ldr	r0, [r4, #32]
 8005e2c:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 8005e30:	4303      	orrs	r3, r0
 8005e32:	430b      	orrs	r3, r1
 8005e34:	6193      	str	r3, [r2, #24]
                 hopamp->Init.InvertingInputSecondary  |
                 hopamp->Init.NonInvertingInputSecondary);
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8005e36:	f894 303a 	ldrb.w	r3, [r4, #58]	; 0x3a
 8005e3a:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 8005e3e:	b9b3      	cbnz	r3, 8005e6e <HAL_OPAMP_Init+0xe6>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 8005e40:	2301      	movs	r3, #1
 8005e42:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
    }
    /* else: remain in READY or BUSY state (no update) */

    return status;
  }
}
 8005e46:	b003      	add	sp, #12
 8005e48:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8005e4a:	2001      	movs	r0, #1
}
 8005e4c:	b003      	add	sp, #12
 8005e4e:	bd30      	pop	{r4, r5, pc}
      MODIFY_REG(hopamp->Instance->CSR,
 8005e50:	f021 0110 	bic.w	r1, r1, #16
 8005e54:	4301      	orrs	r1, r0
      MODIFY_REG(hopamp->Instance->CSR,
 8005e56:	6860      	ldr	r0, [r4, #4]
      MODIFY_REG(hopamp->Instance->CSR,
 8005e58:	6011      	str	r1, [r2, #0]
      MODIFY_REG(hopamp->Instance->CSR,
 8005e5a:	4303      	orrs	r3, r0
 8005e5c:	6920      	ldr	r0, [r4, #16]
 8005e5e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8005e60:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8005e62:	4303      	orrs	r3, r0
 8005e64:	430b      	orrs	r3, r1
 8005e66:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8005e68:	6811      	ldr	r1, [r2, #0]
 8005e6a:	432b      	orrs	r3, r5
 8005e6c:	e7c5      	b.n	8005dfa <HAL_OPAMP_Init+0x72>
    return status;
 8005e6e:	2000      	movs	r0, #0
}
 8005e70:	b003      	add	sp, #12
 8005e72:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8005e74:	2001      	movs	r0, #1
}
 8005e76:	4770      	bx	lr
 8005e78:	40021000 	.word	0x40021000
 8005e7c:	e0003e11 	.word	0xe0003e11

08005e80 <HAL_PWREx_ControlVoltageScaling>:
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005e80:	4a37      	ldr	r2, [pc, #220]	; (8005f60 <HAL_PWREx_ControlVoltageScaling+0xe0>)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005e82:	b960      	cbnz	r0, 8005e9e <HAL_PWREx_ControlVoltageScaling+0x1e>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005e84:	6813      	ldr	r3, [r2, #0]
 8005e86:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005e8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005e8e:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005e92:	d01d      	beq.n	8005ed0 <HAL_PWREx_ControlVoltageScaling+0x50>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005e94:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005e98:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8005e9c:	4770      	bx	lr
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005e9e:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8005ea2:	d007      	beq.n	8005eb4 <HAL_PWREx_ControlVoltageScaling+0x34>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005ea4:	6813      	ldr	r3, [r2, #0]
 8005ea6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005eaa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8005eae:	2000      	movs	r0, #0
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005eb0:	6013      	str	r3, [r2, #0]
}
 8005eb2:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005eb4:	6813      	ldr	r3, [r2, #0]
 8005eb6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005eba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005ebe:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005ec2:	d02b      	beq.n	8005f1c <HAL_PWREx_ControlVoltageScaling+0x9c>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005ec4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  return HAL_OK;
 8005ec8:	2000      	movs	r0, #0
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005eca:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8005ece:	4770      	bx	lr
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005ed0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005ed4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005ed8:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005eda:	4822      	ldr	r0, [pc, #136]	; (8005f64 <HAL_PWREx_ControlVoltageScaling+0xe4>)
 8005edc:	4922      	ldr	r1, [pc, #136]	; (8005f68 <HAL_PWREx_ControlVoltageScaling+0xe8>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005ede:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005ee2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005ee6:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005ee8:	6803      	ldr	r3, [r0, #0]
 8005eea:	2032      	movs	r0, #50	; 0x32
 8005eec:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005ef0:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005ef2:	fba1 1303 	umull	r1, r3, r1, r3
 8005ef6:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005ef8:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005efa:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005efe:	d506      	bpl.n	8005f0e <HAL_PWREx_ControlVoltageScaling+0x8e>
 8005f00:	e000      	b.n	8005f04 <HAL_PWREx_ControlVoltageScaling+0x84>
 8005f02:	b123      	cbz	r3, 8005f0e <HAL_PWREx_ControlVoltageScaling+0x8e>
 8005f04:	6951      	ldr	r1, [r2, #20]
 8005f06:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8005f08:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005f0c:	d4f9      	bmi.n	8005f02 <HAL_PWREx_ControlVoltageScaling+0x82>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005f0e:	4b14      	ldr	r3, [pc, #80]	; (8005f60 <HAL_PWREx_ControlVoltageScaling+0xe0>)
 8005f10:	695b      	ldr	r3, [r3, #20]
 8005f12:	055b      	lsls	r3, r3, #21
  return HAL_OK;
 8005f14:	bf54      	ite	pl
 8005f16:	2000      	movpl	r0, #0
        return HAL_TIMEOUT;
 8005f18:	2003      	movmi	r0, #3
 8005f1a:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005f1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005f20:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005f24:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005f26:	480f      	ldr	r0, [pc, #60]	; (8005f64 <HAL_PWREx_ControlVoltageScaling+0xe4>)
 8005f28:	490f      	ldr	r1, [pc, #60]	; (8005f68 <HAL_PWREx_ControlVoltageScaling+0xe8>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005f2a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005f2e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005f32:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005f34:	6803      	ldr	r3, [r0, #0]
 8005f36:	2032      	movs	r0, #50	; 0x32
 8005f38:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005f3c:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005f3e:	fba1 1303 	umull	r1, r3, r1, r3
 8005f42:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005f44:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005f46:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005f4a:	d5e0      	bpl.n	8005f0e <HAL_PWREx_ControlVoltageScaling+0x8e>
 8005f4c:	e001      	b.n	8005f52 <HAL_PWREx_ControlVoltageScaling+0xd2>
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d0dd      	beq.n	8005f0e <HAL_PWREx_ControlVoltageScaling+0x8e>
 8005f52:	6951      	ldr	r1, [r2, #20]
 8005f54:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8005f56:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005f5a:	d5d8      	bpl.n	8005f0e <HAL_PWREx_ControlVoltageScaling+0x8e>
 8005f5c:	e7f7      	b.n	8005f4e <HAL_PWREx_ControlVoltageScaling+0xce>
 8005f5e:	bf00      	nop
 8005f60:	40007000 	.word	0x40007000
 8005f64:	200004c4 	.word	0x200004c4
 8005f68:	431bde83 	.word	0x431bde83

08005f6c <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8005f6c:	4a02      	ldr	r2, [pc, #8]	; (8005f78 <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 8005f6e:	6893      	ldr	r3, [r2, #8]
 8005f70:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005f74:	6093      	str	r3, [r2, #8]
}
 8005f76:	4770      	bx	lr
 8005f78:	40007000 	.word	0x40007000

08005f7c <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005f7c:	2800      	cmp	r0, #0
 8005f7e:	f000 81c3 	beq.w	8006308 <HAL_RCC_OscConfig+0x38c>
{
 8005f82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005f86:	6803      	ldr	r3, [r0, #0]
 8005f88:	07d9      	lsls	r1, r3, #31
{
 8005f8a:	b082      	sub	sp, #8
 8005f8c:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005f8e:	d52d      	bpl.n	8005fec <HAL_RCC_OscConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005f90:	49a6      	ldr	r1, [pc, #664]	; (800622c <HAL_RCC_OscConfig+0x2b0>)
 8005f92:	688a      	ldr	r2, [r1, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005f94:	68c9      	ldr	r1, [r1, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005f96:	f002 020c 	and.w	r2, r2, #12

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8005f9a:	2a0c      	cmp	r2, #12
 8005f9c:	f000 810a 	beq.w	80061b4 <HAL_RCC_OscConfig+0x238>
 8005fa0:	2a08      	cmp	r2, #8
 8005fa2:	f000 810c 	beq.w	80061be <HAL_RCC_OscConfig+0x242>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005fa6:	6863      	ldr	r3, [r4, #4]
 8005fa8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005fac:	f000 8133 	beq.w	8006216 <HAL_RCC_OscConfig+0x29a>
 8005fb0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005fb4:	f000 819b 	beq.w	80062ee <HAL_RCC_OscConfig+0x372>
 8005fb8:	4d9c      	ldr	r5, [pc, #624]	; (800622c <HAL_RCC_OscConfig+0x2b0>)
 8005fba:	682a      	ldr	r2, [r5, #0]
 8005fbc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005fc0:	602a      	str	r2, [r5, #0]
 8005fc2:	682a      	ldr	r2, [r5, #0]
 8005fc4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005fc8:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	f040 8128 	bne.w	8006220 <HAL_RCC_OscConfig+0x2a4>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fd0:	f7fe fc26 	bl	8004820 <HAL_GetTick>
 8005fd4:	4606      	mov	r6, r0

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005fd6:	e005      	b.n	8005fe4 <HAL_RCC_OscConfig+0x68>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005fd8:	f7fe fc22 	bl	8004820 <HAL_GetTick>
 8005fdc:	1b80      	subs	r0, r0, r6
 8005fde:	2864      	cmp	r0, #100	; 0x64
 8005fe0:	f200 8142 	bhi.w	8006268 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005fe4:	682b      	ldr	r3, [r5, #0]
 8005fe6:	039f      	lsls	r7, r3, #14
 8005fe8:	d4f6      	bmi.n	8005fd8 <HAL_RCC_OscConfig+0x5c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005fea:	6823      	ldr	r3, [r4, #0]
 8005fec:	079e      	lsls	r6, r3, #30
 8005fee:	d528      	bpl.n	8006042 <HAL_RCC_OscConfig+0xc6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005ff0:	4a8e      	ldr	r2, [pc, #568]	; (800622c <HAL_RCC_OscConfig+0x2b0>)
 8005ff2:	6893      	ldr	r3, [r2, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005ff4:	68d2      	ldr	r2, [r2, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005ff6:	f003 030c 	and.w	r3, r3, #12
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005ffa:	2b0c      	cmp	r3, #12
 8005ffc:	f000 80ec 	beq.w	80061d8 <HAL_RCC_OscConfig+0x25c>
 8006000:	2b04      	cmp	r3, #4
 8006002:	f000 80ee 	beq.w	80061e2 <HAL_RCC_OscConfig+0x266>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006006:	68e3      	ldr	r3, [r4, #12]
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006008:	4d88      	ldr	r5, [pc, #544]	; (800622c <HAL_RCC_OscConfig+0x2b0>)
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800600a:	2b00      	cmp	r3, #0
 800600c:	f000 811d 	beq.w	800624a <HAL_RCC_OscConfig+0x2ce>
        __HAL_RCC_HSI_ENABLE();
 8006010:	682b      	ldr	r3, [r5, #0]
 8006012:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006016:	602b      	str	r3, [r5, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006018:	f7fe fc02 	bl	8004820 <HAL_GetTick>
 800601c:	4606      	mov	r6, r0

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800601e:	e005      	b.n	800602c <HAL_RCC_OscConfig+0xb0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006020:	f7fe fbfe 	bl	8004820 <HAL_GetTick>
 8006024:	1b80      	subs	r0, r0, r6
 8006026:	2802      	cmp	r0, #2
 8006028:	f200 811e 	bhi.w	8006268 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800602c:	682b      	ldr	r3, [r5, #0]
 800602e:	0558      	lsls	r0, r3, #21
 8006030:	d5f6      	bpl.n	8006020 <HAL_RCC_OscConfig+0xa4>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006032:	686b      	ldr	r3, [r5, #4]
 8006034:	6922      	ldr	r2, [r4, #16]
 8006036:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800603a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800603e:	606b      	str	r3, [r5, #4]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006040:	6823      	ldr	r3, [r4, #0]
 8006042:	071a      	lsls	r2, r3, #28
 8006044:	d519      	bpl.n	800607a <HAL_RCC_OscConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006046:	6963      	ldr	r3, [r4, #20]
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006048:	4d78      	ldr	r5, [pc, #480]	; (800622c <HAL_RCC_OscConfig+0x2b0>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800604a:	2b00      	cmp	r3, #0
 800604c:	f000 809e 	beq.w	800618c <HAL_RCC_OscConfig+0x210>
      __HAL_RCC_LSI_ENABLE();
 8006050:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8006054:	f043 0301 	orr.w	r3, r3, #1
 8006058:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800605c:	f7fe fbe0 	bl	8004820 <HAL_GetTick>
 8006060:	4606      	mov	r6, r0

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006062:	e005      	b.n	8006070 <HAL_RCC_OscConfig+0xf4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006064:	f7fe fbdc 	bl	8004820 <HAL_GetTick>
 8006068:	1b80      	subs	r0, r0, r6
 800606a:	2802      	cmp	r0, #2
 800606c:	f200 80fc 	bhi.w	8006268 <HAL_RCC_OscConfig+0x2ec>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006070:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8006074:	079f      	lsls	r7, r3, #30
 8006076:	d5f5      	bpl.n	8006064 <HAL_RCC_OscConfig+0xe8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006078:	6823      	ldr	r3, [r4, #0]
 800607a:	0759      	lsls	r1, r3, #29
 800607c:	d541      	bpl.n	8006102 <HAL_RCC_OscConfig+0x186>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800607e:	4b6b      	ldr	r3, [pc, #428]	; (800622c <HAL_RCC_OscConfig+0x2b0>)
 8006080:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006082:	00d2      	lsls	r2, r2, #3
 8006084:	f100 80f4 	bmi.w	8006270 <HAL_RCC_OscConfig+0x2f4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006088:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800608a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800608e:	659a      	str	r2, [r3, #88]	; 0x58
 8006090:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006092:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006096:	9301      	str	r3, [sp, #4]
 8006098:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800609a:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800609c:	4e64      	ldr	r6, [pc, #400]	; (8006230 <HAL_RCC_OscConfig+0x2b4>)
 800609e:	6833      	ldr	r3, [r6, #0]
 80060a0:	05df      	lsls	r7, r3, #23
 80060a2:	f140 8113 	bpl.w	80062cc <HAL_RCC_OscConfig+0x350>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80060a6:	68a3      	ldr	r3, [r4, #8]
 80060a8:	2b01      	cmp	r3, #1
 80060aa:	f000 80e3 	beq.w	8006274 <HAL_RCC_OscConfig+0x2f8>
 80060ae:	2b05      	cmp	r3, #5
 80060b0:	f000 8169 	beq.w	8006386 <HAL_RCC_OscConfig+0x40a>
 80060b4:	4e5d      	ldr	r6, [pc, #372]	; (800622c <HAL_RCC_OscConfig+0x2b0>)
 80060b6:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 80060ba:	f022 0201 	bic.w	r2, r2, #1
 80060be:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90
 80060c2:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 80060c6:	f022 0204 	bic.w	r2, r2, #4
 80060ca:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	f040 80d7 	bne.w	8006282 <HAL_RCC_OscConfig+0x306>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80060d4:	f7fe fba4 	bl	8004820 <HAL_GetTick>

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80060d8:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80060dc:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80060de:	e005      	b.n	80060ec <HAL_RCC_OscConfig+0x170>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80060e0:	f7fe fb9e 	bl	8004820 <HAL_GetTick>
 80060e4:	1bc0      	subs	r0, r0, r7
 80060e6:	4540      	cmp	r0, r8
 80060e8:	f200 80be 	bhi.w	8006268 <HAL_RCC_OscConfig+0x2ec>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80060ec:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 80060f0:	079a      	lsls	r2, r3, #30
 80060f2:	d4f5      	bmi.n	80060e0 <HAL_RCC_OscConfig+0x164>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80060f4:	b125      	cbz	r5, 8006100 <HAL_RCC_OscConfig+0x184>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80060f6:	4a4d      	ldr	r2, [pc, #308]	; (800622c <HAL_RCC_OscConfig+0x2b0>)
 80060f8:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80060fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80060fe:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006100:	6823      	ldr	r3, [r4, #0]
 8006102:	069b      	lsls	r3, r3, #26
 8006104:	d518      	bpl.n	8006138 <HAL_RCC_OscConfig+0x1bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006106:	69a3      	ldr	r3, [r4, #24]
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006108:	4d48      	ldr	r5, [pc, #288]	; (800622c <HAL_RCC_OscConfig+0x2b0>)
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800610a:	2b00      	cmp	r3, #0
 800610c:	f000 80ca 	beq.w	80062a4 <HAL_RCC_OscConfig+0x328>
      __HAL_RCC_HSI48_ENABLE();
 8006110:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8006114:	f043 0301 	orr.w	r3, r3, #1
 8006118:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800611c:	f7fe fb80 	bl	8004820 <HAL_GetTick>
 8006120:	4606      	mov	r6, r0

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006122:	e005      	b.n	8006130 <HAL_RCC_OscConfig+0x1b4>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006124:	f7fe fb7c 	bl	8004820 <HAL_GetTick>
 8006128:	1b80      	subs	r0, r0, r6
 800612a:	2802      	cmp	r0, #2
 800612c:	f200 809c 	bhi.w	8006268 <HAL_RCC_OscConfig+0x2ec>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006130:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8006134:	079f      	lsls	r7, r3, #30
 8006136:	d5f5      	bpl.n	8006124 <HAL_RCC_OscConfig+0x1a8>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006138:	69e0      	ldr	r0, [r4, #28]
 800613a:	b318      	cbz	r0, 8006184 <HAL_RCC_OscConfig+0x208>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800613c:	4d3b      	ldr	r5, [pc, #236]	; (800622c <HAL_RCC_OscConfig+0x2b0>)
 800613e:	68ab      	ldr	r3, [r5, #8]
 8006140:	f003 030c 	and.w	r3, r3, #12
 8006144:	2b0c      	cmp	r3, #12
 8006146:	f000 812c 	beq.w	80063a2 <HAL_RCC_OscConfig+0x426>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800614a:	682b      	ldr	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800614c:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 800614e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006152:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006154:	f000 80da 	beq.w	800630c <HAL_RCC_OscConfig+0x390>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8006158:	68eb      	ldr	r3, [r5, #12]
 800615a:	f023 0303 	bic.w	r3, r3, #3
 800615e:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8006160:	68eb      	ldr	r3, [r5, #12]
 8006162:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8006166:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800616a:	60eb      	str	r3, [r5, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800616c:	f7fe fb58 	bl	8004820 <HAL_GetTick>
 8006170:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006172:	e004      	b.n	800617e <HAL_RCC_OscConfig+0x202>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006174:	f7fe fb54 	bl	8004820 <HAL_GetTick>
 8006178:	1b00      	subs	r0, r0, r4
 800617a:	2802      	cmp	r0, #2
 800617c:	d874      	bhi.n	8006268 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800617e:	682b      	ldr	r3, [r5, #0]
 8006180:	019b      	lsls	r3, r3, #6
 8006182:	d4f7      	bmi.n	8006174 <HAL_RCC_OscConfig+0x1f8>
      }
    }
  }
  }

  return HAL_OK;
 8006184:	2000      	movs	r0, #0
}
 8006186:	b002      	add	sp, #8
 8006188:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 800618c:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8006190:	f023 0301 	bic.w	r3, r3, #1
 8006194:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
      tickstart = HAL_GetTick();
 8006198:	f7fe fb42 	bl	8004820 <HAL_GetTick>
 800619c:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800619e:	e004      	b.n	80061aa <HAL_RCC_OscConfig+0x22e>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80061a0:	f7fe fb3e 	bl	8004820 <HAL_GetTick>
 80061a4:	1b80      	subs	r0, r0, r6
 80061a6:	2802      	cmp	r0, #2
 80061a8:	d85e      	bhi.n	8006268 <HAL_RCC_OscConfig+0x2ec>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80061aa:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 80061ae:	0798      	lsls	r0, r3, #30
 80061b0:	d4f6      	bmi.n	80061a0 <HAL_RCC_OscConfig+0x224>
 80061b2:	e761      	b.n	8006078 <HAL_RCC_OscConfig+0xfc>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80061b4:	f001 0103 	and.w	r1, r1, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80061b8:	2903      	cmp	r1, #3
 80061ba:	f47f aef4 	bne.w	8005fa6 <HAL_RCC_OscConfig+0x2a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80061be:	4a1b      	ldr	r2, [pc, #108]	; (800622c <HAL_RCC_OscConfig+0x2b0>)
 80061c0:	6812      	ldr	r2, [r2, #0]
 80061c2:	0392      	lsls	r2, r2, #14
 80061c4:	f57f af12 	bpl.w	8005fec <HAL_RCC_OscConfig+0x70>
 80061c8:	6862      	ldr	r2, [r4, #4]
 80061ca:	2a00      	cmp	r2, #0
 80061cc:	f47f af0e 	bne.w	8005fec <HAL_RCC_OscConfig+0x70>
        return HAL_ERROR;
 80061d0:	2001      	movs	r0, #1
}
 80061d2:	b002      	add	sp, #8
 80061d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80061d8:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80061dc:	2a02      	cmp	r2, #2
 80061de:	f47f af12 	bne.w	8006006 <HAL_RCC_OscConfig+0x8a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80061e2:	4b12      	ldr	r3, [pc, #72]	; (800622c <HAL_RCC_OscConfig+0x2b0>)
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	055d      	lsls	r5, r3, #21
 80061e8:	d502      	bpl.n	80061f0 <HAL_RCC_OscConfig+0x274>
 80061ea:	68e3      	ldr	r3, [r4, #12]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d0ef      	beq.n	80061d0 <HAL_RCC_OscConfig+0x254>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80061f0:	4a0e      	ldr	r2, [pc, #56]	; (800622c <HAL_RCC_OscConfig+0x2b0>)
 80061f2:	6920      	ldr	r0, [r4, #16]
 80061f4:	6853      	ldr	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80061f6:	490f      	ldr	r1, [pc, #60]	; (8006234 <HAL_RCC_OscConfig+0x2b8>)
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80061f8:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80061fc:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8006200:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006202:	6808      	ldr	r0, [r1, #0]
 8006204:	f7fe fac2 	bl	800478c <HAL_InitTick>
 8006208:	2800      	cmp	r0, #0
 800620a:	d1e1      	bne.n	80061d0 <HAL_RCC_OscConfig+0x254>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800620c:	6823      	ldr	r3, [r4, #0]
 800620e:	071a      	lsls	r2, r3, #28
 8006210:	f57f af33 	bpl.w	800607a <HAL_RCC_OscConfig+0xfe>
 8006214:	e717      	b.n	8006046 <HAL_RCC_OscConfig+0xca>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006216:	4a05      	ldr	r2, [pc, #20]	; (800622c <HAL_RCC_OscConfig+0x2b0>)
 8006218:	6813      	ldr	r3, [r2, #0]
 800621a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800621e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8006220:	f7fe fafe 	bl	8004820 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006224:	4e01      	ldr	r6, [pc, #4]	; (800622c <HAL_RCC_OscConfig+0x2b0>)
        tickstart = HAL_GetTick();
 8006226:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006228:	e00b      	b.n	8006242 <HAL_RCC_OscConfig+0x2c6>
 800622a:	bf00      	nop
 800622c:	40021000 	.word	0x40021000
 8006230:	40007000 	.word	0x40007000
 8006234:	200004cc 	.word	0x200004cc
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006238:	f7fe faf2 	bl	8004820 <HAL_GetTick>
 800623c:	1b40      	subs	r0, r0, r5
 800623e:	2864      	cmp	r0, #100	; 0x64
 8006240:	d812      	bhi.n	8006268 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006242:	6833      	ldr	r3, [r6, #0]
 8006244:	039b      	lsls	r3, r3, #14
 8006246:	d5f7      	bpl.n	8006238 <HAL_RCC_OscConfig+0x2bc>
 8006248:	e6cf      	b.n	8005fea <HAL_RCC_OscConfig+0x6e>
        __HAL_RCC_HSI_DISABLE();
 800624a:	682b      	ldr	r3, [r5, #0]
 800624c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006250:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8006252:	f7fe fae5 	bl	8004820 <HAL_GetTick>
 8006256:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006258:	682b      	ldr	r3, [r5, #0]
 800625a:	0559      	lsls	r1, r3, #21
 800625c:	d5d6      	bpl.n	800620c <HAL_RCC_OscConfig+0x290>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800625e:	f7fe fadf 	bl	8004820 <HAL_GetTick>
 8006262:	1b80      	subs	r0, r0, r6
 8006264:	2802      	cmp	r0, #2
 8006266:	d9f7      	bls.n	8006258 <HAL_RCC_OscConfig+0x2dc>
            return HAL_TIMEOUT;
 8006268:	2003      	movs	r0, #3
}
 800626a:	b002      	add	sp, #8
 800626c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    FlagStatus       pwrclkchanged = RESET;
 8006270:	2500      	movs	r5, #0
 8006272:	e713      	b.n	800609c <HAL_RCC_OscConfig+0x120>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006274:	4a65      	ldr	r2, [pc, #404]	; (800640c <HAL_RCC_OscConfig+0x490>)
 8006276:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800627a:	f043 0301 	orr.w	r3, r3, #1
 800627e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      tickstart = HAL_GetTick();
 8006282:	f7fe facd 	bl	8004820 <HAL_GetTick>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006286:	4f61      	ldr	r7, [pc, #388]	; (800640c <HAL_RCC_OscConfig+0x490>)
      tickstart = HAL_GetTick();
 8006288:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800628a:	f241 3888 	movw	r8, #5000	; 0x1388
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800628e:	e004      	b.n	800629a <HAL_RCC_OscConfig+0x31e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006290:	f7fe fac6 	bl	8004820 <HAL_GetTick>
 8006294:	1b80      	subs	r0, r0, r6
 8006296:	4540      	cmp	r0, r8
 8006298:	d8e6      	bhi.n	8006268 <HAL_RCC_OscConfig+0x2ec>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800629a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800629e:	0799      	lsls	r1, r3, #30
 80062a0:	d5f6      	bpl.n	8006290 <HAL_RCC_OscConfig+0x314>
 80062a2:	e727      	b.n	80060f4 <HAL_RCC_OscConfig+0x178>
      __HAL_RCC_HSI48_DISABLE();
 80062a4:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 80062a8:	f023 0301 	bic.w	r3, r3, #1
 80062ac:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98
      tickstart = HAL_GetTick();
 80062b0:	f7fe fab6 	bl	8004820 <HAL_GetTick>
 80062b4:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80062b6:	e004      	b.n	80062c2 <HAL_RCC_OscConfig+0x346>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80062b8:	f7fe fab2 	bl	8004820 <HAL_GetTick>
 80062bc:	1b80      	subs	r0, r0, r6
 80062be:	2802      	cmp	r0, #2
 80062c0:	d8d2      	bhi.n	8006268 <HAL_RCC_OscConfig+0x2ec>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80062c2:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 80062c6:	0798      	lsls	r0, r3, #30
 80062c8:	d4f6      	bmi.n	80062b8 <HAL_RCC_OscConfig+0x33c>
 80062ca:	e735      	b.n	8006138 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80062cc:	6833      	ldr	r3, [r6, #0]
 80062ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80062d2:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80062d4:	f7fe faa4 	bl	8004820 <HAL_GetTick>
 80062d8:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80062da:	6833      	ldr	r3, [r6, #0]
 80062dc:	05d8      	lsls	r0, r3, #23
 80062de:	f53f aee2 	bmi.w	80060a6 <HAL_RCC_OscConfig+0x12a>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80062e2:	f7fe fa9d 	bl	8004820 <HAL_GetTick>
 80062e6:	1bc0      	subs	r0, r0, r7
 80062e8:	2802      	cmp	r0, #2
 80062ea:	d9f6      	bls.n	80062da <HAL_RCC_OscConfig+0x35e>
 80062ec:	e7bc      	b.n	8006268 <HAL_RCC_OscConfig+0x2ec>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80062ee:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80062f2:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 80062f6:	681a      	ldr	r2, [r3, #0]
 80062f8:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80062fc:	601a      	str	r2, [r3, #0]
 80062fe:	681a      	ldr	r2, [r3, #0]
 8006300:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8006304:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006306:	e78b      	b.n	8006220 <HAL_RCC_OscConfig+0x2a4>
    return HAL_ERROR;
 8006308:	2001      	movs	r0, #1
}
 800630a:	4770      	bx	lr
        tickstart = HAL_GetTick();
 800630c:	f7fe fa88 	bl	8004820 <HAL_GetTick>
 8006310:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006312:	e004      	b.n	800631e <HAL_RCC_OscConfig+0x3a2>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006314:	f7fe fa84 	bl	8004820 <HAL_GetTick>
 8006318:	1b80      	subs	r0, r0, r6
 800631a:	2802      	cmp	r0, #2
 800631c:	d8a4      	bhi.n	8006268 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800631e:	682b      	ldr	r3, [r5, #0]
 8006320:	0199      	lsls	r1, r3, #6
 8006322:	d4f7      	bmi.n	8006314 <HAL_RCC_OscConfig+0x398>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006324:	68e9      	ldr	r1, [r5, #12]
 8006326:	4b3a      	ldr	r3, [pc, #232]	; (8006410 <HAL_RCC_OscConfig+0x494>)
 8006328:	6a22      	ldr	r2, [r4, #32]
 800632a:	6a60      	ldr	r0, [r4, #36]	; 0x24
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800632c:	4e37      	ldr	r6, [pc, #220]	; (800640c <HAL_RCC_OscConfig+0x490>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800632e:	400b      	ands	r3, r1
 8006330:	4313      	orrs	r3, r2
 8006332:	e9d4 120a 	ldrd	r1, r2, [r4, #40]	; 0x28
 8006336:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800633a:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 800633e:	e9d4 120c 	ldrd	r1, r2, [r4, #48]	; 0x30
 8006342:	3801      	subs	r0, #1
 8006344:	0849      	lsrs	r1, r1, #1
 8006346:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 800634a:	3901      	subs	r1, #1
 800634c:	0852      	lsrs	r2, r2, #1
 800634e:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 8006352:	3a01      	subs	r2, #1
 8006354:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8006358:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 800635a:	682b      	ldr	r3, [r5, #0]
 800635c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006360:	602b      	str	r3, [r5, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006362:	68eb      	ldr	r3, [r5, #12]
 8006364:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006368:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 800636a:	f7fe fa59 	bl	8004820 <HAL_GetTick>
 800636e:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006370:	e005      	b.n	800637e <HAL_RCC_OscConfig+0x402>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006372:	f7fe fa55 	bl	8004820 <HAL_GetTick>
 8006376:	1b00      	subs	r0, r0, r4
 8006378:	2802      	cmp	r0, #2
 800637a:	f63f af75 	bhi.w	8006268 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800637e:	6833      	ldr	r3, [r6, #0]
 8006380:	019a      	lsls	r2, r3, #6
 8006382:	d5f6      	bpl.n	8006372 <HAL_RCC_OscConfig+0x3f6>
 8006384:	e6fe      	b.n	8006184 <HAL_RCC_OscConfig+0x208>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006386:	4b21      	ldr	r3, [pc, #132]	; (800640c <HAL_RCC_OscConfig+0x490>)
 8006388:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800638c:	f042 0204 	orr.w	r2, r2, #4
 8006390:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8006394:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006398:	f042 0201 	orr.w	r2, r2, #1
 800639c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80063a0:	e76f      	b.n	8006282 <HAL_RCC_OscConfig+0x306>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80063a2:	2801      	cmp	r0, #1
 80063a4:	f43f aeef 	beq.w	8006186 <HAL_RCC_OscConfig+0x20a>
      temp_pllckcfg = RCC->PLLCFGR;
 80063a8:	68eb      	ldr	r3, [r5, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80063aa:	6a22      	ldr	r2, [r4, #32]
 80063ac:	f003 0103 	and.w	r1, r3, #3
 80063b0:	4291      	cmp	r1, r2
 80063b2:	f47f af0d 	bne.w	80061d0 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80063b6:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80063b8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80063bc:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80063be:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 80063c2:	f47f af05 	bne.w	80061d0 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80063c6:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80063c8:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80063cc:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 80063d0:	f47f aefe 	bne.w	80061d0 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80063d4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80063d6:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80063da:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 80063de:	f47f aef7 	bne.w	80061d0 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80063e2:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80063e4:	0852      	lsrs	r2, r2, #1
 80063e6:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 80063ea:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80063ec:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 80063f0:	f47f aeee 	bne.w	80061d0 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80063f4:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80063f6:	0852      	lsrs	r2, r2, #1
 80063f8:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 80063fc:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80063fe:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
    return HAL_ERROR;
 8006402:	bf14      	ite	ne
 8006404:	2001      	movne	r0, #1
 8006406:	2000      	moveq	r0, #0
 8006408:	e6bd      	b.n	8006186 <HAL_RCC_OscConfig+0x20a>
 800640a:	bf00      	nop
 800640c:	40021000 	.word	0x40021000
 8006410:	019f800c 	.word	0x019f800c

08006414 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8006414:	4b18      	ldr	r3, [pc, #96]	; (8006478 <HAL_RCC_GetSysClockFreq+0x64>)
 8006416:	689a      	ldr	r2, [r3, #8]
 8006418:	f002 020c 	and.w	r2, r2, #12
 800641c:	2a04      	cmp	r2, #4
 800641e:	d026      	beq.n	800646e <HAL_RCC_GetSysClockFreq+0x5a>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8006420:	689a      	ldr	r2, [r3, #8]
 8006422:	f002 020c 	and.w	r2, r2, #12
 8006426:	2a08      	cmp	r2, #8
 8006428:	d023      	beq.n	8006472 <HAL_RCC_GetSysClockFreq+0x5e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800642a:	689a      	ldr	r2, [r3, #8]
 800642c:	f002 020c 	and.w	r2, r2, #12
 8006430:	2a0c      	cmp	r2, #12
 8006432:	d001      	beq.n	8006438 <HAL_RCC_GetSysClockFreq+0x24>
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
    sysclockfreq = pllvco/pllr;
  }
  else
  {
    sysclockfreq = 0U;
 8006434:	2000      	movs	r0, #0
  }

  return sysclockfreq;
}
 8006436:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006438:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800643a:	68da      	ldr	r2, [r3, #12]
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800643c:	68d8      	ldr	r0, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800643e:	f001 0103 	and.w	r1, r1, #3
    switch (pllsource)
 8006442:	2903      	cmp	r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006444:	f3c2 1203 	ubfx	r2, r2, #4, #4
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006448:	f3c0 2006 	ubfx	r0, r0, #8, #7
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800644c:	bf0c      	ite	eq
 800644e:	4b0b      	ldreq	r3, [pc, #44]	; (800647c <HAL_RCC_GetSysClockFreq+0x68>)
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006450:	4b0b      	ldrne	r3, [pc, #44]	; (8006480 <HAL_RCC_GetSysClockFreq+0x6c>)
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006452:	3201      	adds	r2, #1
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006454:	fbb3 f3f2 	udiv	r3, r3, r2
 8006458:	fb03 f000 	mul.w	r0, r3, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800645c:	4b06      	ldr	r3, [pc, #24]	; (8006478 <HAL_RCC_GetSysClockFreq+0x64>)
 800645e:	68db      	ldr	r3, [r3, #12]
 8006460:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8006464:	3301      	adds	r3, #1
 8006466:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8006468:	fbb0 f0f3 	udiv	r0, r0, r3
  return sysclockfreq;
 800646c:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 800646e:	4804      	ldr	r0, [pc, #16]	; (8006480 <HAL_RCC_GetSysClockFreq+0x6c>)
 8006470:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 8006472:	4802      	ldr	r0, [pc, #8]	; (800647c <HAL_RCC_GetSysClockFreq+0x68>)
 8006474:	4770      	bx	lr
 8006476:	bf00      	nop
 8006478:	40021000 	.word	0x40021000
 800647c:	007a1200 	.word	0x007a1200
 8006480:	00f42400 	.word	0x00f42400

08006484 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8006484:	2800      	cmp	r0, #0
 8006486:	f000 80ee 	beq.w	8006666 <HAL_RCC_ClockConfig+0x1e2>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800648a:	4a78      	ldr	r2, [pc, #480]	; (800666c <HAL_RCC_ClockConfig+0x1e8>)
{
 800648c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006490:	6813      	ldr	r3, [r2, #0]
 8006492:	f003 030f 	and.w	r3, r3, #15
 8006496:	428b      	cmp	r3, r1
 8006498:	460d      	mov	r5, r1
 800649a:	4604      	mov	r4, r0
 800649c:	d20c      	bcs.n	80064b8 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800649e:	6813      	ldr	r3, [r2, #0]
 80064a0:	f023 030f 	bic.w	r3, r3, #15
 80064a4:	430b      	orrs	r3, r1
 80064a6:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80064a8:	6813      	ldr	r3, [r2, #0]
 80064aa:	f003 030f 	and.w	r3, r3, #15
 80064ae:	428b      	cmp	r3, r1
 80064b0:	d002      	beq.n	80064b8 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 80064b2:	2001      	movs	r0, #1
}
 80064b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80064b8:	6823      	ldr	r3, [r4, #0]
 80064ba:	07df      	lsls	r7, r3, #31
 80064bc:	d569      	bpl.n	8006592 <HAL_RCC_ClockConfig+0x10e>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80064be:	6867      	ldr	r7, [r4, #4]
 80064c0:	2f03      	cmp	r7, #3
 80064c2:	f000 80a0 	beq.w	8006606 <HAL_RCC_ClockConfig+0x182>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80064c6:	4b6a      	ldr	r3, [pc, #424]	; (8006670 <HAL_RCC_ClockConfig+0x1ec>)
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80064c8:	2f02      	cmp	r7, #2
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80064ca:	681b      	ldr	r3, [r3, #0]
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80064cc:	f000 8097 	beq.w	80065fe <HAL_RCC_ClockConfig+0x17a>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80064d0:	055b      	lsls	r3, r3, #21
 80064d2:	d5ee      	bpl.n	80064b2 <HAL_RCC_ClockConfig+0x2e>
      pllfreq = HAL_RCC_GetSysClockFreq();
 80064d4:	f7ff ff9e 	bl	8006414 <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 80064d8:	4b66      	ldr	r3, [pc, #408]	; (8006674 <HAL_RCC_ClockConfig+0x1f0>)
 80064da:	4298      	cmp	r0, r3
 80064dc:	f240 80c0 	bls.w	8006660 <HAL_RCC_ClockConfig+0x1dc>
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80064e0:	4a63      	ldr	r2, [pc, #396]	; (8006670 <HAL_RCC_ClockConfig+0x1ec>)
 80064e2:	6893      	ldr	r3, [r2, #8]
 80064e4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80064e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80064ec:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80064ee:	f04f 0980 	mov.w	r9, #128	; 0x80
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80064f2:	4e5f      	ldr	r6, [pc, #380]	; (8006670 <HAL_RCC_ClockConfig+0x1ec>)
 80064f4:	68b3      	ldr	r3, [r6, #8]
 80064f6:	f023 0303 	bic.w	r3, r3, #3
 80064fa:	433b      	orrs	r3, r7
 80064fc:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 80064fe:	f7fe f98f 	bl	8004820 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006502:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8006506:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006508:	e004      	b.n	8006514 <HAL_RCC_ClockConfig+0x90>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800650a:	f7fe f989 	bl	8004820 <HAL_GetTick>
 800650e:	1bc0      	subs	r0, r0, r7
 8006510:	4540      	cmp	r0, r8
 8006512:	d871      	bhi.n	80065f8 <HAL_RCC_ClockConfig+0x174>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006514:	68b3      	ldr	r3, [r6, #8]
 8006516:	6862      	ldr	r2, [r4, #4]
 8006518:	f003 030c 	and.w	r3, r3, #12
 800651c:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8006520:	d1f3      	bne.n	800650a <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006522:	6823      	ldr	r3, [r4, #0]
 8006524:	079f      	lsls	r7, r3, #30
 8006526:	d436      	bmi.n	8006596 <HAL_RCC_ClockConfig+0x112>
    if(hpre == RCC_SYSCLK_DIV2)
 8006528:	f1b9 0f00 	cmp.w	r9, #0
 800652c:	d003      	beq.n	8006536 <HAL_RCC_ClockConfig+0xb2>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800652e:	68b3      	ldr	r3, [r6, #8]
 8006530:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006534:	60b3      	str	r3, [r6, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006536:	4e4d      	ldr	r6, [pc, #308]	; (800666c <HAL_RCC_ClockConfig+0x1e8>)
 8006538:	6833      	ldr	r3, [r6, #0]
 800653a:	f003 030f 	and.w	r3, r3, #15
 800653e:	42ab      	cmp	r3, r5
 8006540:	d846      	bhi.n	80065d0 <HAL_RCC_ClockConfig+0x14c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006542:	6823      	ldr	r3, [r4, #0]
 8006544:	075a      	lsls	r2, r3, #29
 8006546:	d506      	bpl.n	8006556 <HAL_RCC_ClockConfig+0xd2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006548:	4949      	ldr	r1, [pc, #292]	; (8006670 <HAL_RCC_ClockConfig+0x1ec>)
 800654a:	68e0      	ldr	r0, [r4, #12]
 800654c:	688a      	ldr	r2, [r1, #8]
 800654e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006552:	4302      	orrs	r2, r0
 8006554:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006556:	071b      	lsls	r3, r3, #28
 8006558:	d507      	bpl.n	800656a <HAL_RCC_ClockConfig+0xe6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800655a:	4a45      	ldr	r2, [pc, #276]	; (8006670 <HAL_RCC_ClockConfig+0x1ec>)
 800655c:	6921      	ldr	r1, [r4, #16]
 800655e:	6893      	ldr	r3, [r2, #8]
 8006560:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8006564:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8006568:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800656a:	f7ff ff53 	bl	8006414 <HAL_RCC_GetSysClockFreq>
 800656e:	4a40      	ldr	r2, [pc, #256]	; (8006670 <HAL_RCC_ClockConfig+0x1ec>)
 8006570:	4c41      	ldr	r4, [pc, #260]	; (8006678 <HAL_RCC_ClockConfig+0x1f4>)
 8006572:	6892      	ldr	r2, [r2, #8]
 8006574:	4941      	ldr	r1, [pc, #260]	; (800667c <HAL_RCC_ClockConfig+0x1f8>)
 8006576:	f3c2 1203 	ubfx	r2, r2, #4, #4
 800657a:	4603      	mov	r3, r0
 800657c:	5ca2      	ldrb	r2, [r4, r2]
  return HAL_InitTick(uwTickPrio);
 800657e:	4840      	ldr	r0, [pc, #256]	; (8006680 <HAL_RCC_ClockConfig+0x1fc>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006580:	f002 021f 	and.w	r2, r2, #31
 8006584:	40d3      	lsrs	r3, r2
 8006586:	600b      	str	r3, [r1, #0]
  return HAL_InitTick(uwTickPrio);
 8006588:	6800      	ldr	r0, [r0, #0]
}
 800658a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return HAL_InitTick(uwTickPrio);
 800658e:	f7fe b8fd 	b.w	800478c <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006592:	079e      	lsls	r6, r3, #30
 8006594:	d5cf      	bpl.n	8006536 <HAL_RCC_ClockConfig+0xb2>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006596:	0758      	lsls	r0, r3, #29
 8006598:	d504      	bpl.n	80065a4 <HAL_RCC_ClockConfig+0x120>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800659a:	4935      	ldr	r1, [pc, #212]	; (8006670 <HAL_RCC_ClockConfig+0x1ec>)
 800659c:	688a      	ldr	r2, [r1, #8]
 800659e:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 80065a2:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80065a4:	0719      	lsls	r1, r3, #28
 80065a6:	d506      	bpl.n	80065b6 <HAL_RCC_ClockConfig+0x132>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80065a8:	4a31      	ldr	r2, [pc, #196]	; (8006670 <HAL_RCC_ClockConfig+0x1ec>)
 80065aa:	6893      	ldr	r3, [r2, #8]
 80065ac:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80065b0:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80065b4:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80065b6:	4a2e      	ldr	r2, [pc, #184]	; (8006670 <HAL_RCC_ClockConfig+0x1ec>)
 80065b8:	68a1      	ldr	r1, [r4, #8]
 80065ba:	6893      	ldr	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80065bc:	4e2b      	ldr	r6, [pc, #172]	; (800666c <HAL_RCC_ClockConfig+0x1e8>)
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80065be:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80065c2:	430b      	orrs	r3, r1
 80065c4:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80065c6:	6833      	ldr	r3, [r6, #0]
 80065c8:	f003 030f 	and.w	r3, r3, #15
 80065cc:	42ab      	cmp	r3, r5
 80065ce:	d9b8      	bls.n	8006542 <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80065d0:	6833      	ldr	r3, [r6, #0]
 80065d2:	f023 030f 	bic.w	r3, r3, #15
 80065d6:	432b      	orrs	r3, r5
 80065d8:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80065da:	f7fe f921 	bl	8004820 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80065de:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80065e2:	4607      	mov	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80065e4:	6833      	ldr	r3, [r6, #0]
 80065e6:	f003 030f 	and.w	r3, r3, #15
 80065ea:	42ab      	cmp	r3, r5
 80065ec:	d0a9      	beq.n	8006542 <HAL_RCC_ClockConfig+0xbe>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80065ee:	f7fe f917 	bl	8004820 <HAL_GetTick>
 80065f2:	1bc0      	subs	r0, r0, r7
 80065f4:	4540      	cmp	r0, r8
 80065f6:	d9f5      	bls.n	80065e4 <HAL_RCC_ClockConfig+0x160>
        return HAL_TIMEOUT;
 80065f8:	2003      	movs	r0, #3
}
 80065fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80065fe:	039a      	lsls	r2, r3, #14
 8006600:	f53f af68 	bmi.w	80064d4 <HAL_RCC_ClockConfig+0x50>
 8006604:	e755      	b.n	80064b2 <HAL_RCC_ClockConfig+0x2e>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006606:	4a1a      	ldr	r2, [pc, #104]	; (8006670 <HAL_RCC_ClockConfig+0x1ec>)
 8006608:	6811      	ldr	r1, [r2, #0]
 800660a:	0188      	lsls	r0, r1, #6
 800660c:	f57f af51 	bpl.w	80064b2 <HAL_RCC_ClockConfig+0x2e>
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006610:	68d0      	ldr	r0, [r2, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006612:	68d1      	ldr	r1, [r2, #12]
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006614:	68d2      	ldr	r2, [r2, #12]
      if(pllfreq > 80000000U)
 8006616:	4e17      	ldr	r6, [pc, #92]	; (8006674 <HAL_RCC_ClockConfig+0x1f0>)
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006618:	f000 0003 	and.w	r0, r0, #3
  switch (pllsource)
 800661c:	2803      	cmp	r0, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800661e:	f3c1 1103 	ubfx	r1, r1, #4, #4
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006622:	bf0c      	ite	eq
 8006624:	4817      	ldreq	r0, [pc, #92]	; (8006684 <HAL_RCC_ClockConfig+0x200>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006626:	4818      	ldrne	r0, [pc, #96]	; (8006688 <HAL_RCC_ClockConfig+0x204>)
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006628:	3101      	adds	r1, #1
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800662a:	fbb0 f1f1 	udiv	r1, r0, r1
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800662e:	4810      	ldr	r0, [pc, #64]	; (8006670 <HAL_RCC_ClockConfig+0x1ec>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006630:	f3c2 2206 	ubfx	r2, r2, #8, #7
 8006634:	fb01 f202 	mul.w	r2, r1, r2
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006638:	68c1      	ldr	r1, [r0, #12]
 800663a:	f3c1 6141 	ubfx	r1, r1, #25, #2
 800663e:	3101      	adds	r1, #1
 8006640:	0049      	lsls	r1, r1, #1
  sysclockfreq = pllvco/pllr;
 8006642:	fbb2 f2f1 	udiv	r2, r2, r1
      if(pllfreq > 80000000U)
 8006646:	42b2      	cmp	r2, r6
 8006648:	d90a      	bls.n	8006660 <HAL_RCC_ClockConfig+0x1dc>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800664a:	6882      	ldr	r2, [r0, #8]
 800664c:	f012 0ff0 	tst.w	r2, #240	; 0xf0
 8006650:	f43f af46 	beq.w	80064e0 <HAL_RCC_ClockConfig+0x5c>
 8006654:	0799      	lsls	r1, r3, #30
 8006656:	d503      	bpl.n	8006660 <HAL_RCC_ClockConfig+0x1dc>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006658:	68a3      	ldr	r3, [r4, #8]
 800665a:	2b00      	cmp	r3, #0
 800665c:	f43f af40 	beq.w	80064e0 <HAL_RCC_ClockConfig+0x5c>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006660:	f04f 0900 	mov.w	r9, #0
 8006664:	e745      	b.n	80064f2 <HAL_RCC_ClockConfig+0x6e>
    return HAL_ERROR;
 8006666:	2001      	movs	r0, #1
}
 8006668:	4770      	bx	lr
 800666a:	bf00      	nop
 800666c:	40022000 	.word	0x40022000
 8006670:	40021000 	.word	0x40021000
 8006674:	04c4b400 	.word	0x04c4b400
 8006678:	08009f50 	.word	0x08009f50
 800667c:	200004c4 	.word	0x200004c4
 8006680:	200004cc 	.word	0x200004cc
 8006684:	007a1200 	.word	0x007a1200
 8006688:	00f42400 	.word	0x00f42400

0800668c <HAL_RCC_GetHCLKFreq>:
  return SystemCoreClock;
 800668c:	4b01      	ldr	r3, [pc, #4]	; (8006694 <HAL_RCC_GetHCLKFreq+0x8>)
}
 800668e:	6818      	ldr	r0, [r3, #0]
 8006690:	4770      	bx	lr
 8006692:	bf00      	nop
 8006694:	200004c4 	.word	0x200004c4

08006698 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006698:	4b05      	ldr	r3, [pc, #20]	; (80066b0 <HAL_RCC_GetPCLK1Freq+0x18>)
 800669a:	4a06      	ldr	r2, [pc, #24]	; (80066b4 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800669c:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 800669e:	4906      	ldr	r1, [pc, #24]	; (80066b8 <HAL_RCC_GetPCLK1Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80066a0:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80066a4:	6808      	ldr	r0, [r1, #0]
 80066a6:	5cd3      	ldrb	r3, [r2, r3]
 80066a8:	f003 031f 	and.w	r3, r3, #31
}
 80066ac:	40d8      	lsrs	r0, r3
 80066ae:	4770      	bx	lr
 80066b0:	40021000 	.word	0x40021000
 80066b4:	08009f60 	.word	0x08009f60
 80066b8:	200004c4 	.word	0x200004c4

080066bc <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80066bc:	4b05      	ldr	r3, [pc, #20]	; (80066d4 <HAL_RCC_GetPCLK2Freq+0x18>)
 80066be:	4a06      	ldr	r2, [pc, #24]	; (80066d8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80066c0:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 80066c2:	4906      	ldr	r1, [pc, #24]	; (80066dc <HAL_RCC_GetPCLK2Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80066c4:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80066c8:	6808      	ldr	r0, [r1, #0]
 80066ca:	5cd3      	ldrb	r3, [r2, r3]
 80066cc:	f003 031f 	and.w	r3, r3, #31
}
 80066d0:	40d8      	lsrs	r0, r3
 80066d2:	4770      	bx	lr
 80066d4:	40021000 	.word	0x40021000
 80066d8:	08009f60 	.word	0x08009f60
 80066dc:	200004c4 	.word	0x200004c4

080066e0 <HAL_RCC_EnableCSS>:
  SET_BIT(RCC->CR, RCC_CR_CSSON) ;
 80066e0:	4a02      	ldr	r2, [pc, #8]	; (80066ec <HAL_RCC_EnableCSS+0xc>)
 80066e2:	6813      	ldr	r3, [r2, #0]
 80066e4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80066e8:	6013      	str	r3, [r2, #0]
}
 80066ea:	4770      	bx	lr
 80066ec:	40021000 	.word	0x40021000

080066f0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80066f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80066f4:	6803      	ldr	r3, [r0, #0]
{
 80066f6:	4604      	mov	r4, r0
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80066f8:	f413 2000 	ands.w	r0, r3, #524288	; 0x80000
{
 80066fc:	b082      	sub	sp, #8
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80066fe:	d056      	beq.n	80067ae <HAL_RCCEx_PeriphCLKConfig+0xbe>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006700:	4b9f      	ldr	r3, [pc, #636]	; (8006980 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8006702:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006704:	00d5      	lsls	r5, r2, #3
 8006706:	f140 810c 	bpl.w	8006922 <HAL_RCCEx_PeriphCLKConfig+0x232>
    FlagStatus       pwrclkchanged = RESET;
 800670a:	2700      	movs	r7, #0
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800670c:	4d9d      	ldr	r5, [pc, #628]	; (8006984 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 800670e:	682b      	ldr	r3, [r5, #0]
 8006710:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006714:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006716:	f7fe f883 	bl	8004820 <HAL_GetTick>
 800671a:	4606      	mov	r6, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800671c:	e005      	b.n	800672a <HAL_RCCEx_PeriphCLKConfig+0x3a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800671e:	f7fe f87f 	bl	8004820 <HAL_GetTick>
 8006722:	1b83      	subs	r3, r0, r6
 8006724:	2b02      	cmp	r3, #2
 8006726:	f200 8107 	bhi.w	8006938 <HAL_RCCEx_PeriphCLKConfig+0x248>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800672a:	682b      	ldr	r3, [r5, #0]
 800672c:	05d8      	lsls	r0, r3, #23
 800672e:	d5f6      	bpl.n	800671e <HAL_RCCEx_PeriphCLKConfig+0x2e>
    }

    if(ret == HAL_OK)
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006730:	4d93      	ldr	r5, [pc, #588]	; (8006980 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8006732:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006736:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 800673a:	d027      	beq.n	800678c <HAL_RCCEx_PeriphCLKConfig+0x9c>
 800673c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800673e:	429a      	cmp	r2, r3
 8006740:	d025      	beq.n	800678e <HAL_RCCEx_PeriphCLKConfig+0x9e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006742:	f8d5 1090 	ldr.w	r1, [r5, #144]	; 0x90
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006746:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 800674a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800674e:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006752:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8006756:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800675a:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800675e:	f421 7340 	bic.w	r3, r1, #768	; 0x300
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006762:	07c9      	lsls	r1, r1, #31
        RCC->BDCR = tmpregister;
 8006764:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006768:	f140 8108 	bpl.w	800697c <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800676c:	f7fe f858 	bl	8004820 <HAL_GetTick>

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006770:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8006774:	4606      	mov	r6, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006776:	e005      	b.n	8006784 <HAL_RCCEx_PeriphCLKConfig+0x94>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006778:	f7fe f852 	bl	8004820 <HAL_GetTick>
 800677c:	1b80      	subs	r0, r0, r6
 800677e:	4540      	cmp	r0, r8
 8006780:	f200 80da 	bhi.w	8006938 <HAL_RCCEx_PeriphCLKConfig+0x248>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006784:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8006788:	079b      	lsls	r3, r3, #30
 800678a:	d5f5      	bpl.n	8006778 <HAL_RCCEx_PeriphCLKConfig+0x88>
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800678c:	6c23      	ldr	r3, [r4, #64]	; 0x40
      }
      
      if(ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800678e:	497c      	ldr	r1, [pc, #496]	; (8006980 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8006790:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8006794:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8006798:	4313      	orrs	r3, r2
 800679a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800679e:	2000      	movs	r0, #0
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80067a0:	b127      	cbz	r7, 80067ac <HAL_RCCEx_PeriphCLKConfig+0xbc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80067a2:	4a77      	ldr	r2, [pc, #476]	; (8006980 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80067a4:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80067a6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80067aa:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80067ac:	6823      	ldr	r3, [r4, #0]
 80067ae:	07de      	lsls	r6, r3, #31
 80067b0:	d508      	bpl.n	80067c4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80067b2:	4973      	ldr	r1, [pc, #460]	; (8006980 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80067b4:	6865      	ldr	r5, [r4, #4]
 80067b6:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80067ba:	f022 0203 	bic.w	r2, r2, #3
 80067be:	432a      	orrs	r2, r5
 80067c0:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80067c4:	079d      	lsls	r5, r3, #30
 80067c6:	d508      	bpl.n	80067da <HAL_RCCEx_PeriphCLKConfig+0xea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80067c8:	496d      	ldr	r1, [pc, #436]	; (8006980 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80067ca:	68a5      	ldr	r5, [r4, #8]
 80067cc:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80067d0:	f022 020c 	bic.w	r2, r2, #12
 80067d4:	432a      	orrs	r2, r5
 80067d6:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80067da:	0759      	lsls	r1, r3, #29
 80067dc:	d508      	bpl.n	80067f0 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80067de:	4968      	ldr	r1, [pc, #416]	; (8006980 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80067e0:	68e5      	ldr	r5, [r4, #12]
 80067e2:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80067e6:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 80067ea:	432a      	orrs	r2, r5
 80067ec:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80067f0:	071a      	lsls	r2, r3, #28
 80067f2:	d508      	bpl.n	8006806 <HAL_RCCEx_PeriphCLKConfig+0x116>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80067f4:	4962      	ldr	r1, [pc, #392]	; (8006980 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80067f6:	6925      	ldr	r5, [r4, #16]
 80067f8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80067fc:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8006800:	432a      	orrs	r2, r5
 8006802:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006806:	069f      	lsls	r7, r3, #26
 8006808:	d508      	bpl.n	800681c <HAL_RCCEx_PeriphCLKConfig+0x12c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800680a:	495d      	ldr	r1, [pc, #372]	; (8006980 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800680c:	6965      	ldr	r5, [r4, #20]
 800680e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8006812:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006816:	432a      	orrs	r2, r5
 8006818:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800681c:	065e      	lsls	r6, r3, #25
 800681e:	d508      	bpl.n	8006832 <HAL_RCCEx_PeriphCLKConfig+0x142>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006820:	4957      	ldr	r1, [pc, #348]	; (8006980 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8006822:	69a5      	ldr	r5, [r4, #24]
 8006824:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8006828:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800682c:	432a      	orrs	r2, r5
 800682e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006832:	061d      	lsls	r5, r3, #24
 8006834:	d508      	bpl.n	8006848 <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006836:	4952      	ldr	r1, [pc, #328]	; (8006980 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8006838:	69e5      	ldr	r5, [r4, #28]
 800683a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800683e:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8006842:	432a      	orrs	r2, r5
 8006844:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006848:	05d9      	lsls	r1, r3, #23
 800684a:	d508      	bpl.n	800685e <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800684c:	494c      	ldr	r1, [pc, #304]	; (8006980 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800684e:	6a25      	ldr	r5, [r4, #32]
 8006850:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8006854:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8006858:	432a      	orrs	r2, r5
 800685a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800685e:	059a      	lsls	r2, r3, #22
 8006860:	d508      	bpl.n	8006874 <HAL_RCCEx_PeriphCLKConfig+0x184>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006862:	4947      	ldr	r1, [pc, #284]	; (8006980 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8006864:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8006866:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800686a:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 800686e:	432a      	orrs	r2, r5
 8006870:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006874:	055f      	lsls	r7, r3, #21
 8006876:	d50b      	bpl.n	8006890 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006878:	4941      	ldr	r1, [pc, #260]	; (8006980 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800687a:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800687c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8006880:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8006884:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8006886:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800688a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800688e:	d055      	beq.n	800693c <HAL_RCCEx_PeriphCLKConfig+0x24c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006890:	051e      	lsls	r6, r3, #20
 8006892:	d50b      	bpl.n	80068ac <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006894:	493a      	ldr	r1, [pc, #232]	; (8006980 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8006896:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 8006898:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800689c:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 80068a0:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80068a2:	f5b5 0f80 	cmp.w	r5, #4194304	; 0x400000
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80068a6:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80068aa:	d04c      	beq.n	8006946 <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80068ac:	04dd      	lsls	r5, r3, #19
 80068ae:	d50b      	bpl.n	80068c8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80068b0:	4933      	ldr	r1, [pc, #204]	; (8006980 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80068b2:	6b25      	ldr	r5, [r4, #48]	; 0x30
 80068b4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80068b8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80068bc:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80068be:	f1b5 7f80 	cmp.w	r5, #16777216	; 0x1000000
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80068c2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80068c6:	d043      	beq.n	8006950 <HAL_RCCEx_PeriphCLKConfig+0x260>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80068c8:	0499      	lsls	r1, r3, #18
 80068ca:	d50b      	bpl.n	80068e4 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80068cc:	492c      	ldr	r1, [pc, #176]	; (8006980 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80068ce:	6b65      	ldr	r5, [r4, #52]	; 0x34
 80068d0:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80068d4:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 80068d8:	432a      	orrs	r2, r5

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80068da:	f1b5 6f00 	cmp.w	r5, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80068de:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80068e2:	d03a      	beq.n	800695a <HAL_RCCEx_PeriphCLKConfig+0x26a>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80068e4:	045a      	lsls	r2, r3, #17
 80068e6:	d50b      	bpl.n	8006900 <HAL_RCCEx_PeriphCLKConfig+0x210>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80068e8:	4925      	ldr	r1, [pc, #148]	; (8006980 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80068ea:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 80068ec:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80068f0:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 80068f4:	432a      	orrs	r2, r5

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80068f6:	f1b5 6f00 	cmp.w	r5, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80068fa:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80068fe:	d031      	beq.n	8006964 <HAL_RCCEx_PeriphCLKConfig+0x274>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006900:	041b      	lsls	r3, r3, #16
 8006902:	d50b      	bpl.n	800691c <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006904:	4a1e      	ldr	r2, [pc, #120]	; (8006980 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8006906:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8006908:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800690c:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8006910:	430b      	orrs	r3, r1
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8006912:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006916:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800691a:	d028      	beq.n	800696e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  }

#endif /* QUADSPI */

  return status;
}
 800691c:	b002      	add	sp, #8
 800691e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 8006922:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006924:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006928:	659a      	str	r2, [r3, #88]	; 0x58
 800692a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800692c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006930:	9301      	str	r3, [sp, #4]
 8006932:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8006934:	2701      	movs	r7, #1
 8006936:	e6e9      	b.n	800670c <HAL_RCCEx_PeriphCLKConfig+0x1c>
      status = ret;
 8006938:	2003      	movs	r0, #3
 800693a:	e731      	b.n	80067a0 <HAL_RCCEx_PeriphCLKConfig+0xb0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800693c:	68ca      	ldr	r2, [r1, #12]
 800693e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8006942:	60ca      	str	r2, [r1, #12]
 8006944:	e7a4      	b.n	8006890 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006946:	68ca      	ldr	r2, [r1, #12]
 8006948:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800694c:	60ca      	str	r2, [r1, #12]
 800694e:	e7ad      	b.n	80068ac <HAL_RCCEx_PeriphCLKConfig+0x1bc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006950:	68ca      	ldr	r2, [r1, #12]
 8006952:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8006956:	60ca      	str	r2, [r1, #12]
 8006958:	e7b6      	b.n	80068c8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800695a:	68ca      	ldr	r2, [r1, #12]
 800695c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8006960:	60ca      	str	r2, [r1, #12]
 8006962:	e7bf      	b.n	80068e4 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006964:	68ca      	ldr	r2, [r1, #12]
 8006966:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800696a:	60ca      	str	r2, [r1, #12]
 800696c:	e7c8      	b.n	8006900 <HAL_RCCEx_PeriphCLKConfig+0x210>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800696e:	68d3      	ldr	r3, [r2, #12]
 8006970:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006974:	60d3      	str	r3, [r2, #12]
}
 8006976:	b002      	add	sp, #8
 8006978:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800697c:	4613      	mov	r3, r2
 800697e:	e706      	b.n	800678e <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8006980:	40021000 	.word	0x40021000
 8006984:	40007000 	.word	0x40007000

08006988 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006988:	6a03      	ldr	r3, [r0, #32]
 800698a:	f023 0301 	bic.w	r3, r3, #1
 800698e:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006990:	6a03      	ldr	r3, [r0, #32]
{
 8006992:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006994:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006996:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006998:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800699a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800699e:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80069a2:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80069a4:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 80069a6:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 80069aa:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80069ac:	4d13      	ldr	r5, [pc, #76]	; (80069fc <TIM_OC1_SetConfig+0x74>)
 80069ae:	42a8      	cmp	r0, r5
 80069b0:	d00f      	beq.n	80069d2 <TIM_OC1_SetConfig+0x4a>
 80069b2:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80069b6:	42a8      	cmp	r0, r5
 80069b8:	d00b      	beq.n	80069d2 <TIM_OC1_SetConfig+0x4a>
 80069ba:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 80069be:	42a8      	cmp	r0, r5
 80069c0:	d007      	beq.n	80069d2 <TIM_OC1_SetConfig+0x4a>
 80069c2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80069c6:	42a8      	cmp	r0, r5
 80069c8:	d003      	beq.n	80069d2 <TIM_OC1_SetConfig+0x4a>
 80069ca:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80069ce:	42a8      	cmp	r0, r5
 80069d0:	d10d      	bne.n	80069ee <TIM_OC1_SetConfig+0x66>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80069d2:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 80069d4:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 80069d8:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80069da:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80069de:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 80069e2:	ea46 0c05 	orr.w	ip, r6, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 80069e6:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 80069ea:	ea4c 0404 	orr.w	r4, ip, r4

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80069ee:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80069f0:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80069f2:	6182      	str	r2, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 80069f4:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR1 = OC_Config->Pulse;
 80069f6:	6341      	str	r1, [r0, #52]	; 0x34
  TIMx->CCER = tmpccer;
 80069f8:	6203      	str	r3, [r0, #32]
}
 80069fa:	4770      	bx	lr
 80069fc:	40012c00 	.word	0x40012c00

08006a00 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006a00:	6a03      	ldr	r3, [r0, #32]
 8006a02:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006a06:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a08:	6a03      	ldr	r3, [r0, #32]
{
 8006a0a:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a0c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006a0e:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a10:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006a12:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006a16:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8006a1a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006a1c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8006a1e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006a22:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006a26:	4d15      	ldr	r5, [pc, #84]	; (8006a7c <TIM_OC3_SetConfig+0x7c>)
 8006a28:	42a8      	cmp	r0, r5
 8006a2a:	d010      	beq.n	8006a4e <TIM_OC3_SetConfig+0x4e>
 8006a2c:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8006a30:	42a8      	cmp	r0, r5
 8006a32:	d00c      	beq.n	8006a4e <TIM_OC3_SetConfig+0x4e>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a34:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8006a38:	42a8      	cmp	r0, r5
 8006a3a:	d00f      	beq.n	8006a5c <TIM_OC3_SetConfig+0x5c>
 8006a3c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006a40:	42a8      	cmp	r0, r5
 8006a42:	d00b      	beq.n	8006a5c <TIM_OC3_SetConfig+0x5c>
 8006a44:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006a48:	42a8      	cmp	r0, r5
 8006a4a:	d10f      	bne.n	8006a6c <TIM_OC3_SetConfig+0x6c>
 8006a4c:	e006      	b.n	8006a5c <TIM_OC3_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006a4e:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8006a50:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006a54:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8006a58:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006a5c:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006a60:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006a64:	ea46 0c05 	orr.w	ip, r6, r5
 8006a68:	ea44 140c 	orr.w	r4, r4, ip, lsl #4

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006a6c:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8006a6e:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8006a70:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8006a72:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR3 = OC_Config->Pulse;
 8006a74:	63c1      	str	r1, [r0, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 8006a76:	6203      	str	r3, [r0, #32]
}
 8006a78:	4770      	bx	lr
 8006a7a:	bf00      	nop
 8006a7c:	40012c00 	.word	0x40012c00

08006a80 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006a80:	6a03      	ldr	r3, [r0, #32]
 8006a82:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006a86:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a88:	6a03      	ldr	r3, [r0, #32]
{
 8006a8a:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a8c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006a8e:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a90:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006a92:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8006a96:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a9a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006a9e:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8006aa0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006aa4:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006aa8:	4d14      	ldr	r5, [pc, #80]	; (8006afc <TIM_OC4_SetConfig+0x7c>)
 8006aaa:	42a8      	cmp	r0, r5
 8006aac:	d010      	beq.n	8006ad0 <TIM_OC4_SetConfig+0x50>
 8006aae:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8006ab2:	42a8      	cmp	r0, r5
 8006ab4:	d00c      	beq.n	8006ad0 <TIM_OC4_SetConfig+0x50>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ab6:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8006aba:	42a8      	cmp	r0, r5
 8006abc:	d00f      	beq.n	8006ade <TIM_OC4_SetConfig+0x5e>
 8006abe:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006ac2:	42a8      	cmp	r0, r5
 8006ac4:	d00b      	beq.n	8006ade <TIM_OC4_SetConfig+0x5e>
 8006ac6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006aca:	42a8      	cmp	r0, r5
 8006acc:	d10f      	bne.n	8006aee <TIM_OC4_SetConfig+0x6e>
 8006ace:	e006      	b.n	8006ade <TIM_OC4_SetConfig+0x5e>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006ad0:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC4NP;
 8006ad2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006ad6:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    tmpccer &= ~TIM_CCER_CC4NE;
 8006ada:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    tmpcr2 &= ~TIM_CR2_OIS4N;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8006ade:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8006ae2:	f424 4440 	bic.w	r4, r4, #49152	; 0xc000
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8006ae6:	ea46 0c05 	orr.w	ip, r6, r5
 8006aea:	ea44 148c 	orr.w	r4, r4, ip, lsl #6

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006aee:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8006af0:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8006af2:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8006af4:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR4 = OC_Config->Pulse;
 8006af6:	6401      	str	r1, [r0, #64]	; 0x40
  TIMx->CCER = tmpccer;
 8006af8:	6203      	str	r3, [r0, #32]
}
 8006afa:	4770      	bx	lr
 8006afc:	40012c00 	.word	0x40012c00

08006b00 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8006b00:	2800      	cmp	r0, #0
 8006b02:	f000 8081 	beq.w	8006c08 <HAL_TIM_Base_Init+0x108>
{
 8006b06:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8006b08:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8006b0c:	4604      	mov	r4, r0
 8006b0e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d06d      	beq.n	8006bf2 <HAL_TIM_Base_Init+0xf2>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006b16:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006b18:	493c      	ldr	r1, [pc, #240]	; (8006c0c <HAL_TIM_Base_Init+0x10c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8006b1a:	2302      	movs	r3, #2
 8006b1c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006b20:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8006b22:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006b24:	d051      	beq.n	8006bca <HAL_TIM_Base_Init+0xca>
 8006b26:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8006b2a:	d021      	beq.n	8006b70 <HAL_TIM_Base_Init+0x70>
 8006b2c:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 8006b30:	428a      	cmp	r2, r1
 8006b32:	d01d      	beq.n	8006b70 <HAL_TIM_Base_Init+0x70>
 8006b34:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8006b38:	428a      	cmp	r2, r1
 8006b3a:	d019      	beq.n	8006b70 <HAL_TIM_Base_Init+0x70>
 8006b3c:	f501 3196 	add.w	r1, r1, #76800	; 0x12c00
 8006b40:	428a      	cmp	r2, r1
 8006b42:	d042      	beq.n	8006bca <HAL_TIM_Base_Init+0xca>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006b44:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 8006b48:	428a      	cmp	r2, r1
 8006b4a:	d057      	beq.n	8006bfc <HAL_TIM_Base_Init+0xfc>
 8006b4c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8006b50:	428a      	cmp	r2, r1
 8006b52:	d053      	beq.n	8006bfc <HAL_TIM_Base_Init+0xfc>
 8006b54:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8006b58:	428a      	cmp	r2, r1
 8006b5a:	d04f      	beq.n	8006bfc <HAL_TIM_Base_Init+0xfc>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b5c:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006b5e:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b60:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006b64:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 8006b66:	6013      	str	r3, [r2, #0]
  TIMx->PSC = Structure->Prescaler;
 8006b68:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006b6a:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006b6c:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006b6e:	e010      	b.n	8006b92 <HAL_TIM_Base_Init+0x92>
    tmpcr1 |= Structure->CounterMode;
 8006b70:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006b72:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006b74:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8006b78:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8006b7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b7e:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006b80:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b82:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006b86:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b88:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8006b8a:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8006b8c:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006b8e:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006b90:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8006b92:	2301      	movs	r3, #1
 8006b94:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006b96:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b9a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8006b9e:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8006ba2:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8006ba6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8006baa:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006bae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006bb2:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8006bb6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006bba:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8006bbe:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8006bc2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8006bc6:	2000      	movs	r0, #0
}
 8006bc8:	bd10      	pop	{r4, pc}
    tmpcr1 |= Structure->CounterMode;
 8006bca:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006bcc:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006bce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8006bd2:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 8006bd4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006bd8:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006bda:	69a1      	ldr	r1, [r4, #24]
 8006bdc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006be0:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8006be2:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006be4:	68e3      	ldr	r3, [r4, #12]
 8006be6:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006be8:	6863      	ldr	r3, [r4, #4]
 8006bea:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8006bec:	6963      	ldr	r3, [r4, #20]
 8006bee:	6313      	str	r3, [r2, #48]	; 0x30
 8006bf0:	e7cf      	b.n	8006b92 <HAL_TIM_Base_Init+0x92>
    htim->Lock = HAL_UNLOCKED;
 8006bf2:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8006bf6:	f7fd fb4f 	bl	8004298 <HAL_TIM_Base_MspInit>
 8006bfa:	e78c      	b.n	8006b16 <HAL_TIM_Base_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006bfc:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006bfe:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8006c00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006c04:	4303      	orrs	r3, r0
 8006c06:	e7e9      	b.n	8006bdc <HAL_TIM_Base_Init+0xdc>
    return HAL_ERROR;
 8006c08:	2001      	movs	r0, #1
}
 8006c0a:	4770      	bx	lr
 8006c0c:	40012c00 	.word	0x40012c00

08006c10 <HAL_TIM_PWM_MspInit>:
 8006c10:	4770      	bx	lr
 8006c12:	bf00      	nop

08006c14 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8006c14:	2800      	cmp	r0, #0
 8006c16:	f000 8081 	beq.w	8006d1c <HAL_TIM_PWM_Init+0x108>
{
 8006c1a:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8006c1c:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8006c20:	4604      	mov	r4, r0
 8006c22:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d06d      	beq.n	8006d06 <HAL_TIM_PWM_Init+0xf2>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c2a:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006c2c:	493c      	ldr	r1, [pc, #240]	; (8006d20 <HAL_TIM_PWM_Init+0x10c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8006c2e:	2302      	movs	r3, #2
 8006c30:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006c34:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8006c36:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006c38:	d051      	beq.n	8006cde <HAL_TIM_PWM_Init+0xca>
 8006c3a:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8006c3e:	d021      	beq.n	8006c84 <HAL_TIM_PWM_Init+0x70>
 8006c40:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 8006c44:	428a      	cmp	r2, r1
 8006c46:	d01d      	beq.n	8006c84 <HAL_TIM_PWM_Init+0x70>
 8006c48:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8006c4c:	428a      	cmp	r2, r1
 8006c4e:	d019      	beq.n	8006c84 <HAL_TIM_PWM_Init+0x70>
 8006c50:	f501 3196 	add.w	r1, r1, #76800	; 0x12c00
 8006c54:	428a      	cmp	r2, r1
 8006c56:	d042      	beq.n	8006cde <HAL_TIM_PWM_Init+0xca>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006c58:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 8006c5c:	428a      	cmp	r2, r1
 8006c5e:	d057      	beq.n	8006d10 <HAL_TIM_PWM_Init+0xfc>
 8006c60:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8006c64:	428a      	cmp	r2, r1
 8006c66:	d053      	beq.n	8006d10 <HAL_TIM_PWM_Init+0xfc>
 8006c68:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8006c6c:	428a      	cmp	r2, r1
 8006c6e:	d04f      	beq.n	8006d10 <HAL_TIM_PWM_Init+0xfc>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006c70:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006c72:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006c74:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006c78:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 8006c7a:	6013      	str	r3, [r2, #0]
  TIMx->PSC = Structure->Prescaler;
 8006c7c:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006c7e:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006c80:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006c82:	e010      	b.n	8006ca6 <HAL_TIM_PWM_Init+0x92>
    tmpcr1 |= Structure->CounterMode;
 8006c84:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006c86:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006c88:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8006c8c:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8006c8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006c92:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006c94:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006c96:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006c9a:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006c9c:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8006c9e:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8006ca0:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006ca2:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006ca4:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8006ca6:	2301      	movs	r3, #1
 8006ca8:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006caa:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006cae:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8006cb2:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8006cb6:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8006cba:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8006cbe:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006cc2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006cc6:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8006cca:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006cce:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8006cd2:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8006cd6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8006cda:	2000      	movs	r0, #0
}
 8006cdc:	bd10      	pop	{r4, pc}
    tmpcr1 |= Structure->CounterMode;
 8006cde:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006ce0:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006ce2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8006ce6:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 8006ce8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006cec:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006cee:	69a1      	ldr	r1, [r4, #24]
 8006cf0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006cf4:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8006cf6:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006cf8:	68e3      	ldr	r3, [r4, #12]
 8006cfa:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006cfc:	6863      	ldr	r3, [r4, #4]
 8006cfe:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8006d00:	6963      	ldr	r3, [r4, #20]
 8006d02:	6313      	str	r3, [r2, #48]	; 0x30
 8006d04:	e7cf      	b.n	8006ca6 <HAL_TIM_PWM_Init+0x92>
    htim->Lock = HAL_UNLOCKED;
 8006d06:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8006d0a:	f7ff ff81 	bl	8006c10 <HAL_TIM_PWM_MspInit>
 8006d0e:	e78c      	b.n	8006c2a <HAL_TIM_PWM_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006d10:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006d12:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8006d14:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006d18:	4303      	orrs	r3, r0
 8006d1a:	e7e9      	b.n	8006cf0 <HAL_TIM_PWM_Init+0xdc>
    return HAL_ERROR;
 8006d1c:	2001      	movs	r0, #1
}
 8006d1e:	4770      	bx	lr
 8006d20:	40012c00 	.word	0x40012c00

08006d24 <HAL_TIM_SlaveConfigSynchro>:
  __HAL_LOCK(htim);
 8006d24:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8006d28:	2b01      	cmp	r3, #1
 8006d2a:	d069      	beq.n	8006e00 <HAL_TIM_SlaveConfigSynchro+0xdc>
 8006d2c:	4684      	mov	ip, r0
 8006d2e:	2201      	movs	r2, #1
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006d30:	6800      	ldr	r0, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8006d32:	2302      	movs	r3, #2
{
 8006d34:	b410      	push	{r4}
  __HAL_LOCK(htim);
 8006d36:	f88c 203c 	strb.w	r2, [ip, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8006d3a:	f88c 303d 	strb.w	r3, [ip, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8006d3e:	6882      	ldr	r2, [r0, #8]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8006d40:	684b      	ldr	r3, [r1, #4]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8006d42:	680c      	ldr	r4, [r1, #0]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006d44:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8006d48:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8006d4c:	431a      	orrs	r2, r3
  tmpsmcr &= ~TIM_SMCR_SMS;
 8006d4e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006d52:	f022 0207 	bic.w	r2, r2, #7
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8006d56:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8006d58:	2b60      	cmp	r3, #96	; 0x60
  htim->Instance->SMCR = tmpsmcr;
 8006d5a:	6082      	str	r2, [r0, #8]
  switch (sSlaveConfig->InputTrigger)
 8006d5c:	d05e      	beq.n	8006e1c <HAL_TIM_SlaveConfigSynchro+0xf8>
 8006d5e:	d816      	bhi.n	8006d8e <HAL_TIM_SlaveConfigSynchro+0x6a>
 8006d60:	2b40      	cmp	r3, #64	; 0x40
 8006d62:	d06e      	beq.n	8006e42 <HAL_TIM_SlaveConfigSynchro+0x11e>
 8006d64:	d933      	bls.n	8006dce <HAL_TIM_SlaveConfigSynchro+0xaa>
 8006d66:	2b50      	cmp	r3, #80	; 0x50
 8006d68:	d141      	bne.n	8006dee <HAL_TIM_SlaveConfigSynchro+0xca>
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006d6a:	6a03      	ldr	r3, [r0, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d6c:	688a      	ldr	r2, [r1, #8]
 8006d6e:	6909      	ldr	r1, [r1, #16]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006d70:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 8006d74:	431a      	orrs	r2, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d76:	6a03      	ldr	r3, [r0, #32]
 8006d78:	f023 0301 	bic.w	r3, r3, #1
 8006d7c:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d7e:	6983      	ldr	r3, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006d80:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006d84:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006d88:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8006d8a:	6202      	str	r2, [r0, #32]
 8006d8c:	e00d      	b.n	8006daa <HAL_TIM_SlaveConfigSynchro+0x86>
  switch (sSlaveConfig->InputTrigger)
 8006d8e:	2b70      	cmp	r3, #112	; 0x70
 8006d90:	d038      	beq.n	8006e04 <HAL_TIM_SlaveConfigSynchro+0xe0>
 8006d92:	2b6f      	cmp	r3, #111	; 0x6f
 8006d94:	d92b      	bls.n	8006dee <HAL_TIM_SlaveConfigSynchro+0xca>
 8006d96:	4a2f      	ldr	r2, [pc, #188]	; (8006e54 <HAL_TIM_SlaveConfigSynchro+0x130>)
 8006d98:	4293      	cmp	r3, r2
 8006d9a:	d006      	beq.n	8006daa <HAL_TIM_SlaveConfigSynchro+0x86>
 8006d9c:	d91d      	bls.n	8006dda <HAL_TIM_SlaveConfigSynchro+0xb6>
 8006d9e:	4a2e      	ldr	r2, [pc, #184]	; (8006e58 <HAL_TIM_SlaveConfigSynchro+0x134>)
 8006da0:	4293      	cmp	r3, r2
 8006da2:	d002      	beq.n	8006daa <HAL_TIM_SlaveConfigSynchro+0x86>
 8006da4:	3230      	adds	r2, #48	; 0x30
 8006da6:	4293      	cmp	r3, r2
 8006da8:	d121      	bne.n	8006dee <HAL_TIM_SlaveConfigSynchro+0xca>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8006daa:	68c3      	ldr	r3, [r0, #12]
 8006dac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006db0:	60c3      	str	r3, [r0, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8006db2:	68c3      	ldr	r3, [r0, #12]
  __HAL_UNLOCK(htim);
 8006db4:	2200      	movs	r2, #0
  htim->State = HAL_TIM_STATE_READY;
 8006db6:	2101      	movs	r1, #1
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8006db8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006dbc:	60c3      	str	r3, [r0, #12]
  htim->State = HAL_TIM_STATE_READY;
 8006dbe:	f88c 103d 	strb.w	r1, [ip, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8006dc2:	f88c 203c 	strb.w	r2, [ip, #60]	; 0x3c
  return HAL_OK;
 8006dc6:	4610      	mov	r0, r2
}
 8006dc8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006dcc:	4770      	bx	lr
  switch (sSlaveConfig->InputTrigger)
 8006dce:	2b20      	cmp	r3, #32
 8006dd0:	d0eb      	beq.n	8006daa <HAL_TIM_SlaveConfigSynchro+0x86>
 8006dd2:	d909      	bls.n	8006de8 <HAL_TIM_SlaveConfigSynchro+0xc4>
 8006dd4:	2b30      	cmp	r3, #48	; 0x30
 8006dd6:	d10a      	bne.n	8006dee <HAL_TIM_SlaveConfigSynchro+0xca>
 8006dd8:	e7e7      	b.n	8006daa <HAL_TIM_SlaveConfigSynchro+0x86>
 8006dda:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8006dde:	d0e4      	beq.n	8006daa <HAL_TIM_SlaveConfigSynchro+0x86>
 8006de0:	3a10      	subs	r2, #16
 8006de2:	4293      	cmp	r3, r2
 8006de4:	d0e1      	beq.n	8006daa <HAL_TIM_SlaveConfigSynchro+0x86>
 8006de6:	e002      	b.n	8006dee <HAL_TIM_SlaveConfigSynchro+0xca>
 8006de8:	f033 0310 	bics.w	r3, r3, #16
 8006dec:	d0dd      	beq.n	8006daa <HAL_TIM_SlaveConfigSynchro+0x86>
    htim->State = HAL_TIM_STATE_READY;
 8006dee:	2001      	movs	r0, #1
    __HAL_UNLOCK(htim);
 8006df0:	2300      	movs	r3, #0
    htim->State = HAL_TIM_STATE_READY;
 8006df2:	f88c 003d 	strb.w	r0, [ip, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8006df6:	f88c 303c 	strb.w	r3, [ip, #60]	; 0x3c
}
 8006dfa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006dfe:	4770      	bx	lr
  __HAL_LOCK(htim);
 8006e00:	2002      	movs	r0, #2
}
 8006e02:	4770      	bx	lr

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006e04:	e9d1 4302 	ldrd	r4, r3, [r1, #8]
  tmpsmcr = TIMx->SMCR;
 8006e08:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006e0a:	6909      	ldr	r1, [r1, #16]
 8006e0c:	4323      	orrs	r3, r4
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e0e:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006e12:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8006e16:	4313      	orrs	r3, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e18:	6083      	str	r3, [r0, #8]
 8006e1a:	e7c6      	b.n	8006daa <HAL_TIM_SlaveConfigSynchro+0x86>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006e1c:	6a03      	ldr	r3, [r0, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006e1e:	688c      	ldr	r4, [r1, #8]
 8006e20:	6909      	ldr	r1, [r1, #16]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006e22:	f023 0310 	bic.w	r3, r3, #16
 8006e26:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006e28:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8006e2a:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006e2c:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006e30:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006e34:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
  tmpccer |= (TIM_ICPolarity << 4U);
 8006e38:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 8006e3c:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8006e3e:	6203      	str	r3, [r0, #32]
 8006e40:	e7b3      	b.n	8006daa <HAL_TIM_SlaveConfigSynchro+0x86>
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 8006e42:	2c05      	cmp	r4, #5
 8006e44:	d0d3      	beq.n	8006dee <HAL_TIM_SlaveConfigSynchro+0xca>
 8006e46:	f1b4 1f01 	cmp.w	r4, #65537	; 0x10001
 8006e4a:	d0d0      	beq.n	8006dee <HAL_TIM_SlaveConfigSynchro+0xca>
      tmpccer = htim->Instance->CCER;
 8006e4c:	6a02      	ldr	r2, [r0, #32]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8006e4e:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8006e50:	6a03      	ldr	r3, [r0, #32]
 8006e52:	e791      	b.n	8006d78 <HAL_TIM_SlaveConfigSynchro+0x54>
 8006e54:	00100030 	.word	0x00100030
 8006e58:	00100040 	.word	0x00100040

08006e5c <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006e5c:	6a03      	ldr	r3, [r0, #32]
 8006e5e:	f023 0310 	bic.w	r3, r3, #16
 8006e62:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8006e64:	6a03      	ldr	r3, [r0, #32]
{
 8006e66:	b470      	push	{r4, r5, r6}
  tmpcr2 =  TIMx->CR2;
 8006e68:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8006e6a:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e6c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006e6e:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8006e72:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e76:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006e7a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8006e7c:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006e80:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006e84:	4d14      	ldr	r5, [pc, #80]	; (8006ed8 <TIM_OC2_SetConfig+0x7c>)
 8006e86:	42a8      	cmp	r0, r5
 8006e88:	d010      	beq.n	8006eac <TIM_OC2_SetConfig+0x50>
 8006e8a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8006e8e:	42a8      	cmp	r0, r5
 8006e90:	d00c      	beq.n	8006eac <TIM_OC2_SetConfig+0x50>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e92:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8006e96:	42a8      	cmp	r0, r5
 8006e98:	d00f      	beq.n	8006eba <TIM_OC2_SetConfig+0x5e>
 8006e9a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006e9e:	42a8      	cmp	r0, r5
 8006ea0:	d00b      	beq.n	8006eba <TIM_OC2_SetConfig+0x5e>
 8006ea2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006ea6:	42a8      	cmp	r0, r5
 8006ea8:	d10f      	bne.n	8006eca <TIM_OC2_SetConfig+0x6e>
 8006eaa:	e006      	b.n	8006eba <TIM_OC2_SetConfig+0x5e>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006eac:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8006eae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006eb2:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8006eb6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006eba:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006ebe:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006ec2:	ea46 0c05 	orr.w	ip, r6, r5
 8006ec6:	ea44 048c 	orr.w	r4, r4, ip, lsl #2
  TIMx->CCR2 = OC_Config->Pulse;
 8006eca:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8006ecc:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8006ece:	6182      	str	r2, [r0, #24]
}
 8006ed0:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR2 = OC_Config->Pulse;
 8006ed2:	6381      	str	r1, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8006ed4:	6203      	str	r3, [r0, #32]
}
 8006ed6:	4770      	bx	lr
 8006ed8:	40012c00 	.word	0x40012c00

08006edc <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 8006edc:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8006ee0:	2b01      	cmp	r3, #1
 8006ee2:	f000 80f7 	beq.w	80070d4 <HAL_TIM_PWM_ConfigChannel+0x1f8>
 8006ee6:	2301      	movs	r3, #1
{
 8006ee8:	b570      	push	{r4, r5, r6, lr}
 8006eea:	4604      	mov	r4, r0
 8006eec:	460d      	mov	r5, r1
  __HAL_LOCK(htim);
 8006eee:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 8006ef2:	2a14      	cmp	r2, #20
 8006ef4:	d80c      	bhi.n	8006f10 <HAL_TIM_PWM_ConfigChannel+0x34>
 8006ef6:	e8df f002 	tbb	[pc, r2]
 8006efa:	0b55      	.short	0x0b55
 8006efc:	0b6a0b0b 	.word	0x0b6a0b0b
 8006f00:	0b800b0b 	.word	0x0b800b0b
 8006f04:	0b950b0b 	.word	0x0b950b0b
 8006f08:	0bab0b0b 	.word	0x0bab0b0b
 8006f0c:	0b0b      	.short	0x0b0b
 8006f0e:	11          	.byte	0x11
 8006f0f:	00          	.byte	0x00
  __HAL_UNLOCK(htim);
 8006f10:	2200      	movs	r2, #0
  switch (Channel)
 8006f12:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8006f14:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 8006f18:	4618      	mov	r0, r3
 8006f1a:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006f1c:	6802      	ldr	r2, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f1e:	682e      	ldr	r6, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006f20:	6a13      	ldr	r3, [r2, #32]
 8006f22:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006f26:	6213      	str	r3, [r2, #32]
  tmpccer = TIMx->CCER;
 8006f28:	6a13      	ldr	r3, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 8006f2a:	6850      	ldr	r0, [r2, #4]
  tmpccmrx = TIMx->CCMR3;
 8006f2c:	6d11      	ldr	r1, [r2, #80]	; 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006f2e:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 8006f32:	f421 41e0 	bic.w	r1, r1, #28672	; 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f36:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006f3a:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006f3c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006f40:	ea43 5306 	orr.w	r3, r3, r6, lsl #20
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f44:	4e65      	ldr	r6, [pc, #404]	; (80070dc <HAL_TIM_PWM_ConfigChannel+0x200>)
 8006f46:	42b2      	cmp	r2, r6
 8006f48:	d00f      	beq.n	8006f6a <HAL_TIM_PWM_ConfigChannel+0x8e>
 8006f4a:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8006f4e:	42b2      	cmp	r2, r6
 8006f50:	d00b      	beq.n	8006f6a <HAL_TIM_PWM_ConfigChannel+0x8e>
 8006f52:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 8006f56:	42b2      	cmp	r2, r6
 8006f58:	d007      	beq.n	8006f6a <HAL_TIM_PWM_ConfigChannel+0x8e>
 8006f5a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8006f5e:	42b2      	cmp	r2, r6
 8006f60:	d003      	beq.n	8006f6a <HAL_TIM_PWM_ConfigChannel+0x8e>
 8006f62:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8006f66:	42b2      	cmp	r2, r6
 8006f68:	d104      	bne.n	8006f74 <HAL_TIM_PWM_ConfigChannel+0x98>
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006f6a:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006f6c:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006f70:	ea40 2086 	orr.w	r0, r0, r6, lsl #10
  TIMx->CR2 = tmpcr2;
 8006f74:	6050      	str	r0, [r2, #4]
  TIMx->CCMR3 = tmpccmrx;
 8006f76:	6511      	str	r1, [r2, #80]	; 0x50
  TIMx->CCR6 = OC_Config->Pulse;
 8006f78:	6869      	ldr	r1, [r5, #4]
 8006f7a:	64d1      	str	r1, [r2, #76]	; 0x4c
  TIMx->CCER = tmpccer;
 8006f7c:	6213      	str	r3, [r2, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006f7e:	6d13      	ldr	r3, [r2, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006f80:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006f82:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006f86:	6513      	str	r3, [r2, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006f88:	6d11      	ldr	r1, [r2, #80]	; 0x50
 8006f8a:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8006f8e:	6511      	str	r1, [r2, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006f90:	6d11      	ldr	r1, [r2, #80]	; 0x50
 8006f92:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
 8006f96:	6511      	str	r1, [r2, #80]	; 0x50
  __HAL_UNLOCK(htim);
 8006f98:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 8006f9a:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 8006f9c:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 8006fa0:	4618      	mov	r0, r3
 8006fa2:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006fa4:	6800      	ldr	r0, [r0, #0]
 8006fa6:	f7ff fcef 	bl	8006988 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006faa:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006fac:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006fae:	f043 0308 	orr.w	r3, r3, #8
 8006fb2:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006fb4:	6982      	ldr	r2, [r0, #24]
 8006fb6:	f022 0204 	bic.w	r2, r2, #4
 8006fba:	6182      	str	r2, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006fbc:	6982      	ldr	r2, [r0, #24]
 8006fbe:	430a      	orrs	r2, r1
 8006fc0:	6182      	str	r2, [r0, #24]
  __HAL_UNLOCK(htim);
 8006fc2:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 8006fc4:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 8006fc6:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 8006fca:	4618      	mov	r0, r3
 8006fcc:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006fce:	6800      	ldr	r0, [r0, #0]
 8006fd0:	f7ff ff44 	bl	8006e5c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006fd4:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006fd6:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006fd8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006fdc:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006fde:	6982      	ldr	r2, [r0, #24]
 8006fe0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006fe4:	6182      	str	r2, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006fe6:	6982      	ldr	r2, [r0, #24]
 8006fe8:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8006fec:	6182      	str	r2, [r0, #24]
  __HAL_UNLOCK(htim);
 8006fee:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 8006ff0:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 8006ff2:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 8006ff6:	4618      	mov	r0, r3
 8006ff8:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006ffa:	6800      	ldr	r0, [r0, #0]
 8006ffc:	f7ff fd00 	bl	8006a00 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007000:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007002:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007004:	f043 0308 	orr.w	r3, r3, #8
 8007008:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800700a:	69c2      	ldr	r2, [r0, #28]
 800700c:	f022 0204 	bic.w	r2, r2, #4
 8007010:	61c2      	str	r2, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007012:	69c2      	ldr	r2, [r0, #28]
 8007014:	430a      	orrs	r2, r1
 8007016:	61c2      	str	r2, [r0, #28]
  __HAL_UNLOCK(htim);
 8007018:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 800701a:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 800701c:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 8007020:	4618      	mov	r0, r3
 8007022:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007024:	6800      	ldr	r0, [r0, #0]
 8007026:	f7ff fd2b 	bl	8006a80 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800702a:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800702c:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800702e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007032:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007034:	69c2      	ldr	r2, [r0, #28]
 8007036:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800703a:	61c2      	str	r2, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800703c:	69c2      	ldr	r2, [r0, #28]
 800703e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8007042:	61c2      	str	r2, [r0, #28]
  __HAL_UNLOCK(htim);
 8007044:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 8007046:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 8007048:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 800704c:	4618      	mov	r0, r3
 800704e:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007050:	6802      	ldr	r2, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 8007052:	682e      	ldr	r6, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007054:	6a13      	ldr	r3, [r2, #32]
 8007056:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800705a:	6213      	str	r3, [r2, #32]
  tmpccer = TIMx->CCER;
 800705c:	6a13      	ldr	r3, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 800705e:	6850      	ldr	r0, [r2, #4]
  tmpccmrx = TIMx->CCMR3;
 8007060:	6d11      	ldr	r1, [r2, #80]	; 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007062:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8007066:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpccmrx |= OC_Config->OCMode;
 800706a:	4331      	orrs	r1, r6
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800706c:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 800706e:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007072:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007076:	4e19      	ldr	r6, [pc, #100]	; (80070dc <HAL_TIM_PWM_ConfigChannel+0x200>)
 8007078:	42b2      	cmp	r2, r6
 800707a:	d00f      	beq.n	800709c <HAL_TIM_PWM_ConfigChannel+0x1c0>
 800707c:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8007080:	42b2      	cmp	r2, r6
 8007082:	d00b      	beq.n	800709c <HAL_TIM_PWM_ConfigChannel+0x1c0>
 8007084:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 8007088:	42b2      	cmp	r2, r6
 800708a:	d007      	beq.n	800709c <HAL_TIM_PWM_ConfigChannel+0x1c0>
 800708c:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8007090:	42b2      	cmp	r2, r6
 8007092:	d003      	beq.n	800709c <HAL_TIM_PWM_ConfigChannel+0x1c0>
 8007094:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8007098:	42b2      	cmp	r2, r6
 800709a:	d104      	bne.n	80070a6 <HAL_TIM_PWM_ConfigChannel+0x1ca>
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800709c:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 800709e:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80070a2:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  TIMx->CR2 = tmpcr2;
 80070a6:	6050      	str	r0, [r2, #4]
  TIMx->CCMR3 = tmpccmrx;
 80070a8:	6511      	str	r1, [r2, #80]	; 0x50
  TIMx->CCR5 = OC_Config->Pulse;
 80070aa:	6869      	ldr	r1, [r5, #4]
 80070ac:	6491      	str	r1, [r2, #72]	; 0x48
  TIMx->CCER = tmpccer;
 80070ae:	6213      	str	r3, [r2, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80070b0:	6d13      	ldr	r3, [r2, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80070b2:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80070b4:	f043 0308 	orr.w	r3, r3, #8
 80070b8:	6513      	str	r3, [r2, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80070ba:	6d11      	ldr	r1, [r2, #80]	; 0x50
 80070bc:	f021 0104 	bic.w	r1, r1, #4
 80070c0:	6511      	str	r1, [r2, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80070c2:	6d11      	ldr	r1, [r2, #80]	; 0x50
 80070c4:	4301      	orrs	r1, r0
 80070c6:	6511      	str	r1, [r2, #80]	; 0x50
  __HAL_UNLOCK(htim);
 80070c8:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 80070ca:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 80070cc:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 80070d0:	4618      	mov	r0, r3
 80070d2:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(htim);
 80070d4:	2302      	movs	r3, #2
}
 80070d6:	4618      	mov	r0, r3
 80070d8:	4770      	bx	lr
 80070da:	bf00      	nop
 80070dc:	40012c00 	.word	0x40012c00

080070e0 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80070e0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80070e4:	2b01      	cmp	r3, #1
 80070e6:	d03e      	beq.n	8007166 <HAL_TIMEx_MasterConfigSynchronization+0x86>
{
 80070e8:	b470      	push	{r4, r5, r6}

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80070ea:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80070ec:	4d1f      	ldr	r5, [pc, #124]	; (800716c <HAL_TIMEx_MasterConfigSynchronization+0x8c>)
  htim->State = HAL_TIM_STATE_BUSY;
 80070ee:	2302      	movs	r3, #2
 80070f0:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80070f4:	42aa      	cmp	r2, r5
  tmpcr2 = htim->Instance->CR2;
 80070f6:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 80070f8:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80070fa:	d028      	beq.n	800714e <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 80070fc:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8007100:	42aa      	cmp	r2, r5
 8007102:	d024      	beq.n	800714e <HAL_TIMEx_MasterConfigSynchronization+0x6e>
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007104:	680e      	ldr	r6, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8007106:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800710a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800710e:	4333      	orrs	r3, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007110:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  htim->Instance->CR2 = tmpcr2;
 8007114:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007116:	d00c      	beq.n	8007132 <HAL_TIMEx_MasterConfigSynchronization+0x52>
 8007118:	4b15      	ldr	r3, [pc, #84]	; (8007170 <HAL_TIMEx_MasterConfigSynchronization+0x90>)
 800711a:	429a      	cmp	r2, r3
 800711c:	d009      	beq.n	8007132 <HAL_TIMEx_MasterConfigSynchronization+0x52>
 800711e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007122:	429a      	cmp	r2, r3
 8007124:	d005      	beq.n	8007132 <HAL_TIMEx_MasterConfigSynchronization+0x52>
 8007126:	42aa      	cmp	r2, r5
 8007128:	d003      	beq.n	8007132 <HAL_TIMEx_MasterConfigSynchronization+0x52>
 800712a:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
 800712e:	429a      	cmp	r2, r3
 8007130:	d104      	bne.n	800713c <HAL_TIMEx_MasterConfigSynchronization+0x5c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007132:	688b      	ldr	r3, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007134:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007138:	431c      	orrs	r4, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800713a:	6094      	str	r4, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 800713c:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800713e:	2201      	movs	r2, #1
 8007140:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8007144:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
}
 8007148:	bc70      	pop	{r4, r5, r6}
  return HAL_OK;
 800714a:	4618      	mov	r0, r3
}
 800714c:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800714e:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007150:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007154:	432b      	orrs	r3, r5
  tmpcr2 &= ~TIM_CR2_MMS;
 8007156:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800715a:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 800715c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007160:	432b      	orrs	r3, r5
  htim->Instance->CR2 = tmpcr2;
 8007162:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007164:	e7e5      	b.n	8007132 <HAL_TIMEx_MasterConfigSynchronization+0x52>
  __HAL_LOCK(htim);
 8007166:	2002      	movs	r0, #2
}
 8007168:	4770      	bx	lr
 800716a:	bf00      	nop
 800716c:	40012c00 	.word	0x40012c00
 8007170:	40000400 	.word	0x40000400

08007174 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007174:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8007178:	2b01      	cmp	r3, #1
 800717a:	d045      	beq.n	8007208 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
{
 800717c:	b410      	push	{r4}
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800717e:	e9d1 4302 	ldrd	r4, r3, [r1, #8]
 8007182:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007186:	4602      	mov	r2, r0
 8007188:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800718a:	6848      	ldr	r0, [r1, #4]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800718c:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800718e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007192:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007194:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007198:	6908      	ldr	r0, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800719a:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800719c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80071a0:	694c      	ldr	r4, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80071a2:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80071a4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80071a8:	6b08      	ldr	r0, [r1, #48]	; 0x30
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80071aa:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80071ac:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80071b0:	698c      	ldr	r4, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80071b2:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80071b4:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80071b8:	6810      	ldr	r0, [r2, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80071ba:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80071be:	4c13      	ldr	r4, [pc, #76]	; (800720c <HAL_TIMEx_ConfigBreakDeadTime+0x98>)
 80071c0:	42a0      	cmp	r0, r4
 80071c2:	d00b      	beq.n	80071dc <HAL_TIMEx_ConfigBreakDeadTime+0x68>
 80071c4:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 80071c8:	42a0      	cmp	r0, r4
 80071ca:	d007      	beq.n	80071dc <HAL_TIMEx_ConfigBreakDeadTime+0x68>
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;

  __HAL_UNLOCK(htim);
 80071cc:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 80071ce:	6443      	str	r3, [r0, #68]	; 0x44
  __HAL_UNLOCK(htim);
 80071d0:	f882 103c 	strb.w	r1, [r2, #60]	; 0x3c

  return HAL_OK;
 80071d4:	4608      	mov	r0, r1
}
 80071d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80071da:	4770      	bx	lr
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80071dc:	69cc      	ldr	r4, [r1, #28]
 80071de:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80071e2:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80071e4:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 80071e6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80071ea:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80071ee:	6a0c      	ldr	r4, [r1, #32]
 80071f0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80071f4:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80071f6:	6a4c      	ldr	r4, [r1, #36]	; 0x24
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80071f8:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80071fa:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80071fe:	4323      	orrs	r3, r4
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8007200:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8007204:	430b      	orrs	r3, r1
 8007206:	e7e1      	b.n	80071cc <HAL_TIMEx_ConfigBreakDeadTime+0x58>
  __HAL_LOCK(htim);
 8007208:	2002      	movs	r0, #2
}
 800720a:	4770      	bx	lr
 800720c:	40012c00 	.word	0x40012c00

08007210 <HAL_TIMEx_ConfigBreakInput>:
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim,
                                             uint32_t BreakInput,
                                             TIMEx_BreakInputConfigTypeDef *sBreakInputConfig)

{
 8007210:	4603      	mov	r3, r0
  assert_param(IS_TIM_BREAKINPUTSOURCE(sBreakInputConfig->Source));
  assert_param(IS_TIM_BREAKINPUTSOURCE_STATE(sBreakInputConfig->Enable));
  assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity));

  /* Check input state */
  __HAL_LOCK(htim);
 8007212:	f890 003c 	ldrb.w	r0, [r0, #60]	; 0x3c
 8007216:	2801      	cmp	r0, #1
 8007218:	d04c      	beq.n	80072b4 <HAL_TIMEx_ConfigBreakInput+0xa4>

  switch (sBreakInputConfig->Source)
 800721a:	6810      	ldr	r0, [r2, #0]
 800721c:	3801      	subs	r0, #1
 800721e:	280f      	cmp	r0, #15
{
 8007220:	b4f0      	push	{r4, r5, r6, r7}
 8007222:	d825      	bhi.n	8007270 <HAL_TIMEx_ConfigBreakInput+0x60>
 8007224:	4c24      	ldr	r4, [pc, #144]	; (80072b8 <HAL_TIMEx_ConfigBreakInput+0xa8>)
 8007226:	4e25      	ldr	r6, [pc, #148]	; (80072bc <HAL_TIMEx_ConfigBreakInput+0xac>)
 8007228:	f854 5020 	ldr.w	r5, [r4, r0, lsl #2]
 800722c:	f856 c020 	ldr.w	ip, [r6, r0, lsl #2]
 8007230:	4c23      	ldr	r4, [pc, #140]	; (80072c0 <HAL_TIMEx_ConfigBreakInput+0xb0>)
 8007232:	4e24      	ldr	r6, [pc, #144]	; (80072c4 <HAL_TIMEx_ConfigBreakInput+0xb4>)
 8007234:	f854 4020 	ldr.w	r4, [r4, r0, lsl #2]
 8007238:	f856 7020 	ldr.w	r7, [r6, r0, lsl #2]
      bkin_polarity_bitpos = 0U;
      break;
    }
  }

  switch (BreakInput)
 800723c:	2901      	cmp	r1, #1
 800723e:	d01d      	beq.n	800727c <HAL_TIMEx_ConfigBreakInput+0x6c>
 8007240:	2902      	cmp	r1, #2
 8007242:	d131      	bne.n	80072a8 <HAL_TIMEx_ConfigBreakInput+0x98>
      tmporx &= ~bkin_enable_mask;
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;

      /* Set the break input polarity */
      tmporx &= ~bkin_polarity_mask;
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8007244:	6890      	ldr	r0, [r2, #8]
      tmporx = htim->Instance->AF2;
 8007246:	681e      	ldr	r6, [r3, #0]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8007248:	6851      	ldr	r1, [r2, #4]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 800724a:	40b8      	lsls	r0, r7
      tmporx = htim->Instance->AF2;
 800724c:	6e77      	ldr	r7, [r6, #100]	; 0x64
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 800724e:	fa01 f10c 	lsl.w	r1, r1, ip
 8007252:	ea81 0207 	eor.w	r2, r1, r7
 8007256:	402a      	ands	r2, r5
 8007258:	407a      	eors	r2, r7
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 800725a:	ea80 0102 	eor.w	r1, r0, r2
 800725e:	4021      	ands	r1, r4
 8007260:	404a      	eors	r2, r1

      /* Set TIMx_AF2 */
      htim->Instance->AF2 = tmporx;
 8007262:	6672      	str	r2, [r6, #100]	; 0x64
    default:
      status = HAL_ERROR;
      break;
  }

  __HAL_UNLOCK(htim);
 8007264:	2200      	movs	r2, #0
 8007266:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 800726a:	2000      	movs	r0, #0

  return status;
}
 800726c:	bcf0      	pop	{r4, r5, r6, r7}
 800726e:	4770      	bx	lr
  switch (sBreakInputConfig->Source)
 8007270:	2700      	movs	r7, #0
  switch (BreakInput)
 8007272:	2901      	cmp	r1, #1
  switch (sBreakInputConfig->Source)
 8007274:	46bc      	mov	ip, r7
 8007276:	463c      	mov	r4, r7
 8007278:	463d      	mov	r5, r7
  switch (BreakInput)
 800727a:	d1e1      	bne.n	8007240 <HAL_TIMEx_ConfigBreakInput+0x30>
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 800727c:	6890      	ldr	r0, [r2, #8]
      tmporx = htim->Instance->AF1;
 800727e:	681e      	ldr	r6, [r3, #0]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8007280:	6851      	ldr	r1, [r2, #4]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8007282:	40b8      	lsls	r0, r7
      tmporx = htim->Instance->AF1;
 8007284:	6e37      	ldr	r7, [r6, #96]	; 0x60
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8007286:	fa01 f10c 	lsl.w	r1, r1, ip
 800728a:	ea81 0207 	eor.w	r2, r1, r7
 800728e:	402a      	ands	r2, r5
 8007290:	407a      	eors	r2, r7
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8007292:	ea80 0102 	eor.w	r1, r0, r2
 8007296:	4021      	ands	r1, r4
 8007298:	404a      	eors	r2, r1
      htim->Instance->AF1 = tmporx;
 800729a:	6632      	str	r2, [r6, #96]	; 0x60
  __HAL_UNLOCK(htim);
 800729c:	2200      	movs	r2, #0
 800729e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 80072a2:	2000      	movs	r0, #0
}
 80072a4:	bcf0      	pop	{r4, r5, r6, r7}
 80072a6:	4770      	bx	lr
  __HAL_UNLOCK(htim);
 80072a8:	2200      	movs	r2, #0
 80072aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  switch (BreakInput)
 80072ae:	2001      	movs	r0, #1
}
 80072b0:	bcf0      	pop	{r4, r5, r6, r7}
 80072b2:	4770      	bx	lr
  __HAL_LOCK(htim);
 80072b4:	2002      	movs	r0, #2
}
 80072b6:	4770      	bx	lr
 80072b8:	08009f68 	.word	0x08009f68
 80072bc:	08009fe8 	.word	0x08009fe8
 80072c0:	08009fa8 	.word	0x08009fa8
 80072c4:	0800a028 	.word	0x0800a028

080072c8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80072c8:	b538      	push	{r3, r4, r5, lr}
 80072ca:	4604      	mov	r4, r0
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 80072cc:	6803      	ldr	r3, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80072ce:	6882      	ldr	r2, [r0, #8]
 80072d0:	6900      	ldr	r0, [r0, #16]
 80072d2:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80072d4:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80072d6:	4302      	orrs	r2, r0
 80072d8:	430a      	orrs	r2, r1
 80072da:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80072dc:	49a5      	ldr	r1, [pc, #660]	; (8007574 <UART_SetConfig+0x2ac>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80072de:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80072e0:	4029      	ands	r1, r5
 80072e2:	430a      	orrs	r2, r1
 80072e4:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80072e6:	685a      	ldr	r2, [r3, #4]
 80072e8:	68e1      	ldr	r1, [r4, #12]
 80072ea:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80072ee:	430a      	orrs	r2, r1
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80072f0:	49a1      	ldr	r1, [pc, #644]	; (8007578 <UART_SetConfig+0x2b0>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80072f2:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80072f4:	428b      	cmp	r3, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80072f6:	69a2      	ldr	r2, [r4, #24]
  {
    tmpreg |= huart->Init.OneBitSampling;
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80072f8:	6899      	ldr	r1, [r3, #8]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80072fa:	d06b      	beq.n	80073d4 <UART_SetConfig+0x10c>
    tmpreg |= huart->Init.OneBitSampling;
 80072fc:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80072fe:	f021 416e 	bic.w	r1, r1, #3992977408	; 0xee000000
 8007302:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
    tmpreg |= huart->Init.OneBitSampling;
 8007306:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007308:	430a      	orrs	r2, r1
 800730a:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800730c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800730e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8007310:	f022 020f 	bic.w	r2, r2, #15
 8007314:	430a      	orrs	r2, r1
 8007316:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007318:	4a98      	ldr	r2, [pc, #608]	; (800757c <UART_SetConfig+0x2b4>)
 800731a:	4293      	cmp	r3, r2
 800731c:	d012      	beq.n	8007344 <UART_SetConfig+0x7c>
 800731e:	4a98      	ldr	r2, [pc, #608]	; (8007580 <UART_SetConfig+0x2b8>)
 8007320:	4293      	cmp	r3, r2
 8007322:	d036      	beq.n	8007392 <UART_SetConfig+0xca>
 8007324:	4a97      	ldr	r2, [pc, #604]	; (8007584 <UART_SetConfig+0x2bc>)
 8007326:	4293      	cmp	r3, r2
 8007328:	f000 80f8 	beq.w	800751c <UART_SetConfig+0x254>
 800732c:	4a96      	ldr	r2, [pc, #600]	; (8007588 <UART_SetConfig+0x2c0>)
 800732e:	4293      	cmp	r3, r2
 8007330:	f000 80a4 	beq.w	800747c <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
        break;
      default:
        pclk = 0U;
        ret = HAL_ERROR;
 8007334:	2001      	movs	r0, #1
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007336:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 8007338:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  huart->TxISR = NULL;
 800733c:	e9c4 331c 	strd	r3, r3, [r4, #112]	; 0x70
  huart->NbRxDataToProcess = 1;
 8007340:	66a2      	str	r2, [r4, #104]	; 0x68

  return ret;
}
 8007342:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007344:	4b91      	ldr	r3, [pc, #580]	; (800758c <UART_SetConfig+0x2c4>)
 8007346:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800734a:	f003 0303 	and.w	r3, r3, #3
 800734e:	3b01      	subs	r3, #1
 8007350:	2b02      	cmp	r3, #2
 8007352:	f240 808d 	bls.w	8007470 <UART_SetConfig+0x1a8>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007356:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800735a:	f000 80fc 	beq.w	8007556 <UART_SetConfig+0x28e>
        pclk = HAL_RCC_GetPCLK2Freq();
 800735e:	f7ff f9ad 	bl	80066bc <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 8007362:	2800      	cmp	r0, #0
 8007364:	f000 80d8 	beq.w	8007518 <UART_SetConfig+0x250>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007368:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800736a:	6862      	ldr	r2, [r4, #4]
 800736c:	4b88      	ldr	r3, [pc, #544]	; (8007590 <UART_SetConfig+0x2c8>)
 800736e:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8007372:	fbb0 f3f3 	udiv	r3, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007376:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800737a:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800737e:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007382:	f1a3 0210 	sub.w	r2, r3, #16
 8007386:	428a      	cmp	r2, r1
 8007388:	d8d4      	bhi.n	8007334 <UART_SetConfig+0x6c>
        huart->Instance->BRR = (uint16_t)usartdiv;
 800738a:	6822      	ldr	r2, [r4, #0]
 800738c:	2000      	movs	r0, #0
 800738e:	60d3      	str	r3, [r2, #12]
 8007390:	e7d1      	b.n	8007336 <UART_SetConfig+0x6e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007392:	4b7e      	ldr	r3, [pc, #504]	; (800758c <UART_SetConfig+0x2c4>)
 8007394:	4a7f      	ldr	r2, [pc, #508]	; (8007594 <UART_SetConfig+0x2cc>)
 8007396:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800739a:	f003 030c 	and.w	r3, r3, #12
 800739e:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80073a0:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80073a4:	d07c      	beq.n	80074a0 <UART_SetConfig+0x1d8>
    switch (clocksource)
 80073a6:	2b08      	cmp	r3, #8
 80073a8:	d8c4      	bhi.n	8007334 <UART_SetConfig+0x6c>
 80073aa:	a201      	add	r2, pc, #4	; (adr r2, 80073b0 <UART_SetConfig+0xe8>)
 80073ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073b0:	080074d7 	.word	0x080074d7
 80073b4:	0800735f 	.word	0x0800735f
 80073b8:	08007553 	.word	0x08007553
 80073bc:	08007335 	.word	0x08007335
 80073c0:	0800749b 	.word	0x0800749b
 80073c4:	08007335 	.word	0x08007335
 80073c8:	08007335 	.word	0x08007335
 80073cc:	08007335 	.word	0x08007335
 80073d0:	08007543 	.word	0x08007543
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80073d4:	f021 416e 	bic.w	r1, r1, #3992977408	; 0xee000000
 80073d8:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
 80073dc:	4311      	orrs	r1, r2
 80073de:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80073e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80073e2:	6a61      	ldr	r1, [r4, #36]	; 0x24
  UART_GETCLOCKSOURCE(huart, clocksource);
 80073e4:	4869      	ldr	r0, [pc, #420]	; (800758c <UART_SetConfig+0x2c4>)
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80073e6:	f022 020f 	bic.w	r2, r2, #15
 80073ea:	430a      	orrs	r2, r1
 80073ec:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 80073ee:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 80073f2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80073f6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80073fa:	f000 80a8 	beq.w	800754e <UART_SetConfig+0x286>
 80073fe:	d80b      	bhi.n	8007418 <UART_SetConfig+0x150>
 8007400:	2b00      	cmp	r3, #0
 8007402:	d038      	beq.n	8007476 <UART_SetConfig+0x1ae>
 8007404:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007408:	d194      	bne.n	8007334 <UART_SetConfig+0x6c>
        pclk = HAL_RCC_GetSysClockFreq();
 800740a:	f7ff f803 	bl	8006414 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 800740e:	2800      	cmp	r0, #0
 8007410:	f000 8082 	beq.w	8007518 <UART_SetConfig+0x250>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007414:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8007416:	e004      	b.n	8007422 <UART_SetConfig+0x15a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007418:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800741c:	d18a      	bne.n	8007334 <UART_SetConfig+0x6c>
        pclk = (uint32_t) LSE_VALUE;
 800741e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007422:	4b5b      	ldr	r3, [pc, #364]	; (8007590 <UART_SetConfig+0x2c8>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007424:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007426:	f833 2011 	ldrh.w	r2, [r3, r1, lsl #1]
 800742a:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800742e:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 8007432:	4299      	cmp	r1, r3
 8007434:	f63f af7e 	bhi.w	8007334 <UART_SetConfig+0x6c>
 8007438:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 800743c:	f63f af7a 	bhi.w	8007334 <UART_SetConfig+0x6c>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007440:	2300      	movs	r3, #0
 8007442:	4619      	mov	r1, r3
 8007444:	f7f8 fee8 	bl	8000218 <__aeabi_uldivmod>
 8007448:	086a      	lsrs	r2, r5, #1
 800744a:	0203      	lsls	r3, r0, #8
 800744c:	0209      	lsls	r1, r1, #8
 800744e:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8007452:	1898      	adds	r0, r3, r2
 8007454:	f141 0100 	adc.w	r1, r1, #0
 8007458:	462a      	mov	r2, r5
 800745a:	2300      	movs	r3, #0
 800745c:	f7f8 fedc 	bl	8000218 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007460:	4a4d      	ldr	r2, [pc, #308]	; (8007598 <UART_SetConfig+0x2d0>)
 8007462:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 8007466:	4291      	cmp	r1, r2
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007468:	4603      	mov	r3, r0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800746a:	f63f af63 	bhi.w	8007334 <UART_SetConfig+0x6c>
 800746e:	e78c      	b.n	800738a <UART_SetConfig+0xc2>
 8007470:	4a4a      	ldr	r2, [pc, #296]	; (800759c <UART_SetConfig+0x2d4>)
 8007472:	5cd3      	ldrb	r3, [r2, r3]
  if (UART_INSTANCE_LOWPOWER(huart))
 8007474:	e794      	b.n	80073a0 <UART_SetConfig+0xd8>
        pclk = HAL_RCC_GetPCLK1Freq();
 8007476:	f7ff f90f 	bl	8006698 <HAL_RCC_GetPCLK1Freq>
        break;
 800747a:	e7c8      	b.n	800740e <UART_SetConfig+0x146>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800747c:	4b43      	ldr	r3, [pc, #268]	; (800758c <UART_SetConfig+0x2c4>)
 800747e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007482:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007486:	2b80      	cmp	r3, #128	; 0x80
 8007488:	d06d      	beq.n	8007566 <UART_SetConfig+0x29e>
 800748a:	d85d      	bhi.n	8007548 <UART_SetConfig+0x280>
 800748c:	b303      	cbz	r3, 80074d0 <UART_SetConfig+0x208>
 800748e:	2b40      	cmp	r3, #64	; 0x40
 8007490:	f47f af50 	bne.w	8007334 <UART_SetConfig+0x6c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007494:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8007498:	d020      	beq.n	80074dc <UART_SetConfig+0x214>
        pclk = HAL_RCC_GetSysClockFreq();
 800749a:	f7fe ffbb 	bl	8006414 <HAL_RCC_GetSysClockFreq>
        break;
 800749e:	e760      	b.n	8007362 <UART_SetConfig+0x9a>
    switch (clocksource)
 80074a0:	2b08      	cmp	r3, #8
 80074a2:	f63f af47 	bhi.w	8007334 <UART_SetConfig+0x6c>
 80074a6:	a201      	add	r2, pc, #4	; (adr r2, 80074ac <UART_SetConfig+0x1e4>)
 80074a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074ac:	0800755d 	.word	0x0800755d
 80074b0:	08007557 	.word	0x08007557
 80074b4:	08007563 	.word	0x08007563
 80074b8:	08007335 	.word	0x08007335
 80074bc:	080074dd 	.word	0x080074dd
 80074c0:	08007335 	.word	0x08007335
 80074c4:	08007335 	.word	0x08007335
 80074c8:	08007335 	.word	0x08007335
 80074cc:	080074e5 	.word	0x080074e5
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80074d0:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80074d4:	d042      	beq.n	800755c <UART_SetConfig+0x294>
        pclk = HAL_RCC_GetPCLK1Freq();
 80074d6:	f7ff f8df 	bl	8006698 <HAL_RCC_GetPCLK1Freq>
        break;
 80074da:	e742      	b.n	8007362 <UART_SetConfig+0x9a>
        pclk = HAL_RCC_GetSysClockFreq();
 80074dc:	f7fe ff9a 	bl	8006414 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 80074e0:	b1d0      	cbz	r0, 8007518 <UART_SetConfig+0x250>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80074e2:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80074e4:	6862      	ldr	r2, [r4, #4]
 80074e6:	4b2a      	ldr	r3, [pc, #168]	; (8007590 <UART_SetConfig+0x2c8>)
 80074e8:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
 80074ec:	fbb0 f0f1 	udiv	r0, r0, r1
 80074f0:	0853      	lsrs	r3, r2, #1
 80074f2:	eb03 0340 	add.w	r3, r3, r0, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80074f6:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80074fa:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80074fe:	f1a3 0210 	sub.w	r2, r3, #16
 8007502:	428a      	cmp	r2, r1
 8007504:	f63f af16 	bhi.w	8007334 <UART_SetConfig+0x6c>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007508:	f023 020f 	bic.w	r2, r3, #15
        huart->Instance->BRR = brrtemp;
 800750c:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800750e:	b292      	uxth	r2, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007510:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8007514:	4313      	orrs	r3, r2
 8007516:	60cb      	str	r3, [r1, #12]
 8007518:	2000      	movs	r0, #0
 800751a:	e70c      	b.n	8007336 <UART_SetConfig+0x6e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800751c:	4b1b      	ldr	r3, [pc, #108]	; (800758c <UART_SetConfig+0x2c4>)
 800751e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007522:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007526:	2b20      	cmp	r3, #32
 8007528:	d01d      	beq.n	8007566 <UART_SetConfig+0x29e>
 800752a:	d804      	bhi.n	8007536 <UART_SetConfig+0x26e>
 800752c:	2b00      	cmp	r3, #0
 800752e:	d0cf      	beq.n	80074d0 <UART_SetConfig+0x208>
 8007530:	2b10      	cmp	r3, #16
 8007532:	d0af      	beq.n	8007494 <UART_SetConfig+0x1cc>
 8007534:	e6fe      	b.n	8007334 <UART_SetConfig+0x6c>
 8007536:	2b30      	cmp	r3, #48	; 0x30
 8007538:	f47f aefc 	bne.w	8007334 <UART_SetConfig+0x6c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800753c:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8007540:	d0d0      	beq.n	80074e4 <UART_SetConfig+0x21c>
    switch (clocksource)
 8007542:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8007546:	e710      	b.n	800736a <UART_SetConfig+0xa2>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007548:	2bc0      	cmp	r3, #192	; 0xc0
 800754a:	d0f7      	beq.n	800753c <UART_SetConfig+0x274>
 800754c:	e6f2      	b.n	8007334 <UART_SetConfig+0x6c>
 800754e:	4814      	ldr	r0, [pc, #80]	; (80075a0 <UART_SetConfig+0x2d8>)
 8007550:	e767      	b.n	8007422 <UART_SetConfig+0x15a>
        pclk = (uint32_t) HSI_VALUE;
 8007552:	4813      	ldr	r0, [pc, #76]	; (80075a0 <UART_SetConfig+0x2d8>)
 8007554:	e709      	b.n	800736a <UART_SetConfig+0xa2>
        pclk = HAL_RCC_GetPCLK2Freq();
 8007556:	f7ff f8b1 	bl	80066bc <HAL_RCC_GetPCLK2Freq>
        break;
 800755a:	e7c1      	b.n	80074e0 <UART_SetConfig+0x218>
        pclk = HAL_RCC_GetPCLK1Freq();
 800755c:	f7ff f89c 	bl	8006698 <HAL_RCC_GetPCLK1Freq>
        break;
 8007560:	e7be      	b.n	80074e0 <UART_SetConfig+0x218>
        pclk = (uint32_t) HSI_VALUE;
 8007562:	480f      	ldr	r0, [pc, #60]	; (80075a0 <UART_SetConfig+0x2d8>)
 8007564:	e7be      	b.n	80074e4 <UART_SetConfig+0x21c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007566:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
        pclk = (uint32_t) HSI_VALUE;
 800756a:	480d      	ldr	r0, [pc, #52]	; (80075a0 <UART_SetConfig+0x2d8>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800756c:	f47f aefd 	bne.w	800736a <UART_SetConfig+0xa2>
 8007570:	e7b8      	b.n	80074e4 <UART_SetConfig+0x21c>
 8007572:	bf00      	nop
 8007574:	cfff69f3 	.word	0xcfff69f3
 8007578:	40008000 	.word	0x40008000
 800757c:	40013800 	.word	0x40013800
 8007580:	40004400 	.word	0x40004400
 8007584:	40004800 	.word	0x40004800
 8007588:	40004c00 	.word	0x40004c00
 800758c:	40021000 	.word	0x40021000
 8007590:	0800a07c 	.word	0x0800a07c
 8007594:	0800a06c 	.word	0x0800a06c
 8007598:	000ffcff 	.word	0x000ffcff
 800759c:	0800a068 	.word	0x0800a068
 80075a0:	00f42400 	.word	0x00f42400

080075a4 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80075a4:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80075a6:	07da      	lsls	r2, r3, #31
{
 80075a8:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80075aa:	d506      	bpl.n	80075ba <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80075ac:	6801      	ldr	r1, [r0, #0]
 80075ae:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80075b0:	684a      	ldr	r2, [r1, #4]
 80075b2:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80075b6:	4322      	orrs	r2, r4
 80075b8:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80075ba:	079c      	lsls	r4, r3, #30
 80075bc:	d506      	bpl.n	80075cc <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80075be:	6801      	ldr	r1, [r0, #0]
 80075c0:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80075c2:	684a      	ldr	r2, [r1, #4]
 80075c4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80075c8:	4322      	orrs	r2, r4
 80075ca:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80075cc:	0759      	lsls	r1, r3, #29
 80075ce:	d506      	bpl.n	80075de <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80075d0:	6801      	ldr	r1, [r0, #0]
 80075d2:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80075d4:	684a      	ldr	r2, [r1, #4]
 80075d6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80075da:	4322      	orrs	r2, r4
 80075dc:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80075de:	071a      	lsls	r2, r3, #28
 80075e0:	d506      	bpl.n	80075f0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80075e2:	6801      	ldr	r1, [r0, #0]
 80075e4:	6b84      	ldr	r4, [r0, #56]	; 0x38
 80075e6:	684a      	ldr	r2, [r1, #4]
 80075e8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80075ec:	4322      	orrs	r2, r4
 80075ee:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80075f0:	06dc      	lsls	r4, r3, #27
 80075f2:	d506      	bpl.n	8007602 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80075f4:	6801      	ldr	r1, [r0, #0]
 80075f6:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80075f8:	688a      	ldr	r2, [r1, #8]
 80075fa:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80075fe:	4322      	orrs	r2, r4
 8007600:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007602:	0699      	lsls	r1, r3, #26
 8007604:	d506      	bpl.n	8007614 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007606:	6801      	ldr	r1, [r0, #0]
 8007608:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800760a:	688a      	ldr	r2, [r1, #8]
 800760c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007610:	4322      	orrs	r2, r4
 8007612:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007614:	065a      	lsls	r2, r3, #25
 8007616:	d509      	bpl.n	800762c <UART_AdvFeatureConfig+0x88>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007618:	6801      	ldr	r1, [r0, #0]
 800761a:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800761c:	684a      	ldr	r2, [r1, #4]
 800761e:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8007622:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007624:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007628:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800762a:	d00b      	beq.n	8007644 <UART_AdvFeatureConfig+0xa0>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800762c:	061b      	lsls	r3, r3, #24
 800762e:	d506      	bpl.n	800763e <UART_AdvFeatureConfig+0x9a>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007630:	6802      	ldr	r2, [r0, #0]
 8007632:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8007634:	6853      	ldr	r3, [r2, #4]
 8007636:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800763a:	430b      	orrs	r3, r1
 800763c:	6053      	str	r3, [r2, #4]
  }
}
 800763e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007642:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007644:	684a      	ldr	r2, [r1, #4]
 8007646:	6c84      	ldr	r4, [r0, #72]	; 0x48
 8007648:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800764c:	4322      	orrs	r2, r4
 800764e:	604a      	str	r2, [r1, #4]
 8007650:	e7ec      	b.n	800762c <UART_AdvFeatureConfig+0x88>
 8007652:	bf00      	nop

08007654 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007654:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007658:	f8dd 8020 	ldr.w	r8, [sp, #32]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800765c:	6804      	ldr	r4, [r0, #0]
{
 800765e:	4607      	mov	r7, r0
 8007660:	460e      	mov	r6, r1
 8007662:	4615      	mov	r5, r2
 8007664:	4699      	mov	r9, r3
 8007666:	f1b8 3fff 	cmp.w	r8, #4294967295
 800766a:	d10a      	bne.n	8007682 <UART_WaitOnFlagUntilTimeout+0x2e>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800766c:	69e3      	ldr	r3, [r4, #28]
 800766e:	ea36 0303 	bics.w	r3, r6, r3
 8007672:	bf0c      	ite	eq
 8007674:	2301      	moveq	r3, #1
 8007676:	2300      	movne	r3, #0
 8007678:	429d      	cmp	r5, r3
 800767a:	d0f7      	beq.n	800766c <UART_WaitOnFlagUntilTimeout+0x18>
          return HAL_TIMEOUT;
        }
      }
    }
  }
  return HAL_OK;
 800767c:	2000      	movs	r0, #0
}
 800767e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007682:	69e2      	ldr	r2, [r4, #28]
 8007684:	ea36 0202 	bics.w	r2, r6, r2
 8007688:	bf0c      	ite	eq
 800768a:	2301      	moveq	r3, #1
 800768c:	2300      	movne	r3, #0
 800768e:	42ab      	cmp	r3, r5
 8007690:	d1f4      	bne.n	800767c <UART_WaitOnFlagUntilTimeout+0x28>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007692:	f7fd f8c5 	bl	8004820 <HAL_GetTick>
 8007696:	eba0 0009 	sub.w	r0, r0, r9
 800769a:	4540      	cmp	r0, r8
 800769c:	d833      	bhi.n	8007706 <UART_WaitOnFlagUntilTimeout+0xb2>
 800769e:	f1b8 0f00 	cmp.w	r8, #0
 80076a2:	d030      	beq.n	8007706 <UART_WaitOnFlagUntilTimeout+0xb2>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80076a4:	683c      	ldr	r4, [r7, #0]
 80076a6:	6823      	ldr	r3, [r4, #0]
 80076a8:	0758      	lsls	r0, r3, #29
 80076aa:	4622      	mov	r2, r4
 80076ac:	d5db      	bpl.n	8007666 <UART_WaitOnFlagUntilTimeout+0x12>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80076ae:	69e3      	ldr	r3, [r4, #28]
 80076b0:	0519      	lsls	r1, r3, #20
 80076b2:	d5d8      	bpl.n	8007666 <UART_WaitOnFlagUntilTimeout+0x12>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80076b4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80076b8:	6223      	str	r3, [r4, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ba:	e854 3f00 	ldrex	r3, [r4]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80076be:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076c2:	e844 3100 	strex	r1, r3, [r4]
 80076c6:	b139      	cbz	r1, 80076d8 <UART_WaitOnFlagUntilTimeout+0x84>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076c8:	e852 3f00 	ldrex	r3, [r2]
 80076cc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076d0:	e842 3100 	strex	r1, r3, [r2]
 80076d4:	2900      	cmp	r1, #0
 80076d6:	d1f7      	bne.n	80076c8 <UART_WaitOnFlagUntilTimeout+0x74>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076d8:	f102 0308 	add.w	r3, r2, #8
 80076dc:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076e0:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076e4:	f102 0008 	add.w	r0, r2, #8
 80076e8:	e840 3100 	strex	r1, r3, [r0]
 80076ec:	2900      	cmp	r1, #0
 80076ee:	d1f3      	bne.n	80076d8 <UART_WaitOnFlagUntilTimeout+0x84>
          huart->gState = HAL_UART_STATE_READY;
 80076f0:	2320      	movs	r3, #32
 80076f2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
          __HAL_UNLOCK(huart);
 80076f6:	f887 1080 	strb.w	r1, [r7, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 80076fa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
          return HAL_TIMEOUT;
 80076fe:	2003      	movs	r0, #3
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007700:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          return HAL_TIMEOUT;
 8007704:	e7bb      	b.n	800767e <UART_WaitOnFlagUntilTimeout+0x2a>
 8007706:	683a      	ldr	r2, [r7, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007708:	e852 3f00 	ldrex	r3, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800770c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007710:	e842 3100 	strex	r1, r3, [r2]
 8007714:	2900      	cmp	r1, #0
 8007716:	d1f7      	bne.n	8007708 <UART_WaitOnFlagUntilTimeout+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007718:	f102 0308 	add.w	r3, r2, #8
 800771c:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007720:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007724:	f102 0008 	add.w	r0, r2, #8
 8007728:	e840 3100 	strex	r1, r3, [r0]
 800772c:	2900      	cmp	r1, #0
 800772e:	d1f3      	bne.n	8007718 <UART_WaitOnFlagUntilTimeout+0xc4>
        huart->gState = HAL_UART_STATE_READY;
 8007730:	2320      	movs	r3, #32
 8007732:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
        __HAL_UNLOCK(huart);
 8007736:	f887 1080 	strb.w	r1, [r7, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 800773a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
        return HAL_TIMEOUT;
 800773e:	2003      	movs	r0, #3
 8007740:	e79d      	b.n	800767e <UART_WaitOnFlagUntilTimeout+0x2a>
 8007742:	bf00      	nop

08007744 <HAL_UART_Init>:
  if (huart == NULL)
 8007744:	2800      	cmp	r0, #0
 8007746:	d066      	beq.n	8007816 <HAL_UART_Init+0xd2>
{
 8007748:	b570      	push	{r4, r5, r6, lr}
  if (huart->gState == HAL_UART_STATE_RESET)
 800774a:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
{
 800774e:	b082      	sub	sp, #8
 8007750:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8007752:	2b00      	cmp	r3, #0
 8007754:	d04c      	beq.n	80077f0 <HAL_UART_Init+0xac>
  __HAL_UART_DISABLE(huart);
 8007756:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8007758:	2324      	movs	r3, #36	; 0x24
 800775a:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UART_DISABLE(huart);
 800775e:	6813      	ldr	r3, [r2, #0]
 8007760:	f023 0301 	bic.w	r3, r3, #1
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007764:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8007766:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007768:	f7ff fdae 	bl	80072c8 <UART_SetConfig>
 800776c:	2801      	cmp	r0, #1
 800776e:	d03c      	beq.n	80077ea <HAL_UART_Init+0xa6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007770:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8007772:	2b00      	cmp	r3, #0
 8007774:	d135      	bne.n	80077e2 <HAL_UART_Init+0x9e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007776:	6823      	ldr	r3, [r4, #0]
 8007778:	6859      	ldr	r1, [r3, #4]
 800777a:	f421 4190 	bic.w	r1, r1, #18432	; 0x4800
 800777e:	6059      	str	r1, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007780:	6899      	ldr	r1, [r3, #8]
 8007782:	f021 012a 	bic.w	r1, r1, #42	; 0x2a
 8007786:	6099      	str	r1, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8007788:	6819      	ldr	r1, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800778a:	2500      	movs	r5, #0
  __HAL_UART_ENABLE(huart);
 800778c:	f041 0101 	orr.w	r1, r1, #1
 8007790:	6019      	str	r1, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007792:	f8c4 508c 	str.w	r5, [r4, #140]	; 0x8c
  tickstart = HAL_GetTick();
 8007796:	f7fd f843 	bl	8004820 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800779a:	6823      	ldr	r3, [r4, #0]
 800779c:	681a      	ldr	r2, [r3, #0]
 800779e:	0712      	lsls	r2, r2, #28
  tickstart = HAL_GetTick();
 80077a0:	4606      	mov	r6, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80077a2:	d40e      	bmi.n	80077c2 <HAL_UART_Init+0x7e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	075b      	lsls	r3, r3, #29
 80077a8:	d427      	bmi.n	80077fa <HAL_UART_Init+0xb6>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077aa:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 80077ac:	2220      	movs	r2, #32
 80077ae:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 80077b2:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 80077b6:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  return HAL_OK;
 80077ba:	4618      	mov	r0, r3
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077bc:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 80077be:	b002      	add	sp, #8
 80077c0:	bd70      	pop	{r4, r5, r6, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80077c2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80077c6:	9300      	str	r3, [sp, #0]
 80077c8:	462a      	mov	r2, r5
 80077ca:	4603      	mov	r3, r0
 80077cc:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80077d0:	4620      	mov	r0, r4
 80077d2:	f7ff ff3f 	bl	8007654 <UART_WaitOnFlagUntilTimeout>
 80077d6:	b9e0      	cbnz	r0, 8007812 <HAL_UART_Init+0xce>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80077d8:	6823      	ldr	r3, [r4, #0]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	075b      	lsls	r3, r3, #29
 80077de:	d40c      	bmi.n	80077fa <HAL_UART_Init+0xb6>
 80077e0:	e7e3      	b.n	80077aa <HAL_UART_Init+0x66>
    UART_AdvFeatureConfig(huart);
 80077e2:	4620      	mov	r0, r4
 80077e4:	f7ff fede 	bl	80075a4 <UART_AdvFeatureConfig>
 80077e8:	e7c5      	b.n	8007776 <HAL_UART_Init+0x32>
    return HAL_ERROR;
 80077ea:	2001      	movs	r0, #1
}
 80077ec:	b002      	add	sp, #8
 80077ee:	bd70      	pop	{r4, r5, r6, pc}
    huart->Lock = HAL_UNLOCKED;
 80077f0:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    HAL_UART_MspInit(huart);
 80077f4:	f7fc fdc2 	bl	800437c <HAL_UART_MspInit>
 80077f8:	e7ad      	b.n	8007756 <HAL_UART_Init+0x12>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80077fa:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80077fe:	9300      	str	r3, [sp, #0]
 8007800:	2200      	movs	r2, #0
 8007802:	4633      	mov	r3, r6
 8007804:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007808:	4620      	mov	r0, r4
 800780a:	f7ff ff23 	bl	8007654 <UART_WaitOnFlagUntilTimeout>
 800780e:	2800      	cmp	r0, #0
 8007810:	d0cb      	beq.n	80077aa <HAL_UART_Init+0x66>
      return HAL_TIMEOUT;
 8007812:	2003      	movs	r0, #3
 8007814:	e7d3      	b.n	80077be <HAL_UART_Init+0x7a>
    return HAL_ERROR;
 8007816:	2001      	movs	r0, #1
}
 8007818:	4770      	bx	lr
 800781a:	bf00      	nop

0800781c <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800781c:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 8007820:	2b01      	cmp	r3, #1
 8007822:	d017      	beq.n	8007854 <HAL_UARTEx_DisableFifoMode+0x38>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007824:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8007826:	2324      	movs	r3, #36	; 0x24
{
 8007828:	b410      	push	{r4}
  huart->gState = HAL_UART_STATE_BUSY;
 800782a:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800782e:	6811      	ldr	r1, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007830:	6814      	ldr	r4, [r2, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007832:	2300      	movs	r3, #0
  __HAL_UART_DISABLE(huart);
 8007834:	f024 0401 	bic.w	r4, r4, #1
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007838:	f021 5100 	bic.w	r1, r1, #536870912	; 0x20000000
  __HAL_UART_DISABLE(huart);
 800783c:	6014      	str	r4, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800783e:	6643      	str	r3, [r0, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007840:	6011      	str	r1, [r2, #0]

  huart->gState = HAL_UART_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007842:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_READY;
 8007846:	2220      	movs	r2, #32
 8007848:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84

  return HAL_OK;
}
 800784c:	f85d 4b04 	ldr.w	r4, [sp], #4
  return HAL_OK;
 8007850:	4618      	mov	r0, r3
}
 8007852:	4770      	bx	lr
  __HAL_LOCK(huart);
 8007854:	2002      	movs	r0, #2
}
 8007856:	4770      	bx	lr

08007858 <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007858:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 800785c:	2a01      	cmp	r2, #1
 800785e:	d037      	beq.n	80078d0 <HAL_UARTEx_SetTxFifoThreshold+0x78>

  huart->gState = HAL_UART_STATE_BUSY;
 8007860:	4603      	mov	r3, r0

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007862:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8007864:	2024      	movs	r0, #36	; 0x24
{
 8007866:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 8007868:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800786c:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800786e:	6810      	ldr	r0, [r2, #0]
 8007870:	f020 0001 	bic.w	r0, r0, #1
 8007874:	6010      	str	r0, [r2, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007876:	6890      	ldr	r0, [r2, #8]
 8007878:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
 800787c:	4301      	orrs	r1, r0
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800787e:	6e58      	ldr	r0, [r3, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007880:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007882:	b310      	cbz	r0, 80078ca <HAL_UARTEx_SetTxFifoThreshold+0x72>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007884:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007886:	6890      	ldr	r0, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
 8007888:	4d12      	ldr	r5, [pc, #72]	; (80078d4 <HAL_UARTEx_SetTxFifoThreshold+0x7c>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800788a:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800788e:	ea4f 7e50 	mov.w	lr, r0, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007892:	4911      	ldr	r1, [pc, #68]	; (80078d8 <HAL_UARTEx_SetTxFifoThreshold+0x80>)
 8007894:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007898:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 800789c:	f815 e00e 	ldrb.w	lr, [r5, lr]
                               (uint16_t)denominator[rx_fifo_threshold];
 80078a0:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80078a4:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80078a6:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80078a8:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80078ac:	fbb1 f1f5 	udiv	r1, r1, r5
 80078b0:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 80078b4:	2100      	movs	r1, #0
 80078b6:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  huart->gState = HAL_UART_STATE_READY;
 80078ba:	2520      	movs	r5, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80078bc:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 80078be:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
  return HAL_OK;
 80078c2:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 80078c4:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
}
 80078c8:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 80078ca:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 80078cc:	4608      	mov	r0, r1
 80078ce:	e7ef      	b.n	80078b0 <HAL_UARTEx_SetTxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 80078d0:	2002      	movs	r0, #2
}
 80078d2:	4770      	bx	lr
 80078d4:	0800a094 	.word	0x0800a094
 80078d8:	0800a09c 	.word	0x0800a09c

080078dc <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 80078dc:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 80078e0:	2a01      	cmp	r2, #1
 80078e2:	d037      	beq.n	8007954 <HAL_UARTEx_SetRxFifoThreshold+0x78>
  huart->gState = HAL_UART_STATE_BUSY;
 80078e4:	4603      	mov	r3, r0
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80078e6:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80078e8:	2024      	movs	r0, #36	; 0x24
{
 80078ea:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 80078ec:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80078f0:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 80078f2:	6810      	ldr	r0, [r2, #0]
 80078f4:	f020 0001 	bic.w	r0, r0, #1
 80078f8:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80078fa:	6890      	ldr	r0, [r2, #8]
 80078fc:	f020 6060 	bic.w	r0, r0, #234881024	; 0xe000000
 8007900:	4301      	orrs	r1, r0
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007902:	6e58      	ldr	r0, [r3, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007904:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007906:	b310      	cbz	r0, 800794e <HAL_UARTEx_SetRxFifoThreshold+0x72>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007908:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800790a:	6890      	ldr	r0, [r2, #8]
                               (uint16_t)denominator[tx_fifo_threshold];
 800790c:	4d12      	ldr	r5, [pc, #72]	; (8007958 <HAL_UARTEx_SetRxFifoThreshold+0x7c>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800790e:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007912:	ea4f 7e50 	mov.w	lr, r0, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007916:	4911      	ldr	r1, [pc, #68]	; (800795c <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8007918:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800791c:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 8007920:	f815 e00e 	ldrb.w	lr, [r5, lr]
                               (uint16_t)denominator[rx_fifo_threshold];
 8007924:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007928:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800792a:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800792c:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007930:	fbb1 f1f5 	udiv	r1, r1, r5
 8007934:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 8007938:	2100      	movs	r1, #0
 800793a:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  huart->gState = HAL_UART_STATE_READY;
 800793e:	2520      	movs	r5, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007940:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 8007942:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
  return HAL_OK;
 8007946:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 8007948:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
}
 800794c:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 800794e:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 8007950:	4608      	mov	r0, r1
 8007952:	e7ef      	b.n	8007934 <HAL_UARTEx_SetRxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 8007954:	2002      	movs	r0, #2
}
 8007956:	4770      	bx	lr
 8007958:	0800a094 	.word	0x0800a094
 800795c:	0800a09c 	.word	0x0800a09c

08007960 <VBS_GetAvBusVoltage_d>:
  }
  return (temp_avBusVoltage_d);
#else
  return (pHandle->AvBusVoltage_d);
#endif
}
 8007960:	88c0      	ldrh	r0, [r0, #6]
 8007962:	4770      	bx	lr

08007964 <VBS_GetAvBusVoltage_V>:
    temp = 0U;
  }
  else
  {
#endif
    temp = (uint32_t)(pHandle->AvBusVoltage_d);
 8007964:	88c3      	ldrh	r3, [r0, #6]
    temp *= pHandle->ConversionFactor;
 8007966:	8840      	ldrh	r0, [r0, #2]
 8007968:	fb03 f000 	mul.w	r0, r3, r0
    temp /= 65536U;
#ifdef NULL_PTR_CHECK_BUS_VOLT
  }
#endif
  return ((uint16_t)temp);
}
 800796c:	0c00      	lsrs	r0, r0, #16
 800796e:	4770      	bx	lr

08007970 <Circle_Limitation>:
  *  @f$v_q = \sqrt(MaxModule^2-v_d^2\ ) @f$

  *
  */
__weak qd_t Circle_Limitation(const CircleLimitation_Handle_t *pHandle, qd_t Vqd)
{
 8007970:	b570      	push	{r4, r5, r6, lr}
    int32_t square_limit;
    int32_t vd_square_limit;
    int32_t new_q;
    int32_t new_d;

    maxModule = (int32_t)pHandle->MaxModule;
 8007972:	8803      	ldrh	r3, [r0, #0]
 8007974:	140d      	asrs	r5, r1, #16
{
 8007976:	b084      	sub	sp, #16
 8007978:	b20c      	sxth	r4, r1

    square_q = ((int32_t)(Vqd.q)) * Vqd.q;
    square_d = ((int32_t)(Vqd.d)) * Vqd.d;
 800797a:	fb05 f205 	mul.w	r2, r5, r5
    square_limit = maxModule * maxModule;
 800797e:	fb03 f303 	mul.w	r3, r3, r3
{
 8007982:	9101      	str	r1, [sp, #4]
    vd_square_limit = ((int32_t)pHandle->MaxVd) * ((int32_t)pHandle->MaxVd);
    square_sum = square_q + square_d;
 8007984:	fb04 2104 	mla	r1, r4, r4, r2

    if (square_sum > square_limit)
 8007988:	428b      	cmp	r3, r1
 800798a:	da10      	bge.n	80079ae <Circle_Limitation+0x3e>
    vd_square_limit = ((int32_t)pHandle->MaxVd) * ((int32_t)pHandle->MaxVd);
 800798c:	8846      	ldrh	r6, [r0, #2]
 800798e:	fb06 f006 	mul.w	r0, r6, r6
    {
      if (square_d <= vd_square_limit)
 8007992:	4282      	cmp	r2, r0
 8007994:	dd14      	ble.n	80079c0 <Circle_Limitation+0x50>
        new_d = Vqd.d;
      }
      else
      {
        new_d = (int32_t)pHandle->MaxVd;
        if (Vqd.d < 0)
 8007996:	2d00      	cmp	r5, #0
#if defined CIRCLE_LIMITATION_SQRT_M0
        square_temp = (square_limit - vd_square_limit) / 1048576;
        new_q = SqrtTable[square_temp];
#else
        square_temp = square_limit - vd_square_limit;
        new_q = MCM_Sqrt(square_temp);
 8007998:	eba3 0000 	sub.w	r0, r3, r0
          new_d = -new_d;
 800799c:	bfb8      	it	lt
 800799e:	4276      	neglt	r6, r6
        new_q = MCM_Sqrt(square_temp);
 80079a0:	f7f9 feca 	bl	8001738 <MCM_Sqrt>
#endif
        if (Vqd.q < 0)
 80079a4:	2c00      	cmp	r4, #0
        {
          new_q = - new_q;
 80079a6:	bfb8      	it	lt
 80079a8:	4240      	neglt	r0, r0
        {
          /* Nothing to do */
        }
      }
      local_vqd.q = (int16_t)new_q;
      local_vqd.d = (int16_t)new_d;
 80079aa:	b235      	sxth	r5, r6
      local_vqd.q = (int16_t)new_q;
 80079ac:	b204      	sxth	r4, r0
    }
#ifdef NULL_PTR_CHECK_CRC_LIM
  }
#endif
  return (local_vqd);
 80079ae:	b2a4      	uxth	r4, r4
 80079b0:	2000      	movs	r0, #0
 80079b2:	f364 000f 	bfi	r0, r4, #0, #16
 80079b6:	b2ad      	uxth	r5, r5
 80079b8:	f365 401f 	bfi	r0, r5, #16, #16
}
 80079bc:	b004      	add	sp, #16
 80079be:	bd70      	pop	{r4, r5, r6, pc}
        new_q = MCM_Sqrt(square_temp);
 80079c0:	1a98      	subs	r0, r3, r2
 80079c2:	f7f9 feb9 	bl	8001738 <MCM_Sqrt>
        if (Vqd.q < 0)
 80079c6:	2c00      	cmp	r4, #0
 80079c8:	daf0      	bge.n	80079ac <Circle_Limitation+0x3c>
          new_q = -new_q;
 80079ca:	4240      	negs	r0, r0
 80079cc:	e7ee      	b.n	80079ac <Circle_Limitation+0x3c>
 80079ce:	bf00      	nop

080079d0 <MCPA_dataLog>:
  * @brief  Allocates and fills buffer with asynchronous data to be sent to controller
  *
  * @param  *pHandle Pointer to the MCPA Handle
  */
void MCPA_dataLog(MCPA_Handle_t *pHandle)
{
 80079d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#endif
    uint32_t *logValue;
    uint16_t *logValue16;
    uint8_t i;

    if (pHandle->HFIndex == pHandle->HFRateBuff) /*  */
 80079d2:	7fc3      	ldrb	r3, [r0, #31]
 80079d4:	f890 2022 	ldrb.w	r2, [r0, #34]	; 0x22
 80079d8:	429a      	cmp	r2, r3
{
 80079da:	4604      	mov	r4, r0
    if (pHandle->HFIndex == pHandle->HFRateBuff) /*  */
 80079dc:	d002      	beq.n	80079e4 <MCPA_dataLog+0x14>
      }
    }
    else
    {
      /* Nothing to log just waiting next call to MCPA_datalog */
      pHandle->HFIndex++;
 80079de:	3301      	adds	r3, #1
 80079e0:	77c3      	strb	r3, [r0, #31]
    }
#ifdef NULL_PTR_CHECK_MCPA
  }
#endif
}
 80079e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (0U == pHandle->bufferIndex)
 80079e4:	8b05      	ldrh	r5, [r0, #24]
      pHandle->HFIndex = 0U;
 80079e6:	2300      	movs	r3, #0
 80079e8:	77c3      	strb	r3, [r0, #31]
      if (0U == pHandle->bufferIndex)
 80079ea:	b1a5      	cbz	r5, 8007a16 <MCPA_dataLog+0x46>
 80079ec:	6961      	ldr	r1, [r4, #20]
      if ((pHandle->bufferIndex > 0U)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff))
 80079ee:	8ba2      	ldrh	r2, [r4, #28]
 80079f0:	42aa      	cmp	r2, r5
 80079f2:	d24e      	bcs.n	8007a92 <MCPA_dataLog+0xc2>
 80079f4:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
        if (pHandle->MFRateBuff == 254U) /* MFRateBuff = 254 means we dump MF data once per buffer */
 80079f8:	2bfe      	cmp	r3, #254	; 0xfe
 80079fa:	d066      	beq.n	8007aca <MCPA_dataLog+0xfa>
        *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after
 80079fc:	f894 302a 	ldrb.w	r3, [r4, #42]	; 0x2a
 8007a00:	534b      	strh	r3, [r1, r5]
        pHandle->pTransportLayer->fSendPacket(pHandle->pTransportLayer, pHandle->currentBuffer,
 8007a02:	8b22      	ldrh	r2, [r4, #24]
 8007a04:	6820      	ldr	r0, [r4, #0]
 8007a06:	3202      	adds	r2, #2
 8007a08:	2309      	movs	r3, #9
 8007a0a:	6845      	ldr	r5, [r0, #4]
 8007a0c:	b292      	uxth	r2, r2
 8007a0e:	47a8      	blx	r5
        pHandle->bufferIndex = 0U;
 8007a10:	2300      	movs	r3, #0
 8007a12:	8323      	strh	r3, [r4, #24]
}
 8007a14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (0U == pHandle->pTransportLayer->fGetBuffer (pHandle->pTransportLayer,
 8007a16:	4601      	mov	r1, r0
 8007a18:	2209      	movs	r2, #9
 8007a1a:	f851 0b14 	ldr.w	r0, [r1], #20
 8007a1e:	6803      	ldr	r3, [r0, #0]
 8007a20:	4798      	blx	r3
 8007a22:	b390      	cbz	r0, 8007a8a <MCPA_dataLog+0xba>
          *logValue = GLOBAL_TIMESTAMP; /* 32 first bits is used to store Timestamp */
 8007a24:	4b4b      	ldr	r3, [pc, #300]	; (8007b54 <MCPA_dataLog+0x184>)
 8007a26:	6961      	ldr	r1, [r4, #20]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	600b      	str	r3, [r1, #0]
          if (pHandle->Mark == pHandle->MarkBuff)
 8007a2c:	f894 0029 	ldrb.w	r0, [r4, #41]	; 0x29
 8007a30:	f894 202a 	ldrb.w	r2, [r4, #42]	; 0x2a
          pHandle->MFIndex = 0U; /* Restart the motif from scratch at each buffer */
 8007a34:	f884 5020 	strb.w	r5, [r4, #32]
          pHandle->bufferIndex = 4U;
 8007a38:	2304      	movs	r3, #4
          if (pHandle->Mark == pHandle->MarkBuff)
 8007a3a:	4282      	cmp	r2, r0
          pHandle->bufferIndex = 4U;
 8007a3c:	8323      	strh	r3, [r4, #24]
          if (pHandle->Mark == pHandle->MarkBuff)
 8007a3e:	d101      	bne.n	8007a44 <MCPA_dataLog+0x74>
 8007a40:	461d      	mov	r5, r3
      if ((pHandle->bufferIndex > 0U)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff))
 8007a42:	e7d4      	b.n	80079ee <MCPA_dataLog+0x1e>
            pHandle->MFNumBuff           = pHandle->MFNum;
 8007a44:	f894 3027 	ldrb.w	r3, [r4, #39]	; 0x27
            pHandle->HFNumBuff           = pHandle->HFNum;
 8007a48:	f894 2023 	ldrb.w	r2, [r4, #35]	; 0x23
            pHandle->MFRateBuff          = pHandle->MFRate;
 8007a4c:	f894 1025 	ldrb.w	r1, [r4, #37]	; 0x25
            pHandle->HFRateBuff          = pHandle->HFRate;
 8007a50:	f894 5021 	ldrb.w	r5, [r4, #33]	; 0x21
            pHandle->HFNumBuff           = pHandle->HFNum;
 8007a54:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
            pHandle->MFNumBuff           = pHandle->MFNum;
 8007a58:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
                         ((uint32_t)pHandle->HFNum + (uint32_t)pHandle->MFNum) * 4U); /* We store pointer here,
 8007a5c:	441a      	add	r2, r3
            pHandle->bufferTxTriggerBuff = pHandle->bufferTxTrigger;
 8007a5e:	8b63      	ldrh	r3, [r4, #26]
            pHandle->MarkBuff            = pHandle->Mark;
 8007a60:	f884 002a 	strb.w	r0, [r4, #42]	; 0x2a
            (void)memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable,
 8007a64:	0092      	lsls	r2, r2, #2
            pHandle->MFRateBuff          = pHandle->MFRate;
 8007a66:	f884 1026 	strb.w	r1, [r4, #38]	; 0x26
            pHandle->bufferTxTriggerBuff = pHandle->bufferTxTrigger;
 8007a6a:	83a3      	strh	r3, [r4, #28]
            (void)memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable,
 8007a6c:	e9d4 1001 	ldrd	r1, r0, [r4, #4]
            pHandle->HFRateBuff          = pHandle->HFRate;
 8007a70:	f884 5022 	strb.w	r5, [r4, #34]	; 0x22
            (void)memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable,
 8007a74:	f002 f8e6 	bl	8009c44 <memcpy>
                         (uint32_t)pHandle->HFNum + (uint32_t)pHandle->MFNum); /* 1 size byte per ID */
 8007a78:	f894 2023 	ldrb.w	r2, [r4, #35]	; 0x23
 8007a7c:	f894 3027 	ldrb.w	r3, [r4, #39]	; 0x27
            (void)memcpy(pHandle->dataSizeTableBuff, pHandle->dataSizeTable,
 8007a80:	e9d4 1003 	ldrd	r1, r0, [r4, #12]
 8007a84:	441a      	add	r2, r3
 8007a86:	f002 f8dd 	bl	8009c44 <memcpy>
      if ((pHandle->bufferIndex > 0U)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff))
 8007a8a:	8b25      	ldrh	r5, [r4, #24]
 8007a8c:	2d00      	cmp	r5, #0
 8007a8e:	d1ad      	bne.n	80079ec <MCPA_dataLog+0x1c>
}
 8007a90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8007a92:	f894 6024 	ldrb.w	r6, [r4, #36]	; 0x24
        logValue16 = (uint16_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 8007a96:	194b      	adds	r3, r1, r5
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8007a98:	b36e      	cbz	r6, 8007af6 <MCPA_dataLog+0x126>
 8007a9a:	68a2      	ldr	r2, [r4, #8]
 8007a9c:	eb03 0c46 	add.w	ip, r3, r6, lsl #1
 8007aa0:	3a04      	subs	r2, #4
          *logValue16 = *((uint16_t *) pHandle->dataPtrTableBuff[i]) ; //cstat !MISRAC2012-Rule-11.5
 8007aa2:	f852 0f04 	ldr.w	r0, [r2, #4]!
 8007aa6:	8800      	ldrh	r0, [r0, #0]
 8007aa8:	f823 0b02 	strh.w	r0, [r3], #2
          pHandle->bufferIndex = pHandle->bufferIndex + 2U;
 8007aac:	8b25      	ldrh	r5, [r4, #24]
 8007aae:	3502      	adds	r5, #2
 8007ab0:	b2ad      	uxth	r5, r5
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8007ab2:	4563      	cmp	r3, ip
          pHandle->bufferIndex = pHandle->bufferIndex + 2U;
 8007ab4:	8325      	strh	r5, [r4, #24]
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8007ab6:	d1f4      	bne.n	8007aa2 <MCPA_dataLog+0xd2>
        if (pHandle->MFRateBuff < 254U)
 8007ab8:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 8007abc:	8ba2      	ldrh	r2, [r4, #28]
        if (pHandle->MFRateBuff < 254U)
 8007abe:	2bfd      	cmp	r3, #253	; 0xfd
 8007ac0:	4618      	mov	r0, r3
 8007ac2:	d91d      	bls.n	8007b00 <MCPA_dataLog+0x130>
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 8007ac4:	4295      	cmp	r5, r2
 8007ac6:	d897      	bhi.n	80079f8 <MCPA_dataLog+0x28>
}
 8007ac8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
          for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8007aca:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8007ace:	f894 0028 	ldrb.w	r0, [r4, #40]	; 0x28
 8007ad2:	4418      	add	r0, r3
 8007ad4:	4298      	cmp	r0, r3
 8007ad6:	dd91      	ble.n	80079fc <MCPA_dataLog+0x2c>
            *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8007ad8:	68a7      	ldr	r7, [r4, #8]
            pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 8007ada:	6926      	ldr	r6, [r4, #16]
            *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8007adc:	f857 2023 	ldr.w	r2, [r7, r3, lsl #2]
 8007ae0:	6812      	ldr	r2, [r2, #0]
 8007ae2:	514a      	str	r2, [r1, r5]
          for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8007ae4:	1c5a      	adds	r2, r3, #1
            pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 8007ae6:	5cf3      	ldrb	r3, [r6, r3]
 8007ae8:	442b      	add	r3, r5
 8007aea:	b29d      	uxth	r5, r3
          for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8007aec:	b2d3      	uxtb	r3, r2
 8007aee:	4283      	cmp	r3, r0
            pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 8007af0:	8325      	strh	r5, [r4, #24]
          for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8007af2:	dbf3      	blt.n	8007adc <MCPA_dataLog+0x10c>
 8007af4:	e782      	b.n	80079fc <MCPA_dataLog+0x2c>
        if (pHandle->MFRateBuff < 254U)
 8007af6:	f894 0026 	ldrb.w	r0, [r4, #38]	; 0x26
 8007afa:	28fd      	cmp	r0, #253	; 0xfd
 8007afc:	f63f af71 	bhi.w	80079e2 <MCPA_dataLog+0x12>
          if (pHandle->MFIndex == pHandle->MFRateBuff)
 8007b00:	f894 3020 	ldrb.w	r3, [r4, #32]
 8007b04:	4283      	cmp	r3, r0
 8007b06:	d007      	beq.n	8007b18 <MCPA_dataLog+0x148>
            pHandle->MFIndex ++;
 8007b08:	3301      	adds	r3, #1
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 8007b0a:	8b25      	ldrh	r5, [r4, #24]
            pHandle->MFIndex ++;
 8007b0c:	f884 3020 	strb.w	r3, [r4, #32]
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 8007b10:	42aa      	cmp	r2, r5
 8007b12:	f4ff af73 	bcc.w	80079fc <MCPA_dataLog+0x2c>
}
 8007b16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8007b18:	f894 7028 	ldrb.w	r7, [r4, #40]	; 0x28
 8007b1c:	4437      	add	r7, r6
            pHandle->MFIndex = 0U;
 8007b1e:	2300      	movs	r3, #0
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8007b20:	42b7      	cmp	r7, r6
            pHandle->MFIndex = 0U;
 8007b22:	f884 3020 	strb.w	r3, [r4, #32]
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8007b26:	dd12      	ble.n	8007b4e <MCPA_dataLog+0x17e>
              *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8007b28:	f8d4 e008 	ldr.w	lr, [r4, #8]
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007b2c:	f8d4 c010 	ldr.w	ip, [r4, #16]
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 8007b30:	8b25      	ldrh	r5, [r4, #24]
              *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8007b32:	f85e 3026 	ldr.w	r3, [lr, r6, lsl #2]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	514b      	str	r3, [r1, r5]
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007b3a:	f81c 3006 	ldrb.w	r3, [ip, r6]
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8007b3e:	1c70      	adds	r0, r6, #1
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007b40:	442b      	add	r3, r5
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8007b42:	b2c6      	uxtb	r6, r0
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007b44:	b29d      	uxth	r5, r3
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8007b46:	42be      	cmp	r6, r7
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007b48:	8325      	strh	r5, [r4, #24]
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8007b4a:	dbf2      	blt.n	8007b32 <MCPA_dataLog+0x162>
 8007b4c:	e7e0      	b.n	8007b10 <MCPA_dataLog+0x140>
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 8007b4e:	8b25      	ldrh	r5, [r4, #24]
 8007b50:	e7de      	b.n	8007b10 <MCPA_dataLog+0x140>
 8007b52:	bf00      	nop
 8007b54:	20001b18 	.word	0x20001b18

08007b58 <MCPA_flushDataLog>:
#endif
    uint32_t *logValue;
    uint16_t *logValue16;
    uint8_t i;

    if (pHandle->bufferIndex > 0U)
 8007b58:	8b03      	ldrh	r3, [r0, #24]
 8007b5a:	b19b      	cbz	r3, 8007b84 <MCPA_flushDataLog+0x2c>
{
 8007b5c:	b570      	push	{r4, r5, r6, lr}
    {  /* If buffer is allocated, we must send it */
      if (pHandle->MFRateBuff == 254U) /* In case of flush, we must respect the packet format to allow
 8007b5e:	f890 2026 	ldrb.w	r2, [r0, #38]	; 0x26
 8007b62:	2afe      	cmp	r2, #254	; 0xfe
 8007b64:	4604      	mov	r4, r0
 8007b66:	d00e      	beq.n	8007b86 <MCPA_flushDataLog+0x2e>
                                          proper decoding */
      {
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
        {
         logValue = (uint32_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 8007b68:	6941      	ldr	r1, [r0, #20]
      else
      {
        /* Nothing to do */
      }
      logValue16 = (uint16_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
      *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after
 8007b6a:	f894 202a 	ldrb.w	r2, [r4, #42]	; 0x2a
 8007b6e:	52ca      	strh	r2, [r1, r3]
                                          the MARK */
      pHandle->pTransportLayer->fSendPacket (pHandle->pTransportLayer, pHandle->currentBuffer,
 8007b70:	8b22      	ldrh	r2, [r4, #24]
 8007b72:	6820      	ldr	r0, [r4, #0]
 8007b74:	3202      	adds	r2, #2
 8007b76:	2309      	movs	r3, #9
 8007b78:	6845      	ldr	r5, [r0, #4]
 8007b7a:	b292      	uxth	r2, r2
 8007b7c:	47a8      	blx	r5
                                             pHandle->bufferIndex + 2U, MCTL_ASYNC);
      pHandle->bufferIndex = 0U;
 8007b7e:	2300      	movs	r3, #0
 8007b80:	8323      	strh	r3, [r4, #24]
      /* Nothing to do */
    }
#ifdef NULL_PTR_CHECK_MCPA
  }
#endif
}
 8007b82:	bd70      	pop	{r4, r5, r6, pc}
 8007b84:	4770      	bx	lr
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8007b86:	f890 2024 	ldrb.w	r2, [r0, #36]	; 0x24
 8007b8a:	f890 c028 	ldrb.w	ip, [r0, #40]	; 0x28
         logValue = (uint32_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 8007b8e:	6941      	ldr	r1, [r0, #20]
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8007b90:	4494      	add	ip, r2
 8007b92:	4562      	cmp	r2, ip
 8007b94:	dae9      	bge.n	8007b6a <MCPA_flushDataLog+0x12>
         *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8007b96:	6886      	ldr	r6, [r0, #8]
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007b98:	6905      	ldr	r5, [r0, #16]
         *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8007b9a:	f856 0022 	ldr.w	r0, [r6, r2, lsl #2]
 8007b9e:	6800      	ldr	r0, [r0, #0]
 8007ba0:	50c8      	str	r0, [r1, r3]
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007ba2:	5ca8      	ldrb	r0, [r5, r2]
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8007ba4:	3201      	adds	r2, #1
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007ba6:	4403      	add	r3, r0
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8007ba8:	b2d2      	uxtb	r2, r2
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007baa:	b29b      	uxth	r3, r3
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8007bac:	4562      	cmp	r2, ip
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007bae:	8323      	strh	r3, [r4, #24]
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8007bb0:	dbf3      	blt.n	8007b9a <MCPA_flushDataLog+0x42>
 8007bb2:	e7da      	b.n	8007b6a <MCPA_flushDataLog+0x12>

08007bb4 <MCPA_cfgLog>:
  *
  * @param  *pHandle Pointer to the MCPA Handle
  * @param  *cfgdata Configuration of the Async communication
  */
uint8_t MCPA_cfgLog(MCPA_Handle_t *pHandle, uint8_t *cfgdata)
{
 8007bb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    uint8_t i;
    uint16_t logSize = 0U; /* Max size of a log per iteration (HF+MF) */
    uint16_t newID, buffSize;
    uint8_t *pCfgData = cfgdata;

    buffSize = *((uint16_t *)pCfgData); //cstat !MISRAC2012-Rule-11.3
 8007bb8:	880f      	ldrh	r7, [r1, #0]
{
 8007bba:	4604      	mov	r4, r0

    if (buffSize == 0U)
 8007bbc:	2f00      	cmp	r7, #0
 8007bbe:	d044      	beq.n	8007c4a <MCPA_cfgLog+0x96>
    { 
      /* Switch Off condition */
      MCPA_stopDataLog(pHandle);
    }
    else if (buffSize > pHandle->pTransportLayer->txAsyncMaxPayload)
 8007bc0:	6803      	ldr	r3, [r0, #0]
 8007bc2:	89db      	ldrh	r3, [r3, #14]
 8007bc4:	42bb      	cmp	r3, r7
 8007bc6:	d33d      	bcc.n	8007c44 <MCPA_cfgLog+0x90>
    {
      result = MCP_ERROR_NO_TXASYNC_SPACE;
    }
    else
    {
      pHandle->HFRate = *((uint8_t *)&pCfgData[2]);
 8007bc8:	788b      	ldrb	r3, [r1, #2]
 8007bca:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
      pHandle->HFNum  = *((uint8_t *)&pCfgData[3]);
 8007bce:	78ce      	ldrb	r6, [r1, #3]
 8007bd0:	f880 6023 	strb.w	r6, [r0, #35]	; 0x23
      pHandle->MFRate = *((uint8_t *)&pCfgData[4]);
 8007bd4:	790b      	ldrb	r3, [r1, #4]
 8007bd6:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
      pHandle->MFNum  = *((uint8_t *)&pCfgData[5]);
 8007bda:	794b      	ldrb	r3, [r1, #5]
 8007bdc:	f880 3027 	strb.w	r3, [r0, #39]	; 0x27
      pCfgData = &pCfgData[6]; /* Start of the HF IDs */

      if ((pHandle->HFNum + pHandle->MFNum) <= pHandle->nbrOfDataLog)
 8007be0:	441e      	add	r6, r3
 8007be2:	7f83      	ldrb	r3, [r0, #30]
 8007be4:	429e      	cmp	r6, r3
 8007be6:	dc52      	bgt.n	8007c8e <MCPA_cfgLog+0xda>
      pCfgData = &pCfgData[6]; /* Start of the HF IDs */
 8007be8:	3106      	adds	r1, #6
      {
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8007bea:	2e00      	cmp	r6, #0
 8007bec:	d056      	beq.n	8007c9c <MCPA_cfgLog+0xe8>
    uint16_t logSize = 0U; /* Max size of a log per iteration (HF+MF) */
 8007bee:	2600      	movs	r6, #0
 8007bf0:	4688      	mov	r8, r1
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8007bf2:	4635      	mov	r5, r6
 8007bf4:	e011      	b.n	8007c1a <MCPA_cfgLog+0x66>
        {
          newID = *((uint16_t *)pCfgData); //cstat !MISRAC2012-Rule-11.3
          (void)RI_GetPtrReg(newID, &pHandle->dataPtrTable[i]);
          /* HF Data are fixed to 2 bytes */
          pHandle->dataSizeTable[i] = (i < pHandle->HFNum ) ? 2U : RI_GetIDSize(newID);
 8007bf6:	68e3      	ldr	r3, [r4, #12]
 8007bf8:	5558      	strb	r0, [r3, r5]
          pCfgData++; /* Point to the next UID */
          pCfgData++;
          logSize = logSize+pHandle->dataSizeTable[i];
 8007bfa:	68e2      	ldr	r2, [r4, #12]
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8007bfc:	f894 3023 	ldrb.w	r3, [r4, #35]	; 0x23
 8007c00:	f894 0027 	ldrb.w	r0, [r4, #39]	; 0x27
          logSize = logSize+pHandle->dataSizeTable[i];
 8007c04:	5d52      	ldrb	r2, [r2, r5]
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8007c06:	f105 0c01 	add.w	ip, r5, #1
 8007c0a:	fa5f f58c 	uxtb.w	r5, ip
 8007c0e:	4403      	add	r3, r0
          logSize = logSize+pHandle->dataSizeTable[i];
 8007c10:	4432      	add	r2, r6
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8007c12:	429d      	cmp	r5, r3
          pCfgData++;
 8007c14:	4641      	mov	r1, r8
          logSize = logSize+pHandle->dataSizeTable[i];
 8007c16:	b296      	uxth	r6, r2
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8007c18:	da11      	bge.n	8007c3e <MCPA_cfgLog+0x8a>
          newID = *((uint16_t *)pCfgData); //cstat !MISRAC2012-Rule-11.3
 8007c1a:	f838 9b02 	ldrh.w	r9, [r8], #2
          (void)RI_GetPtrReg(newID, &pHandle->dataPtrTable[i]);
 8007c1e:	6861      	ldr	r1, [r4, #4]
 8007c20:	4648      	mov	r0, r9
 8007c22:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 8007c26:	f7fb fe45 	bl	80038b4 <RI_GetPtrReg>
          pHandle->dataSizeTable[i] = (i < pHandle->HFNum ) ? 2U : RI_GetIDSize(newID);
 8007c2a:	f894 3023 	ldrb.w	r3, [r4, #35]	; 0x23
 8007c2e:	42ab      	cmp	r3, r5
 8007c30:	f04f 0002 	mov.w	r0, #2
 8007c34:	d8df      	bhi.n	8007bf6 <MCPA_cfgLog+0x42>
 8007c36:	4648      	mov	r0, r9
 8007c38:	f7fb fe30 	bl	800389c <RI_GetIDSize>
 8007c3c:	e7db      	b.n	8007bf6 <MCPA_cfgLog+0x42>
        }

        /* Smallest packet must be able to contain logSize Markbyte AsyncID and TimeStamp */
        if (buffSize < (logSize + 2U + 4U))
 8007c3e:	1db3      	adds	r3, r6, #6
 8007c40:	429f      	cmp	r7, r3
 8007c42:	d21a      	bcs.n	8007c7a <MCPA_cfgLog+0xc6>
      result = MCP_ERROR_NO_TXASYNC_SPACE;
 8007c44:	2009      	movs	r0, #9
    }
#ifdef NULL_PTR_CHECK_MCPA
  }
#endif
  return (result);
}
 8007c46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (pHandle->bufferIndex > 0U)
 8007c4a:	8b03      	ldrh	r3, [r0, #24]
  pHandle->Mark = 0U;
 8007c4c:	f880 7029 	strb.w	r7, [r0, #41]	; 0x29
  if (pHandle->bufferIndex > 0U)
 8007c50:	b153      	cbz	r3, 8007c68 <MCPA_cfgLog+0xb4>
    logValue16 = (uint16_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 8007c52:	6961      	ldr	r1, [r4, #20]
    *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after
 8007c54:	f894 202a 	ldrb.w	r2, [r4, #42]	; 0x2a
 8007c58:	52ca      	strh	r2, [r1, r3]
    pHandle->pTransportLayer->fSendPacket (pHandle->pTransportLayer, pHandle->currentBuffer,
 8007c5a:	8b22      	ldrh	r2, [r4, #24]
 8007c5c:	6820      	ldr	r0, [r4, #0]
 8007c5e:	3202      	adds	r2, #2
 8007c60:	6845      	ldr	r5, [r0, #4]
 8007c62:	b292      	uxth	r2, r2
 8007c64:	2309      	movs	r3, #9
 8007c66:	47a8      	blx	r5
  pHandle->bufferIndex = 0U;
 8007c68:	2000      	movs	r0, #0
  pHandle->MarkBuff    = 0U;
 8007c6a:	f884 002a 	strb.w	r0, [r4, #42]	; 0x2a
  pHandle->HFIndex     = 0U;
 8007c6e:	77e0      	strb	r0, [r4, #31]
  pHandle->HFRateBuff  = 0U; /* We do not want to miss any sample at the restart */
 8007c70:	f884 0022 	strb.w	r0, [r4, #34]	; 0x22
  pHandle->bufferIndex = 0U;
 8007c74:	8320      	strh	r0, [r4, #24]
}
 8007c76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
          pHandle->bufferTxTrigger = buffSize-logSize - 2U; /* 2 is required to add the last Mark byte and NUL
 8007c7a:	3f02      	subs	r7, #2
 8007c7c:	1bbf      	subs	r7, r7, r6
 8007c7e:	8367      	strh	r7, [r4, #26]
          pHandle->Mark = *((uint8_t *)pCfgData);
 8007c80:	780b      	ldrb	r3, [r1, #0]
 8007c82:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
          if (0U == pHandle->Mark)
 8007c86:	b12b      	cbz	r3, 8007c94 <MCPA_cfgLog+0xe0>
  uint8_t result = MCP_CMD_OK;
 8007c88:	2000      	movs	r0, #0
}
 8007c8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        result = MCP_ERROR_BAD_RAW_FORMAT;
 8007c8e:	200a      	movs	r0, #10
}
 8007c90:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (pHandle->bufferIndex > 0U)
 8007c94:	8b23      	ldrh	r3, [r4, #24]
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d0e6      	beq.n	8007c68 <MCPA_cfgLog+0xb4>
 8007c9a:	e7da      	b.n	8007c52 <MCPA_cfgLog+0x9e>
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8007c9c:	2306      	movs	r3, #6
 8007c9e:	e7cf      	b.n	8007c40 <MCPA_cfgLog+0x8c>

08007ca0 <NTC_SetFaultState>:
    hFault = MC_SW_ERROR;
  }
  else
  {
#endif
    if (pHandle->hAvTemp_d > pHandle->hOverTempThreshold)
 8007ca0:	8843      	ldrh	r3, [r0, #2]
 8007ca2:	8982      	ldrh	r2, [r0, #12]
 8007ca4:	429a      	cmp	r2, r3
 8007ca6:	d306      	bcc.n	8007cb6 <NTC_SetFaultState+0x16>
    {
      hFault = MC_OVER_TEMP;
    }
    else if (pHandle->hAvTemp_d < pHandle->hOverTempDeactThreshold)
 8007ca8:	89c2      	ldrh	r2, [r0, #14]
 8007caa:	429a      	cmp	r2, r3
 8007cac:	d901      	bls.n	8007cb2 <NTC_SetFaultState+0x12>
    {
      hFault = MC_NO_ERROR;
 8007cae:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
  return (hFault);
}
 8007cb0:	4770      	bx	lr
      hFault = pHandle->hFaultState;
 8007cb2:	8900      	ldrh	r0, [r0, #8]
 8007cb4:	4770      	bx	lr
      hFault = MC_OVER_TEMP;
 8007cb6:	2008      	movs	r0, #8
 8007cb8:	4770      	bx	lr
 8007cba:	bf00      	nop

08007cbc <NTC_Clear>:
    /* nothing to do */
  }
  else
  {
#endif
    pHandle->hAvTemp_d = 0U;
 8007cbc:	2300      	movs	r3, #0
 8007cbe:	8043      	strh	r3, [r0, #2]
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
}
 8007cc0:	4770      	bx	lr
 8007cc2:	bf00      	nop

08007cc4 <NTC_Init>:
    if (REAL_SENSOR == pHandle->bSensorType)
 8007cc4:	7802      	ldrb	r2, [r0, #0]
{
 8007cc6:	b508      	push	{r3, lr}
    if (REAL_SENSOR == pHandle->bSensorType)
 8007cc8:	b122      	cbz	r2, 8007cd4 <NTC_Init+0x10>
      pHandle->hAvTemp_d = pHandle->hExpectedTemp_d;
 8007cca:	8882      	ldrh	r2, [r0, #4]
 8007ccc:	8042      	strh	r2, [r0, #2]
      pHandle->hFaultState = MC_NO_ERROR;
 8007cce:	2100      	movs	r1, #0
 8007cd0:	8101      	strh	r1, [r0, #8]
}
 8007cd2:	bd08      	pop	{r3, pc}
      NTC_Clear(pHandle);
 8007cd4:	f7ff fff2 	bl	8007cbc <NTC_Clear>
}
 8007cd8:	bd08      	pop	{r3, pc}
 8007cda:	bf00      	nop

08007cdc <NTC_CalcAvTemp>:
  * @param pHandle : Pointer on Handle structure of TemperatureSensor component
  *
  * @retval Fault status : Error reported in case of an over temperature detection
  */
__weak uint16_t NTC_CalcAvTemp(NTC_Handle_t *pHandle, uint16_t rawValue)
{
 8007cdc:	b510      	push	{r4, lr}
    returnValue = 0U;
  }
  else
  {
#endif
    if (REAL_SENSOR == pHandle->bSensorType)
 8007cde:	7803      	ldrb	r3, [r0, #0]
{
 8007ce0:	4604      	mov	r4, r0
    if (REAL_SENSOR == pHandle->bSensorType)
 8007ce2:	b983      	cbnz	r3, 8007d06 <NTC_CalcAvTemp+0x2a>
    {
      uint16_t hAux;
      hAux = rawValue;

      if (0xFFFFU == hAux)
 8007ce4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007ce8:	4299      	cmp	r1, r3
 8007cea:	d007      	beq.n	8007cfc <NTC_CalcAvTemp+0x20>
        /* Nothing to do */
      }
      else
      {
        uint32_t wtemp;
        wtemp = (uint32_t)(pHandle->hLowPassFilterBW) - 1U;
 8007cec:	8943      	ldrh	r3, [r0, #10]
        wtemp *= ((uint32_t)pHandle->hAvTemp_d);
 8007cee:	8842      	ldrh	r2, [r0, #2]
        wtemp = (uint32_t)(pHandle->hLowPassFilterBW) - 1U;
 8007cf0:	1e58      	subs	r0, r3, #1
        wtemp += hAux;
 8007cf2:	fb00 1102 	mla	r1, r0, r2, r1
        wtemp /= ((uint32_t)pHandle->hLowPassFilterBW);
 8007cf6:	fbb1 f1f3 	udiv	r1, r1, r3

        pHandle->hAvTemp_d = (uint16_t)wtemp;
 8007cfa:	8061      	strh	r1, [r4, #2]
      }

      pHandle->hFaultState = NTC_SetFaultState(pHandle);
 8007cfc:	4620      	mov	r0, r4
 8007cfe:	f7ff ffcf 	bl	8007ca0 <NTC_SetFaultState>
 8007d02:	8120      	strh	r0, [r4, #8]
    returnValue = pHandle->hFaultState;
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
  return (returnValue);
}
 8007d04:	bd10      	pop	{r4, pc}
 8007d06:	2000      	movs	r0, #0
      pHandle->hFaultState = NTC_SetFaultState(pHandle);
 8007d08:	8120      	strh	r0, [r4, #8]
}
 8007d0a:	bd10      	pop	{r4, pc}

08007d0c <NTC_GetAvTemp_C>:
  else
  {
#endif
    int32_t wTemp;

    if (REAL_SENSOR == pHandle->bSensorType)
 8007d0c:	7803      	ldrb	r3, [r0, #0]
 8007d0e:	b95b      	cbnz	r3, 8007d28 <NTC_GetAvTemp_C+0x1c>
    {
      wTemp = (int32_t)pHandle->hAvTemp_d;
 8007d10:	8842      	ldrh	r2, [r0, #2]
      wTemp -= ((int32_t)pHandle->wV0);
 8007d12:	6941      	ldr	r1, [r0, #20]
      wTemp *= pHandle->hSensitivity;
 8007d14:	f9b0 3010 	ldrsh.w	r3, [r0, #16]
#ifndef FULL_MISRA_C_COMPLIANCY_NTC_TEMP
      //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      wTemp = (wTemp >> 16) + (int32_t)pHandle->hT0;
 8007d18:	8b00      	ldrh	r0, [r0, #24]
      wTemp -= ((int32_t)pHandle->wV0);
 8007d1a:	1a52      	subs	r2, r2, r1
      wTemp *= pHandle->hSensitivity;
 8007d1c:	fb02 f303 	mul.w	r3, r2, r3
      wTemp = (wTemp >> 16) + (int32_t)pHandle->hT0;
 8007d20:	eb00 4023 	add.w	r0, r0, r3, asr #16
    returnValue = (int16_t)wTemp;
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
  return (returnValue);
}
 8007d24:	b200      	sxth	r0, r0
 8007d26:	4770      	bx	lr
      wTemp = (int32_t)pHandle->hExpectedTemp_C;
 8007d28:	88c0      	ldrh	r0, [r0, #6]
}
 8007d2a:	b200      	sxth	r0, r0
 8007d2c:	4770      	bx	lr
 8007d2e:	bf00      	nop

08007d30 <PID_HandleInit>:
  {
#endif
    pHandle->hKpGain =  pHandle->hDefKpGain;
    pHandle->hKiGain =  pHandle->hDefKiGain;
    pHandle->hKdGain =  pHandle->hDefKdGain;
    pHandle->wIntegralTerm = 0;
 8007d30:	2300      	movs	r3, #0
    pHandle->hKpGain =  pHandle->hDefKpGain;
 8007d32:	6801      	ldr	r1, [r0, #0]
    pHandle->hKdGain =  pHandle->hDefKdGain;
 8007d34:	8c02      	ldrh	r2, [r0, #32]
    pHandle->hKpGain =  pHandle->hDefKpGain;
 8007d36:	6041      	str	r1, [r0, #4]
    pHandle->hKdGain =  pHandle->hDefKdGain;
 8007d38:	8442      	strh	r2, [r0, #34]	; 0x22
    pHandle->wIntegralTerm = 0;
 8007d3a:	6083      	str	r3, [r0, #8]
    pHandle->wPrevProcessVarError = 0;
 8007d3c:	6283      	str	r3, [r0, #40]	; 0x28
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8007d3e:	4770      	bx	lr

08007d40 <PID_SetKP>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKpGain = hKpGain;
 8007d40:	8081      	strh	r1, [r0, #4]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8007d42:	4770      	bx	lr

08007d44 <PID_SetKI>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKiGain = hKiGain;
 8007d44:	80c1      	strh	r1, [r0, #6]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8007d46:	4770      	bx	lr

08007d48 <PID_GetKP>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKpGain);
#else
  return (pHandle->hKpGain);
#endif
}
 8007d48:	f9b0 0004 	ldrsh.w	r0, [r0, #4]
 8007d4c:	4770      	bx	lr
 8007d4e:	bf00      	nop

08007d50 <PID_GetKI>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKiGain);
#else
  return (pHandle->hKiGain);
#endif
}
 8007d50:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
 8007d54:	4770      	bx	lr
 8007d56:	bf00      	nop

08007d58 <PID_SetIntegralTerm>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wIntegralTerm = wIntegralTermValue;
 8007d58:	6081      	str	r1, [r0, #8]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
  return;
}
 8007d5a:	4770      	bx	lr

08007d5c <PID_GetKPDivisorPOW2>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKpDivisorPOW2);
#else
  return (pHandle->hKpDivisorPOW2);
#endif
}
 8007d5c:	8b80      	ldrh	r0, [r0, #28]
 8007d5e:	4770      	bx	lr

08007d60 <PID_SetKPDivisorPOW2>:
  }
  else
  {
#endif
    pHandle->hKpDivisorPOW2 = hKpDivisorPOW2;
    pHandle->hKpDivisor = (((uint16_t)1) << hKpDivisorPOW2);
 8007d60:	2301      	movs	r3, #1
 8007d62:	408b      	lsls	r3, r1
    pHandle->hKpDivisorPOW2 = hKpDivisorPOW2;
 8007d64:	8381      	strh	r1, [r0, #28]
    pHandle->hKpDivisor = (((uint16_t)1) << hKpDivisorPOW2);
 8007d66:	8303      	strh	r3, [r0, #24]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8007d68:	4770      	bx	lr
 8007d6a:	bf00      	nop

08007d6c <PID_GetKIDivisor>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKiDivisor);
#else
  return (pHandle->hKiDivisor);
#endif
}
 8007d6c:	8b40      	ldrh	r0, [r0, #26]
 8007d6e:	4770      	bx	lr

08007d70 <PID_GetKIDivisorPOW2>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKiDivisorPOW2);
#else
  return (pHandle->hKiDivisorPOW2);
#endif
}
 8007d70:	8bc0      	ldrh	r0, [r0, #30]
 8007d72:	4770      	bx	lr

08007d74 <PID_SetLowerIntegralTermLimit>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wLowerIntegralLimit = wLowerLimit;
 8007d74:	6101      	str	r1, [r0, #16]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8007d76:	4770      	bx	lr

08007d78 <PID_SetUpperIntegralTermLimit>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wUpperIntegralLimit = wUpperLimit;
 8007d78:	60c1      	str	r1, [r0, #12]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8007d7a:	4770      	bx	lr

08007d7c <PID_SetKIDivisorPOW2>:
{
 8007d7c:	b538      	push	{r3, r4, r5, lr}
    uint32_t wKiDiv = (((uint32_t)1) << hKiDivisorPOW2);
 8007d7e:	2301      	movs	r3, #1
{
 8007d80:	460c      	mov	r4, r1
    uint32_t wKiDiv = (((uint32_t)1) << hKiDivisorPOW2);
 8007d82:	408b      	lsls	r3, r1
    PID_SetUpperIntegralTermLimit(pHandle, (int32_t)INT16_MAX * (int32_t)wKiDiv);
 8007d84:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8007d88:	40a1      	lsls	r1, r4
    pHandle->hKiDivisorPOW2 = hKiDivisorPOW2;
 8007d8a:	83c4      	strh	r4, [r0, #30]
    pHandle->hKiDivisor = (uint16_t)wKiDiv;
 8007d8c:	8343      	strh	r3, [r0, #26]
{
 8007d8e:	4605      	mov	r5, r0
    PID_SetUpperIntegralTermLimit(pHandle, (int32_t)INT16_MAX * (int32_t)wKiDiv);
 8007d90:	f7ff fff2 	bl	8007d78 <PID_SetUpperIntegralTermLimit>
    PID_SetLowerIntegralTermLimit(pHandle, (int32_t)(-INT16_MAX) * (int32_t)wKiDiv);
 8007d94:	4902      	ldr	r1, [pc, #8]	; (8007da0 <PID_SetKIDivisorPOW2+0x24>)
 8007d96:	4628      	mov	r0, r5
 8007d98:	40a1      	lsls	r1, r4
 8007d9a:	f7ff ffeb 	bl	8007d74 <PID_SetLowerIntegralTermLimit>
}
 8007d9e:	bd38      	pop	{r3, r4, r5, pc}
 8007da0:	ffff8001 	.word	0xffff8001

08007da4 <PID_SetKD>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKdGain = hKdGain;
 8007da4:	8441      	strh	r1, [r0, #34]	; 0x22
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8007da6:	4770      	bx	lr

08007da8 <PID_GetKD>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKdGain);
#else
  return (pHandle->hKdGain);
#endif
}
 8007da8:	f9b0 0022 	ldrsh.w	r0, [r0, #34]	; 0x22
 8007dac:	4770      	bx	lr
 8007dae:	bf00      	nop

08007db0 <PID_GetKDDivisorPOW2>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKdDivisorPOW2);
#else
  return (pHandle->hKdDivisorPOW2);
#endif
}
 8007db0:	8cc0      	ldrh	r0, [r0, #38]	; 0x26
 8007db2:	4770      	bx	lr

08007db4 <PID_SetKDDivisorPOW2>:
  }
  else
  {
#endif
    pHandle->hKdDivisorPOW2 = hKdDivisorPOW2;
    pHandle->hKdDivisor = (((uint16_t)1) << hKdDivisorPOW2);
 8007db4:	2301      	movs	r3, #1
 8007db6:	408b      	lsls	r3, r1
    pHandle->hKdDivisorPOW2 = hKdDivisorPOW2;
 8007db8:	84c1      	strh	r1, [r0, #38]	; 0x26
    pHandle->hKdDivisor = (((uint16_t)1) << hKdDivisorPOW2);
 8007dba:	8483      	strh	r3, [r0, #36]	; 0x24
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8007dbc:	4770      	bx	lr
 8007dbe:	bf00      	nop

08007dc0 <PI_Controller>:
    int32_t wDischarge = 0;
    int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
    int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;

    /* Proportional term computation*/
    wProportional_Term = pHandle->hKpGain * wProcessVarError;
 8007dc0:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
{
 8007dc4:	4603      	mov	r3, r0
 8007dc6:	b510      	push	{r4, lr}

    /* Integral term computation */
    if (0 == pHandle->hKiGain)
 8007dc8:	f9b0 4006 	ldrsh.w	r4, [r0, #6]
    int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;
 8007dcc:	f9b3 c016 	ldrsh.w	ip, [r3, #22]
    int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
 8007dd0:	f9b0 0014 	ldrsh.w	r0, [r0, #20]
    wProportional_Term = pHandle->hKpGain * wProcessVarError;
 8007dd4:	fb01 f202 	mul.w	r2, r1, r2
    if (0 == pHandle->hKiGain)
 8007dd8:	b18c      	cbz	r4, 8007dfe <PI_Controller+0x3e>
    {
      pHandle->wIntegralTerm = 0;
    }
    else
    {
      wIntegral_Term = pHandle->hKiGain * wProcessVarError;
 8007dda:	fb04 f101 	mul.w	r1, r4, r1
      wIntegral_sum_temp = pHandle->wIntegralTerm + wIntegral_Term;
 8007dde:	689c      	ldr	r4, [r3, #8]

      if (wIntegral_sum_temp < 0)
 8007de0:	eb14 0e01 	adds.w	lr, r4, r1
 8007de4:	d421      	bmi.n	8007e2a <PI_Controller+0x6a>
      {
        if (pHandle->wIntegralTerm < 0)
        {
          if (wIntegral_Term < 0)
          {
            wIntegral_sum_temp = -INT32_MAX;
 8007de6:	420c      	tst	r4, r1
 8007de8:	4916      	ldr	r1, [pc, #88]	; (8007e44 <PI_Controller+0x84>)
 8007dea:	bf48      	it	mi
 8007dec:	468e      	movmi	lr, r1
        {
          /* Nothing to do */
        }
      }

      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 8007dee:	68d9      	ldr	r1, [r3, #12]
 8007df0:	4571      	cmp	r1, lr
 8007df2:	db05      	blt.n	8007e00 <PI_Controller+0x40>
      {
        pHandle->wIntegralTerm = pHandle->wUpperIntegralLimit;
      }
      else if (wIntegral_sum_temp < pHandle->wLowerIntegralLimit)
 8007df4:	6919      	ldr	r1, [r3, #16]
 8007df6:	4571      	cmp	r1, lr
 8007df8:	dc02      	bgt.n	8007e00 <PI_Controller+0x40>
      {
        pHandle->wIntegralTerm = pHandle->wLowerIntegralLimit;
      }
      else
      {
        pHandle->wIntegralTerm = wIntegral_sum_temp;
 8007dfa:	4671      	mov	r1, lr
 8007dfc:	e000      	b.n	8007e00 <PI_Controller+0x40>
 8007dfe:	4621      	mov	r1, r4
    /* WARNING: the below instruction is not MISRA compliant, user should verify
               that Cortex-M3 assembly instruction ASR (arithmetic shift right)
               is used by the compiler to perform the shifts (instead of LSR
               logical shift right)*/
    //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
    wOutput_32 = (wProportional_Term >> pHandle->hKpDivisorPOW2) + (pHandle->wIntegralTerm >> pHandle->hKiDivisorPOW2);
 8007e00:	8b9c      	ldrh	r4, [r3, #28]
 8007e02:	4122      	asrs	r2, r4
 8007e04:	8bdc      	ldrh	r4, [r3, #30]
 8007e06:	fa41 f404 	asr.w	r4, r1, r4
 8007e0a:	4422      	add	r2, r4
#else
    wOutput_32 = (wProportional_Term / (int32_t)pHandle->hKpDivisor)
              + (pHandle->wIntegralTerm / (int32_t)pHandle->hKiDivisor);
#endif

    if (wOutput_32 > hUpperOutputLimit)
 8007e0c:	4290      	cmp	r0, r2
 8007e0e:	da03      	bge.n	8007e18 <PI_Controller+0x58>
    {
      wDischarge = hUpperOutputLimit - wOutput_32;
 8007e10:	1a82      	subs	r2, r0, r2
    else
    {
      /* Nothing to do here */
    }

    pHandle->wIntegralTerm += wDischarge;
 8007e12:	4411      	add	r1, r2
 8007e14:	6099      	str	r1, [r3, #8]
    returnValue = (int16_t)wOutput_32;
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
  return (returnValue);
}
 8007e16:	bd10      	pop	{r4, pc}
    else if (wOutput_32 < hLowerOutputLimit)
 8007e18:	4594      	cmp	ip, r2
      wDischarge = hLowerOutputLimit - wOutput_32;
 8007e1a:	bfc5      	ittet	gt
 8007e1c:	ebac 0202 	subgt.w	r2, ip, r2
    pHandle->wIntegralTerm += wDischarge;
 8007e20:	1889      	addgt	r1, r1, r2
    returnValue = (int16_t)wOutput_32;
 8007e22:	b210      	sxthle	r0, r2
      wOutput_32 = hLowerOutputLimit;
 8007e24:	4660      	movgt	r0, ip
    pHandle->wIntegralTerm += wDischarge;
 8007e26:	6099      	str	r1, [r3, #8]
}
 8007e28:	bd10      	pop	{r4, pc}
        if (pHandle->wIntegralTerm > 0)
 8007e2a:	2c00      	cmp	r4, #0
 8007e2c:	dddf      	ble.n	8007dee <PI_Controller+0x2e>
          if (wIntegral_Term > 0)
 8007e2e:	2900      	cmp	r1, #0
 8007e30:	dddd      	ble.n	8007dee <PI_Controller+0x2e>
      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 8007e32:	68d9      	ldr	r1, [r3, #12]
 8007e34:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
 8007e38:	42a1      	cmp	r1, r4
 8007e3a:	d1e1      	bne.n	8007e00 <PI_Controller+0x40>
            wIntegral_sum_temp = INT32_MAX;
 8007e3c:	468e      	mov	lr, r1
        pHandle->wIntegralTerm = wIntegral_sum_temp;
 8007e3e:	4671      	mov	r1, lr
 8007e40:	e7de      	b.n	8007e00 <PI_Controller+0x40>
 8007e42:	bf00      	nop
 8007e44:	80000001 	.word	0x80000001

08007e48 <PQD_CalcElMotorPower>:
  }
  else
  {
#endif
    int32_t wAux;
    qd_t Iqd = pHandle->pFOCVars->Iqd;
 8007e48:	6882      	ldr	r2, [r0, #8]
{
 8007e4a:	b500      	push	{lr}
    qd_t Vqd = pHandle->pFOCVars->Vqd;

    wAux = ((int32_t)Iqd.q * (int32_t)Vqd.q)
         + ((int32_t)Iqd.d * (int32_t)Vqd.d);
 8007e4c:	89d1      	ldrh	r1, [r2, #14]
 8007e4e:	f8b2 e018 	ldrh.w	lr, [r2, #24]
    wAux = ((int32_t)Iqd.q * (int32_t)Vqd.q)
 8007e52:	8993      	ldrh	r3, [r2, #12]
 8007e54:	f8b2 c016 	ldrh.w	ip, [r2, #22]
         + ((int32_t)Iqd.d * (int32_t)Vqd.d);
 8007e58:	fb11 f20e 	smulbb	r2, r1, lr
    wAux /= 65536;
 8007e5c:	fb13 230c 	smlabb	r3, r3, ip, r2
 8007e60:	2b00      	cmp	r3, #0

    /* pHandle->hAvrgElMotorPower += (wAux - pHandle->hAvrgElMotorPower) >> 4 */
    pHandle->hAvrgElMotorPower += (int16_t)((wAux - (int32_t)pHandle->hAvrgElMotorPower) / 16);
 8007e62:	f9b0 2000 	ldrsh.w	r2, [r0]
    wAux /= 65536;
 8007e66:	bfbc      	itt	lt
 8007e68:	f503 437f 	addlt.w	r3, r3, #65280	; 0xff00
 8007e6c:	33ff      	addlt	r3, #255	; 0xff
    pHandle->hAvrgElMotorPower += (int16_t)((wAux - (int32_t)pHandle->hAvrgElMotorPower) / 16);
 8007e6e:	ebd2 4323 	rsbs	r3, r2, r3, asr #16
 8007e72:	bf48      	it	mi
 8007e74:	330f      	addmi	r3, #15
 8007e76:	eb02 1223 	add.w	r2, r2, r3, asr #4
 8007e7a:	8002      	strh	r2, [r0, #0]

#ifdef NULL_PTR_CHECK_PQD_MOT_POW_MEAS
  }
#endif
}
 8007e7c:	f85d fb04 	ldr.w	pc, [sp], #4

08007e80 <PQD_Clear>:
    /* nothing to do */
  }
  else
  {
#endif
    pHandle->hAvrgElMotorPower = 0;
 8007e80:	2300      	movs	r3, #0
 8007e82:	8003      	strh	r3, [r0, #0]
#ifdef NULL_PTR_CHECK_MOT_POW_MES
  }
#endif
}
 8007e84:	4770      	bx	lr
 8007e86:	bf00      	nop

08007e88 <PQD_GetAvrgElMotorPowerW>:
  * 
  * @param pHandle pointer on the related component instance.
  * @retval float_t The average measured motor power expressed in Watts.
  */
__weak float_t PQD_GetAvrgElMotorPowerW(const PQD_MotorPowMeas_Handle_t *pHandle)
{
 8007e88:	b510      	push	{r4, lr}
  else
  {
#endif

  /* First perform an integer multiplication, then a float one. */
  PowerW = ((float_t)pHandle->hAvrgElMotorPower * (float_t)VBS_GetAvBusVoltage_V(pHandle->pVBS)) * pHandle->ConvFact;
 8007e8a:	f9b0 3000 	ldrsh.w	r3, [r0]
{
 8007e8e:	ed2d 8b02 	vpush	{d8}
 8007e92:	4604      	mov	r4, r0
  PowerW = ((float_t)pHandle->hAvrgElMotorPower * (float_t)VBS_GetAvBusVoltage_V(pHandle->pVBS)) * pHandle->ConvFact;
 8007e94:	68c0      	ldr	r0, [r0, #12]
 8007e96:	ee08 3a10 	vmov	s16, r3
 8007e9a:	f7ff fd63 	bl	8007964 <VBS_GetAvBusVoltage_V>
 8007e9e:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
 8007ea2:	edd4 7a01 	vldr	s15, [r4, #4]
 8007ea6:	ee07 0a10 	vmov	s14, r0
 8007eaa:	ee28 8a27 	vmul.f32	s16, s16, s15
 8007eae:	eeb8 0a47 	vcvt.f32.u32	s0, s14

#ifdef NULL_PTR_CHECK_PQD_MOT_POW_MEAS
  }
#endif
  return (PowerW);
}
 8007eb2:	ee28 0a00 	vmul.f32	s0, s16, s0
 8007eb6:	ecbd 8b02 	vpop	{d8}
 8007eba:	bd10      	pop	{r4, pc}

08007ebc <startTimers>:
  * When this function is called, TIM1 and/or TIM8 must be in a frozen state
  * with CNT, ARR, REP RATE and trigger correctly set (these settings are
  * usually performed in the Init method accordingly with the configuration)
  */
__weak void startTimers(void)
{
 8007ebc:	b410      	push	{r4}
  *         (*) value not defined in all devices.
  * @retval State of Periphs (1 or 0).
  */
__STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
{
  return ((READ_BIT(RCC->APB1ENR1, Periphs) == Periphs) ? 1UL : 0UL);
 8007ebe:	4b19      	ldr	r3, [pc, #100]	; (8007f24 <startTimers+0x68>)
 8007ec0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007ec2:	07d2      	lsls	r2, r2, #31
 8007ec4:	b083      	sub	sp, #12
 8007ec6:	d416      	bmi.n	8007ef6 <startTimers+0x3a>
  SET_BIT(RCC->APB1ENR1, Periphs);
 8007ec8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007eca:	f042 0201 	orr.w	r2, r2, #1
 8007ece:	659a      	str	r2, [r3, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8007ed0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8007ed2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8007ed6:	f002 0201 	and.w	r2, r2, #1
 8007eda:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 8007edc:	9a01      	ldr	r2, [sp, #4]
 8007ede:	694a      	ldr	r2, [r1, #20]
 8007ee0:	f042 0201 	orr.w	r2, r2, #1
 8007ee4:	614a      	str	r2, [r1, #20]
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
{
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 8007ee6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007ee8:	f022 0201 	bic.w	r2, r2, #1
 8007eec:	659a      	str	r2, [r3, #88]	; 0x58
    trigOut = LL_TIM_ReadReg(TIM2, CR2) & TIM_CR2_MMS;
    LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_UPDATE);
    LL_TIM_GenerateEvent_UPDATE(TIM2);
    LL_TIM_SetTriggerOutput(TIM2, trigOut);
  }
}
 8007eee:	b003      	add	sp, #12
 8007ef0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007ef4:	4770      	bx	lr
    trigOut = LL_TIM_ReadReg(TIM2, CR2) & TIM_CR2_MMS;
 8007ef6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8007efa:	480b      	ldr	r0, [pc, #44]	; (8007f28 <startTimers+0x6c>)
 8007efc:	685a      	ldr	r2, [r3, #4]
 8007efe:	6859      	ldr	r1, [r3, #4]
 8007f00:	4c0a      	ldr	r4, [pc, #40]	; (8007f2c <startTimers+0x70>)
 8007f02:	4001      	ands	r1, r0
 8007f04:	f041 0120 	orr.w	r1, r1, #32
 8007f08:	6059      	str	r1, [r3, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8007f0a:	6959      	ldr	r1, [r3, #20]
 8007f0c:	f041 0101 	orr.w	r1, r1, #1
 8007f10:	6159      	str	r1, [r3, #20]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8007f12:	6859      	ldr	r1, [r3, #4]
 8007f14:	4022      	ands	r2, r4
 8007f16:	4001      	ands	r1, r0
 8007f18:	430a      	orrs	r2, r1
 8007f1a:	605a      	str	r2, [r3, #4]
}
 8007f1c:	b003      	add	sp, #12
 8007f1e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007f22:	4770      	bx	lr
 8007f24:	40021000 	.word	0x40021000
 8007f28:	fdffff8f 	.word	0xfdffff8f
 8007f2c:	02000070 	.word	0x02000070

08007f30 <waitForPolarizationEnd>:
  {
#endif
    uint16_t hCalibrationPeriodCounter;
    uint16_t hMaxPeriodsNumber;

    hMaxPeriodsNumber = ((uint16_t)2 * NB_CONVERSIONS) * (((uint16_t)repCnt + 1U) >> 1);
 8007f30:	3201      	adds	r2, #1
{
 8007f32:	b570      	push	{r4, r5, r6, lr}
    hMaxPeriodsNumber = ((uint16_t)2 * NB_CONVERSIONS) * (((uint16_t)repCnt + 1U) >> 1);
 8007f34:	0852      	lsrs	r2, r2, #1
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8007f36:	f06f 0602 	mvn.w	r6, #2
 8007f3a:	0155      	lsls	r5, r2, #5
 8007f3c:	6106      	str	r6, [r0, #16]

    /* Wait for NB_CONVERSIONS to be executed */
    LL_TIM_ClearFlag_CC1(TIMx);
    hCalibrationPeriodCounter = 0u;
 8007f3e:	2200      	movs	r2, #0
    while (*cnt < NB_CONVERSIONS)
 8007f40:	f893 c000 	ldrb.w	ip, [r3]
 8007f44:	f1bc 0f0f 	cmp.w	ip, #15
    {
      if ((uint32_t)ERROR == LL_TIM_IsActiveFlag_CC1(TIMx))
      {
        LL_TIM_ClearFlag_CC1(TIMx);
        hCalibrationPeriodCounter++;
 8007f48:	f102 0e01 	add.w	lr, r2, #1
    while (*cnt < NB_CONVERSIONS)
 8007f4c:	d80c      	bhi.n	8007f68 <waitForPolarizationEnd+0x38>
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 8007f4e:	6904      	ldr	r4, [r0, #16]
 8007f50:	07a4      	lsls	r4, r4, #30
 8007f52:	d5f5      	bpl.n	8007f40 <waitForPolarizationEnd+0x10>
        hCalibrationPeriodCounter++;
 8007f54:	fa1f f28e 	uxth.w	r2, lr
        if (hCalibrationPeriodCounter >= hMaxPeriodsNumber)
 8007f58:	4295      	cmp	r5, r2
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8007f5a:	6106      	str	r6, [r0, #16]
 8007f5c:	d8f0      	bhi.n	8007f40 <waitForPolarizationEnd+0x10>
        {
          if (*cnt < NB_CONVERSIONS)
 8007f5e:	781c      	ldrb	r4, [r3, #0]
 8007f60:	2c0f      	cmp	r4, #15
 8007f62:	d8ed      	bhi.n	8007f40 <waitForPolarizationEnd+0x10>
          {
            *SWerror = 1u;
 8007f64:	2301      	movs	r3, #1
 8007f66:	800b      	strh	r3, [r1, #0]
      }
    }
#ifdef NULL_PTR_CHECK_POW_COM
  }
#endif
  }
 8007f68:	bd70      	pop	{r4, r5, r6, pc}
 8007f6a:	bf00      	nop

08007f6c <R3_2_ADCxInit>:
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8007f6c:	6883      	ldr	r3, [r0, #8]
 8007f6e:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8007f72:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8007f76:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8007f78:	6883      	ldr	r3, [r0, #8]
 8007f7a:	00d9      	lsls	r1, r3, #3
/*
  * @brief Initializes @p ADCx peripheral for current sensing.
  * 
  */
static void R3_2_ADCxInit(ADC_TypeDef *ADCx)
{
 8007f7c:	b082      	sub	sp, #8
 8007f7e:	d418      	bmi.n	8007fb2 <R3_2_ADCxInit+0x46>
    /* Wait for Regulator Startup time, once for both */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency  */
    volatile uint32_t wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL)
                                         * (SystemCoreClock / (100000UL * 2UL)));
 8007f80:	4b26      	ldr	r3, [pc, #152]	; (800801c <R3_2_ADCxInit+0xb0>)
  MODIFY_REG(ADCx->CR,
 8007f82:	6882      	ldr	r2, [r0, #8]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	4926      	ldr	r1, [pc, #152]	; (8008020 <R3_2_ADCxInit+0xb4>)
 8007f88:	099b      	lsrs	r3, r3, #6
 8007f8a:	f022 4210 	bic.w	r2, r2, #2415919104	; 0x90000000
 8007f8e:	fba1 1303 	umull	r1, r3, r1, r3
 8007f92:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8007f96:	099b      	lsrs	r3, r3, #6
 8007f98:	005b      	lsls	r3, r3, #1
 8007f9a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8007f9e:	6082      	str	r2, [r0, #8]
    volatile uint32_t wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL)
 8007fa0:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8007fa2:	9b01      	ldr	r3, [sp, #4]
 8007fa4:	b12b      	cbz	r3, 8007fb2 <R3_2_ADCxInit+0x46>
    {
      wait_loop_index--;
 8007fa6:	9b01      	ldr	r3, [sp, #4]
 8007fa8:	3b01      	subs	r3, #1
 8007faa:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8007fac:	9b01      	ldr	r3, [sp, #4]
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d1f9      	bne.n	8007fa6 <R3_2_ADCxInit+0x3a>
  MODIFY_REG(ADCx->CR,
 8007fb2:	6883      	ldr	r3, [r0, #8]
 8007fb4:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8007fb8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8007fbc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007fc0:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8007fc2:	6883      	ldr	r3, [r0, #8]
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	dbfc      	blt.n	8007fc2 <R3_2_ADCxInit+0x56>
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8007fc8:	6803      	ldr	r3, [r0, #0]
 8007fca:	07da      	lsls	r2, r3, #31
 8007fcc:	d408      	bmi.n	8007fe0 <R3_2_ADCxInit+0x74>
  MODIFY_REG(ADCx->CR,
 8007fce:	4a15      	ldr	r2, [pc, #84]	; (8008024 <R3_2_ADCxInit+0xb8>)
 8007fd0:	6883      	ldr	r3, [r0, #8]
 8007fd2:	4013      	ands	r3, r2
 8007fd4:	f043 0301 	orr.w	r3, r3, #1
 8007fd8:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8007fda:	6803      	ldr	r3, [r0, #0]
 8007fdc:	07db      	lsls	r3, r3, #31
 8007fde:	d5f7      	bpl.n	8007fd0 <R3_2_ADCxInit+0x64>
  MODIFY_REG(ADCx->CR,
 8007fe0:	6883      	ldr	r3, [r0, #8]
 8007fe2:	4a10      	ldr	r2, [pc, #64]	; (8008024 <R3_2_ADCxInit+0xb8>)
 8007fe4:	4013      	ands	r3, r2
 8007fe6:	f043 0308 	orr.w	r3, r3, #8
 8007fea:	6083      	str	r3, [r0, #8]
  MODIFY_REG(ADCx->CR,
 8007fec:	6883      	ldr	r3, [r0, #8]
 8007fee:	4013      	ands	r3, r2
 8007ff0:	f043 0320 	orr.w	r3, r3, #32
 8007ff4:	6083      	str	r3, [r0, #8]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_JQM | ADC_CFGR_JQDIS, QueueMode);
 8007ff6:	68c3      	ldr	r3, [r0, #12]
 8007ff8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007ffc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008000:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008004:	60c3      	str	r3, [r0, #12]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8008006:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8008008:	f023 030f 	bic.w	r3, r3, #15
 800800c:	6303      	str	r3, [r0, #48]	; 0x30
  MODIFY_REG(ADCx->CR,
 800800e:	6883      	ldr	r3, [r0, #8]
 8008010:	4013      	ands	r3, r2
 8008012:	f043 0304 	orr.w	r3, r3, #4
 8008016:	6083      	str	r3, [r0, #8]

  /* Dummy conversion (ES0431 doc chap. 2.5.8 ADC channel 0 converted instead of the required ADC channel) 
     Note: Sequence length forced to zero in order to prevent ADC OverRun occurrence */
  LL_ADC_REG_SetSequencerLength(ADCx, 0U);
  LL_ADC_REG_StartConversion(ADCx);
}
 8008018:	b002      	add	sp, #8
 800801a:	4770      	bx	lr
 800801c:	200004c4 	.word	0x200004c4
 8008020:	053e2d63 	.word	0x053e2d63
 8008024:	7fffffc0 	.word	0x7fffffc0

08008028 <R3_2_GetPhaseCurrents>:
#endif
    int32_t Aux;
    uint32_t ADCDataReg1;
    uint32_t ADCDataReg2;
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl;  //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008028:	f8d0 309c 	ldr.w	r3, [r0, #156]	; 0x9c
    uint8_t Sector;

    Sector = (uint8_t)pHandle->_Super.Sector;
 800802c:	f890 207c 	ldrb.w	r2, [r0, #124]	; 0x7c
{
 8008030:	b470      	push	{r4, r5, r6}
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008032:	681c      	ldr	r4, [r3, #0]
    ADCDataReg1 = pHandle->pParams_str->ADCDataReg1[Sector]->JDR1;
 8008034:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8008038:	6b9d      	ldr	r5, [r3, #56]	; 0x38
    ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[Sector]->JDR1;
 800803a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
    ADCDataReg1 = pHandle->pParams_str->ADCDataReg1[Sector]->JDR1;
 800803c:	f8d5 5080 	ldr.w	r5, [r5, #128]	; 0x80
    ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[Sector]->JDR1;
 8008040:	f8d3 6080 	ldr.w	r6, [r3, #128]	; 0x80
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8008044:	6863      	ldr	r3, [r4, #4]
 8008046:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800804a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800804e:	6063      	str	r3, [r4, #4]

    /* Disable ADC trigger source */
    /* LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4) */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    switch (Sector)
 8008050:	2a05      	cmp	r2, #5
 8008052:	f200 809d 	bhi.w	8008190 <R3_2_GetPhaseCurrents+0x168>
 8008056:	e8df f002 	tbb	[pc, r2]
 800805a:	1d37      	.short	0x1d37
 800805c:	3703031d 	.word	0x3703031d
      case SECTOR_4:
      case SECTOR_5:
      {
        /* Current on Phase C is not accessible     */
        /* Ia = PhaseAOffset - ADC converted value) */
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 8008060:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88

        /* Saturation of Ia */
        if (Aux < -INT16_MAX)
 8008064:	4a4e      	ldr	r2, [pc, #312]	; (80081a0 <R3_2_GetPhaseCurrents+0x178>)
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 8008066:	1b5b      	subs	r3, r3, r5
        if (Aux < -INT16_MAX)
 8008068:	4293      	cmp	r3, r2
 800806a:	db58      	blt.n	800811e <R3_2_GetPhaseCurrents+0xf6>
        {
          Iab->a = -INT16_MAX;
        }
        else  if (Aux > INT16_MAX)
 800806c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008070:	f280 8087 	bge.w	8008182 <R3_2_GetPhaseCurrents+0x15a>
        {
          Iab->a = INT16_MAX;
        }
        else
        {
          Iab->a = (int16_t)Aux;
 8008074:	fa0f fc83 	sxth.w	ip, r3
        }

        /* Ib = PhaseBOffset - ADC converted value) */
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg2);
 8008078:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c

        /* Saturation of Ib */
        if (Aux < -INT16_MAX)
 800807c:	4d48      	ldr	r5, [pc, #288]	; (80081a0 <R3_2_GetPhaseCurrents+0x178>)
          Iab->a = -INT16_MAX;
 800807e:	f8a1 c000 	strh.w	ip, [r1]
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg2);
 8008082:	1b92      	subs	r2, r2, r6
        if (Aux < -INT16_MAX)
 8008084:	42aa      	cmp	r2, r5
 8008086:	da5b      	bge.n	8008140 <R3_2_GetPhaseCurrents+0x118>
        {
          Iab->b = -INT16_MAX;
 8008088:	804d      	strh	r5, [r1, #2]
        break;
    }

    pHandle->_Super.Ia = Iab->a;
    pHandle->_Super.Ib = Iab->b;
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 800808a:	fa1f f38c 	uxth.w	r3, ip
 800808e:	f248 0201 	movw	r2, #32769	; 0x8001
 8008092:	e030      	b.n	80080f6 <R3_2_GetPhaseCurrents+0xce>
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 8008094:	f8d0 4088 	ldr.w	r4, [r0, #136]	; 0x88
        if (Aux < -INT16_MAX)
 8008098:	4b41      	ldr	r3, [pc, #260]	; (80081a0 <R3_2_GetPhaseCurrents+0x178>)
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 800809a:	1b64      	subs	r4, r4, r5
        if (Aux < -INT16_MAX)
 800809c:	429c      	cmp	r4, r3
 800809e:	db39      	blt.n	8008114 <R3_2_GetPhaseCurrents+0xec>
        else  if (Aux > INT16_MAX)
 80080a0:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 80080a4:	da62      	bge.n	800816c <R3_2_GetPhaseCurrents+0x144>
          Iab->a = (int16_t)Aux;
 80080a6:	fa0f fc84 	sxth.w	ip, r4
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 80080aa:	b2a3      	uxth	r3, r4
        Aux = (int32_t)(ADCDataReg2) - (int32_t)(pHandle->PhaseCOffset); /* -Ic */
 80080ac:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
          Iab->a = -INT16_MAX;
 80080b0:	f8a1 c000 	strh.w	ip, [r1]
        Aux = (int32_t)(ADCDataReg2) - (int32_t)(pHandle->PhaseCOffset); /* -Ic */
 80080b4:	1ab2      	subs	r2, r6, r2
        Aux -= (int32_t)Iab->a;             /* Ib */
 80080b6:	1b12      	subs	r2, r2, r4
        if (Aux > INT16_MAX)
 80080b8:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80080bc:	db39      	blt.n	8008132 <R3_2_GetPhaseCurrents+0x10a>
          Iab->b = INT16_MAX;
 80080be:	f647 72ff 	movw	r2, #32767	; 0x7fff
 80080c2:	804a      	strh	r2, [r1, #2]
 80080c4:	4615      	mov	r5, r2
 80080c6:	e016      	b.n	80080f6 <R3_2_GetPhaseCurrents+0xce>
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg1);
 80080c8:	f8d0 408c 	ldr.w	r4, [r0, #140]	; 0x8c
        if (Aux < -INT16_MAX)
 80080cc:	4b34      	ldr	r3, [pc, #208]	; (80081a0 <R3_2_GetPhaseCurrents+0x178>)
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg1);
 80080ce:	1b64      	subs	r4, r4, r5
        if (Aux < -INT16_MAX)
 80080d0:	429c      	cmp	r4, r3
 80080d2:	db1a      	blt.n	800810a <R3_2_GetPhaseCurrents+0xe2>
        else  if (Aux > INT16_MAX)
 80080d4:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 80080d8:	da3d      	bge.n	8008156 <R3_2_GetPhaseCurrents+0x12e>
          Iab->b = (int16_t)Aux;
 80080da:	b225      	sxth	r5, r4
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 80080dc:	b2a2      	uxth	r2, r4
        Aux = (int32_t)(ADCDataReg2) - (int32_t)(pHandle->PhaseCOffset); /* -Ic */
 80080de:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
          Iab->b = -INT16_MAX;
 80080e2:	804d      	strh	r5, [r1, #2]
        Aux = (int32_t)(ADCDataReg2) - (int32_t)(pHandle->PhaseCOffset); /* -Ic */
 80080e4:	1af3      	subs	r3, r6, r3
        Aux -= (int32_t)Iab->b;             /* Ia  */
 80080e6:	1b1b      	subs	r3, r3, r4
        if (Aux > INT16_MAX)
 80080e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80080ec:	db19      	blt.n	8008122 <R3_2_GetPhaseCurrents+0xfa>
          Iab->a = INT16_MAX;
 80080ee:	f647 73ff 	movw	r3, #32767	; 0x7fff
 80080f2:	800b      	strh	r3, [r1, #0]
 80080f4:	469c      	mov	ip, r3
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 80080f6:	4413      	add	r3, r2
 80080f8:	425b      	negs	r3, r3
    pHandle->_Super.Ib = Iab->b;
 80080fa:	f8a0 5064 	strh.w	r5, [r0, #100]	; 0x64
    pHandle->_Super.Ia = Iab->a;
 80080fe:	f8a0 c062 	strh.w	ip, [r0, #98]	; 0x62
#ifdef NULL_PTR_CHECK_R3_2_PWM_CURR_FDB
  }
#endif
}
 8008102:	bc70      	pop	{r4, r5, r6}
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8008104:	f8a0 3066 	strh.w	r3, [r0, #102]	; 0x66
}
 8008108:	4770      	bx	lr
 800810a:	461c      	mov	r4, r3
 800810c:	f248 0201 	movw	r2, #32769	; 0x8001
 8008110:	461d      	mov	r5, r3
 8008112:	e7e4      	b.n	80080de <R3_2_GetPhaseCurrents+0xb6>
 8008114:	461c      	mov	r4, r3
 8008116:	46a4      	mov	ip, r4
 8008118:	f248 0301 	movw	r3, #32769	; 0x8001
 800811c:	e7c6      	b.n	80080ac <R3_2_GetPhaseCurrents+0x84>
 800811e:	4694      	mov	ip, r2
 8008120:	e7aa      	b.n	8008078 <R3_2_GetPhaseCurrents+0x50>
        else  if (Aux < -INT16_MAX)
 8008122:	4c1f      	ldr	r4, [pc, #124]	; (80081a0 <R3_2_GetPhaseCurrents+0x178>)
 8008124:	42a3      	cmp	r3, r4
 8008126:	da26      	bge.n	8008176 <R3_2_GetPhaseCurrents+0x14e>
          Iab->a = -INT16_MAX;
 8008128:	800c      	strh	r4, [r1, #0]
 800812a:	f248 0301 	movw	r3, #32769	; 0x8001
 800812e:	46a4      	mov	ip, r4
 8008130:	e7e1      	b.n	80080f6 <R3_2_GetPhaseCurrents+0xce>
        else  if (Aux < -INT16_MAX)
 8008132:	4d1b      	ldr	r5, [pc, #108]	; (80081a0 <R3_2_GetPhaseCurrents+0x178>)
 8008134:	42aa      	cmp	r2, r5
 8008136:	da27      	bge.n	8008188 <R3_2_GetPhaseCurrents+0x160>
          Iab->b = -INT16_MAX;
 8008138:	804d      	strh	r5, [r1, #2]
 800813a:	f248 0201 	movw	r2, #32769	; 0x8001
 800813e:	e7da      	b.n	80080f6 <R3_2_GetPhaseCurrents+0xce>
        else  if (Aux > INT16_MAX)
 8008140:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8008144:	db0c      	blt.n	8008160 <R3_2_GetPhaseCurrents+0x138>
          Iab->b = INT16_MAX;
 8008146:	f647 73ff 	movw	r3, #32767	; 0x7fff
 800814a:	461a      	mov	r2, r3
 800814c:	804b      	strh	r3, [r1, #2]
 800814e:	4615      	mov	r5, r2
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8008150:	fa1f f38c 	uxth.w	r3, ip
 8008154:	e7cf      	b.n	80080f6 <R3_2_GetPhaseCurrents+0xce>
 8008156:	f647 72ff 	movw	r2, #32767	; 0x7fff
 800815a:	4614      	mov	r4, r2
 800815c:	4615      	mov	r5, r2
 800815e:	e7be      	b.n	80080de <R3_2_GetPhaseCurrents+0xb6>
          Iab->b = (int16_t)Aux;
 8008160:	b215      	sxth	r5, r2
 8008162:	804d      	strh	r5, [r1, #2]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8008164:	fa1f f38c 	uxth.w	r3, ip
 8008168:	b292      	uxth	r2, r2
 800816a:	e7c4      	b.n	80080f6 <R3_2_GetPhaseCurrents+0xce>
 800816c:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8008170:	461c      	mov	r4, r3
 8008172:	469c      	mov	ip, r3
 8008174:	e79a      	b.n	80080ac <R3_2_GetPhaseCurrents+0x84>
          Iab->a = (int16_t)Aux;
 8008176:	fa0f fc83 	sxth.w	ip, r3
 800817a:	f8a1 c000 	strh.w	ip, [r1]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 800817e:	b29b      	uxth	r3, r3
 8008180:	e7b9      	b.n	80080f6 <R3_2_GetPhaseCurrents+0xce>
 8008182:	f647 7cff 	movw	ip, #32767	; 0x7fff
 8008186:	e777      	b.n	8008078 <R3_2_GetPhaseCurrents+0x50>
          Iab->b = (int16_t)Aux;
 8008188:	b215      	sxth	r5, r2
 800818a:	804d      	strh	r5, [r1, #2]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 800818c:	b292      	uxth	r2, r2
 800818e:	e7b2      	b.n	80080f6 <R3_2_GetPhaseCurrents+0xce>
    pHandle->_Super.Ia = Iab->a;
 8008190:	f9b1 c000 	ldrsh.w	ip, [r1]
    pHandle->_Super.Ib = Iab->b;
 8008194:	f9b1 5002 	ldrsh.w	r5, [r1, #2]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8008198:	880b      	ldrh	r3, [r1, #0]
 800819a:	884a      	ldrh	r2, [r1, #2]
 800819c:	e7ab      	b.n	80080f6 <R3_2_GetPhaseCurrents+0xce>
 800819e:	bf00      	nop
 80081a0:	ffff8001 	.word	0xffff8001

080081a4 <R3_2_SetADCSampPointPolarization>:
  *
  * @param  pHdl: Handler of the current instance of the PWM component.
  * @retval Return value of R3_1_WriteTIMRegisters.
  */
uint16_t R3_2_SetADCSampPointPolarization(PWMC_Handle_t *pHdl)
{
 80081a4:	b410      	push	{r4}
  *         set too late for being taken into account in the next PWM cycle.
  */
__STATIC_INLINE uint16_t R3_2_WriteTIMRegisters(PWMC_Handle_t *pHdl, uint16_t SamplingPoint)
{
  PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80081a6:	f8d0 309c 	ldr.w	r3, [r0, #156]	; 0x9c
  pHandle->_Super.Sector = pHandle->PolarizationSector;
 80081aa:	f890 4099 	ldrb.w	r4, [r0, #153]	; 0x99
 80081ae:	f880 407c 	strb.w	r4, [r0, #124]	; 0x7c
  return R3_2_WriteTIMRegisters(&pHandle->_Super, (pHandle->Half_PWMPeriod - (uint16_t)1));
 80081b2:	f8b0 2094 	ldrh.w	r2, [r0, #148]	; 0x94
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80081b6:	681b      	ldr	r3, [r3, #0]
  uint16_t Aux;

  LL_TIM_OC_SetCompareCH1(TIMx, (uint32_t) pHandle->_Super.CntPhA);
 80081b8:	f8b0 4050 	ldrh.w	r4, [r0, #80]	; 0x50
  WRITE_REG(TIMx->CCR1, CompareValue);
 80081bc:	635c      	str	r4, [r3, #52]	; 0x34
  return R3_2_WriteTIMRegisters(&pHandle->_Super, (pHandle->Half_PWMPeriod - (uint16_t)1));
 80081be:	3a01      	subs	r2, #1
  LL_TIM_OC_SetCompareCH2(TIMx, (uint32_t) pHandle->_Super.CntPhB);
 80081c0:	f8b0 4052 	ldrh.w	r4, [r0, #82]	; 0x52
  LL_TIM_OC_SetCompareCH3(TIMx, (uint32_t) pHandle->_Super.CntPhC);
 80081c4:	f8b0 0054 	ldrh.w	r0, [r0, #84]	; 0x54
  WRITE_REG(TIMx->CCR2, CompareValue);
 80081c8:	639c      	str	r4, [r3, #56]	; 0x38
  return R3_2_WriteTIMRegisters(&pHandle->_Super, (pHandle->Half_PWMPeriod - (uint16_t)1));
 80081ca:	b292      	uxth	r2, r2
  WRITE_REG(TIMx->CCR3, CompareValue);
 80081cc:	63d8      	str	r0, [r3, #60]	; 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 80081ce:	641a      	str	r2, [r3, #64]	; 0x40
  LL_TIM_OC_SetCompareCH4(TIMx, (uint32_t) SamplingPoint);

  /* Limit for update event */
  /*  if ( LL_TIM_CC_IsEnabledChannel(TIMx, LL_TIM_CHANNEL_CH4) == 1u ) */
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 80081d0:	4904      	ldr	r1, [pc, #16]	; (80081e4 <R3_2_SetADCSampPointPolarization+0x40>)
 80081d2:	685b      	ldr	r3, [r3, #4]
}
 80081d4:	f85d 4b04 	ldr.w	r4, [sp], #4
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 80081d8:	420b      	tst	r3, r1
}
 80081da:	bf14      	ite	ne
 80081dc:	2001      	movne	r0, #1
 80081de:	2000      	moveq	r0, #0
 80081e0:	4770      	bx	lr
 80081e2:	bf00      	nop
 80081e4:	02000070 	.word	0x02000070

080081e8 <R3_2_HFCurrentsPolarizationAB>:
  * @param  pHdl: Handler of the current instance of the PWM component.
  * @param  Iab: Pointer to the structure that will receive motor current
  *         of phase A and B in ab_t format.
  */
static void R3_2_HFCurrentsPolarizationAB(PWMC_Handle_t *pHdl, ab_t *Iab)
{
 80081e8:	b430      	push	{r4, r5}
  }
  else
  {
#endif
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80081ea:	f8d0 309c 	ldr.w	r3, [r0, #156]	; 0x9c
 80081ee:	f890 4099 	ldrb.w	r4, [r0, #153]	; 0x99
 80081f2:	681a      	ldr	r2, [r3, #0]
    uint32_t ADCDataReg1 = pHandle->pParams_str->ADCDataReg1[pHandle->PolarizationSector]->JDR1;
 80081f4:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80081f8:	6b9c      	ldr	r4, [r3, #56]	; 0x38
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 80081fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
    uint32_t ADCDataReg1 = pHandle->pParams_str->ADCDataReg1[pHandle->PolarizationSector]->JDR1;
 80081fc:	f8d4 4080 	ldr.w	r4, [r4, #128]	; 0x80
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 8008200:	f8d3 5080 	ldr.w	r5, [r3, #128]	; 0x80
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8008204:	6853      	ldr	r3, [r2, #4]
 8008206:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800820a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800820e:	6053      	str	r3, [r2, #4]

    /* Disable ADC trigger source */
    /* LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4) */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    if (pHandle->PolarizationCounter < NB_CONVERSIONS)
 8008210:	f890 3098 	ldrb.w	r3, [r0, #152]	; 0x98
 8008214:	2b0f      	cmp	r3, #15
 8008216:	d80d      	bhi.n	8008234 <R3_2_HFCurrentsPolarizationAB+0x4c>
    {
      pHandle-> PhaseAOffset += ADCDataReg1;
 8008218:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
      pHandle-> PhaseBOffset += ADCDataReg2;
 800821c:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
      pHandle-> PhaseAOffset += ADCDataReg1;
 8008220:	441c      	add	r4, r3
      pHandle->PolarizationCounter++;
 8008222:	f890 3098 	ldrb.w	r3, [r0, #152]	; 0x98
      pHandle-> PhaseBOffset += ADCDataReg2;
 8008226:	442a      	add	r2, r5
      pHandle->PolarizationCounter++;
 8008228:	3301      	adds	r3, #1
      pHandle-> PhaseBOffset += ADCDataReg2;
 800822a:	e9c0 4222 	strd	r4, r2, [r0, #136]	; 0x88
      pHandle->PolarizationCounter++;
 800822e:	b2db      	uxtb	r3, r3
 8008230:	f880 3098 	strb.w	r3, [r0, #152]	; 0x98
    {
      /* Nothing to do */
    }

    /* During offset calibration no current is flowing in the phases */
    Iab->a = 0;
 8008234:	2300      	movs	r3, #0
    Iab->b = 0;
#ifdef NULL_PTR_CHECK_R3_2_PWM_CURR_FDB
  }
#endif
}
 8008236:	bc30      	pop	{r4, r5}
    Iab->a = 0;
 8008238:	600b      	str	r3, [r1, #0]
}
 800823a:	4770      	bx	lr

0800823c <R3_2_HFCurrentsPolarizationC>:
  else
  {
#endif
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 800823c:	f890 3099 	ldrb.w	r3, [r0, #153]	; 0x99
{
 8008240:	b410      	push	{r4}
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 8008242:	3314      	adds	r3, #20
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008244:	f8d0 409c 	ldr.w	r4, [r0, #156]	; 0x9c
 8008248:	6822      	ldr	r2, [r4, #0]
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 800824a:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 800824e:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 8008252:	6853      	ldr	r3, [r2, #4]
 8008254:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8008258:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800825c:	6053      	str	r3, [r2, #4]

    /* Disable ADC trigger source */
    /* LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4) */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    if (pHandle->PolarizationCounter < NB_CONVERSIONS)
 800825e:	f890 3098 	ldrb.w	r3, [r0, #152]	; 0x98
 8008262:	2b0f      	cmp	r3, #15
 8008264:	d80a      	bhi.n	800827c <R3_2_HFCurrentsPolarizationC+0x40>
    {
      /* Phase C is read from SECTOR_1, second value */
      pHandle-> PhaseCOffset += ADCDataReg2;
      pHandle->PolarizationCounter++;
 8008266:	f890 3098 	ldrb.w	r3, [r0, #152]	; 0x98
      pHandle-> PhaseCOffset += ADCDataReg2;
 800826a:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
      pHandle->PolarizationCounter++;
 800826e:	3301      	adds	r3, #1
      pHandle-> PhaseCOffset += ADCDataReg2;
 8008270:	4422      	add	r2, r4
      pHandle->PolarizationCounter++;
 8008272:	b2db      	uxtb	r3, r3
      pHandle-> PhaseCOffset += ADCDataReg2;
 8008274:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
      pHandle->PolarizationCounter++;
 8008278:	f880 3098 	strb.w	r3, [r0, #152]	; 0x98
    {
      /* Nothing to do */
    }

    /* During offset calibration no current is flowing in the phases */
    Iab->a = 0;
 800827c:	2300      	movs	r3, #0
    Iab->b = 0;
#ifdef NULL_PTR_CHECK_R3_2_PWM_CURR_FDB
  }
#endif
}
 800827e:	f85d 4b04 	ldr.w	r4, [sp], #4
    Iab->a = 0;
 8008282:	600b      	str	r3, [r1, #0]
}
 8008284:	4770      	bx	lr
 8008286:	bf00      	nop

08008288 <R3_2_SwitchOnPWM>:
  * @param  pHdl: Handler of the current instance of the PWM component.
  */
__weak void R3_2_SwitchOnPWM(PWMC_Handle_t *pHdl)
{
  PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008288:	f8d0 309c 	ldr.w	r3, [r0, #156]	; 0x9c
  pHandle->ADCRegularLocked = true;

  pHandle->_Super.TurnOnLowSidesAction = false;

  /* Set all duty to 50% */
  LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
 800828c:	f8b0 2094 	ldrh.w	r2, [r0, #148]	; 0x94
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008290:	681b      	ldr	r3, [r3, #0]
  pHandle->ADCRegularLocked = true;
 8008292:	f04f 0c01 	mov.w	ip, #1
{
 8008296:	b530      	push	{r4, r5, lr}
  LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
 8008298:	fa22 f10c 	lsr.w	r1, r2, ip
  pHandle->_Super.TurnOnLowSidesAction = false;
 800829c:	f04f 0e00 	mov.w	lr, #0
 80082a0:	f880 e07e 	strb.w	lr, [r0, #126]	; 0x7e
  pHandle->ADCRegularLocked = true;
 80082a4:	f880 c0a0 	strb.w	ip, [r0, #160]	; 0xa0
  LL_TIM_OC_SetCompareCH2(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
  LL_TIM_OC_SetCompareCH3(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
  LL_TIM_OC_SetCompareCH4(TIMx, ((uint32_t)pHandle->Half_PWMPeriod - (uint32_t)5));
 80082a8:	3a05      	subs	r2, #5
  WRITE_REG(TIMx->CCR1, CompareValue);
 80082aa:	6359      	str	r1, [r3, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 80082ac:	6399      	str	r1, [r3, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 80082ae:	63d9      	str	r1, [r3, #60]	; 0x3c
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80082b0:	f06f 0101 	mvn.w	r1, #1
  WRITE_REG(TIMx->CCR4, CompareValue);
 80082b4:	641a      	str	r2, [r3, #64]	; 0x40
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80082b6:	6119      	str	r1, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80082b8:	691a      	ldr	r2, [r3, #16]
 80082ba:	07d2      	lsls	r2, r2, #31
 80082bc:	d5fc      	bpl.n	80082b8 <R3_2_SwitchOnPWM+0x30>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80082be:	f06f 0201 	mvn.w	r2, #1
 80082c2:	611a      	str	r2, [r3, #16]
    /* Nothing to do */
  }
  LL_TIM_ClearFlag_UPDATE(TIMx);

  /* Main PWM Output Enable */
  TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 80082c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80082c6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80082ca:	645a      	str	r2, [r3, #68]	; 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 80082cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80082ce:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80082d2:	645a      	str	r2, [r3, #68]	; 0x44
  LL_TIM_EnableAllOutputs(TIMx);

  if ((ES_GPIO == pHandle->_Super.LowSideOutputs))
 80082d4:	f890 207d 	ldrb.w	r2, [r0, #125]	; 0x7d
 80082d8:	2a02      	cmp	r2, #2
 80082da:	d007      	beq.n	80082ec <R3_2_SwitchOnPWM+0x64>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80082dc:	f06f 0201 	mvn.w	r2, #1
 80082e0:	611a      	str	r2, [r3, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 80082e2:	68da      	ldr	r2, [r3, #12]
 80082e4:	f042 0201 	orr.w	r2, r2, #1
 80082e8:	60da      	str	r2, [r3, #12]
  }
  /* Clear Update Flag */
  LL_TIM_ClearFlag_UPDATE(TIMx);
  /* Enable Update IRQ */
  LL_TIM_EnableIT_UPDATE(TIMx);
}
 80082ea:	bd30      	pop	{r4, r5, pc}
    if ((TIMx->CCER & TIMxCCER_MASK_CH123) != 0U)
 80082ec:	6a19      	ldr	r1, [r3, #32]
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 80082ee:	f8b0 5048 	ldrh.w	r5, [r0, #72]	; 0x48
    if ((TIMx->CCER & TIMxCCER_MASK_CH123) != 0U)
 80082f2:	f240 5255 	movw	r2, #1365	; 0x555
 80082f6:	4211      	tst	r1, r2
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 80082f8:	e9d0 140f 	ldrd	r1, r4, [r0, #60]	; 0x3c
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 80082fc:	6c42      	ldr	r2, [r0, #68]	; 0x44
    if ((TIMx->CCER & TIMxCCER_MASK_CH123) != 0U)
 80082fe:	d007      	beq.n	8008310 <R3_2_SwitchOnPWM+0x88>
  WRITE_REG(GPIOx->BSRR, PinMask);
 8008300:	618d      	str	r5, [r1, #24]
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 8008302:	f8b0 504a 	ldrh.w	r5, [r0, #74]	; 0x4a
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 8008306:	f8b0 104c 	ldrh.w	r1, [r0, #76]	; 0x4c
 800830a:	61a5      	str	r5, [r4, #24]
 800830c:	6191      	str	r1, [r2, #24]
}
 800830e:	e7e5      	b.n	80082dc <R3_2_SwitchOnPWM+0x54>
  WRITE_REG(GPIOx->BRR, PinMask);
 8008310:	628d      	str	r5, [r1, #40]	; 0x28
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 8008312:	f8b0 504a 	ldrh.w	r5, [r0, #74]	; 0x4a
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 8008316:	f8b0 104c 	ldrh.w	r1, [r0, #76]	; 0x4c
 800831a:	62a5      	str	r5, [r4, #40]	; 0x28
 800831c:	6291      	str	r1, [r2, #40]	; 0x28
}
 800831e:	e7dd      	b.n	80082dc <R3_2_SwitchOnPWM+0x54>

08008320 <R3_2_SwitchOffPWM>:
  * @param  pHdl: Handler of the current instance of the PWM component.
  */
__weak void R3_2_SwitchOffPWM(PWMC_Handle_t *pHdl)
{
  PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008320:	f8d0 309c 	ldr.w	r3, [r0, #156]	; 0x9c

  pHandle->_Super.TurnOnLowSidesAction = false;

  /* Main PWM Output Disable */
  LL_TIM_DisableAllOutputs(TIMx);
  if (true == pHandle->_Super.BrakeActionLock)
 8008324:	f890 1085 	ldrb.w	r1, [r0, #133]	; 0x85
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008328:	681b      	ldr	r3, [r3, #0]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 800832a:	68da      	ldr	r2, [r3, #12]
 800832c:	f022 0201 	bic.w	r2, r2, #1
 8008330:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8008332:	6c5a      	ldr	r2, [r3, #68]	; 0x44
  pHandle->_Super.TurnOnLowSidesAction = false;
 8008334:	f04f 0c00 	mov.w	ip, #0
 8008338:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800833c:	f880 c07e 	strb.w	ip, [r0, #126]	; 0x7e
 8008340:	645a      	str	r2, [r3, #68]	; 0x44
  if (true == pHandle->_Super.BrakeActionLock)
 8008342:	b919      	cbnz	r1, 800834c <R3_2_SwitchOffPWM+0x2c>
  {
    /* Nothing to do */
  }
  else
  {
    if (ES_GPIO == pHandle->_Super.LowSideOutputs)
 8008344:	f890 207d 	ldrb.w	r2, [r0, #125]	; 0x7d
 8008348:	2a02      	cmp	r2, #2
 800834a:	d00c      	beq.n	8008366 <R3_2_SwitchOffPWM+0x46>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800834c:	f06f 0201 	mvn.w	r2, #1
 8008350:	611a      	str	r2, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8008352:	691a      	ldr	r2, [r3, #16]
 8008354:	07d2      	lsls	r2, r2, #31
 8008356:	d5fc      	bpl.n	8008352 <R3_2_SwitchOffPWM+0x32>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8008358:	f06f 0101 	mvn.w	r1, #1
    /* Nothing to do */
  }
  LL_TIM_ClearFlag_UPDATE(TIMx);

  /* We allow ADC usage for regular conversion on Systick */
  pHandle->ADCRegularLocked = false;
 800835c:	2200      	movs	r2, #0
 800835e:	6119      	str	r1, [r3, #16]
 8008360:	f880 20a0 	strb.w	r2, [r0, #160]	; 0xa0
 8008364:	4770      	bx	lr
{
 8008366:	b430      	push	{r4, r5}
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 8008368:	e9d0 410f 	ldrd	r4, r1, [r0, #60]	; 0x3c
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 800836c:	f8b0 5048 	ldrh.w	r5, [r0, #72]	; 0x48
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 8008370:	6c42      	ldr	r2, [r0, #68]	; 0x44
  WRITE_REG(GPIOx->BRR, PinMask);
 8008372:	62a5      	str	r5, [r4, #40]	; 0x28
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 8008374:	f8b0 404a 	ldrh.w	r4, [r0, #74]	; 0x4a
 8008378:	628c      	str	r4, [r1, #40]	; 0x28
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 800837a:	f8b0 104c 	ldrh.w	r1, [r0, #76]	; 0x4c
 800837e:	6291      	str	r1, [r2, #40]	; 0x28
 8008380:	f06f 0201 	mvn.w	r2, #1
 8008384:	611a      	str	r2, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8008386:	691a      	ldr	r2, [r3, #16]
 8008388:	07d1      	lsls	r1, r2, #31
 800838a:	d5fc      	bpl.n	8008386 <R3_2_SwitchOffPWM+0x66>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800838c:	f06f 0101 	mvn.w	r1, #1
  pHandle->ADCRegularLocked = false;
 8008390:	2200      	movs	r2, #0
 8008392:	6119      	str	r1, [r3, #16]
}
 8008394:	bc30      	pop	{r4, r5}
  pHandle->ADCRegularLocked = false;
 8008396:	f880 20a0 	strb.w	r2, [r0, #160]	; 0xa0
}
 800839a:	4770      	bx	lr

0800839c <R3_2_RLGetPhaseCurrents>:
  * @param  pHdl: Handler of the current instance of the PWM component.
  * @param  pStator_Currents: Pointer to the structure that will receive motor current
  *         of phase A and B in ab_t format.
  */
static void R3_2_RLGetPhaseCurrents(PWMC_Handle_t *pHdl, ab_t *pStator_Currents)
{
 800839c:	b410      	push	{r4}
  }
  else
  {
#endif
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800839e:	f8d0 409c 	ldr.w	r4, [r0, #156]	; 0x9c
 80083a2:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80083a4:	6853      	ldr	r3, [r2, #4]
 80083a6:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80083aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80083ae:	6053      	str	r3, [r2, #4]

    /* Disable ADC trigger source */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    wAux = ((int32_t)pHandle->PhaseBOffset)
         - ((int32_t)(pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]->JDR1));
 80083b0:	f890 207c 	ldrb.w	r2, [r0, #124]	; 0x7c
    wAux = ((int32_t)pHandle->PhaseBOffset)
 80083b4:	f8d0 308c 	ldr.w	r3, [r0, #140]	; 0x8c

    /* Check saturation */
    if (wAux > -INT16_MAX)
 80083b8:	480d      	ldr	r0, [pc, #52]	; (80083f0 <R3_2_RLGetPhaseCurrents+0x54>)
         - ((int32_t)(pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]->JDR1));
 80083ba:	3214      	adds	r2, #20
 80083bc:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80083c0:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
    wAux = ((int32_t)pHandle->PhaseBOffset)
 80083c4:	1a9b      	subs	r3, r3, r2
    if (wAux > -INT16_MAX)
 80083c6:	4283      	cmp	r3, r0
 80083c8:	db05      	blt.n	80083d6 <R3_2_RLGetPhaseCurrents+0x3a>
    {
      if (wAux < INT16_MAX)
 80083ca:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 80083ce:	4293      	cmp	r3, r2
 80083d0:	dc0b      	bgt.n	80083ea <R3_2_RLGetPhaseCurrents+0x4e>
    else
    {
      wAux = -INT16_MAX;
    }

    pStator_Currents->a = (int16_t)wAux;
 80083d2:	b21b      	sxth	r3, r3
 80083d4:	e000      	b.n	80083d8 <R3_2_RLGetPhaseCurrents+0x3c>
 80083d6:	4b07      	ldr	r3, [pc, #28]	; (80083f4 <R3_2_RLGetPhaseCurrents+0x58>)
    pStator_Currents->b = (int16_t)wAux;
#ifdef NULL_PTR_CHECK_R3_2_PWM_CURR_FDB
  }
#endif
}
 80083d8:	f85d 4b04 	ldr.w	r4, [sp], #4
    pStator_Currents->a = (int16_t)wAux;
 80083dc:	2200      	movs	r2, #0
 80083de:	f363 020f 	bfi	r2, r3, #0, #16
 80083e2:	f363 421f 	bfi	r2, r3, #16, #16
 80083e6:	600a      	str	r2, [r1, #0]
}
 80083e8:	4770      	bx	lr
 80083ea:	f647 73ff 	movw	r3, #32767	; 0x7fff
 80083ee:	e7f3      	b.n	80083d8 <R3_2_RLGetPhaseCurrents+0x3c>
 80083f0:	ffff8002 	.word	0xffff8002
 80083f4:	ffff8001 	.word	0xffff8001

080083f8 <R3_2_RLSwitchOnPWM>:
  }
  else
  {
#endif
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80083f8:	f8d0 209c 	ldr.w	r2, [r0, #156]	; 0x9c
{
 80083fc:	b410      	push	{r4}
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80083fe:	6813      	ldr	r3, [r2, #0]
    ADC_TypeDef *ADCx_1 = pHandle->pParams_str->ADCDataReg1[0];
 8008400:	6b94      	ldr	r4, [r2, #56]	; 0x38
    ADC_TypeDef *ADCx_2 = pHandle->pParams_str->ADCDataReg2[0];
 8008402:	6d11      	ldr	r1, [r2, #80]	; 0x50

    pHandle->ADCRegularLocked=true;
 8008404:	2201      	movs	r2, #1
 8008406:	f880 20a0 	strb.w	r2, [r0, #160]	; 0xa0
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800840a:	f06f 0201 	mvn.w	r2, #1
 800840e:	611a      	str	r2, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8008410:	691a      	ldr	r2, [r3, #16]
 8008412:	07d2      	lsls	r2, r2, #31
 8008414:	d5fc      	bpl.n	8008410 <R3_2_RLSwitchOnPWM+0x18>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8008416:	f06f 0201 	mvn.w	r2, #1
 800841a:	611a      	str	r2, [r3, #16]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800841c:	2201      	movs	r2, #1
 800841e:	635a      	str	r2, [r3, #52]	; 0x34
    }
    /* Clear Update Flag */
    LL_TIM_ClearFlag_UPDATE(TIMx);

    LL_TIM_OC_SetCompareCH1(TIMx, 1U);
    LL_TIM_OC_SetCompareCH4(TIMx, ((uint32_t )pHandle->Half_PWMPeriod) - 5U);
 8008420:	f8b0 2094 	ldrh.w	r2, [r0, #148]	; 0x94
 8008424:	3a05      	subs	r2, #5
  WRITE_REG(TIMx->CCR4, CompareValue);
 8008426:	641a      	str	r2, [r3, #64]	; 0x40
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8008428:	691a      	ldr	r2, [r3, #16]
 800842a:	07d2      	lsls	r2, r2, #31
 800842c:	d5fc      	bpl.n	8008428 <R3_2_RLSwitchOnPWM+0x30>
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 800842e:	68da      	ldr	r2, [r3, #12]
 8008430:	f042 0201 	orr.w	r2, r2, #1
 8008434:	60da      	str	r2, [r3, #12]

    /* Enable TIMx update interrupt */
    LL_TIM_EnableIT_UPDATE(TIMx);

    /* Main PWM Output Enable */
    TIMx->BDTR |= LL_TIM_OSSI_ENABLE ;
 8008436:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008438:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800843c:	645a      	str	r2, [r3, #68]	; 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800843e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008440:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008444:	645a      	str	r2, [r3, #68]	; 0x44
    LL_TIM_EnableAllOutputs(TIMx);

    if (ES_GPIO ==  pHandle->_Super.LowSideOutputs)
 8008446:	f890 207d 	ldrb.w	r2, [r0, #125]	; 0x7d
 800844a:	2a02      	cmp	r2, #2
 800844c:	d010      	beq.n	8008470 <R3_2_RLSwitchOnPWM+0x78>
      /* Nothing to do */
    }

    /* Set the sector that correspond to Phase B and C sampling
     * B will be sampled by ADCx_1 */
    pHdl->Sector = SECTOR_4;
 800844e:	2303      	movs	r3, #3
 8008450:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
  MODIFY_REG(ADCx->CR,
 8008454:	68a3      	ldr	r3, [r4, #8]
 8008456:	4a14      	ldr	r2, [pc, #80]	; (80084a8 <R3_2_RLSwitchOnPWM+0xb0>)
 8008458:	4013      	ands	r3, r2
 800845a:	f043 0308 	orr.w	r3, r3, #8
 800845e:	60a3      	str	r3, [r4, #8]
 8008460:	688b      	ldr	r3, [r1, #8]
    LL_ADC_INJ_StartConversion(ADCx_1);
    LL_ADC_INJ_StartConversion(ADCx_2);
#ifdef NULL_PTR_CHECK_R3_2_PWM_CURR_FDB
  }
#endif
}
 8008462:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008466:	4013      	ands	r3, r2
 8008468:	f043 0308 	orr.w	r3, r3, #8
 800846c:	608b      	str	r3, [r1, #8]
 800846e:	4770      	bx	lr
      if ((TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0U)
 8008470:	6a1a      	ldr	r2, [r3, #32]
 8008472:	f240 5355 	movw	r3, #1365	; 0x555
 8008476:	421a      	tst	r2, r3
        LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 8008478:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800847a:	f8b0 2048 	ldrh.w	r2, [r0, #72]	; 0x48
      if ((TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0U)
 800847e:	d009      	beq.n	8008494 <R3_2_RLSwitchOnPWM+0x9c>
  WRITE_REG(GPIOx->BSRR, PinMask);
 8008480:	619a      	str	r2, [r3, #24]
        LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 8008482:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8008484:	f8b0 204a 	ldrh.w	r2, [r0, #74]	; 0x4a
 8008488:	619a      	str	r2, [r3, #24]
        LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 800848a:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800848c:	f8b0 204c 	ldrh.w	r2, [r0, #76]	; 0x4c
  WRITE_REG(GPIOx->BRR, PinMask);
 8008490:	629a      	str	r2, [r3, #40]	; 0x28
}
 8008492:	e7dc      	b.n	800844e <R3_2_RLSwitchOnPWM+0x56>
  WRITE_REG(GPIOx->BRR, PinMask);
 8008494:	629a      	str	r2, [r3, #40]	; 0x28
        LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 8008496:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8008498:	f8b0 204a 	ldrh.w	r2, [r0, #74]	; 0x4a
 800849c:	629a      	str	r2, [r3, #40]	; 0x28
        LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 800849e:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80084a0:	f8b0 204c 	ldrh.w	r2, [r0, #76]	; 0x4c
 80084a4:	629a      	str	r2, [r3, #40]	; 0x28
}
 80084a6:	e7d2      	b.n	800844e <R3_2_RLSwitchOnPWM+0x56>
 80084a8:	7fffffc0 	.word	0x7fffffc0

080084ac <R3_2_TurnOnLowSides>:
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80084ac:	f8d0 309c 	ldr.w	r3, [r0, #156]	; 0x9c
 80084b0:	681b      	ldr	r3, [r3, #0]
  pHandle->_Super.TurnOnLowSidesAction = true;
 80084b2:	f04f 0c01 	mov.w	ip, #1
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80084b6:	f06f 0201 	mvn.w	r2, #1
 80084ba:	f880 c07e 	strb.w	ip, [r0, #126]	; 0x7e
 80084be:	611a      	str	r2, [r3, #16]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80084c0:	6359      	str	r1, [r3, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 80084c2:	6399      	str	r1, [r3, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 80084c4:	63d9      	str	r1, [r3, #60]	; 0x3c
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80084c6:	691a      	ldr	r2, [r3, #16]
 80084c8:	07d2      	lsls	r2, r2, #31
 80084ca:	d5fc      	bpl.n	80084c6 <R3_2_TurnOnLowSides+0x1a>
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 80084cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80084ce:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80084d2:	645a      	str	r2, [r3, #68]	; 0x44
  if ((ES_GPIO == pHandle->_Super.LowSideOutputs))
 80084d4:	f890 307d 	ldrb.w	r3, [r0, #125]	; 0x7d
 80084d8:	2b02      	cmp	r3, #2
 80084da:	d000      	beq.n	80084de <R3_2_TurnOnLowSides+0x32>
 80084dc:	4770      	bx	lr
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 80084de:	e9d0 210f 	ldrd	r2, r1, [r0, #60]	; 0x3c
{
 80084e2:	b410      	push	{r4}
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 80084e4:	6c43      	ldr	r3, [r0, #68]	; 0x44
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 80084e6:	f8b0 4048 	ldrh.w	r4, [r0, #72]	; 0x48
  WRITE_REG(GPIOx->BSRR, PinMask);
 80084ea:	6194      	str	r4, [r2, #24]
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 80084ec:	f8b0 404a 	ldrh.w	r4, [r0, #74]	; 0x4a
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 80084f0:	f8b0 204c 	ldrh.w	r2, [r0, #76]	; 0x4c
 80084f4:	618c      	str	r4, [r1, #24]
}
 80084f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80084fa:	619a      	str	r2, [r3, #24]
 80084fc:	4770      	bx	lr
 80084fe:	bf00      	nop

08008500 <R3_2_SetAOReferenceVoltage>:
  * @param  Data Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_DAC_ConvertData12LeftAligned(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Data)
{
  __IO uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx->DHR12R1, (DAC_Channel >> DAC_REG_DHR12LX_REGOFFSET_BITOFFSET_POS)
 8008500:	ea4f 4c90 	mov.w	ip, r0, lsr #18
{
 8008504:	b510      	push	{r4, lr}
 8008506:	f00c 0c3c 	and.w	ip, ip, #60	; 0x3c
 800850a:	f101 0e08 	add.w	lr, r1, #8
 800850e:	b082      	sub	sp, #8
                                             & DAC_REG_DHR_REGOFFSET_MASK_POSBIT0);

  MODIFY_REG(*preg, DAC_DHR12L1_DACC1DHR, Data);
 8008510:	f85e 300c 	ldr.w	r3, [lr, ip]
 8008514:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008518:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800851c:	431a      	orrs	r2, r3
 800851e:	f84e 200c 	str.w	r2, [lr, ip]
  SET_BIT(DACx->SWTRIGR,
 8008522:	684a      	ldr	r2, [r1, #4]
 8008524:	f000 0303 	and.w	r3, r0, #3
 8008528:	4313      	orrs	r3, r2
 800852a:	604b      	str	r3, [r1, #4]
  return ((READ_BIT(DACx->CR,
 800852c:	680a      	ldr	r2, [r1, #0]
 800852e:	f000 0010 	and.w	r0, r0, #16
 8008532:	2301      	movs	r3, #1
 8008534:	4083      	lsls	r3, r0
           == (DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))) ? 1UL : 0UL);
 8008536:	ea33 0202 	bics.w	r2, r3, r2
 800853a:	d014      	beq.n	8008566 <R3_2_SetAOReferenceVoltage+0x66>
                                         * (SystemCoreClock / (1000000UL * 2UL)));
 800853c:	4a14      	ldr	r2, [pc, #80]	; (8008590 <R3_2_SetAOReferenceVoltage+0x90>)
 800853e:	4815      	ldr	r0, [pc, #84]	; (8008594 <R3_2_SetAOReferenceVoltage+0x94>)
 8008540:	6812      	ldr	r2, [r2, #0]
  SET_BIT(DACx->CR,
 8008542:	680c      	ldr	r4, [r1, #0]
 8008544:	fba0 0202 	umull	r0, r2, r0, r2
 8008548:	0cd2      	lsrs	r2, r2, #19
 800854a:	4323      	orrs	r3, r4
 800854c:	00d2      	lsls	r2, r2, #3
 800854e:	600b      	str	r3, [r1, #0]
    volatile uint32_t wait_loop_index = ((LL_DAC_DELAY_STARTUP_VOLTAGE_SETTLING_US)
 8008550:	9200      	str	r2, [sp, #0]
    while (wait_loop_index != 0UL)
 8008552:	9b00      	ldr	r3, [sp, #0]
 8008554:	b12b      	cbz	r3, 8008562 <R3_2_SetAOReferenceVoltage+0x62>
      wait_loop_index--;
 8008556:	9b00      	ldr	r3, [sp, #0]
 8008558:	3b01      	subs	r3, #1
 800855a:	9300      	str	r3, [sp, #0]
    while (wait_loop_index != 0UL)
 800855c:	9b00      	ldr	r3, [sp, #0]
 800855e:	2b00      	cmp	r3, #0
 8008560:	d1f9      	bne.n	8008556 <R3_2_SetAOReferenceVoltage+0x56>
}
 8008562:	b002      	add	sp, #8
 8008564:	bd10      	pop	{r4, pc}
    volatile uint32_t wait_loop_index = ((LL_DAC_DELAY_VOLTAGE_SETTLING_US) * (SystemCoreClock / (1000000UL * 2UL)));
 8008566:	4b0a      	ldr	r3, [pc, #40]	; (8008590 <R3_2_SetAOReferenceVoltage+0x90>)
 8008568:	4a0a      	ldr	r2, [pc, #40]	; (8008594 <R3_2_SetAOReferenceVoltage+0x94>)
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	fba2 2303 	umull	r2, r3, r2, r3
 8008570:	0cdb      	lsrs	r3, r3, #19
 8008572:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8008576:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8008578:	9b01      	ldr	r3, [sp, #4]
 800857a:	2b00      	cmp	r3, #0
 800857c:	d0f1      	beq.n	8008562 <R3_2_SetAOReferenceVoltage+0x62>
      wait_loop_index--;
 800857e:	9b01      	ldr	r3, [sp, #4]
 8008580:	3b01      	subs	r3, #1
 8008582:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8008584:	9b01      	ldr	r3, [sp, #4]
 8008586:	2b00      	cmp	r3, #0
 8008588:	d1f9      	bne.n	800857e <R3_2_SetAOReferenceVoltage+0x7e>
}
 800858a:	b002      	add	sp, #8
 800858c:	bd10      	pop	{r4, pc}
 800858e:	bf00      	nop
 8008590:	200004c4 	.word	0x200004c4
 8008594:	431bde83 	.word	0x431bde83

08008598 <R3_2_RLTurnOnLowSides>:
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008598:	f8d0 309c 	ldr.w	r3, [r0, #156]	; 0x9c
 800859c:	681b      	ldr	r3, [r3, #0]
  pHandle->ADCRegularLocked = true;
 800859e:	f04f 0c01 	mov.w	ip, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 80085a2:	2100      	movs	r1, #0
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80085a4:	f06f 0201 	mvn.w	r2, #1
 80085a8:	f880 c0a0 	strb.w	ip, [r0, #160]	; 0xa0
  WRITE_REG(TIMx->CCR1, CompareValue);
 80085ac:	6359      	str	r1, [r3, #52]	; 0x34
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80085ae:	611a      	str	r2, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80085b0:	691a      	ldr	r2, [r3, #16]
 80085b2:	07d2      	lsls	r2, r2, #31
 80085b4:	d5fc      	bpl.n	80085b0 <R3_2_RLTurnOnLowSides+0x18>
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 80085b6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80085b8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80085bc:	645a      	str	r2, [r3, #68]	; 0x44
  if (ES_GPIO == pHandle->_Super.LowSideOutputs)
 80085be:	f890 307d 	ldrb.w	r3, [r0, #125]	; 0x7d
 80085c2:	2b02      	cmp	r3, #2
 80085c4:	d000      	beq.n	80085c8 <R3_2_RLTurnOnLowSides+0x30>
 80085c6:	4770      	bx	lr
    LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 80085c8:	e9d0 210f 	ldrd	r2, r1, [r0, #60]	; 0x3c
{
 80085cc:	b410      	push	{r4}
    LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 80085ce:	6c43      	ldr	r3, [r0, #68]	; 0x44
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 80085d0:	f8b0 4048 	ldrh.w	r4, [r0, #72]	; 0x48
 80085d4:	6194      	str	r4, [r2, #24]
    LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 80085d6:	f8b0 404a 	ldrh.w	r4, [r0, #74]	; 0x4a
    LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 80085da:	f8b0 204c 	ldrh.w	r2, [r0, #76]	; 0x4c
  WRITE_REG(GPIOx->BRR, PinMask);
 80085de:	628c      	str	r4, [r1, #40]	; 0x28
}
 80085e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80085e4:	629a      	str	r2, [r3, #40]	; 0x28
 80085e6:	4770      	bx	lr

080085e8 <R3_2_Init>:
{
 80085e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    R3_3_OPAMPParams_t *OPAMPParams = pHandle->pParams_str->OPAMPParams;
 80085ec:	f8d0 409c 	ldr.w	r4, [r0, #156]	; 0x9c
    ADC_TypeDef *ADCx_1 = pHandle->pParams_str->ADCDataReg1[0];
 80085f0:	6ba7      	ldr	r7, [r4, #56]	; 0x38
    ADC_TypeDef *ADCx_2 = pHandle->pParams_str->ADCDataReg2[0];
 80085f2:	6d26      	ldr	r6, [r4, #80]	; 0x50
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 80085f4:	687a      	ldr	r2, [r7, #4]
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80085f6:	6825      	ldr	r5, [r4, #0]
    COMP_TypeDef *COMP_OCPBx = pHandle->pParams_str->CompOCPBSelection;
 80085f8:	f8d4 b00c 	ldr.w	fp, [r4, #12]
{
 80085fc:	4680      	mov	r8, r0
    DAC_TypeDef *DAC_OCPBx = pHandle->pParams_str->DAC_OCP_BSelection;
 80085fe:	e9d4 c006 	ldrd	ip, r0, [r4, #24]
{
 8008602:	b087      	sub	sp, #28
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8008604:	f04f 0e04 	mov.w	lr, #4
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8008608:	f022 0204 	bic.w	r2, r2, #4
    DAC_TypeDef *DAC_OCPBx = pHandle->pParams_str->DAC_OCP_BSelection;
 800860c:	9000      	str	r0, [sp, #0]
    DAC_TypeDef *DAC_OCPCx = pHandle->pParams_str->DAC_OCP_CSelection;
 800860e:	6a20      	ldr	r0, [r4, #32]
 8008610:	9001      	str	r0, [sp, #4]
    COMP_TypeDef *COMP_OCPAx = pHandle->pParams_str->CompOCPASelection;
 8008612:	e9d4 1301 	ldrd	r1, r3, [r4, #4]
    DAC_TypeDef *DAC_OVPx = pHandle->pParams_str->DAC_OVP_Selection;
 8008616:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008618:	9002      	str	r0, [sp, #8]
    COMP_TypeDef *COMP_OVPx = pHandle->pParams_str->CompOVPSelection;
 800861a:	e9d4 a904 	ldrd	sl, r9, [r4, #16]
 800861e:	607a      	str	r2, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8008620:	f8c7 e000 	str.w	lr, [r7]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 8008624:	687a      	ldr	r2, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 8008626:	2020      	movs	r0, #32
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 8008628:	f022 0220 	bic.w	r2, r2, #32
 800862c:	607a      	str	r2, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 800862e:	6038      	str	r0, [r7, #0]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8008630:	6872      	ldr	r2, [r6, #4]
 8008632:	f022 0204 	bic.w	r2, r2, #4
 8008636:	6072      	str	r2, [r6, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8008638:	f8c6 e000 	str.w	lr, [r6]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 800863c:	6872      	ldr	r2, [r6, #4]
 800863e:	f022 0220 	bic.w	r2, r2, #32
 8008642:	6072      	str	r2, [r6, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 8008644:	6030      	str	r0, [r6, #0]
      if (TIM1 ==  TIMx)
 8008646:	4a85      	ldr	r2, [pc, #532]	; (800885c <R3_2_Init+0x274>)
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
{
  SET_BIT(DBGMCU->APB2FZ, Periphs);
 8008648:	4885      	ldr	r0, [pc, #532]	; (8008860 <R3_2_Init+0x278>)
 800864a:	4295      	cmp	r5, r2
 800864c:	6902      	ldr	r2, [r0, #16]
 800864e:	bf0c      	ite	eq
 8008650:	f442 6200 	orreq.w	r2, r2, #2048	; 0x800
 8008654:	f442 5200 	orrne.w	r2, r2, #8192	; 0x2000
 8008658:	6102      	str	r2, [r0, #16]
      if (OPAMPParams != NULL)
 800865a:	b181      	cbz	r1, 800867e <R3_2_Init+0x96>
        LL_OPAMP_Enable(OPAMPParams->OPAMPSelect_1[1]);
 800865c:	e9d1 2000 	ldrd	r2, r0, [r1]
  * @param  OPAMPx OPAMP instance
  * @retval None
  */
__STATIC_INLINE void LL_OPAMP_Enable(OPAMP_TypeDef *OPAMPx)
{
  SET_BIT(OPAMPx->CSR, OPAMP_CSR_OPAMPxEN);
 8008660:	f8d2 e000 	ldr.w	lr, [r2]
        LL_OPAMP_Enable(OPAMPParams->OPAMPSelect_2[0]);
 8008664:	6989      	ldr	r1, [r1, #24]
 8008666:	f04e 0e01 	orr.w	lr, lr, #1
 800866a:	f8c2 e000 	str.w	lr, [r2]
 800866e:	6802      	ldr	r2, [r0, #0]
 8008670:	f042 0201 	orr.w	r2, r2, #1
 8008674:	6002      	str	r2, [r0, #0]
 8008676:	680a      	ldr	r2, [r1, #0]
 8008678:	f042 0201 	orr.w	r2, r2, #1
 800867c:	600a      	str	r2, [r1, #0]
      if (COMP_OCPAx != NULL)
 800867e:	b1b3      	cbz	r3, 80086ae <R3_2_Init+0xc6>
        if ((pHandle->pParams_str->CompOCPAInvInput_MODE != EXT_MODE) && (DAC_OCPAx != MC_NULL))
 8008680:	f894 20a7 	ldrb.w	r2, [r4, #167]	; 0xa7
 8008684:	2a01      	cmp	r2, #1
 8008686:	d00a      	beq.n	800869e <R3_2_Init+0xb6>
 8008688:	f1bc 0f00 	cmp.w	ip, #0
 800868c:	d007      	beq.n	800869e <R3_2_Init+0xb6>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OCPA, DAC_OCPAx,
 800868e:	f8b4 20a2 	ldrh.w	r2, [r4, #162]	; 0xa2
 8008692:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8008694:	9303      	str	r3, [sp, #12]
 8008696:	4661      	mov	r1, ip
 8008698:	f7ff ff32 	bl	8008500 <R3_2_SetAOReferenceVoltage>
 800869c:	9b03      	ldr	r3, [sp, #12]
  * @param  COMPx Comparator instance
  * @retval None
  */
__STATIC_INLINE void LL_COMP_Enable(COMP_TypeDef *COMPx)
{
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 800869e:	681a      	ldr	r2, [r3, #0]
 80086a0:	f042 0201 	orr.w	r2, r2, #1
 80086a4:	601a      	str	r2, [r3, #0]
  * @param  COMPx Comparator instance
  * @retval None
  */
__STATIC_INLINE void LL_COMP_Lock(COMP_TypeDef *COMPx)
{
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 80086a6:	681a      	ldr	r2, [r3, #0]
 80086a8:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80086ac:	601a      	str	r2, [r3, #0]
      if (COMP_OCPBx != NULL)
 80086ae:	f1bb 0f00 	cmp.w	fp, #0
 80086b2:	d017      	beq.n	80086e4 <R3_2_Init+0xfc>
        if ((pHandle->pParams_str->CompOCPBInvInput_MODE != EXT_MODE) && (DAC_OCPBx != MC_NULL))
 80086b4:	f894 30a8 	ldrb.w	r3, [r4, #168]	; 0xa8
 80086b8:	2b01      	cmp	r3, #1
 80086ba:	d007      	beq.n	80086cc <R3_2_Init+0xe4>
 80086bc:	9b00      	ldr	r3, [sp, #0]
 80086be:	b12b      	cbz	r3, 80086cc <R3_2_Init+0xe4>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OCPB, DAC_OCPBx,
 80086c0:	f8b4 20a2 	ldrh.w	r2, [r4, #162]	; 0xa2
 80086c4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80086c6:	4619      	mov	r1, r3
 80086c8:	f7ff ff1a 	bl	8008500 <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 80086cc:	f8db 3000 	ldr.w	r3, [fp]
 80086d0:	f043 0301 	orr.w	r3, r3, #1
 80086d4:	f8cb 3000 	str.w	r3, [fp]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 80086d8:	f8db 3000 	ldr.w	r3, [fp]
 80086dc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80086e0:	f8cb 3000 	str.w	r3, [fp]
      if (COMP_OCPCx != NULL)
 80086e4:	f1ba 0f00 	cmp.w	sl, #0
 80086e8:	d017      	beq.n	800871a <R3_2_Init+0x132>
        if ((pHandle->pParams_str->CompOCPCInvInput_MODE != EXT_MODE)  && (DAC_OCPCx != MC_NULL))
 80086ea:	f894 30a9 	ldrb.w	r3, [r4, #169]	; 0xa9
 80086ee:	2b01      	cmp	r3, #1
 80086f0:	d007      	beq.n	8008702 <R3_2_Init+0x11a>
 80086f2:	9b01      	ldr	r3, [sp, #4]
 80086f4:	b12b      	cbz	r3, 8008702 <R3_2_Init+0x11a>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OCPC, DAC_OCPCx,
 80086f6:	f8b4 20a2 	ldrh.w	r2, [r4, #162]	; 0xa2
 80086fa:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80086fc:	4619      	mov	r1, r3
 80086fe:	f7ff feff 	bl	8008500 <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 8008702:	f8da 3000 	ldr.w	r3, [sl]
 8008706:	f043 0301 	orr.w	r3, r3, #1
 800870a:	f8ca 3000 	str.w	r3, [sl]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 800870e:	f8da 3000 	ldr.w	r3, [sl]
 8008712:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008716:	f8ca 3000 	str.w	r3, [sl]
      if (COMP_OVPx != NULL)
 800871a:	f1b9 0f00 	cmp.w	r9, #0
 800871e:	d017      	beq.n	8008750 <R3_2_Init+0x168>
        if ((pHandle->pParams_str->CompOVPInvInput_MODE != EXT_MODE) && (DAC_OVPx != MC_NULL))
 8008720:	f894 30aa 	ldrb.w	r3, [r4, #170]	; 0xaa
 8008724:	2b01      	cmp	r3, #1
 8008726:	d007      	beq.n	8008738 <R3_2_Init+0x150>
 8008728:	9b02      	ldr	r3, [sp, #8]
 800872a:	b12b      	cbz	r3, 8008738 <R3_2_Init+0x150>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OVP, DAC_OVPx,
 800872c:	f8b4 20a4 	ldrh.w	r2, [r4, #164]	; 0xa4
 8008730:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8008732:	4619      	mov	r1, r3
 8008734:	f7ff fee4 	bl	8008500 <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 8008738:	f8d9 3000 	ldr.w	r3, [r9]
 800873c:	f043 0301 	orr.w	r3, r3, #1
 8008740:	f8c9 3000 	str.w	r3, [r9]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 8008744:	f8d9 3000 	ldr.w	r3, [r9]
 8008748:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800874c:	f8c9 3000 	str.w	r3, [r9]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008750:	68bb      	ldr	r3, [r7, #8]
 8008752:	07d9      	lsls	r1, r3, #31
 8008754:	d558      	bpl.n	8008808 <R3_2_Init+0x220>
 8008756:	68b3      	ldr	r3, [r6, #8]
 8008758:	07da      	lsls	r2, r3, #31
 800875a:	d551      	bpl.n	8008800 <R3_2_Init+0x218>
  volatile uint32_t Brk2Timeout = 1000;
 800875c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008760:	9305      	str	r3, [sp, #20]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 8008762:	682b      	ldr	r3, [r5, #0]
 8008764:	f023 0301 	bic.w	r3, r3, #1
 8008768:	602b      	str	r3, [r5, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800876a:	686b      	ldr	r3, [r5, #4]
 800876c:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8008770:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008774:	606b      	str	r3, [r5, #4]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8008776:	69ab      	ldr	r3, [r5, #24]
 8008778:	f043 0308 	orr.w	r3, r3, #8
 800877c:	61ab      	str	r3, [r5, #24]
 800877e:	69ab      	ldr	r3, [r5, #24]
 8008780:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8008784:	61ab      	str	r3, [r5, #24]
 8008786:	69eb      	ldr	r3, [r5, #28]
 8008788:	f043 0308 	orr.w	r3, r3, #8
 800878c:	61eb      	str	r3, [r5, #28]
 800878e:	69eb      	ldr	r3, [r5, #28]
 8008790:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8008794:	61eb      	str	r3, [r5, #28]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8008796:	696b      	ldr	r3, [r5, #20]
 8008798:	f043 0301 	orr.w	r3, r3, #1
 800879c:	616b      	str	r3, [r5, #20]
  if (2U == pHandle->pParams_str->FreqRatio)
 800879e:	f894 30ab 	ldrb.w	r3, [r4, #171]	; 0xab
 80087a2:	2b02      	cmp	r3, #2
 80087a4:	d03d      	beq.n	8008822 <R3_2_Init+0x23a>
    if (M1 == pHandle->_Super.Motor)
 80087a6:	f898 307a 	ldrb.w	r3, [r8, #122]	; 0x7a
 80087aa:	b92b      	cbnz	r3, 80087b8 <R3_2_Init+0x1d0>
      if (1U == pHandle->pParams_str->RepetitionCounter)
 80087ac:	f894 30a6 	ldrb.w	r3, [r4, #166]	; 0xa6
 80087b0:	2b01      	cmp	r3, #1
 80087b2:	d03a      	beq.n	800882a <R3_2_Init+0x242>
      else if (3U == pHandle->pParams_str->RepetitionCounter)
 80087b4:	2b03      	cmp	r3, #3
 80087b6:	d048      	beq.n	800884a <R3_2_Init+0x262>
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 80087b8:	f06f 0380 	mvn.w	r3, #128	; 0x80
 80087bc:	612b      	str	r3, [r5, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 80087be:	692b      	ldr	r3, [r5, #16]
 80087c0:	05db      	lsls	r3, r3, #23
 80087c2:	d50f      	bpl.n	80087e4 <R3_2_Init+0x1fc>
  while ((Brk2Timeout != 0u) && (1U == result))
 80087c4:	9b05      	ldr	r3, [sp, #20]
 80087c6:	b173      	cbz	r3, 80087e6 <R3_2_Init+0x1fe>
  WRITE_REG(TIMx->SR, ~(TIM_SR_B2IF));
 80087c8:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80087cc:	612a      	str	r2, [r5, #16]
    Brk2Timeout--;
 80087ce:	9b05      	ldr	r3, [sp, #20]
 80087d0:	3b01      	subs	r3, #1
 80087d2:	9305      	str	r3, [sp, #20]
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 80087d4:	692b      	ldr	r3, [r5, #16]
 80087d6:	f413 7f80 	tst.w	r3, #256	; 0x100
  while ((Brk2Timeout != 0u) && (1U == result))
 80087da:	9b05      	ldr	r3, [sp, #20]
 80087dc:	d003      	beq.n	80087e6 <R3_2_Init+0x1fe>
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d1f4      	bne.n	80087cc <R3_2_Init+0x1e4>
 80087e2:	e000      	b.n	80087e6 <R3_2_Init+0x1fe>
 80087e4:	9b05      	ldr	r3, [sp, #20]
  SET_BIT(TIMx->DIER, TIM_DIER_BIE);
 80087e6:	68eb      	ldr	r3, [r5, #12]
 80087e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80087ec:	60eb      	str	r3, [r5, #12]
  SET_BIT(TIMx->CCER, Channels);
 80087ee:	6a2b      	ldr	r3, [r5, #32]
 80087f0:	f443 63aa 	orr.w	r3, r3, #1360	; 0x550
 80087f4:	f043 0305 	orr.w	r3, r3, #5
 80087f8:	622b      	str	r3, [r5, #32]
}
 80087fa:	b007      	add	sp, #28
 80087fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        R3_2_ADCxInit(ADCx_2);
 8008800:	4630      	mov	r0, r6
 8008802:	f7ff fbb3 	bl	8007f6c <R3_2_ADCxInit>
 8008806:	e7a9      	b.n	800875c <R3_2_Init+0x174>
        R3_2_ADCxInit(ADCx_1);
 8008808:	4638      	mov	r0, r7
 800880a:	f7ff fbaf 	bl	8007f6c <R3_2_ADCxInit>
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOS);
 800880e:	2340      	movs	r3, #64	; 0x40
 8008810:	603b      	str	r3, [r7, #0]
  SET_BIT(ADCx->IER, LL_ADC_IT_JEOS);
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008818:	607b      	str	r3, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800881a:	68b3      	ldr	r3, [r6, #8]
 800881c:	07da      	lsls	r2, r3, #31
 800881e:	d49d      	bmi.n	800875c <R3_2_Init+0x174>
 8008820:	e7ee      	b.n	8008800 <R3_2_Init+0x218>
    if (HIGHER_FREQ == pHandle->pParams_str->IsHigherFreqTim)
 8008822:	f894 30ac 	ldrb.w	r3, [r4, #172]	; 0xac
 8008826:	2b01      	cmp	r3, #1
 8008828:	d004      	beq.n	8008834 <R3_2_Init+0x24c>
        LL_TIM_SetCounter(TIMx, (uint32_t)(pHandle->Half_PWMPeriod) - 1U);
 800882a:	f8b8 3094 	ldrh.w	r3, [r8, #148]	; 0x94
 800882e:	3b01      	subs	r3, #1
  WRITE_REG(TIMx->CNT, Counter);
 8008830:	626b      	str	r3, [r5, #36]	; 0x24
}
 8008832:	e7c1      	b.n	80087b8 <R3_2_Init+0x1d0>
      if (3U == pHandle->pParams_str->RepetitionCounter)
 8008834:	f894 20a6 	ldrb.w	r2, [r4, #166]	; 0xa6
 8008838:	2a03      	cmp	r2, #3
 800883a:	d1f6      	bne.n	800882a <R3_2_Init+0x242>
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800883c:	632b      	str	r3, [r5, #48]	; 0x30
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800883e:	696b      	ldr	r3, [r5, #20]
 8008840:	f043 0301 	orr.w	r3, r3, #1
 8008844:	616b      	str	r3, [r5, #20]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8008846:	632a      	str	r2, [r5, #48]	; 0x30
}
 8008848:	e7ef      	b.n	800882a <R3_2_Init+0x242>
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800884a:	2201      	movs	r2, #1
 800884c:	632a      	str	r2, [r5, #48]	; 0x30
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800884e:	696a      	ldr	r2, [r5, #20]
 8008850:	f042 0201 	orr.w	r2, r2, #1
 8008854:	616a      	str	r2, [r5, #20]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8008856:	632b      	str	r3, [r5, #48]	; 0x30
}
 8008858:	e7ae      	b.n	80087b8 <R3_2_Init+0x1d0>
 800885a:	bf00      	nop
 800885c:	40012c00 	.word	0x40012c00
 8008860:	e0042000 	.word	0xe0042000

08008864 <R3_2_SetOffsetCalib>:
{
 8008864:	b410      	push	{r4}
    pHandle->PhaseAOffset = (uint32_t)offsets->phaseAOffset;
 8008866:	e9d1 4201 	ldrd	r4, r2, [r1, #4]
 800886a:	680b      	ldr	r3, [r1, #0]
 800886c:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
    pHdl->offsetCalibStatus = true;
 8008870:	2301      	movs	r3, #1
    pHandle->PhaseAOffset = (uint32_t)offsets->phaseAOffset;
 8008872:	e9c0 4223 	strd	r4, r2, [r0, #140]	; 0x8c
    pHdl->offsetCalibStatus = true;
 8008876:	f880 3081 	strb.w	r3, [r0, #129]	; 0x81
}
 800887a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800887e:	4770      	bx	lr

08008880 <R3_2_GetOffsetCalib>:
  offsets->phaseAOffset = (int32_t)pHandle->PhaseAOffset;
 8008880:	e9d0 2323 	ldrd	r2, r3, [r0, #140]	; 0x8c
 8008884:	f8d0 0088 	ldr.w	r0, [r0, #136]	; 0x88
 8008888:	608b      	str	r3, [r1, #8]
 800888a:	e9c1 0200 	strd	r0, r2, [r1]
}
 800888e:	4770      	bx	lr

08008890 <R3_2_CurrentReadingPolarization>:
{
 8008890:	b5f0      	push	{r4, r5, r6, r7, lr}
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008892:	f8d0 309c 	ldr.w	r3, [r0, #156]	; 0x9c
 8008896:	681d      	ldr	r5, [r3, #0]
  ADC_TypeDef *ADCx_1 = pHandle->pParams_str->ADCDataReg1[0];
 8008898:	6b9f      	ldr	r7, [r3, #56]	; 0x38
  ADC_TypeDef *ADCx_2 = pHandle->pParams_str->ADCDataReg2[0];
 800889a:	6d1e      	ldr	r6, [r3, #80]	; 0x50
  if (true == pHandle->_Super.offsetCalibStatus)
 800889c:	f890 3081 	ldrb.w	r3, [r0, #129]	; 0x81
{
 80088a0:	b085      	sub	sp, #20
 80088a2:	4604      	mov	r4, r0
  if (true == pHandle->_Super.offsetCalibStatus)
 80088a4:	b1ab      	cbz	r3, 80088d2 <R3_2_CurrentReadingPolarization+0x42>
  MODIFY_REG(ADCx->CR,
 80088a6:	68bb      	ldr	r3, [r7, #8]
 80088a8:	4a50      	ldr	r2, [pc, #320]	; (80089ec <R3_2_CurrentReadingPolarization+0x15c>)
 80088aa:	4013      	ands	r3, r2
 80088ac:	f043 0308 	orr.w	r3, r3, #8
 80088b0:	60bb      	str	r3, [r7, #8]
 80088b2:	68b3      	ldr	r3, [r6, #8]
 80088b4:	4013      	ands	r3, r2
    pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 80088b6:	2180      	movs	r1, #128	; 0x80
 80088b8:	f043 0308 	orr.w	r3, r3, #8
 80088bc:	60b3      	str	r3, [r6, #8]
 80088be:	f8a0 1096 	strh.w	r1, [r0, #150]	; 0x96
  pHandle->_Super.Sector = SECTOR_5;
 80088c2:	2204      	movs	r2, #4
  pHandle->_Super.BrakeActionLock = false;
 80088c4:	2300      	movs	r3, #0
  pHandle->_Super.Sector = SECTOR_5;
 80088c6:	f884 207c 	strb.w	r2, [r4, #124]	; 0x7c
  pHandle->_Super.BrakeActionLock = false;
 80088ca:	f884 3085 	strb.w	r3, [r4, #133]	; 0x85
}
 80088ce:	b005      	add	sp, #20
 80088d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    GetPhaseCurrCbSave = pHandle->_Super.pFctGetPhaseCurrents;
 80088d2:	6802      	ldr	r2, [r0, #0]
 80088d4:	9202      	str	r2, [sp, #8]
    SetSampPointSectXCbSave = pHandle->_Super.pFctSetADCSampPointSectX;
 80088d6:	6942      	ldr	r2, [r0, #20]
 80088d8:	9203      	str	r2, [sp, #12]
    pHandle->PolarizationCounter = 0U;
 80088da:	f880 3098 	strb.w	r3, [r0, #152]	; 0x98
    pHandle->PhaseBOffset = 0U;
 80088de:	e9c0 3322 	strd	r3, r3, [r0, #136]	; 0x88
    pHandle->PhaseCOffset = 0U;
 80088e2:	f8c0 3090 	str.w	r3, [r0, #144]	; 0x90
  CLEAR_BIT(TIMx->CCER, Channels);
 80088e6:	6a2b      	ldr	r3, [r5, #32]
 80088e8:	f423 63aa 	bic.w	r3, r3, #1360	; 0x550
 80088ec:	f023 0305 	bic.w	r3, r3, #5
 80088f0:	622b      	str	r3, [r5, #32]
    pHandle->PolarizationSector=SECTOR_5;
 80088f2:	2304      	movs	r3, #4
 80088f4:	f880 3099 	strb.w	r3, [r0, #153]	; 0x99
    pHandle->_Super.Sector = SECTOR_5;
 80088f8:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_HFCurrentsPolarizationAB;
 80088fc:	4b3c      	ldr	r3, [pc, #240]	; (80089f0 <R3_2_CurrentReadingPolarization+0x160>)
 80088fe:	6003      	str	r3, [r0, #0]
    pHandle->_Super.pFctSetADCSampPointSectX = &R3_2_SetADCSampPointPolarization;
 8008900:	4b3c      	ldr	r3, [pc, #240]	; (80089f4 <R3_2_CurrentReadingPolarization+0x164>)
 8008902:	6143      	str	r3, [r0, #20]
    pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 8008904:	2380      	movs	r3, #128	; 0x80
 8008906:	f8a0 3096 	strh.w	r3, [r0, #150]	; 0x96
    R3_2_SwitchOnPWM(&pHandle->_Super);
 800890a:	f7ff fcbd 	bl	8008288 <R3_2_SwitchOnPWM>
    while (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_OC4REF)
 800890e:	4a3a      	ldr	r2, [pc, #232]	; (80089f8 <R3_2_CurrentReadingPolarization+0x168>)
 8008910:	686b      	ldr	r3, [r5, #4]
 8008912:	4013      	ands	r3, r2
 8008914:	2b70      	cmp	r3, #112	; 0x70
 8008916:	d1fb      	bne.n	8008910 <R3_2_CurrentReadingPolarization+0x80>
 8008918:	68bb      	ldr	r3, [r7, #8]
 800891a:	4a34      	ldr	r2, [pc, #208]	; (80089ec <R3_2_CurrentReadingPolarization+0x15c>)
 800891c:	4013      	ands	r3, r2
 800891e:	f043 0308 	orr.w	r3, r3, #8
 8008922:	60bb      	str	r3, [r7, #8]
 8008924:	68b3      	ldr	r3, [r6, #8]
 8008926:	4013      	ands	r3, r2
 8008928:	f043 0308 	orr.w	r3, r3, #8
                           pHandle->pParams_str->RepetitionCounter,
 800892c:	f8d4 209c 	ldr.w	r2, [r4, #156]	; 0x9c
 8008930:	60b3      	str	r3, [r6, #8]
    waitForPolarizationEnd(TIMx,
 8008932:	f104 0156 	add.w	r1, r4, #86	; 0x56
 8008936:	f104 0398 	add.w	r3, r4, #152	; 0x98
 800893a:	f892 20a6 	ldrb.w	r2, [r2, #166]	; 0xa6
 800893e:	4628      	mov	r0, r5
 8008940:	e9cd 1300 	strd	r1, r3, [sp]
 8008944:	f7ff faf4 	bl	8007f30 <waitForPolarizationEnd>
    R3_2_SwitchOffPWM(&pHandle->_Super);
 8008948:	4620      	mov	r0, r4
 800894a:	f7ff fce9 	bl	8008320 <R3_2_SwitchOffPWM>
    pHandle->PolarizationCounter = 0U;
 800894e:	2200      	movs	r2, #0
 8008950:	f884 2098 	strb.w	r2, [r4, #152]	; 0x98
    pHandle->PolarizationSector=SECTOR_1;
 8008954:	f884 2099 	strb.w	r2, [r4, #153]	; 0x99
    pHandle->_Super.Sector = SECTOR_1;
 8008958:	f884 207c 	strb.w	r2, [r4, #124]	; 0x7c
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_HFCurrentsPolarizationC;
 800895c:	4a27      	ldr	r2, [pc, #156]	; (80089fc <R3_2_CurrentReadingPolarization+0x16c>)
 800895e:	6022      	str	r2, [r4, #0]
    R3_2_SwitchOnPWM(&pHandle->_Super);
 8008960:	4620      	mov	r0, r4
 8008962:	f7ff fc91 	bl	8008288 <R3_2_SwitchOnPWM>
                           pHandle->pParams_str->RepetitionCounter,
 8008966:	f8d4 209c 	ldr.w	r2, [r4, #156]	; 0x9c
    waitForPolarizationEnd(TIMx,
 800896a:	9b01      	ldr	r3, [sp, #4]
 800896c:	f892 20a6 	ldrb.w	r2, [r2, #166]	; 0xa6
 8008970:	9900      	ldr	r1, [sp, #0]
 8008972:	4628      	mov	r0, r5
 8008974:	f7ff fadc 	bl	8007f30 <waitForPolarizationEnd>
    R3_2_SwitchOffPWM(&pHandle->_Super);
 8008978:	4620      	mov	r0, r4
 800897a:	f7ff fcd1 	bl	8008320 <R3_2_SwitchOffPWM>
    pHandle->PhaseBOffset /= NB_CONVERSIONS;
 800897e:	e9d4 1222 	ldrd	r1, r2, [r4, #136]	; 0x88
    pHandle->PhaseCOffset /= NB_CONVERSIONS;
 8008982:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
    pHandle->PhaseAOffset /= NB_CONVERSIONS;
 8008986:	0909      	lsrs	r1, r1, #4
    pHandle->PhaseBOffset /= NB_CONVERSIONS;
 8008988:	0912      	lsrs	r2, r2, #4
 800898a:	e9c4 1222 	strd	r1, r2, [r4, #136]	; 0x88
    pHandle->PhaseCOffset /= NB_CONVERSIONS;
 800898e:	091b      	lsrs	r3, r3, #4
 8008990:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
    pHandle->_Super.pFctGetPhaseCurrents = GetPhaseCurrCbSave;
 8008994:	9902      	ldr	r1, [sp, #8]
    pHandle->_Super.pFctSetADCSampPointSectX = SetSampPointSectXCbSave;
 8008996:	9a03      	ldr	r2, [sp, #12]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8008998:	69ab      	ldr	r3, [r5, #24]
 800899a:	6162      	str	r2, [r4, #20]
 800899c:	f023 0308 	bic.w	r3, r3, #8
    pHandle->_Super.offsetCalibStatus = true;
 80089a0:	2001      	movs	r0, #1
 80089a2:	f884 0081 	strb.w	r0, [r4, #129]	; 0x81
    pHandle->_Super.pFctGetPhaseCurrents = GetPhaseCurrCbSave;
 80089a6:	6021      	str	r1, [r4, #0]
 80089a8:	61ab      	str	r3, [r5, #24]
 80089aa:	69aa      	ldr	r2, [r5, #24]
    LL_TIM_OC_SetCompareCH1 (TIMx, pHandle->Half_PWMPeriod);
 80089ac:	f8b4 3094 	ldrh.w	r3, [r4, #148]	; 0x94
 80089b0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80089b4:	61aa      	str	r2, [r5, #24]
 80089b6:	69ea      	ldr	r2, [r5, #28]
 80089b8:	f022 0208 	bic.w	r2, r2, #8
 80089bc:	61ea      	str	r2, [r5, #28]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80089be:	636b      	str	r3, [r5, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 80089c0:	63ab      	str	r3, [r5, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 80089c2:	63eb      	str	r3, [r5, #60]	; 0x3c
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 80089c4:	69ab      	ldr	r3, [r5, #24]
 80089c6:	f043 0308 	orr.w	r3, r3, #8
 80089ca:	61ab      	str	r3, [r5, #24]
 80089cc:	69ab      	ldr	r3, [r5, #24]
 80089ce:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80089d2:	61ab      	str	r3, [r5, #24]
 80089d4:	69eb      	ldr	r3, [r5, #28]
 80089d6:	f043 0308 	orr.w	r3, r3, #8
 80089da:	61eb      	str	r3, [r5, #28]
  SET_BIT(TIMx->CCER, Channels);
 80089dc:	6a2b      	ldr	r3, [r5, #32]
 80089de:	f443 63aa 	orr.w	r3, r3, #1360	; 0x550
 80089e2:	f043 0305 	orr.w	r3, r3, #5
 80089e6:	622b      	str	r3, [r5, #32]
}
 80089e8:	e76b      	b.n	80088c2 <R3_2_CurrentReadingPolarization+0x32>
 80089ea:	bf00      	nop
 80089ec:	7fffffc0 	.word	0x7fffffc0
 80089f0:	080081e9 	.word	0x080081e9
 80089f4:	080081a5 	.word	0x080081a5
 80089f8:	02000070 	.word	0x02000070
 80089fc:	0800823d 	.word	0x0800823d

08008a00 <R3_2_SetADCSampPointSectX>:
{
 8008a00:	b530      	push	{r4, r5, lr}
    if ((uint16_t)(pHandle->Half_PWMPeriod - pHdl->lowDuty) > pHandle->pParams_str->Tafter)
 8008a02:	f8b0 3058 	ldrh.w	r3, [r0, #88]	; 0x58
 8008a06:	f8b0 e094 	ldrh.w	lr, [r0, #148]	; 0x94
 8008a0a:	f8d0 109c 	ldr.w	r1, [r0, #156]	; 0x9c
 8008a0e:	ebae 0203 	sub.w	r2, lr, r3
 8008a12:	f8b1 4098 	ldrh.w	r4, [r1, #152]	; 0x98
 8008a16:	b292      	uxth	r2, r2
 8008a18:	42a2      	cmp	r2, r4
 8008a1a:	d917      	bls.n	8008a4c <R3_2_SetADCSampPointSectX+0x4c>
      pHandle->_Super.Sector = SECTOR_5;
 8008a1c:	2204      	movs	r2, #4
      SamplingPoint =  pHandle->Half_PWMPeriod - (uint16_t)1;
 8008a1e:	f10e 33ff 	add.w	r3, lr, #4294967295
      pHandle->_Super.Sector = SECTOR_5;
 8008a22:	f880 207c 	strb.w	r2, [r0, #124]	; 0x7c
      SamplingPoint =  pHandle->Half_PWMPeriod - (uint16_t)1;
 8008a26:	b29b      	uxth	r3, r3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008a28:	680a      	ldr	r2, [r1, #0]
  LL_TIM_OC_SetCompareCH1(TIMx, (uint32_t) pHandle->_Super.CntPhA);
 8008a2a:	f8b0 5050 	ldrh.w	r5, [r0, #80]	; 0x50
  LL_TIM_OC_SetCompareCH2(TIMx, (uint32_t) pHandle->_Super.CntPhB);
 8008a2e:	f8b0 4052 	ldrh.w	r4, [r0, #82]	; 0x52
  LL_TIM_OC_SetCompareCH3(TIMx, (uint32_t) pHandle->_Super.CntPhC);
 8008a32:	f8b0 1054 	ldrh.w	r1, [r0, #84]	; 0x54
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008a36:	6355      	str	r5, [r2, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008a38:	6394      	str	r4, [r2, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8008a3a:	63d1      	str	r1, [r2, #60]	; 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 8008a3c:	6413      	str	r3, [r2, #64]	; 0x40
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 8008a3e:	6852      	ldr	r2, [r2, #4]
 8008a40:	4b10      	ldr	r3, [pc, #64]	; (8008a84 <R3_2_SetADCSampPointSectX+0x84>)
 8008a42:	421a      	tst	r2, r3
}
 8008a44:	bf14      	ite	ne
 8008a46:	2001      	movne	r0, #1
 8008a48:	2000      	moveq	r0, #0
 8008a4a:	bd30      	pop	{r4, r5, pc}
      DeltaDuty = (uint16_t)(pHdl->lowDuty - pHdl->midDuty);
 8008a4c:	f8b0 c05a 	ldrh.w	ip, [r0, #90]	; 0x5a
 8008a50:	eba3 0c0c 	sub.w	ip, r3, ip
      if (DeltaDuty > ((uint16_t)(pHandle->Half_PWMPeriod - pHdl->lowDuty) * 2U))
 8008a54:	fa1f fc8c 	uxth.w	ip, ip
 8008a58:	ebbc 0f42 	cmp.w	ip, r2, lsl #1
 8008a5c:	d904      	bls.n	8008a68 <R3_2_SetADCSampPointSectX+0x68>
        SamplingPoint = pHdl->lowDuty - pHandle->pParams_str->Tbefore;
 8008a5e:	f8b1 209c 	ldrh.w	r2, [r1, #156]	; 0x9c
 8008a62:	1a9b      	subs	r3, r3, r2
 8008a64:	b29b      	uxth	r3, r3
 8008a66:	e7df      	b.n	8008a28 <R3_2_SetADCSampPointSectX+0x28>
        SamplingPoint = pHdl->lowDuty + pHandle->pParams_str->Tafter;
 8008a68:	4423      	add	r3, r4
 8008a6a:	b29b      	uxth	r3, r3
        if (SamplingPoint >= pHandle->Half_PWMPeriod)
 8008a6c:	459e      	cmp	lr, r3
 8008a6e:	d8db      	bhi.n	8008a28 <R3_2_SetADCSampPointSectX+0x28>
          SamplingPoint = (2U * pHandle->Half_PWMPeriod) - SamplingPoint - (uint16_t)1;
 8008a70:	43db      	mvns	r3, r3
          pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_FALLING;
 8008a72:	f44f 7280 	mov.w	r2, #256	; 0x100
          SamplingPoint = (2U * pHandle->Half_PWMPeriod) - SamplingPoint - (uint16_t)1;
 8008a76:	eb03 034e 	add.w	r3, r3, lr, lsl #1
          pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_FALLING;
 8008a7a:	f8a0 2096 	strh.w	r2, [r0, #150]	; 0x96
          SamplingPoint = (2U * pHandle->Half_PWMPeriod) - SamplingPoint - (uint16_t)1;
 8008a7e:	b29b      	uxth	r3, r3
 8008a80:	e7d2      	b.n	8008a28 <R3_2_SetADCSampPointSectX+0x28>
 8008a82:	bf00      	nop
 8008a84:	02000070 	.word	0x02000070

08008a88 <R3_2_TIMx_UP_IRQHandler>:
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008a88:	f8d0 209c 	ldr.w	r2, [r0, #156]	; 0x9c
{
 8008a8c:	b5f0      	push	{r4, r5, r6, r7, lr}
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008a8e:	e9d2 4500 	ldrd	r4, r5, [r2]
{
 8008a92:	4684      	mov	ip, r0
    if (OPAMPParams != NULL)
 8008a94:	2d00      	cmp	r5, #0
 8008a96:	d039      	beq.n	8008b0c <R3_2_TIMx_UP_IRQHandler+0x84>
      while (0x0u != pHandle->pParams_str->ADCDataReg1[pHandle->_Super.Sector]->JSQR)
 8008a98:	f890 007c 	ldrb.w	r0, [r0, #124]	; 0x7c
 8008a9c:	f100 030e 	add.w	r3, r0, #14
 8008aa0:	4686      	mov	lr, r0
 8008aa2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8008aa6:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d1fc      	bne.n	8008aa6 <R3_2_TIMx_UP_IRQHandler+0x1e>
      OpampConfig = OPAMPParams->OPAMPConfig1[pHandle->_Super.Sector];
 8008aac:	eb05 0680 	add.w	r6, r5, r0, lsl #2
 8008ab0:	b200      	sxth	r0, r0
 8008ab2:	6b37      	ldr	r7, [r6, #48]	; 0x30
      if (OpampConfig != OPAMP_UNCHANGED)
 8008ab4:	1c7b      	adds	r3, r7, #1
 8008ab6:	d006      	beq.n	8008ac6 <R3_2_TIMx_UP_IRQHandler+0x3e>
        operationAmp = OPAMPParams->OPAMPSelect_1[pHandle->_Super.Sector];
 8008ab8:	f855 0020 	ldr.w	r0, [r5, r0, lsl #2]
        MODIFY_REG(operationAmp->CSR, (OPAMP_CSR_OPAMPINTEN | OPAMP_CSR_VPSEL), OpampConfig);
 8008abc:	6803      	ldr	r3, [r0, #0]
 8008abe:	f423 7386 	bic.w	r3, r3, #268	; 0x10c
 8008ac2:	433b      	orrs	r3, r7
 8008ac4:	6003      	str	r3, [r0, #0]
      OpampConfig = OPAMPParams->OPAMPConfig2[pHandle->_Super.Sector];
 8008ac6:	6cb0      	ldr	r0, [r6, #72]	; 0x48
      if (OpampConfig != OPAMP_UNCHANGED)
 8008ac8:	1c43      	adds	r3, r0, #1
 8008aca:	d005      	beq.n	8008ad8 <R3_2_TIMx_UP_IRQHandler+0x50>
        operationAmp = OPAMPParams->OPAMPSelect_2[pHandle->_Super.Sector];
 8008acc:	69b5      	ldr	r5, [r6, #24]
        MODIFY_REG(operationAmp->CSR, (OPAMP_CSR_OPAMPINTEN | OPAMP_CSR_VPSEL), OpampConfig);
 8008ace:	682b      	ldr	r3, [r5, #0]
 8008ad0:	f423 7386 	bic.w	r3, r3, #268	; 0x10c
 8008ad4:	4303      	orrs	r3, r0
 8008ad6:	602b      	str	r3, [r5, #0]
    pHandle->pParams_str->ADCDataReg1[pHandle->_Super.Sector]->JSQR = pHandle->pParams_str->ADCConfig1[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 8008ad8:	eb02 028e 	add.w	r2, r2, lr, lsl #2
 8008adc:	f8bc 3096 	ldrh.w	r3, [ip, #150]	; 0x96
 8008ae0:	6e90      	ldr	r0, [r2, #104]	; 0x68
 8008ae2:	4318      	orrs	r0, r3
 8008ae4:	64c8      	str	r0, [r1, #76]	; 0x4c
    pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]->JSQR = pHandle->pParams_str->ADCConfig2[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 8008ae6:	6d11      	ldr	r1, [r2, #80]	; 0x50
 8008ae8:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 8008aec:	4313      	orrs	r3, r2
 8008aee:	64cb      	str	r3, [r1, #76]	; 0x4c
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8008af0:	6863      	ldr	r3, [r4, #4]
 8008af2:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8008af6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 8008afa:	2280      	movs	r2, #128	; 0x80
 8008afc:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8008b00:	6063      	str	r3, [r4, #4]
}
 8008b02:	f10c 007a 	add.w	r0, ip, #122	; 0x7a
    pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 8008b06:	f8ac 2096 	strh.w	r2, [ip, #150]	; 0x96
}
 8008b0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    pHandle->pParams_str->ADCDataReg1[pHandle->_Super.Sector]->JSQR = pHandle->pParams_str->ADCConfig1[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 8008b0c:	f890 e07c 	ldrb.w	lr, [r0, #124]	; 0x7c
 8008b10:	f10e 030e 	add.w	r3, lr, #14
 8008b14:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8008b18:	e7de      	b.n	8008ad8 <R3_2_TIMx_UP_IRQHandler+0x50>
 8008b1a:	bf00      	nop

08008b1c <R3_2_RLDetectionModeEnable>:
  if (false == pHandle->_Super.RLDetectionMode)
 8008b1c:	f890 1080 	ldrb.w	r1, [r0, #128]	; 0x80
{
 8008b20:	b410      	push	{r4}
  if (false == pHandle->_Super.RLDetectionMode)
 8008b22:	2900      	cmp	r1, #0
 8008b24:	d13f      	bne.n	8008ba6 <R3_2_RLDetectionModeEnable+0x8a>
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008b26:	f8d0 309c 	ldr.w	r3, [r0, #156]	; 0x9c
 8008b2a:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008b2c:	699a      	ldr	r2, [r3, #24]
 8008b2e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008b32:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 8008b36:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8008b3a:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8008b3c:	6a1a      	ldr	r2, [r3, #32]
 8008b3e:	f042 0201 	orr.w	r2, r2, #1
 8008b42:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8008b44:	6a1a      	ldr	r2, [r3, #32]
 8008b46:	f022 0204 	bic.w	r2, r2, #4
 8008b4a:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008b4c:	6359      	str	r1, [r3, #52]	; 0x34
    if (LS_PWM_TIMER == pHandle->_Super.LowSideOutputs)
 8008b4e:	f890 207d 	ldrb.w	r2, [r0, #125]	; 0x7d
 8008b52:	2a01      	cmp	r2, #1
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8008b54:	f103 0418 	add.w	r4, r3, #24
 8008b58:	d033      	beq.n	8008bc2 <R3_2_RLDetectionModeEnable+0xa6>
    else if (ES_GPIO ==  pHandle->_Super.LowSideOutputs)
 8008b5a:	2a02      	cmp	r2, #2
 8008b5c:	d10f      	bne.n	8008b7e <R3_2_RLDetectionModeEnable+0x62>
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008b5e:	699a      	ldr	r2, [r3, #24]
 8008b60:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8008b64:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
 8008b68:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008b6c:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8008b6e:	6a1a      	ldr	r2, [r3, #32]
 8008b70:	f042 0210 	orr.w	r2, r2, #16
 8008b74:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8008b76:	6a1a      	ldr	r2, [r3, #32]
 8008b78:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008b7c:	621a      	str	r2, [r3, #32]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008b7e:	6862      	ldr	r2, [r4, #4]
 8008b80:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008b84:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 8008b88:	f042 0270 	orr.w	r2, r2, #112	; 0x70
 8008b8c:	6062      	str	r2, [r4, #4]
  CLEAR_BIT(TIMx->CCER, Channels);
 8008b8e:	6a1a      	ldr	r2, [r3, #32]
    pHandle->PhaseAOffset = pHandle->PhaseBOffset; /* Use only the offset of phB */
 8008b90:	f8d0 108c 	ldr.w	r1, [r0, #140]	; 0x8c
 8008b94:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008b98:	621a      	str	r2, [r3, #32]
 8008b9a:	6a1a      	ldr	r2, [r3, #32]
 8008b9c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008ba0:	621a      	str	r2, [r3, #32]
 8008ba2:	f8c0 1088 	str.w	r1, [r0, #136]	; 0x88
  pHandle->_Super.pFctTurnOnLowSides = &R3_2_RLTurnOnLowSides;
 8008ba6:	4b0f      	ldr	r3, [pc, #60]	; (8008be4 <R3_2_RLDetectionModeEnable+0xc8>)
  pHandle->_Super.pFctSwitchOnPwm = &R3_2_RLSwitchOnPWM;
 8008ba8:	490f      	ldr	r1, [pc, #60]	; (8008be8 <R3_2_RLDetectionModeEnable+0xcc>)
  pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 8008baa:	4a10      	ldr	r2, [pc, #64]	; (8008bec <R3_2_RLDetectionModeEnable+0xd0>)
  pHandle->_Super.pFctGetPhaseCurrents = &R3_2_RLGetPhaseCurrents;
 8008bac:	4c10      	ldr	r4, [pc, #64]	; (8008bf0 <R3_2_RLDetectionModeEnable+0xd4>)
  pHandle->_Super.pFctTurnOnLowSides = &R3_2_RLTurnOnLowSides;
 8008bae:	6103      	str	r3, [r0, #16]
  pHandle->_Super.RLDetectionMode = true;
 8008bb0:	2301      	movs	r3, #1
  pHandle->_Super.pFctGetPhaseCurrents = &R3_2_RLGetPhaseCurrents;
 8008bb2:	6004      	str	r4, [r0, #0]
  pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 8008bb4:	e9c0 2101 	strd	r2, r1, [r0, #4]
}
 8008bb8:	f85d 4b04 	ldr.w	r4, [sp], #4
  pHandle->_Super.RLDetectionMode = true;
 8008bbc:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
}
 8008bc0:	4770      	bx	lr
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008bc2:	699a      	ldr	r2, [r3, #24]
 8008bc4:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8008bc8:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
 8008bcc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008bd0:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(TIMx->CCER, Channels);
 8008bd2:	6a1a      	ldr	r2, [r3, #32]
 8008bd4:	f022 0210 	bic.w	r2, r2, #16
 8008bd8:	621a      	str	r2, [r3, #32]
  SET_BIT(TIMx->CCER, Channels);
 8008bda:	6a1a      	ldr	r2, [r3, #32]
 8008bdc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008be0:	621a      	str	r2, [r3, #32]
}
 8008be2:	e7cc      	b.n	8008b7e <R3_2_RLDetectionModeEnable+0x62>
 8008be4:	08008599 	.word	0x08008599
 8008be8:	080083f9 	.word	0x080083f9
 8008bec:	08008321 	.word	0x08008321
 8008bf0:	0800839d 	.word	0x0800839d

08008bf4 <R3_2_RLDetectionModeDisable>:
  if (true ==  pHandle->_Super.RLDetectionMode)
 8008bf4:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d03c      	beq.n	8008c76 <R3_2_RLDetectionModeDisable+0x82>
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008bfc:	f8d0 309c 	ldr.w	r3, [r0, #156]	; 0x9c
 8008c00:	681b      	ldr	r3, [r3, #0]
{
 8008c02:	b410      	push	{r4}
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008c04:	699a      	ldr	r2, [r3, #24]
 8008c06:	4c43      	ldr	r4, [pc, #268]	; (8008d14 <R3_2_RLDetectionModeDisable+0x120>)
 8008c08:	4022      	ands	r2, r4
 8008c0a:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8008c0e:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8008c10:	6a1a      	ldr	r2, [r3, #32]
 8008c12:	f042 0201 	orr.w	r2, r2, #1
 8008c16:	621a      	str	r2, [r3, #32]
    if (LS_PWM_TIMER == pHandle->_Super.LowSideOutputs)
 8008c18:	f890 207d 	ldrb.w	r2, [r0, #125]	; 0x7d
 8008c1c:	2a01      	cmp	r2, #1
 8008c1e:	d02b      	beq.n	8008c78 <R3_2_RLDetectionModeDisable+0x84>
    else if (ES_GPIO == pHandle->_Super.LowSideOutputs)
 8008c20:	2a02      	cmp	r2, #2
 8008c22:	d050      	beq.n	8008cc6 <R3_2_RLDetectionModeDisable+0xd2>
    LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod) >> 1);
 8008c24:	f8b0 2094 	ldrh.w	r2, [r0, #148]	; 0x94
 8008c28:	0852      	lsrs	r2, r2, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008c2a:	635a      	str	r2, [r3, #52]	; 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008c2c:	6999      	ldr	r1, [r3, #24]
 8008c2e:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 8008c32:	f421 41e6 	bic.w	r1, r1, #29440	; 0x7300
 8008c36:	f441 41c0 	orr.w	r1, r1, #24576	; 0x6000
 8008c3a:	6199      	str	r1, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8008c3c:	6a19      	ldr	r1, [r3, #32]
 8008c3e:	f041 0110 	orr.w	r1, r1, #16
 8008c42:	6219      	str	r1, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008c44:	639a      	str	r2, [r3, #56]	; 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008c46:	69d9      	ldr	r1, [r3, #28]
 8008c48:	4021      	ands	r1, r4
 8008c4a:	f041 0160 	orr.w	r1, r1, #96	; 0x60
 8008c4e:	61d9      	str	r1, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 8008c50:	6a19      	ldr	r1, [r3, #32]
 8008c52:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8008c56:	6219      	str	r1, [r3, #32]
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_GetPhaseCurrents;
 8008c58:	492f      	ldr	r1, [pc, #188]	; (8008d18 <R3_2_RLDetectionModeDisable+0x124>)
  WRITE_REG(TIMx->CCR3, CompareValue);
 8008c5a:	63da      	str	r2, [r3, #60]	; 0x3c
    pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 8008c5c:	4a2f      	ldr	r2, [pc, #188]	; (8008d1c <R3_2_RLDetectionModeDisable+0x128>)
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_GetPhaseCurrents;
 8008c5e:	6001      	str	r1, [r0, #0]
    pHandle->_Super.pFctSwitchOnPwm = &R3_2_SwitchOnPWM;
 8008c60:	492f      	ldr	r1, [pc, #188]	; (8008d20 <R3_2_RLDetectionModeDisable+0x12c>)
    pHandle->_Super.pFctTurnOnLowSides = &R3_2_TurnOnLowSides;
 8008c62:	4c30      	ldr	r4, [pc, #192]	; (8008d24 <R3_2_RLDetectionModeDisable+0x130>)
 8008c64:	6104      	str	r4, [r0, #16]
    pHandle->_Super.RLDetectionMode = false;
 8008c66:	2300      	movs	r3, #0
    pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 8008c68:	e9c0 2101 	strd	r2, r1, [r0, #4]
}
 8008c6c:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->_Super.RLDetectionMode = false;
 8008c70:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
}
 8008c74:	4770      	bx	lr
 8008c76:	4770      	bx	lr
  SET_BIT(TIMx->CCER, Channels);
 8008c78:	6a19      	ldr	r1, [r3, #32]
    LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod) >> 1);
 8008c7a:	f8b0 2094 	ldrh.w	r2, [r0, #148]	; 0x94
 8008c7e:	f041 0104 	orr.w	r1, r1, #4
 8008c82:	0852      	lsrs	r2, r2, #1
 8008c84:	6219      	str	r1, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008c86:	635a      	str	r2, [r3, #52]	; 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008c88:	6999      	ldr	r1, [r3, #24]
 8008c8a:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 8008c8e:	f421 41e6 	bic.w	r1, r1, #29440	; 0x7300
 8008c92:	f441 41c0 	orr.w	r1, r1, #24576	; 0x6000
 8008c96:	6199      	str	r1, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8008c98:	6a19      	ldr	r1, [r3, #32]
 8008c9a:	f041 0110 	orr.w	r1, r1, #16
 8008c9e:	6219      	str	r1, [r3, #32]
 8008ca0:	6a19      	ldr	r1, [r3, #32]
 8008ca2:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8008ca6:	6219      	str	r1, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008ca8:	639a      	str	r2, [r3, #56]	; 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008caa:	69d9      	ldr	r1, [r3, #28]
 8008cac:	4021      	ands	r1, r4
 8008cae:	f041 0160 	orr.w	r1, r1, #96	; 0x60
 8008cb2:	61d9      	str	r1, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 8008cb4:	6a19      	ldr	r1, [r3, #32]
 8008cb6:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8008cba:	6219      	str	r1, [r3, #32]
 8008cbc:	6a19      	ldr	r1, [r3, #32]
 8008cbe:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 8008cc2:	6219      	str	r1, [r3, #32]
}
 8008cc4:	e7c8      	b.n	8008c58 <R3_2_RLDetectionModeDisable+0x64>
  CLEAR_BIT(TIMx->CCER, Channels);
 8008cc6:	6a19      	ldr	r1, [r3, #32]
 8008cc8:	f8b0 2094 	ldrh.w	r2, [r0, #148]	; 0x94
 8008ccc:	f021 0104 	bic.w	r1, r1, #4
 8008cd0:	0852      	lsrs	r2, r2, #1
 8008cd2:	6219      	str	r1, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008cd4:	635a      	str	r2, [r3, #52]	; 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008cd6:	6999      	ldr	r1, [r3, #24]
 8008cd8:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 8008cdc:	f421 41e6 	bic.w	r1, r1, #29440	; 0x7300
 8008ce0:	f441 41c0 	orr.w	r1, r1, #24576	; 0x6000
 8008ce4:	6199      	str	r1, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8008ce6:	6a19      	ldr	r1, [r3, #32]
 8008ce8:	f041 0110 	orr.w	r1, r1, #16
 8008cec:	6219      	str	r1, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8008cee:	6a19      	ldr	r1, [r3, #32]
 8008cf0:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 8008cf4:	6219      	str	r1, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008cf6:	639a      	str	r2, [r3, #56]	; 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008cf8:	69d9      	ldr	r1, [r3, #28]
 8008cfa:	4021      	ands	r1, r4
 8008cfc:	f041 0160 	orr.w	r1, r1, #96	; 0x60
 8008d00:	61d9      	str	r1, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 8008d02:	6a19      	ldr	r1, [r3, #32]
 8008d04:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8008d08:	6219      	str	r1, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8008d0a:	6a19      	ldr	r1, [r3, #32]
 8008d0c:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8008d10:	6219      	str	r1, [r3, #32]
}
 8008d12:	e7a1      	b.n	8008c58 <R3_2_RLDetectionModeDisable+0x64>
 8008d14:	fffeff8c 	.word	0xfffeff8c
 8008d18:	08008029 	.word	0x08008029
 8008d1c:	08008321 	.word	0x08008321
 8008d20:	08008289 	.word	0x08008289
 8008d24:	080084ad 	.word	0x080084ad

08008d28 <R3_2_RLDetectionModeSetDuty>:
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008d28:	f8d0 209c 	ldr.w	r2, [r0, #156]	; 0x9c
    val = (((uint32_t)pHandle->Half_PWMPeriod) * ((uint32_t)hDuty)) >> 16;
 8008d2c:	f8b0 c094 	ldrh.w	ip, [r0, #148]	; 0x94
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008d30:	6812      	ldr	r2, [r2, #0]
{
 8008d32:	4603      	mov	r3, r0
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008d34:	69d0      	ldr	r0, [r2, #28]
 8008d36:	f020 7080 	bic.w	r0, r0, #16777216	; 0x1000000
    val = (((uint32_t)pHandle->Half_PWMPeriod) * ((uint32_t)hDuty)) >> 16;
 8008d3a:	fb0c f101 	mul.w	r1, ip, r1
 8008d3e:	f420 40e6 	bic.w	r0, r0, #29440	; 0x7300
{
 8008d42:	b410      	push	{r4}
    val = (((uint32_t)pHandle->Half_PWMPeriod) * ((uint32_t)hDuty)) >> 16;
 8008d44:	0c09      	lsrs	r1, r1, #16
    pHandle->ADCRegularLocked = true;
 8008d46:	2401      	movs	r4, #1
 8008d48:	f440 40e0 	orr.w	r0, r0, #28672	; 0x7000
 8008d4c:	f883 40a0 	strb.w	r4, [r3, #160]	; 0xa0
    pHandle->_Super.CntPhA = (uint16_t)val;
 8008d50:	f8a3 1050 	strh.w	r1, [r3, #80]	; 0x50
 8008d54:	61d0      	str	r0, [r2, #28]
    LL_TIM_OC_SetCompareCH4(TIMx, (((uint32_t)pHandle->Half_PWMPeriod) - ((uint32_t)pHandle->_Super.Ton)));
 8008d56:	f8b3 0076 	ldrh.w	r0, [r3, #118]	; 0x76
    LL_TIM_OC_SetCompareCH3(TIMx, (uint32_t)pHandle->_Super.Toff);
 8008d5a:	f8b3 4078 	ldrh.w	r4, [r3, #120]	; 0x78
    LL_TIM_OC_SetCompareCH4(TIMx, (((uint32_t)pHandle->Half_PWMPeriod) - ((uint32_t)pHandle->_Super.Ton)));
 8008d5e:	ebac 0000 	sub.w	r0, ip, r0
  WRITE_REG(TIMx->CCR4, CompareValue);
 8008d62:	6410      	str	r0, [r2, #64]	; 0x40
  WRITE_REG(TIMx->CCR3, CompareValue);
 8008d64:	63d4      	str	r4, [r2, #60]	; 0x3c
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008d66:	6351      	str	r1, [r2, #52]	; 0x34
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8008d68:	6851      	ldr	r1, [r2, #4]
    if (1U ==  pHandle->_Super.SWerror)
 8008d6a:	f8b3 0056 	ldrh.w	r0, [r3, #86]	; 0x56
 8008d6e:	f021 7100 	bic.w	r1, r1, #33554432	; 0x2000000
 8008d72:	f021 0170 	bic.w	r1, r1, #112	; 0x70
    pHdl->Sector = SECTOR_4;
 8008d76:	f04f 0c03 	mov.w	ip, #3
 8008d7a:	f041 0170 	orr.w	r1, r1, #112	; 0x70
 8008d7e:	6051      	str	r1, [r2, #4]
    if (1U ==  pHandle->_Super.SWerror)
 8008d80:	2801      	cmp	r0, #1
    pHdl->Sector = SECTOR_4;
 8008d82:	f883 c07c 	strb.w	ip, [r3, #124]	; 0x7c
    if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 8008d86:	6852      	ldr	r2, [r2, #4]
    if (1U ==  pHandle->_Super.SWerror)
 8008d88:	d007      	beq.n	8008d9a <R3_2_RLDetectionModeSetDuty+0x72>
    if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 8008d8a:	4b07      	ldr	r3, [pc, #28]	; (8008da8 <R3_2_RLDetectionModeSetDuty+0x80>)
}
 8008d8c:	f85d 4b04 	ldr.w	r4, [sp], #4
    if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 8008d90:	421a      	tst	r2, r3
      hAux = MC_DURATION;
 8008d92:	bf14      	ite	ne
 8008d94:	2001      	movne	r0, #1
 8008d96:	2000      	moveq	r0, #0
}
 8008d98:	4770      	bx	lr
      pHandle->_Super.SWerror = 0U;
 8008d9a:	2200      	movs	r2, #0
}
 8008d9c:	f85d 4b04 	ldr.w	r4, [sp], #4
      pHandle->_Super.SWerror = 0U;
 8008da0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 8008da4:	4770      	bx	lr
 8008da6:	bf00      	nop
 8008da8:	02000070 	.word	0x02000070

08008dac <R3_2_RLTurnOnLowSidesAndStart>:
  }
  else
  {
#endif
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008dac:	f8d0 309c 	ldr.w	r3, [r0, #156]	; 0x9c
 8008db0:	681b      	ldr	r3, [r3, #0]

    pHandle->ADCRegularLocked=true;
 8008db2:	2101      	movs	r1, #1
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8008db4:	f06f 0201 	mvn.w	r2, #1
{
 8008db8:	b430      	push	{r4, r5}
    pHandle->ADCRegularLocked=true;
 8008dba:	f880 10a0 	strb.w	r1, [r0, #160]	; 0xa0
 8008dbe:	611a      	str	r2, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8008dc0:	691a      	ldr	r2, [r3, #16]
 8008dc2:	07d1      	lsls	r1, r2, #31
 8008dc4:	d5fc      	bpl.n	8008dc0 <R3_2_RLTurnOnLowSidesAndStart+0x14>
    LL_TIM_ClearFlag_UPDATE(TIMx);

    LL_TIM_OC_SetCompareCH1(TIMx, 0x0U);
    LL_TIM_OC_SetCompareCH2(TIMx, 0x0U);
    LL_TIM_OC_SetCompareCH3(TIMx, 0x0U);
    LL_TIM_OC_SetCompareCH4(TIMx, ((uint32_t )pHandle->Half_PWMPeriod) - 5U);
 8008dc6:	f8b0 2094 	ldrh.w	r2, [r0, #148]	; 0x94
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008dca:	2100      	movs	r1, #0
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8008dcc:	f06f 0401 	mvn.w	r4, #1
 8008dd0:	3a05      	subs	r2, #5
 8008dd2:	611c      	str	r4, [r3, #16]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008dd4:	6359      	str	r1, [r3, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008dd6:	6399      	str	r1, [r3, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8008dd8:	63d9      	str	r1, [r3, #60]	; 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 8008dda:	641a      	str	r2, [r3, #64]	; 0x40
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8008ddc:	691a      	ldr	r2, [r3, #16]
 8008dde:	07d2      	lsls	r2, r2, #31
 8008de0:	d5fc      	bpl.n	8008ddc <R3_2_RLTurnOnLowSidesAndStart+0x30>
    {
      /* Nothing to do */
    }

    /* Main PWM Output Enable */
    TIMx->BDTR |= LL_TIM_OSSI_ENABLE ;
 8008de2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008de4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008de8:	645a      	str	r2, [r3, #68]	; 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8008dea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008dec:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008df0:	645a      	str	r2, [r3, #68]	; 0x44
    LL_TIM_EnableAllOutputs (TIMx);

    if (ES_GPIO == pHandle->_Super.LowSideOutputs )
 8008df2:	f890 207d 	ldrb.w	r2, [r0, #125]	; 0x7d
 8008df6:	2a02      	cmp	r2, #2
 8008df8:	d10b      	bne.n	8008e12 <R3_2_RLTurnOnLowSidesAndStart+0x66>
    {
      /* It is executed during calibration phase the EN signal shall stay off */
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 8008dfa:	e9d0 410f 	ldrd	r4, r1, [r0, #60]	; 0x3c
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 8008dfe:	f8b0 5048 	ldrh.w	r5, [r0, #72]	; 0x48
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 8008e02:	6c42      	ldr	r2, [r0, #68]	; 0x44
  WRITE_REG(GPIOx->BSRR, PinMask);
 8008e04:	61a5      	str	r5, [r4, #24]
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 8008e06:	f8b0 404a 	ldrh.w	r4, [r0, #74]	; 0x4a
 8008e0a:	618c      	str	r4, [r1, #24]
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 8008e0c:	f8b0 104c 	ldrh.w	r1, [r0, #76]	; 0x4c
 8008e10:	6191      	str	r1, [r2, #24]
    else
    {
      /* Nothing to do */
    }

    pHdl->Sector = SECTOR_4;
 8008e12:	2203      	movs	r2, #3
 8008e14:	f880 207c 	strb.w	r2, [r0, #124]	; 0x7c
  SET_BIT(TIMx->CCER, Channels);
 8008e18:	6a1a      	ldr	r2, [r3, #32]
 8008e1a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008e1e:	621a      	str	r2, [r3, #32]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8008e20:	68da      	ldr	r2, [r3, #12]
 8008e22:	f042 0201 	orr.w	r2, r2, #1

    LL_TIM_EnableIT_UPDATE(TIMx);
#ifdef NULL_PTR_CHECK_R3_2_PWM_CURR_FDB
  }
#endif
}
 8008e26:	bc30      	pop	{r4, r5}
 8008e28:	60da      	str	r2, [r3, #12]
 8008e2a:	4770      	bx	lr

08008e2c <RVBS_Clear>:
  {
#endif
    uint16_t aux;
    uint16_t index;

    aux = (pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold) / 2U;
 8008e2c:	f8b0 c00c 	ldrh.w	ip, [r0, #12]
 8008e30:	8a42      	ldrh	r2, [r0, #18]
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 8008e32:	8943      	ldrh	r3, [r0, #10]
    aux = (pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold) / 2U;
 8008e34:	4494      	add	ip, r2
 8008e36:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
{
 8008e3a:	b430      	push	{r4, r5}
 8008e3c:	2500      	movs	r5, #0
 8008e3e:	f36c 050f 	bfi	r5, ip, #0, #16
 8008e42:	f36c 451f 	bfi	r5, ip, #16, #16
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 8008e46:	b14b      	cbz	r3, 8008e5c <RVBS_Clear+0x30>
    {
      pHandle->aBuffer[index] = aux;
 8008e48:	6944      	ldr	r4, [r0, #20]
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	b29a      	uxth	r2, r3
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 8008e4e:	3301      	adds	r3, #1
      pHandle->aBuffer[index] = aux;
 8008e50:	f824 c012 	strh.w	ip, [r4, r2, lsl #1]
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 8008e54:	8941      	ldrh	r1, [r0, #10]
 8008e56:	b29a      	uxth	r2, r3
 8008e58:	4291      	cmp	r1, r2
 8008e5a:	d8f7      	bhi.n	8008e4c <RVBS_Clear+0x20>
    }
    pHandle->_Super.LatestConv = aux;
    pHandle->_Super.AvBusVoltage_d = aux;
    pHandle->index = 0U;
 8008e5c:	2300      	movs	r3, #0
    pHandle->_Super.LatestConv = aux;
 8008e5e:	6045      	str	r5, [r0, #4]
    pHandle->index = 0U;
 8008e60:	7643      	strb	r3, [r0, #25]
#ifdef NULL_PTR_CHECK_RDIV_BUS_VLT_SNS
  }
#endif
}
 8008e62:	bc30      	pop	{r4, r5}
 8008e64:	4770      	bx	lr
 8008e66:	bf00      	nop

08008e68 <RVBS_Init>:
{
 8008e68:	b508      	push	{r3, lr}
    RVBS_Clear(pHandle);
 8008e6a:	f7ff ffdf 	bl	8008e2c <RVBS_Clear>
}
 8008e6e:	bd08      	pop	{r3, pc}

08008e70 <RVBS_CheckFaultState>:
  }
  else
  {
#endif
	/* If both thresholds are equal, single threshold feature is used */
	if (pHandle->OverVoltageThreshold == pHandle->OverVoltageThresholdLow)
 8008e70:	8982      	ldrh	r2, [r0, #12]
 8008e72:	89c1      	ldrh	r1, [r0, #14]
 8008e74:	428a      	cmp	r2, r1
 8008e76:	d00e      	beq.n	8008e96 <RVBS_CheckFaultState+0x26>
      }
	}
    else
    {
      /* If both thresholds are different, hysteresis feature is used (Brake mode) */
      if (pHandle->_Super.AvBusVoltage_d < pHandle->UnderVoltageThreshold)
 8008e78:	f8b0 c006 	ldrh.w	ip, [r0, #6]
 8008e7c:	8a43      	ldrh	r3, [r0, #18]
 8008e7e:	4563      	cmp	r3, ip
 8008e80:	d807      	bhi.n	8008e92 <RVBS_CheckFaultState+0x22>
      {
        fault = MC_UNDER_VOLT;
      }
      else if ( false == pHandle->OverVoltageHysteresisUpDir )
 8008e82:	7c03      	ldrb	r3, [r0, #16]
 8008e84:	b98b      	cbnz	r3, 8008eaa <RVBS_CheckFaultState+0x3a>
      {
        if (pHandle->_Super.AvBusVoltage_d < pHandle->OverVoltageThresholdLow)
 8008e86:	4561      	cmp	r1, ip
 8008e88:	d913      	bls.n	8008eb2 <RVBS_CheckFaultState+0x42>
        {
          pHandle->OverVoltageHysteresisUpDir = true;
 8008e8a:	2201      	movs	r2, #1
 8008e8c:	7402      	strb	r2, [r0, #16]
          fault = MC_NO_ERROR;
 8008e8e:	4618      	mov	r0, r3
 8008e90:	4770      	bx	lr
        fault = MC_UNDER_VOLT;
 8008e92:	2004      	movs	r0, #4
 8008e94:	4770      	bx	lr
      if (pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold)
 8008e96:	88c3      	ldrh	r3, [r0, #6]
 8008e98:	429a      	cmp	r2, r3
 8008e9a:	d30a      	bcc.n	8008eb2 <RVBS_CheckFaultState+0x42>
      else if (pHandle->_Super.AvBusVoltage_d < pHandle->UnderVoltageThreshold)
 8008e9c:	8a40      	ldrh	r0, [r0, #18]
 8008e9e:	4298      	cmp	r0, r3
 8008ea0:	bf94      	ite	ls
 8008ea2:	2000      	movls	r0, #0
 8008ea4:	2001      	movhi	r0, #1
 8008ea6:	0080      	lsls	r0, r0, #2
 8008ea8:	4770      	bx	lr
          fault = MC_OVER_VOLT;
        }
      }
      else
      {
        if (pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold)
 8008eaa:	4562      	cmp	r2, ip
 8008eac:	d303      	bcc.n	8008eb6 <RVBS_CheckFaultState+0x46>
        {
          pHandle->OverVoltageHysteresisUpDir = false;
          fault = MC_OVER_VOLT;
        }
        else{
          fault = MC_NO_ERROR;
 8008eae:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_CHECK_RDIV_BUS_VLT_SNS
  }
#endif
  return (fault);
}
 8008eb0:	4770      	bx	lr
        fault = MC_OVER_VOLT;
 8008eb2:	2002      	movs	r0, #2
 8008eb4:	4770      	bx	lr
          pHandle->OverVoltageHysteresisUpDir = false;
 8008eb6:	2300      	movs	r3, #0
 8008eb8:	7403      	strb	r3, [r0, #16]
          fault = MC_OVER_VOLT;
 8008eba:	2002      	movs	r0, #2
 8008ebc:	4770      	bx	lr
 8008ebe:	bf00      	nop

08008ec0 <RVBS_CalcAvVbus>:
{
 8008ec0:	b538      	push	{r3, r4, r5, lr}
    if (0xFFFFU == hAux)
 8008ec2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008ec6:	4299      	cmp	r1, r3
{
 8008ec8:	4604      	mov	r4, r0
    if (0xFFFFU == hAux)
 8008eca:	d021      	beq.n	8008f10 <RVBS_CalcAvVbus+0x50>
      pHandle->aBuffer[pHandle->index] = hAux;
 8008ecc:	6943      	ldr	r3, [r0, #20]
 8008ece:	7e45      	ldrb	r5, [r0, #25]
 8008ed0:	f823 1015 	strh.w	r1, [r3, r5, lsl #1]
      for (i = 0U; i < (uint8_t)pHandle->LowPassFilterBW; i++)
 8008ed4:	f8b0 e00a 	ldrh.w	lr, [r0, #10]
 8008ed8:	f01e 02ff 	ands.w	r2, lr, #255	; 0xff
 8008edc:	d00d      	beq.n	8008efa <RVBS_CalcAvVbus+0x3a>
 8008ede:	3a01      	subs	r2, #1
 8008ee0:	b2d2      	uxtb	r2, r2
 8008ee2:	eb03 0042 	add.w	r0, r3, r2, lsl #1
 8008ee6:	3b02      	subs	r3, #2
      wtemp = 0u;
 8008ee8:	2200      	movs	r2, #0
        wtemp += pHandle->aBuffer[i];
 8008eea:	f833 cf02 	ldrh.w	ip, [r3, #2]!
      for (i = 0U; i < (uint8_t)pHandle->LowPassFilterBW; i++)
 8008eee:	4298      	cmp	r0, r3
        wtemp += pHandle->aBuffer[i];
 8008ef0:	4462      	add	r2, ip
      for (i = 0U; i < (uint8_t)pHandle->LowPassFilterBW; i++)
 8008ef2:	d1fa      	bne.n	8008eea <RVBS_CalcAvVbus+0x2a>
      wtemp /= pHandle->LowPassFilterBW;
 8008ef4:	fbb2 f2fe 	udiv	r2, r2, lr
      pHandle->_Super.AvBusVoltage_d = (uint16_t)wtemp;
 8008ef8:	b292      	uxth	r2, r2
      if ((uint16_t)pHandle->index < (pHandle->LowPassFilterBW - 1U))
 8008efa:	f10e 3eff 	add.w	lr, lr, #4294967295
 8008efe:	4575      	cmp	r5, lr
        pHandle->index++;
 8008f00:	bf34      	ite	cc
 8008f02:	3501      	addcc	r5, #1
        pHandle->index = 0U;
 8008f04:	2300      	movcs	r3, #0
      pHandle->_Super.AvBusVoltage_d = (uint16_t)wtemp;
 8008f06:	80e2      	strh	r2, [r4, #6]
      pHandle->_Super.LatestConv = hAux;
 8008f08:	80a1      	strh	r1, [r4, #4]
        pHandle->index++;
 8008f0a:	bf34      	ite	cc
 8008f0c:	7665      	strbcc	r5, [r4, #25]
        pHandle->index = 0U;
 8008f0e:	7663      	strbcs	r3, [r4, #25]
    pHandle->_Super.FaultState = RVBS_CheckFaultState(pHandle);
 8008f10:	4620      	mov	r0, r4
 8008f12:	f7ff ffad 	bl	8008e70 <RVBS_CheckFaultState>
 8008f16:	8120      	strh	r0, [r4, #8]
}
 8008f18:	bd38      	pop	{r3, r4, r5, pc}
 8008f1a:	bf00      	nop

08008f1c <REMNG_Init>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->Ext = 0;
 8008f1c:	2300      	movs	r3, #0
    pHandle->TargetFinal = 0;
    pHandle->RampRemainingStep = 0U;
    pHandle->IncDecAmount = 0;
    pHandle->ScalingFactor = 1U;
 8008f1e:	2201      	movs	r2, #1
    pHandle->TargetFinal = 0;
 8008f20:	e9c0 3301 	strd	r3, r3, [r0, #4]
    pHandle->IncDecAmount = 0;
 8008f24:	e9c0 3303 	strd	r3, r3, [r0, #12]
    pHandle->ScalingFactor = 1U;
 8008f28:	6142      	str	r2, [r0, #20]
#ifdef NULL_PTR_CHECK_RMP_EXT_MNG
  }
#endif
}
 8008f2a:	4770      	bx	lr

08008f2c <REMNG_Calc>:
  else
  {
#endif
    int32_t current_ref;

    current_ref = pHandle->Ext;
 8008f2c:	e9d0 3102 	ldrd	r3, r1, [r0, #8]

    /* Update the variable and terminates the ramp if needed */
    if (pHandle->RampRemainingStep > 1U)
 8008f30:	2901      	cmp	r1, #1
 8008f32:	d90c      	bls.n	8008f4e <REMNG_Calc+0x22>
{
 8008f34:	b410      	push	{r4}
    {
      /* Increment/decrement the reference value */
      current_ref += pHandle->IncDecAmount;
 8008f36:	e9d0 4204 	ldrd	r4, r2, [r0, #16]

      /* Decrement the number of remaining steps */
      pHandle->RampRemainingStep --;
 8008f3a:	3901      	subs	r1, #1
      current_ref += pHandle->IncDecAmount;
 8008f3c:	4423      	add	r3, r4
      pHandle->RampRemainingStep --;
 8008f3e:	60c1      	str	r1, [r0, #12]
    else
    {
      /* Do nothing */
    }

    pHandle->Ext = current_ref;
 8008f40:	6083      	str	r3, [r0, #8]
    ret_val = pHandle->Ext / ((int32_t)pHandle->ScalingFactor);
 8008f42:	fb93 f2f2 	sdiv	r2, r3, r2
#ifdef NULL_PTR_CHECK_RMP_EXT_MNG
  }
#endif
  return (ret_val);
}
 8008f46:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008f4a:	4610      	mov	r0, r2
 8008f4c:	4770      	bx	lr
    else if (1U == pHandle->RampRemainingStep)
 8008f4e:	d005      	beq.n	8008f5c <REMNG_Calc+0x30>
    ret_val = pHandle->Ext / ((int32_t)pHandle->ScalingFactor);
 8008f50:	6942      	ldr	r2, [r0, #20]
    pHandle->Ext = current_ref;
 8008f52:	6083      	str	r3, [r0, #8]
    ret_val = pHandle->Ext / ((int32_t)pHandle->ScalingFactor);
 8008f54:	fb93 f2f2 	sdiv	r2, r3, r2
}
 8008f58:	4610      	mov	r0, r2
 8008f5a:	4770      	bx	lr
      current_ref = pHandle->TargetFinal * ((int32_t)pHandle->ScalingFactor);
 8008f5c:	6842      	ldr	r2, [r0, #4]
 8008f5e:	6943      	ldr	r3, [r0, #20]
      pHandle->RampRemainingStep = 0U;
 8008f60:	2100      	movs	r1, #0
      current_ref = pHandle->TargetFinal * ((int32_t)pHandle->ScalingFactor);
 8008f62:	fb02 f303 	mul.w	r3, r2, r3
      pHandle->RampRemainingStep = 0U;
 8008f66:	60c1      	str	r1, [r0, #12]
    pHandle->Ext = current_ref;
 8008f68:	6083      	str	r3, [r0, #8]
}
 8008f6a:	4610      	mov	r0, r2
 8008f6c:	4770      	bx	lr
 8008f6e:	bf00      	nop

08008f70 <REMNG_RampCompleted>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (0U == pHandle->RampRemainingStep)
 8008f70:	68c0      	ldr	r0, [r0, #12]
#ifdef NULL_PTR_CHECK_RMP_EXT_MNG
  }
#endif
  return (retVal);

}
 8008f72:	fab0 f080 	clz	r0, r0
 8008f76:	0940      	lsrs	r0, r0, #5
 8008f78:	4770      	bx	lr
 8008f7a:	bf00      	nop

08008f7c <getScalingFactor>:
  int32_t aux;
  uint8_t i;

  if (Target < 0)
  {
    aux = -Target;
 8008f7c:	2800      	cmp	r0, #0
 8008f7e:	bfb8      	it	lt
 8008f80:	4240      	neglt	r0, r0
{
 8008f82:	2301      	movs	r3, #1
  {
    TargetAbs = (uint32_t)Target;
  }
  for (i = 1U; i < 32U; i++)
  {
    uint32_t limit = (((uint32_t)1) << (31U - i));
 8008f84:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8008f88:	e002      	b.n	8008f90 <getScalingFactor+0x14>
  for (i = 1U; i < 32U; i++)
 8008f8a:	3301      	adds	r3, #1
 8008f8c:	2b20      	cmp	r3, #32
 8008f8e:	d007      	beq.n	8008fa0 <getScalingFactor+0x24>
    uint32_t limit = (((uint32_t)1) << (31U - i));
 8008f90:	fa21 f203 	lsr.w	r2, r1, r3
    if (TargetAbs >= limit)
 8008f94:	4290      	cmp	r0, r2
 8008f96:	d3f8      	bcc.n	8008f8a <getScalingFactor+0xe>
    else
    {
      /* Nothing to do */
    }
  }
  return (((uint32_t)1) << (i - 1U));
 8008f98:	3b01      	subs	r3, #1
 8008f9a:	2001      	movs	r0, #1
 8008f9c:	4098      	lsls	r0, r3
}
 8008f9e:	4770      	bx	lr
 8008fa0:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8008fa4:	4770      	bx	lr
 8008fa6:	bf00      	nop

08008fa8 <REMNG_ExecRamp>:
{
 8008fa8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008fac:	4604      	mov	r4, r0
 8008fae:	460e      	mov	r6, r1
    current_ref = pHandle->Ext / ((int32_t)pHandle->ScalingFactor);
 8008fb0:	6880      	ldr	r0, [r0, #8]
 8008fb2:	6963      	ldr	r3, [r4, #20]
    if (0U == Durationms)
 8008fb4:	4615      	mov	r5, r2
 8008fb6:	b962      	cbnz	r2, 8008fd2 <REMNG_ExecRamp+0x2a>
      pHandle->ScalingFactor = getScalingFactor(TargetFinal);
 8008fb8:	4608      	mov	r0, r1
 8008fba:	f7ff ffdf 	bl	8008f7c <getScalingFactor>
      pHandle->Ext = TargetFinal * ((int32_t)pHandle->ScalingFactor);
 8008fbe:	fb00 f606 	mul.w	r6, r0, r6
      pHandle->ScalingFactor = getScalingFactor(TargetFinal);
 8008fc2:	6160      	str	r0, [r4, #20]
      pHandle->Ext = TargetFinal * ((int32_t)pHandle->ScalingFactor);
 8008fc4:	4628      	mov	r0, r5
      pHandle->IncDecAmount = 0;
 8008fc6:	e9c4 5003 	strd	r5, r0, [r4, #12]
      pHandle->Ext = TargetFinal * ((int32_t)pHandle->ScalingFactor);
 8008fca:	60a6      	str	r6, [r4, #8]
}
 8008fcc:	2001      	movs	r0, #1
 8008fce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    current_ref = pHandle->Ext / ((int32_t)pHandle->ScalingFactor);
 8008fd2:	fb90 f8f3 	sdiv	r8, r0, r3
      uint32_t wScalingFactor = getScalingFactor(TargetFinal - current_ref);
 8008fd6:	eba1 0708 	sub.w	r7, r1, r8
 8008fda:	4638      	mov	r0, r7
 8008fdc:	f7ff ffce 	bl	8008f7c <getScalingFactor>
 8008fe0:	4682      	mov	sl, r0
      uint32_t wScalingFactor2 = getScalingFactor(current_ref);
 8008fe2:	4640      	mov	r0, r8
 8008fe4:	f7ff ffca 	bl	8008f7c <getScalingFactor>
 8008fe8:	4681      	mov	r9, r0
      uint32_t wScalingFactor3 = getScalingFactor(TargetFinal);
 8008fea:	4630      	mov	r0, r6
 8008fec:	f7ff ffc6 	bl	8008f7c <getScalingFactor>
      if (wScalingFactor <  wScalingFactor2)
 8008ff0:	45ca      	cmp	sl, r9
      uint32_t wScalingFactor3 = getScalingFactor(TargetFinal);
 8008ff2:	4603      	mov	r3, r0
        if (wScalingFactor < wScalingFactor3)
 8008ff4:	bf2c      	ite	cs
 8008ff6:	4648      	movcs	r0, r9
 8008ff8:	4650      	movcc	r0, sl
        if (wScalingFactor2 < wScalingFactor3)
 8008ffa:	4298      	cmp	r0, r3
 8008ffc:	bf28      	it	cs
 8008ffe:	4618      	movcs	r0, r3
      pHandle->Ext = current_ref * ((int32_t)pHandle->ScalingFactor);
 8009000:	fb08 f300 	mul.w	r3, r8, r0
 8009004:	60a3      	str	r3, [r4, #8]
      aux = Durationms * ((uint32_t)pHandle->FrequencyHz); /* Check for overflow and use prescaler */
 8009006:	6823      	ldr	r3, [r4, #0]
      aux /= 1000U;
 8009008:	4a08      	ldr	r2, [pc, #32]	; (800902c <REMNG_ExecRamp+0x84>)
      pHandle->ScalingFactor = wScalingFactorMin;
 800900a:	6160      	str	r0, [r4, #20]
      aux = Durationms * ((uint32_t)pHandle->FrequencyHz); /* Check for overflow and use prescaler */
 800900c:	fb05 f303 	mul.w	r3, r5, r3
      aux /= 1000U;
 8009010:	fba2 2303 	umull	r2, r3, r2, r3
 8009014:	099b      	lsrs	r3, r3, #6
      pHandle->RampRemainingStep++;
 8009016:	1c5d      	adds	r5, r3, #1
      aux1 = (TargetFinal - current_ref) * ((int32_t)pHandle->ScalingFactor);
 8009018:	fb07 f000 	mul.w	r0, r7, r0
      pHandle->TargetFinal = TargetFinal;
 800901c:	6066      	str	r6, [r4, #4]
      aux1 /= ((int32_t)pHandle->RampRemainingStep);
 800901e:	fb90 f0f5 	sdiv	r0, r0, r5
      pHandle->IncDecAmount = 0;
 8009022:	e9c4 5003 	strd	r5, r0, [r4, #12]
}
 8009026:	2001      	movs	r0, #1
 8009028:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800902c:	10624dd3 	.word	0x10624dd3

08009030 <RUC_Init>:
__weak void RUC_Init(RevUpCtrl_Handle_t *pHandle,
                     SpeednTorqCtrl_Handle_t *pSTC,
                     VirtualSpeedSensor_Handle_t *pVSS,
                     STO_Handle_t *pSNSL,
                     PWMC_Handle_t *pPWM)
{
 8009030:	b500      	push	{lr}
  {
#endif
    RevUpCtrl_PhaseParams_t *pRUCPhaseParams = &pHandle->ParamsData[0];
    uint8_t bPhase = 0U;

    pHandle->pSTC = pSTC;
 8009032:	6681      	str	r1, [r0, #104]	; 0x68
    pHandle->EnteredZone1 = false;

    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
    {
      /* Dump HF data for now HF data are forced to 16 bits */
      pRUCPhaseParams = (RevUpCtrl_PhaseParams_t *)pRUCPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 8009034:	6941      	ldr	r1, [r0, #20]
    pHandle->pSNSL = pSNSL;
 8009036:	e9c0 231b 	strd	r2, r3, [r0, #108]	; 0x6c
    pHandle->OTFSCLowside = false;
 800903a:	f04f 0c00 	mov.w	ip, #0
    pHandle->pPWM = pPWM;
 800903e:	9b01      	ldr	r3, [sp, #4]
    pHandle->OTFSCLowside = false;
 8009040:	f8a0 c054 	strh.w	ip, [r0, #84]	; 0x54
    pHandle->pPWM = pPWM;
 8009044:	6743      	str	r3, [r0, #116]	; 0x74
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 8009046:	b309      	cbz	r1, 800908c <RUC_Init+0x5c>
      pRUCPhaseParams = (RevUpCtrl_PhaseParams_t *)pRUCPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 8009048:	688b      	ldr	r3, [r1, #8]
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 800904a:	b323      	cbz	r3, 8009096 <RUC_Init+0x66>
      pRUCPhaseParams = (RevUpCtrl_PhaseParams_t *)pRUCPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 800904c:	689b      	ldr	r3, [r3, #8]
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 800904e:	b32b      	cbz	r3, 800909c <RUC_Init+0x6c>
      pRUCPhaseParams = (RevUpCtrl_PhaseParams_t *)pRUCPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 8009050:	689b      	ldr	r3, [r3, #8]
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 8009052:	b333      	cbz	r3, 80090a2 <RUC_Init+0x72>
 8009054:	689b      	ldr	r3, [r3, #8]
      bPhase++;
 8009056:	f04f 0c05 	mov.w	ip, #5
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 800905a:	b1cb      	cbz	r3, 8009090 <RUC_Init+0x60>
 800905c:	2204      	movs	r2, #4
 800905e:	f04f 0c05 	mov.w	ip, #5
    {
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;

      pHandle->bPhaseNbr = bPhase;

      pHandle->bResetPLLTh = (uint8_t)((RUC_OTF_PLL_RESET_TIMEOUT * pHandle->hRUCFrequencyHz) / 1000U);
 8009062:	8803      	ldrh	r3, [r0, #0]
 8009064:	4910      	ldr	r1, [pc, #64]	; (80090a8 <RUC_Init+0x78>)
 8009066:	f04f 0e64 	mov.w	lr, #100	; 0x64
 800906a:	fb0e f303 	mul.w	r3, lr, r3
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 800906e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
      pHandle->bResetPLLTh = (uint8_t)((RUC_OTF_PLL_RESET_TIMEOUT * pHandle->hRUCFrequencyHz) / 1000U);
 8009072:	fba1 1303 	umull	r1, r3, r1, r3
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 8009076:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800907a:	2100      	movs	r1, #0
      pHandle->bResetPLLTh = (uint8_t)((RUC_OTF_PLL_RESET_TIMEOUT * pHandle->hRUCFrequencyHz) / 1000U);
 800907c:	099b      	lsrs	r3, r3, #6
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 800907e:	6151      	str	r1, [r2, #20]
      pHandle->bPhaseNbr = bPhase;
 8009080:	f880 c048 	strb.w	ip, [r0, #72]	; 0x48
      pHandle->bResetPLLTh = (uint8_t)((RUC_OTF_PLL_RESET_TIMEOUT * pHandle->hRUCFrequencyHz) / 1000U);
 8009084:	f880 3056 	strb.w	r3, [r0, #86]	; 0x56
    }
#ifdef NULL_PTR_CHECK_REV_UP_CTL
  }
#endif
}
 8009088:	f85d fb04 	ldr.w	pc, [sp], #4
      bPhase++;
 800908c:	f04f 0c01 	mov.w	ip, #1
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 8009090:	f10c 32ff 	add.w	r2, ip, #4294967295
 8009094:	e7e5      	b.n	8009062 <RUC_Init+0x32>
      bPhase++;
 8009096:	f04f 0c02 	mov.w	ip, #2
 800909a:	e7f9      	b.n	8009090 <RUC_Init+0x60>
 800909c:	f04f 0c03 	mov.w	ip, #3
 80090a0:	e7f6      	b.n	8009090 <RUC_Init+0x60>
 80090a2:	f04f 0c04 	mov.w	ip, #4
 80090a6:	e7f3      	b.n	8009090 <RUC_Init+0x60>
 80090a8:	10624dd3 	.word	0x10624dd3

080090ac <RUC_Clear>:
  * @param  pHandle: Pointer on Handle structure of RevUp controller.
  * @param  hMotorDirection: Rotor rotation direction.
  *         This parameter must be -1 or +1.
  */
__weak void RUC_Clear(RevUpCtrl_Handle_t *pHandle, int16_t hMotorDirection)
{
 80090ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    VirtualSpeedSensor_Handle_t *pVSS = pHandle->pVSS;
 80090b0:	6ec7      	ldr	r7, [r0, #108]	; 0x6c
    SpeednTorqCtrl_Handle_t *pSTC = pHandle->pSTC;
 80090b2:	f8d0 8068 	ldr.w	r8, [r0, #104]	; 0x68
    RevUpCtrl_PhaseParams_t *pPhaseParams = pHandle->ParamsData;

    pHandle->hDirection = hMotorDirection;
 80090b6:	80c1      	strh	r1, [r0, #6]
    pHandle->EnteredZone1 = false;

    /* Initializes the rev up stages counter */
    pHandle->bStageCnt = 0U;
 80090b8:	2600      	movs	r6, #0
{
 80090ba:	4604      	mov	r4, r0
    pHandle->bStageCnt = 0U;
 80090bc:	f880 6058 	strb.w	r6, [r0, #88]	; 0x58
    pHandle->bOTFRelCounter = 0U;
 80090c0:	f880 6053 	strb.w	r6, [r0, #83]	; 0x53
    pHandle->OTFSCLowside = false;
 80090c4:	f8a0 6054 	strh.w	r6, [r0, #84]	; 0x54

    /* Calls the clear method of VSS */
    VSS_Clear(pVSS);
 80090c8:	4638      	mov	r0, r7

    /* Sets the STC in torque mode */
    STC_SetControlMode(pSTC, MCM_TORQUE_MODE);

    /* Sets the mechanical starting angle of VSS */
    VSS_SetMecAngle(pVSS, pHandle->hStartingMecAngle * hMotorDirection);
 80090ca:	b28d      	uxth	r5, r1
    VSS_Clear(pVSS);
 80090cc:	f000 fc76 	bl	80099bc <VSS_Clear>
    STC_SetControlMode(pSTC, MCM_TORQUE_MODE);
 80090d0:	2104      	movs	r1, #4
 80090d2:	4640      	mov	r0, r8
 80090d4:	f000 f8fe 	bl	80092d4 <STC_SetControlMode>
    VSS_SetMecAngle(pVSS, pHandle->hStartingMecAngle * hMotorDirection);
 80090d8:	8861      	ldrh	r1, [r4, #2]
 80090da:	fb11 f105 	smulbb	r1, r1, r5
 80090de:	b209      	sxth	r1, r1
 80090e0:	4638      	mov	r0, r7
 80090e2:	f000 fd21 	bl	8009b28 <VSS_SetMecAngle>

    /* Sets to zero the starting torque of STC */
    (void)STC_ExecRamp(pSTC, 0, 0U);
 80090e6:	4632      	mov	r2, r6
 80090e8:	4631      	mov	r1, r6
 80090ea:	4640      	mov	r0, r8
 80090ec:	f000 f8f6 	bl	80092dc <STC_ExecRamp>

    /* Gives the first command to STC and VSS */
    (void)STC_ExecRamp(pSTC, pPhaseParams->hFinalTorque * hMotorDirection, (uint32_t)(pPhaseParams->hDurationms));
 80090f0:	8a21      	ldrh	r1, [r4, #16]
 80090f2:	89a2      	ldrh	r2, [r4, #12]
 80090f4:	fb11 f105 	smulbb	r1, r1, r5
 80090f8:	b209      	sxth	r1, r1
 80090fa:	4640      	mov	r0, r8
 80090fc:	f000 f8ee 	bl	80092dc <STC_ExecRamp>

    VSS_SetMecAcceleration(pVSS, pPhaseParams->hFinalMecSpeedUnit * hMotorDirection, pPhaseParams->hDurationms);
 8009100:	89e1      	ldrh	r1, [r4, #14]
 8009102:	89a2      	ldrh	r2, [r4, #12]
 8009104:	fb11 f105 	smulbb	r1, r1, r5
 8009108:	b209      	sxth	r1, r1
 800910a:	4638      	mov	r0, r7
 800910c:	f000 fd14 	bl	8009b38 <VSS_SetMecAcceleration>

    /* Compute hPhaseRemainingTicks */
    pHandle->hPhaseRemainingTicks = (uint16_t)((((uint32_t)pPhaseParams->hDurationms)
 8009110:	89a3      	ldrh	r3, [r4, #12]
                                              * ((uint32_t)pHandle->hRUCFrequencyHz))
 8009112:	8821      	ldrh	r1, [r4, #0]
                                              / 1000U );
 8009114:	4a06      	ldr	r2, [pc, #24]	; (8009130 <RUC_Clear+0x84>)

    /* Set the next phases parameter pointer */
    pHandle->pCurrentPhaseParams = (RevUpCtrl_PhaseParams_t *)pPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5

    /* Timeout counter for PLL reset during OTF */
    pHandle->bResetPLLCnt = 0U;
 8009116:	f884 6057 	strb.w	r6, [r4, #87]	; 0x57
                                              * ((uint32_t)pHandle->hRUCFrequencyHz))
 800911a:	fb01 f303 	mul.w	r3, r1, r3
                                              / 1000U );
 800911e:	fba2 2303 	umull	r2, r3, r2, r3
 8009122:	099b      	lsrs	r3, r3, #6
    pHandle->pCurrentPhaseParams = (RevUpCtrl_PhaseParams_t *)pPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 8009124:	6962      	ldr	r2, [r4, #20]
 8009126:	60a2      	str	r2, [r4, #8]
    pHandle->hPhaseRemainingTicks++;
 8009128:	3301      	adds	r3, #1
 800912a:	80a3      	strh	r3, [r4, #4]
#ifdef NULL_PTR_CHECK_REV_UP_CTL
  }
#endif
}
 800912c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009130:	10624dd3 	.word	0x10624dd3

08009134 <RUC_Exec>:
    retVal = false;
  }
  else
  {
#endif
    if (pHandle->hPhaseRemainingTicks > 0U)
 8009134:	8883      	ldrh	r3, [r0, #4]
{
 8009136:	b510      	push	{r4, lr}
 8009138:	4604      	mov	r4, r0
    if (pHandle->hPhaseRemainingTicks > 0U)
 800913a:	bb43      	cbnz	r3, 800918e <RUC_Exec+0x5a>
      /* Nothing to do */
    }

    if (0U == pHandle->hPhaseRemainingTicks)
    {
      if (pHandle->pCurrentPhaseParams != MC_NULL)
 800913c:	68a0      	ldr	r0, [r4, #8]
 800913e:	b328      	cbz	r0, 800918c <RUC_Exec+0x58>
      {
        /* If it becomes zero the current phase has been completed */
        /* Gives the next command to STC and VSS */
        (void)STC_ExecRamp(pHandle->pSTC, pHandle->pCurrentPhaseParams->hFinalTorque * pHandle->hDirection,
 8009140:	8881      	ldrh	r1, [r0, #4]
 8009142:	88e3      	ldrh	r3, [r4, #6]
 8009144:	8802      	ldrh	r2, [r0, #0]
 8009146:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 8009148:	fb11 f103 	smulbb	r1, r1, r3
 800914c:	b209      	sxth	r1, r1
 800914e:	f000 f8c5 	bl	80092dc <STC_ExecRamp>
                           (uint32_t)(pHandle->pCurrentPhaseParams->hDurationms));

        VSS_SetMecAcceleration(pHandle->pVSS,
                               pHandle->pCurrentPhaseParams->hFinalMecSpeedUnit * pHandle->hDirection,
 8009152:	68a3      	ldr	r3, [r4, #8]
 8009154:	88e0      	ldrh	r0, [r4, #6]
 8009156:	8859      	ldrh	r1, [r3, #2]
        VSS_SetMecAcceleration(pHandle->pVSS,
 8009158:	881a      	ldrh	r2, [r3, #0]
                               pHandle->pCurrentPhaseParams->hFinalMecSpeedUnit * pHandle->hDirection,
 800915a:	fb11 f100 	smulbb	r1, r1, r0
        VSS_SetMecAcceleration(pHandle->pVSS,
 800915e:	b209      	sxth	r1, r1
 8009160:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8009162:	f000 fce9 	bl	8009b38 <VSS_SetMecAcceleration>
                               pHandle->pCurrentPhaseParams->hDurationms);

        /* Compute hPhaseRemainingTicks */
        pHandle->hPhaseRemainingTicks = (uint16_t)((((uint32_t)pHandle->pCurrentPhaseParams->hDurationms)
 8009166:	68a1      	ldr	r1, [r4, #8]
                                                  * ((uint32_t)pHandle->hRUCFrequencyHz)) / 1000U );
 8009168:	8820      	ldrh	r0, [r4, #0]
        pHandle->hPhaseRemainingTicks = (uint16_t)((((uint32_t)pHandle->pCurrentPhaseParams->hDurationms)
 800916a:	880b      	ldrh	r3, [r1, #0]
                                                  * ((uint32_t)pHandle->hRUCFrequencyHz)) / 1000U );
 800916c:	4a0b      	ldr	r2, [pc, #44]	; (800919c <RUC_Exec+0x68>)
        pHandle->hPhaseRemainingTicks++;

        /* Set the next phases parameter pointer */
        pHandle->pCurrentPhaseParams = pHandle->pCurrentPhaseParams->pNext; //cstat !MISRAC2012-Rule-11.5
 800916e:	6889      	ldr	r1, [r1, #8]
 8009170:	60a1      	str	r1, [r4, #8]
                                                  * ((uint32_t)pHandle->hRUCFrequencyHz)) / 1000U );
 8009172:	fb00 f303 	mul.w	r3, r0, r3
 8009176:	fba2 2303 	umull	r2, r3, r2, r3

        /* Increases the rev up stages counter */
        pHandle->bStageCnt++;
 800917a:	f894 2058 	ldrb.w	r2, [r4, #88]	; 0x58
                                                  * ((uint32_t)pHandle->hRUCFrequencyHz)) / 1000U );
 800917e:	099b      	lsrs	r3, r3, #6
        pHandle->hPhaseRemainingTicks++;
 8009180:	3301      	adds	r3, #1
        pHandle->bStageCnt++;
 8009182:	3201      	adds	r2, #1
        pHandle->hPhaseRemainingTicks++;
 8009184:	80a3      	strh	r3, [r4, #4]
        pHandle->bStageCnt++;
 8009186:	f884 2058 	strb.w	r2, [r4, #88]	; 0x58
  bool retVal = true;
 800918a:	2001      	movs	r0, #1
    }
#ifdef NULL_PTR_CHECK_REV_UP_CTL
  }
#endif
  return (retVal);
}
 800918c:	bd10      	pop	{r4, pc}
      pHandle->hPhaseRemainingTicks--;
 800918e:	3b01      	subs	r3, #1
 8009190:	b29b      	uxth	r3, r3
 8009192:	8083      	strh	r3, [r0, #4]
    if (0U == pHandle->hPhaseRemainingTicks)
 8009194:	2b00      	cmp	r3, #0
 8009196:	d0d1      	beq.n	800913c <RUC_Exec+0x8>
  bool retVal = true;
 8009198:	2001      	movs	r0, #1
}
 800919a:	bd10      	pop	{r4, pc}
 800919c:	10624dd3 	.word	0x10624dd3

080091a0 <RUC_FirstAccelerationStageReached>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (pHandle->bStageCnt >= pHandle->bFirstAccelerationStage)
 80091a0:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
 80091a4:	f890 0049 	ldrb.w	r0, [r0, #73]	; 0x49
    }
#ifdef NULL_PTR_CHECK_REV_UP_CTL
  }
#endif
  return (retVal);
}
 80091a8:	4282      	cmp	r2, r0
 80091aa:	bf34      	ite	cc
 80091ac:	2000      	movcc	r0, #0
 80091ae:	2001      	movcs	r0, #1
 80091b0:	4770      	bx	lr
 80091b2:	bf00      	nop

080091b4 <RUC_SetPhase>:
  }
  else
  {
#endif
    pHandle->ParamsData[phaseNumber].hFinalTorque = phaseData->hFinalTorque;
    pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit = phaseData->hFinalMecSpeedUnit;
 80091b4:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 80091b8:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 80091bc:	f8d2 c002 	ldr.w	ip, [r2, #2]
 80091c0:	f8c3 c00e 	str.w	ip, [r3, #14]
    pHandle->ParamsData[phaseNumber].hDurationms = phaseData->hDurationms;
 80091c4:	4618      	mov	r0, r3
 80091c6:	8813      	ldrh	r3, [r2, #0]
 80091c8:	8183      	strh	r3, [r0, #12]
#ifdef NULL_PTR_CHECK_REV_UP_CTL
  }
#endif
  return (retValue);
}
 80091ca:	2001      	movs	r0, #1
 80091cc:	4770      	bx	lr
 80091ce:	bf00      	nop

080091d0 <RUC_GetNumberOfPhases>:
#ifdef NULL_PTR_CHECK_REV_UP_CTL
  return ((MC_NULL == pHandle) ? 0U : (uint8_t)pHandle->bPhaseNbr);
#else
  return ((uint8_t)pHandle->bPhaseNbr);
#endif
}
 80091d0:	f890 0048 	ldrb.w	r0, [r0, #72]	; 0x48
 80091d4:	4770      	bx	lr
 80091d6:	bf00      	nop

080091d8 <RUC_GetPhase>:
  }
  else
  {
#endif
    phaseData->hFinalTorque = (int16_t)pHandle->ParamsData[phaseNumber].hFinalTorque;
    phaseData->hFinalMecSpeedUnit = (int16_t)pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit;
 80091d8:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 80091dc:	0089      	lsls	r1, r1, #2
 80091de:	f101 0308 	add.w	r3, r1, #8
 80091e2:	4403      	add	r3, r0
    phaseData->hDurationms = (uint16_t)pHandle->ParamsData[phaseNumber].hDurationms;
 80091e4:	4408      	add	r0, r1
    phaseData->hFinalMecSpeedUnit = (int16_t)pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit;
 80091e6:	f8d3 3006 	ldr.w	r3, [r3, #6]
 80091ea:	f8c2 3002 	str.w	r3, [r2, #2]
    phaseData->hDurationms = (uint16_t)pHandle->ParamsData[phaseNumber].hDurationms;
 80091ee:	8983      	ldrh	r3, [r0, #12]
 80091f0:	8013      	strh	r3, [r2, #0]
#ifdef NULL_PTR_CHECK_REV_UP_CTL
  }
#endif
  return (retValue);
}
 80091f2:	2001      	movs	r0, #1
 80091f4:	4770      	bx	lr
 80091f6:	bf00      	nop

080091f8 <SPD_GetElAngle>:
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->hElAngle);
#else
  return (pHandle->hElAngle);
#endif
}
 80091f8:	f9b0 0004 	ldrsh.w	r0, [r0, #4]
 80091fc:	4770      	bx	lr
 80091fe:	bf00      	nop

08009200 <SPD_GetAvrgMecSpeedUnit>:
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->hAvrMecSpeedUnit);
#else
  return (pHandle->hAvrMecSpeedUnit);
#endif
}
 8009200:	f9b0 000c 	ldrsh.w	r0, [r0, #12]
 8009204:	4770      	bx	lr
 8009206:	bf00      	nop

08009208 <SPD_GetInstElSpeedDpp>:
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->InstantaneousElSpeedDpp);
#else
  return (pHandle->InstantaneousElSpeedDpp);
#endif
}
 8009208:	f9b0 0010 	ldrsh.w	r0, [r0, #16]
 800920c:	4770      	bx	lr
 800920e:	bf00      	nop

08009210 <SPD_IsMecSpeedReliable>:
    bool SpeedError = false;

    bSpeedErrorNumber = pHandle->bSpeedErrorNumber;

    /* Compute absoulte value of mechanical speed */
    if (*pMecSpeedUnit < 0)
 8009210:	f9b1 3000 	ldrsh.w	r3, [r1]
    else
    {
      /* Nothing to do */
    }

    if (hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit)
 8009214:	f8b0 c016 	ldrh.w	ip, [r0, #22]
{
 8009218:	b410      	push	{r4}
    if (*pMecSpeedUnit < 0)
 800921a:	2b00      	cmp	r3, #0
      hAux = -(*pMecSpeedUnit);
 800921c:	bfb8      	it	lt
 800921e:	425b      	neglt	r3, r3
      hAbsMecSpeedUnit = (uint16_t)(*pMecSpeedUnit);
 8009220:	b29b      	uxth	r3, r3
    if (hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit)
 8009222:	459c      	cmp	ip, r3
    uint8_t bMaximumSpeedErrorsNumber = pHandle->bMaximumSpeedErrorsNumber;
 8009224:	78c1      	ldrb	r1, [r0, #3]
    bSpeedErrorNumber = pHandle->bSpeedErrorNumber;
 8009226:	7802      	ldrb	r2, [r0, #0]
    if (hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit)
 8009228:	8a84      	ldrh	r4, [r0, #20]
    if (hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit)
 800922a:	d819      	bhi.n	8009260 <SPD_IsMecSpeedReliable+0x50>
    if (hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit)
 800922c:	429c      	cmp	r4, r3
 800922e:	bf2c      	ite	cs
 8009230:	2400      	movcs	r4, #0
 8009232:	2401      	movcc	r4, #1
    {
      /* Nothing to do */
    }

    /* Compute absoulte value of mechanical acceleration */
    if (pHandle->hMecAccelUnitP < 0)
 8009234:	f9b0 3012 	ldrsh.w	r3, [r0, #18]
    else
    {
      hAbsMecAccelUnitP = (uint16_t)pHandle->hMecAccelUnitP;
    }

    if (hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP)
 8009238:	f8b0 c018 	ldrh.w	ip, [r0, #24]
    if (pHandle->hMecAccelUnitP < 0)
 800923c:	2b00      	cmp	r3, #0
      hAux = -(pHandle->hMecAccelUnitP);
 800923e:	bfb8      	it	lt
 8009240:	425b      	neglt	r3, r3
      hAbsMecAccelUnitP = (uint16_t)pHandle->hMecAccelUnitP;
 8009242:	b29b      	uxth	r3, r3
    if (hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP)
 8009244:	459c      	cmp	ip, r3
 8009246:	d300      	bcc.n	800924a <SPD_IsMecSpeedReliable+0x3a>
    else
    {
      /* Nothing to do */
    }

    if (true == SpeedError)
 8009248:	b164      	cbz	r4, 8009264 <SPD_IsMecSpeedReliable+0x54>
    {
      if (bSpeedErrorNumber < bMaximumSpeedErrorsNumber)
 800924a:	4291      	cmp	r1, r2
 800924c:	d901      	bls.n	8009252 <SPD_IsMecSpeedReliable+0x42>
      {
        bSpeedErrorNumber++;
 800924e:	3201      	adds	r2, #1
 8009250:	b2d2      	uxtb	r2, r2
    else
    {
      /* Nothing to do */
    }

    pHandle->bSpeedErrorNumber = bSpeedErrorNumber;
 8009252:	7002      	strb	r2, [r0, #0]
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  }
#endif
  return (SpeedSensorReliability);
}
 8009254:	1a50      	subs	r0, r2, r1
 8009256:	bf18      	it	ne
 8009258:	2001      	movne	r0, #1
 800925a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800925e:	4770      	bx	lr
      SpeedError = true;
 8009260:	2401      	movs	r4, #1
 8009262:	e7e7      	b.n	8009234 <SPD_IsMecSpeedReliable+0x24>
        bSpeedErrorNumber = 0u;
 8009264:	4291      	cmp	r1, r2
 8009266:	bf88      	it	hi
 8009268:	2200      	movhi	r2, #0
 800926a:	e7f2      	b.n	8009252 <SPD_IsMecSpeedReliable+0x42>

0800926c <SPD_GetS16Speed>:
  }
  else
  {
#endif
    int32_t wAux = (int32_t)pHandle->hAvrMecSpeedUnit;
    wAux *= INT16_MAX;
 800926c:	f9b0 300c 	ldrsh.w	r3, [r0, #12]
    wAux /= (int16_t)pHandle->hMaxReliableMecSpeedUnit;
 8009270:	f9b0 2014 	ldrsh.w	r2, [r0, #20]
    wAux *= INT16_MAX;
 8009274:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
    wAux /= (int16_t)pHandle->hMaxReliableMecSpeedUnit;
 8009278:	fb93 f0f2 	sdiv	r0, r3, r2
    tempValue = (int16_t)wAux;
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  }
#endif
  return (tempValue);
}
 800927c:	b200      	sxth	r0, r0
 800927e:	4770      	bx	lr

08009280 <STC_Init>:
  {
#endif
    pHandle->PISpeed = pPI;
    pHandle->SPD = SPD_Handle;
    pHandle->Mode = pHandle->ModeDefault;
    pHandle->SpeedRefUnitExt = ((int32_t)pHandle->MecSpeedRefUnitDefault) * 65536;
 8009280:	f9b0 c02c 	ldrsh.w	ip, [r0, #44]	; 0x2c
    pHandle->PISpeed = pPI;
 8009284:	6101      	str	r1, [r0, #16]
    pHandle->TorqueRef = ((int32_t)pHandle->TorqueRefDefault) * 65536;
 8009286:	f9b0 102e 	ldrsh.w	r1, [r0, #46]	; 0x2e
    pHandle->SPD = SPD_Handle;
 800928a:	6142      	str	r2, [r0, #20]
{
 800928c:	b410      	push	{r4}
    pHandle->Mode = pHandle->ModeDefault;
 800928e:	f890 402a 	ldrb.w	r4, [r0, #42]	; 0x2a
 8009292:	7004      	strb	r4, [r0, #0]
    pHandle->TargetFinal = 0;
 8009294:	2300      	movs	r3, #0
    pHandle->SpeedRefUnitExt = ((int32_t)pHandle->MecSpeedRefUnitDefault) * 65536;
 8009296:	ea4f 440c 	mov.w	r4, ip, lsl #16
    pHandle->TorqueRef = ((int32_t)pHandle->TorqueRefDefault) * 65536;
 800929a:	0409      	lsls	r1, r1, #16
 800929c:	e9c0 4101 	strd	r4, r1, [r0, #4]
    pHandle->TargetFinal = 0;
 80092a0:	8043      	strh	r3, [r0, #2]
    pHandle->RampRemainingStep = 0U;
    pHandle->IncDecAmount = 0;
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 80092a2:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->RampRemainingStep = 0U;
 80092a6:	60c3      	str	r3, [r0, #12]
    pHandle->IncDecAmount = 0;
 80092a8:	6183      	str	r3, [r0, #24]
}
 80092aa:	4770      	bx	lr

080092ac <STC_SetSpeedSensor>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->SPD = SPD_Handle;
 80092ac:	6141      	str	r1, [r0, #20]
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 80092ae:	4770      	bx	lr

080092b0 <STC_GetSpeedSensor>:
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  return ((MC_NULL ==  pHandle) ? MC_NULL : pHandle->SPD);
#else
  return (pHandle->SPD);
#endif
}
 80092b0:	6940      	ldr	r0, [r0, #20]
 80092b2:	4770      	bx	lr

080092b4 <STC_Clear>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (MCM_SPEED_MODE == pHandle->Mode)
 80092b4:	7803      	ldrb	r3, [r0, #0]
 80092b6:	2b03      	cmp	r3, #3
 80092b8:	d000      	beq.n	80092bc <STC_Clear+0x8>
      /* Nothing to do */
    }
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 80092ba:	4770      	bx	lr
      PID_SetIntegralTerm(pHandle->PISpeed, 0);
 80092bc:	6900      	ldr	r0, [r0, #16]
 80092be:	2100      	movs	r1, #0
 80092c0:	f7fe bd4a 	b.w	8007d58 <PID_SetIntegralTerm>

080092c4 <STC_GetMecSpeedRefUnit>:
  return ((MC_NULL == pHandle) ? 0 : (int16_t)(pHandle->SpeedRefUnitExt / 65536));
#else
  return ((int16_t)(pHandle->SpeedRefUnitExt / 65536));
#endif
#endif
}
 80092c4:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
 80092c8:	4770      	bx	lr
 80092ca:	bf00      	nop

080092cc <STC_GetTorqueRef>:
  return ((MC_NULL == pHandle) ? 0 : (int16_t)(pHandle->TorqueRef / 65536));
#else
  return ((int16_t)(pHandle->TorqueRef / 65536));
#endif
#endif
}
 80092cc:	f9b0 000a 	ldrsh.w	r0, [r0, #10]
 80092d0:	4770      	bx	lr
 80092d2:	bf00      	nop

080092d4 <STC_SetControlMode>:
  }
  else
  {
#endif
    pHandle->Mode = bMode;
    pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp */
 80092d4:	2300      	movs	r3, #0
    pHandle->Mode = bMode;
 80092d6:	7001      	strb	r1, [r0, #0]
    pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp */
 80092d8:	60c3      	str	r3, [r0, #12]
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 80092da:	4770      	bx	lr

080092dc <STC_ExecRamp>:
  * @ref EncAlignCtrl "Encoder Alignment Control",
  * @ref PositionControl "Position Control" loop or
  * speed regulation with @ref SpeedRegulatorPotentiometer Speed potentiometer.
  */
__weak bool STC_ExecRamp(SpeednTorqCtrl_Handle_t *pHandle, int16_t hTargetFinal, uint32_t hDurationms)
{
 80092dc:	b570      	push	{r4, r5, r6, lr}
    uint32_t wAux;
    int32_t wAux1;
    int16_t hCurrentReference;

    /* Check if the hTargetFinal is out of the bound of application */
    if (MCM_TORQUE_MODE == pHandle->Mode)
 80092de:	7803      	ldrb	r3, [r0, #0]
 80092e0:	2b04      	cmp	r3, #4
{
 80092e2:	4604      	mov	r4, r0
 80092e4:	460d      	mov	r5, r1
 80092e6:	4616      	mov	r6, r2
    if (MCM_TORQUE_MODE == pHandle->Mode)
 80092e8:	d01e      	beq.n	8009328 <STC_ExecRamp+0x4c>
#else
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt / 65536);
#endif

#ifdef CHECK_BOUNDARY
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxAppPositiveMecSpeedUnit)
 80092ea:	8bc3      	ldrh	r3, [r0, #30]
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt >> 16);
 80092ec:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxAppPositiveMecSpeedUnit)
 80092f0:	4299      	cmp	r1, r3
 80092f2:	dd01      	ble.n	80092f8 <STC_ExecRamp+0x1c>
        allowedRange = false;
 80092f4:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
  return (allowedRange);
}
 80092f6:	bd70      	pop	{r4, r5, r6, pc}
      else if (hTargetFinal < pHandle->MinAppNegativeMecSpeedUnit)
 80092f8:	f9b4 3024 	ldrsh.w	r3, [r4, #36]	; 0x24
 80092fc:	428b      	cmp	r3, r1
 80092fe:	dcf9      	bgt.n	80092f4 <STC_ExecRamp+0x18>
      else if ((int32_t)hTargetFinal < (int32_t)pHandle->MinAppPositiveMecSpeedUnit)
 8009300:	8c23      	ldrh	r3, [r4, #32]
 8009302:	4299      	cmp	r1, r3
 8009304:	da03      	bge.n	800930e <STC_ExecRamp+0x32>
        if (hTargetFinal > pHandle->MaxAppNegativeMecSpeedUnit)
 8009306:	f9b4 3022 	ldrsh.w	r3, [r4, #34]	; 0x22
 800930a:	428b      	cmp	r3, r1
 800930c:	dbf2      	blt.n	80092f4 <STC_ExecRamp+0x18>
      if (0U == hDurationms)
 800930e:	b9ae      	cbnz	r6, 800933c <STC_ExecRamp+0x60>
        if (MCM_SPEED_MODE == pHandle->Mode)
 8009310:	7823      	ldrb	r3, [r4, #0]
          pHandle->SpeedRefUnitExt = ((int32_t)hTargetFinal) * 65536;
 8009312:	042d      	lsls	r5, r5, #16
        if (MCM_SPEED_MODE == pHandle->Mode)
 8009314:	2b03      	cmp	r3, #3
        pHandle->RampRemainingStep = 0U;
 8009316:	f04f 0300 	mov.w	r3, #0
          pHandle->SpeedRefUnitExt = ((int32_t)hTargetFinal) * 65536;
 800931a:	bf0c      	ite	eq
 800931c:	6065      	streq	r5, [r4, #4]
          pHandle->TorqueRef = ((int32_t)hTargetFinal) * 65536;
 800931e:	60a5      	strne	r5, [r4, #8]
        pHandle->RampRemainingStep = 0U;
 8009320:	60e3      	str	r3, [r4, #12]
        pHandle->IncDecAmount = 0;
 8009322:	61a3      	str	r3, [r4, #24]
 8009324:	2001      	movs	r0, #1
}
 8009326:	bd70      	pop	{r4, r5, r6, pc}
      hCurrentReference = STC_GetTorqueRef(pHandle);
 8009328:	f7ff ffd0 	bl	80092cc <STC_GetTorqueRef>
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxPositiveTorque)
 800932c:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 800932e:	429d      	cmp	r5, r3
 8009330:	dce0      	bgt.n	80092f4 <STC_ExecRamp+0x18>
      if ((int32_t)hTargetFinal < (int32_t)pHandle->MinNegativeTorque)
 8009332:	f9b4 3028 	ldrsh.w	r3, [r4, #40]	; 0x28
 8009336:	42ab      	cmp	r3, r5
 8009338:	dcdc      	bgt.n	80092f4 <STC_ExecRamp+0x18>
 800933a:	e7e8      	b.n	800930e <STC_ExecRamp+0x32>
        wAux = ((uint32_t)hDurationms) * ((uint32_t)pHandle->STCFrequencyHz);
 800933c:	8ba3      	ldrh	r3, [r4, #28]
        wAux /= 1000U;
 800933e:	4a08      	ldr	r2, [pc, #32]	; (8009360 <STC_ExecRamp+0x84>)
        pHandle->TargetFinal = hTargetFinal;
 8009340:	8065      	strh	r5, [r4, #2]
        wAux = ((uint32_t)hDurationms) * ((uint32_t)pHandle->STCFrequencyHz);
 8009342:	fb06 f303 	mul.w	r3, r6, r3
        wAux /= 1000U;
 8009346:	fba2 2303 	umull	r2, r3, r2, r3
 800934a:	099b      	lsrs	r3, r3, #6
        pHandle->RampRemainingStep++;
 800934c:	3301      	adds	r3, #1
        wAux1 = (((int32_t)hTargetFinal) - ((int32_t)hCurrentReference)) * 65536;
 800934e:	1a28      	subs	r0, r5, r0
 8009350:	0400      	lsls	r0, r0, #16
        pHandle->RampRemainingStep++;
 8009352:	60e3      	str	r3, [r4, #12]
        wAux1 /= ((int32_t)pHandle->RampRemainingStep);
 8009354:	fb90 f0f3 	sdiv	r0, r0, r3
        pHandle->IncDecAmount = wAux1;
 8009358:	61a0      	str	r0, [r4, #24]
 800935a:	2001      	movs	r0, #1
}
 800935c:	bd70      	pop	{r4, r5, r6, pc}
 800935e:	bf00      	nop
 8009360:	10624dd3 	.word	0x10624dd3

08009364 <STC_StopRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->RampRemainingStep = 0U;
 8009364:	2300      	movs	r3, #0
 8009366:	60c3      	str	r3, [r0, #12]
    pHandle->IncDecAmount = 0;
 8009368:	6183      	str	r3, [r0, #24]
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 800936a:	4770      	bx	lr

0800936c <STC_CalcTorqueReference>:
  * - Must be called at fixed time equal to hSTCFrequencyHz. It is called
  * passing as parameter the speed sensor used to perform the speed regulation.
  * - Called during START and ALIGNEMENT states of the MC state machine into MediumFrequencyTask.
  */
__weak int16_t STC_CalcTorqueReference(SpeednTorqCtrl_Handle_t *pHandle)
{
 800936c:	b538      	push	{r3, r4, r5, lr}
    int16_t hTargetSpeed;
    int16_t hError;

    if (MCM_TORQUE_MODE == pHandle->Mode)
    {
      wCurrentReference = pHandle->TorqueRef;
 800936e:	e9d0 5101 	ldrd	r5, r1, [r0, #4]
    if (MCM_TORQUE_MODE == pHandle->Mode)
 8009372:	7802      	ldrb	r2, [r0, #0]
      wCurrentReference = pHandle->SpeedRefUnitExt;
    }

    /* Update the speed reference or the torque reference according to the mode
       and terminates the ramp if needed */
    if (pHandle->RampRemainingStep > 1U)
 8009374:	68c3      	ldr	r3, [r0, #12]
      wCurrentReference = pHandle->TorqueRef;
 8009376:	2a04      	cmp	r2, #4
 8009378:	bf08      	it	eq
 800937a:	460d      	moveq	r5, r1
    if (pHandle->RampRemainingStep > 1U)
 800937c:	2b01      	cmp	r3, #1
{
 800937e:	4604      	mov	r4, r0
    if (pHandle->RampRemainingStep > 1U)
 8009380:	d908      	bls.n	8009394 <STC_CalcTorqueReference+0x28>
    {
      /* Increment/decrement the reference value */
      wCurrentReference += pHandle->IncDecAmount;
 8009382:	6981      	ldr	r1, [r0, #24]

      /* Decrement the number of remaining steps */
      pHandle->RampRemainingStep--;
 8009384:	3b01      	subs	r3, #1
      wCurrentReference += pHandle->IncDecAmount;
 8009386:	440d      	add	r5, r1
      pHandle->RampRemainingStep--;
 8009388:	60c3      	str	r3, [r0, #12]
    else
    {
      /* Do nothing */
    }

    if (MCM_SPEED_MODE == pHandle->Mode)
 800938a:	2a03      	cmp	r2, #3
 800938c:	d00b      	beq.n	80093a6 <STC_CalcTorqueReference+0x3a>
    else
    {
      pHandle->TorqueRef = wCurrentReference;
#ifndef FULL_MISRA_C_COMPLIANCY_SPD_TORQ_CTRL
      //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      hTorqueReference = (int16_t)(wCurrentReference >> 16);
 800938e:	1428      	asrs	r0, r5, #16
      pHandle->TorqueRef = ((int32_t)hTorqueReference) * 65536;
 8009390:	60a5      	str	r5, [r4, #8]
    }
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
  return (hTorqueReference);
}
 8009392:	bd38      	pop	{r3, r4, r5, pc}
    else if (1U == pHandle->RampRemainingStep)
 8009394:	d1f9      	bne.n	800938a <STC_CalcTorqueReference+0x1e>
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 8009396:	f9b0 5002 	ldrsh.w	r5, [r0, #2]
      pHandle->RampRemainingStep = 0U;
 800939a:	2300      	movs	r3, #0
    if (MCM_SPEED_MODE == pHandle->Mode)
 800939c:	2a03      	cmp	r2, #3
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 800939e:	ea4f 4505 	mov.w	r5, r5, lsl #16
      pHandle->RampRemainingStep = 0U;
 80093a2:	60c3      	str	r3, [r0, #12]
    if (MCM_SPEED_MODE == pHandle->Mode)
 80093a4:	d1f3      	bne.n	800938e <STC_CalcTorqueReference+0x22>
      hMeasuredSpeed = SPD_GetAvrgMecSpeedUnit(pHandle->SPD);
 80093a6:	6960      	ldr	r0, [r4, #20]
 80093a8:	f7ff ff2a 	bl	8009200 <SPD_GetAvrgMecSpeedUnit>
      hError = hTargetSpeed - hMeasuredSpeed;
 80093ac:	ebc0 4125 	rsb	r1, r0, r5, asr #16
      hTorqueReference = PI_Controller(pHandle->PISpeed, (int32_t)hError);
 80093b0:	b209      	sxth	r1, r1
 80093b2:	6920      	ldr	r0, [r4, #16]
 80093b4:	f7fe fd04 	bl	8007dc0 <PI_Controller>
      pHandle->SpeedRefUnitExt = wCurrentReference;
 80093b8:	6065      	str	r5, [r4, #4]
      pHandle->TorqueRef = ((int32_t)hTorqueReference) * 65536;
 80093ba:	0405      	lsls	r5, r0, #16
 80093bc:	60a5      	str	r5, [r4, #8]
}
 80093be:	bd38      	pop	{r3, r4, r5, pc}

080093c0 <STC_GetMecSpeedRefUnitDefault>:
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  return ((MC_NULL == pHandle) ? 0 : pHandle->MecSpeedRefUnitDefault);
#else
  return (pHandle->MecSpeedRefUnitDefault);
#endif
}
 80093c0:	f9b0 002c 	ldrsh.w	r0, [r0, #44]	; 0x2c
 80093c4:	4770      	bx	lr
 80093c6:	bf00      	nop

080093c8 <STC_GetDefaultIqdref>:
    IqdRefDefault.d = 0;
  }
  else
  {
#endif
    IqdRefDefault.q = pHandle->TorqueRefDefault;
 80093c8:	f8d0 302e 	ldr.w	r3, [r0, #46]	; 0x2e
    IqdRefDefault.d = pHandle->IdrefDefault;
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
  return (IqdRefDefault);
 80093cc:	2200      	movs	r2, #0
 80093ce:	b299      	uxth	r1, r3
 80093d0:	f361 020f 	bfi	r2, r1, #0, #16
 80093d4:	0c1b      	lsrs	r3, r3, #16
 80093d6:	f363 421f 	bfi	r2, r3, #16, #16
{
 80093da:	b082      	sub	sp, #8
}
 80093dc:	4610      	mov	r0, r2
 80093de:	b002      	add	sp, #8
 80093e0:	4770      	bx	lr
 80093e2:	bf00      	nop

080093e4 <STC_ForceSpeedReferenceToCurrentSpeed>:
  *
  * - Called during the CHARGE_BOOT_CAP, SWITCH_OVER and WAIT_STOP_MOTOR states of the MC state machine
  * into MediumFrequencyTask to initialize the speed reference.
  */
__weak void STC_ForceSpeedReferenceToCurrentSpeed(SpeednTorqCtrl_Handle_t *pHandle)
{
 80093e4:	b510      	push	{r4, lr}
 80093e6:	4604      	mov	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->SpeedRefUnitExt = ((int32_t)SPD_GetAvrgMecSpeedUnit(pHandle->SPD)) * (int32_t)65536;
 80093e8:	6940      	ldr	r0, [r0, #20]
 80093ea:	f7ff ff09 	bl	8009200 <SPD_GetAvrgMecSpeedUnit>
 80093ee:	0400      	lsls	r0, r0, #16
 80093f0:	6060      	str	r0, [r4, #4]
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 80093f2:	bd10      	pop	{r4, pc}

080093f4 <STO_PLL_CalcElAngle>:
  * @param  pInput: Pointer to the observer inputs structure.
  * @retval int16_t Rotor electrical angle (s16Degrees).
  */
//cstat !MISRAC2012-Rule-8.13
__weak int16_t STO_PLL_CalcElAngle(STO_PLL_Handle_t *pHandle, Observer_Inputs_t *pInputs)
{
 80093f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  int16_t retValue;

  if ((MC_NULL == pHandle) || (MC_NULL == pInputs))
 80093f8:	4604      	mov	r4, r0
{
 80093fa:	b089      	sub	sp, #36	; 0x24
  if ((MC_NULL == pHandle) || (MC_NULL == pInputs))
 80093fc:	2800      	cmp	r0, #0
 80093fe:	f000 80cf 	beq.w	80095a0 <STO_PLL_CalcElAngle+0x1ac>
 8009402:	2900      	cmp	r1, #0
 8009404:	f000 80cf 	beq.w	80095a6 <STO_PLL_CalcElAngle+0x1b2>
    int16_t hIbeta_err;
    int16_t hRotor_Speed;
    int16_t hValfa;
    int16_t hVbeta;

    if (pHandle->wBemf_alfa_est > (((int32_t)pHandle->hF2) * INT16_MAX))
 8009408:	f9b0 302e 	ldrsh.w	r3, [r0, #46]	; 0x2e
 800940c:	6e87      	ldr	r7, [r0, #104]	; 0x68
 800940e:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
 8009412:	429f      	cmp	r7, r3
 8009414:	f340 80d1 	ble.w	80095ba <STO_PLL_CalcElAngle+0x1c6>
    {
      pHandle->wBemf_alfa_est = INT16_MAX * ((int32_t)pHandle->hF2);
 8009418:	6683      	str	r3, [r0, #104]	; 0x68
 800941a:	461f      	mov	r7, r3
    {
      /* Nothing to do */
    }
#ifndef FULL_MISRA_C_COMPLIANCY_STO_PLL
    //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est >> pHandle->F2LOG);
 800941c:	f8b4 511e 	ldrh.w	r5, [r4, #286]	; 0x11e
#else
      hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est / pHandle->hF2);
#endif

    if (pHandle->wBemf_beta_est > (INT16_MAX * ((int32_t)pHandle->hF2)))
 8009420:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
      hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est >> pHandle->F2LOG);
 8009422:	fa47 f205 	asr.w	r2, r7, r5
    if (pHandle->wBemf_beta_est > (INT16_MAX * ((int32_t)pHandle->hF2)))
 8009426:	42b3      	cmp	r3, r6
      hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est >> pHandle->F2LOG);
 8009428:	9201      	str	r2, [sp, #4]
 800942a:	fa0f fe82 	sxth.w	lr, r2
    if (pHandle->wBemf_beta_est > (INT16_MAX * ((int32_t)pHandle->hF2)))
 800942e:	f2c0 80c1 	blt.w	80095b4 <STO_PLL_CalcElAngle+0x1c0>
    {
      pHandle->wBemf_beta_est = INT16_MAX * ((int32_t)pHandle->hF2);
    }
    else if (pHandle->wBemf_beta_est <= (-INT16_MAX * ((int32_t)pHandle->hF2)))
 8009432:	425b      	negs	r3, r3
 8009434:	429e      	cmp	r6, r3
 8009436:	f340 80bd 	ble.w	80095b4 <STO_PLL_CalcElAngle+0x1c0>
    hAux_Beta = (int16_t)(pHandle->wBemf_beta_est >> pHandle->F2LOG);
#else
    hAux_Beta = (int16_t)(pHandle->wBemf_beta_est / pHandle->hF2);
#endif

    if (pHandle->Ialfa_est > (INT16_MAX * ((int32_t)pHandle->hF1)))
 800943a:	f9b4 302c 	ldrsh.w	r3, [r4, #44]	; 0x2c
 800943e:	f8d4 9060 	ldr.w	r9, [r4, #96]	; 0x60
 8009442:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
    hAux_Beta = (int16_t)(pHandle->wBemf_beta_est >> pHandle->F2LOG);
 8009446:	fa46 f505 	asr.w	r5, r6, r5
    if (pHandle->Ialfa_est > (INT16_MAX * ((int32_t)pHandle->hF1)))
 800944a:	4599      	cmp	r9, r3
    hAux_Beta = (int16_t)(pHandle->wBemf_beta_est >> pHandle->F2LOG);
 800944c:	fa0f fc85 	sxth.w	ip, r5
    if (pHandle->Ialfa_est > (INT16_MAX * ((int32_t)pHandle->hF1)))
 8009450:	f340 80b9 	ble.w	80095c6 <STO_PLL_CalcElAngle+0x1d2>
    {
      pHandle->Ialfa_est = INT16_MAX * ((int32_t)pHandle->hF1);
 8009454:	6623      	str	r3, [r4, #96]	; 0x60
 8009456:	4699      	mov	r9, r3
    else
    {
      /* Nothing to do */
    }

    if (pHandle->Ibeta_est > (INT16_MAX * ((int32_t)pHandle->hF1)))
 8009458:	f8d4 8064 	ldr.w	r8, [r4, #100]	; 0x64
 800945c:	4543      	cmp	r3, r8
 800945e:	f2c0 80a6 	blt.w	80095ae <STO_PLL_CalcElAngle+0x1ba>
    {
      pHandle->Ibeta_est = INT16_MAX * ((int32_t)pHandle->hF1);
    }
    else if (pHandle->Ibeta_est <= (-INT16_MAX * ((int32_t)pHandle->hF1)))
 8009462:	425b      	negs	r3, r3
 8009464:	4598      	cmp	r8, r3
 8009466:	f340 80a2 	ble.w	80095ae <STO_PLL_CalcElAngle+0x1ba>
    hIbeta_err = (int16_t)(pHandle->Ibeta_est >> pHandle->F1LOG);
#else
    hIbeta_err = (int16_t)(pHandle->Ibeta_est / pHandle->hF1);
#endif

    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 800946a:	88c8      	ldrh	r0, [r1, #6]

    wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.alpha;
 800946c:	f8b1 a008 	ldrh.w	sl, [r1, #8]
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 8009470:	888b      	ldrh	r3, [r1, #4]
    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 8009472:	f8ad 0014 	strh.w	r0, [sp, #20]
    hValfa = (int16_t)(wAux >> 16); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
#else
    hValfa = (int16_t)(wAux / 65536);
#endif

    wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.beta;
 8009476:	f9b1 0002 	ldrsh.w	r0, [r1, #2]
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 800947a:	f8ad 3010 	strh.w	r3, [sp, #16]
    wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.alpha;
 800947e:	f9b1 3000 	ldrsh.w	r3, [r1]
    hIalfa_err = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
 8009482:	f8b4 211c 	ldrh.w	r2, [r4, #284]	; 0x11c
    hAux = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
#else
    hAux = (int16_t)(pHandle->Ialfa_est / pHandle->hF1);
#endif

    wAux = ((int32_t)pHandle->hC1) * hAux;
 8009486:	f9b4 b020 	ldrsh.w	fp, [r4, #32]
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 800948a:	9904      	ldr	r1, [sp, #16]
    wAux = wAux * pHandle->hC6;
    wAux = pHandle->_Super.hElSpeedDpp * wAux;
    wBemf_beta_est_Next -= wAux;

    /* Calls the PLL blockset */
    pHandle->hBemf_alfa_est = hAux_Alfa;
 800948c:	f8a4 e070 	strh.w	lr, [r4, #112]	; 0x70
    wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.beta;
 8009490:	fb0a f000 	mul.w	r0, sl, r0
    wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.alpha;
 8009494:	fb0a f303 	mul.w	r3, sl, r3
    hVbeta = ( int16_t ) ( wAux >> 16 ); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8009498:	1400      	asrs	r0, r0, #16
    hValfa = (int16_t)(wAux >> 16); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 800949a:	141b      	asrs	r3, r3, #16
    hVbeta = ( int16_t ) ( wAux >> 16 ); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 800949c:	9003      	str	r0, [sp, #12]
    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 800949e:	9805      	ldr	r0, [sp, #20]
    hValfa = (int16_t)(wAux >> 16); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 80094a0:	9302      	str	r3, [sp, #8]
    hIalfa_err = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
 80094a2:	fa49 f302 	asr.w	r3, r9, r2
    hIbeta_err = (int16_t)(pHandle->Ibeta_est >> pHandle->F1LOG);
 80094a6:	fa48 f202 	asr.w	r2, r8, r2
    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 80094aa:	eba2 0a00 	sub.w	sl, r2, r0
    wAux = ((int32_t)pHandle->hC1) * hAux;
 80094ae:	fb12 f20b 	smulbb	r2, r2, fp
    wIbeta_est_Next = pHandle->Ibeta_est - wAux;
 80094b2:	eba8 0202 	sub.w	r2, r8, r2
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 80094b6:	1a59      	subs	r1, r3, r1
    wAux = ((int32_t)pHandle->hC2) * hIalfa_err;
 80094b8:	f9b4 8022 	ldrsh.w	r8, [r4, #34]	; 0x22
    wIalfa_est_Next += wAux;
 80094bc:	9802      	ldr	r0, [sp, #8]
    pHandle->hBemf_beta_est = hAux_Beta;
 80094be:	f8a4 c072 	strh.w	ip, [r4, #114]	; 0x72
    wAux = ((int32_t)pHandle->hC1) * hAux;
 80094c2:	fb13 f30b 	smulbb	r3, r3, fp
    wIalfa_est_Next = pHandle->Ialfa_est - wAux;
 80094c6:	eba9 0303 	sub.w	r3, r9, r3
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 80094ca:	b209      	sxth	r1, r1
    wAux = ((int32_t)pHandle->hC5) * hValfa;
 80094cc:	f9b4 9028 	ldrsh.w	r9, [r4, #40]	; 0x28
    wIalfa_est_Next += wAux;
 80094d0:	fb08 3301 	mla	r3, r8, r1, r3
    wIalfa_est_Next += wAux;
 80094d4:	fb09 3300 	mla	r3, r9, r0, r3
    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 80094d8:	fa0f fa8a 	sxth.w	sl, sl
    wIbeta_est_Next += wAux;
 80094dc:	9803      	ldr	r0, [sp, #12]
    wIbeta_est_Next += wAux;
 80094de:	fb08 280a 	mla	r8, r8, sl, r2
    wIbeta_est_Next += wAux;
 80094e2:	fb09 8800 	mla	r8, r9, r0, r8
    wAux = ((int32_t)pHandle->hC4) * hIalfa_err;
 80094e6:	f9b4 0026 	ldrsh.w	r0, [r4, #38]	; 0x26
    wAux = (int32_t)hAux_Beta >> pHandle->F3POW2; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 80094ea:	8e62      	ldrh	r2, [r4, #50]	; 0x32
    wAux = wAux * pHandle->hC6;
 80094ec:	f9b4 902a 	ldrsh.w	r9, [r4, #42]	; 0x2a
    wBemf_alfa_est_Next = pHandle->wBemf_alfa_est + wAux;
 80094f0:	fb01 7100 	mla	r1, r1, r0, r7
    wBemf_beta_est_Next = pHandle->wBemf_beta_est + wAux;
 80094f4:	fb00 600a 	mla	r0, r0, sl, r6
    wAux = ((int32_t)pHandle->hC3) * hAux_Alfa;
 80094f8:	f9b4 6024 	ldrsh.w	r6, [r4, #36]	; 0x24
    wIalfa_est_Next -= wAux;
 80094fc:	fb06 371e 	mls	r7, r6, lr, r3
    wIbeta_est_Next -= wAux;
 8009500:	fb06 861c 	mls	r6, r6, ip, r8
    wAux = (int32_t)hAux_Alfa >> pHandle->F3POW2; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8009504:	fa4e fe02 	asr.w	lr, lr, r2
    wAux = (int32_t)hAux_Beta >> pHandle->F3POW2; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8009508:	fa4c fc02 	asr.w	ip, ip, r2
    wAux = pHandle->_Super.hElSpeedDpp * wAux;
 800950c:	f9b4 200e 	ldrsh.w	r2, [r4, #14]
    wAux = wAux * pHandle->hC6;
 8009510:	fb0e f309 	mul.w	r3, lr, r9
    wBemf_beta_est_Next -= wAux;
 8009514:	fb03 0812 	mls	r8, r3, r2, r0

    if (0 == pHandle->hForcedDirection)
 8009518:	f994 3124 	ldrsb.w	r3, [r4, #292]	; 0x124
    wAux = wAux * pHandle->hC6;
 800951c:	fb0c fc09 	mul.w	ip, ip, r9
    wBemf_alfa_est_Next += wAux;
 8009520:	fb0c 1902 	mla	r9, ip, r2, r1
    if (0 == pHandle->hForcedDirection)
 8009524:	2b00      	cmp	r3, #0
 8009526:	d154      	bne.n	80095d2 <STO_PLL_CalcElAngle+0x1de>
    {
      /* We are in auxiliary mode, then rely on the speed detected */
      if(pHandle->_Super.hElSpeedDpp >= 0)
 8009528:	2a00      	cmp	r2, #0
 800952a:	f64f 7aff 	movw	sl, #65535	; 0xffff
 800952e:	bfa8      	it	ge
 8009530:	f04f 0a01 	movge.w	sl, #1
  int16_t hAux1;
  int16_t hAux2;
  int16_t hOutput;
  Trig_Components Local_Components;

  Local_Components = MCM_Trig_Functions(pHandle->_Super.hElAngle);
 8009534:	f9b4 0004 	ldrsh.w	r0, [r4, #4]
 8009538:	f7f8 f886 	bl	8001648 <MCM_Trig_Functions>
    hAux_Alfa = (int16_t)(hAux_Alfa * wDirection);
 800953c:	9b01      	ldr	r3, [sp, #4]
    hAux_Beta = (int16_t)(hAux_Beta * wDirection);
 800953e:	fb15 f50a 	smulbb	r5, r5, sl
    hAux_Alfa = (int16_t)(hAux_Alfa * wDirection);
 8009542:	fb13 f30a 	smulbb	r3, r3, sl
    hRotor_Speed = STO_ExecutePLL(pHandle, hAux_Alfa, -hAux_Beta);
 8009546:	426d      	negs	r5, r5

  /* Alfa & Beta BEMF multiplied by Cos & Sin */
  wAlfa_Sin_tmp = ((int32_t )hBemf_alfa_est) * ((int32_t )Local_Components.hSin);
  wBeta_Cos_tmp = ((int32_t )hBemf_beta_est) * ((int32_t )Local_Components.hCos);
 8009548:	fb10 f505 	smulbb	r5, r0, r5
  wAlfa_Sin_tmp = ((int32_t )hBemf_alfa_est) * ((int32_t )Local_Components.hSin);
 800954c:	fb10 f023 	smultb	r0, r0, r3
#else
  hAux2 = (int16_t)(wAlfa_Sin_tmp / 32768);
#endif

  /* Speed PI regulator */
  hOutput = PI_Controller(& pHandle->PIRegulator, (int32_t)(hAux1 ) - hAux2);
 8009550:	f340 31cf 	sbfx	r1, r0, #15, #16
 8009554:	f345 35cf 	sbfx	r5, r5, #15, #16
 8009558:	1a69      	subs	r1, r5, r1
 800955a:	f104 0034 	add.w	r0, r4, #52	; 0x34
 800955e:	f7fe fc2f 	bl	8007dc0 <PI_Controller>
  uint8_t bBuffer_index = pHandle->Speed_Buffer_Index;
 8009562:	f894 30f4 	ldrb.w	r3, [r4, #244]	; 0xf4
  if (bBuffer_index == pHandle->SpeedBufferSizeUnit)
 8009566:	f894 210e 	ldrb.w	r2, [r4, #270]	; 0x10e
    pHandle->_Super.InstantaneousElSpeedDpp = hRotor_Speed;
 800956a:	8220      	strh	r0, [r4, #16]
  bBuffer_index++;
 800956c:	3301      	adds	r3, #1
 800956e:	b2db      	uxtb	r3, r3
  if (bBuffer_index == pHandle->SpeedBufferSizeUnit)
 8009570:	429a      	cmp	r2, r3
  pHandle->SpeedBufferOldestEl = pHandle->Speed_Buffer[bBuffer_index];
 8009572:	bf12      	itee	ne
 8009574:	461a      	movne	r2, r3
 8009576:	2200      	moveq	r2, #0
    bBuffer_index = 0U;
 8009578:	4613      	moveq	r3, r2
  pHandle->SpeedBufferOldestEl = pHandle->Speed_Buffer[bBuffer_index];
 800957a:	eb04 0242 	add.w	r2, r4, r2, lsl #1
 800957e:	f9b2 1074 	ldrsh.w	r1, [r2, #116]	; 0x74
 8009582:	f8a4 110c 	strh.w	r1, [r4, #268]	; 0x10c
  pHandle->Speed_Buffer[bBuffer_index] = hRotor_Speed;
 8009586:	f8a2 0074 	strh.w	r0, [r2, #116]	; 0x74
  pHandle->Speed_Buffer_Index = bBuffer_index;
 800958a:	f884 30f4 	strb.w	r3, [r4, #244]	; 0xf4
    pHandle->_Super.hElAngle += hRotor_Speed;
 800958e:	88a3      	ldrh	r3, [r4, #4]
    pHandle->Ialfa_est = wIalfa_est_Next;
 8009590:	6627      	str	r7, [r4, #96]	; 0x60
    pHandle->_Super.hElAngle += hRotor_Speed;
 8009592:	4418      	add	r0, r3
    pHandle->Ibeta_est = wIbeta_est_Next;
 8009594:	e9c4 6919 	strd	r6, r9, [r4, #100]	; 0x64
    pHandle->_Super.hElAngle += hRotor_Speed;
 8009598:	b200      	sxth	r0, r0
    pHandle->wBemf_beta_est = wBemf_beta_est_Next;
 800959a:	f8c4 806c 	str.w	r8, [r4, #108]	; 0x6c
    pHandle->_Super.hElAngle += hRotor_Speed;
 800959e:	80a0      	strh	r0, [r4, #4]
}
 80095a0:	b009      	add	sp, #36	; 0x24
 80095a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    retValue = 0;
 80095a6:	4608      	mov	r0, r1
}
 80095a8:	b009      	add	sp, #36	; 0x24
 80095aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      pHandle->Ibeta_est = -INT16_MAX * ((int32_t)pHandle->hF1);
 80095ae:	6663      	str	r3, [r4, #100]	; 0x64
 80095b0:	4698      	mov	r8, r3
 80095b2:	e75a      	b.n	800946a <STO_PLL_CalcElAngle+0x76>
      pHandle->wBemf_beta_est = (-INT16_MAX * ((int32_t)pHandle->hF2));
 80095b4:	66e3      	str	r3, [r4, #108]	; 0x6c
 80095b6:	461e      	mov	r6, r3
 80095b8:	e73f      	b.n	800943a <STO_PLL_CalcElAngle+0x46>
    else if (pHandle->wBemf_alfa_est <= (-INT16_MAX * ((int32_t)pHandle->hF2)))
 80095ba:	425a      	negs	r2, r3
 80095bc:	4297      	cmp	r7, r2
      pHandle->wBemf_alfa_est = -INT16_MAX * ((int32_t)pHandle->hF2);
 80095be:	bfdc      	itt	le
 80095c0:	6682      	strle	r2, [r0, #104]	; 0x68
 80095c2:	4617      	movle	r7, r2
 80095c4:	e72a      	b.n	800941c <STO_PLL_CalcElAngle+0x28>
    else if (pHandle->Ialfa_est <= (-INT16_MAX * ((int32_t)pHandle->hF1)))
 80095c6:	425a      	negs	r2, r3
 80095c8:	4591      	cmp	r9, r2
      pHandle->Ialfa_est = -INT16_MAX * ((int32_t)pHandle->hF1);
 80095ca:	bfdc      	itt	le
 80095cc:	6622      	strle	r2, [r4, #96]	; 0x60
 80095ce:	4691      	movle	r9, r2
 80095d0:	e742      	b.n	8009458 <STO_PLL_CalcElAngle+0x64>
    hAux_Alfa = (int16_t)(hAux_Alfa * wDirection);
 80095d2:	fa1f fa83 	uxth.w	sl, r3
 80095d6:	e7ad      	b.n	8009534 <STO_PLL_CalcElAngle+0x140>

080095d8 <STO_PLL_CalcAvrgMecSpeedUnit>:
{
 80095d8:	b570      	push	{r4, r5, r6, lr}
    uint8_t i, bSpeedBufferSizeUnit = pHandle->SpeedBufferSizeUnit;
 80095da:	f890 510e 	ldrb.w	r5, [r0, #270]	; 0x10e
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 80095de:	2d00      	cmp	r5, #0
 80095e0:	f000 809c 	beq.w	800971c <STO_PLL_CalcAvrgMecSpeedUnit+0x144>
 80095e4:	1e6b      	subs	r3, r5, #1
 80095e6:	b2db      	uxtb	r3, r3
 80095e8:	f100 0472 	add.w	r4, r0, #114	; 0x72
 80095ec:	f100 0c74 	add.w	ip, r0, #116	; 0x74
 80095f0:	eb0c 0c43 	add.w	ip, ip, r3, lsl #1
    int32_t wAvrSpeed_dpp = (int32_t)0;
 80095f4:	2200      	movs	r2, #0
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 80095f6:	4623      	mov	r3, r4
      wAvrSpeed_dpp += (int32_t)(pHandle->Speed_Buffer[i]);
 80095f8:	f933 ef02 	ldrsh.w	lr, [r3, #2]!
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 80095fc:	459c      	cmp	ip, r3
      wAvrSpeed_dpp += (int32_t)(pHandle->Speed_Buffer[i]);
 80095fe:	4472      	add	r2, lr
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 8009600:	d1fa      	bne.n	80095f8 <STO_PLL_CalcAvrgMecSpeedUnit+0x20>
      wAvrSpeed_dpp = wAvrSpeed_dpp / ((int16_t)bSpeedBufferSizeUnit);
 8009602:	fb92 fef5 	sdiv	lr, r2, r5
 8009606:	2200      	movs	r2, #0
      wError = ((int32_t)pHandle->Speed_Buffer[i]) - wAvrSpeed_dpp;
 8009608:	f934 3f02 	ldrsh.w	r3, [r4, #2]!
 800960c:	eba3 030e 	sub.w	r3, r3, lr
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 8009610:	45a4      	cmp	ip, r4
      wAvrQuadraticError += wError;
 8009612:	fb03 2203 	mla	r2, r3, r3, r2
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 8009616:	d1f7      	bne.n	8009608 <STO_PLL_CalcAvrgMecSpeedUnit+0x30>
    wAvrQuadraticError = wAvrQuadraticError / ((int16_t)bSpeedBufferSizeUnit);
 8009618:	fbb2 f2f5 	udiv	r2, r2, r5
    wAvrSquareSpeed = wAvrSpeed_dpp * wAvrSpeed_dpp;
 800961c:	fb0e f30e 	mul.w	r3, lr, lr
    int64_t lAvrSquareSpeed = (int64_t)(wAvrSquareSpeed) * (int64_t)pHandle->VariancePercentage;
 8009620:	17de      	asrs	r6, r3, #31
 8009622:	f8b0 c110 	ldrh.w	ip, [r0, #272]	; 0x110
    wAux = wAvrSpeed_dpp * ((int32_t)pHandle->_Super.hMeasurementFrequency);
 8009626:	8b45      	ldrh	r5, [r0, #26]
    int64_t lAvrSquareSpeed = (int64_t)(wAvrSquareSpeed) * (int64_t)pHandle->VariancePercentage;
 8009628:	fbac 4303 	umull	r4, r3, ip, r3
 800962c:	fb0c 3306 	mla	r3, ip, r6, r3
    wAvrSquareSpeed = (int32_t)(lAvrSquareSpeed / (int64_t)128);
 8009630:	09e4      	lsrs	r4, r4, #7
 8009632:	ea44 6443 	orr.w	r4, r4, r3, lsl #25
    wAux = wAux * ((int32_t)pHandle->_Super.SpeedUnit);
 8009636:	7883      	ldrb	r3, [r0, #2]
    if (true == pHandle->EnableDualCheck) /* Do algorithm if it's enabled */
 8009638:	f890 6104 	ldrb.w	r6, [r0, #260]	; 0x104
    wAux = wAvrSpeed_dpp * ((int32_t)pHandle->_Super.hMeasurementFrequency);
 800963c:	fb0e f505 	mul.w	r5, lr, r5
    if (wAvrQuadraticError < wAvrSquareSpeed)
 8009640:	4294      	cmp	r4, r2
    wAux = wAux * ((int32_t)pHandle->_Super.SpeedUnit);
 8009642:	fb05 f303 	mul.w	r3, r5, r3
    if (wAvrQuadraticError < wAvrSquareSpeed)
 8009646:	bfd8      	it	le
 8009648:	f04f 0c00 	movle.w	ip, #0
    wAux = wAux / ((int32_t)pHandle->_Super.DPPConvFactor);
 800964c:	69c5      	ldr	r5, [r0, #28]
 800964e:	fb93 f3f5 	sdiv	r3, r3, r5
    if (wAvrQuadraticError < wAvrSquareSpeed)
 8009652:	bfc8      	it	gt
 8009654:	f04f 0c01 	movgt.w	ip, #1
    wAux = wAux / ((int16_t)pHandle->_Super.bElToMecRatio);
 8009658:	7845      	ldrb	r5, [r0, #1]
 800965a:	fb93 f3f5 	sdiv	r3, r3, r5
    *pMecSpeedUnit = (int16_t)wAux;
 800965e:	b21d      	sxth	r5, r3
 8009660:	800d      	strh	r5, [r1, #0]
    pHandle->_Super.hAvrMecSpeedUnit = (int16_t)wAux;
 8009662:	8185      	strh	r5, [r0, #12]
    if (wAvrQuadraticError < wAvrSquareSpeed)
 8009664:	f880 c0f5 	strb.w	ip, [r0, #245]	; 0xf5
    if (true == pHandle->EnableDualCheck) /* Do algorithm if it's enabled */
 8009668:	b9ae      	cbnz	r6, 8009696 <STO_PLL_CalcAvrgMecSpeedUnit+0xbe>
    if (false == pHandle->IsAlgorithmConverged)
 800966a:	f890 30f8 	ldrb.w	r3, [r0, #248]	; 0xf8
 800966e:	b353      	cbz	r3, 80096c6 <STO_PLL_CalcAvrgMecSpeedUnit+0xee>
      if ((false == pHandle->IsSpeedReliable) || (false == bIs_Bemf_Consistent))
 8009670:	4294      	cmp	r4, r2
 8009672:	dc25      	bgt.n	80096c0 <STO_PLL_CalcAvrgMecSpeedUnit+0xe8>
        pHandle->ReliabilityCounter++;
 8009674:	f890 30f7 	ldrb.w	r3, [r0, #247]	; 0xf7
        if (pHandle->ReliabilityCounter >= pHandle->Reliability_hysteresys)
 8009678:	f890 2117 	ldrb.w	r2, [r0, #279]	; 0x117
        pHandle->ReliabilityCounter++;
 800967c:	3301      	adds	r3, #1
 800967e:	b2db      	uxtb	r3, r3
        if (pHandle->ReliabilityCounter >= pHandle->Reliability_hysteresys)
 8009680:	429a      	cmp	r2, r3
        pHandle->ReliabilityCounter++;
 8009682:	f880 30f7 	strb.w	r3, [r0, #247]	; 0xf7
        if (pHandle->ReliabilityCounter >= pHandle->Reliability_hysteresys)
 8009686:	d81e      	bhi.n	80096c6 <STO_PLL_CalcAvrgMecSpeedUnit+0xee>
          pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 8009688:	78c2      	ldrb	r2, [r0, #3]
 800968a:	7002      	strb	r2, [r0, #0]
          pHandle->ReliabilityCounter = 0U;
 800968c:	2300      	movs	r3, #0
 800968e:	f880 30f7 	strb.w	r3, [r0, #247]	; 0xf7
}
 8009692:	4618      	mov	r0, r3
 8009694:	bd70      	pop	{r4, r5, r6, pc}
      wAux = ((wAux < 0) ? (-wAux) : (wAux));
 8009696:	2b00      	cmp	r3, #0
      if (wAux < (int32_t)(pHandle->MaxAppPositiveMecSpeedUnit))
 8009698:	f8b0 511a 	ldrh.w	r5, [r0, #282]	; 0x11a
      wAux = ((wAux < 0) ? (-wAux) : (wAux));
 800969c:	bfb8      	it	lt
 800969e:	425b      	neglt	r3, r3
      if (wAux < (int32_t)(pHandle->MaxAppPositiveMecSpeedUnit))
 80096a0:	429d      	cmp	r5, r3
 80096a2:	dc14      	bgt.n	80096ce <STO_PLL_CalcAvrgMecSpeedUnit+0xf6>
    bool bIs_Bemf_Consistent = false;
 80096a4:	2500      	movs	r5, #0
    int32_t wEstBemfSq = 0;
 80096a6:	462b      	mov	r3, r5
    int32_t wObsBemfSq = 0;
 80096a8:	462e      	mov	r6, r5
      pHandle->Est_Bemf_Level = wEstBemfSq;
 80096aa:	e9c0 633f 	strd	r6, r3, [r0, #252]	; 0xfc
    if (false == pHandle->IsAlgorithmConverged)
 80096ae:	f890 30f8 	ldrb.w	r3, [r0, #248]	; 0xf8
      pHandle->IsBemfConsistent = bIs_Bemf_Consistent;
 80096b2:	f880 50f9 	strb.w	r5, [r0, #249]	; 0xf9
    if (false == pHandle->IsAlgorithmConverged)
 80096b6:	b133      	cbz	r3, 80096c6 <STO_PLL_CalcAvrgMecSpeedUnit+0xee>
      if ((false == pHandle->IsSpeedReliable) || (false == bIs_Bemf_Consistent))
 80096b8:	4294      	cmp	r4, r2
 80096ba:	dddb      	ble.n	8009674 <STO_PLL_CalcAvrgMecSpeedUnit+0x9c>
 80096bc:	2d00      	cmp	r5, #0
 80096be:	d0d9      	beq.n	8009674 <STO_PLL_CalcAvrgMecSpeedUnit+0x9c>
        pHandle->ReliabilityCounter = 0U;
 80096c0:	2300      	movs	r3, #0
 80096c2:	f880 30f7 	strb.w	r3, [r0, #247]	; 0xf7
}
 80096c6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        bAux = SPD_IsMecSpeedReliable (&pHandle->_Super, pMecSpeedUnit);
 80096ca:	f7ff bda1 	b.w	8009210 <SPD_IsMecSpeedReliable>
        wObsBemf = (int32_t)pHandle->hBemf_alfa_est;
 80096ce:	f9b0 5070 	ldrsh.w	r5, [r0, #112]	; 0x70
        wObsBemf = (int32_t)pHandle->hBemf_beta_est;
 80096d2:	f9b0 6072 	ldrsh.w	r6, [r0, #114]	; 0x72
        wObsBemfSq = wObsBemf * wObsBemf;
 80096d6:	fb05 fc05 	mul.w	ip, r5, r5
        wEstBemfSq = (wEstBemf * ((int32_t)pHandle->BemfConsistencyGain)) / 64;
 80096da:	f890 5119 	ldrb.w	r5, [r0, #281]	; 0x119
        wObsBemfSq += wObsBemf * wObsBemf;
 80096de:	fb06 c606 	mla	r6, r6, r6, ip
        wEstBemf = (wAux * 32767) / ((int16_t)pHandle->_Super.hMaxReliableMecSpeedUnit);
 80096e2:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
 80096e6:	f9b0 c014 	ldrsh.w	ip, [r0, #20]
 80096ea:	fb93 f3fc 	sdiv	r3, r3, ip
        wEstBemfSq = (wEstBemf * ((int32_t)pHandle->BemfConsistencyGain)) / 64;
 80096ee:	fb03 f505 	mul.w	r5, r3, r5
 80096f2:	2d00      	cmp	r5, #0
 80096f4:	bfb8      	it	lt
 80096f6:	353f      	addlt	r5, #63	; 0x3f
 80096f8:	11ad      	asrs	r5, r5, #6
        wEstBemfSq *= wEstBemf;
 80096fa:	fb05 f303 	mul.w	r3, r5, r3
        wEstBemfSqLo = wEstBemfSq - ((wEstBemfSq / 64) * ((int32_t)pHandle->BemfConsistencyCheck));
 80096fe:	2b00      	cmp	r3, #0
 8009700:	461d      	mov	r5, r3
 8009702:	f890 c118 	ldrb.w	ip, [r0, #280]	; 0x118
 8009706:	bfb8      	it	lt
 8009708:	f103 053f 	addlt.w	r5, r3, #63	; 0x3f
 800970c:	11ad      	asrs	r5, r5, #6
 800970e:	fb0c 3515 	mls	r5, ip, r5, r3
        if (wObsBemfSq > wEstBemfSqLo)
 8009712:	42ae      	cmp	r6, r5
 8009714:	bfd4      	ite	le
 8009716:	2500      	movle	r5, #0
 8009718:	2501      	movgt	r5, #1
 800971a:	e7c6      	b.n	80096aa <STO_PLL_CalcAvrgMecSpeedUnit+0xd2>
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 800971c:	462a      	mov	r2, r5
 800971e:	462b      	mov	r3, r5
 8009720:	462e      	mov	r6, r5
    int32_t wAvrSpeed_dpp = (int32_t)0;
 8009722:	46ae      	mov	lr, r5
 8009724:	e77d      	b.n	8009622 <STO_PLL_CalcAvrgMecSpeedUnit+0x4a>
 8009726:	bf00      	nop

08009728 <STO_PLL_CalcAvrgElSpeedDpp>:
    int16_t hSpeedBufferSizeUnit = (int16_t)pHandle->SpeedBufferSizeUnit;
 8009728:	f890 110e 	ldrb.w	r1, [r0, #270]	; 0x10e
    hBufferSizeDiff = hSpeedBufferSizeUnit - hSpeedBufferSizedpp;
 800972c:	f890 310f 	ldrb.w	r3, [r0, #271]	; 0x10f
    int16_t hIndexNew = (int16_t)pHandle->Speed_Buffer_Index;
 8009730:	f890 20f4 	ldrb.w	r2, [r0, #244]	; 0xf4
    hBufferSizeDiff = hSpeedBufferSizeUnit - hSpeedBufferSizedpp;
 8009734:	1acb      	subs	r3, r1, r3
 8009736:	b29b      	uxth	r3, r3
{
 8009738:	b510      	push	{r4, lr}
    int32_t wSum = pHandle->DppBufferSum;
 800973a:	f8d0 4108 	ldr.w	r4, [r0, #264]	; 0x108
    if (0 == hBufferSizeDiff)
 800973e:	b973      	cbnz	r3, 800975e <STO_PLL_CalcAvrgElSpeedDpp+0x36>
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->SpeedBufferOldestEl;
 8009740:	eb00 0242 	add.w	r2, r0, r2, lsl #1
 8009744:	f9b0 110c 	ldrsh.w	r1, [r0, #268]	; 0x10c
 8009748:	f9b2 3074 	ldrsh.w	r3, [r2, #116]	; 0x74
 800974c:	4423      	add	r3, r4
 800974e:	1a5b      	subs	r3, r3, r1
  wAvrSpeed_dpp = wSum >> pHandle->SpeedBufferSizeDppLOG;
 8009750:	f8b0 2120 	ldrh.w	r2, [r0, #288]	; 0x120
    pHandle->DppBufferSum = wSum;
 8009754:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
  wAvrSpeed_dpp = wSum >> pHandle->SpeedBufferSizeDppLOG;
 8009758:	4113      	asrs	r3, r2
    pHandle->_Super.hElSpeedDpp = (int16_t)wAvrSpeed_dpp;
 800975a:	81c3      	strh	r3, [r0, #14]
}
 800975c:	bd10      	pop	{r4, pc}
      hIndexOldTemp = hIndexNew + hBufferSizeDiff;
 800975e:	4413      	add	r3, r2
 8009760:	fa0f fc83 	sxth.w	ip, r3
      if (hIndexOldTemp >= hSpeedBufferSizeUnit)
 8009764:	4561      	cmp	r1, ip
      hIndexOldTemp = hIndexNew + hBufferSizeDiff;
 8009766:	b29b      	uxth	r3, r3
      if (hIndexOldTemp >= hSpeedBufferSizeUnit)
 8009768:	dc05      	bgt.n	8009776 <STO_PLL_CalcAvrgElSpeedDpp+0x4e>
 800976a:	fa1f fe81 	uxth.w	lr, r1
        hIndexOld = hIndexOldTemp - hSpeedBufferSizeUnit;
 800976e:	eba3 030e 	sub.w	r3, r3, lr
 8009772:	fa0f fc83 	sxth.w	ip, r3
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->Speed_Buffer[hIndexOld];
 8009776:	eb00 0242 	add.w	r2, r0, r2, lsl #1
 800977a:	eb00 0c4c 	add.w	ip, r0, ip, lsl #1
 800977e:	f9b2 3074 	ldrsh.w	r3, [r2, #116]	; 0x74
 8009782:	f9bc 2074 	ldrsh.w	r2, [ip, #116]	; 0x74
 8009786:	4423      	add	r3, r4
 8009788:	1a9b      	subs	r3, r3, r2
 800978a:	e7e1      	b.n	8009750 <STO_PLL_CalcAvrgElSpeedDpp+0x28>

0800978c <STO_PLL_Clear>:
{
 800978c:	b510      	push	{r4, lr}
  *
  */
static void STO_InitSpeedBuffer(STO_PLL_Handle_t * pHandle)
{
  uint8_t b_i;
  uint8_t bSpeedBufferSize = pHandle->SpeedBufferSizeUnit;
 800978e:	f890 210e 	ldrb.w	r2, [r0, #270]	; 0x10e
    pHandle->Ialfa_est = (int32_t)0;
 8009792:	2100      	movs	r1, #0
    pHandle->Ibeta_est = (int32_t)0;
 8009794:	e9c0 1118 	strd	r1, r1, [r0, #96]	; 0x60
    pHandle->wBemf_beta_est = (int32_t)0;
 8009798:	e9c0 111a 	strd	r1, r1, [r0, #104]	; 0x68
    pHandle->Est_Bemf_Level = (int32_t)0;
 800979c:	e9c0 113f 	strd	r1, r1, [r0, #252]	; 0xfc
{
 80097a0:	4604      	mov	r4, r0
    pHandle->_Super.hElAngle = (int16_t)0;
 80097a2:	8081      	strh	r1, [r0, #4]
    pHandle->_Super.hElSpeedDpp = (int16_t)0;
 80097a4:	81c1      	strh	r1, [r0, #14]
    pHandle->ConsistencyCounter = 0u;
 80097a6:	f8a0 10f6 	strh.w	r1, [r0, #246]	; 0xf6
    pHandle->IsAlgorithmConverged = false;
 80097aa:	f8a0 10f8 	strh.w	r1, [r0, #248]	; 0xf8
    pHandle->DppBufferSum = (int32_t)0;
 80097ae:	f8c0 1108 	str.w	r1, [r0, #264]	; 0x108
    pHandle->ForceConvergency = false;
 80097b2:	f8a0 1122 	strh.w	r1, [r0, #290]	; 0x122

  /* Init speed buffer */
  for (b_i = 0U; b_i < bSpeedBufferSize; b_i++)
 80097b6:	b11a      	cbz	r2, 80097c0 <STO_PLL_Clear+0x34>
  {
    pHandle->Speed_Buffer[b_i] = (int16_t)0;
 80097b8:	0052      	lsls	r2, r2, #1
 80097ba:	3074      	adds	r0, #116	; 0x74
 80097bc:	f000 fa16 	bl	8009bec <memset>
  }
  pHandle->Speed_Buffer_Index = 0U;
 80097c0:	2100      	movs	r1, #0
 80097c2:	f884 10f4 	strb.w	r1, [r4, #244]	; 0xf4
  pHandle->SpeedBufferOldestEl = (int16_t)0;
 80097c6:	f8a4 110c 	strh.w	r1, [r4, #268]	; 0x10c
    PID_SetIntegralTerm(& pHandle->PIRegulator, (int32_t)0);
 80097ca:	f104 0034 	add.w	r0, r4, #52	; 0x34
}
 80097ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    PID_SetIntegralTerm(& pHandle->PIRegulator, (int32_t)0);
 80097d2:	f7fe bac1 	b.w	8007d58 <PID_SetIntegralTerm>
 80097d6:	bf00      	nop

080097d8 <STO_PLL_Init>:
{
 80097d8:	b510      	push	{r4, lr}
    pHandle->ConsistencyCounter = pHandle->StartUpConsistThreshold;
 80097da:	f890 1116 	ldrb.w	r1, [r0, #278]	; 0x116
    htempk = (int16_t)(C6_COMP_CONST1 / pHandle->hF2);
 80097de:	4b19      	ldr	r3, [pc, #100]	; (8009844 <STO_PLL_Init+0x6c>)
 80097e0:	f9b0 e02e 	ldrsh.w	lr, [r0, #46]	; 0x2e
    pHandle->ConsistencyCounter = pHandle->StartUpConsistThreshold;
 80097e4:	f880 10f6 	strb.w	r1, [r0, #246]	; 0xf6
    pHandle->EnableDualCheck = true;
 80097e8:	2201      	movs	r2, #1
    pHandle->F3POW2 = 0U;
 80097ea:	2100      	movs	r1, #0
    htempk = (int16_t)(C6_COMP_CONST1 / pHandle->hF2);
 80097ec:	fb93 f3fe 	sdiv	r3, r3, lr
 80097f0:	b21b      	sxth	r3, r3
{
 80097f2:	4604      	mov	r4, r0
    pHandle->EnableDualCheck = true;
 80097f4:	f880 2104 	strb.w	r2, [r0, #260]	; 0x104
    pHandle->F3POW2 = 0U;
 80097f8:	8641      	strh	r1, [r0, #50]	; 0x32
    while (htempk != 0)
 80097fa:	b30b      	cbz	r3, 8009840 <STO_PLL_Init+0x68>
    wAux = ((int32_t)1);
 80097fc:	4611      	mov	r1, r2
      htempk /= ((int16_t)2);
 80097fe:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
    while (htempk != 0)
 8009802:	f102 0c01 	add.w	ip, r2, #1
 8009806:	105b      	asrs	r3, r3, #1
 8009808:	4610      	mov	r0, r2
      wAux *= ((int32_t)2);
 800980a:	ea4f 0141 	mov.w	r1, r1, lsl #1
    while (htempk != 0)
 800980e:	fa1f f28c 	uxth.w	r2, ip
 8009812:	d1f4      	bne.n	80097fe <STO_PLL_Init+0x26>
    pHandle->hF3 = (int16_t)wAux;
 8009814:	b20a      	sxth	r2, r1
 8009816:	8660      	strh	r0, [r4, #50]	; 0x32
    wAux = ((int32_t)(pHandle->hF2)) * pHandle->hF3;
 8009818:	fb0e f102 	mul.w	r1, lr, r2
    pHandle->hC6 = (int16_t)(wAux / C6_COMP_CONST2);
 800981c:	480a      	ldr	r0, [pc, #40]	; (8009848 <STO_PLL_Init+0x70>)
    pHandle->hF3 = (int16_t)wAux;
 800981e:	8622      	strh	r2, [r4, #48]	; 0x30
    pHandle->hC6 = (int16_t)(wAux / C6_COMP_CONST2);
 8009820:	17cb      	asrs	r3, r1, #31
 8009822:	fb80 0101 	smull	r0, r1, r0, r1
 8009826:	ebc3 2321 	rsb	r3, r3, r1, asr #8
 800982a:	8563      	strh	r3, [r4, #42]	; 0x2a
    STO_PLL_Clear(pHandle);
 800982c:	4620      	mov	r0, r4
 800982e:	f7ff ffad 	bl	800978c <STO_PLL_Clear>
    PID_HandleInit(&pHandle->PIRegulator);
 8009832:	f104 0034 	add.w	r0, r4, #52	; 0x34
 8009836:	f7fe fa7b 	bl	8007d30 <PID_HandleInit>
    pHandle->_Super.hMecAccelUnitP = 0;
 800983a:	2300      	movs	r3, #0
 800983c:	8263      	strh	r3, [r4, #18]
}
 800983e:	bd10      	pop	{r4, pc}
 8009840:	4671      	mov	r1, lr
 8009842:	e7eb      	b.n	800981c <STO_PLL_Init+0x44>
 8009844:	000fea5e 	.word	0x000fea5e
 8009848:	06488dc5 	.word	0x06488dc5

0800984c <STO_PLL_IsObserverConverged>:
    int32_t wtemp;
    int16_t hEstimatedSpeedUnit;
    int16_t hUpperThreshold;
    int16_t hLowerThreshold;

    if (true == pHandle->ForceConvergency2)
 800984c:	f890 2123 	ldrb.w	r2, [r0, #291]	; 0x123
{
 8009850:	4603      	mov	r3, r0
    if (true == pHandle->ForceConvergency2)
 8009852:	b112      	cbz	r2, 800985a <STO_PLL_IsObserverConverged+0xe>
    {
      *phForcedMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
 8009854:	f9b0 200c 	ldrsh.w	r2, [r0, #12]
 8009858:	800a      	strh	r2, [r1, #0]
    else
    {
      /* Nothing to do */
    }

    if (true == pHandle->ForceConvergency)
 800985a:	f893 0122 	ldrb.w	r0, [r3, #290]	; 0x122
 800985e:	b128      	cbz	r0, 800986c <STO_PLL_IsObserverConverged+0x20>
    {
      bAux = true;
      pHandle->IsAlgorithmConverged = true;
 8009860:	2001      	movs	r0, #1
      pHandle->_Super.bSpeedErrorNumber = 0U;
 8009862:	2200      	movs	r2, #0
      pHandle->IsAlgorithmConverged = true;
 8009864:	f883 00f8 	strb.w	r0, [r3, #248]	; 0xf8
      pHandle->_Super.bSpeedErrorNumber = 0U;
 8009868:	701a      	strb	r2, [r3, #0]
    }
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
  return (bAux);
}
 800986a:	4770      	bx	lr
      wtemp = ((int32_t)hEstimatedSpeedUnit) * ((int32_t)*phForcedMecSpeedUnit);
 800986c:	f9b1 2000 	ldrsh.w	r2, [r1]
      hEstimatedSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
 8009870:	f9b3 c00c 	ldrsh.w	ip, [r3, #12]
{
 8009874:	b530      	push	{r4, r5, lr}
      wtemp = ((int32_t)hEstimatedSpeedUnit) * ((int32_t)*phForcedMecSpeedUnit);
 8009876:	fb0c fe02 	mul.w	lr, ip, r2
      if (wtemp > 0)
 800987a:	f1be 0f00 	cmp.w	lr, #0
      wtemp = ((int32_t)hEstimatedSpeedUnit) * ((int32_t)*phForcedMecSpeedUnit);
 800987e:	4614      	mov	r4, r2
      if (wtemp > 0)
 8009880:	dd38      	ble.n	80098f4 <STO_PLL_IsObserverConverged+0xa8>
        if (hEstimatedSpeedUnit < 0)
 8009882:	f1bc 0f00 	cmp.w	ip, #0
          hEstimatedSpeedUnit = -hEstimatedSpeedUnit;
 8009886:	bfbc      	itt	lt
 8009888:	f1cc 0c00 	rsblt	ip, ip, #0
 800988c:	fa0f fc8c 	sxthlt.w	ip, ip
        if (*phForcedMecSpeedUnit < 0)
 8009890:	2a00      	cmp	r2, #0
 8009892:	db34      	blt.n	80098fe <STO_PLL_IsObserverConverged+0xb2>
        if (true == pHandle->IsSpeedReliable)
 8009894:	f893 10f5 	ldrb.w	r1, [r3, #245]	; 0xf5
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_H);
 8009898:	f893 e112 	ldrb.w	lr, [r3, #274]	; 0x112
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_L);
 800989c:	f893 2113 	ldrb.w	r2, [r3, #275]	; 0x113
        if (true == pHandle->IsSpeedReliable)
 80098a0:	b349      	cbz	r1, 80098f6 <STO_PLL_IsObserverConverged+0xaa>
          if ((uint16_t)hEstimatedSpeedUnit > pHandle->MinStartUpValidSpeed)
 80098a2:	f8b3 5114 	ldrh.w	r5, [r3, #276]	; 0x114
 80098a6:	fa1f f18c 	uxth.w	r1, ip
 80098aa:	428d      	cmp	r5, r1
 80098ac:	d223      	bcs.n	80098f6 <STO_PLL_IsObserverConverged+0xaa>
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_L);
 80098ae:	fb04 f202 	mul.w	r2, r4, r2
        hLowerThreshold = (int16_t)(wAux / ((int32_t)16));
 80098b2:	2a00      	cmp	r2, #0
 80098b4:	bfb8      	it	lt
 80098b6:	320f      	addlt	r2, #15
            if (hEstimatedSpeedUnit >= hLowerThreshold)
 80098b8:	f342 120f 	sbfx	r2, r2, #4, #16
 80098bc:	4594      	cmp	ip, r2
 80098be:	db1a      	blt.n	80098f6 <STO_PLL_IsObserverConverged+0xaa>
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_H);
 80098c0:	fb04 fe0e 	mul.w	lr, r4, lr
        hUpperThreshold = (int16_t)(wAux / ((int32_t)16));
 80098c4:	f1be 0f00 	cmp.w	lr, #0
 80098c8:	bfb8      	it	lt
 80098ca:	f10e 0e0f 	addlt.w	lr, lr, #15
              if (hEstimatedSpeedUnit <= hUpperThreshold)
 80098ce:	f34e 1e0f 	sbfx	lr, lr, #4, #16
 80098d2:	45f4      	cmp	ip, lr
 80098d4:	dc0f      	bgt.n	80098f6 <STO_PLL_IsObserverConverged+0xaa>
                pHandle->ConsistencyCounter++;
 80098d6:	f893 20f6 	ldrb.w	r2, [r3, #246]	; 0xf6
                if (pHandle->ConsistencyCounter >= pHandle->StartUpConsistThreshold)
 80098da:	f893 1116 	ldrb.w	r1, [r3, #278]	; 0x116
                pHandle->ConsistencyCounter++;
 80098de:	3201      	adds	r2, #1
 80098e0:	b2d2      	uxtb	r2, r2
                if (pHandle->ConsistencyCounter >= pHandle->StartUpConsistThreshold)
 80098e2:	4291      	cmp	r1, r2
                pHandle->ConsistencyCounter++;
 80098e4:	f883 20f6 	strb.w	r2, [r3, #246]	; 0xf6
                if (pHandle->ConsistencyCounter >= pHandle->StartUpConsistThreshold)
 80098e8:	d804      	bhi.n	80098f4 <STO_PLL_IsObserverConverged+0xa8>
      pHandle->IsAlgorithmConverged = true;
 80098ea:	2001      	movs	r0, #1
      pHandle->_Super.bSpeedErrorNumber = 0U;
 80098ec:	2200      	movs	r2, #0
      pHandle->IsAlgorithmConverged = true;
 80098ee:	f883 00f8 	strb.w	r0, [r3, #248]	; 0xf8
      pHandle->_Super.bSpeedErrorNumber = 0U;
 80098f2:	701a      	strb	r2, [r3, #0]
}
 80098f4:	bd30      	pop	{r4, r5, pc}
                pHandle->ConsistencyCounter = 0U;
 80098f6:	2200      	movs	r2, #0
 80098f8:	f883 20f6 	strb.w	r2, [r3, #246]	; 0xf6
}
 80098fc:	bd30      	pop	{r4, r5, pc}
          *phForcedMecSpeedUnit = -*phForcedMecSpeedUnit;
 80098fe:	4252      	negs	r2, r2
 8009900:	b212      	sxth	r2, r2
 8009902:	800a      	strh	r2, [r1, #0]
        if (true == pHandle->IsSpeedReliable)
 8009904:	f893 10f5 	ldrb.w	r1, [r3, #245]	; 0xf5
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_H);
 8009908:	f893 e112 	ldrb.w	lr, [r3, #274]	; 0x112
 800990c:	4614      	mov	r4, r2
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_L);
 800990e:	f893 2113 	ldrb.w	r2, [r3, #275]	; 0x113
        if (true == pHandle->IsSpeedReliable)
 8009912:	2900      	cmp	r1, #0
 8009914:	d0ef      	beq.n	80098f6 <STO_PLL_IsObserverConverged+0xaa>
 8009916:	e7c4      	b.n	80098a2 <STO_PLL_IsObserverConverged+0x56>

08009918 <STO_PLL_GetEstimatedBemf>:
    vaux.alpha = pHandle->hBemf_alfa_est;
    vaux.beta = pHandle->hBemf_beta_est;
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
  return (vaux);
 8009918:	6f03      	ldr	r3, [r0, #112]	; 0x70
 800991a:	2200      	movs	r2, #0
 800991c:	b299      	uxth	r1, r3
 800991e:	f361 020f 	bfi	r2, r1, #0, #16
 8009922:	0c1b      	lsrs	r3, r3, #16
 8009924:	f363 421f 	bfi	r2, r3, #16, #16
{
 8009928:	b082      	sub	sp, #8
}
 800992a:	4610      	mov	r0, r2
 800992c:	b002      	add	sp, #8
 800992e:	4770      	bx	lr

08009930 <STO_PLL_GetEstimatedCurrent>:
  iaux.alpha = (int16_t)(pHandle->Ialfa_est / pHandle->hF1);
#endif

#ifndef FULL_MISRA_C_COMPLIANCY_STO_PLL
  //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
  iaux.beta = (int16_t)(pHandle->Ibeta_est >> pHandle->F1LOG);
 8009930:	e9d0 2318 	ldrd	r2, r3, [r0, #96]	; 0x60
  iaux.alpha = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
 8009934:	f8b0 c11c 	ldrh.w	ip, [r0, #284]	; 0x11c
 8009938:	fa42 f20c 	asr.w	r2, r2, ip
  iaux.beta = (int16_t)(pHandle->Ibeta_est / pHandle->hF1);
#endif
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
  return (iaux);
 800993c:	fa43 f30c 	asr.w	r3, r3, ip
 8009940:	b292      	uxth	r2, r2
 8009942:	2100      	movs	r1, #0
 8009944:	f362 010f 	bfi	r1, r2, #0, #16
 8009948:	b29b      	uxth	r3, r3
 800994a:	f363 411f 	bfi	r1, r3, #16, #16
{
 800994e:	b082      	sub	sp, #8
}
 8009950:	4608      	mov	r0, r1
 8009952:	b002      	add	sp, #8
 8009954:	4770      	bx	lr
 8009956:	bf00      	nop

08009958 <STO_PLL_GetObserverGains>:
    /* Nothing to do */
  }
  else
  {
#endif
    *phC2 = pHandle->hC2;
 8009958:	f9b0 3022 	ldrsh.w	r3, [r0, #34]	; 0x22
 800995c:	800b      	strh	r3, [r1, #0]
    *phC4 = pHandle->hC4;
 800995e:	f9b0 3026 	ldrsh.w	r3, [r0, #38]	; 0x26
 8009962:	8013      	strh	r3, [r2, #0]
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
}
 8009964:	4770      	bx	lr
 8009966:	bf00      	nop

08009968 <STO_PLL_SetObserverGains>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hC2 = hhC1;
 8009968:	8441      	strh	r1, [r0, #34]	; 0x22
    pHandle->hC4 = hhC2;
 800996a:	84c2      	strh	r2, [r0, #38]	; 0x26
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
}
 800996c:	4770      	bx	lr
 800996e:	bf00      	nop

08009970 <STO_OTF_ResetPLL>:
  }
  else
  {
#endif
    STO_PLL_Handle_t *pHdl = (STO_PLL_Handle_t *)pHandle->_Super; //cstat !MISRAC2012-Rule-11.3
    PID_SetIntegralTerm(&pHdl->PIRegulator, (int32_t)0);
 8009970:	6800      	ldr	r0, [r0, #0]
 8009972:	2100      	movs	r1, #0
 8009974:	3034      	adds	r0, #52	; 0x34
 8009976:	f7fe b9ef 	b.w	8007d58 <PID_SetIntegralTerm>
 800997a:	bf00      	nop

0800997c <STO_ResetPLL>:
    /* Nothing to do */
  }
  else
  {
#endif
    PID_SetIntegralTerm(&pHandle->PIRegulator, (int32_t)0);
 800997c:	2100      	movs	r1, #0
 800997e:	3034      	adds	r0, #52	; 0x34
 8009980:	f7fe b9ea 	b.w	8007d58 <PID_SetIntegralTerm>

08009984 <STO_PLL_GetEstimatedBemfLevel>:
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  return ((MC_NULL == pHandle) ? 0 : pHandle->Est_Bemf_Level);
#else
  return (pHandle->Est_Bemf_Level);
#endif
}
 8009984:	f8d0 0100 	ldr.w	r0, [r0, #256]	; 0x100
 8009988:	4770      	bx	lr
 800998a:	bf00      	nop

0800998c <STO_PLL_GetObservedBemfLevel>:
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  return ((MC_NULL == pHandle) ? 0 : pHandle->Obs_Bemf_Level);
#else
  return (pHandle->Obs_Bemf_Level);
#endif
}
 800998c:	f8d0 00fc 	ldr.w	r0, [r0, #252]	; 0xfc
 8009990:	4770      	bx	lr
 8009992:	bf00      	nop

08009994 <STO_PLL_IsVarianceTight>:
  }
  else
  {
#endif
    const STO_PLL_Handle_t *pHdl = (STO_PLL_Handle_t *)pHandle->_Super; //cstat !MISRAC2012-Rule-11.3
    tempStatus = pHdl->IsSpeedReliable;
 8009994:	6803      	ldr	r3, [r0, #0]
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
  return (tempStatus);
}
 8009996:	f893 00f5 	ldrb.w	r0, [r3, #245]	; 0xf5
 800999a:	4770      	bx	lr

0800999c <STO_PLL_ForceConvergency1>:
  }
  else
  {
#endif
    STO_PLL_Handle_t *pHdl = (STO_PLL_Handle_t *)pHandle->_Super; //cstat !MISRAC2012-Rule-11.3
    pHdl->ForceConvergency = true;
 800999c:	6803      	ldr	r3, [r0, #0]
 800999e:	2201      	movs	r2, #1
 80099a0:	f883 2122 	strb.w	r2, [r3, #290]	; 0x122
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
}
 80099a4:	4770      	bx	lr
 80099a6:	bf00      	nop

080099a8 <STO_PLL_ForceConvergency2>:
  }
  else
  {
#endif
    STO_PLL_Handle_t *pHdl = (STO_PLL_Handle_t *)pHandle->_Super; //cstat !MISRAC2012-Rule-11.3
    pHdl->ForceConvergency2 = true;
 80099a8:	6803      	ldr	r3, [r0, #0]
 80099aa:	2201      	movs	r2, #1
 80099ac:	f883 2123 	strb.w	r2, [r3, #291]	; 0x123
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
}
 80099b0:	4770      	bx	lr
 80099b2:	bf00      	nop

080099b4 <STO_SetDirection>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hForcedDirection = direction;
 80099b4:	f880 1124 	strb.w	r1, [r0, #292]	; 0x124
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
}
 80099b8:	4770      	bx	lr
 80099ba:	bf00      	nop

080099bc <VSS_Clear>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->_Super.bSpeedErrorNumber = 0U;
 80099bc:	2300      	movs	r3, #0
    pHandle->hRemainingStep = 0U;
    pHandle->hElAngleAccu = 0;

    pHandle->bTransitionStarted = false;
    pHandle->bTransitionEnded = false;
    pHandle->hTransitionRemainingSteps = pHandle->hTransitionSteps;
 80099be:	8ec2      	ldrh	r2, [r0, #54]	; 0x36
    pHandle->_Super.bSpeedErrorNumber = 0U;
 80099c0:	7003      	strb	r3, [r0, #0]
    pHandle->wElSpeedDpp32 = 0;
 80099c2:	e9c0 3308 	strd	r3, r3, [r0, #32]
    pHandle->_Super.hElAngle = 0;
 80099c6:	6043      	str	r3, [r0, #4]
    pHandle->_Super.hAvrMecSpeedUnit = 0;
 80099c8:	60c3      	str	r3, [r0, #12]
    pHandle->_Super.hMecAccelUnitP = 0;
 80099ca:	8243      	strh	r3, [r0, #18]
    pHandle->hRemainingStep = 0U;
 80099cc:	8503      	strh	r3, [r0, #40]	; 0x28
    pHandle->bTransitionStarted = false;
 80099ce:	8583      	strh	r3, [r0, #44]	; 0x2c
    pHandle->hTransitionRemainingSteps = pHandle->hTransitionSteps;
 80099d0:	85c2      	strh	r2, [r0, #46]	; 0x2e
    pHandle->hElAngleAccu = 0;
 80099d2:	6303      	str	r3, [r0, #48]	; 0x30

    pHandle->bCopyObserver = false;
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
}
 80099d4:	4770      	bx	lr
 80099d6:	bf00      	nop

080099d8 <VSS_Init>:
{
 80099d8:	b508      	push	{r3, lr}
  VSS_Clear(pHandle);
 80099da:	f7ff ffef 	bl	80099bc <VSS_Clear>
}
 80099de:	bd08      	pop	{r3, pc}

080099e0 <VSS_CalcElAngle>:
    int16_t hAngleDiff;
    int32_t wAux;
    int16_t hAngleCorr;
    int16_t hSignCorr = 1;

    if (true == pHandle->bCopyObserver)
 80099e0:	f890 2033 	ldrb.w	r2, [r0, #51]	; 0x33
{
 80099e4:	4603      	mov	r3, r0
    if (true == pHandle->bCopyObserver)
 80099e6:	b11a      	cbz	r2, 80099f0 <VSS_CalcElAngle+0x10>
    {
      hRetAngle = *(int16_t *)pInputVars_str;
 80099e8:	f9b1 0000 	ldrsh.w	r0, [r1]
      {
        hRetAngle = pHandle->hElAngleAccu;
      }
    }

    pHandle->_Super.hElAngle = hRetAngle;
 80099ec:	8098      	strh	r0, [r3, #4]
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
  return (hRetAngle);
}
 80099ee:	4770      	bx	lr
{
 80099f0:	b530      	push	{r4, r5, lr}
      pHandle->hElAngleAccu += pHandle->_Super.hElSpeedDpp;
 80099f2:	f9b0 c00e 	ldrsh.w	ip, [r0, #14]
 80099f6:	8e00      	ldrh	r0, [r0, #48]	; 0x30
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 80099f8:	88dd      	ldrh	r5, [r3, #6]
      if (true == pHandle->bTransitionStarted)
 80099fa:	f893 402c 	ldrb.w	r4, [r3, #44]	; 0x2c
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 80099fe:	785a      	ldrb	r2, [r3, #1]
 8009a00:	fb9c f2f2 	sdiv	r2, ip, r2
      pHandle->hElAngleAccu += pHandle->_Super.hElSpeedDpp;
 8009a04:	4460      	add	r0, ip
 8009a06:	fa1f fe80 	uxth.w	lr, r0
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 8009a0a:	442a      	add	r2, r5
      pHandle->hElAngleAccu += pHandle->_Super.hElSpeedDpp;
 8009a0c:	b200      	sxth	r0, r0
 8009a0e:	8618      	strh	r0, [r3, #48]	; 0x30
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 8009a10:	80da      	strh	r2, [r3, #6]
      if (true == pHandle->bTransitionStarted)
 8009a12:	b1fc      	cbz	r4, 8009a54 <VSS_CalcElAngle+0x74>
        if (0 == pHandle->hTransitionRemainingSteps)
 8009a14:	f9b3 202e 	ldrsh.w	r2, [r3, #46]	; 0x2e
 8009a18:	b1f2      	cbz	r2, 8009a58 <VSS_CalcElAngle+0x78>
          pHandle->hTransitionRemainingSteps--;
 8009a1a:	3a01      	subs	r2, #1
 8009a1c:	b212      	sxth	r2, r2
 8009a1e:	85da      	strh	r2, [r3, #46]	; 0x2e
          if (pHandle->_Super.hElSpeedDpp >= 0)
 8009a20:	f1bc 0f00 	cmp.w	ip, #0
            hAngleDiff = *(int16_t *)pInputVars_str - pHandle->hElAngleAccu;
 8009a24:	8809      	ldrh	r1, [r1, #0]
          if (pHandle->_Super.hElSpeedDpp >= 0)
 8009a26:	db26      	blt.n	8009a76 <VSS_CalcElAngle+0x96>
            hAngleDiff = *(int16_t *)pInputVars_str - pHandle->hElAngleAccu;
 8009a28:	eba1 0e0e 	sub.w	lr, r1, lr
 8009a2c:	fa0f fe8e 	sxth.w	lr, lr
 8009a30:	2501      	movs	r5, #1
          hAngleCorr = (int16_t)(wAux / pHandle->hTransitionSteps);
 8009a32:	f9b3 4036 	ldrsh.w	r4, [r3, #54]	; 0x36
          wAux = (int32_t)hAngleDiff * pHandle->hTransitionRemainingSteps;
 8009a36:	fb0e f202 	mul.w	r2, lr, r2
          if (hAngleDiff >= 0)
 8009a3a:	f1be 0f00 	cmp.w	lr, #0
          hAngleCorr = (int16_t)(wAux / pHandle->hTransitionSteps);
 8009a3e:	fb92 f2f4 	sdiv	r2, r2, r4
          hAngleCorr *= hSignCorr;
 8009a42:	fb12 f205 	smulbb	r2, r2, r5
 8009a46:	b292      	uxth	r2, r2
          if (hAngleDiff >= 0)
 8009a48:	db0e      	blt.n	8009a68 <VSS_CalcElAngle+0x88>
            pHandle->bTransitionLocked = true;
 8009a4a:	2001      	movs	r0, #1
            hRetAngle = *(int16_t *)pInputVars_str - hAngleCorr;
 8009a4c:	1a8a      	subs	r2, r1, r2
            pHandle->bTransitionLocked = true;
 8009a4e:	f883 0032 	strb.w	r0, [r3, #50]	; 0x32
            hRetAngle = *(int16_t *)pInputVars_str - hAngleCorr;
 8009a52:	b210      	sxth	r0, r2
    pHandle->_Super.hElAngle = hRetAngle;
 8009a54:	8098      	strh	r0, [r3, #4]
}
 8009a56:	bd30      	pop	{r4, r5, pc}
          hRetAngle = *(int16_t *)pInputVars_str;
 8009a58:	f9b1 0000 	ldrsh.w	r0, [r1]
          pHandle->_Super.bSpeedErrorNumber = 0U;
 8009a5c:	701a      	strb	r2, [r3, #0]
          pHandle->bTransitionEnded = true;
 8009a5e:	2401      	movs	r4, #1
 8009a60:	f883 402d 	strb.w	r4, [r3, #45]	; 0x2d
    pHandle->_Super.hElAngle = hRetAngle;
 8009a64:	8098      	strh	r0, [r3, #4]
}
 8009a66:	bd30      	pop	{r4, r5, pc}
            if (false == pHandle->bTransitionLocked)
 8009a68:	f893 4032 	ldrb.w	r4, [r3, #50]	; 0x32
 8009a6c:	2c00      	cmp	r4, #0
 8009a6e:	d0f1      	beq.n	8009a54 <VSS_CalcElAngle+0x74>
              hRetAngle = *(int16_t *)pInputVars_str + hAngleCorr;
 8009a70:	440a      	add	r2, r1
 8009a72:	b210      	sxth	r0, r2
 8009a74:	e7ee      	b.n	8009a54 <VSS_CalcElAngle+0x74>
            hAngleDiff = pHandle->hElAngleAccu - *(int16_t *)pInputVars_str;
 8009a76:	ebae 0e01 	sub.w	lr, lr, r1
 8009a7a:	fa0f fe8e 	sxth.w	lr, lr
 8009a7e:	f64f 75ff 	movw	r5, #65535	; 0xffff
 8009a82:	e7d6      	b.n	8009a32 <VSS_CalcElAngle+0x52>

08009a84 <VSS_CalcAvrgMecSpeedUnit>:
    SpeedSensorReliability = false;
  }
  else
  {
#endif
    if (pHandle->hRemainingStep > 1u)
 8009a84:	8d03      	ldrh	r3, [r0, #40]	; 0x28
 8009a86:	2b01      	cmp	r3, #1
 8009a88:	d923      	bls.n	8009ad2 <VSS_CalcAvrgMecSpeedUnit+0x4e>
{
 8009a8a:	b410      	push	{r4}
    {
      pHandle->wElSpeedDpp32 += pHandle->wElAccDppP32;
 8009a8c:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8009a8e:	6a04      	ldr	r4, [r0, #32]
      pHandle->_Super.hElSpeedDpp = (int16_t)(pHandle->wElSpeedDpp32 / 65536);
#endif

      /* Convert dpp into MecUnit */
      *hMecSpeedUnit = (int16_t)((((int32_t)pHandle->_Super.hElSpeedDpp)
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
 8009a90:	8b43      	ldrh	r3, [r0, #26]
      pHandle->wElSpeedDpp32 += pHandle->wElAccDppP32;
 8009a92:	4422      	add	r2, r4
      pHandle->_Super.hElSpeedDpp = (int16_t)(pHandle->wElSpeedDpp32 >> 16);
 8009a94:	ea4f 4c22 	mov.w	ip, r2, asr #16
                               / (((int32_t)pHandle->_Super.DPPConvFactor) * ((int32_t)pHandle->_Super.bElToMecRatio)));
 8009a98:	69c4      	ldr	r4, [r0, #28]
      pHandle->wElSpeedDpp32 += pHandle->wElAccDppP32;
 8009a9a:	6242      	str	r2, [r0, #36]	; 0x24
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
 8009a9c:	fb0c f303 	mul.w	r3, ip, r3
                               / (((int32_t)pHandle->_Super.DPPConvFactor) * ((int32_t)pHandle->_Super.bElToMecRatio)));
 8009aa0:	7842      	ldrb	r2, [r0, #1]
      pHandle->_Super.hElSpeedDpp = (int16_t)(pHandle->wElSpeedDpp32 >> 16);
 8009aa2:	f8a0 c00e 	strh.w	ip, [r0, #14]
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
 8009aa6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
                               / (((int32_t)pHandle->_Super.DPPConvFactor) * ((int32_t)pHandle->_Super.bElToMecRatio)));
 8009aaa:	fb04 f202 	mul.w	r2, r4, r2
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
 8009aae:	005b      	lsls	r3, r3, #1
                               / (((int32_t)pHandle->_Super.DPPConvFactor) * ((int32_t)pHandle->_Super.bElToMecRatio)));
 8009ab0:	fb93 f3f2 	sdiv	r3, r3, r2
      *hMecSpeedUnit = (int16_t)((((int32_t)pHandle->_Super.hElSpeedDpp)
 8009ab4:	b21b      	sxth	r3, r3
 8009ab6:	800b      	strh	r3, [r1, #0]
      pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
      pHandle->hRemainingStep--;
 8009ab8:	8d02      	ldrh	r2, [r0, #40]	; 0x28
      pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
 8009aba:	8183      	strh	r3, [r0, #12]
      pHandle->hRemainingStep--;
 8009abc:	1e53      	subs	r3, r2, #1
 8009abe:	8503      	strh	r3, [r0, #40]	; 0x28
    else
    {
      *hMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
    }
    /* If the transition is not done yet, we already know that speed is not reliable */
    if (false == pHandle->bTransitionEnded)
 8009ac0:	f890 302d 	ldrb.w	r3, [r0, #45]	; 0x2d
 8009ac4:	b983      	cbnz	r3, 8009ae8 <VSS_CalcAvrgMecSpeedUnit+0x64>
    {
      pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 8009ac6:	78c2      	ldrb	r2, [r0, #3]
 8009ac8:	7002      	strb	r2, [r0, #0]
    }
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
  return (SpeedSensorReliability);
}
 8009aca:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009ace:	4618      	mov	r0, r3
 8009ad0:	4770      	bx	lr
    else if (1U == pHandle->hRemainingStep)
 8009ad2:	d00d      	beq.n	8009af0 <VSS_CalcAvrgMecSpeedUnit+0x6c>
      *hMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
 8009ad4:	f9b0 300c 	ldrsh.w	r3, [r0, #12]
 8009ad8:	800b      	strh	r3, [r1, #0]
    if (false == pHandle->bTransitionEnded)
 8009ada:	f890 302d 	ldrb.w	r3, [r0, #45]	; 0x2d
 8009ade:	bb03      	cbnz	r3, 8009b22 <VSS_CalcAvrgMecSpeedUnit+0x9e>
      pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 8009ae0:	78c2      	ldrb	r2, [r0, #3]
 8009ae2:	7002      	strb	r2, [r0, #0]
}
 8009ae4:	4618      	mov	r0, r3
 8009ae6:	4770      	bx	lr
 8009ae8:	f85d 4b04 	ldr.w	r4, [sp], #4
      SpeedSensorReliability = SPD_IsMecSpeedReliable(&pHandle->_Super, hMecSpeedUnit);
 8009aec:	f7ff bb90 	b.w	8009210 <SPD_IsMecSpeedReliable>
      *hMecSpeedUnit = pHandle->hFinalMecSpeedUnit;
 8009af0:	f9b0 c02a 	ldrsh.w	ip, [r0, #42]	; 0x2a
 8009af4:	f8a1 c000 	strh.w	ip, [r1]
                                          / (((int32_t)SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 8009af8:	8b43      	ldrh	r3, [r0, #26]
      pHandle->_Super.hElSpeedDpp = (int16_t)((((int32_t)*hMecSpeedUnit) * ((int32_t)pHandle->_Super.DPPConvFactor))
 8009afa:	69c2      	ldr	r2, [r0, #28]
      pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
 8009afc:	f8a0 c00c 	strh.w	ip, [r0, #12]
                                          / (((int32_t)SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 8009b00:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8009b04:	005b      	lsls	r3, r3, #1
      pHandle->_Super.hElSpeedDpp = (int16_t)((((int32_t)*hMecSpeedUnit) * ((int32_t)pHandle->_Super.DPPConvFactor))
 8009b06:	fb02 f20c 	mul.w	r2, r2, ip
                                          / (((int32_t)SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 8009b0a:	fb92 f2f3 	sdiv	r2, r2, r3
      pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 8009b0e:	7843      	ldrb	r3, [r0, #1]
 8009b10:	fb13 f302 	smulbb	r3, r3, r2
 8009b14:	81c3      	strh	r3, [r0, #14]
    if (false == pHandle->bTransitionEnded)
 8009b16:	f890 302d 	ldrb.w	r3, [r0, #45]	; 0x2d
      pHandle->hRemainingStep = 0U;
 8009b1a:	2200      	movs	r2, #0
 8009b1c:	8502      	strh	r2, [r0, #40]	; 0x28
    if (false == pHandle->bTransitionEnded)
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d0de      	beq.n	8009ae0 <VSS_CalcAvrgMecSpeedUnit+0x5c>
      SpeedSensorReliability = SPD_IsMecSpeedReliable(&pHandle->_Super, hMecSpeedUnit);
 8009b22:	f7ff bb75 	b.w	8009210 <SPD_IsMecSpeedReliable>
 8009b26:	bf00      	nop

08009b28 <VSS_SetMecAngle>:
  }
  else
  {
#endif
    pHandle->hElAngleAccu = hMecAngle;
    pHandle->_Super.hMecAngle = pHandle->hElAngleAccu / ((int16_t)pHandle->_Super.bElToMecRatio);
 8009b28:	7843      	ldrb	r3, [r0, #1]
    pHandle->hElAngleAccu = hMecAngle;
 8009b2a:	8601      	strh	r1, [r0, #48]	; 0x30
    pHandle->_Super.hMecAngle = pHandle->hElAngleAccu / ((int16_t)pHandle->_Super.bElToMecRatio);
 8009b2c:	fb91 f3f3 	sdiv	r3, r1, r3
    pHandle->_Super.hElAngle = hMecAngle;
 8009b30:	8081      	strh	r1, [r0, #4]
    pHandle->_Super.hMecAngle = pHandle->hElAngleAccu / ((int16_t)pHandle->_Super.bElToMecRatio);
 8009b32:	80c3      	strh	r3, [r0, #6]
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
}
 8009b34:	4770      	bx	lr
 8009b36:	bf00      	nop

08009b38 <VSS_SetMecAcceleration>:
    int32_t wMecAccDppP32;
    uint16_t hNbrStep;
    int16_t hCurrentMecSpeedDpp;
    int16_t hFinalMecSpeedDpp;

    if (false == pHandle->bTransitionStarted)
 8009b38:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 8009b3c:	b99b      	cbnz	r3, 8009b66 <VSS_SetMecAcceleration+0x2e>
{
 8009b3e:	b510      	push	{r4, lr}
    {
      if (0U == hDurationms)
 8009b40:	b992      	cbnz	r2, 8009b68 <VSS_SetMecAcceleration+0x30>
        pHandle->_Super.hAvrMecSpeedUnit = hFinalMecSpeedUnit;

        pHandle->_Super.hElSpeedDpp = (int16_t)((((int32_t)hFinalMecSpeedUnit)
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
                                              / (((int32_t)SPEED_UNIT)
                                               * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 8009b42:	8b43      	ldrh	r3, [r0, #26]
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
 8009b44:	69c4      	ldr	r4, [r0, #28]
        pHandle->_Super.hAvrMecSpeedUnit = hFinalMecSpeedUnit;
 8009b46:	8181      	strh	r1, [r0, #12]
                                               * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 8009b48:	eb03 0383 	add.w	r3, r3, r3, lsl #2
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
 8009b4c:	fb04 fc01 	mul.w	ip, r4, r1
                                               * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 8009b50:	005b      	lsls	r3, r3, #1
                                              / (((int32_t)SPEED_UNIT)
 8009b52:	fb9c f3f3 	sdiv	r3, ip, r3

        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 8009b56:	f890 c001 	ldrb.w	ip, [r0, #1]

        pHandle->hRemainingStep = 0U;
 8009b5a:	8502      	strh	r2, [r0, #40]	; 0x28
        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 8009b5c:	fb1c f303 	smulbb	r3, ip, r3
 8009b60:	81c3      	strh	r3, [r0, #14]

        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 8009b62:	8541      	strh	r1, [r0, #42]	; 0x2a
      /* Nothing to do */
    }
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
}
 8009b64:	bd10      	pop	{r4, pc}
 8009b66:	4770      	bx	lr
        hNbrStep = (uint16_t)((((uint32_t)hDurationms) * ((uint32_t)pHandle->hSpeedSamplingFreqHz)) / 1000U);
 8009b68:	8e83      	ldrh	r3, [r0, #52]	; 0x34
 8009b6a:	4c16      	ldr	r4, [pc, #88]	; (8009bc4 <VSS_SetMecAcceleration+0x8c>)
        hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp / ((int16_t)pHandle->_Super.bElToMecRatio);
 8009b6c:	f9b0 c00e 	ldrsh.w	ip, [r0, #14]
        hNbrStep = (uint16_t)((((uint32_t)hDurationms) * ((uint32_t)pHandle->hSpeedSamplingFreqHz)) / 1000U);
 8009b70:	fb02 f303 	mul.w	r3, r2, r3
 8009b74:	fba4 4303 	umull	r4, r3, r4, r3
 8009b78:	f3c3 138f 	ubfx	r3, r3, #6, #16
        hNbrStep++;
 8009b7c:	3301      	adds	r3, #1
 8009b7e:	b29b      	uxth	r3, r3
        pHandle->hRemainingStep = hNbrStep;
 8009b80:	8503      	strh	r3, [r0, #40]	; 0x28
        if (0U == hNbrStep)
 8009b82:	b923      	cbnz	r3, 8009b8e <VSS_SetMecAcceleration+0x56>
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 8009b84:	ea4f 430c 	mov.w	r3, ip, lsl #16
        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 8009b88:	8541      	strh	r1, [r0, #42]	; 0x2a
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 8009b8a:	6243      	str	r3, [r0, #36]	; 0x24
}
 8009b8c:	bd10      	pop	{r4, pc}
                                    / (((int32_t )SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 8009b8e:	8b42      	ldrh	r2, [r0, #26]
        hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp / ((int16_t)pHandle->_Super.bElToMecRatio);
 8009b90:	7844      	ldrb	r4, [r0, #1]
        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 8009b92:	8541      	strh	r1, [r0, #42]	; 0x2a
                                    / (((int32_t )SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 8009b94:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8009b98:	ea4f 0e42 	mov.w	lr, r2, lsl #1
        hFinalMecSpeedDpp = (int16_t)((((int32_t )hFinalMecSpeedUnit) * ((int32_t)pHandle->_Super.DPPConvFactor))
 8009b9c:	69c2      	ldr	r2, [r0, #28]
 8009b9e:	fb01 f202 	mul.w	r2, r1, r2
                                    / (((int32_t )SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 8009ba2:	fb92 f2fe 	sdiv	r2, r2, lr
        hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp / ((int16_t)pHandle->_Super.bElToMecRatio);
 8009ba6:	fb9c fef4 	sdiv	lr, ip, r4
          wMecAccDppP32 = ((((int32_t)hFinalMecSpeedDpp) - ((int32_t)hCurrentMecSpeedDpp))
 8009baa:	eba2 020e 	sub.w	r2, r2, lr
                         * ((int32_t)65536)) / ((int32_t )hNbrStep);
 8009bae:	0412      	lsls	r2, r2, #16
          wMecAccDppP32 = ((((int32_t)hFinalMecSpeedDpp) - ((int32_t)hCurrentMecSpeedDpp))
 8009bb0:	fb92 f3f3 	sdiv	r3, r2, r3
          pHandle->wElAccDppP32 = wMecAccDppP32 * ((int16_t)pHandle->_Super.bElToMecRatio);
 8009bb4:	fb04 f303 	mul.w	r3, r4, r3
 8009bb8:	6203      	str	r3, [r0, #32]
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 8009bba:	ea4f 430c 	mov.w	r3, ip, lsl #16
 8009bbe:	6243      	str	r3, [r0, #36]	; 0x24
    }
 8009bc0:	e7e4      	b.n	8009b8c <VSS_SetMecAcceleration+0x54>
 8009bc2:	bf00      	nop
 8009bc4:	10624dd3 	.word	0x10624dd3

08009bc8 <VSS_SetStartTransition>:
    /* nothing to do */
  }
  else
  {
#endif
    if (true == bCommand)
 8009bc8:	b151      	cbz	r1, 8009be0 <VSS_SetStartTransition+0x18>
    {
      pHandle->bTransitionStarted = true;

      if (0 == pHandle->hTransitionSteps)
 8009bca:	f9b0 3036 	ldrsh.w	r3, [r0, #54]	; 0x36
      pHandle->bTransitionStarted = true;
 8009bce:	2201      	movs	r2, #1
 8009bd0:	f880 202c 	strb.w	r2, [r0, #44]	; 0x2c
      if (0 == pHandle->hTransitionSteps)
 8009bd4:	b923      	cbnz	r3, 8009be0 <VSS_SetStartTransition+0x18>
      {
        pHandle->bTransitionEnded = true;
 8009bd6:	f880 202d 	strb.w	r2, [r0, #45]	; 0x2d
        pHandle->_Super.bSpeedErrorNumber = 0U;
 8009bda:	7003      	strb	r3, [r0, #0]
        bAux = false;
 8009bdc:	4618      	mov	r0, r3
    }
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
  return (bAux);
}
 8009bde:	4770      	bx	lr
  bool bAux = true;
 8009be0:	2001      	movs	r0, #1
 8009be2:	4770      	bx	lr

08009be4 <VSS_TransitionEnded>:
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  return ((MC_NULL == pHandle) ? false : pHandle->bTransitionEnded);
#else
  return (pHandle->bTransitionEnded);
#endif
}
 8009be4:	f890 002d 	ldrb.w	r0, [r0, #45]	; 0x2d
 8009be8:	4770      	bx	lr
 8009bea:	bf00      	nop

08009bec <memset>:
 8009bec:	4402      	add	r2, r0
 8009bee:	4603      	mov	r3, r0
 8009bf0:	4293      	cmp	r3, r2
 8009bf2:	d100      	bne.n	8009bf6 <memset+0xa>
 8009bf4:	4770      	bx	lr
 8009bf6:	f803 1b01 	strb.w	r1, [r3], #1
 8009bfa:	e7f9      	b.n	8009bf0 <memset+0x4>

08009bfc <__libc_init_array>:
 8009bfc:	b570      	push	{r4, r5, r6, lr}
 8009bfe:	4d0d      	ldr	r5, [pc, #52]	; (8009c34 <__libc_init_array+0x38>)
 8009c00:	4c0d      	ldr	r4, [pc, #52]	; (8009c38 <__libc_init_array+0x3c>)
 8009c02:	1b64      	subs	r4, r4, r5
 8009c04:	10a4      	asrs	r4, r4, #2
 8009c06:	2600      	movs	r6, #0
 8009c08:	42a6      	cmp	r6, r4
 8009c0a:	d109      	bne.n	8009c20 <__libc_init_array+0x24>
 8009c0c:	4d0b      	ldr	r5, [pc, #44]	; (8009c3c <__libc_init_array+0x40>)
 8009c0e:	4c0c      	ldr	r4, [pc, #48]	; (8009c40 <__libc_init_array+0x44>)
 8009c10:	f000 f826 	bl	8009c60 <_init>
 8009c14:	1b64      	subs	r4, r4, r5
 8009c16:	10a4      	asrs	r4, r4, #2
 8009c18:	2600      	movs	r6, #0
 8009c1a:	42a6      	cmp	r6, r4
 8009c1c:	d105      	bne.n	8009c2a <__libc_init_array+0x2e>
 8009c1e:	bd70      	pop	{r4, r5, r6, pc}
 8009c20:	f855 3b04 	ldr.w	r3, [r5], #4
 8009c24:	4798      	blx	r3
 8009c26:	3601      	adds	r6, #1
 8009c28:	e7ee      	b.n	8009c08 <__libc_init_array+0xc>
 8009c2a:	f855 3b04 	ldr.w	r3, [r5], #4
 8009c2e:	4798      	blx	r3
 8009c30:	3601      	adds	r6, #1
 8009c32:	e7f2      	b.n	8009c1a <__libc_init_array+0x1e>
 8009c34:	0800a0ac 	.word	0x0800a0ac
 8009c38:	0800a0ac 	.word	0x0800a0ac
 8009c3c:	0800a0ac 	.word	0x0800a0ac
 8009c40:	0800a0b0 	.word	0x0800a0b0

08009c44 <memcpy>:
 8009c44:	440a      	add	r2, r1
 8009c46:	4291      	cmp	r1, r2
 8009c48:	f100 33ff 	add.w	r3, r0, #4294967295
 8009c4c:	d100      	bne.n	8009c50 <memcpy+0xc>
 8009c4e:	4770      	bx	lr
 8009c50:	b510      	push	{r4, lr}
 8009c52:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009c56:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009c5a:	4291      	cmp	r1, r2
 8009c5c:	d1f9      	bne.n	8009c52 <memcpy+0xe>
 8009c5e:	bd10      	pop	{r4, pc}

08009c60 <_init>:
 8009c60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c62:	bf00      	nop
 8009c64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c66:	bc08      	pop	{r3}
 8009c68:	469e      	mov	lr, r3
 8009c6a:	4770      	bx	lr

08009c6c <_fini>:
 8009c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c6e:	bf00      	nop
 8009c70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c72:	bc08      	pop	{r3}
 8009c74:	469e      	mov	lr, r3
 8009c76:	4770      	bx	lr
