Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Dec 11 19:26:17 2025
| Host         : DESKTOP-K3087J8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file car_dashboard_top_timing_summary_routed.rpt -pb car_dashboard_top_timing_summary_routed.pb -rpx car_dashboard_top_timing_summary_routed.rpx -warn_on_violation
| Design       : car_dashboard_top
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (36)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -60.228    -1093.970                     41                  378        0.142        0.000                      0                  378        9.500        0.000                       0                   274  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk           -60.228    -1093.970                     41                  378        0.142        0.000                      0                  378        9.500        0.000                       0                   274  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           41  Failing Endpoints,  Worst Slack      -60.228ns,  Total Violation    -1093.970ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -60.228ns  (required time - arrival time)
  Source:                 u_engine/rpm_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_piezo/divider_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        79.866ns  (logic 53.900ns (67.488%)  route 25.966ns (32.512%))
  Logic Levels:           231  (CARRY4=199 DSP48E1=1 LUT2=23 LUT3=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 25.393 - 20.000 ) 
    Source Clock Delay      (SCD):    5.717ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.805     5.717    u_engine/clk_50mhz_IBUF_BUFG
    SLICE_X11Y31         FDCE                                         r  u_engine/rpm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456     6.173 r  u_engine/rpm_reg[6]/Q
                         net (fo=14, routed)          0.601     6.774    u_piezo/freq4_3[6]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[6]_P[8])
                                                      3.841    10.615 r  u_piezo/freq4/P[8]
                         net (fo=14, routed)          0.851    11.465    u_piezo/freq4_n_97
    SLICE_X10Y31         LUT3 (Prop_lut3_I1_O)        0.124    11.589 f  u_piezo/divider[25]_i_245/O
                         net (fo=3, routed)           0.758    12.347    u_piezo/divider[25]_i_245_n_0
    SLICE_X12Y31         LUT5 (Prop_lut5_I3_O)        0.124    12.471 r  u_piezo/divider[25]_i_208/O
                         net (fo=2, routed)           0.492    12.963    u_piezo/divider[25]_i_208_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.470 r  u_piezo/divider_reg[25]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_piezo/divider_reg[25]_i_167_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_piezo/divider_reg[25]_i_127/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_piezo/divider_reg[25]_i_127_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_piezo/divider_reg[25]_i_89/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_piezo/divider_reg[25]_i_89_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.011 f  u_piezo/divider_reg[25]_i_61/O[3]
                         net (fo=17, routed)          0.675    14.687    u_piezo_n_1
    SLICE_X14Y35         LUT3 (Prop_lut3_I1_O)        0.306    14.993 r  divider[25]_i_229/O
                         net (fo=1, routed)           0.746    15.739    divider[25]_i_229_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.265 r  divider_reg[25]_i_196/CO[3]
                         net (fo=1, routed)           0.000    16.265    divider_reg[25]_i_196_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.599 r  divider_reg[25]_i_160/O[1]
                         net (fo=3, routed)           0.531    17.130    divider_reg[25]_i_160_n_6
    SLICE_X16Y35         LUT3 (Prop_lut3_I1_O)        0.303    17.433 r  divider[25]_i_120/O
                         net (fo=1, routed)           0.344    17.777    divider[25]_i_120_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    18.327 r  divider_reg[25]_i_78/CO[3]
                         net (fo=1, routed)           0.000    18.327    divider_reg[25]_i_78_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.546 r  divider_reg[25]_i_57/O[0]
                         net (fo=3, routed)           0.767    19.313    u_piezo/divider_reg[25]_i_20_0[0]
    SLICE_X11Y36         LUT4 (Prop_lut4_I1_O)        0.295    19.608 r  u_piezo/divider[25]_i_76/O
                         net (fo=1, routed)           0.000    19.608    u_piezo/divider[25]_i_76_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    20.178 r  u_piezo/divider_reg[25]_i_56/CO[2]
                         net (fo=18, routed)          0.584    20.763    u_piezo/divider_reg[25]_i_56_n_1
    SLICE_X10Y36         LUT5 (Prop_lut5_I1_O)        0.313    21.076 r  u_piezo/divider[25]_i_65/O
                         net (fo=1, routed)           0.000    21.076    u_piezo/divider[25]_i_65_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.609 r  u_piezo/divider_reg[25]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.609    u_piezo/divider_reg[25]_i_44_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.726 r  u_piezo/divider_reg[25]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.726    u_piezo/divider_reg[25]_i_29_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.945 r  u_piezo/divider_reg[25]_i_19/O[0]
                         net (fo=28, routed)          0.801    22.746    u_piezo/freq[10]
    SLICE_X9Y41          LUT2 (Prop_lut2_I0_O)        0.295    23.041 r  u_piezo/divider[25]_i_33/O
                         net (fo=1, routed)           0.000    23.041    u_piezo/divider[25]_i_33_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    23.611 r  u_piezo/divider_reg[25]_i_18/CO[2]
                         net (fo=330, routed)         0.689    24.299    u_piezo/freq1
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.313    24.612 r  u_piezo/divider[25]_i_40/O
                         net (fo=1, routed)           0.190    24.802    u_piezo/divider[25]_i_40_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.322 r  u_piezo/divider_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.322    u_piezo/divider_reg[25]_i_20_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.439 r  u_piezo/divider_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.439    u_piezo/divider_reg[25]_i_9_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.556 r  u_piezo/divider_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.556    u_piezo/divider_reg[25]_i_2_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.673 r  u_piezo/divider_reg[25]_i_1/CO[3]
                         net (fo=18, routed)          0.841    26.514    u_piezo/divider10_in[25]
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    26.638 r  u_piezo/divider[24]_i_20/O
                         net (fo=1, routed)           0.000    26.638    u_piezo/divider[24]_i_20_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.188 r  u_piezo/divider_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.188    u_piezo/divider_reg[24]_i_13_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.302 r  u_piezo/divider_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.302    u_piezo/divider_reg[24]_i_8_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.416 r  u_piezo/divider_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.416    u_piezo/divider_reg[24]_i_3_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.530 r  u_piezo/divider_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.530    u_piezo/divider_reg[24]_i_2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    27.823 r  u_piezo/divider_reg[24]_i_1/CO[0]
                         net (fo=21, routed)          0.841    28.664    u_piezo/divider10_in[24]
    SLICE_X12Y45         LUT2 (Prop_lut2_I1_O)        0.373    29.037 r  u_piezo/divider[23]_i_22/O
                         net (fo=1, routed)           0.000    29.037    u_piezo/divider[23]_i_22_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.570 r  u_piezo/divider_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.570    u_piezo/divider_reg[23]_i_14_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.687 r  u_piezo/divider_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.687    u_piezo/divider_reg[23]_i_9_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.804 r  u_piezo/divider_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.804    u_piezo/divider_reg[23]_i_4_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.921 r  u_piezo/divider_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.921    u_piezo/divider_reg[23]_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    30.100 r  u_piezo/divider_reg[23]_i_1/CO[1]
                         net (fo=22, routed)          0.632    30.732    u_piezo/divider10_in[23]
    SLICE_X12Y50         LUT2 (Prop_lut2_I0_O)        0.332    31.064 r  u_piezo/divider[22]_i_22/O
                         net (fo=1, routed)           0.000    31.064    u_piezo/divider[22]_i_22_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.597 r  u_piezo/divider_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.597    u_piezo/divider_reg[22]_i_15_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.714 r  u_piezo/divider_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.714    u_piezo/divider_reg[22]_i_10_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.831 r  u_piezo/divider_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.831    u_piezo/divider_reg[22]_i_5_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.948 r  u_piezo/divider_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.948    u_piezo/divider_reg[22]_i_2_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    32.200 r  u_piezo/divider_reg[22]_i_1/CO[2]
                         net (fo=24, routed)          0.723    32.922    u_piezo/divider10_in[22]
    SLICE_X11Y52         LUT2 (Prop_lut2_I0_O)        0.310    33.232 r  u_piezo/divider[21]_i_23/O
                         net (fo=1, routed)           0.000    33.232    u_piezo/divider[21]_i_23_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.782 r  u_piezo/divider_reg[21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.782    u_piezo/divider_reg[21]_i_16_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.896 r  u_piezo/divider_reg[21]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.896    u_piezo/divider_reg[21]_i_11_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.010 r  u_piezo/divider_reg[21]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.010    u_piezo/divider_reg[21]_i_6_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.124 r  u_piezo/divider_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.124    u_piezo/divider_reg[21]_i_2_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.238 r  u_piezo/divider_reg[21]_i_1/CO[3]
                         net (fo=26, routed)          0.961    35.199    u_piezo/divider10_in[21]
    SLICE_X10Y55         LUT2 (Prop_lut2_I0_O)        0.124    35.323 r  u_piezo/divider[20]_i_25/O
                         net (fo=1, routed)           0.000    35.323    u_piezo/divider[20]_i_25_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.856 r  u_piezo/divider_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.856    u_piezo/divider_reg[20]_i_18_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.973 r  u_piezo/divider_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.973    u_piezo/divider_reg[20]_i_13_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.090 r  u_piezo/divider_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    36.090    u_piezo/divider_reg[20]_i_8_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.207 r  u_piezo/divider_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.207    u_piezo/divider_reg[20]_i_3_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.324 r  u_piezo/divider_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.324    u_piezo/divider_reg[20]_i_2_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    36.605 r  u_piezo/divider_reg[20]_i_1/CO[0]
                         net (fo=28, routed)          0.587    37.192    u_piezo/divider10_in[20]
    SLICE_X12Y59         LUT2 (Prop_lut2_I0_O)        0.367    37.559 r  u_piezo/divider[19]_i_26/O
                         net (fo=1, routed)           0.000    37.559    u_piezo/divider[19]_i_26_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.092 r  u_piezo/divider_reg[19]_i_19/CO[3]
                         net (fo=1, routed)           0.000    38.092    u_piezo/divider_reg[19]_i_19_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.209 r  u_piezo/divider_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.209    u_piezo/divider_reg[19]_i_14_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.326 r  u_piezo/divider_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.326    u_piezo/divider_reg[19]_i_9_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.443 r  u_piezo/divider_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.443    u_piezo/divider_reg[19]_i_4_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.560 r  u_piezo/divider_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.560    u_piezo/divider_reg[19]_i_2_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    38.739 r  u_piezo/divider_reg[19]_i_1/CO[1]
                         net (fo=30, routed)          0.529    39.269    u_piezo/divider10_in[19]
    SLICE_X13Y64         LUT2 (Prop_lut2_I0_O)        0.332    39.601 r  u_piezo/divider[18]_i_27/O
                         net (fo=1, routed)           0.000    39.601    u_piezo/divider[18]_i_27_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.151 r  u_piezo/divider_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.151    u_piezo/divider_reg[18]_i_20_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.265 r  u_piezo/divider_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.265    u_piezo/divider_reg[18]_i_15_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  u_piezo/divider_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.379    u_piezo/divider_reg[18]_i_10_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  u_piezo/divider_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.493    u_piezo/divider_reg[18]_i_5_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.607 r  u_piezo/divider_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.607    u_piezo/divider_reg[18]_i_2_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    40.857 r  u_piezo/divider_reg[18]_i_1/CO[2]
                         net (fo=33, routed)          0.675    41.532    u_piezo/divider10_in[18]
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.313    41.845 r  u_piezo/divider[17]_i_29/O
                         net (fo=1, routed)           0.000    41.845    u_piezo/divider[17]_i_29_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.395 r  u_piezo/divider_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    42.395    u_piezo/divider_reg[17]_i_21_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.509 r  u_piezo/divider_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.509    u_piezo/divider_reg[17]_i_16_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.623 r  u_piezo/divider_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.623    u_piezo/divider_reg[17]_i_11_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.737 r  u_piezo/divider_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    42.737    u_piezo/divider_reg[17]_i_6_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.851 r  u_piezo/divider_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.851    u_piezo/divider_reg[17]_i_2_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.965 r  u_piezo/divider_reg[17]_i_1/CO[3]
                         net (fo=34, routed)          0.961    43.926    u_piezo/divider10_in[17]
    SLICE_X10Y72         LUT2 (Prop_lut2_I0_O)        0.124    44.050 r  u_piezo/divider[16]_i_30/O
                         net (fo=1, routed)           0.000    44.050    u_piezo/divider[16]_i_30_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.583 r  u_piezo/divider_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.583    u_piezo/divider_reg[16]_i_23_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.700 r  u_piezo/divider_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    44.700    u_piezo/divider_reg[16]_i_18_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.817 r  u_piezo/divider_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    44.826    u_piezo/divider_reg[16]_i_13_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.943 r  u_piezo/divider_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    44.943    u_piezo/divider_reg[16]_i_8_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.060 r  u_piezo/divider_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.060    u_piezo/divider_reg[16]_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.177 r  u_piezo/divider_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.177    u_piezo/divider_reg[16]_i_2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    45.458 r  u_piezo/divider_reg[16]_i_1/CO[0]
                         net (fo=37, routed)          0.655    46.113    u_piezo/divider10_in[16]
    SLICE_X12Y78         LUT2 (Prop_lut2_I1_O)        0.367    46.480 r  u_piezo/divider[15]_i_32/O
                         net (fo=1, routed)           0.000    46.480    u_piezo/divider[15]_i_32_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.013 r  u_piezo/divider_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.013    u_piezo/divider_reg[15]_i_24_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.130 r  u_piezo/divider_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.130    u_piezo/divider_reg[15]_i_19_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.247 r  u_piezo/divider_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.247    u_piezo/divider_reg[15]_i_14_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.364 r  u_piezo/divider_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.364    u_piezo/divider_reg[15]_i_9_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.481 r  u_piezo/divider_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.481    u_piezo/divider_reg[15]_i_4_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.598 r  u_piezo/divider_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.598    u_piezo/divider_reg[15]_i_2_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    47.777 r  u_piezo/divider_reg[15]_i_1/CO[1]
                         net (fo=38, routed)          0.597    48.373    u_piezo/divider10_in[15]
    SLICE_X12Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    49.176 r  u_piezo/divider_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.176    u_piezo/divider_reg[14]_i_25_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.293 r  u_piezo/divider_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.293    u_piezo/divider_reg[14]_i_20_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.410 r  u_piezo/divider_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.410    u_piezo/divider_reg[14]_i_15_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.527 r  u_piezo/divider_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.527    u_piezo/divider_reg[14]_i_10_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.644 r  u_piezo/divider_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.644    u_piezo/divider_reg[14]_i_5_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.761 r  u_piezo/divider_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.761    u_piezo/divider_reg[14]_i_2_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    50.013 r  u_piezo/divider_reg[14]_i_1/CO[2]
                         net (fo=40, routed)          0.678    50.692    u_piezo/divider10_in[14]
    SLICE_X13Y93         LUT4 (Prop_lut4_I2_O)        0.310    51.002 r  u_piezo/divider[13]_i_24/O
                         net (fo=1, routed)           0.000    51.002    u_piezo/divider[13]_i_24_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.552 r  u_piezo/divider_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.552    u_piezo/divider_reg[13]_i_16_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.666 r  u_piezo/divider_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    51.666    u_piezo/divider_reg[13]_i_11_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.780 r  u_piezo/divider_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    51.780    u_piezo/divider_reg[13]_i_6_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.894 r  u_piezo/divider_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.894    u_piezo/divider_reg[13]_i_2_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.008 r  u_piezo/divider_reg[13]_i_1/CO[3]
                         net (fo=42, routed)          0.979    52.987    u_piezo/divider10_in[13]
    SLICE_X12Y96         LUT2 (Prop_lut2_I0_O)        0.124    53.111 r  u_piezo/divider[12]_i_35/O
                         net (fo=1, routed)           0.000    53.111    u_piezo/divider[12]_i_35_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.644 r  u_piezo/divider_reg[12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.644    u_piezo/divider_reg[12]_i_28_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.761 r  u_piezo/divider_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.761    u_piezo/divider_reg[12]_i_23_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.878 r  u_piezo/divider_reg[12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.878    u_piezo/divider_reg[12]_i_18_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.995 r  u_piezo/divider_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.001    53.995    u_piezo/divider_reg[12]_i_13_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.112 r  u_piezo/divider_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    54.112    u_piezo/divider_reg[12]_i_8_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.229 r  u_piezo/divider_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    54.229    u_piezo/divider_reg[12]_i_3_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.346 r  u_piezo/divider_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.346    u_piezo/divider_reg[12]_i_2_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    54.627 r  u_piezo/divider_reg[12]_i_1/CO[0]
                         net (fo=44, routed)          0.697    55.324    u_piezo/divider10_in[12]
    SLICE_X13Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    56.147 r  u_piezo/divider_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.147    u_piezo/divider_reg[11]_i_29_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.261 r  u_piezo/divider_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.261    u_piezo/divider_reg[11]_i_24_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.375 r  u_piezo/divider_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.375    u_piezo/divider_reg[11]_i_19_n_0
    SLICE_X13Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.489 r  u_piezo/divider_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    56.489    u_piezo/divider_reg[11]_i_14_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.603 r  u_piezo/divider_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.603    u_piezo/divider_reg[11]_i_9_n_0
    SLICE_X13Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.717 r  u_piezo/divider_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.717    u_piezo/divider_reg[11]_i_4_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.831 r  u_piezo/divider_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.831    u_piezo/divider_reg[11]_i_2_n_0
    SLICE_X13Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    57.009 r  u_piezo/divider_reg[11]_i_1/CO[1]
                         net (fo=47, routed)          0.727    57.736    u_piezo/divider10_in[11]
    SLICE_X13Y109        LUT2 (Prop_lut2_I1_O)        0.329    58.065 r  u_piezo/divider[10]_i_38/O
                         net (fo=1, routed)           0.000    58.065    u_piezo/divider[10]_i_38_n_0
    SLICE_X13Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.615 r  u_piezo/divider_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    58.615    u_piezo/divider_reg[10]_i_30_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.729 r  u_piezo/divider_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.729    u_piezo/divider_reg[10]_i_25_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.843 r  u_piezo/divider_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.843    u_piezo/divider_reg[10]_i_20_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.957 r  u_piezo/divider_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.957    u_piezo/divider_reg[10]_i_15_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.071 r  u_piezo/divider_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.071    u_piezo/divider_reg[10]_i_10_n_0
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.185 r  u_piezo/divider_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.185    u_piezo/divider_reg[10]_i_5_n_0
    SLICE_X13Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.299 r  u_piezo/divider_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.299    u_piezo/divider_reg[10]_i_2_n_0
    SLICE_X13Y116        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    59.549 r  u_piezo/divider_reg[10]_i_1/CO[2]
                         net (fo=49, routed)          0.601    60.151    u_piezo/divider10_in[10]
    SLICE_X12Y116        LUT2 (Prop_lut2_I1_O)        0.313    60.464 r  u_piezo/divider[9]_i_39/O
                         net (fo=1, routed)           0.000    60.464    u_piezo/divider[9]_i_39_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.997 r  u_piezo/divider_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.997    u_piezo/divider_reg[9]_i_31_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.114 r  u_piezo/divider_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.114    u_piezo/divider_reg[9]_i_26_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.231 r  u_piezo/divider_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.231    u_piezo/divider_reg[9]_i_21_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.348 r  u_piezo/divider_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    61.348    u_piezo/divider_reg[9]_i_16_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.465 r  u_piezo/divider_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    61.465    u_piezo/divider_reg[9]_i_11_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.582 r  u_piezo/divider_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    61.582    u_piezo/divider_reg[9]_i_6_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.699 r  u_piezo/divider_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.699    u_piezo/divider_reg[9]_i_2_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.816 r  u_piezo/divider_reg[9]_i_1/CO[3]
                         net (fo=51, routed)          1.003    62.818    u_piezo/divider10_in[9]
    SLICE_X13Y121        LUT2 (Prop_lut2_I1_O)        0.124    62.942 r  u_piezo/divider[8]_i_41/O
                         net (fo=1, routed)           0.000    62.942    u_piezo/divider[8]_i_41_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.492 r  u_piezo/divider_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    63.492    u_piezo/divider_reg[8]_i_33_n_0
    SLICE_X13Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.606 r  u_piezo/divider_reg[8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    63.606    u_piezo/divider_reg[8]_i_28_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.720 r  u_piezo/divider_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.720    u_piezo/divider_reg[8]_i_23_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.834 r  u_piezo/divider_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.009    63.843    u_piezo/divider_reg[8]_i_18_n_0
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.957 r  u_piezo/divider_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    63.957    u_piezo/divider_reg[8]_i_13_n_0
    SLICE_X13Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.071 r  u_piezo/divider_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    64.071    u_piezo/divider_reg[8]_i_8_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.185 r  u_piezo/divider_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.185    u_piezo/divider_reg[8]_i_3_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.299 r  u_piezo/divider_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.299    u_piezo/divider_reg[8]_i_2_n_0
    SLICE_X13Y129        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    64.592 r  u_piezo/divider_reg[8]_i_1/CO[0]
                         net (fo=53, routed)          0.528    65.121    u_piezo/divider10_in[8]
    SLICE_X15Y129        LUT2 (Prop_lut2_I1_O)        0.373    65.494 r  u_piezo/divider[7]_i_42/O
                         net (fo=1, routed)           0.000    65.494    u_piezo/divider[7]_i_42_n_0
    SLICE_X15Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.044 r  u_piezo/divider_reg[7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.044    u_piezo/divider_reg[7]_i_34_n_0
    SLICE_X15Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.158 r  u_piezo/divider_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.158    u_piezo/divider_reg[7]_i_29_n_0
    SLICE_X15Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.272 r  u_piezo/divider_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.272    u_piezo/divider_reg[7]_i_24_n_0
    SLICE_X15Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.386 r  u_piezo/divider_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    66.386    u_piezo/divider_reg[7]_i_19_n_0
    SLICE_X15Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.500 r  u_piezo/divider_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    66.500    u_piezo/divider_reg[7]_i_14_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.614 r  u_piezo/divider_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    66.614    u_piezo/divider_reg[7]_i_9_n_0
    SLICE_X15Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.728 r  u_piezo/divider_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    66.728    u_piezo/divider_reg[7]_i_4_n_0
    SLICE_X15Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.842 r  u_piezo/divider_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.842    u_piezo/divider_reg[7]_i_2_n_0
    SLICE_X15Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    67.135 r  u_piezo/divider_reg[7]_i_1/CO[0]
                         net (fo=52, routed)          0.523    67.658    u_piezo/divider10_in[7]
    SLICE_X14Y137        LUT2 (Prop_lut2_I0_O)        0.373    68.031 r  u_piezo/divider[6]_i_41/O
                         net (fo=1, routed)           0.000    68.031    u_piezo/divider[6]_i_41_n_0
    SLICE_X14Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.564 r  u_piezo/divider_reg[6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    68.564    u_piezo/divider_reg[6]_i_34_n_0
    SLICE_X14Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.681 r  u_piezo/divider_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    68.681    u_piezo/divider_reg[6]_i_29_n_0
    SLICE_X14Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.798 r  u_piezo/divider_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    68.798    u_piezo/divider_reg[6]_i_24_n_0
    SLICE_X14Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.915 r  u_piezo/divider_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.915    u_piezo/divider_reg[6]_i_19_n_0
    SLICE_X14Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.032 r  u_piezo/divider_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    69.032    u_piezo/divider_reg[6]_i_14_n_0
    SLICE_X14Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.149 r  u_piezo/divider_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    69.149    u_piezo/divider_reg[6]_i_9_n_0
    SLICE_X14Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.266 r  u_piezo/divider_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    69.266    u_piezo/divider_reg[6]_i_4_n_0
    SLICE_X14Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.383 r  u_piezo/divider_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.383    u_piezo/divider_reg[6]_i_2_n_0
    SLICE_X14Y145        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    69.664 r  u_piezo/divider_reg[6]_i_1/CO[0]
                         net (fo=53, routed)          0.838    70.502    u_piezo/divider10_in[6]
    SLICE_X13Y143        LUT2 (Prop_lut2_I1_O)        0.367    70.869 r  u_piezo/divider[5]_i_42/O
                         net (fo=1, routed)           0.000    70.869    u_piezo/divider[5]_i_42_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.419 r  u_piezo/divider_reg[5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    71.419    u_piezo/divider_reg[5]_i_34_n_0
    SLICE_X13Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.533 r  u_piezo/divider_reg[5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    71.533    u_piezo/divider_reg[5]_i_29_n_0
    SLICE_X13Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.647 r  u_piezo/divider_reg[5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.647    u_piezo/divider_reg[5]_i_24_n_0
    SLICE_X13Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.761 r  u_piezo/divider_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    71.761    u_piezo/divider_reg[5]_i_19_n_0
    SLICE_X13Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.875 r  u_piezo/divider_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    71.875    u_piezo/divider_reg[5]_i_14_n_0
    SLICE_X13Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.989 r  u_piezo/divider_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    71.989    u_piezo/divider_reg[5]_i_9_n_0
    SLICE_X13Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.103 r  u_piezo/divider_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.001    72.103    u_piezo/divider_reg[5]_i_4_n_0
    SLICE_X13Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.217 r  u_piezo/divider_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.217    u_piezo/divider_reg[5]_i_2_n_0
    SLICE_X13Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    72.510 r  u_piezo/divider_reg[5]_i_1/CO[0]
                         net (fo=53, routed)          0.527    73.037    u_piezo/divider10_in[5]
    SLICE_X13Y152        LUT2 (Prop_lut2_I1_O)        0.373    73.410 r  u_piezo/divider[4]_i_42/O
                         net (fo=1, routed)           0.000    73.410    u_piezo/divider[4]_i_42_n_0
    SLICE_X13Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.960 r  u_piezo/divider_reg[4]_i_34/CO[3]
                         net (fo=1, routed)           0.000    73.960    u_piezo/divider_reg[4]_i_34_n_0
    SLICE_X13Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.074 r  u_piezo/divider_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    74.074    u_piezo/divider_reg[4]_i_29_n_0
    SLICE_X13Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.188 r  u_piezo/divider_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    74.188    u_piezo/divider_reg[4]_i_24_n_0
    SLICE_X13Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.302 r  u_piezo/divider_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    74.302    u_piezo/divider_reg[4]_i_19_n_0
    SLICE_X13Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.416 r  u_piezo/divider_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    74.416    u_piezo/divider_reg[4]_i_14_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.530 r  u_piezo/divider_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    74.530    u_piezo/divider_reg[4]_i_9_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.644 r  u_piezo/divider_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    74.644    u_piezo/divider_reg[4]_i_4_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.758 r  u_piezo/divider_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    74.758    u_piezo/divider_reg[4]_i_2_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    75.051 r  u_piezo/divider_reg[4]_i_1/CO[0]
                         net (fo=53, routed)          0.539    75.590    u_piezo/divider10_in[4]
    SLICE_X12Y160        LUT2 (Prop_lut2_I1_O)        0.373    75.963 r  u_piezo/divider[3]_i_42/O
                         net (fo=1, routed)           0.000    75.963    u_piezo/divider[3]_i_42_n_0
    SLICE_X12Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.496 r  u_piezo/divider_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    76.496    u_piezo/divider_reg[3]_i_34_n_0
    SLICE_X12Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.613 r  u_piezo/divider_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.613    u_piezo/divider_reg[3]_i_29_n_0
    SLICE_X12Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.730 r  u_piezo/divider_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.730    u_piezo/divider_reg[3]_i_24_n_0
    SLICE_X12Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.847 r  u_piezo/divider_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.847    u_piezo/divider_reg[3]_i_19_n_0
    SLICE_X12Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.964 r  u_piezo/divider_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.964    u_piezo/divider_reg[3]_i_14_n_0
    SLICE_X12Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.081 r  u_piezo/divider_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    77.081    u_piezo/divider_reg[3]_i_9_n_0
    SLICE_X12Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.198 r  u_piezo/divider_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    77.198    u_piezo/divider_reg[3]_i_4_n_0
    SLICE_X12Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.315 r  u_piezo/divider_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.315    u_piezo/divider_reg[3]_i_2_n_0
    SLICE_X12Y168        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    77.596 r  u_piezo/divider_reg[3]_i_1/CO[0]
                         net (fo=53, routed)          0.741    78.337    u_piezo/divider10_in[3]
    SLICE_X13Y168        LUT2 (Prop_lut2_I1_O)        0.367    78.704 r  u_piezo/divider[2]_i_42/O
                         net (fo=1, routed)           0.000    78.704    u_piezo/divider[2]_i_42_n_0
    SLICE_X13Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.254 r  u_piezo/divider_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.254    u_piezo/divider_reg[2]_i_34_n_0
    SLICE_X13Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.368 r  u_piezo/divider_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.368    u_piezo/divider_reg[2]_i_29_n_0
    SLICE_X13Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.482 r  u_piezo/divider_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    79.482    u_piezo/divider_reg[2]_i_24_n_0
    SLICE_X13Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.596 r  u_piezo/divider_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.596    u_piezo/divider_reg[2]_i_19_n_0
    SLICE_X13Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.710 r  u_piezo/divider_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.710    u_piezo/divider_reg[2]_i_14_n_0
    SLICE_X13Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.824 r  u_piezo/divider_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.824    u_piezo/divider_reg[2]_i_9_n_0
    SLICE_X13Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.938 r  u_piezo/divider_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.009    79.947    u_piezo/divider_reg[2]_i_4_n_0
    SLICE_X13Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.061 r  u_piezo/divider_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    80.061    u_piezo/divider_reg[2]_i_2_n_0
    SLICE_X13Y176        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    80.354 r  u_piezo/divider_reg[2]_i_1/CO[0]
                         net (fo=53, routed)          0.674    81.028    u_piezo/divider10_in[2]
    SLICE_X14Y176        LUT2 (Prop_lut2_I1_O)        0.373    81.401 r  u_piezo/divider[1]_i_42/O
                         net (fo=1, routed)           0.000    81.401    u_piezo/divider[1]_i_42_n_0
    SLICE_X14Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.934 r  u_piezo/divider_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    81.934    u_piezo/divider_reg[1]_i_34_n_0
    SLICE_X14Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.051 r  u_piezo/divider_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    82.051    u_piezo/divider_reg[1]_i_29_n_0
    SLICE_X14Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.168 r  u_piezo/divider_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    82.168    u_piezo/divider_reg[1]_i_24_n_0
    SLICE_X14Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.285 r  u_piezo/divider_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.285    u_piezo/divider_reg[1]_i_19_n_0
    SLICE_X14Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.402 r  u_piezo/divider_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    82.402    u_piezo/divider_reg[1]_i_14_n_0
    SLICE_X14Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.519 r  u_piezo/divider_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    82.519    u_piezo/divider_reg[1]_i_9_n_0
    SLICE_X14Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.636 r  u_piezo/divider_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    82.636    u_piezo/divider_reg[1]_i_4_n_0
    SLICE_X14Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.753 r  u_piezo/divider_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    82.753    u_piezo/divider_reg[1]_i_2_n_0
    SLICE_X14Y184        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    83.034 r  u_piezo/divider_reg[1]_i_1/CO[0]
                         net (fo=53, routed)          0.852    83.886    u_piezo/divider10_in[1]
    SLICE_X13Y182        LUT2 (Prop_lut2_I1_O)        0.367    84.253 r  u_piezo/divider[0]_i_41/O
                         net (fo=1, routed)           0.000    84.253    u_piezo/divider[0]_i_41_n_0
    SLICE_X13Y182        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    84.785 r  u_piezo/divider_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    84.785    u_piezo/divider_reg[0]_i_32_n_0
    SLICE_X13Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.899 r  u_piezo/divider_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    84.899    u_piezo/divider_reg[0]_i_27_n_0
    SLICE_X13Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.013 r  u_piezo/divider_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.013    u_piezo/divider_reg[0]_i_22_n_0
    SLICE_X13Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.127 r  u_piezo/divider_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    85.127    u_piezo/divider_reg[0]_i_17_n_0
    SLICE_X13Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.241 r  u_piezo/divider_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    85.241    u_piezo/divider_reg[0]_i_12_n_0
    SLICE_X13Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.355 r  u_piezo/divider_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    85.355    u_piezo/divider_reg[0]_i_7_n_0
    SLICE_X13Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.469 r  u_piezo/divider_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    85.469    u_piezo/divider_reg[0]_i_2_n_0
    SLICE_X13Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.583 r  u_piezo/divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    85.583    u_piezo/divider10_in[0]
    SLICE_X13Y189        FDCE                                         r  u_piezo/divider_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    B6                                                0.000    20.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.429    21.429 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.196    23.625    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.716 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.677    25.393    u_piezo/clk_50mhz_IBUF_BUFG
    SLICE_X13Y189        FDCE                                         r  u_piezo/divider_reg[0]/C
                         clock pessimism              0.195    25.588    
                         clock uncertainty           -0.035    25.553    
    SLICE_X13Y189        FDCE (Setup_fdce_C_D)       -0.198    25.355    u_piezo/divider_reg[0]
  -------------------------------------------------------------------
                         required time                         25.355    
                         arrival time                         -85.583    
  -------------------------------------------------------------------
                         slack                                -60.228    

Slack (VIOLATED) :        -57.419ns  (required time - arrival time)
  Source:                 u_engine/rpm_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_piezo/divider_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        77.318ns  (logic 52.203ns (67.517%)  route 25.115ns (32.483%))
  Logic Levels:           222  (CARRY4=191 DSP48E1=1 LUT2=22 LUT3=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 25.389 - 20.000 ) 
    Source Clock Delay      (SCD):    5.717ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.805     5.717    u_engine/clk_50mhz_IBUF_BUFG
    SLICE_X11Y31         FDCE                                         r  u_engine/rpm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456     6.173 r  u_engine/rpm_reg[6]/Q
                         net (fo=14, routed)          0.601     6.774    u_piezo/freq4_3[6]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[6]_P[8])
                                                      3.841    10.615 r  u_piezo/freq4/P[8]
                         net (fo=14, routed)          0.851    11.465    u_piezo/freq4_n_97
    SLICE_X10Y31         LUT3 (Prop_lut3_I1_O)        0.124    11.589 f  u_piezo/divider[25]_i_245/O
                         net (fo=3, routed)           0.758    12.347    u_piezo/divider[25]_i_245_n_0
    SLICE_X12Y31         LUT5 (Prop_lut5_I3_O)        0.124    12.471 r  u_piezo/divider[25]_i_208/O
                         net (fo=2, routed)           0.492    12.963    u_piezo/divider[25]_i_208_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.470 r  u_piezo/divider_reg[25]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_piezo/divider_reg[25]_i_167_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_piezo/divider_reg[25]_i_127/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_piezo/divider_reg[25]_i_127_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_piezo/divider_reg[25]_i_89/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_piezo/divider_reg[25]_i_89_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.011 f  u_piezo/divider_reg[25]_i_61/O[3]
                         net (fo=17, routed)          0.675    14.687    u_piezo_n_1
    SLICE_X14Y35         LUT3 (Prop_lut3_I1_O)        0.306    14.993 r  divider[25]_i_229/O
                         net (fo=1, routed)           0.746    15.739    divider[25]_i_229_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.265 r  divider_reg[25]_i_196/CO[3]
                         net (fo=1, routed)           0.000    16.265    divider_reg[25]_i_196_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.599 r  divider_reg[25]_i_160/O[1]
                         net (fo=3, routed)           0.531    17.130    divider_reg[25]_i_160_n_6
    SLICE_X16Y35         LUT3 (Prop_lut3_I1_O)        0.303    17.433 r  divider[25]_i_120/O
                         net (fo=1, routed)           0.344    17.777    divider[25]_i_120_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    18.327 r  divider_reg[25]_i_78/CO[3]
                         net (fo=1, routed)           0.000    18.327    divider_reg[25]_i_78_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.546 r  divider_reg[25]_i_57/O[0]
                         net (fo=3, routed)           0.767    19.313    u_piezo/divider_reg[25]_i_20_0[0]
    SLICE_X11Y36         LUT4 (Prop_lut4_I1_O)        0.295    19.608 r  u_piezo/divider[25]_i_76/O
                         net (fo=1, routed)           0.000    19.608    u_piezo/divider[25]_i_76_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    20.178 r  u_piezo/divider_reg[25]_i_56/CO[2]
                         net (fo=18, routed)          0.584    20.763    u_piezo/divider_reg[25]_i_56_n_1
    SLICE_X10Y36         LUT5 (Prop_lut5_I1_O)        0.313    21.076 r  u_piezo/divider[25]_i_65/O
                         net (fo=1, routed)           0.000    21.076    u_piezo/divider[25]_i_65_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.609 r  u_piezo/divider_reg[25]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.609    u_piezo/divider_reg[25]_i_44_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.726 r  u_piezo/divider_reg[25]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.726    u_piezo/divider_reg[25]_i_29_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.945 r  u_piezo/divider_reg[25]_i_19/O[0]
                         net (fo=28, routed)          0.801    22.746    u_piezo/freq[10]
    SLICE_X9Y41          LUT2 (Prop_lut2_I0_O)        0.295    23.041 r  u_piezo/divider[25]_i_33/O
                         net (fo=1, routed)           0.000    23.041    u_piezo/divider[25]_i_33_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    23.611 r  u_piezo/divider_reg[25]_i_18/CO[2]
                         net (fo=330, routed)         0.689    24.299    u_piezo/freq1
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.313    24.612 r  u_piezo/divider[25]_i_40/O
                         net (fo=1, routed)           0.190    24.802    u_piezo/divider[25]_i_40_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.322 r  u_piezo/divider_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.322    u_piezo/divider_reg[25]_i_20_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.439 r  u_piezo/divider_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.439    u_piezo/divider_reg[25]_i_9_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.556 r  u_piezo/divider_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.556    u_piezo/divider_reg[25]_i_2_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.673 r  u_piezo/divider_reg[25]_i_1/CO[3]
                         net (fo=18, routed)          0.841    26.514    u_piezo/divider10_in[25]
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    26.638 r  u_piezo/divider[24]_i_20/O
                         net (fo=1, routed)           0.000    26.638    u_piezo/divider[24]_i_20_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.188 r  u_piezo/divider_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.188    u_piezo/divider_reg[24]_i_13_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.302 r  u_piezo/divider_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.302    u_piezo/divider_reg[24]_i_8_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.416 r  u_piezo/divider_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.416    u_piezo/divider_reg[24]_i_3_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.530 r  u_piezo/divider_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.530    u_piezo/divider_reg[24]_i_2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    27.823 r  u_piezo/divider_reg[24]_i_1/CO[0]
                         net (fo=21, routed)          0.841    28.664    u_piezo/divider10_in[24]
    SLICE_X12Y45         LUT2 (Prop_lut2_I1_O)        0.373    29.037 r  u_piezo/divider[23]_i_22/O
                         net (fo=1, routed)           0.000    29.037    u_piezo/divider[23]_i_22_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.570 r  u_piezo/divider_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.570    u_piezo/divider_reg[23]_i_14_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.687 r  u_piezo/divider_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.687    u_piezo/divider_reg[23]_i_9_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.804 r  u_piezo/divider_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.804    u_piezo/divider_reg[23]_i_4_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.921 r  u_piezo/divider_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.921    u_piezo/divider_reg[23]_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    30.100 r  u_piezo/divider_reg[23]_i_1/CO[1]
                         net (fo=22, routed)          0.632    30.732    u_piezo/divider10_in[23]
    SLICE_X12Y50         LUT2 (Prop_lut2_I0_O)        0.332    31.064 r  u_piezo/divider[22]_i_22/O
                         net (fo=1, routed)           0.000    31.064    u_piezo/divider[22]_i_22_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.597 r  u_piezo/divider_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.597    u_piezo/divider_reg[22]_i_15_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.714 r  u_piezo/divider_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.714    u_piezo/divider_reg[22]_i_10_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.831 r  u_piezo/divider_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.831    u_piezo/divider_reg[22]_i_5_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.948 r  u_piezo/divider_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.948    u_piezo/divider_reg[22]_i_2_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    32.200 r  u_piezo/divider_reg[22]_i_1/CO[2]
                         net (fo=24, routed)          0.723    32.922    u_piezo/divider10_in[22]
    SLICE_X11Y52         LUT2 (Prop_lut2_I0_O)        0.310    33.232 r  u_piezo/divider[21]_i_23/O
                         net (fo=1, routed)           0.000    33.232    u_piezo/divider[21]_i_23_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.782 r  u_piezo/divider_reg[21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.782    u_piezo/divider_reg[21]_i_16_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.896 r  u_piezo/divider_reg[21]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.896    u_piezo/divider_reg[21]_i_11_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.010 r  u_piezo/divider_reg[21]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.010    u_piezo/divider_reg[21]_i_6_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.124 r  u_piezo/divider_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.124    u_piezo/divider_reg[21]_i_2_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.238 r  u_piezo/divider_reg[21]_i_1/CO[3]
                         net (fo=26, routed)          0.961    35.199    u_piezo/divider10_in[21]
    SLICE_X10Y55         LUT2 (Prop_lut2_I0_O)        0.124    35.323 r  u_piezo/divider[20]_i_25/O
                         net (fo=1, routed)           0.000    35.323    u_piezo/divider[20]_i_25_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.856 r  u_piezo/divider_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.856    u_piezo/divider_reg[20]_i_18_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.973 r  u_piezo/divider_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.973    u_piezo/divider_reg[20]_i_13_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.090 r  u_piezo/divider_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    36.090    u_piezo/divider_reg[20]_i_8_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.207 r  u_piezo/divider_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.207    u_piezo/divider_reg[20]_i_3_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.324 r  u_piezo/divider_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.324    u_piezo/divider_reg[20]_i_2_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    36.605 r  u_piezo/divider_reg[20]_i_1/CO[0]
                         net (fo=28, routed)          0.587    37.192    u_piezo/divider10_in[20]
    SLICE_X12Y59         LUT2 (Prop_lut2_I0_O)        0.367    37.559 r  u_piezo/divider[19]_i_26/O
                         net (fo=1, routed)           0.000    37.559    u_piezo/divider[19]_i_26_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.092 r  u_piezo/divider_reg[19]_i_19/CO[3]
                         net (fo=1, routed)           0.000    38.092    u_piezo/divider_reg[19]_i_19_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.209 r  u_piezo/divider_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.209    u_piezo/divider_reg[19]_i_14_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.326 r  u_piezo/divider_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.326    u_piezo/divider_reg[19]_i_9_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.443 r  u_piezo/divider_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.443    u_piezo/divider_reg[19]_i_4_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.560 r  u_piezo/divider_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.560    u_piezo/divider_reg[19]_i_2_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    38.739 r  u_piezo/divider_reg[19]_i_1/CO[1]
                         net (fo=30, routed)          0.529    39.269    u_piezo/divider10_in[19]
    SLICE_X13Y64         LUT2 (Prop_lut2_I0_O)        0.332    39.601 r  u_piezo/divider[18]_i_27/O
                         net (fo=1, routed)           0.000    39.601    u_piezo/divider[18]_i_27_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.151 r  u_piezo/divider_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.151    u_piezo/divider_reg[18]_i_20_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.265 r  u_piezo/divider_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.265    u_piezo/divider_reg[18]_i_15_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  u_piezo/divider_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.379    u_piezo/divider_reg[18]_i_10_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  u_piezo/divider_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.493    u_piezo/divider_reg[18]_i_5_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.607 r  u_piezo/divider_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.607    u_piezo/divider_reg[18]_i_2_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    40.857 r  u_piezo/divider_reg[18]_i_1/CO[2]
                         net (fo=33, routed)          0.675    41.532    u_piezo/divider10_in[18]
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.313    41.845 r  u_piezo/divider[17]_i_29/O
                         net (fo=1, routed)           0.000    41.845    u_piezo/divider[17]_i_29_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.395 r  u_piezo/divider_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    42.395    u_piezo/divider_reg[17]_i_21_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.509 r  u_piezo/divider_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.509    u_piezo/divider_reg[17]_i_16_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.623 r  u_piezo/divider_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.623    u_piezo/divider_reg[17]_i_11_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.737 r  u_piezo/divider_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    42.737    u_piezo/divider_reg[17]_i_6_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.851 r  u_piezo/divider_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.851    u_piezo/divider_reg[17]_i_2_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.965 r  u_piezo/divider_reg[17]_i_1/CO[3]
                         net (fo=34, routed)          0.961    43.926    u_piezo/divider10_in[17]
    SLICE_X10Y72         LUT2 (Prop_lut2_I0_O)        0.124    44.050 r  u_piezo/divider[16]_i_30/O
                         net (fo=1, routed)           0.000    44.050    u_piezo/divider[16]_i_30_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.583 r  u_piezo/divider_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.583    u_piezo/divider_reg[16]_i_23_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.700 r  u_piezo/divider_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    44.700    u_piezo/divider_reg[16]_i_18_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.817 r  u_piezo/divider_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    44.826    u_piezo/divider_reg[16]_i_13_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.943 r  u_piezo/divider_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    44.943    u_piezo/divider_reg[16]_i_8_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.060 r  u_piezo/divider_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.060    u_piezo/divider_reg[16]_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.177 r  u_piezo/divider_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.177    u_piezo/divider_reg[16]_i_2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    45.458 r  u_piezo/divider_reg[16]_i_1/CO[0]
                         net (fo=37, routed)          0.655    46.113    u_piezo/divider10_in[16]
    SLICE_X12Y78         LUT2 (Prop_lut2_I1_O)        0.367    46.480 r  u_piezo/divider[15]_i_32/O
                         net (fo=1, routed)           0.000    46.480    u_piezo/divider[15]_i_32_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.013 r  u_piezo/divider_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.013    u_piezo/divider_reg[15]_i_24_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.130 r  u_piezo/divider_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.130    u_piezo/divider_reg[15]_i_19_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.247 r  u_piezo/divider_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.247    u_piezo/divider_reg[15]_i_14_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.364 r  u_piezo/divider_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.364    u_piezo/divider_reg[15]_i_9_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.481 r  u_piezo/divider_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.481    u_piezo/divider_reg[15]_i_4_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.598 r  u_piezo/divider_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.598    u_piezo/divider_reg[15]_i_2_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    47.777 r  u_piezo/divider_reg[15]_i_1/CO[1]
                         net (fo=38, routed)          0.597    48.373    u_piezo/divider10_in[15]
    SLICE_X12Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    49.176 r  u_piezo/divider_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.176    u_piezo/divider_reg[14]_i_25_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.293 r  u_piezo/divider_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.293    u_piezo/divider_reg[14]_i_20_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.410 r  u_piezo/divider_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.410    u_piezo/divider_reg[14]_i_15_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.527 r  u_piezo/divider_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.527    u_piezo/divider_reg[14]_i_10_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.644 r  u_piezo/divider_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.644    u_piezo/divider_reg[14]_i_5_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.761 r  u_piezo/divider_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.761    u_piezo/divider_reg[14]_i_2_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    50.013 r  u_piezo/divider_reg[14]_i_1/CO[2]
                         net (fo=40, routed)          0.678    50.692    u_piezo/divider10_in[14]
    SLICE_X13Y93         LUT4 (Prop_lut4_I2_O)        0.310    51.002 r  u_piezo/divider[13]_i_24/O
                         net (fo=1, routed)           0.000    51.002    u_piezo/divider[13]_i_24_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.552 r  u_piezo/divider_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.552    u_piezo/divider_reg[13]_i_16_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.666 r  u_piezo/divider_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    51.666    u_piezo/divider_reg[13]_i_11_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.780 r  u_piezo/divider_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    51.780    u_piezo/divider_reg[13]_i_6_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.894 r  u_piezo/divider_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.894    u_piezo/divider_reg[13]_i_2_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.008 r  u_piezo/divider_reg[13]_i_1/CO[3]
                         net (fo=42, routed)          0.979    52.987    u_piezo/divider10_in[13]
    SLICE_X12Y96         LUT2 (Prop_lut2_I0_O)        0.124    53.111 r  u_piezo/divider[12]_i_35/O
                         net (fo=1, routed)           0.000    53.111    u_piezo/divider[12]_i_35_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.644 r  u_piezo/divider_reg[12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.644    u_piezo/divider_reg[12]_i_28_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.761 r  u_piezo/divider_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.761    u_piezo/divider_reg[12]_i_23_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.878 r  u_piezo/divider_reg[12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.878    u_piezo/divider_reg[12]_i_18_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.995 r  u_piezo/divider_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.001    53.995    u_piezo/divider_reg[12]_i_13_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.112 r  u_piezo/divider_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    54.112    u_piezo/divider_reg[12]_i_8_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.229 r  u_piezo/divider_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    54.229    u_piezo/divider_reg[12]_i_3_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.346 r  u_piezo/divider_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.346    u_piezo/divider_reg[12]_i_2_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    54.627 r  u_piezo/divider_reg[12]_i_1/CO[0]
                         net (fo=44, routed)          0.697    55.324    u_piezo/divider10_in[12]
    SLICE_X13Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    56.147 r  u_piezo/divider_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.147    u_piezo/divider_reg[11]_i_29_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.261 r  u_piezo/divider_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.261    u_piezo/divider_reg[11]_i_24_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.375 r  u_piezo/divider_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.375    u_piezo/divider_reg[11]_i_19_n_0
    SLICE_X13Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.489 r  u_piezo/divider_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    56.489    u_piezo/divider_reg[11]_i_14_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.603 r  u_piezo/divider_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.603    u_piezo/divider_reg[11]_i_9_n_0
    SLICE_X13Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.717 r  u_piezo/divider_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.717    u_piezo/divider_reg[11]_i_4_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.831 r  u_piezo/divider_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.831    u_piezo/divider_reg[11]_i_2_n_0
    SLICE_X13Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    57.009 r  u_piezo/divider_reg[11]_i_1/CO[1]
                         net (fo=47, routed)          0.727    57.736    u_piezo/divider10_in[11]
    SLICE_X13Y109        LUT2 (Prop_lut2_I1_O)        0.329    58.065 r  u_piezo/divider[10]_i_38/O
                         net (fo=1, routed)           0.000    58.065    u_piezo/divider[10]_i_38_n_0
    SLICE_X13Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.615 r  u_piezo/divider_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    58.615    u_piezo/divider_reg[10]_i_30_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.729 r  u_piezo/divider_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.729    u_piezo/divider_reg[10]_i_25_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.843 r  u_piezo/divider_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.843    u_piezo/divider_reg[10]_i_20_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.957 r  u_piezo/divider_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.957    u_piezo/divider_reg[10]_i_15_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.071 r  u_piezo/divider_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.071    u_piezo/divider_reg[10]_i_10_n_0
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.185 r  u_piezo/divider_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.185    u_piezo/divider_reg[10]_i_5_n_0
    SLICE_X13Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.299 r  u_piezo/divider_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.299    u_piezo/divider_reg[10]_i_2_n_0
    SLICE_X13Y116        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    59.549 r  u_piezo/divider_reg[10]_i_1/CO[2]
                         net (fo=49, routed)          0.601    60.151    u_piezo/divider10_in[10]
    SLICE_X12Y116        LUT2 (Prop_lut2_I1_O)        0.313    60.464 r  u_piezo/divider[9]_i_39/O
                         net (fo=1, routed)           0.000    60.464    u_piezo/divider[9]_i_39_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.997 r  u_piezo/divider_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.997    u_piezo/divider_reg[9]_i_31_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.114 r  u_piezo/divider_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.114    u_piezo/divider_reg[9]_i_26_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.231 r  u_piezo/divider_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.231    u_piezo/divider_reg[9]_i_21_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.348 r  u_piezo/divider_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    61.348    u_piezo/divider_reg[9]_i_16_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.465 r  u_piezo/divider_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    61.465    u_piezo/divider_reg[9]_i_11_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.582 r  u_piezo/divider_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    61.582    u_piezo/divider_reg[9]_i_6_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.699 r  u_piezo/divider_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.699    u_piezo/divider_reg[9]_i_2_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.816 r  u_piezo/divider_reg[9]_i_1/CO[3]
                         net (fo=51, routed)          1.003    62.818    u_piezo/divider10_in[9]
    SLICE_X13Y121        LUT2 (Prop_lut2_I1_O)        0.124    62.942 r  u_piezo/divider[8]_i_41/O
                         net (fo=1, routed)           0.000    62.942    u_piezo/divider[8]_i_41_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.492 r  u_piezo/divider_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    63.492    u_piezo/divider_reg[8]_i_33_n_0
    SLICE_X13Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.606 r  u_piezo/divider_reg[8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    63.606    u_piezo/divider_reg[8]_i_28_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.720 r  u_piezo/divider_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.720    u_piezo/divider_reg[8]_i_23_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.834 r  u_piezo/divider_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.009    63.843    u_piezo/divider_reg[8]_i_18_n_0
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.957 r  u_piezo/divider_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    63.957    u_piezo/divider_reg[8]_i_13_n_0
    SLICE_X13Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.071 r  u_piezo/divider_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    64.071    u_piezo/divider_reg[8]_i_8_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.185 r  u_piezo/divider_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.185    u_piezo/divider_reg[8]_i_3_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.299 r  u_piezo/divider_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.299    u_piezo/divider_reg[8]_i_2_n_0
    SLICE_X13Y129        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    64.592 r  u_piezo/divider_reg[8]_i_1/CO[0]
                         net (fo=53, routed)          0.528    65.121    u_piezo/divider10_in[8]
    SLICE_X15Y129        LUT2 (Prop_lut2_I1_O)        0.373    65.494 r  u_piezo/divider[7]_i_42/O
                         net (fo=1, routed)           0.000    65.494    u_piezo/divider[7]_i_42_n_0
    SLICE_X15Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.044 r  u_piezo/divider_reg[7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.044    u_piezo/divider_reg[7]_i_34_n_0
    SLICE_X15Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.158 r  u_piezo/divider_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.158    u_piezo/divider_reg[7]_i_29_n_0
    SLICE_X15Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.272 r  u_piezo/divider_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.272    u_piezo/divider_reg[7]_i_24_n_0
    SLICE_X15Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.386 r  u_piezo/divider_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    66.386    u_piezo/divider_reg[7]_i_19_n_0
    SLICE_X15Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.500 r  u_piezo/divider_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    66.500    u_piezo/divider_reg[7]_i_14_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.614 r  u_piezo/divider_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    66.614    u_piezo/divider_reg[7]_i_9_n_0
    SLICE_X15Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.728 r  u_piezo/divider_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    66.728    u_piezo/divider_reg[7]_i_4_n_0
    SLICE_X15Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.842 r  u_piezo/divider_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.842    u_piezo/divider_reg[7]_i_2_n_0
    SLICE_X15Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    67.135 r  u_piezo/divider_reg[7]_i_1/CO[0]
                         net (fo=52, routed)          0.523    67.658    u_piezo/divider10_in[7]
    SLICE_X14Y137        LUT2 (Prop_lut2_I0_O)        0.373    68.031 r  u_piezo/divider[6]_i_41/O
                         net (fo=1, routed)           0.000    68.031    u_piezo/divider[6]_i_41_n_0
    SLICE_X14Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.564 r  u_piezo/divider_reg[6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    68.564    u_piezo/divider_reg[6]_i_34_n_0
    SLICE_X14Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.681 r  u_piezo/divider_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    68.681    u_piezo/divider_reg[6]_i_29_n_0
    SLICE_X14Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.798 r  u_piezo/divider_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    68.798    u_piezo/divider_reg[6]_i_24_n_0
    SLICE_X14Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.915 r  u_piezo/divider_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.915    u_piezo/divider_reg[6]_i_19_n_0
    SLICE_X14Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.032 r  u_piezo/divider_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    69.032    u_piezo/divider_reg[6]_i_14_n_0
    SLICE_X14Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.149 r  u_piezo/divider_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    69.149    u_piezo/divider_reg[6]_i_9_n_0
    SLICE_X14Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.266 r  u_piezo/divider_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    69.266    u_piezo/divider_reg[6]_i_4_n_0
    SLICE_X14Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.383 r  u_piezo/divider_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.383    u_piezo/divider_reg[6]_i_2_n_0
    SLICE_X14Y145        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    69.664 r  u_piezo/divider_reg[6]_i_1/CO[0]
                         net (fo=53, routed)          0.838    70.502    u_piezo/divider10_in[6]
    SLICE_X13Y143        LUT2 (Prop_lut2_I1_O)        0.367    70.869 r  u_piezo/divider[5]_i_42/O
                         net (fo=1, routed)           0.000    70.869    u_piezo/divider[5]_i_42_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.419 r  u_piezo/divider_reg[5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    71.419    u_piezo/divider_reg[5]_i_34_n_0
    SLICE_X13Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.533 r  u_piezo/divider_reg[5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    71.533    u_piezo/divider_reg[5]_i_29_n_0
    SLICE_X13Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.647 r  u_piezo/divider_reg[5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.647    u_piezo/divider_reg[5]_i_24_n_0
    SLICE_X13Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.761 r  u_piezo/divider_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    71.761    u_piezo/divider_reg[5]_i_19_n_0
    SLICE_X13Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.875 r  u_piezo/divider_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    71.875    u_piezo/divider_reg[5]_i_14_n_0
    SLICE_X13Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.989 r  u_piezo/divider_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    71.989    u_piezo/divider_reg[5]_i_9_n_0
    SLICE_X13Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.103 r  u_piezo/divider_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.001    72.103    u_piezo/divider_reg[5]_i_4_n_0
    SLICE_X13Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.217 r  u_piezo/divider_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.217    u_piezo/divider_reg[5]_i_2_n_0
    SLICE_X13Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    72.510 r  u_piezo/divider_reg[5]_i_1/CO[0]
                         net (fo=53, routed)          0.527    73.037    u_piezo/divider10_in[5]
    SLICE_X13Y152        LUT2 (Prop_lut2_I1_O)        0.373    73.410 r  u_piezo/divider[4]_i_42/O
                         net (fo=1, routed)           0.000    73.410    u_piezo/divider[4]_i_42_n_0
    SLICE_X13Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.960 r  u_piezo/divider_reg[4]_i_34/CO[3]
                         net (fo=1, routed)           0.000    73.960    u_piezo/divider_reg[4]_i_34_n_0
    SLICE_X13Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.074 r  u_piezo/divider_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    74.074    u_piezo/divider_reg[4]_i_29_n_0
    SLICE_X13Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.188 r  u_piezo/divider_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    74.188    u_piezo/divider_reg[4]_i_24_n_0
    SLICE_X13Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.302 r  u_piezo/divider_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    74.302    u_piezo/divider_reg[4]_i_19_n_0
    SLICE_X13Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.416 r  u_piezo/divider_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    74.416    u_piezo/divider_reg[4]_i_14_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.530 r  u_piezo/divider_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    74.530    u_piezo/divider_reg[4]_i_9_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.644 r  u_piezo/divider_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    74.644    u_piezo/divider_reg[4]_i_4_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.758 r  u_piezo/divider_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    74.758    u_piezo/divider_reg[4]_i_2_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    75.051 r  u_piezo/divider_reg[4]_i_1/CO[0]
                         net (fo=53, routed)          0.539    75.590    u_piezo/divider10_in[4]
    SLICE_X12Y160        LUT2 (Prop_lut2_I1_O)        0.373    75.963 r  u_piezo/divider[3]_i_42/O
                         net (fo=1, routed)           0.000    75.963    u_piezo/divider[3]_i_42_n_0
    SLICE_X12Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.496 r  u_piezo/divider_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    76.496    u_piezo/divider_reg[3]_i_34_n_0
    SLICE_X12Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.613 r  u_piezo/divider_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.613    u_piezo/divider_reg[3]_i_29_n_0
    SLICE_X12Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.730 r  u_piezo/divider_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.730    u_piezo/divider_reg[3]_i_24_n_0
    SLICE_X12Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.847 r  u_piezo/divider_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.847    u_piezo/divider_reg[3]_i_19_n_0
    SLICE_X12Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.964 r  u_piezo/divider_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.964    u_piezo/divider_reg[3]_i_14_n_0
    SLICE_X12Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.081 r  u_piezo/divider_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    77.081    u_piezo/divider_reg[3]_i_9_n_0
    SLICE_X12Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.198 r  u_piezo/divider_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    77.198    u_piezo/divider_reg[3]_i_4_n_0
    SLICE_X12Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.315 r  u_piezo/divider_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.315    u_piezo/divider_reg[3]_i_2_n_0
    SLICE_X12Y168        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    77.596 r  u_piezo/divider_reg[3]_i_1/CO[0]
                         net (fo=53, routed)          0.741    78.337    u_piezo/divider10_in[3]
    SLICE_X13Y168        LUT2 (Prop_lut2_I1_O)        0.367    78.704 r  u_piezo/divider[2]_i_42/O
                         net (fo=1, routed)           0.000    78.704    u_piezo/divider[2]_i_42_n_0
    SLICE_X13Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.254 r  u_piezo/divider_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.254    u_piezo/divider_reg[2]_i_34_n_0
    SLICE_X13Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.368 r  u_piezo/divider_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.368    u_piezo/divider_reg[2]_i_29_n_0
    SLICE_X13Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.482 r  u_piezo/divider_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    79.482    u_piezo/divider_reg[2]_i_24_n_0
    SLICE_X13Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.596 r  u_piezo/divider_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.596    u_piezo/divider_reg[2]_i_19_n_0
    SLICE_X13Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.710 r  u_piezo/divider_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.710    u_piezo/divider_reg[2]_i_14_n_0
    SLICE_X13Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.824 r  u_piezo/divider_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.824    u_piezo/divider_reg[2]_i_9_n_0
    SLICE_X13Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.938 r  u_piezo/divider_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.009    79.947    u_piezo/divider_reg[2]_i_4_n_0
    SLICE_X13Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.061 r  u_piezo/divider_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    80.061    u_piezo/divider_reg[2]_i_2_n_0
    SLICE_X13Y176        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    80.354 r  u_piezo/divider_reg[2]_i_1/CO[0]
                         net (fo=53, routed)          0.674    81.028    u_piezo/divider10_in[2]
    SLICE_X14Y176        LUT2 (Prop_lut2_I1_O)        0.373    81.401 r  u_piezo/divider[1]_i_42/O
                         net (fo=1, routed)           0.000    81.401    u_piezo/divider[1]_i_42_n_0
    SLICE_X14Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.934 r  u_piezo/divider_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    81.934    u_piezo/divider_reg[1]_i_34_n_0
    SLICE_X14Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.051 r  u_piezo/divider_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    82.051    u_piezo/divider_reg[1]_i_29_n_0
    SLICE_X14Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.168 r  u_piezo/divider_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    82.168    u_piezo/divider_reg[1]_i_24_n_0
    SLICE_X14Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.285 r  u_piezo/divider_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.285    u_piezo/divider_reg[1]_i_19_n_0
    SLICE_X14Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.402 r  u_piezo/divider_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    82.402    u_piezo/divider_reg[1]_i_14_n_0
    SLICE_X14Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.519 r  u_piezo/divider_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    82.519    u_piezo/divider_reg[1]_i_9_n_0
    SLICE_X14Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.636 r  u_piezo/divider_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    82.636    u_piezo/divider_reg[1]_i_4_n_0
    SLICE_X14Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.753 r  u_piezo/divider_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    82.753    u_piezo/divider_reg[1]_i_2_n_0
    SLICE_X14Y184        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    83.034 r  u_piezo/divider_reg[1]_i_1/CO[0]
                         net (fo=53, routed)          0.000    83.034    u_piezo/divider10_in[1]
    SLICE_X14Y184        FDCE                                         r  u_piezo/divider_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    B6                                                0.000    20.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.429    21.429 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.196    23.625    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.716 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.673    25.389    u_piezo/clk_50mhz_IBUF_BUFG
    SLICE_X14Y184        FDCE                                         r  u_piezo/divider_reg[1]/C
                         clock pessimism              0.195    25.584    
                         clock uncertainty           -0.035    25.549    
    SLICE_X14Y184        FDCE (Setup_fdce_C_D)        0.066    25.615    u_piezo/divider_reg[1]
  -------------------------------------------------------------------
                         required time                         25.615    
                         arrival time                         -83.034    
  -------------------------------------------------------------------
                         slack                                -57.419    

Slack (VIOLATED) :        -54.797ns  (required time - arrival time)
  Source:                 u_engine/rpm_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_piezo/divider_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        74.638ns  (logic 50.197ns (67.254%)  route 24.441ns (32.746%))
  Logic Levels:           212  (CARRY4=182 DSP48E1=1 LUT2=21 LUT3=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 25.380 - 20.000 ) 
    Source Clock Delay      (SCD):    5.717ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.805     5.717    u_engine/clk_50mhz_IBUF_BUFG
    SLICE_X11Y31         FDCE                                         r  u_engine/rpm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456     6.173 r  u_engine/rpm_reg[6]/Q
                         net (fo=14, routed)          0.601     6.774    u_piezo/freq4_3[6]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[6]_P[8])
                                                      3.841    10.615 r  u_piezo/freq4/P[8]
                         net (fo=14, routed)          0.851    11.465    u_piezo/freq4_n_97
    SLICE_X10Y31         LUT3 (Prop_lut3_I1_O)        0.124    11.589 f  u_piezo/divider[25]_i_245/O
                         net (fo=3, routed)           0.758    12.347    u_piezo/divider[25]_i_245_n_0
    SLICE_X12Y31         LUT5 (Prop_lut5_I3_O)        0.124    12.471 r  u_piezo/divider[25]_i_208/O
                         net (fo=2, routed)           0.492    12.963    u_piezo/divider[25]_i_208_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.470 r  u_piezo/divider_reg[25]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_piezo/divider_reg[25]_i_167_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_piezo/divider_reg[25]_i_127/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_piezo/divider_reg[25]_i_127_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_piezo/divider_reg[25]_i_89/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_piezo/divider_reg[25]_i_89_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.011 f  u_piezo/divider_reg[25]_i_61/O[3]
                         net (fo=17, routed)          0.675    14.687    u_piezo_n_1
    SLICE_X14Y35         LUT3 (Prop_lut3_I1_O)        0.306    14.993 r  divider[25]_i_229/O
                         net (fo=1, routed)           0.746    15.739    divider[25]_i_229_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.265 r  divider_reg[25]_i_196/CO[3]
                         net (fo=1, routed)           0.000    16.265    divider_reg[25]_i_196_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.599 r  divider_reg[25]_i_160/O[1]
                         net (fo=3, routed)           0.531    17.130    divider_reg[25]_i_160_n_6
    SLICE_X16Y35         LUT3 (Prop_lut3_I1_O)        0.303    17.433 r  divider[25]_i_120/O
                         net (fo=1, routed)           0.344    17.777    divider[25]_i_120_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    18.327 r  divider_reg[25]_i_78/CO[3]
                         net (fo=1, routed)           0.000    18.327    divider_reg[25]_i_78_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.546 r  divider_reg[25]_i_57/O[0]
                         net (fo=3, routed)           0.767    19.313    u_piezo/divider_reg[25]_i_20_0[0]
    SLICE_X11Y36         LUT4 (Prop_lut4_I1_O)        0.295    19.608 r  u_piezo/divider[25]_i_76/O
                         net (fo=1, routed)           0.000    19.608    u_piezo/divider[25]_i_76_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    20.178 r  u_piezo/divider_reg[25]_i_56/CO[2]
                         net (fo=18, routed)          0.584    20.763    u_piezo/divider_reg[25]_i_56_n_1
    SLICE_X10Y36         LUT5 (Prop_lut5_I1_O)        0.313    21.076 r  u_piezo/divider[25]_i_65/O
                         net (fo=1, routed)           0.000    21.076    u_piezo/divider[25]_i_65_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.609 r  u_piezo/divider_reg[25]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.609    u_piezo/divider_reg[25]_i_44_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.726 r  u_piezo/divider_reg[25]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.726    u_piezo/divider_reg[25]_i_29_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.945 r  u_piezo/divider_reg[25]_i_19/O[0]
                         net (fo=28, routed)          0.801    22.746    u_piezo/freq[10]
    SLICE_X9Y41          LUT2 (Prop_lut2_I0_O)        0.295    23.041 r  u_piezo/divider[25]_i_33/O
                         net (fo=1, routed)           0.000    23.041    u_piezo/divider[25]_i_33_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    23.611 r  u_piezo/divider_reg[25]_i_18/CO[2]
                         net (fo=330, routed)         0.689    24.299    u_piezo/freq1
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.313    24.612 r  u_piezo/divider[25]_i_40/O
                         net (fo=1, routed)           0.190    24.802    u_piezo/divider[25]_i_40_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.322 r  u_piezo/divider_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.322    u_piezo/divider_reg[25]_i_20_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.439 r  u_piezo/divider_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.439    u_piezo/divider_reg[25]_i_9_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.556 r  u_piezo/divider_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.556    u_piezo/divider_reg[25]_i_2_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.673 r  u_piezo/divider_reg[25]_i_1/CO[3]
                         net (fo=18, routed)          0.841    26.514    u_piezo/divider10_in[25]
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    26.638 r  u_piezo/divider[24]_i_20/O
                         net (fo=1, routed)           0.000    26.638    u_piezo/divider[24]_i_20_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.188 r  u_piezo/divider_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.188    u_piezo/divider_reg[24]_i_13_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.302 r  u_piezo/divider_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.302    u_piezo/divider_reg[24]_i_8_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.416 r  u_piezo/divider_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.416    u_piezo/divider_reg[24]_i_3_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.530 r  u_piezo/divider_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.530    u_piezo/divider_reg[24]_i_2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    27.823 r  u_piezo/divider_reg[24]_i_1/CO[0]
                         net (fo=21, routed)          0.841    28.664    u_piezo/divider10_in[24]
    SLICE_X12Y45         LUT2 (Prop_lut2_I1_O)        0.373    29.037 r  u_piezo/divider[23]_i_22/O
                         net (fo=1, routed)           0.000    29.037    u_piezo/divider[23]_i_22_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.570 r  u_piezo/divider_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.570    u_piezo/divider_reg[23]_i_14_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.687 r  u_piezo/divider_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.687    u_piezo/divider_reg[23]_i_9_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.804 r  u_piezo/divider_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.804    u_piezo/divider_reg[23]_i_4_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.921 r  u_piezo/divider_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.921    u_piezo/divider_reg[23]_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    30.100 r  u_piezo/divider_reg[23]_i_1/CO[1]
                         net (fo=22, routed)          0.632    30.732    u_piezo/divider10_in[23]
    SLICE_X12Y50         LUT2 (Prop_lut2_I0_O)        0.332    31.064 r  u_piezo/divider[22]_i_22/O
                         net (fo=1, routed)           0.000    31.064    u_piezo/divider[22]_i_22_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.597 r  u_piezo/divider_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.597    u_piezo/divider_reg[22]_i_15_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.714 r  u_piezo/divider_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.714    u_piezo/divider_reg[22]_i_10_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.831 r  u_piezo/divider_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.831    u_piezo/divider_reg[22]_i_5_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.948 r  u_piezo/divider_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.948    u_piezo/divider_reg[22]_i_2_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    32.200 r  u_piezo/divider_reg[22]_i_1/CO[2]
                         net (fo=24, routed)          0.723    32.922    u_piezo/divider10_in[22]
    SLICE_X11Y52         LUT2 (Prop_lut2_I0_O)        0.310    33.232 r  u_piezo/divider[21]_i_23/O
                         net (fo=1, routed)           0.000    33.232    u_piezo/divider[21]_i_23_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.782 r  u_piezo/divider_reg[21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.782    u_piezo/divider_reg[21]_i_16_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.896 r  u_piezo/divider_reg[21]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.896    u_piezo/divider_reg[21]_i_11_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.010 r  u_piezo/divider_reg[21]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.010    u_piezo/divider_reg[21]_i_6_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.124 r  u_piezo/divider_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.124    u_piezo/divider_reg[21]_i_2_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.238 r  u_piezo/divider_reg[21]_i_1/CO[3]
                         net (fo=26, routed)          0.961    35.199    u_piezo/divider10_in[21]
    SLICE_X10Y55         LUT2 (Prop_lut2_I0_O)        0.124    35.323 r  u_piezo/divider[20]_i_25/O
                         net (fo=1, routed)           0.000    35.323    u_piezo/divider[20]_i_25_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.856 r  u_piezo/divider_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.856    u_piezo/divider_reg[20]_i_18_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.973 r  u_piezo/divider_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.973    u_piezo/divider_reg[20]_i_13_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.090 r  u_piezo/divider_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    36.090    u_piezo/divider_reg[20]_i_8_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.207 r  u_piezo/divider_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.207    u_piezo/divider_reg[20]_i_3_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.324 r  u_piezo/divider_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.324    u_piezo/divider_reg[20]_i_2_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    36.605 r  u_piezo/divider_reg[20]_i_1/CO[0]
                         net (fo=28, routed)          0.587    37.192    u_piezo/divider10_in[20]
    SLICE_X12Y59         LUT2 (Prop_lut2_I0_O)        0.367    37.559 r  u_piezo/divider[19]_i_26/O
                         net (fo=1, routed)           0.000    37.559    u_piezo/divider[19]_i_26_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.092 r  u_piezo/divider_reg[19]_i_19/CO[3]
                         net (fo=1, routed)           0.000    38.092    u_piezo/divider_reg[19]_i_19_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.209 r  u_piezo/divider_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.209    u_piezo/divider_reg[19]_i_14_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.326 r  u_piezo/divider_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.326    u_piezo/divider_reg[19]_i_9_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.443 r  u_piezo/divider_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.443    u_piezo/divider_reg[19]_i_4_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.560 r  u_piezo/divider_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.560    u_piezo/divider_reg[19]_i_2_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    38.739 r  u_piezo/divider_reg[19]_i_1/CO[1]
                         net (fo=30, routed)          0.529    39.269    u_piezo/divider10_in[19]
    SLICE_X13Y64         LUT2 (Prop_lut2_I0_O)        0.332    39.601 r  u_piezo/divider[18]_i_27/O
                         net (fo=1, routed)           0.000    39.601    u_piezo/divider[18]_i_27_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.151 r  u_piezo/divider_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.151    u_piezo/divider_reg[18]_i_20_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.265 r  u_piezo/divider_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.265    u_piezo/divider_reg[18]_i_15_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  u_piezo/divider_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.379    u_piezo/divider_reg[18]_i_10_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  u_piezo/divider_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.493    u_piezo/divider_reg[18]_i_5_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.607 r  u_piezo/divider_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.607    u_piezo/divider_reg[18]_i_2_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    40.857 r  u_piezo/divider_reg[18]_i_1/CO[2]
                         net (fo=33, routed)          0.675    41.532    u_piezo/divider10_in[18]
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.313    41.845 r  u_piezo/divider[17]_i_29/O
                         net (fo=1, routed)           0.000    41.845    u_piezo/divider[17]_i_29_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.395 r  u_piezo/divider_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    42.395    u_piezo/divider_reg[17]_i_21_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.509 r  u_piezo/divider_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.509    u_piezo/divider_reg[17]_i_16_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.623 r  u_piezo/divider_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.623    u_piezo/divider_reg[17]_i_11_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.737 r  u_piezo/divider_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    42.737    u_piezo/divider_reg[17]_i_6_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.851 r  u_piezo/divider_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.851    u_piezo/divider_reg[17]_i_2_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.965 r  u_piezo/divider_reg[17]_i_1/CO[3]
                         net (fo=34, routed)          0.961    43.926    u_piezo/divider10_in[17]
    SLICE_X10Y72         LUT2 (Prop_lut2_I0_O)        0.124    44.050 r  u_piezo/divider[16]_i_30/O
                         net (fo=1, routed)           0.000    44.050    u_piezo/divider[16]_i_30_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.583 r  u_piezo/divider_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.583    u_piezo/divider_reg[16]_i_23_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.700 r  u_piezo/divider_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    44.700    u_piezo/divider_reg[16]_i_18_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.817 r  u_piezo/divider_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    44.826    u_piezo/divider_reg[16]_i_13_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.943 r  u_piezo/divider_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    44.943    u_piezo/divider_reg[16]_i_8_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.060 r  u_piezo/divider_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.060    u_piezo/divider_reg[16]_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.177 r  u_piezo/divider_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.177    u_piezo/divider_reg[16]_i_2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    45.458 r  u_piezo/divider_reg[16]_i_1/CO[0]
                         net (fo=37, routed)          0.655    46.113    u_piezo/divider10_in[16]
    SLICE_X12Y78         LUT2 (Prop_lut2_I1_O)        0.367    46.480 r  u_piezo/divider[15]_i_32/O
                         net (fo=1, routed)           0.000    46.480    u_piezo/divider[15]_i_32_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.013 r  u_piezo/divider_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.013    u_piezo/divider_reg[15]_i_24_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.130 r  u_piezo/divider_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.130    u_piezo/divider_reg[15]_i_19_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.247 r  u_piezo/divider_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.247    u_piezo/divider_reg[15]_i_14_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.364 r  u_piezo/divider_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.364    u_piezo/divider_reg[15]_i_9_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.481 r  u_piezo/divider_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.481    u_piezo/divider_reg[15]_i_4_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.598 r  u_piezo/divider_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.598    u_piezo/divider_reg[15]_i_2_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    47.777 r  u_piezo/divider_reg[15]_i_1/CO[1]
                         net (fo=38, routed)          0.597    48.373    u_piezo/divider10_in[15]
    SLICE_X12Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    49.176 r  u_piezo/divider_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.176    u_piezo/divider_reg[14]_i_25_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.293 r  u_piezo/divider_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.293    u_piezo/divider_reg[14]_i_20_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.410 r  u_piezo/divider_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.410    u_piezo/divider_reg[14]_i_15_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.527 r  u_piezo/divider_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.527    u_piezo/divider_reg[14]_i_10_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.644 r  u_piezo/divider_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.644    u_piezo/divider_reg[14]_i_5_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.761 r  u_piezo/divider_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.761    u_piezo/divider_reg[14]_i_2_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    50.013 r  u_piezo/divider_reg[14]_i_1/CO[2]
                         net (fo=40, routed)          0.678    50.692    u_piezo/divider10_in[14]
    SLICE_X13Y93         LUT4 (Prop_lut4_I2_O)        0.310    51.002 r  u_piezo/divider[13]_i_24/O
                         net (fo=1, routed)           0.000    51.002    u_piezo/divider[13]_i_24_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.552 r  u_piezo/divider_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.552    u_piezo/divider_reg[13]_i_16_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.666 r  u_piezo/divider_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    51.666    u_piezo/divider_reg[13]_i_11_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.780 r  u_piezo/divider_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    51.780    u_piezo/divider_reg[13]_i_6_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.894 r  u_piezo/divider_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.894    u_piezo/divider_reg[13]_i_2_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.008 r  u_piezo/divider_reg[13]_i_1/CO[3]
                         net (fo=42, routed)          0.979    52.987    u_piezo/divider10_in[13]
    SLICE_X12Y96         LUT2 (Prop_lut2_I0_O)        0.124    53.111 r  u_piezo/divider[12]_i_35/O
                         net (fo=1, routed)           0.000    53.111    u_piezo/divider[12]_i_35_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.644 r  u_piezo/divider_reg[12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.644    u_piezo/divider_reg[12]_i_28_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.761 r  u_piezo/divider_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.761    u_piezo/divider_reg[12]_i_23_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.878 r  u_piezo/divider_reg[12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.878    u_piezo/divider_reg[12]_i_18_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.995 r  u_piezo/divider_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.001    53.995    u_piezo/divider_reg[12]_i_13_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.112 r  u_piezo/divider_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    54.112    u_piezo/divider_reg[12]_i_8_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.229 r  u_piezo/divider_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    54.229    u_piezo/divider_reg[12]_i_3_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.346 r  u_piezo/divider_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.346    u_piezo/divider_reg[12]_i_2_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    54.627 r  u_piezo/divider_reg[12]_i_1/CO[0]
                         net (fo=44, routed)          0.697    55.324    u_piezo/divider10_in[12]
    SLICE_X13Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    56.147 r  u_piezo/divider_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.147    u_piezo/divider_reg[11]_i_29_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.261 r  u_piezo/divider_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.261    u_piezo/divider_reg[11]_i_24_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.375 r  u_piezo/divider_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.375    u_piezo/divider_reg[11]_i_19_n_0
    SLICE_X13Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.489 r  u_piezo/divider_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    56.489    u_piezo/divider_reg[11]_i_14_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.603 r  u_piezo/divider_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.603    u_piezo/divider_reg[11]_i_9_n_0
    SLICE_X13Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.717 r  u_piezo/divider_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.717    u_piezo/divider_reg[11]_i_4_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.831 r  u_piezo/divider_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.831    u_piezo/divider_reg[11]_i_2_n_0
    SLICE_X13Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    57.009 r  u_piezo/divider_reg[11]_i_1/CO[1]
                         net (fo=47, routed)          0.727    57.736    u_piezo/divider10_in[11]
    SLICE_X13Y109        LUT2 (Prop_lut2_I1_O)        0.329    58.065 r  u_piezo/divider[10]_i_38/O
                         net (fo=1, routed)           0.000    58.065    u_piezo/divider[10]_i_38_n_0
    SLICE_X13Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.615 r  u_piezo/divider_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    58.615    u_piezo/divider_reg[10]_i_30_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.729 r  u_piezo/divider_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.729    u_piezo/divider_reg[10]_i_25_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.843 r  u_piezo/divider_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.843    u_piezo/divider_reg[10]_i_20_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.957 r  u_piezo/divider_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.957    u_piezo/divider_reg[10]_i_15_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.071 r  u_piezo/divider_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.071    u_piezo/divider_reg[10]_i_10_n_0
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.185 r  u_piezo/divider_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.185    u_piezo/divider_reg[10]_i_5_n_0
    SLICE_X13Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.299 r  u_piezo/divider_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.299    u_piezo/divider_reg[10]_i_2_n_0
    SLICE_X13Y116        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    59.549 r  u_piezo/divider_reg[10]_i_1/CO[2]
                         net (fo=49, routed)          0.601    60.151    u_piezo/divider10_in[10]
    SLICE_X12Y116        LUT2 (Prop_lut2_I1_O)        0.313    60.464 r  u_piezo/divider[9]_i_39/O
                         net (fo=1, routed)           0.000    60.464    u_piezo/divider[9]_i_39_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.997 r  u_piezo/divider_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.997    u_piezo/divider_reg[9]_i_31_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.114 r  u_piezo/divider_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.114    u_piezo/divider_reg[9]_i_26_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.231 r  u_piezo/divider_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.231    u_piezo/divider_reg[9]_i_21_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.348 r  u_piezo/divider_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    61.348    u_piezo/divider_reg[9]_i_16_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.465 r  u_piezo/divider_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    61.465    u_piezo/divider_reg[9]_i_11_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.582 r  u_piezo/divider_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    61.582    u_piezo/divider_reg[9]_i_6_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.699 r  u_piezo/divider_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.699    u_piezo/divider_reg[9]_i_2_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.816 r  u_piezo/divider_reg[9]_i_1/CO[3]
                         net (fo=51, routed)          1.003    62.818    u_piezo/divider10_in[9]
    SLICE_X13Y121        LUT2 (Prop_lut2_I1_O)        0.124    62.942 r  u_piezo/divider[8]_i_41/O
                         net (fo=1, routed)           0.000    62.942    u_piezo/divider[8]_i_41_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.492 r  u_piezo/divider_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    63.492    u_piezo/divider_reg[8]_i_33_n_0
    SLICE_X13Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.606 r  u_piezo/divider_reg[8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    63.606    u_piezo/divider_reg[8]_i_28_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.720 r  u_piezo/divider_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.720    u_piezo/divider_reg[8]_i_23_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.834 r  u_piezo/divider_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.009    63.843    u_piezo/divider_reg[8]_i_18_n_0
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.957 r  u_piezo/divider_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    63.957    u_piezo/divider_reg[8]_i_13_n_0
    SLICE_X13Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.071 r  u_piezo/divider_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    64.071    u_piezo/divider_reg[8]_i_8_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.185 r  u_piezo/divider_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.185    u_piezo/divider_reg[8]_i_3_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.299 r  u_piezo/divider_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.299    u_piezo/divider_reg[8]_i_2_n_0
    SLICE_X13Y129        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    64.592 r  u_piezo/divider_reg[8]_i_1/CO[0]
                         net (fo=53, routed)          0.528    65.121    u_piezo/divider10_in[8]
    SLICE_X15Y129        LUT2 (Prop_lut2_I1_O)        0.373    65.494 r  u_piezo/divider[7]_i_42/O
                         net (fo=1, routed)           0.000    65.494    u_piezo/divider[7]_i_42_n_0
    SLICE_X15Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.044 r  u_piezo/divider_reg[7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.044    u_piezo/divider_reg[7]_i_34_n_0
    SLICE_X15Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.158 r  u_piezo/divider_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.158    u_piezo/divider_reg[7]_i_29_n_0
    SLICE_X15Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.272 r  u_piezo/divider_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.272    u_piezo/divider_reg[7]_i_24_n_0
    SLICE_X15Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.386 r  u_piezo/divider_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    66.386    u_piezo/divider_reg[7]_i_19_n_0
    SLICE_X15Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.500 r  u_piezo/divider_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    66.500    u_piezo/divider_reg[7]_i_14_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.614 r  u_piezo/divider_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    66.614    u_piezo/divider_reg[7]_i_9_n_0
    SLICE_X15Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.728 r  u_piezo/divider_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    66.728    u_piezo/divider_reg[7]_i_4_n_0
    SLICE_X15Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.842 r  u_piezo/divider_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.842    u_piezo/divider_reg[7]_i_2_n_0
    SLICE_X15Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    67.135 r  u_piezo/divider_reg[7]_i_1/CO[0]
                         net (fo=52, routed)          0.523    67.658    u_piezo/divider10_in[7]
    SLICE_X14Y137        LUT2 (Prop_lut2_I0_O)        0.373    68.031 r  u_piezo/divider[6]_i_41/O
                         net (fo=1, routed)           0.000    68.031    u_piezo/divider[6]_i_41_n_0
    SLICE_X14Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.564 r  u_piezo/divider_reg[6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    68.564    u_piezo/divider_reg[6]_i_34_n_0
    SLICE_X14Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.681 r  u_piezo/divider_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    68.681    u_piezo/divider_reg[6]_i_29_n_0
    SLICE_X14Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.798 r  u_piezo/divider_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    68.798    u_piezo/divider_reg[6]_i_24_n_0
    SLICE_X14Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.915 r  u_piezo/divider_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.915    u_piezo/divider_reg[6]_i_19_n_0
    SLICE_X14Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.032 r  u_piezo/divider_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    69.032    u_piezo/divider_reg[6]_i_14_n_0
    SLICE_X14Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.149 r  u_piezo/divider_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    69.149    u_piezo/divider_reg[6]_i_9_n_0
    SLICE_X14Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.266 r  u_piezo/divider_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    69.266    u_piezo/divider_reg[6]_i_4_n_0
    SLICE_X14Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.383 r  u_piezo/divider_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.383    u_piezo/divider_reg[6]_i_2_n_0
    SLICE_X14Y145        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    69.664 r  u_piezo/divider_reg[6]_i_1/CO[0]
                         net (fo=53, routed)          0.838    70.502    u_piezo/divider10_in[6]
    SLICE_X13Y143        LUT2 (Prop_lut2_I1_O)        0.367    70.869 r  u_piezo/divider[5]_i_42/O
                         net (fo=1, routed)           0.000    70.869    u_piezo/divider[5]_i_42_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.419 r  u_piezo/divider_reg[5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    71.419    u_piezo/divider_reg[5]_i_34_n_0
    SLICE_X13Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.533 r  u_piezo/divider_reg[5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    71.533    u_piezo/divider_reg[5]_i_29_n_0
    SLICE_X13Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.647 r  u_piezo/divider_reg[5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.647    u_piezo/divider_reg[5]_i_24_n_0
    SLICE_X13Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.761 r  u_piezo/divider_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    71.761    u_piezo/divider_reg[5]_i_19_n_0
    SLICE_X13Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.875 r  u_piezo/divider_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    71.875    u_piezo/divider_reg[5]_i_14_n_0
    SLICE_X13Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.989 r  u_piezo/divider_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    71.989    u_piezo/divider_reg[5]_i_9_n_0
    SLICE_X13Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.103 r  u_piezo/divider_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.001    72.103    u_piezo/divider_reg[5]_i_4_n_0
    SLICE_X13Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.217 r  u_piezo/divider_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.217    u_piezo/divider_reg[5]_i_2_n_0
    SLICE_X13Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    72.510 r  u_piezo/divider_reg[5]_i_1/CO[0]
                         net (fo=53, routed)          0.527    73.037    u_piezo/divider10_in[5]
    SLICE_X13Y152        LUT2 (Prop_lut2_I1_O)        0.373    73.410 r  u_piezo/divider[4]_i_42/O
                         net (fo=1, routed)           0.000    73.410    u_piezo/divider[4]_i_42_n_0
    SLICE_X13Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.960 r  u_piezo/divider_reg[4]_i_34/CO[3]
                         net (fo=1, routed)           0.000    73.960    u_piezo/divider_reg[4]_i_34_n_0
    SLICE_X13Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.074 r  u_piezo/divider_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    74.074    u_piezo/divider_reg[4]_i_29_n_0
    SLICE_X13Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.188 r  u_piezo/divider_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    74.188    u_piezo/divider_reg[4]_i_24_n_0
    SLICE_X13Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.302 r  u_piezo/divider_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    74.302    u_piezo/divider_reg[4]_i_19_n_0
    SLICE_X13Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.416 r  u_piezo/divider_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    74.416    u_piezo/divider_reg[4]_i_14_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.530 r  u_piezo/divider_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    74.530    u_piezo/divider_reg[4]_i_9_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.644 r  u_piezo/divider_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    74.644    u_piezo/divider_reg[4]_i_4_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.758 r  u_piezo/divider_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    74.758    u_piezo/divider_reg[4]_i_2_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    75.051 r  u_piezo/divider_reg[4]_i_1/CO[0]
                         net (fo=53, routed)          0.539    75.590    u_piezo/divider10_in[4]
    SLICE_X12Y160        LUT2 (Prop_lut2_I1_O)        0.373    75.963 r  u_piezo/divider[3]_i_42/O
                         net (fo=1, routed)           0.000    75.963    u_piezo/divider[3]_i_42_n_0
    SLICE_X12Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.496 r  u_piezo/divider_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    76.496    u_piezo/divider_reg[3]_i_34_n_0
    SLICE_X12Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.613 r  u_piezo/divider_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.613    u_piezo/divider_reg[3]_i_29_n_0
    SLICE_X12Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.730 r  u_piezo/divider_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.730    u_piezo/divider_reg[3]_i_24_n_0
    SLICE_X12Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.847 r  u_piezo/divider_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.847    u_piezo/divider_reg[3]_i_19_n_0
    SLICE_X12Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.964 r  u_piezo/divider_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.964    u_piezo/divider_reg[3]_i_14_n_0
    SLICE_X12Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.081 r  u_piezo/divider_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    77.081    u_piezo/divider_reg[3]_i_9_n_0
    SLICE_X12Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.198 r  u_piezo/divider_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    77.198    u_piezo/divider_reg[3]_i_4_n_0
    SLICE_X12Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.315 r  u_piezo/divider_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.315    u_piezo/divider_reg[3]_i_2_n_0
    SLICE_X12Y168        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    77.596 r  u_piezo/divider_reg[3]_i_1/CO[0]
                         net (fo=53, routed)          0.741    78.337    u_piezo/divider10_in[3]
    SLICE_X13Y168        LUT2 (Prop_lut2_I1_O)        0.367    78.704 r  u_piezo/divider[2]_i_42/O
                         net (fo=1, routed)           0.000    78.704    u_piezo/divider[2]_i_42_n_0
    SLICE_X13Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.254 r  u_piezo/divider_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.254    u_piezo/divider_reg[2]_i_34_n_0
    SLICE_X13Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.368 r  u_piezo/divider_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.368    u_piezo/divider_reg[2]_i_29_n_0
    SLICE_X13Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.482 r  u_piezo/divider_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    79.482    u_piezo/divider_reg[2]_i_24_n_0
    SLICE_X13Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.596 r  u_piezo/divider_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.596    u_piezo/divider_reg[2]_i_19_n_0
    SLICE_X13Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.710 r  u_piezo/divider_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.710    u_piezo/divider_reg[2]_i_14_n_0
    SLICE_X13Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.824 r  u_piezo/divider_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.824    u_piezo/divider_reg[2]_i_9_n_0
    SLICE_X13Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.938 r  u_piezo/divider_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.009    79.947    u_piezo/divider_reg[2]_i_4_n_0
    SLICE_X13Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.061 r  u_piezo/divider_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    80.061    u_piezo/divider_reg[2]_i_2_n_0
    SLICE_X13Y176        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    80.354 r  u_piezo/divider_reg[2]_i_1/CO[0]
                         net (fo=53, routed)          0.000    80.354    u_piezo/divider10_in[2]
    SLICE_X13Y176        FDCE                                         r  u_piezo/divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    B6                                                0.000    20.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.429    21.429 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.196    23.625    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.716 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.664    25.380    u_piezo/clk_50mhz_IBUF_BUFG
    SLICE_X13Y176        FDCE                                         r  u_piezo/divider_reg[2]/C
                         clock pessimism              0.195    25.575    
                         clock uncertainty           -0.035    25.540    
    SLICE_X13Y176        FDCE (Setup_fdce_C_D)        0.017    25.557    u_piezo/divider_reg[2]
  -------------------------------------------------------------------
                         required time                         25.557    
                         arrival time                         -80.354    
  -------------------------------------------------------------------
                         slack                                -54.797    

Slack (VIOLATED) :        -51.985ns  (required time - arrival time)
  Source:                 u_engine/rpm_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_piezo/divider_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        71.879ns  (logic 48.189ns (67.042%)  route 23.690ns (32.959%))
  Logic Levels:           202  (CARRY4=173 DSP48E1=1 LUT2=20 LUT3=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 25.385 - 20.000 ) 
    Source Clock Delay      (SCD):    5.717ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.805     5.717    u_engine/clk_50mhz_IBUF_BUFG
    SLICE_X11Y31         FDCE                                         r  u_engine/rpm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456     6.173 r  u_engine/rpm_reg[6]/Q
                         net (fo=14, routed)          0.601     6.774    u_piezo/freq4_3[6]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[6]_P[8])
                                                      3.841    10.615 r  u_piezo/freq4/P[8]
                         net (fo=14, routed)          0.851    11.465    u_piezo/freq4_n_97
    SLICE_X10Y31         LUT3 (Prop_lut3_I1_O)        0.124    11.589 f  u_piezo/divider[25]_i_245/O
                         net (fo=3, routed)           0.758    12.347    u_piezo/divider[25]_i_245_n_0
    SLICE_X12Y31         LUT5 (Prop_lut5_I3_O)        0.124    12.471 r  u_piezo/divider[25]_i_208/O
                         net (fo=2, routed)           0.492    12.963    u_piezo/divider[25]_i_208_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.470 r  u_piezo/divider_reg[25]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_piezo/divider_reg[25]_i_167_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_piezo/divider_reg[25]_i_127/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_piezo/divider_reg[25]_i_127_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_piezo/divider_reg[25]_i_89/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_piezo/divider_reg[25]_i_89_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.011 f  u_piezo/divider_reg[25]_i_61/O[3]
                         net (fo=17, routed)          0.675    14.687    u_piezo_n_1
    SLICE_X14Y35         LUT3 (Prop_lut3_I1_O)        0.306    14.993 r  divider[25]_i_229/O
                         net (fo=1, routed)           0.746    15.739    divider[25]_i_229_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.265 r  divider_reg[25]_i_196/CO[3]
                         net (fo=1, routed)           0.000    16.265    divider_reg[25]_i_196_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.599 r  divider_reg[25]_i_160/O[1]
                         net (fo=3, routed)           0.531    17.130    divider_reg[25]_i_160_n_6
    SLICE_X16Y35         LUT3 (Prop_lut3_I1_O)        0.303    17.433 r  divider[25]_i_120/O
                         net (fo=1, routed)           0.344    17.777    divider[25]_i_120_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    18.327 r  divider_reg[25]_i_78/CO[3]
                         net (fo=1, routed)           0.000    18.327    divider_reg[25]_i_78_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.546 r  divider_reg[25]_i_57/O[0]
                         net (fo=3, routed)           0.767    19.313    u_piezo/divider_reg[25]_i_20_0[0]
    SLICE_X11Y36         LUT4 (Prop_lut4_I1_O)        0.295    19.608 r  u_piezo/divider[25]_i_76/O
                         net (fo=1, routed)           0.000    19.608    u_piezo/divider[25]_i_76_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    20.178 r  u_piezo/divider_reg[25]_i_56/CO[2]
                         net (fo=18, routed)          0.584    20.763    u_piezo/divider_reg[25]_i_56_n_1
    SLICE_X10Y36         LUT5 (Prop_lut5_I1_O)        0.313    21.076 r  u_piezo/divider[25]_i_65/O
                         net (fo=1, routed)           0.000    21.076    u_piezo/divider[25]_i_65_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.609 r  u_piezo/divider_reg[25]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.609    u_piezo/divider_reg[25]_i_44_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.726 r  u_piezo/divider_reg[25]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.726    u_piezo/divider_reg[25]_i_29_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.945 r  u_piezo/divider_reg[25]_i_19/O[0]
                         net (fo=28, routed)          0.801    22.746    u_piezo/freq[10]
    SLICE_X9Y41          LUT2 (Prop_lut2_I0_O)        0.295    23.041 r  u_piezo/divider[25]_i_33/O
                         net (fo=1, routed)           0.000    23.041    u_piezo/divider[25]_i_33_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    23.611 r  u_piezo/divider_reg[25]_i_18/CO[2]
                         net (fo=330, routed)         0.689    24.299    u_piezo/freq1
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.313    24.612 r  u_piezo/divider[25]_i_40/O
                         net (fo=1, routed)           0.190    24.802    u_piezo/divider[25]_i_40_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.322 r  u_piezo/divider_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.322    u_piezo/divider_reg[25]_i_20_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.439 r  u_piezo/divider_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.439    u_piezo/divider_reg[25]_i_9_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.556 r  u_piezo/divider_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.556    u_piezo/divider_reg[25]_i_2_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.673 r  u_piezo/divider_reg[25]_i_1/CO[3]
                         net (fo=18, routed)          0.841    26.514    u_piezo/divider10_in[25]
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    26.638 r  u_piezo/divider[24]_i_20/O
                         net (fo=1, routed)           0.000    26.638    u_piezo/divider[24]_i_20_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.188 r  u_piezo/divider_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.188    u_piezo/divider_reg[24]_i_13_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.302 r  u_piezo/divider_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.302    u_piezo/divider_reg[24]_i_8_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.416 r  u_piezo/divider_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.416    u_piezo/divider_reg[24]_i_3_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.530 r  u_piezo/divider_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.530    u_piezo/divider_reg[24]_i_2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    27.823 r  u_piezo/divider_reg[24]_i_1/CO[0]
                         net (fo=21, routed)          0.841    28.664    u_piezo/divider10_in[24]
    SLICE_X12Y45         LUT2 (Prop_lut2_I1_O)        0.373    29.037 r  u_piezo/divider[23]_i_22/O
                         net (fo=1, routed)           0.000    29.037    u_piezo/divider[23]_i_22_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.570 r  u_piezo/divider_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.570    u_piezo/divider_reg[23]_i_14_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.687 r  u_piezo/divider_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.687    u_piezo/divider_reg[23]_i_9_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.804 r  u_piezo/divider_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.804    u_piezo/divider_reg[23]_i_4_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.921 r  u_piezo/divider_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.921    u_piezo/divider_reg[23]_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    30.100 r  u_piezo/divider_reg[23]_i_1/CO[1]
                         net (fo=22, routed)          0.632    30.732    u_piezo/divider10_in[23]
    SLICE_X12Y50         LUT2 (Prop_lut2_I0_O)        0.332    31.064 r  u_piezo/divider[22]_i_22/O
                         net (fo=1, routed)           0.000    31.064    u_piezo/divider[22]_i_22_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.597 r  u_piezo/divider_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.597    u_piezo/divider_reg[22]_i_15_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.714 r  u_piezo/divider_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.714    u_piezo/divider_reg[22]_i_10_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.831 r  u_piezo/divider_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.831    u_piezo/divider_reg[22]_i_5_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.948 r  u_piezo/divider_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.948    u_piezo/divider_reg[22]_i_2_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    32.200 r  u_piezo/divider_reg[22]_i_1/CO[2]
                         net (fo=24, routed)          0.723    32.922    u_piezo/divider10_in[22]
    SLICE_X11Y52         LUT2 (Prop_lut2_I0_O)        0.310    33.232 r  u_piezo/divider[21]_i_23/O
                         net (fo=1, routed)           0.000    33.232    u_piezo/divider[21]_i_23_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.782 r  u_piezo/divider_reg[21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.782    u_piezo/divider_reg[21]_i_16_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.896 r  u_piezo/divider_reg[21]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.896    u_piezo/divider_reg[21]_i_11_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.010 r  u_piezo/divider_reg[21]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.010    u_piezo/divider_reg[21]_i_6_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.124 r  u_piezo/divider_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.124    u_piezo/divider_reg[21]_i_2_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.238 r  u_piezo/divider_reg[21]_i_1/CO[3]
                         net (fo=26, routed)          0.961    35.199    u_piezo/divider10_in[21]
    SLICE_X10Y55         LUT2 (Prop_lut2_I0_O)        0.124    35.323 r  u_piezo/divider[20]_i_25/O
                         net (fo=1, routed)           0.000    35.323    u_piezo/divider[20]_i_25_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.856 r  u_piezo/divider_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.856    u_piezo/divider_reg[20]_i_18_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.973 r  u_piezo/divider_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.973    u_piezo/divider_reg[20]_i_13_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.090 r  u_piezo/divider_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    36.090    u_piezo/divider_reg[20]_i_8_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.207 r  u_piezo/divider_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.207    u_piezo/divider_reg[20]_i_3_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.324 r  u_piezo/divider_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.324    u_piezo/divider_reg[20]_i_2_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    36.605 r  u_piezo/divider_reg[20]_i_1/CO[0]
                         net (fo=28, routed)          0.587    37.192    u_piezo/divider10_in[20]
    SLICE_X12Y59         LUT2 (Prop_lut2_I0_O)        0.367    37.559 r  u_piezo/divider[19]_i_26/O
                         net (fo=1, routed)           0.000    37.559    u_piezo/divider[19]_i_26_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.092 r  u_piezo/divider_reg[19]_i_19/CO[3]
                         net (fo=1, routed)           0.000    38.092    u_piezo/divider_reg[19]_i_19_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.209 r  u_piezo/divider_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.209    u_piezo/divider_reg[19]_i_14_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.326 r  u_piezo/divider_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.326    u_piezo/divider_reg[19]_i_9_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.443 r  u_piezo/divider_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.443    u_piezo/divider_reg[19]_i_4_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.560 r  u_piezo/divider_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.560    u_piezo/divider_reg[19]_i_2_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    38.739 r  u_piezo/divider_reg[19]_i_1/CO[1]
                         net (fo=30, routed)          0.529    39.269    u_piezo/divider10_in[19]
    SLICE_X13Y64         LUT2 (Prop_lut2_I0_O)        0.332    39.601 r  u_piezo/divider[18]_i_27/O
                         net (fo=1, routed)           0.000    39.601    u_piezo/divider[18]_i_27_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.151 r  u_piezo/divider_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.151    u_piezo/divider_reg[18]_i_20_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.265 r  u_piezo/divider_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.265    u_piezo/divider_reg[18]_i_15_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  u_piezo/divider_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.379    u_piezo/divider_reg[18]_i_10_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  u_piezo/divider_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.493    u_piezo/divider_reg[18]_i_5_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.607 r  u_piezo/divider_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.607    u_piezo/divider_reg[18]_i_2_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    40.857 r  u_piezo/divider_reg[18]_i_1/CO[2]
                         net (fo=33, routed)          0.675    41.532    u_piezo/divider10_in[18]
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.313    41.845 r  u_piezo/divider[17]_i_29/O
                         net (fo=1, routed)           0.000    41.845    u_piezo/divider[17]_i_29_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.395 r  u_piezo/divider_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    42.395    u_piezo/divider_reg[17]_i_21_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.509 r  u_piezo/divider_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.509    u_piezo/divider_reg[17]_i_16_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.623 r  u_piezo/divider_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.623    u_piezo/divider_reg[17]_i_11_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.737 r  u_piezo/divider_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    42.737    u_piezo/divider_reg[17]_i_6_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.851 r  u_piezo/divider_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.851    u_piezo/divider_reg[17]_i_2_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.965 r  u_piezo/divider_reg[17]_i_1/CO[3]
                         net (fo=34, routed)          0.961    43.926    u_piezo/divider10_in[17]
    SLICE_X10Y72         LUT2 (Prop_lut2_I0_O)        0.124    44.050 r  u_piezo/divider[16]_i_30/O
                         net (fo=1, routed)           0.000    44.050    u_piezo/divider[16]_i_30_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.583 r  u_piezo/divider_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.583    u_piezo/divider_reg[16]_i_23_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.700 r  u_piezo/divider_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    44.700    u_piezo/divider_reg[16]_i_18_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.817 r  u_piezo/divider_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    44.826    u_piezo/divider_reg[16]_i_13_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.943 r  u_piezo/divider_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    44.943    u_piezo/divider_reg[16]_i_8_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.060 r  u_piezo/divider_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.060    u_piezo/divider_reg[16]_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.177 r  u_piezo/divider_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.177    u_piezo/divider_reg[16]_i_2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    45.458 r  u_piezo/divider_reg[16]_i_1/CO[0]
                         net (fo=37, routed)          0.655    46.113    u_piezo/divider10_in[16]
    SLICE_X12Y78         LUT2 (Prop_lut2_I1_O)        0.367    46.480 r  u_piezo/divider[15]_i_32/O
                         net (fo=1, routed)           0.000    46.480    u_piezo/divider[15]_i_32_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.013 r  u_piezo/divider_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.013    u_piezo/divider_reg[15]_i_24_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.130 r  u_piezo/divider_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.130    u_piezo/divider_reg[15]_i_19_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.247 r  u_piezo/divider_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.247    u_piezo/divider_reg[15]_i_14_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.364 r  u_piezo/divider_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.364    u_piezo/divider_reg[15]_i_9_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.481 r  u_piezo/divider_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.481    u_piezo/divider_reg[15]_i_4_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.598 r  u_piezo/divider_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.598    u_piezo/divider_reg[15]_i_2_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    47.777 r  u_piezo/divider_reg[15]_i_1/CO[1]
                         net (fo=38, routed)          0.597    48.373    u_piezo/divider10_in[15]
    SLICE_X12Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    49.176 r  u_piezo/divider_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.176    u_piezo/divider_reg[14]_i_25_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.293 r  u_piezo/divider_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.293    u_piezo/divider_reg[14]_i_20_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.410 r  u_piezo/divider_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.410    u_piezo/divider_reg[14]_i_15_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.527 r  u_piezo/divider_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.527    u_piezo/divider_reg[14]_i_10_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.644 r  u_piezo/divider_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.644    u_piezo/divider_reg[14]_i_5_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.761 r  u_piezo/divider_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.761    u_piezo/divider_reg[14]_i_2_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    50.013 r  u_piezo/divider_reg[14]_i_1/CO[2]
                         net (fo=40, routed)          0.678    50.692    u_piezo/divider10_in[14]
    SLICE_X13Y93         LUT4 (Prop_lut4_I2_O)        0.310    51.002 r  u_piezo/divider[13]_i_24/O
                         net (fo=1, routed)           0.000    51.002    u_piezo/divider[13]_i_24_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.552 r  u_piezo/divider_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.552    u_piezo/divider_reg[13]_i_16_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.666 r  u_piezo/divider_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    51.666    u_piezo/divider_reg[13]_i_11_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.780 r  u_piezo/divider_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    51.780    u_piezo/divider_reg[13]_i_6_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.894 r  u_piezo/divider_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.894    u_piezo/divider_reg[13]_i_2_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.008 r  u_piezo/divider_reg[13]_i_1/CO[3]
                         net (fo=42, routed)          0.979    52.987    u_piezo/divider10_in[13]
    SLICE_X12Y96         LUT2 (Prop_lut2_I0_O)        0.124    53.111 r  u_piezo/divider[12]_i_35/O
                         net (fo=1, routed)           0.000    53.111    u_piezo/divider[12]_i_35_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.644 r  u_piezo/divider_reg[12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.644    u_piezo/divider_reg[12]_i_28_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.761 r  u_piezo/divider_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.761    u_piezo/divider_reg[12]_i_23_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.878 r  u_piezo/divider_reg[12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.878    u_piezo/divider_reg[12]_i_18_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.995 r  u_piezo/divider_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.001    53.995    u_piezo/divider_reg[12]_i_13_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.112 r  u_piezo/divider_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    54.112    u_piezo/divider_reg[12]_i_8_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.229 r  u_piezo/divider_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    54.229    u_piezo/divider_reg[12]_i_3_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.346 r  u_piezo/divider_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.346    u_piezo/divider_reg[12]_i_2_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    54.627 r  u_piezo/divider_reg[12]_i_1/CO[0]
                         net (fo=44, routed)          0.697    55.324    u_piezo/divider10_in[12]
    SLICE_X13Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    56.147 r  u_piezo/divider_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.147    u_piezo/divider_reg[11]_i_29_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.261 r  u_piezo/divider_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.261    u_piezo/divider_reg[11]_i_24_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.375 r  u_piezo/divider_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.375    u_piezo/divider_reg[11]_i_19_n_0
    SLICE_X13Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.489 r  u_piezo/divider_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    56.489    u_piezo/divider_reg[11]_i_14_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.603 r  u_piezo/divider_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.603    u_piezo/divider_reg[11]_i_9_n_0
    SLICE_X13Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.717 r  u_piezo/divider_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.717    u_piezo/divider_reg[11]_i_4_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.831 r  u_piezo/divider_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.831    u_piezo/divider_reg[11]_i_2_n_0
    SLICE_X13Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    57.009 r  u_piezo/divider_reg[11]_i_1/CO[1]
                         net (fo=47, routed)          0.727    57.736    u_piezo/divider10_in[11]
    SLICE_X13Y109        LUT2 (Prop_lut2_I1_O)        0.329    58.065 r  u_piezo/divider[10]_i_38/O
                         net (fo=1, routed)           0.000    58.065    u_piezo/divider[10]_i_38_n_0
    SLICE_X13Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.615 r  u_piezo/divider_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    58.615    u_piezo/divider_reg[10]_i_30_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.729 r  u_piezo/divider_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.729    u_piezo/divider_reg[10]_i_25_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.843 r  u_piezo/divider_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.843    u_piezo/divider_reg[10]_i_20_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.957 r  u_piezo/divider_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.957    u_piezo/divider_reg[10]_i_15_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.071 r  u_piezo/divider_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.071    u_piezo/divider_reg[10]_i_10_n_0
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.185 r  u_piezo/divider_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.185    u_piezo/divider_reg[10]_i_5_n_0
    SLICE_X13Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.299 r  u_piezo/divider_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.299    u_piezo/divider_reg[10]_i_2_n_0
    SLICE_X13Y116        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    59.549 r  u_piezo/divider_reg[10]_i_1/CO[2]
                         net (fo=49, routed)          0.601    60.151    u_piezo/divider10_in[10]
    SLICE_X12Y116        LUT2 (Prop_lut2_I1_O)        0.313    60.464 r  u_piezo/divider[9]_i_39/O
                         net (fo=1, routed)           0.000    60.464    u_piezo/divider[9]_i_39_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.997 r  u_piezo/divider_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.997    u_piezo/divider_reg[9]_i_31_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.114 r  u_piezo/divider_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.114    u_piezo/divider_reg[9]_i_26_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.231 r  u_piezo/divider_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.231    u_piezo/divider_reg[9]_i_21_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.348 r  u_piezo/divider_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    61.348    u_piezo/divider_reg[9]_i_16_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.465 r  u_piezo/divider_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    61.465    u_piezo/divider_reg[9]_i_11_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.582 r  u_piezo/divider_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    61.582    u_piezo/divider_reg[9]_i_6_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.699 r  u_piezo/divider_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.699    u_piezo/divider_reg[9]_i_2_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.816 r  u_piezo/divider_reg[9]_i_1/CO[3]
                         net (fo=51, routed)          1.003    62.818    u_piezo/divider10_in[9]
    SLICE_X13Y121        LUT2 (Prop_lut2_I1_O)        0.124    62.942 r  u_piezo/divider[8]_i_41/O
                         net (fo=1, routed)           0.000    62.942    u_piezo/divider[8]_i_41_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.492 r  u_piezo/divider_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    63.492    u_piezo/divider_reg[8]_i_33_n_0
    SLICE_X13Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.606 r  u_piezo/divider_reg[8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    63.606    u_piezo/divider_reg[8]_i_28_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.720 r  u_piezo/divider_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.720    u_piezo/divider_reg[8]_i_23_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.834 r  u_piezo/divider_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.009    63.843    u_piezo/divider_reg[8]_i_18_n_0
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.957 r  u_piezo/divider_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    63.957    u_piezo/divider_reg[8]_i_13_n_0
    SLICE_X13Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.071 r  u_piezo/divider_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    64.071    u_piezo/divider_reg[8]_i_8_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.185 r  u_piezo/divider_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.185    u_piezo/divider_reg[8]_i_3_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.299 r  u_piezo/divider_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.299    u_piezo/divider_reg[8]_i_2_n_0
    SLICE_X13Y129        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    64.592 r  u_piezo/divider_reg[8]_i_1/CO[0]
                         net (fo=53, routed)          0.528    65.121    u_piezo/divider10_in[8]
    SLICE_X15Y129        LUT2 (Prop_lut2_I1_O)        0.373    65.494 r  u_piezo/divider[7]_i_42/O
                         net (fo=1, routed)           0.000    65.494    u_piezo/divider[7]_i_42_n_0
    SLICE_X15Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.044 r  u_piezo/divider_reg[7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.044    u_piezo/divider_reg[7]_i_34_n_0
    SLICE_X15Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.158 r  u_piezo/divider_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.158    u_piezo/divider_reg[7]_i_29_n_0
    SLICE_X15Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.272 r  u_piezo/divider_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.272    u_piezo/divider_reg[7]_i_24_n_0
    SLICE_X15Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.386 r  u_piezo/divider_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    66.386    u_piezo/divider_reg[7]_i_19_n_0
    SLICE_X15Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.500 r  u_piezo/divider_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    66.500    u_piezo/divider_reg[7]_i_14_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.614 r  u_piezo/divider_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    66.614    u_piezo/divider_reg[7]_i_9_n_0
    SLICE_X15Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.728 r  u_piezo/divider_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    66.728    u_piezo/divider_reg[7]_i_4_n_0
    SLICE_X15Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.842 r  u_piezo/divider_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.842    u_piezo/divider_reg[7]_i_2_n_0
    SLICE_X15Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    67.135 r  u_piezo/divider_reg[7]_i_1/CO[0]
                         net (fo=52, routed)          0.523    67.658    u_piezo/divider10_in[7]
    SLICE_X14Y137        LUT2 (Prop_lut2_I0_O)        0.373    68.031 r  u_piezo/divider[6]_i_41/O
                         net (fo=1, routed)           0.000    68.031    u_piezo/divider[6]_i_41_n_0
    SLICE_X14Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.564 r  u_piezo/divider_reg[6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    68.564    u_piezo/divider_reg[6]_i_34_n_0
    SLICE_X14Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.681 r  u_piezo/divider_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    68.681    u_piezo/divider_reg[6]_i_29_n_0
    SLICE_X14Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.798 r  u_piezo/divider_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    68.798    u_piezo/divider_reg[6]_i_24_n_0
    SLICE_X14Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.915 r  u_piezo/divider_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.915    u_piezo/divider_reg[6]_i_19_n_0
    SLICE_X14Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.032 r  u_piezo/divider_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    69.032    u_piezo/divider_reg[6]_i_14_n_0
    SLICE_X14Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.149 r  u_piezo/divider_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    69.149    u_piezo/divider_reg[6]_i_9_n_0
    SLICE_X14Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.266 r  u_piezo/divider_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    69.266    u_piezo/divider_reg[6]_i_4_n_0
    SLICE_X14Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.383 r  u_piezo/divider_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.383    u_piezo/divider_reg[6]_i_2_n_0
    SLICE_X14Y145        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    69.664 r  u_piezo/divider_reg[6]_i_1/CO[0]
                         net (fo=53, routed)          0.838    70.502    u_piezo/divider10_in[6]
    SLICE_X13Y143        LUT2 (Prop_lut2_I1_O)        0.367    70.869 r  u_piezo/divider[5]_i_42/O
                         net (fo=1, routed)           0.000    70.869    u_piezo/divider[5]_i_42_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.419 r  u_piezo/divider_reg[5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    71.419    u_piezo/divider_reg[5]_i_34_n_0
    SLICE_X13Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.533 r  u_piezo/divider_reg[5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    71.533    u_piezo/divider_reg[5]_i_29_n_0
    SLICE_X13Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.647 r  u_piezo/divider_reg[5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.647    u_piezo/divider_reg[5]_i_24_n_0
    SLICE_X13Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.761 r  u_piezo/divider_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    71.761    u_piezo/divider_reg[5]_i_19_n_0
    SLICE_X13Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.875 r  u_piezo/divider_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    71.875    u_piezo/divider_reg[5]_i_14_n_0
    SLICE_X13Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.989 r  u_piezo/divider_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    71.989    u_piezo/divider_reg[5]_i_9_n_0
    SLICE_X13Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.103 r  u_piezo/divider_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.001    72.103    u_piezo/divider_reg[5]_i_4_n_0
    SLICE_X13Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.217 r  u_piezo/divider_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.217    u_piezo/divider_reg[5]_i_2_n_0
    SLICE_X13Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    72.510 r  u_piezo/divider_reg[5]_i_1/CO[0]
                         net (fo=53, routed)          0.527    73.037    u_piezo/divider10_in[5]
    SLICE_X13Y152        LUT2 (Prop_lut2_I1_O)        0.373    73.410 r  u_piezo/divider[4]_i_42/O
                         net (fo=1, routed)           0.000    73.410    u_piezo/divider[4]_i_42_n_0
    SLICE_X13Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.960 r  u_piezo/divider_reg[4]_i_34/CO[3]
                         net (fo=1, routed)           0.000    73.960    u_piezo/divider_reg[4]_i_34_n_0
    SLICE_X13Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.074 r  u_piezo/divider_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    74.074    u_piezo/divider_reg[4]_i_29_n_0
    SLICE_X13Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.188 r  u_piezo/divider_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    74.188    u_piezo/divider_reg[4]_i_24_n_0
    SLICE_X13Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.302 r  u_piezo/divider_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    74.302    u_piezo/divider_reg[4]_i_19_n_0
    SLICE_X13Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.416 r  u_piezo/divider_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    74.416    u_piezo/divider_reg[4]_i_14_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.530 r  u_piezo/divider_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    74.530    u_piezo/divider_reg[4]_i_9_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.644 r  u_piezo/divider_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    74.644    u_piezo/divider_reg[4]_i_4_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.758 r  u_piezo/divider_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    74.758    u_piezo/divider_reg[4]_i_2_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    75.051 r  u_piezo/divider_reg[4]_i_1/CO[0]
                         net (fo=53, routed)          0.539    75.590    u_piezo/divider10_in[4]
    SLICE_X12Y160        LUT2 (Prop_lut2_I1_O)        0.373    75.963 r  u_piezo/divider[3]_i_42/O
                         net (fo=1, routed)           0.000    75.963    u_piezo/divider[3]_i_42_n_0
    SLICE_X12Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.496 r  u_piezo/divider_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    76.496    u_piezo/divider_reg[3]_i_34_n_0
    SLICE_X12Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.613 r  u_piezo/divider_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.613    u_piezo/divider_reg[3]_i_29_n_0
    SLICE_X12Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.730 r  u_piezo/divider_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.730    u_piezo/divider_reg[3]_i_24_n_0
    SLICE_X12Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.847 r  u_piezo/divider_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.847    u_piezo/divider_reg[3]_i_19_n_0
    SLICE_X12Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.964 r  u_piezo/divider_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.964    u_piezo/divider_reg[3]_i_14_n_0
    SLICE_X12Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.081 r  u_piezo/divider_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    77.081    u_piezo/divider_reg[3]_i_9_n_0
    SLICE_X12Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.198 r  u_piezo/divider_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    77.198    u_piezo/divider_reg[3]_i_4_n_0
    SLICE_X12Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.315 r  u_piezo/divider_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.315    u_piezo/divider_reg[3]_i_2_n_0
    SLICE_X12Y168        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    77.596 r  u_piezo/divider_reg[3]_i_1/CO[0]
                         net (fo=53, routed)          0.000    77.596    u_piezo/divider10_in[3]
    SLICE_X12Y168        FDPE                                         r  u_piezo/divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    B6                                                0.000    20.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.429    21.429 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.196    23.625    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.716 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.669    25.385    u_piezo/clk_50mhz_IBUF_BUFG
    SLICE_X12Y168        FDPE                                         r  u_piezo/divider_reg[3]/C
                         clock pessimism              0.195    25.580    
                         clock uncertainty           -0.035    25.545    
    SLICE_X12Y168        FDPE (Setup_fdpe_C_D)        0.066    25.611    u_piezo/divider_reg[3]
  -------------------------------------------------------------------
                         required time                         25.611    
                         arrival time                         -77.596    
  -------------------------------------------------------------------
                         slack                                -51.985    

Slack (VIOLATED) :        -49.481ns  (required time - arrival time)
  Source:                 u_engine/rpm_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_piezo/divider_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        69.335ns  (logic 46.183ns (66.609%)  route 23.152ns (33.391%))
  Logic Levels:           192  (CARRY4=164 DSP48E1=1 LUT2=19 LUT3=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 25.393 - 20.000 ) 
    Source Clock Delay      (SCD):    5.717ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.805     5.717    u_engine/clk_50mhz_IBUF_BUFG
    SLICE_X11Y31         FDCE                                         r  u_engine/rpm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456     6.173 r  u_engine/rpm_reg[6]/Q
                         net (fo=14, routed)          0.601     6.774    u_piezo/freq4_3[6]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[6]_P[8])
                                                      3.841    10.615 r  u_piezo/freq4/P[8]
                         net (fo=14, routed)          0.851    11.465    u_piezo/freq4_n_97
    SLICE_X10Y31         LUT3 (Prop_lut3_I1_O)        0.124    11.589 f  u_piezo/divider[25]_i_245/O
                         net (fo=3, routed)           0.758    12.347    u_piezo/divider[25]_i_245_n_0
    SLICE_X12Y31         LUT5 (Prop_lut5_I3_O)        0.124    12.471 r  u_piezo/divider[25]_i_208/O
                         net (fo=2, routed)           0.492    12.963    u_piezo/divider[25]_i_208_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.470 r  u_piezo/divider_reg[25]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_piezo/divider_reg[25]_i_167_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_piezo/divider_reg[25]_i_127/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_piezo/divider_reg[25]_i_127_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_piezo/divider_reg[25]_i_89/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_piezo/divider_reg[25]_i_89_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.011 f  u_piezo/divider_reg[25]_i_61/O[3]
                         net (fo=17, routed)          0.675    14.687    u_piezo_n_1
    SLICE_X14Y35         LUT3 (Prop_lut3_I1_O)        0.306    14.993 r  divider[25]_i_229/O
                         net (fo=1, routed)           0.746    15.739    divider[25]_i_229_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.265 r  divider_reg[25]_i_196/CO[3]
                         net (fo=1, routed)           0.000    16.265    divider_reg[25]_i_196_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.599 r  divider_reg[25]_i_160/O[1]
                         net (fo=3, routed)           0.531    17.130    divider_reg[25]_i_160_n_6
    SLICE_X16Y35         LUT3 (Prop_lut3_I1_O)        0.303    17.433 r  divider[25]_i_120/O
                         net (fo=1, routed)           0.344    17.777    divider[25]_i_120_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    18.327 r  divider_reg[25]_i_78/CO[3]
                         net (fo=1, routed)           0.000    18.327    divider_reg[25]_i_78_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.546 r  divider_reg[25]_i_57/O[0]
                         net (fo=3, routed)           0.767    19.313    u_piezo/divider_reg[25]_i_20_0[0]
    SLICE_X11Y36         LUT4 (Prop_lut4_I1_O)        0.295    19.608 r  u_piezo/divider[25]_i_76/O
                         net (fo=1, routed)           0.000    19.608    u_piezo/divider[25]_i_76_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    20.178 r  u_piezo/divider_reg[25]_i_56/CO[2]
                         net (fo=18, routed)          0.584    20.763    u_piezo/divider_reg[25]_i_56_n_1
    SLICE_X10Y36         LUT5 (Prop_lut5_I1_O)        0.313    21.076 r  u_piezo/divider[25]_i_65/O
                         net (fo=1, routed)           0.000    21.076    u_piezo/divider[25]_i_65_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.609 r  u_piezo/divider_reg[25]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.609    u_piezo/divider_reg[25]_i_44_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.726 r  u_piezo/divider_reg[25]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.726    u_piezo/divider_reg[25]_i_29_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.945 r  u_piezo/divider_reg[25]_i_19/O[0]
                         net (fo=28, routed)          0.801    22.746    u_piezo/freq[10]
    SLICE_X9Y41          LUT2 (Prop_lut2_I0_O)        0.295    23.041 r  u_piezo/divider[25]_i_33/O
                         net (fo=1, routed)           0.000    23.041    u_piezo/divider[25]_i_33_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    23.611 r  u_piezo/divider_reg[25]_i_18/CO[2]
                         net (fo=330, routed)         0.689    24.299    u_piezo/freq1
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.313    24.612 r  u_piezo/divider[25]_i_40/O
                         net (fo=1, routed)           0.190    24.802    u_piezo/divider[25]_i_40_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.322 r  u_piezo/divider_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.322    u_piezo/divider_reg[25]_i_20_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.439 r  u_piezo/divider_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.439    u_piezo/divider_reg[25]_i_9_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.556 r  u_piezo/divider_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.556    u_piezo/divider_reg[25]_i_2_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.673 r  u_piezo/divider_reg[25]_i_1/CO[3]
                         net (fo=18, routed)          0.841    26.514    u_piezo/divider10_in[25]
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    26.638 r  u_piezo/divider[24]_i_20/O
                         net (fo=1, routed)           0.000    26.638    u_piezo/divider[24]_i_20_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.188 r  u_piezo/divider_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.188    u_piezo/divider_reg[24]_i_13_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.302 r  u_piezo/divider_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.302    u_piezo/divider_reg[24]_i_8_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.416 r  u_piezo/divider_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.416    u_piezo/divider_reg[24]_i_3_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.530 r  u_piezo/divider_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.530    u_piezo/divider_reg[24]_i_2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    27.823 r  u_piezo/divider_reg[24]_i_1/CO[0]
                         net (fo=21, routed)          0.841    28.664    u_piezo/divider10_in[24]
    SLICE_X12Y45         LUT2 (Prop_lut2_I1_O)        0.373    29.037 r  u_piezo/divider[23]_i_22/O
                         net (fo=1, routed)           0.000    29.037    u_piezo/divider[23]_i_22_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.570 r  u_piezo/divider_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.570    u_piezo/divider_reg[23]_i_14_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.687 r  u_piezo/divider_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.687    u_piezo/divider_reg[23]_i_9_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.804 r  u_piezo/divider_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.804    u_piezo/divider_reg[23]_i_4_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.921 r  u_piezo/divider_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.921    u_piezo/divider_reg[23]_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    30.100 r  u_piezo/divider_reg[23]_i_1/CO[1]
                         net (fo=22, routed)          0.632    30.732    u_piezo/divider10_in[23]
    SLICE_X12Y50         LUT2 (Prop_lut2_I0_O)        0.332    31.064 r  u_piezo/divider[22]_i_22/O
                         net (fo=1, routed)           0.000    31.064    u_piezo/divider[22]_i_22_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.597 r  u_piezo/divider_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.597    u_piezo/divider_reg[22]_i_15_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.714 r  u_piezo/divider_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.714    u_piezo/divider_reg[22]_i_10_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.831 r  u_piezo/divider_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.831    u_piezo/divider_reg[22]_i_5_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.948 r  u_piezo/divider_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.948    u_piezo/divider_reg[22]_i_2_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    32.200 r  u_piezo/divider_reg[22]_i_1/CO[2]
                         net (fo=24, routed)          0.723    32.922    u_piezo/divider10_in[22]
    SLICE_X11Y52         LUT2 (Prop_lut2_I0_O)        0.310    33.232 r  u_piezo/divider[21]_i_23/O
                         net (fo=1, routed)           0.000    33.232    u_piezo/divider[21]_i_23_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.782 r  u_piezo/divider_reg[21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.782    u_piezo/divider_reg[21]_i_16_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.896 r  u_piezo/divider_reg[21]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.896    u_piezo/divider_reg[21]_i_11_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.010 r  u_piezo/divider_reg[21]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.010    u_piezo/divider_reg[21]_i_6_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.124 r  u_piezo/divider_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.124    u_piezo/divider_reg[21]_i_2_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.238 r  u_piezo/divider_reg[21]_i_1/CO[3]
                         net (fo=26, routed)          0.961    35.199    u_piezo/divider10_in[21]
    SLICE_X10Y55         LUT2 (Prop_lut2_I0_O)        0.124    35.323 r  u_piezo/divider[20]_i_25/O
                         net (fo=1, routed)           0.000    35.323    u_piezo/divider[20]_i_25_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.856 r  u_piezo/divider_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.856    u_piezo/divider_reg[20]_i_18_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.973 r  u_piezo/divider_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.973    u_piezo/divider_reg[20]_i_13_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.090 r  u_piezo/divider_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    36.090    u_piezo/divider_reg[20]_i_8_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.207 r  u_piezo/divider_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.207    u_piezo/divider_reg[20]_i_3_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.324 r  u_piezo/divider_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.324    u_piezo/divider_reg[20]_i_2_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    36.605 r  u_piezo/divider_reg[20]_i_1/CO[0]
                         net (fo=28, routed)          0.587    37.192    u_piezo/divider10_in[20]
    SLICE_X12Y59         LUT2 (Prop_lut2_I0_O)        0.367    37.559 r  u_piezo/divider[19]_i_26/O
                         net (fo=1, routed)           0.000    37.559    u_piezo/divider[19]_i_26_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.092 r  u_piezo/divider_reg[19]_i_19/CO[3]
                         net (fo=1, routed)           0.000    38.092    u_piezo/divider_reg[19]_i_19_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.209 r  u_piezo/divider_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.209    u_piezo/divider_reg[19]_i_14_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.326 r  u_piezo/divider_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.326    u_piezo/divider_reg[19]_i_9_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.443 r  u_piezo/divider_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.443    u_piezo/divider_reg[19]_i_4_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.560 r  u_piezo/divider_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.560    u_piezo/divider_reg[19]_i_2_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    38.739 r  u_piezo/divider_reg[19]_i_1/CO[1]
                         net (fo=30, routed)          0.529    39.269    u_piezo/divider10_in[19]
    SLICE_X13Y64         LUT2 (Prop_lut2_I0_O)        0.332    39.601 r  u_piezo/divider[18]_i_27/O
                         net (fo=1, routed)           0.000    39.601    u_piezo/divider[18]_i_27_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.151 r  u_piezo/divider_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.151    u_piezo/divider_reg[18]_i_20_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.265 r  u_piezo/divider_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.265    u_piezo/divider_reg[18]_i_15_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  u_piezo/divider_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.379    u_piezo/divider_reg[18]_i_10_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  u_piezo/divider_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.493    u_piezo/divider_reg[18]_i_5_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.607 r  u_piezo/divider_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.607    u_piezo/divider_reg[18]_i_2_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    40.857 r  u_piezo/divider_reg[18]_i_1/CO[2]
                         net (fo=33, routed)          0.675    41.532    u_piezo/divider10_in[18]
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.313    41.845 r  u_piezo/divider[17]_i_29/O
                         net (fo=1, routed)           0.000    41.845    u_piezo/divider[17]_i_29_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.395 r  u_piezo/divider_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    42.395    u_piezo/divider_reg[17]_i_21_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.509 r  u_piezo/divider_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.509    u_piezo/divider_reg[17]_i_16_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.623 r  u_piezo/divider_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.623    u_piezo/divider_reg[17]_i_11_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.737 r  u_piezo/divider_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    42.737    u_piezo/divider_reg[17]_i_6_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.851 r  u_piezo/divider_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.851    u_piezo/divider_reg[17]_i_2_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.965 r  u_piezo/divider_reg[17]_i_1/CO[3]
                         net (fo=34, routed)          0.961    43.926    u_piezo/divider10_in[17]
    SLICE_X10Y72         LUT2 (Prop_lut2_I0_O)        0.124    44.050 r  u_piezo/divider[16]_i_30/O
                         net (fo=1, routed)           0.000    44.050    u_piezo/divider[16]_i_30_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.583 r  u_piezo/divider_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.583    u_piezo/divider_reg[16]_i_23_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.700 r  u_piezo/divider_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    44.700    u_piezo/divider_reg[16]_i_18_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.817 r  u_piezo/divider_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    44.826    u_piezo/divider_reg[16]_i_13_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.943 r  u_piezo/divider_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    44.943    u_piezo/divider_reg[16]_i_8_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.060 r  u_piezo/divider_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.060    u_piezo/divider_reg[16]_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.177 r  u_piezo/divider_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.177    u_piezo/divider_reg[16]_i_2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    45.458 r  u_piezo/divider_reg[16]_i_1/CO[0]
                         net (fo=37, routed)          0.655    46.113    u_piezo/divider10_in[16]
    SLICE_X12Y78         LUT2 (Prop_lut2_I1_O)        0.367    46.480 r  u_piezo/divider[15]_i_32/O
                         net (fo=1, routed)           0.000    46.480    u_piezo/divider[15]_i_32_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.013 r  u_piezo/divider_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.013    u_piezo/divider_reg[15]_i_24_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.130 r  u_piezo/divider_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.130    u_piezo/divider_reg[15]_i_19_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.247 r  u_piezo/divider_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.247    u_piezo/divider_reg[15]_i_14_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.364 r  u_piezo/divider_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.364    u_piezo/divider_reg[15]_i_9_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.481 r  u_piezo/divider_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.481    u_piezo/divider_reg[15]_i_4_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.598 r  u_piezo/divider_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.598    u_piezo/divider_reg[15]_i_2_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    47.777 r  u_piezo/divider_reg[15]_i_1/CO[1]
                         net (fo=38, routed)          0.597    48.373    u_piezo/divider10_in[15]
    SLICE_X12Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    49.176 r  u_piezo/divider_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.176    u_piezo/divider_reg[14]_i_25_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.293 r  u_piezo/divider_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.293    u_piezo/divider_reg[14]_i_20_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.410 r  u_piezo/divider_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.410    u_piezo/divider_reg[14]_i_15_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.527 r  u_piezo/divider_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.527    u_piezo/divider_reg[14]_i_10_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.644 r  u_piezo/divider_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.644    u_piezo/divider_reg[14]_i_5_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.761 r  u_piezo/divider_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.761    u_piezo/divider_reg[14]_i_2_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    50.013 r  u_piezo/divider_reg[14]_i_1/CO[2]
                         net (fo=40, routed)          0.678    50.692    u_piezo/divider10_in[14]
    SLICE_X13Y93         LUT4 (Prop_lut4_I2_O)        0.310    51.002 r  u_piezo/divider[13]_i_24/O
                         net (fo=1, routed)           0.000    51.002    u_piezo/divider[13]_i_24_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.552 r  u_piezo/divider_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.552    u_piezo/divider_reg[13]_i_16_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.666 r  u_piezo/divider_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    51.666    u_piezo/divider_reg[13]_i_11_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.780 r  u_piezo/divider_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    51.780    u_piezo/divider_reg[13]_i_6_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.894 r  u_piezo/divider_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.894    u_piezo/divider_reg[13]_i_2_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.008 r  u_piezo/divider_reg[13]_i_1/CO[3]
                         net (fo=42, routed)          0.979    52.987    u_piezo/divider10_in[13]
    SLICE_X12Y96         LUT2 (Prop_lut2_I0_O)        0.124    53.111 r  u_piezo/divider[12]_i_35/O
                         net (fo=1, routed)           0.000    53.111    u_piezo/divider[12]_i_35_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.644 r  u_piezo/divider_reg[12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.644    u_piezo/divider_reg[12]_i_28_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.761 r  u_piezo/divider_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.761    u_piezo/divider_reg[12]_i_23_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.878 r  u_piezo/divider_reg[12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.878    u_piezo/divider_reg[12]_i_18_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.995 r  u_piezo/divider_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.001    53.995    u_piezo/divider_reg[12]_i_13_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.112 r  u_piezo/divider_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    54.112    u_piezo/divider_reg[12]_i_8_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.229 r  u_piezo/divider_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    54.229    u_piezo/divider_reg[12]_i_3_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.346 r  u_piezo/divider_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.346    u_piezo/divider_reg[12]_i_2_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    54.627 r  u_piezo/divider_reg[12]_i_1/CO[0]
                         net (fo=44, routed)          0.697    55.324    u_piezo/divider10_in[12]
    SLICE_X13Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    56.147 r  u_piezo/divider_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.147    u_piezo/divider_reg[11]_i_29_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.261 r  u_piezo/divider_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.261    u_piezo/divider_reg[11]_i_24_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.375 r  u_piezo/divider_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.375    u_piezo/divider_reg[11]_i_19_n_0
    SLICE_X13Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.489 r  u_piezo/divider_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    56.489    u_piezo/divider_reg[11]_i_14_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.603 r  u_piezo/divider_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.603    u_piezo/divider_reg[11]_i_9_n_0
    SLICE_X13Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.717 r  u_piezo/divider_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.717    u_piezo/divider_reg[11]_i_4_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.831 r  u_piezo/divider_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.831    u_piezo/divider_reg[11]_i_2_n_0
    SLICE_X13Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    57.009 r  u_piezo/divider_reg[11]_i_1/CO[1]
                         net (fo=47, routed)          0.727    57.736    u_piezo/divider10_in[11]
    SLICE_X13Y109        LUT2 (Prop_lut2_I1_O)        0.329    58.065 r  u_piezo/divider[10]_i_38/O
                         net (fo=1, routed)           0.000    58.065    u_piezo/divider[10]_i_38_n_0
    SLICE_X13Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.615 r  u_piezo/divider_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    58.615    u_piezo/divider_reg[10]_i_30_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.729 r  u_piezo/divider_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.729    u_piezo/divider_reg[10]_i_25_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.843 r  u_piezo/divider_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.843    u_piezo/divider_reg[10]_i_20_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.957 r  u_piezo/divider_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.957    u_piezo/divider_reg[10]_i_15_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.071 r  u_piezo/divider_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.071    u_piezo/divider_reg[10]_i_10_n_0
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.185 r  u_piezo/divider_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.185    u_piezo/divider_reg[10]_i_5_n_0
    SLICE_X13Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.299 r  u_piezo/divider_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.299    u_piezo/divider_reg[10]_i_2_n_0
    SLICE_X13Y116        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    59.549 r  u_piezo/divider_reg[10]_i_1/CO[2]
                         net (fo=49, routed)          0.601    60.151    u_piezo/divider10_in[10]
    SLICE_X12Y116        LUT2 (Prop_lut2_I1_O)        0.313    60.464 r  u_piezo/divider[9]_i_39/O
                         net (fo=1, routed)           0.000    60.464    u_piezo/divider[9]_i_39_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.997 r  u_piezo/divider_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.997    u_piezo/divider_reg[9]_i_31_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.114 r  u_piezo/divider_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.114    u_piezo/divider_reg[9]_i_26_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.231 r  u_piezo/divider_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.231    u_piezo/divider_reg[9]_i_21_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.348 r  u_piezo/divider_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    61.348    u_piezo/divider_reg[9]_i_16_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.465 r  u_piezo/divider_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    61.465    u_piezo/divider_reg[9]_i_11_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.582 r  u_piezo/divider_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    61.582    u_piezo/divider_reg[9]_i_6_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.699 r  u_piezo/divider_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.699    u_piezo/divider_reg[9]_i_2_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.816 r  u_piezo/divider_reg[9]_i_1/CO[3]
                         net (fo=51, routed)          1.003    62.818    u_piezo/divider10_in[9]
    SLICE_X13Y121        LUT2 (Prop_lut2_I1_O)        0.124    62.942 r  u_piezo/divider[8]_i_41/O
                         net (fo=1, routed)           0.000    62.942    u_piezo/divider[8]_i_41_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.492 r  u_piezo/divider_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    63.492    u_piezo/divider_reg[8]_i_33_n_0
    SLICE_X13Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.606 r  u_piezo/divider_reg[8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    63.606    u_piezo/divider_reg[8]_i_28_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.720 r  u_piezo/divider_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.720    u_piezo/divider_reg[8]_i_23_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.834 r  u_piezo/divider_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.009    63.843    u_piezo/divider_reg[8]_i_18_n_0
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.957 r  u_piezo/divider_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    63.957    u_piezo/divider_reg[8]_i_13_n_0
    SLICE_X13Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.071 r  u_piezo/divider_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    64.071    u_piezo/divider_reg[8]_i_8_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.185 r  u_piezo/divider_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.185    u_piezo/divider_reg[8]_i_3_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.299 r  u_piezo/divider_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.299    u_piezo/divider_reg[8]_i_2_n_0
    SLICE_X13Y129        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    64.592 r  u_piezo/divider_reg[8]_i_1/CO[0]
                         net (fo=53, routed)          0.528    65.121    u_piezo/divider10_in[8]
    SLICE_X15Y129        LUT2 (Prop_lut2_I1_O)        0.373    65.494 r  u_piezo/divider[7]_i_42/O
                         net (fo=1, routed)           0.000    65.494    u_piezo/divider[7]_i_42_n_0
    SLICE_X15Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.044 r  u_piezo/divider_reg[7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.044    u_piezo/divider_reg[7]_i_34_n_0
    SLICE_X15Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.158 r  u_piezo/divider_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.158    u_piezo/divider_reg[7]_i_29_n_0
    SLICE_X15Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.272 r  u_piezo/divider_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.272    u_piezo/divider_reg[7]_i_24_n_0
    SLICE_X15Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.386 r  u_piezo/divider_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    66.386    u_piezo/divider_reg[7]_i_19_n_0
    SLICE_X15Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.500 r  u_piezo/divider_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    66.500    u_piezo/divider_reg[7]_i_14_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.614 r  u_piezo/divider_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    66.614    u_piezo/divider_reg[7]_i_9_n_0
    SLICE_X15Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.728 r  u_piezo/divider_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    66.728    u_piezo/divider_reg[7]_i_4_n_0
    SLICE_X15Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.842 r  u_piezo/divider_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.842    u_piezo/divider_reg[7]_i_2_n_0
    SLICE_X15Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    67.135 r  u_piezo/divider_reg[7]_i_1/CO[0]
                         net (fo=52, routed)          0.523    67.658    u_piezo/divider10_in[7]
    SLICE_X14Y137        LUT2 (Prop_lut2_I0_O)        0.373    68.031 r  u_piezo/divider[6]_i_41/O
                         net (fo=1, routed)           0.000    68.031    u_piezo/divider[6]_i_41_n_0
    SLICE_X14Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.564 r  u_piezo/divider_reg[6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    68.564    u_piezo/divider_reg[6]_i_34_n_0
    SLICE_X14Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.681 r  u_piezo/divider_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    68.681    u_piezo/divider_reg[6]_i_29_n_0
    SLICE_X14Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.798 r  u_piezo/divider_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    68.798    u_piezo/divider_reg[6]_i_24_n_0
    SLICE_X14Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.915 r  u_piezo/divider_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.915    u_piezo/divider_reg[6]_i_19_n_0
    SLICE_X14Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.032 r  u_piezo/divider_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    69.032    u_piezo/divider_reg[6]_i_14_n_0
    SLICE_X14Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.149 r  u_piezo/divider_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    69.149    u_piezo/divider_reg[6]_i_9_n_0
    SLICE_X14Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.266 r  u_piezo/divider_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    69.266    u_piezo/divider_reg[6]_i_4_n_0
    SLICE_X14Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.383 r  u_piezo/divider_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.383    u_piezo/divider_reg[6]_i_2_n_0
    SLICE_X14Y145        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    69.664 r  u_piezo/divider_reg[6]_i_1/CO[0]
                         net (fo=53, routed)          0.838    70.502    u_piezo/divider10_in[6]
    SLICE_X13Y143        LUT2 (Prop_lut2_I1_O)        0.367    70.869 r  u_piezo/divider[5]_i_42/O
                         net (fo=1, routed)           0.000    70.869    u_piezo/divider[5]_i_42_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.419 r  u_piezo/divider_reg[5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    71.419    u_piezo/divider_reg[5]_i_34_n_0
    SLICE_X13Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.533 r  u_piezo/divider_reg[5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    71.533    u_piezo/divider_reg[5]_i_29_n_0
    SLICE_X13Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.647 r  u_piezo/divider_reg[5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.647    u_piezo/divider_reg[5]_i_24_n_0
    SLICE_X13Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.761 r  u_piezo/divider_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    71.761    u_piezo/divider_reg[5]_i_19_n_0
    SLICE_X13Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.875 r  u_piezo/divider_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    71.875    u_piezo/divider_reg[5]_i_14_n_0
    SLICE_X13Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.989 r  u_piezo/divider_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    71.989    u_piezo/divider_reg[5]_i_9_n_0
    SLICE_X13Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.103 r  u_piezo/divider_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.001    72.103    u_piezo/divider_reg[5]_i_4_n_0
    SLICE_X13Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.217 r  u_piezo/divider_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.217    u_piezo/divider_reg[5]_i_2_n_0
    SLICE_X13Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    72.510 r  u_piezo/divider_reg[5]_i_1/CO[0]
                         net (fo=53, routed)          0.527    73.037    u_piezo/divider10_in[5]
    SLICE_X13Y152        LUT2 (Prop_lut2_I1_O)        0.373    73.410 r  u_piezo/divider[4]_i_42/O
                         net (fo=1, routed)           0.000    73.410    u_piezo/divider[4]_i_42_n_0
    SLICE_X13Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.960 r  u_piezo/divider_reg[4]_i_34/CO[3]
                         net (fo=1, routed)           0.000    73.960    u_piezo/divider_reg[4]_i_34_n_0
    SLICE_X13Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.074 r  u_piezo/divider_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    74.074    u_piezo/divider_reg[4]_i_29_n_0
    SLICE_X13Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.188 r  u_piezo/divider_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    74.188    u_piezo/divider_reg[4]_i_24_n_0
    SLICE_X13Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.302 r  u_piezo/divider_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    74.302    u_piezo/divider_reg[4]_i_19_n_0
    SLICE_X13Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.416 r  u_piezo/divider_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    74.416    u_piezo/divider_reg[4]_i_14_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.530 r  u_piezo/divider_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    74.530    u_piezo/divider_reg[4]_i_9_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.644 r  u_piezo/divider_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    74.644    u_piezo/divider_reg[4]_i_4_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.758 r  u_piezo/divider_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    74.758    u_piezo/divider_reg[4]_i_2_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    75.051 r  u_piezo/divider_reg[4]_i_1/CO[0]
                         net (fo=53, routed)          0.000    75.051    u_piezo/divider10_in[4]
    SLICE_X13Y160        FDCE                                         r  u_piezo/divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    B6                                                0.000    20.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.429    21.429 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.196    23.625    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.716 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.677    25.393    u_piezo/clk_50mhz_IBUF_BUFG
    SLICE_X13Y160        FDCE                                         r  u_piezo/divider_reg[4]/C
                         clock pessimism              0.195    25.588    
                         clock uncertainty           -0.035    25.553    
    SLICE_X13Y160        FDCE (Setup_fdce_C_D)        0.017    25.570    u_piezo/divider_reg[4]
  -------------------------------------------------------------------
                         required time                         25.570    
                         arrival time                         -75.051    
  -------------------------------------------------------------------
                         slack                                -49.481    

Slack (VIOLATED) :        -46.937ns  (required time - arrival time)
  Source:                 u_engine/rpm_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_piezo/divider_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        66.794ns  (logic 44.169ns (66.127%)  route 22.625ns (33.873%))
  Logic Levels:           182  (CARRY4=155 DSP48E1=1 LUT2=18 LUT3=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 25.396 - 20.000 ) 
    Source Clock Delay      (SCD):    5.717ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.805     5.717    u_engine/clk_50mhz_IBUF_BUFG
    SLICE_X11Y31         FDCE                                         r  u_engine/rpm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456     6.173 r  u_engine/rpm_reg[6]/Q
                         net (fo=14, routed)          0.601     6.774    u_piezo/freq4_3[6]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[6]_P[8])
                                                      3.841    10.615 r  u_piezo/freq4/P[8]
                         net (fo=14, routed)          0.851    11.465    u_piezo/freq4_n_97
    SLICE_X10Y31         LUT3 (Prop_lut3_I1_O)        0.124    11.589 f  u_piezo/divider[25]_i_245/O
                         net (fo=3, routed)           0.758    12.347    u_piezo/divider[25]_i_245_n_0
    SLICE_X12Y31         LUT5 (Prop_lut5_I3_O)        0.124    12.471 r  u_piezo/divider[25]_i_208/O
                         net (fo=2, routed)           0.492    12.963    u_piezo/divider[25]_i_208_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.470 r  u_piezo/divider_reg[25]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_piezo/divider_reg[25]_i_167_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_piezo/divider_reg[25]_i_127/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_piezo/divider_reg[25]_i_127_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_piezo/divider_reg[25]_i_89/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_piezo/divider_reg[25]_i_89_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.011 f  u_piezo/divider_reg[25]_i_61/O[3]
                         net (fo=17, routed)          0.675    14.687    u_piezo_n_1
    SLICE_X14Y35         LUT3 (Prop_lut3_I1_O)        0.306    14.993 r  divider[25]_i_229/O
                         net (fo=1, routed)           0.746    15.739    divider[25]_i_229_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.265 r  divider_reg[25]_i_196/CO[3]
                         net (fo=1, routed)           0.000    16.265    divider_reg[25]_i_196_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.599 r  divider_reg[25]_i_160/O[1]
                         net (fo=3, routed)           0.531    17.130    divider_reg[25]_i_160_n_6
    SLICE_X16Y35         LUT3 (Prop_lut3_I1_O)        0.303    17.433 r  divider[25]_i_120/O
                         net (fo=1, routed)           0.344    17.777    divider[25]_i_120_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    18.327 r  divider_reg[25]_i_78/CO[3]
                         net (fo=1, routed)           0.000    18.327    divider_reg[25]_i_78_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.546 r  divider_reg[25]_i_57/O[0]
                         net (fo=3, routed)           0.767    19.313    u_piezo/divider_reg[25]_i_20_0[0]
    SLICE_X11Y36         LUT4 (Prop_lut4_I1_O)        0.295    19.608 r  u_piezo/divider[25]_i_76/O
                         net (fo=1, routed)           0.000    19.608    u_piezo/divider[25]_i_76_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    20.178 r  u_piezo/divider_reg[25]_i_56/CO[2]
                         net (fo=18, routed)          0.584    20.763    u_piezo/divider_reg[25]_i_56_n_1
    SLICE_X10Y36         LUT5 (Prop_lut5_I1_O)        0.313    21.076 r  u_piezo/divider[25]_i_65/O
                         net (fo=1, routed)           0.000    21.076    u_piezo/divider[25]_i_65_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.609 r  u_piezo/divider_reg[25]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.609    u_piezo/divider_reg[25]_i_44_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.726 r  u_piezo/divider_reg[25]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.726    u_piezo/divider_reg[25]_i_29_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.945 r  u_piezo/divider_reg[25]_i_19/O[0]
                         net (fo=28, routed)          0.801    22.746    u_piezo/freq[10]
    SLICE_X9Y41          LUT2 (Prop_lut2_I0_O)        0.295    23.041 r  u_piezo/divider[25]_i_33/O
                         net (fo=1, routed)           0.000    23.041    u_piezo/divider[25]_i_33_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    23.611 r  u_piezo/divider_reg[25]_i_18/CO[2]
                         net (fo=330, routed)         0.689    24.299    u_piezo/freq1
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.313    24.612 r  u_piezo/divider[25]_i_40/O
                         net (fo=1, routed)           0.190    24.802    u_piezo/divider[25]_i_40_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.322 r  u_piezo/divider_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.322    u_piezo/divider_reg[25]_i_20_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.439 r  u_piezo/divider_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.439    u_piezo/divider_reg[25]_i_9_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.556 r  u_piezo/divider_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.556    u_piezo/divider_reg[25]_i_2_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.673 r  u_piezo/divider_reg[25]_i_1/CO[3]
                         net (fo=18, routed)          0.841    26.514    u_piezo/divider10_in[25]
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    26.638 r  u_piezo/divider[24]_i_20/O
                         net (fo=1, routed)           0.000    26.638    u_piezo/divider[24]_i_20_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.188 r  u_piezo/divider_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.188    u_piezo/divider_reg[24]_i_13_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.302 r  u_piezo/divider_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.302    u_piezo/divider_reg[24]_i_8_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.416 r  u_piezo/divider_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.416    u_piezo/divider_reg[24]_i_3_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.530 r  u_piezo/divider_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.530    u_piezo/divider_reg[24]_i_2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    27.823 r  u_piezo/divider_reg[24]_i_1/CO[0]
                         net (fo=21, routed)          0.841    28.664    u_piezo/divider10_in[24]
    SLICE_X12Y45         LUT2 (Prop_lut2_I1_O)        0.373    29.037 r  u_piezo/divider[23]_i_22/O
                         net (fo=1, routed)           0.000    29.037    u_piezo/divider[23]_i_22_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.570 r  u_piezo/divider_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.570    u_piezo/divider_reg[23]_i_14_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.687 r  u_piezo/divider_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.687    u_piezo/divider_reg[23]_i_9_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.804 r  u_piezo/divider_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.804    u_piezo/divider_reg[23]_i_4_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.921 r  u_piezo/divider_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.921    u_piezo/divider_reg[23]_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    30.100 r  u_piezo/divider_reg[23]_i_1/CO[1]
                         net (fo=22, routed)          0.632    30.732    u_piezo/divider10_in[23]
    SLICE_X12Y50         LUT2 (Prop_lut2_I0_O)        0.332    31.064 r  u_piezo/divider[22]_i_22/O
                         net (fo=1, routed)           0.000    31.064    u_piezo/divider[22]_i_22_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.597 r  u_piezo/divider_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.597    u_piezo/divider_reg[22]_i_15_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.714 r  u_piezo/divider_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.714    u_piezo/divider_reg[22]_i_10_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.831 r  u_piezo/divider_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.831    u_piezo/divider_reg[22]_i_5_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.948 r  u_piezo/divider_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.948    u_piezo/divider_reg[22]_i_2_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    32.200 r  u_piezo/divider_reg[22]_i_1/CO[2]
                         net (fo=24, routed)          0.723    32.922    u_piezo/divider10_in[22]
    SLICE_X11Y52         LUT2 (Prop_lut2_I0_O)        0.310    33.232 r  u_piezo/divider[21]_i_23/O
                         net (fo=1, routed)           0.000    33.232    u_piezo/divider[21]_i_23_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.782 r  u_piezo/divider_reg[21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.782    u_piezo/divider_reg[21]_i_16_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.896 r  u_piezo/divider_reg[21]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.896    u_piezo/divider_reg[21]_i_11_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.010 r  u_piezo/divider_reg[21]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.010    u_piezo/divider_reg[21]_i_6_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.124 r  u_piezo/divider_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.124    u_piezo/divider_reg[21]_i_2_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.238 r  u_piezo/divider_reg[21]_i_1/CO[3]
                         net (fo=26, routed)          0.961    35.199    u_piezo/divider10_in[21]
    SLICE_X10Y55         LUT2 (Prop_lut2_I0_O)        0.124    35.323 r  u_piezo/divider[20]_i_25/O
                         net (fo=1, routed)           0.000    35.323    u_piezo/divider[20]_i_25_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.856 r  u_piezo/divider_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.856    u_piezo/divider_reg[20]_i_18_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.973 r  u_piezo/divider_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.973    u_piezo/divider_reg[20]_i_13_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.090 r  u_piezo/divider_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    36.090    u_piezo/divider_reg[20]_i_8_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.207 r  u_piezo/divider_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.207    u_piezo/divider_reg[20]_i_3_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.324 r  u_piezo/divider_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.324    u_piezo/divider_reg[20]_i_2_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    36.605 r  u_piezo/divider_reg[20]_i_1/CO[0]
                         net (fo=28, routed)          0.587    37.192    u_piezo/divider10_in[20]
    SLICE_X12Y59         LUT2 (Prop_lut2_I0_O)        0.367    37.559 r  u_piezo/divider[19]_i_26/O
                         net (fo=1, routed)           0.000    37.559    u_piezo/divider[19]_i_26_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.092 r  u_piezo/divider_reg[19]_i_19/CO[3]
                         net (fo=1, routed)           0.000    38.092    u_piezo/divider_reg[19]_i_19_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.209 r  u_piezo/divider_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.209    u_piezo/divider_reg[19]_i_14_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.326 r  u_piezo/divider_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.326    u_piezo/divider_reg[19]_i_9_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.443 r  u_piezo/divider_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.443    u_piezo/divider_reg[19]_i_4_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.560 r  u_piezo/divider_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.560    u_piezo/divider_reg[19]_i_2_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    38.739 r  u_piezo/divider_reg[19]_i_1/CO[1]
                         net (fo=30, routed)          0.529    39.269    u_piezo/divider10_in[19]
    SLICE_X13Y64         LUT2 (Prop_lut2_I0_O)        0.332    39.601 r  u_piezo/divider[18]_i_27/O
                         net (fo=1, routed)           0.000    39.601    u_piezo/divider[18]_i_27_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.151 r  u_piezo/divider_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.151    u_piezo/divider_reg[18]_i_20_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.265 r  u_piezo/divider_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.265    u_piezo/divider_reg[18]_i_15_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  u_piezo/divider_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.379    u_piezo/divider_reg[18]_i_10_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  u_piezo/divider_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.493    u_piezo/divider_reg[18]_i_5_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.607 r  u_piezo/divider_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.607    u_piezo/divider_reg[18]_i_2_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    40.857 r  u_piezo/divider_reg[18]_i_1/CO[2]
                         net (fo=33, routed)          0.675    41.532    u_piezo/divider10_in[18]
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.313    41.845 r  u_piezo/divider[17]_i_29/O
                         net (fo=1, routed)           0.000    41.845    u_piezo/divider[17]_i_29_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.395 r  u_piezo/divider_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    42.395    u_piezo/divider_reg[17]_i_21_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.509 r  u_piezo/divider_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.509    u_piezo/divider_reg[17]_i_16_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.623 r  u_piezo/divider_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.623    u_piezo/divider_reg[17]_i_11_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.737 r  u_piezo/divider_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    42.737    u_piezo/divider_reg[17]_i_6_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.851 r  u_piezo/divider_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.851    u_piezo/divider_reg[17]_i_2_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.965 r  u_piezo/divider_reg[17]_i_1/CO[3]
                         net (fo=34, routed)          0.961    43.926    u_piezo/divider10_in[17]
    SLICE_X10Y72         LUT2 (Prop_lut2_I0_O)        0.124    44.050 r  u_piezo/divider[16]_i_30/O
                         net (fo=1, routed)           0.000    44.050    u_piezo/divider[16]_i_30_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.583 r  u_piezo/divider_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.583    u_piezo/divider_reg[16]_i_23_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.700 r  u_piezo/divider_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    44.700    u_piezo/divider_reg[16]_i_18_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.817 r  u_piezo/divider_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    44.826    u_piezo/divider_reg[16]_i_13_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.943 r  u_piezo/divider_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    44.943    u_piezo/divider_reg[16]_i_8_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.060 r  u_piezo/divider_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.060    u_piezo/divider_reg[16]_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.177 r  u_piezo/divider_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.177    u_piezo/divider_reg[16]_i_2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    45.458 r  u_piezo/divider_reg[16]_i_1/CO[0]
                         net (fo=37, routed)          0.655    46.113    u_piezo/divider10_in[16]
    SLICE_X12Y78         LUT2 (Prop_lut2_I1_O)        0.367    46.480 r  u_piezo/divider[15]_i_32/O
                         net (fo=1, routed)           0.000    46.480    u_piezo/divider[15]_i_32_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.013 r  u_piezo/divider_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.013    u_piezo/divider_reg[15]_i_24_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.130 r  u_piezo/divider_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.130    u_piezo/divider_reg[15]_i_19_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.247 r  u_piezo/divider_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.247    u_piezo/divider_reg[15]_i_14_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.364 r  u_piezo/divider_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.364    u_piezo/divider_reg[15]_i_9_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.481 r  u_piezo/divider_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.481    u_piezo/divider_reg[15]_i_4_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.598 r  u_piezo/divider_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.598    u_piezo/divider_reg[15]_i_2_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    47.777 r  u_piezo/divider_reg[15]_i_1/CO[1]
                         net (fo=38, routed)          0.597    48.373    u_piezo/divider10_in[15]
    SLICE_X12Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    49.176 r  u_piezo/divider_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.176    u_piezo/divider_reg[14]_i_25_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.293 r  u_piezo/divider_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.293    u_piezo/divider_reg[14]_i_20_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.410 r  u_piezo/divider_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.410    u_piezo/divider_reg[14]_i_15_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.527 r  u_piezo/divider_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.527    u_piezo/divider_reg[14]_i_10_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.644 r  u_piezo/divider_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.644    u_piezo/divider_reg[14]_i_5_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.761 r  u_piezo/divider_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.761    u_piezo/divider_reg[14]_i_2_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    50.013 r  u_piezo/divider_reg[14]_i_1/CO[2]
                         net (fo=40, routed)          0.678    50.692    u_piezo/divider10_in[14]
    SLICE_X13Y93         LUT4 (Prop_lut4_I2_O)        0.310    51.002 r  u_piezo/divider[13]_i_24/O
                         net (fo=1, routed)           0.000    51.002    u_piezo/divider[13]_i_24_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.552 r  u_piezo/divider_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.552    u_piezo/divider_reg[13]_i_16_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.666 r  u_piezo/divider_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    51.666    u_piezo/divider_reg[13]_i_11_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.780 r  u_piezo/divider_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    51.780    u_piezo/divider_reg[13]_i_6_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.894 r  u_piezo/divider_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.894    u_piezo/divider_reg[13]_i_2_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.008 r  u_piezo/divider_reg[13]_i_1/CO[3]
                         net (fo=42, routed)          0.979    52.987    u_piezo/divider10_in[13]
    SLICE_X12Y96         LUT2 (Prop_lut2_I0_O)        0.124    53.111 r  u_piezo/divider[12]_i_35/O
                         net (fo=1, routed)           0.000    53.111    u_piezo/divider[12]_i_35_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.644 r  u_piezo/divider_reg[12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.644    u_piezo/divider_reg[12]_i_28_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.761 r  u_piezo/divider_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.761    u_piezo/divider_reg[12]_i_23_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.878 r  u_piezo/divider_reg[12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.878    u_piezo/divider_reg[12]_i_18_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.995 r  u_piezo/divider_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.001    53.995    u_piezo/divider_reg[12]_i_13_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.112 r  u_piezo/divider_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    54.112    u_piezo/divider_reg[12]_i_8_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.229 r  u_piezo/divider_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    54.229    u_piezo/divider_reg[12]_i_3_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.346 r  u_piezo/divider_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.346    u_piezo/divider_reg[12]_i_2_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    54.627 r  u_piezo/divider_reg[12]_i_1/CO[0]
                         net (fo=44, routed)          0.697    55.324    u_piezo/divider10_in[12]
    SLICE_X13Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    56.147 r  u_piezo/divider_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.147    u_piezo/divider_reg[11]_i_29_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.261 r  u_piezo/divider_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.261    u_piezo/divider_reg[11]_i_24_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.375 r  u_piezo/divider_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.375    u_piezo/divider_reg[11]_i_19_n_0
    SLICE_X13Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.489 r  u_piezo/divider_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    56.489    u_piezo/divider_reg[11]_i_14_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.603 r  u_piezo/divider_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.603    u_piezo/divider_reg[11]_i_9_n_0
    SLICE_X13Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.717 r  u_piezo/divider_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.717    u_piezo/divider_reg[11]_i_4_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.831 r  u_piezo/divider_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.831    u_piezo/divider_reg[11]_i_2_n_0
    SLICE_X13Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    57.009 r  u_piezo/divider_reg[11]_i_1/CO[1]
                         net (fo=47, routed)          0.727    57.736    u_piezo/divider10_in[11]
    SLICE_X13Y109        LUT2 (Prop_lut2_I1_O)        0.329    58.065 r  u_piezo/divider[10]_i_38/O
                         net (fo=1, routed)           0.000    58.065    u_piezo/divider[10]_i_38_n_0
    SLICE_X13Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.615 r  u_piezo/divider_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    58.615    u_piezo/divider_reg[10]_i_30_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.729 r  u_piezo/divider_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.729    u_piezo/divider_reg[10]_i_25_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.843 r  u_piezo/divider_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.843    u_piezo/divider_reg[10]_i_20_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.957 r  u_piezo/divider_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.957    u_piezo/divider_reg[10]_i_15_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.071 r  u_piezo/divider_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.071    u_piezo/divider_reg[10]_i_10_n_0
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.185 r  u_piezo/divider_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.185    u_piezo/divider_reg[10]_i_5_n_0
    SLICE_X13Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.299 r  u_piezo/divider_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.299    u_piezo/divider_reg[10]_i_2_n_0
    SLICE_X13Y116        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    59.549 r  u_piezo/divider_reg[10]_i_1/CO[2]
                         net (fo=49, routed)          0.601    60.151    u_piezo/divider10_in[10]
    SLICE_X12Y116        LUT2 (Prop_lut2_I1_O)        0.313    60.464 r  u_piezo/divider[9]_i_39/O
                         net (fo=1, routed)           0.000    60.464    u_piezo/divider[9]_i_39_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.997 r  u_piezo/divider_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.997    u_piezo/divider_reg[9]_i_31_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.114 r  u_piezo/divider_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.114    u_piezo/divider_reg[9]_i_26_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.231 r  u_piezo/divider_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.231    u_piezo/divider_reg[9]_i_21_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.348 r  u_piezo/divider_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    61.348    u_piezo/divider_reg[9]_i_16_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.465 r  u_piezo/divider_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    61.465    u_piezo/divider_reg[9]_i_11_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.582 r  u_piezo/divider_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    61.582    u_piezo/divider_reg[9]_i_6_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.699 r  u_piezo/divider_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.699    u_piezo/divider_reg[9]_i_2_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.816 r  u_piezo/divider_reg[9]_i_1/CO[3]
                         net (fo=51, routed)          1.003    62.818    u_piezo/divider10_in[9]
    SLICE_X13Y121        LUT2 (Prop_lut2_I1_O)        0.124    62.942 r  u_piezo/divider[8]_i_41/O
                         net (fo=1, routed)           0.000    62.942    u_piezo/divider[8]_i_41_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.492 r  u_piezo/divider_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    63.492    u_piezo/divider_reg[8]_i_33_n_0
    SLICE_X13Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.606 r  u_piezo/divider_reg[8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    63.606    u_piezo/divider_reg[8]_i_28_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.720 r  u_piezo/divider_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.720    u_piezo/divider_reg[8]_i_23_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.834 r  u_piezo/divider_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.009    63.843    u_piezo/divider_reg[8]_i_18_n_0
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.957 r  u_piezo/divider_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    63.957    u_piezo/divider_reg[8]_i_13_n_0
    SLICE_X13Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.071 r  u_piezo/divider_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    64.071    u_piezo/divider_reg[8]_i_8_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.185 r  u_piezo/divider_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.185    u_piezo/divider_reg[8]_i_3_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.299 r  u_piezo/divider_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.299    u_piezo/divider_reg[8]_i_2_n_0
    SLICE_X13Y129        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    64.592 r  u_piezo/divider_reg[8]_i_1/CO[0]
                         net (fo=53, routed)          0.528    65.121    u_piezo/divider10_in[8]
    SLICE_X15Y129        LUT2 (Prop_lut2_I1_O)        0.373    65.494 r  u_piezo/divider[7]_i_42/O
                         net (fo=1, routed)           0.000    65.494    u_piezo/divider[7]_i_42_n_0
    SLICE_X15Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.044 r  u_piezo/divider_reg[7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.044    u_piezo/divider_reg[7]_i_34_n_0
    SLICE_X15Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.158 r  u_piezo/divider_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.158    u_piezo/divider_reg[7]_i_29_n_0
    SLICE_X15Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.272 r  u_piezo/divider_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.272    u_piezo/divider_reg[7]_i_24_n_0
    SLICE_X15Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.386 r  u_piezo/divider_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    66.386    u_piezo/divider_reg[7]_i_19_n_0
    SLICE_X15Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.500 r  u_piezo/divider_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    66.500    u_piezo/divider_reg[7]_i_14_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.614 r  u_piezo/divider_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    66.614    u_piezo/divider_reg[7]_i_9_n_0
    SLICE_X15Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.728 r  u_piezo/divider_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    66.728    u_piezo/divider_reg[7]_i_4_n_0
    SLICE_X15Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.842 r  u_piezo/divider_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.842    u_piezo/divider_reg[7]_i_2_n_0
    SLICE_X15Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    67.135 r  u_piezo/divider_reg[7]_i_1/CO[0]
                         net (fo=52, routed)          0.523    67.658    u_piezo/divider10_in[7]
    SLICE_X14Y137        LUT2 (Prop_lut2_I0_O)        0.373    68.031 r  u_piezo/divider[6]_i_41/O
                         net (fo=1, routed)           0.000    68.031    u_piezo/divider[6]_i_41_n_0
    SLICE_X14Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.564 r  u_piezo/divider_reg[6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    68.564    u_piezo/divider_reg[6]_i_34_n_0
    SLICE_X14Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.681 r  u_piezo/divider_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    68.681    u_piezo/divider_reg[6]_i_29_n_0
    SLICE_X14Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.798 r  u_piezo/divider_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    68.798    u_piezo/divider_reg[6]_i_24_n_0
    SLICE_X14Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.915 r  u_piezo/divider_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.915    u_piezo/divider_reg[6]_i_19_n_0
    SLICE_X14Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.032 r  u_piezo/divider_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    69.032    u_piezo/divider_reg[6]_i_14_n_0
    SLICE_X14Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.149 r  u_piezo/divider_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    69.149    u_piezo/divider_reg[6]_i_9_n_0
    SLICE_X14Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.266 r  u_piezo/divider_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    69.266    u_piezo/divider_reg[6]_i_4_n_0
    SLICE_X14Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.383 r  u_piezo/divider_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.383    u_piezo/divider_reg[6]_i_2_n_0
    SLICE_X14Y145        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    69.664 r  u_piezo/divider_reg[6]_i_1/CO[0]
                         net (fo=53, routed)          0.838    70.502    u_piezo/divider10_in[6]
    SLICE_X13Y143        LUT2 (Prop_lut2_I1_O)        0.367    70.869 r  u_piezo/divider[5]_i_42/O
                         net (fo=1, routed)           0.000    70.869    u_piezo/divider[5]_i_42_n_0
    SLICE_X13Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.419 r  u_piezo/divider_reg[5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    71.419    u_piezo/divider_reg[5]_i_34_n_0
    SLICE_X13Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.533 r  u_piezo/divider_reg[5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    71.533    u_piezo/divider_reg[5]_i_29_n_0
    SLICE_X13Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.647 r  u_piezo/divider_reg[5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.647    u_piezo/divider_reg[5]_i_24_n_0
    SLICE_X13Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.761 r  u_piezo/divider_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    71.761    u_piezo/divider_reg[5]_i_19_n_0
    SLICE_X13Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.875 r  u_piezo/divider_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    71.875    u_piezo/divider_reg[5]_i_14_n_0
    SLICE_X13Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.989 r  u_piezo/divider_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    71.989    u_piezo/divider_reg[5]_i_9_n_0
    SLICE_X13Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.103 r  u_piezo/divider_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.001    72.103    u_piezo/divider_reg[5]_i_4_n_0
    SLICE_X13Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.217 r  u_piezo/divider_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.217    u_piezo/divider_reg[5]_i_2_n_0
    SLICE_X13Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    72.510 r  u_piezo/divider_reg[5]_i_1/CO[0]
                         net (fo=53, routed)          0.000    72.510    u_piezo/divider10_in[5]
    SLICE_X13Y151        FDCE                                         r  u_piezo/divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    B6                                                0.000    20.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.429    21.429 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.196    23.625    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.716 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.680    25.396    u_piezo/clk_50mhz_IBUF_BUFG
    SLICE_X13Y151        FDCE                                         r  u_piezo/divider_reg[5]/C
                         clock pessimism              0.195    25.591    
                         clock uncertainty           -0.035    25.556    
    SLICE_X13Y151        FDCE (Setup_fdce_C_D)        0.017    25.573    u_piezo/divider_reg[5]
  -------------------------------------------------------------------
                         required time                         25.573    
                         arrival time                         -72.511    
  -------------------------------------------------------------------
                         slack                                -46.937    

Slack (VIOLATED) :        -44.218ns  (required time - arrival time)
  Source:                 u_engine/rpm_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_piezo/divider_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        63.947ns  (logic 42.161ns (65.931%)  route 21.786ns (34.069%))
  Logic Levels:           172  (CARRY4=146 DSP48E1=1 LUT2=17 LUT3=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.220ns = ( 25.220 - 20.000 ) 
    Source Clock Delay      (SCD):    5.717ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.805     5.717    u_engine/clk_50mhz_IBUF_BUFG
    SLICE_X11Y31         FDCE                                         r  u_engine/rpm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456     6.173 r  u_engine/rpm_reg[6]/Q
                         net (fo=14, routed)          0.601     6.774    u_piezo/freq4_3[6]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[6]_P[8])
                                                      3.841    10.615 r  u_piezo/freq4/P[8]
                         net (fo=14, routed)          0.851    11.465    u_piezo/freq4_n_97
    SLICE_X10Y31         LUT3 (Prop_lut3_I1_O)        0.124    11.589 f  u_piezo/divider[25]_i_245/O
                         net (fo=3, routed)           0.758    12.347    u_piezo/divider[25]_i_245_n_0
    SLICE_X12Y31         LUT5 (Prop_lut5_I3_O)        0.124    12.471 r  u_piezo/divider[25]_i_208/O
                         net (fo=2, routed)           0.492    12.963    u_piezo/divider[25]_i_208_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.470 r  u_piezo/divider_reg[25]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_piezo/divider_reg[25]_i_167_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_piezo/divider_reg[25]_i_127/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_piezo/divider_reg[25]_i_127_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_piezo/divider_reg[25]_i_89/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_piezo/divider_reg[25]_i_89_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.011 f  u_piezo/divider_reg[25]_i_61/O[3]
                         net (fo=17, routed)          0.675    14.687    u_piezo_n_1
    SLICE_X14Y35         LUT3 (Prop_lut3_I1_O)        0.306    14.993 r  divider[25]_i_229/O
                         net (fo=1, routed)           0.746    15.739    divider[25]_i_229_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.265 r  divider_reg[25]_i_196/CO[3]
                         net (fo=1, routed)           0.000    16.265    divider_reg[25]_i_196_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.599 r  divider_reg[25]_i_160/O[1]
                         net (fo=3, routed)           0.531    17.130    divider_reg[25]_i_160_n_6
    SLICE_X16Y35         LUT3 (Prop_lut3_I1_O)        0.303    17.433 r  divider[25]_i_120/O
                         net (fo=1, routed)           0.344    17.777    divider[25]_i_120_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    18.327 r  divider_reg[25]_i_78/CO[3]
                         net (fo=1, routed)           0.000    18.327    divider_reg[25]_i_78_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.546 r  divider_reg[25]_i_57/O[0]
                         net (fo=3, routed)           0.767    19.313    u_piezo/divider_reg[25]_i_20_0[0]
    SLICE_X11Y36         LUT4 (Prop_lut4_I1_O)        0.295    19.608 r  u_piezo/divider[25]_i_76/O
                         net (fo=1, routed)           0.000    19.608    u_piezo/divider[25]_i_76_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    20.178 r  u_piezo/divider_reg[25]_i_56/CO[2]
                         net (fo=18, routed)          0.584    20.763    u_piezo/divider_reg[25]_i_56_n_1
    SLICE_X10Y36         LUT5 (Prop_lut5_I1_O)        0.313    21.076 r  u_piezo/divider[25]_i_65/O
                         net (fo=1, routed)           0.000    21.076    u_piezo/divider[25]_i_65_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.609 r  u_piezo/divider_reg[25]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.609    u_piezo/divider_reg[25]_i_44_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.726 r  u_piezo/divider_reg[25]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.726    u_piezo/divider_reg[25]_i_29_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.945 r  u_piezo/divider_reg[25]_i_19/O[0]
                         net (fo=28, routed)          0.801    22.746    u_piezo/freq[10]
    SLICE_X9Y41          LUT2 (Prop_lut2_I0_O)        0.295    23.041 r  u_piezo/divider[25]_i_33/O
                         net (fo=1, routed)           0.000    23.041    u_piezo/divider[25]_i_33_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    23.611 r  u_piezo/divider_reg[25]_i_18/CO[2]
                         net (fo=330, routed)         0.689    24.299    u_piezo/freq1
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.313    24.612 r  u_piezo/divider[25]_i_40/O
                         net (fo=1, routed)           0.190    24.802    u_piezo/divider[25]_i_40_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.322 r  u_piezo/divider_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.322    u_piezo/divider_reg[25]_i_20_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.439 r  u_piezo/divider_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.439    u_piezo/divider_reg[25]_i_9_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.556 r  u_piezo/divider_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.556    u_piezo/divider_reg[25]_i_2_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.673 r  u_piezo/divider_reg[25]_i_1/CO[3]
                         net (fo=18, routed)          0.841    26.514    u_piezo/divider10_in[25]
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    26.638 r  u_piezo/divider[24]_i_20/O
                         net (fo=1, routed)           0.000    26.638    u_piezo/divider[24]_i_20_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.188 r  u_piezo/divider_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.188    u_piezo/divider_reg[24]_i_13_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.302 r  u_piezo/divider_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.302    u_piezo/divider_reg[24]_i_8_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.416 r  u_piezo/divider_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.416    u_piezo/divider_reg[24]_i_3_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.530 r  u_piezo/divider_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.530    u_piezo/divider_reg[24]_i_2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    27.823 r  u_piezo/divider_reg[24]_i_1/CO[0]
                         net (fo=21, routed)          0.841    28.664    u_piezo/divider10_in[24]
    SLICE_X12Y45         LUT2 (Prop_lut2_I1_O)        0.373    29.037 r  u_piezo/divider[23]_i_22/O
                         net (fo=1, routed)           0.000    29.037    u_piezo/divider[23]_i_22_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.570 r  u_piezo/divider_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.570    u_piezo/divider_reg[23]_i_14_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.687 r  u_piezo/divider_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.687    u_piezo/divider_reg[23]_i_9_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.804 r  u_piezo/divider_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.804    u_piezo/divider_reg[23]_i_4_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.921 r  u_piezo/divider_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.921    u_piezo/divider_reg[23]_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    30.100 r  u_piezo/divider_reg[23]_i_1/CO[1]
                         net (fo=22, routed)          0.632    30.732    u_piezo/divider10_in[23]
    SLICE_X12Y50         LUT2 (Prop_lut2_I0_O)        0.332    31.064 r  u_piezo/divider[22]_i_22/O
                         net (fo=1, routed)           0.000    31.064    u_piezo/divider[22]_i_22_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.597 r  u_piezo/divider_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.597    u_piezo/divider_reg[22]_i_15_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.714 r  u_piezo/divider_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.714    u_piezo/divider_reg[22]_i_10_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.831 r  u_piezo/divider_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.831    u_piezo/divider_reg[22]_i_5_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.948 r  u_piezo/divider_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.948    u_piezo/divider_reg[22]_i_2_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    32.200 r  u_piezo/divider_reg[22]_i_1/CO[2]
                         net (fo=24, routed)          0.723    32.922    u_piezo/divider10_in[22]
    SLICE_X11Y52         LUT2 (Prop_lut2_I0_O)        0.310    33.232 r  u_piezo/divider[21]_i_23/O
                         net (fo=1, routed)           0.000    33.232    u_piezo/divider[21]_i_23_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.782 r  u_piezo/divider_reg[21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.782    u_piezo/divider_reg[21]_i_16_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.896 r  u_piezo/divider_reg[21]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.896    u_piezo/divider_reg[21]_i_11_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.010 r  u_piezo/divider_reg[21]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.010    u_piezo/divider_reg[21]_i_6_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.124 r  u_piezo/divider_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.124    u_piezo/divider_reg[21]_i_2_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.238 r  u_piezo/divider_reg[21]_i_1/CO[3]
                         net (fo=26, routed)          0.961    35.199    u_piezo/divider10_in[21]
    SLICE_X10Y55         LUT2 (Prop_lut2_I0_O)        0.124    35.323 r  u_piezo/divider[20]_i_25/O
                         net (fo=1, routed)           0.000    35.323    u_piezo/divider[20]_i_25_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.856 r  u_piezo/divider_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.856    u_piezo/divider_reg[20]_i_18_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.973 r  u_piezo/divider_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.973    u_piezo/divider_reg[20]_i_13_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.090 r  u_piezo/divider_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    36.090    u_piezo/divider_reg[20]_i_8_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.207 r  u_piezo/divider_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.207    u_piezo/divider_reg[20]_i_3_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.324 r  u_piezo/divider_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.324    u_piezo/divider_reg[20]_i_2_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    36.605 r  u_piezo/divider_reg[20]_i_1/CO[0]
                         net (fo=28, routed)          0.587    37.192    u_piezo/divider10_in[20]
    SLICE_X12Y59         LUT2 (Prop_lut2_I0_O)        0.367    37.559 r  u_piezo/divider[19]_i_26/O
                         net (fo=1, routed)           0.000    37.559    u_piezo/divider[19]_i_26_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.092 r  u_piezo/divider_reg[19]_i_19/CO[3]
                         net (fo=1, routed)           0.000    38.092    u_piezo/divider_reg[19]_i_19_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.209 r  u_piezo/divider_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.209    u_piezo/divider_reg[19]_i_14_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.326 r  u_piezo/divider_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.326    u_piezo/divider_reg[19]_i_9_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.443 r  u_piezo/divider_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.443    u_piezo/divider_reg[19]_i_4_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.560 r  u_piezo/divider_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.560    u_piezo/divider_reg[19]_i_2_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    38.739 r  u_piezo/divider_reg[19]_i_1/CO[1]
                         net (fo=30, routed)          0.529    39.269    u_piezo/divider10_in[19]
    SLICE_X13Y64         LUT2 (Prop_lut2_I0_O)        0.332    39.601 r  u_piezo/divider[18]_i_27/O
                         net (fo=1, routed)           0.000    39.601    u_piezo/divider[18]_i_27_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.151 r  u_piezo/divider_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.151    u_piezo/divider_reg[18]_i_20_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.265 r  u_piezo/divider_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.265    u_piezo/divider_reg[18]_i_15_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  u_piezo/divider_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.379    u_piezo/divider_reg[18]_i_10_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  u_piezo/divider_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.493    u_piezo/divider_reg[18]_i_5_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.607 r  u_piezo/divider_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.607    u_piezo/divider_reg[18]_i_2_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    40.857 r  u_piezo/divider_reg[18]_i_1/CO[2]
                         net (fo=33, routed)          0.675    41.532    u_piezo/divider10_in[18]
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.313    41.845 r  u_piezo/divider[17]_i_29/O
                         net (fo=1, routed)           0.000    41.845    u_piezo/divider[17]_i_29_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.395 r  u_piezo/divider_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    42.395    u_piezo/divider_reg[17]_i_21_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.509 r  u_piezo/divider_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.509    u_piezo/divider_reg[17]_i_16_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.623 r  u_piezo/divider_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.623    u_piezo/divider_reg[17]_i_11_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.737 r  u_piezo/divider_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    42.737    u_piezo/divider_reg[17]_i_6_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.851 r  u_piezo/divider_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.851    u_piezo/divider_reg[17]_i_2_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.965 r  u_piezo/divider_reg[17]_i_1/CO[3]
                         net (fo=34, routed)          0.961    43.926    u_piezo/divider10_in[17]
    SLICE_X10Y72         LUT2 (Prop_lut2_I0_O)        0.124    44.050 r  u_piezo/divider[16]_i_30/O
                         net (fo=1, routed)           0.000    44.050    u_piezo/divider[16]_i_30_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.583 r  u_piezo/divider_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.583    u_piezo/divider_reg[16]_i_23_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.700 r  u_piezo/divider_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    44.700    u_piezo/divider_reg[16]_i_18_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.817 r  u_piezo/divider_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    44.826    u_piezo/divider_reg[16]_i_13_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.943 r  u_piezo/divider_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    44.943    u_piezo/divider_reg[16]_i_8_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.060 r  u_piezo/divider_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.060    u_piezo/divider_reg[16]_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.177 r  u_piezo/divider_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.177    u_piezo/divider_reg[16]_i_2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    45.458 r  u_piezo/divider_reg[16]_i_1/CO[0]
                         net (fo=37, routed)          0.655    46.113    u_piezo/divider10_in[16]
    SLICE_X12Y78         LUT2 (Prop_lut2_I1_O)        0.367    46.480 r  u_piezo/divider[15]_i_32/O
                         net (fo=1, routed)           0.000    46.480    u_piezo/divider[15]_i_32_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.013 r  u_piezo/divider_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.013    u_piezo/divider_reg[15]_i_24_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.130 r  u_piezo/divider_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.130    u_piezo/divider_reg[15]_i_19_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.247 r  u_piezo/divider_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.247    u_piezo/divider_reg[15]_i_14_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.364 r  u_piezo/divider_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.364    u_piezo/divider_reg[15]_i_9_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.481 r  u_piezo/divider_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.481    u_piezo/divider_reg[15]_i_4_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.598 r  u_piezo/divider_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.598    u_piezo/divider_reg[15]_i_2_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    47.777 r  u_piezo/divider_reg[15]_i_1/CO[1]
                         net (fo=38, routed)          0.597    48.373    u_piezo/divider10_in[15]
    SLICE_X12Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    49.176 r  u_piezo/divider_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.176    u_piezo/divider_reg[14]_i_25_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.293 r  u_piezo/divider_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.293    u_piezo/divider_reg[14]_i_20_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.410 r  u_piezo/divider_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.410    u_piezo/divider_reg[14]_i_15_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.527 r  u_piezo/divider_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.527    u_piezo/divider_reg[14]_i_10_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.644 r  u_piezo/divider_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.644    u_piezo/divider_reg[14]_i_5_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.761 r  u_piezo/divider_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.761    u_piezo/divider_reg[14]_i_2_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    50.013 r  u_piezo/divider_reg[14]_i_1/CO[2]
                         net (fo=40, routed)          0.678    50.692    u_piezo/divider10_in[14]
    SLICE_X13Y93         LUT4 (Prop_lut4_I2_O)        0.310    51.002 r  u_piezo/divider[13]_i_24/O
                         net (fo=1, routed)           0.000    51.002    u_piezo/divider[13]_i_24_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.552 r  u_piezo/divider_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.552    u_piezo/divider_reg[13]_i_16_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.666 r  u_piezo/divider_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    51.666    u_piezo/divider_reg[13]_i_11_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.780 r  u_piezo/divider_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    51.780    u_piezo/divider_reg[13]_i_6_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.894 r  u_piezo/divider_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.894    u_piezo/divider_reg[13]_i_2_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.008 r  u_piezo/divider_reg[13]_i_1/CO[3]
                         net (fo=42, routed)          0.979    52.987    u_piezo/divider10_in[13]
    SLICE_X12Y96         LUT2 (Prop_lut2_I0_O)        0.124    53.111 r  u_piezo/divider[12]_i_35/O
                         net (fo=1, routed)           0.000    53.111    u_piezo/divider[12]_i_35_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.644 r  u_piezo/divider_reg[12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.644    u_piezo/divider_reg[12]_i_28_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.761 r  u_piezo/divider_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.761    u_piezo/divider_reg[12]_i_23_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.878 r  u_piezo/divider_reg[12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.878    u_piezo/divider_reg[12]_i_18_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.995 r  u_piezo/divider_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.001    53.995    u_piezo/divider_reg[12]_i_13_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.112 r  u_piezo/divider_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    54.112    u_piezo/divider_reg[12]_i_8_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.229 r  u_piezo/divider_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    54.229    u_piezo/divider_reg[12]_i_3_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.346 r  u_piezo/divider_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.346    u_piezo/divider_reg[12]_i_2_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    54.627 r  u_piezo/divider_reg[12]_i_1/CO[0]
                         net (fo=44, routed)          0.697    55.324    u_piezo/divider10_in[12]
    SLICE_X13Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    56.147 r  u_piezo/divider_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.147    u_piezo/divider_reg[11]_i_29_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.261 r  u_piezo/divider_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.261    u_piezo/divider_reg[11]_i_24_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.375 r  u_piezo/divider_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.375    u_piezo/divider_reg[11]_i_19_n_0
    SLICE_X13Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.489 r  u_piezo/divider_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    56.489    u_piezo/divider_reg[11]_i_14_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.603 r  u_piezo/divider_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.603    u_piezo/divider_reg[11]_i_9_n_0
    SLICE_X13Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.717 r  u_piezo/divider_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.717    u_piezo/divider_reg[11]_i_4_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.831 r  u_piezo/divider_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.831    u_piezo/divider_reg[11]_i_2_n_0
    SLICE_X13Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    57.009 r  u_piezo/divider_reg[11]_i_1/CO[1]
                         net (fo=47, routed)          0.727    57.736    u_piezo/divider10_in[11]
    SLICE_X13Y109        LUT2 (Prop_lut2_I1_O)        0.329    58.065 r  u_piezo/divider[10]_i_38/O
                         net (fo=1, routed)           0.000    58.065    u_piezo/divider[10]_i_38_n_0
    SLICE_X13Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.615 r  u_piezo/divider_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    58.615    u_piezo/divider_reg[10]_i_30_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.729 r  u_piezo/divider_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.729    u_piezo/divider_reg[10]_i_25_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.843 r  u_piezo/divider_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.843    u_piezo/divider_reg[10]_i_20_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.957 r  u_piezo/divider_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.957    u_piezo/divider_reg[10]_i_15_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.071 r  u_piezo/divider_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.071    u_piezo/divider_reg[10]_i_10_n_0
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.185 r  u_piezo/divider_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.185    u_piezo/divider_reg[10]_i_5_n_0
    SLICE_X13Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.299 r  u_piezo/divider_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.299    u_piezo/divider_reg[10]_i_2_n_0
    SLICE_X13Y116        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    59.549 r  u_piezo/divider_reg[10]_i_1/CO[2]
                         net (fo=49, routed)          0.601    60.151    u_piezo/divider10_in[10]
    SLICE_X12Y116        LUT2 (Prop_lut2_I1_O)        0.313    60.464 r  u_piezo/divider[9]_i_39/O
                         net (fo=1, routed)           0.000    60.464    u_piezo/divider[9]_i_39_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.997 r  u_piezo/divider_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.997    u_piezo/divider_reg[9]_i_31_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.114 r  u_piezo/divider_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.114    u_piezo/divider_reg[9]_i_26_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.231 r  u_piezo/divider_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.231    u_piezo/divider_reg[9]_i_21_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.348 r  u_piezo/divider_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    61.348    u_piezo/divider_reg[9]_i_16_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.465 r  u_piezo/divider_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    61.465    u_piezo/divider_reg[9]_i_11_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.582 r  u_piezo/divider_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    61.582    u_piezo/divider_reg[9]_i_6_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.699 r  u_piezo/divider_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.699    u_piezo/divider_reg[9]_i_2_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.816 r  u_piezo/divider_reg[9]_i_1/CO[3]
                         net (fo=51, routed)          1.003    62.818    u_piezo/divider10_in[9]
    SLICE_X13Y121        LUT2 (Prop_lut2_I1_O)        0.124    62.942 r  u_piezo/divider[8]_i_41/O
                         net (fo=1, routed)           0.000    62.942    u_piezo/divider[8]_i_41_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.492 r  u_piezo/divider_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    63.492    u_piezo/divider_reg[8]_i_33_n_0
    SLICE_X13Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.606 r  u_piezo/divider_reg[8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    63.606    u_piezo/divider_reg[8]_i_28_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.720 r  u_piezo/divider_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.720    u_piezo/divider_reg[8]_i_23_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.834 r  u_piezo/divider_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.009    63.843    u_piezo/divider_reg[8]_i_18_n_0
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.957 r  u_piezo/divider_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    63.957    u_piezo/divider_reg[8]_i_13_n_0
    SLICE_X13Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.071 r  u_piezo/divider_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    64.071    u_piezo/divider_reg[8]_i_8_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.185 r  u_piezo/divider_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.185    u_piezo/divider_reg[8]_i_3_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.299 r  u_piezo/divider_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.299    u_piezo/divider_reg[8]_i_2_n_0
    SLICE_X13Y129        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    64.592 r  u_piezo/divider_reg[8]_i_1/CO[0]
                         net (fo=53, routed)          0.528    65.121    u_piezo/divider10_in[8]
    SLICE_X15Y129        LUT2 (Prop_lut2_I1_O)        0.373    65.494 r  u_piezo/divider[7]_i_42/O
                         net (fo=1, routed)           0.000    65.494    u_piezo/divider[7]_i_42_n_0
    SLICE_X15Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.044 r  u_piezo/divider_reg[7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.044    u_piezo/divider_reg[7]_i_34_n_0
    SLICE_X15Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.158 r  u_piezo/divider_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.158    u_piezo/divider_reg[7]_i_29_n_0
    SLICE_X15Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.272 r  u_piezo/divider_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.272    u_piezo/divider_reg[7]_i_24_n_0
    SLICE_X15Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.386 r  u_piezo/divider_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    66.386    u_piezo/divider_reg[7]_i_19_n_0
    SLICE_X15Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.500 r  u_piezo/divider_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    66.500    u_piezo/divider_reg[7]_i_14_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.614 r  u_piezo/divider_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    66.614    u_piezo/divider_reg[7]_i_9_n_0
    SLICE_X15Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.728 r  u_piezo/divider_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    66.728    u_piezo/divider_reg[7]_i_4_n_0
    SLICE_X15Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.842 r  u_piezo/divider_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.842    u_piezo/divider_reg[7]_i_2_n_0
    SLICE_X15Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    67.135 r  u_piezo/divider_reg[7]_i_1/CO[0]
                         net (fo=52, routed)          0.523    67.658    u_piezo/divider10_in[7]
    SLICE_X14Y137        LUT2 (Prop_lut2_I0_O)        0.373    68.031 r  u_piezo/divider[6]_i_41/O
                         net (fo=1, routed)           0.000    68.031    u_piezo/divider[6]_i_41_n_0
    SLICE_X14Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.564 r  u_piezo/divider_reg[6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    68.564    u_piezo/divider_reg[6]_i_34_n_0
    SLICE_X14Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.681 r  u_piezo/divider_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    68.681    u_piezo/divider_reg[6]_i_29_n_0
    SLICE_X14Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.798 r  u_piezo/divider_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    68.798    u_piezo/divider_reg[6]_i_24_n_0
    SLICE_X14Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.915 r  u_piezo/divider_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    68.915    u_piezo/divider_reg[6]_i_19_n_0
    SLICE_X14Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.032 r  u_piezo/divider_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    69.032    u_piezo/divider_reg[6]_i_14_n_0
    SLICE_X14Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.149 r  u_piezo/divider_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    69.149    u_piezo/divider_reg[6]_i_9_n_0
    SLICE_X14Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.266 r  u_piezo/divider_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    69.266    u_piezo/divider_reg[6]_i_4_n_0
    SLICE_X14Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.383 r  u_piezo/divider_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.383    u_piezo/divider_reg[6]_i_2_n_0
    SLICE_X14Y145        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    69.664 r  u_piezo/divider_reg[6]_i_1/CO[0]
                         net (fo=53, routed)          0.000    69.664    u_piezo/divider10_in[6]
    SLICE_X14Y145        FDPE                                         r  u_piezo/divider_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    B6                                                0.000    20.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.429    21.429 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.196    23.625    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.716 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.504    25.220    u_piezo/clk_50mhz_IBUF_BUFG
    SLICE_X14Y145        FDPE                                         r  u_piezo/divider_reg[6]/C
                         clock pessimism              0.195    25.415    
                         clock uncertainty           -0.035    25.380    
    SLICE_X14Y145        FDPE (Setup_fdpe_C_D)        0.066    25.446    u_piezo/divider_reg[6]
  -------------------------------------------------------------------
                         required time                         25.446    
                         arrival time                         -69.664    
  -------------------------------------------------------------------
                         slack                                -44.218    

Slack (VIOLATED) :        -41.742ns  (required time - arrival time)
  Source:                 u_engine/rpm_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_piezo/divider_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        61.418ns  (logic 40.155ns (65.380%)  route 21.263ns (34.620%))
  Logic Levels:           162  (CARRY4=137 DSP48E1=1 LUT2=16 LUT3=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.216ns = ( 25.216 - 20.000 ) 
    Source Clock Delay      (SCD):    5.717ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.805     5.717    u_engine/clk_50mhz_IBUF_BUFG
    SLICE_X11Y31         FDCE                                         r  u_engine/rpm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456     6.173 r  u_engine/rpm_reg[6]/Q
                         net (fo=14, routed)          0.601     6.774    u_piezo/freq4_3[6]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[6]_P[8])
                                                      3.841    10.615 r  u_piezo/freq4/P[8]
                         net (fo=14, routed)          0.851    11.465    u_piezo/freq4_n_97
    SLICE_X10Y31         LUT3 (Prop_lut3_I1_O)        0.124    11.589 f  u_piezo/divider[25]_i_245/O
                         net (fo=3, routed)           0.758    12.347    u_piezo/divider[25]_i_245_n_0
    SLICE_X12Y31         LUT5 (Prop_lut5_I3_O)        0.124    12.471 r  u_piezo/divider[25]_i_208/O
                         net (fo=2, routed)           0.492    12.963    u_piezo/divider[25]_i_208_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.470 r  u_piezo/divider_reg[25]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_piezo/divider_reg[25]_i_167_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_piezo/divider_reg[25]_i_127/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_piezo/divider_reg[25]_i_127_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_piezo/divider_reg[25]_i_89/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_piezo/divider_reg[25]_i_89_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.011 f  u_piezo/divider_reg[25]_i_61/O[3]
                         net (fo=17, routed)          0.675    14.687    u_piezo_n_1
    SLICE_X14Y35         LUT3 (Prop_lut3_I1_O)        0.306    14.993 r  divider[25]_i_229/O
                         net (fo=1, routed)           0.746    15.739    divider[25]_i_229_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.265 r  divider_reg[25]_i_196/CO[3]
                         net (fo=1, routed)           0.000    16.265    divider_reg[25]_i_196_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.599 r  divider_reg[25]_i_160/O[1]
                         net (fo=3, routed)           0.531    17.130    divider_reg[25]_i_160_n_6
    SLICE_X16Y35         LUT3 (Prop_lut3_I1_O)        0.303    17.433 r  divider[25]_i_120/O
                         net (fo=1, routed)           0.344    17.777    divider[25]_i_120_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    18.327 r  divider_reg[25]_i_78/CO[3]
                         net (fo=1, routed)           0.000    18.327    divider_reg[25]_i_78_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.546 r  divider_reg[25]_i_57/O[0]
                         net (fo=3, routed)           0.767    19.313    u_piezo/divider_reg[25]_i_20_0[0]
    SLICE_X11Y36         LUT4 (Prop_lut4_I1_O)        0.295    19.608 r  u_piezo/divider[25]_i_76/O
                         net (fo=1, routed)           0.000    19.608    u_piezo/divider[25]_i_76_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    20.178 r  u_piezo/divider_reg[25]_i_56/CO[2]
                         net (fo=18, routed)          0.584    20.763    u_piezo/divider_reg[25]_i_56_n_1
    SLICE_X10Y36         LUT5 (Prop_lut5_I1_O)        0.313    21.076 r  u_piezo/divider[25]_i_65/O
                         net (fo=1, routed)           0.000    21.076    u_piezo/divider[25]_i_65_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.609 r  u_piezo/divider_reg[25]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.609    u_piezo/divider_reg[25]_i_44_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.726 r  u_piezo/divider_reg[25]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.726    u_piezo/divider_reg[25]_i_29_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.945 r  u_piezo/divider_reg[25]_i_19/O[0]
                         net (fo=28, routed)          0.801    22.746    u_piezo/freq[10]
    SLICE_X9Y41          LUT2 (Prop_lut2_I0_O)        0.295    23.041 r  u_piezo/divider[25]_i_33/O
                         net (fo=1, routed)           0.000    23.041    u_piezo/divider[25]_i_33_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    23.611 r  u_piezo/divider_reg[25]_i_18/CO[2]
                         net (fo=330, routed)         0.689    24.299    u_piezo/freq1
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.313    24.612 r  u_piezo/divider[25]_i_40/O
                         net (fo=1, routed)           0.190    24.802    u_piezo/divider[25]_i_40_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.322 r  u_piezo/divider_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.322    u_piezo/divider_reg[25]_i_20_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.439 r  u_piezo/divider_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.439    u_piezo/divider_reg[25]_i_9_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.556 r  u_piezo/divider_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.556    u_piezo/divider_reg[25]_i_2_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.673 r  u_piezo/divider_reg[25]_i_1/CO[3]
                         net (fo=18, routed)          0.841    26.514    u_piezo/divider10_in[25]
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    26.638 r  u_piezo/divider[24]_i_20/O
                         net (fo=1, routed)           0.000    26.638    u_piezo/divider[24]_i_20_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.188 r  u_piezo/divider_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.188    u_piezo/divider_reg[24]_i_13_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.302 r  u_piezo/divider_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.302    u_piezo/divider_reg[24]_i_8_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.416 r  u_piezo/divider_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.416    u_piezo/divider_reg[24]_i_3_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.530 r  u_piezo/divider_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.530    u_piezo/divider_reg[24]_i_2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    27.823 r  u_piezo/divider_reg[24]_i_1/CO[0]
                         net (fo=21, routed)          0.841    28.664    u_piezo/divider10_in[24]
    SLICE_X12Y45         LUT2 (Prop_lut2_I1_O)        0.373    29.037 r  u_piezo/divider[23]_i_22/O
                         net (fo=1, routed)           0.000    29.037    u_piezo/divider[23]_i_22_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.570 r  u_piezo/divider_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.570    u_piezo/divider_reg[23]_i_14_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.687 r  u_piezo/divider_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.687    u_piezo/divider_reg[23]_i_9_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.804 r  u_piezo/divider_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.804    u_piezo/divider_reg[23]_i_4_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.921 r  u_piezo/divider_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.921    u_piezo/divider_reg[23]_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    30.100 r  u_piezo/divider_reg[23]_i_1/CO[1]
                         net (fo=22, routed)          0.632    30.732    u_piezo/divider10_in[23]
    SLICE_X12Y50         LUT2 (Prop_lut2_I0_O)        0.332    31.064 r  u_piezo/divider[22]_i_22/O
                         net (fo=1, routed)           0.000    31.064    u_piezo/divider[22]_i_22_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.597 r  u_piezo/divider_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.597    u_piezo/divider_reg[22]_i_15_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.714 r  u_piezo/divider_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.714    u_piezo/divider_reg[22]_i_10_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.831 r  u_piezo/divider_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.831    u_piezo/divider_reg[22]_i_5_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.948 r  u_piezo/divider_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.948    u_piezo/divider_reg[22]_i_2_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    32.200 r  u_piezo/divider_reg[22]_i_1/CO[2]
                         net (fo=24, routed)          0.723    32.922    u_piezo/divider10_in[22]
    SLICE_X11Y52         LUT2 (Prop_lut2_I0_O)        0.310    33.232 r  u_piezo/divider[21]_i_23/O
                         net (fo=1, routed)           0.000    33.232    u_piezo/divider[21]_i_23_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.782 r  u_piezo/divider_reg[21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.782    u_piezo/divider_reg[21]_i_16_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.896 r  u_piezo/divider_reg[21]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.896    u_piezo/divider_reg[21]_i_11_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.010 r  u_piezo/divider_reg[21]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.010    u_piezo/divider_reg[21]_i_6_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.124 r  u_piezo/divider_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.124    u_piezo/divider_reg[21]_i_2_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.238 r  u_piezo/divider_reg[21]_i_1/CO[3]
                         net (fo=26, routed)          0.961    35.199    u_piezo/divider10_in[21]
    SLICE_X10Y55         LUT2 (Prop_lut2_I0_O)        0.124    35.323 r  u_piezo/divider[20]_i_25/O
                         net (fo=1, routed)           0.000    35.323    u_piezo/divider[20]_i_25_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.856 r  u_piezo/divider_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.856    u_piezo/divider_reg[20]_i_18_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.973 r  u_piezo/divider_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.973    u_piezo/divider_reg[20]_i_13_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.090 r  u_piezo/divider_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    36.090    u_piezo/divider_reg[20]_i_8_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.207 r  u_piezo/divider_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.207    u_piezo/divider_reg[20]_i_3_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.324 r  u_piezo/divider_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.324    u_piezo/divider_reg[20]_i_2_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    36.605 r  u_piezo/divider_reg[20]_i_1/CO[0]
                         net (fo=28, routed)          0.587    37.192    u_piezo/divider10_in[20]
    SLICE_X12Y59         LUT2 (Prop_lut2_I0_O)        0.367    37.559 r  u_piezo/divider[19]_i_26/O
                         net (fo=1, routed)           0.000    37.559    u_piezo/divider[19]_i_26_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.092 r  u_piezo/divider_reg[19]_i_19/CO[3]
                         net (fo=1, routed)           0.000    38.092    u_piezo/divider_reg[19]_i_19_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.209 r  u_piezo/divider_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.209    u_piezo/divider_reg[19]_i_14_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.326 r  u_piezo/divider_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.326    u_piezo/divider_reg[19]_i_9_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.443 r  u_piezo/divider_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.443    u_piezo/divider_reg[19]_i_4_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.560 r  u_piezo/divider_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.560    u_piezo/divider_reg[19]_i_2_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    38.739 r  u_piezo/divider_reg[19]_i_1/CO[1]
                         net (fo=30, routed)          0.529    39.269    u_piezo/divider10_in[19]
    SLICE_X13Y64         LUT2 (Prop_lut2_I0_O)        0.332    39.601 r  u_piezo/divider[18]_i_27/O
                         net (fo=1, routed)           0.000    39.601    u_piezo/divider[18]_i_27_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.151 r  u_piezo/divider_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.151    u_piezo/divider_reg[18]_i_20_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.265 r  u_piezo/divider_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.265    u_piezo/divider_reg[18]_i_15_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  u_piezo/divider_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.379    u_piezo/divider_reg[18]_i_10_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  u_piezo/divider_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.493    u_piezo/divider_reg[18]_i_5_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.607 r  u_piezo/divider_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.607    u_piezo/divider_reg[18]_i_2_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    40.857 r  u_piezo/divider_reg[18]_i_1/CO[2]
                         net (fo=33, routed)          0.675    41.532    u_piezo/divider10_in[18]
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.313    41.845 r  u_piezo/divider[17]_i_29/O
                         net (fo=1, routed)           0.000    41.845    u_piezo/divider[17]_i_29_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.395 r  u_piezo/divider_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    42.395    u_piezo/divider_reg[17]_i_21_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.509 r  u_piezo/divider_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.509    u_piezo/divider_reg[17]_i_16_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.623 r  u_piezo/divider_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.623    u_piezo/divider_reg[17]_i_11_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.737 r  u_piezo/divider_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    42.737    u_piezo/divider_reg[17]_i_6_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.851 r  u_piezo/divider_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.851    u_piezo/divider_reg[17]_i_2_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.965 r  u_piezo/divider_reg[17]_i_1/CO[3]
                         net (fo=34, routed)          0.961    43.926    u_piezo/divider10_in[17]
    SLICE_X10Y72         LUT2 (Prop_lut2_I0_O)        0.124    44.050 r  u_piezo/divider[16]_i_30/O
                         net (fo=1, routed)           0.000    44.050    u_piezo/divider[16]_i_30_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.583 r  u_piezo/divider_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.583    u_piezo/divider_reg[16]_i_23_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.700 r  u_piezo/divider_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    44.700    u_piezo/divider_reg[16]_i_18_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.817 r  u_piezo/divider_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    44.826    u_piezo/divider_reg[16]_i_13_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.943 r  u_piezo/divider_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    44.943    u_piezo/divider_reg[16]_i_8_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.060 r  u_piezo/divider_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.060    u_piezo/divider_reg[16]_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.177 r  u_piezo/divider_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.177    u_piezo/divider_reg[16]_i_2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    45.458 r  u_piezo/divider_reg[16]_i_1/CO[0]
                         net (fo=37, routed)          0.655    46.113    u_piezo/divider10_in[16]
    SLICE_X12Y78         LUT2 (Prop_lut2_I1_O)        0.367    46.480 r  u_piezo/divider[15]_i_32/O
                         net (fo=1, routed)           0.000    46.480    u_piezo/divider[15]_i_32_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.013 r  u_piezo/divider_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.013    u_piezo/divider_reg[15]_i_24_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.130 r  u_piezo/divider_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.130    u_piezo/divider_reg[15]_i_19_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.247 r  u_piezo/divider_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.247    u_piezo/divider_reg[15]_i_14_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.364 r  u_piezo/divider_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.364    u_piezo/divider_reg[15]_i_9_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.481 r  u_piezo/divider_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.481    u_piezo/divider_reg[15]_i_4_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.598 r  u_piezo/divider_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.598    u_piezo/divider_reg[15]_i_2_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    47.777 r  u_piezo/divider_reg[15]_i_1/CO[1]
                         net (fo=38, routed)          0.597    48.373    u_piezo/divider10_in[15]
    SLICE_X12Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    49.176 r  u_piezo/divider_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.176    u_piezo/divider_reg[14]_i_25_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.293 r  u_piezo/divider_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.293    u_piezo/divider_reg[14]_i_20_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.410 r  u_piezo/divider_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.410    u_piezo/divider_reg[14]_i_15_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.527 r  u_piezo/divider_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.527    u_piezo/divider_reg[14]_i_10_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.644 r  u_piezo/divider_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.644    u_piezo/divider_reg[14]_i_5_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.761 r  u_piezo/divider_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.761    u_piezo/divider_reg[14]_i_2_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    50.013 r  u_piezo/divider_reg[14]_i_1/CO[2]
                         net (fo=40, routed)          0.678    50.692    u_piezo/divider10_in[14]
    SLICE_X13Y93         LUT4 (Prop_lut4_I2_O)        0.310    51.002 r  u_piezo/divider[13]_i_24/O
                         net (fo=1, routed)           0.000    51.002    u_piezo/divider[13]_i_24_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.552 r  u_piezo/divider_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.552    u_piezo/divider_reg[13]_i_16_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.666 r  u_piezo/divider_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    51.666    u_piezo/divider_reg[13]_i_11_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.780 r  u_piezo/divider_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    51.780    u_piezo/divider_reg[13]_i_6_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.894 r  u_piezo/divider_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.894    u_piezo/divider_reg[13]_i_2_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.008 r  u_piezo/divider_reg[13]_i_1/CO[3]
                         net (fo=42, routed)          0.979    52.987    u_piezo/divider10_in[13]
    SLICE_X12Y96         LUT2 (Prop_lut2_I0_O)        0.124    53.111 r  u_piezo/divider[12]_i_35/O
                         net (fo=1, routed)           0.000    53.111    u_piezo/divider[12]_i_35_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.644 r  u_piezo/divider_reg[12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.644    u_piezo/divider_reg[12]_i_28_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.761 r  u_piezo/divider_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.761    u_piezo/divider_reg[12]_i_23_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.878 r  u_piezo/divider_reg[12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.878    u_piezo/divider_reg[12]_i_18_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.995 r  u_piezo/divider_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.001    53.995    u_piezo/divider_reg[12]_i_13_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.112 r  u_piezo/divider_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    54.112    u_piezo/divider_reg[12]_i_8_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.229 r  u_piezo/divider_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    54.229    u_piezo/divider_reg[12]_i_3_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.346 r  u_piezo/divider_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.346    u_piezo/divider_reg[12]_i_2_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    54.627 r  u_piezo/divider_reg[12]_i_1/CO[0]
                         net (fo=44, routed)          0.697    55.324    u_piezo/divider10_in[12]
    SLICE_X13Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    56.147 r  u_piezo/divider_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.147    u_piezo/divider_reg[11]_i_29_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.261 r  u_piezo/divider_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.261    u_piezo/divider_reg[11]_i_24_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.375 r  u_piezo/divider_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.375    u_piezo/divider_reg[11]_i_19_n_0
    SLICE_X13Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.489 r  u_piezo/divider_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    56.489    u_piezo/divider_reg[11]_i_14_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.603 r  u_piezo/divider_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.603    u_piezo/divider_reg[11]_i_9_n_0
    SLICE_X13Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.717 r  u_piezo/divider_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.717    u_piezo/divider_reg[11]_i_4_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.831 r  u_piezo/divider_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.831    u_piezo/divider_reg[11]_i_2_n_0
    SLICE_X13Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    57.009 r  u_piezo/divider_reg[11]_i_1/CO[1]
                         net (fo=47, routed)          0.727    57.736    u_piezo/divider10_in[11]
    SLICE_X13Y109        LUT2 (Prop_lut2_I1_O)        0.329    58.065 r  u_piezo/divider[10]_i_38/O
                         net (fo=1, routed)           0.000    58.065    u_piezo/divider[10]_i_38_n_0
    SLICE_X13Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.615 r  u_piezo/divider_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    58.615    u_piezo/divider_reg[10]_i_30_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.729 r  u_piezo/divider_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.729    u_piezo/divider_reg[10]_i_25_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.843 r  u_piezo/divider_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.843    u_piezo/divider_reg[10]_i_20_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.957 r  u_piezo/divider_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.957    u_piezo/divider_reg[10]_i_15_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.071 r  u_piezo/divider_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.071    u_piezo/divider_reg[10]_i_10_n_0
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.185 r  u_piezo/divider_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.185    u_piezo/divider_reg[10]_i_5_n_0
    SLICE_X13Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.299 r  u_piezo/divider_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.299    u_piezo/divider_reg[10]_i_2_n_0
    SLICE_X13Y116        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    59.549 r  u_piezo/divider_reg[10]_i_1/CO[2]
                         net (fo=49, routed)          0.601    60.151    u_piezo/divider10_in[10]
    SLICE_X12Y116        LUT2 (Prop_lut2_I1_O)        0.313    60.464 r  u_piezo/divider[9]_i_39/O
                         net (fo=1, routed)           0.000    60.464    u_piezo/divider[9]_i_39_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.997 r  u_piezo/divider_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.997    u_piezo/divider_reg[9]_i_31_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.114 r  u_piezo/divider_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.114    u_piezo/divider_reg[9]_i_26_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.231 r  u_piezo/divider_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.231    u_piezo/divider_reg[9]_i_21_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.348 r  u_piezo/divider_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    61.348    u_piezo/divider_reg[9]_i_16_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.465 r  u_piezo/divider_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    61.465    u_piezo/divider_reg[9]_i_11_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.582 r  u_piezo/divider_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    61.582    u_piezo/divider_reg[9]_i_6_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.699 r  u_piezo/divider_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.699    u_piezo/divider_reg[9]_i_2_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.816 r  u_piezo/divider_reg[9]_i_1/CO[3]
                         net (fo=51, routed)          1.003    62.818    u_piezo/divider10_in[9]
    SLICE_X13Y121        LUT2 (Prop_lut2_I1_O)        0.124    62.942 r  u_piezo/divider[8]_i_41/O
                         net (fo=1, routed)           0.000    62.942    u_piezo/divider[8]_i_41_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.492 r  u_piezo/divider_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    63.492    u_piezo/divider_reg[8]_i_33_n_0
    SLICE_X13Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.606 r  u_piezo/divider_reg[8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    63.606    u_piezo/divider_reg[8]_i_28_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.720 r  u_piezo/divider_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.720    u_piezo/divider_reg[8]_i_23_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.834 r  u_piezo/divider_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.009    63.843    u_piezo/divider_reg[8]_i_18_n_0
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.957 r  u_piezo/divider_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    63.957    u_piezo/divider_reg[8]_i_13_n_0
    SLICE_X13Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.071 r  u_piezo/divider_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    64.071    u_piezo/divider_reg[8]_i_8_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.185 r  u_piezo/divider_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.185    u_piezo/divider_reg[8]_i_3_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.299 r  u_piezo/divider_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.299    u_piezo/divider_reg[8]_i_2_n_0
    SLICE_X13Y129        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    64.592 r  u_piezo/divider_reg[8]_i_1/CO[0]
                         net (fo=53, routed)          0.528    65.121    u_piezo/divider10_in[8]
    SLICE_X15Y129        LUT2 (Prop_lut2_I1_O)        0.373    65.494 r  u_piezo/divider[7]_i_42/O
                         net (fo=1, routed)           0.000    65.494    u_piezo/divider[7]_i_42_n_0
    SLICE_X15Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.044 r  u_piezo/divider_reg[7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.044    u_piezo/divider_reg[7]_i_34_n_0
    SLICE_X15Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.158 r  u_piezo/divider_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.158    u_piezo/divider_reg[7]_i_29_n_0
    SLICE_X15Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.272 r  u_piezo/divider_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.272    u_piezo/divider_reg[7]_i_24_n_0
    SLICE_X15Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.386 r  u_piezo/divider_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    66.386    u_piezo/divider_reg[7]_i_19_n_0
    SLICE_X15Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.500 r  u_piezo/divider_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    66.500    u_piezo/divider_reg[7]_i_14_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.614 r  u_piezo/divider_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    66.614    u_piezo/divider_reg[7]_i_9_n_0
    SLICE_X15Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.728 r  u_piezo/divider_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    66.728    u_piezo/divider_reg[7]_i_4_n_0
    SLICE_X15Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.842 r  u_piezo/divider_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.842    u_piezo/divider_reg[7]_i_2_n_0
    SLICE_X15Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    67.135 r  u_piezo/divider_reg[7]_i_1/CO[0]
                         net (fo=52, routed)          0.000    67.135    u_piezo/divider10_in[7]
    SLICE_X15Y137        FDCE                                         r  u_piezo/divider_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    B6                                                0.000    20.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.429    21.429 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.196    23.625    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.716 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.500    25.216    u_piezo/clk_50mhz_IBUF_BUFG
    SLICE_X15Y137        FDCE                                         r  u_piezo/divider_reg[7]/C
                         clock pessimism              0.195    25.411    
                         clock uncertainty           -0.035    25.376    
    SLICE_X15Y137        FDCE (Setup_fdce_C_D)        0.017    25.393    u_piezo/divider_reg[7]
  -------------------------------------------------------------------
                         required time                         25.393    
                         arrival time                         -67.135    
  -------------------------------------------------------------------
                         slack                                -41.742    

Slack (VIOLATED) :        -39.207ns  (required time - arrival time)
  Source:                 u_engine/rpm_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_piezo/divider_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        58.876ns  (logic 38.141ns (64.782%)  route 20.735ns (35.218%))
  Logic Levels:           152  (CARRY4=128 DSP48E1=1 LUT2=15 LUT3=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.209ns = ( 25.209 - 20.000 ) 
    Source Clock Delay      (SCD):    5.717ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.805     5.717    u_engine/clk_50mhz_IBUF_BUFG
    SLICE_X11Y31         FDCE                                         r  u_engine/rpm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456     6.173 r  u_engine/rpm_reg[6]/Q
                         net (fo=14, routed)          0.601     6.774    u_piezo/freq4_3[6]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[6]_P[8])
                                                      3.841    10.615 r  u_piezo/freq4/P[8]
                         net (fo=14, routed)          0.851    11.465    u_piezo/freq4_n_97
    SLICE_X10Y31         LUT3 (Prop_lut3_I1_O)        0.124    11.589 f  u_piezo/divider[25]_i_245/O
                         net (fo=3, routed)           0.758    12.347    u_piezo/divider[25]_i_245_n_0
    SLICE_X12Y31         LUT5 (Prop_lut5_I3_O)        0.124    12.471 r  u_piezo/divider[25]_i_208/O
                         net (fo=2, routed)           0.492    12.963    u_piezo/divider[25]_i_208_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.470 r  u_piezo/divider_reg[25]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_piezo/divider_reg[25]_i_167_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_piezo/divider_reg[25]_i_127/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_piezo/divider_reg[25]_i_127_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_piezo/divider_reg[25]_i_89/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_piezo/divider_reg[25]_i_89_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.011 f  u_piezo/divider_reg[25]_i_61/O[3]
                         net (fo=17, routed)          0.675    14.687    u_piezo_n_1
    SLICE_X14Y35         LUT3 (Prop_lut3_I1_O)        0.306    14.993 r  divider[25]_i_229/O
                         net (fo=1, routed)           0.746    15.739    divider[25]_i_229_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.265 r  divider_reg[25]_i_196/CO[3]
                         net (fo=1, routed)           0.000    16.265    divider_reg[25]_i_196_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.599 r  divider_reg[25]_i_160/O[1]
                         net (fo=3, routed)           0.531    17.130    divider_reg[25]_i_160_n_6
    SLICE_X16Y35         LUT3 (Prop_lut3_I1_O)        0.303    17.433 r  divider[25]_i_120/O
                         net (fo=1, routed)           0.344    17.777    divider[25]_i_120_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    18.327 r  divider_reg[25]_i_78/CO[3]
                         net (fo=1, routed)           0.000    18.327    divider_reg[25]_i_78_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.546 r  divider_reg[25]_i_57/O[0]
                         net (fo=3, routed)           0.767    19.313    u_piezo/divider_reg[25]_i_20_0[0]
    SLICE_X11Y36         LUT4 (Prop_lut4_I1_O)        0.295    19.608 r  u_piezo/divider[25]_i_76/O
                         net (fo=1, routed)           0.000    19.608    u_piezo/divider[25]_i_76_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    20.178 r  u_piezo/divider_reg[25]_i_56/CO[2]
                         net (fo=18, routed)          0.584    20.763    u_piezo/divider_reg[25]_i_56_n_1
    SLICE_X10Y36         LUT5 (Prop_lut5_I1_O)        0.313    21.076 r  u_piezo/divider[25]_i_65/O
                         net (fo=1, routed)           0.000    21.076    u_piezo/divider[25]_i_65_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.609 r  u_piezo/divider_reg[25]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.609    u_piezo/divider_reg[25]_i_44_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.726 r  u_piezo/divider_reg[25]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.726    u_piezo/divider_reg[25]_i_29_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.945 r  u_piezo/divider_reg[25]_i_19/O[0]
                         net (fo=28, routed)          0.801    22.746    u_piezo/freq[10]
    SLICE_X9Y41          LUT2 (Prop_lut2_I0_O)        0.295    23.041 r  u_piezo/divider[25]_i_33/O
                         net (fo=1, routed)           0.000    23.041    u_piezo/divider[25]_i_33_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    23.611 r  u_piezo/divider_reg[25]_i_18/CO[2]
                         net (fo=330, routed)         0.689    24.299    u_piezo/freq1
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.313    24.612 r  u_piezo/divider[25]_i_40/O
                         net (fo=1, routed)           0.190    24.802    u_piezo/divider[25]_i_40_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.322 r  u_piezo/divider_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.322    u_piezo/divider_reg[25]_i_20_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.439 r  u_piezo/divider_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.439    u_piezo/divider_reg[25]_i_9_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.556 r  u_piezo/divider_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.556    u_piezo/divider_reg[25]_i_2_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.673 r  u_piezo/divider_reg[25]_i_1/CO[3]
                         net (fo=18, routed)          0.841    26.514    u_piezo/divider10_in[25]
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    26.638 r  u_piezo/divider[24]_i_20/O
                         net (fo=1, routed)           0.000    26.638    u_piezo/divider[24]_i_20_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.188 r  u_piezo/divider_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.188    u_piezo/divider_reg[24]_i_13_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.302 r  u_piezo/divider_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.302    u_piezo/divider_reg[24]_i_8_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.416 r  u_piezo/divider_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.416    u_piezo/divider_reg[24]_i_3_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.530 r  u_piezo/divider_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.530    u_piezo/divider_reg[24]_i_2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    27.823 r  u_piezo/divider_reg[24]_i_1/CO[0]
                         net (fo=21, routed)          0.841    28.664    u_piezo/divider10_in[24]
    SLICE_X12Y45         LUT2 (Prop_lut2_I1_O)        0.373    29.037 r  u_piezo/divider[23]_i_22/O
                         net (fo=1, routed)           0.000    29.037    u_piezo/divider[23]_i_22_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.570 r  u_piezo/divider_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.570    u_piezo/divider_reg[23]_i_14_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.687 r  u_piezo/divider_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.687    u_piezo/divider_reg[23]_i_9_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.804 r  u_piezo/divider_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.804    u_piezo/divider_reg[23]_i_4_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.921 r  u_piezo/divider_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.921    u_piezo/divider_reg[23]_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    30.100 r  u_piezo/divider_reg[23]_i_1/CO[1]
                         net (fo=22, routed)          0.632    30.732    u_piezo/divider10_in[23]
    SLICE_X12Y50         LUT2 (Prop_lut2_I0_O)        0.332    31.064 r  u_piezo/divider[22]_i_22/O
                         net (fo=1, routed)           0.000    31.064    u_piezo/divider[22]_i_22_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.597 r  u_piezo/divider_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.597    u_piezo/divider_reg[22]_i_15_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.714 r  u_piezo/divider_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.714    u_piezo/divider_reg[22]_i_10_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.831 r  u_piezo/divider_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.831    u_piezo/divider_reg[22]_i_5_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.948 r  u_piezo/divider_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.948    u_piezo/divider_reg[22]_i_2_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    32.200 r  u_piezo/divider_reg[22]_i_1/CO[2]
                         net (fo=24, routed)          0.723    32.922    u_piezo/divider10_in[22]
    SLICE_X11Y52         LUT2 (Prop_lut2_I0_O)        0.310    33.232 r  u_piezo/divider[21]_i_23/O
                         net (fo=1, routed)           0.000    33.232    u_piezo/divider[21]_i_23_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.782 r  u_piezo/divider_reg[21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.782    u_piezo/divider_reg[21]_i_16_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.896 r  u_piezo/divider_reg[21]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.896    u_piezo/divider_reg[21]_i_11_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.010 r  u_piezo/divider_reg[21]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.010    u_piezo/divider_reg[21]_i_6_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.124 r  u_piezo/divider_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.124    u_piezo/divider_reg[21]_i_2_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.238 r  u_piezo/divider_reg[21]_i_1/CO[3]
                         net (fo=26, routed)          0.961    35.199    u_piezo/divider10_in[21]
    SLICE_X10Y55         LUT2 (Prop_lut2_I0_O)        0.124    35.323 r  u_piezo/divider[20]_i_25/O
                         net (fo=1, routed)           0.000    35.323    u_piezo/divider[20]_i_25_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.856 r  u_piezo/divider_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.856    u_piezo/divider_reg[20]_i_18_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.973 r  u_piezo/divider_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.973    u_piezo/divider_reg[20]_i_13_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.090 r  u_piezo/divider_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    36.090    u_piezo/divider_reg[20]_i_8_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.207 r  u_piezo/divider_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.207    u_piezo/divider_reg[20]_i_3_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.324 r  u_piezo/divider_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.324    u_piezo/divider_reg[20]_i_2_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    36.605 r  u_piezo/divider_reg[20]_i_1/CO[0]
                         net (fo=28, routed)          0.587    37.192    u_piezo/divider10_in[20]
    SLICE_X12Y59         LUT2 (Prop_lut2_I0_O)        0.367    37.559 r  u_piezo/divider[19]_i_26/O
                         net (fo=1, routed)           0.000    37.559    u_piezo/divider[19]_i_26_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.092 r  u_piezo/divider_reg[19]_i_19/CO[3]
                         net (fo=1, routed)           0.000    38.092    u_piezo/divider_reg[19]_i_19_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.209 r  u_piezo/divider_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.209    u_piezo/divider_reg[19]_i_14_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.326 r  u_piezo/divider_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.326    u_piezo/divider_reg[19]_i_9_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.443 r  u_piezo/divider_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.443    u_piezo/divider_reg[19]_i_4_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.560 r  u_piezo/divider_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.560    u_piezo/divider_reg[19]_i_2_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    38.739 r  u_piezo/divider_reg[19]_i_1/CO[1]
                         net (fo=30, routed)          0.529    39.269    u_piezo/divider10_in[19]
    SLICE_X13Y64         LUT2 (Prop_lut2_I0_O)        0.332    39.601 r  u_piezo/divider[18]_i_27/O
                         net (fo=1, routed)           0.000    39.601    u_piezo/divider[18]_i_27_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.151 r  u_piezo/divider_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.151    u_piezo/divider_reg[18]_i_20_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.265 r  u_piezo/divider_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.265    u_piezo/divider_reg[18]_i_15_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  u_piezo/divider_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.379    u_piezo/divider_reg[18]_i_10_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  u_piezo/divider_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.493    u_piezo/divider_reg[18]_i_5_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.607 r  u_piezo/divider_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.607    u_piezo/divider_reg[18]_i_2_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    40.857 r  u_piezo/divider_reg[18]_i_1/CO[2]
                         net (fo=33, routed)          0.675    41.532    u_piezo/divider10_in[18]
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.313    41.845 r  u_piezo/divider[17]_i_29/O
                         net (fo=1, routed)           0.000    41.845    u_piezo/divider[17]_i_29_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.395 r  u_piezo/divider_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    42.395    u_piezo/divider_reg[17]_i_21_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.509 r  u_piezo/divider_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.509    u_piezo/divider_reg[17]_i_16_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.623 r  u_piezo/divider_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.623    u_piezo/divider_reg[17]_i_11_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.737 r  u_piezo/divider_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    42.737    u_piezo/divider_reg[17]_i_6_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.851 r  u_piezo/divider_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.851    u_piezo/divider_reg[17]_i_2_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.965 r  u_piezo/divider_reg[17]_i_1/CO[3]
                         net (fo=34, routed)          0.961    43.926    u_piezo/divider10_in[17]
    SLICE_X10Y72         LUT2 (Prop_lut2_I0_O)        0.124    44.050 r  u_piezo/divider[16]_i_30/O
                         net (fo=1, routed)           0.000    44.050    u_piezo/divider[16]_i_30_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.583 r  u_piezo/divider_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.583    u_piezo/divider_reg[16]_i_23_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.700 r  u_piezo/divider_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    44.700    u_piezo/divider_reg[16]_i_18_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.817 r  u_piezo/divider_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    44.826    u_piezo/divider_reg[16]_i_13_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.943 r  u_piezo/divider_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    44.943    u_piezo/divider_reg[16]_i_8_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.060 r  u_piezo/divider_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.060    u_piezo/divider_reg[16]_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.177 r  u_piezo/divider_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.177    u_piezo/divider_reg[16]_i_2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    45.458 r  u_piezo/divider_reg[16]_i_1/CO[0]
                         net (fo=37, routed)          0.655    46.113    u_piezo/divider10_in[16]
    SLICE_X12Y78         LUT2 (Prop_lut2_I1_O)        0.367    46.480 r  u_piezo/divider[15]_i_32/O
                         net (fo=1, routed)           0.000    46.480    u_piezo/divider[15]_i_32_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.013 r  u_piezo/divider_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.013    u_piezo/divider_reg[15]_i_24_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.130 r  u_piezo/divider_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.130    u_piezo/divider_reg[15]_i_19_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.247 r  u_piezo/divider_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.247    u_piezo/divider_reg[15]_i_14_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.364 r  u_piezo/divider_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.364    u_piezo/divider_reg[15]_i_9_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.481 r  u_piezo/divider_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.481    u_piezo/divider_reg[15]_i_4_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.598 r  u_piezo/divider_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.598    u_piezo/divider_reg[15]_i_2_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    47.777 r  u_piezo/divider_reg[15]_i_1/CO[1]
                         net (fo=38, routed)          0.597    48.373    u_piezo/divider10_in[15]
    SLICE_X12Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    49.176 r  u_piezo/divider_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.176    u_piezo/divider_reg[14]_i_25_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.293 r  u_piezo/divider_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.293    u_piezo/divider_reg[14]_i_20_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.410 r  u_piezo/divider_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.410    u_piezo/divider_reg[14]_i_15_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.527 r  u_piezo/divider_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.527    u_piezo/divider_reg[14]_i_10_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.644 r  u_piezo/divider_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.644    u_piezo/divider_reg[14]_i_5_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.761 r  u_piezo/divider_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.761    u_piezo/divider_reg[14]_i_2_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    50.013 r  u_piezo/divider_reg[14]_i_1/CO[2]
                         net (fo=40, routed)          0.678    50.692    u_piezo/divider10_in[14]
    SLICE_X13Y93         LUT4 (Prop_lut4_I2_O)        0.310    51.002 r  u_piezo/divider[13]_i_24/O
                         net (fo=1, routed)           0.000    51.002    u_piezo/divider[13]_i_24_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.552 r  u_piezo/divider_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.552    u_piezo/divider_reg[13]_i_16_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.666 r  u_piezo/divider_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    51.666    u_piezo/divider_reg[13]_i_11_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.780 r  u_piezo/divider_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    51.780    u_piezo/divider_reg[13]_i_6_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.894 r  u_piezo/divider_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.894    u_piezo/divider_reg[13]_i_2_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.008 r  u_piezo/divider_reg[13]_i_1/CO[3]
                         net (fo=42, routed)          0.979    52.987    u_piezo/divider10_in[13]
    SLICE_X12Y96         LUT2 (Prop_lut2_I0_O)        0.124    53.111 r  u_piezo/divider[12]_i_35/O
                         net (fo=1, routed)           0.000    53.111    u_piezo/divider[12]_i_35_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.644 r  u_piezo/divider_reg[12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.644    u_piezo/divider_reg[12]_i_28_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.761 r  u_piezo/divider_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.761    u_piezo/divider_reg[12]_i_23_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.878 r  u_piezo/divider_reg[12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.878    u_piezo/divider_reg[12]_i_18_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.995 r  u_piezo/divider_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.001    53.995    u_piezo/divider_reg[12]_i_13_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.112 r  u_piezo/divider_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    54.112    u_piezo/divider_reg[12]_i_8_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.229 r  u_piezo/divider_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    54.229    u_piezo/divider_reg[12]_i_3_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.346 r  u_piezo/divider_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.346    u_piezo/divider_reg[12]_i_2_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    54.627 r  u_piezo/divider_reg[12]_i_1/CO[0]
                         net (fo=44, routed)          0.697    55.324    u_piezo/divider10_in[12]
    SLICE_X13Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    56.147 r  u_piezo/divider_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.147    u_piezo/divider_reg[11]_i_29_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.261 r  u_piezo/divider_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.261    u_piezo/divider_reg[11]_i_24_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.375 r  u_piezo/divider_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.375    u_piezo/divider_reg[11]_i_19_n_0
    SLICE_X13Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.489 r  u_piezo/divider_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    56.489    u_piezo/divider_reg[11]_i_14_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.603 r  u_piezo/divider_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.603    u_piezo/divider_reg[11]_i_9_n_0
    SLICE_X13Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.717 r  u_piezo/divider_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.717    u_piezo/divider_reg[11]_i_4_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.831 r  u_piezo/divider_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.831    u_piezo/divider_reg[11]_i_2_n_0
    SLICE_X13Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    57.009 r  u_piezo/divider_reg[11]_i_1/CO[1]
                         net (fo=47, routed)          0.727    57.736    u_piezo/divider10_in[11]
    SLICE_X13Y109        LUT2 (Prop_lut2_I1_O)        0.329    58.065 r  u_piezo/divider[10]_i_38/O
                         net (fo=1, routed)           0.000    58.065    u_piezo/divider[10]_i_38_n_0
    SLICE_X13Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.615 r  u_piezo/divider_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    58.615    u_piezo/divider_reg[10]_i_30_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.729 r  u_piezo/divider_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.729    u_piezo/divider_reg[10]_i_25_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.843 r  u_piezo/divider_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.843    u_piezo/divider_reg[10]_i_20_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.957 r  u_piezo/divider_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.957    u_piezo/divider_reg[10]_i_15_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.071 r  u_piezo/divider_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.071    u_piezo/divider_reg[10]_i_10_n_0
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.185 r  u_piezo/divider_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.185    u_piezo/divider_reg[10]_i_5_n_0
    SLICE_X13Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.299 r  u_piezo/divider_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.299    u_piezo/divider_reg[10]_i_2_n_0
    SLICE_X13Y116        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    59.549 r  u_piezo/divider_reg[10]_i_1/CO[2]
                         net (fo=49, routed)          0.601    60.151    u_piezo/divider10_in[10]
    SLICE_X12Y116        LUT2 (Prop_lut2_I1_O)        0.313    60.464 r  u_piezo/divider[9]_i_39/O
                         net (fo=1, routed)           0.000    60.464    u_piezo/divider[9]_i_39_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.997 r  u_piezo/divider_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.997    u_piezo/divider_reg[9]_i_31_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.114 r  u_piezo/divider_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.114    u_piezo/divider_reg[9]_i_26_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.231 r  u_piezo/divider_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.231    u_piezo/divider_reg[9]_i_21_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.348 r  u_piezo/divider_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    61.348    u_piezo/divider_reg[9]_i_16_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.465 r  u_piezo/divider_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    61.465    u_piezo/divider_reg[9]_i_11_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.582 r  u_piezo/divider_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    61.582    u_piezo/divider_reg[9]_i_6_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.699 r  u_piezo/divider_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.699    u_piezo/divider_reg[9]_i_2_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.816 r  u_piezo/divider_reg[9]_i_1/CO[3]
                         net (fo=51, routed)          1.003    62.818    u_piezo/divider10_in[9]
    SLICE_X13Y121        LUT2 (Prop_lut2_I1_O)        0.124    62.942 r  u_piezo/divider[8]_i_41/O
                         net (fo=1, routed)           0.000    62.942    u_piezo/divider[8]_i_41_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.492 r  u_piezo/divider_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    63.492    u_piezo/divider_reg[8]_i_33_n_0
    SLICE_X13Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.606 r  u_piezo/divider_reg[8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    63.606    u_piezo/divider_reg[8]_i_28_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.720 r  u_piezo/divider_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.720    u_piezo/divider_reg[8]_i_23_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.834 r  u_piezo/divider_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.009    63.843    u_piezo/divider_reg[8]_i_18_n_0
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.957 r  u_piezo/divider_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    63.957    u_piezo/divider_reg[8]_i_13_n_0
    SLICE_X13Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.071 r  u_piezo/divider_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    64.071    u_piezo/divider_reg[8]_i_8_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.185 r  u_piezo/divider_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    64.185    u_piezo/divider_reg[8]_i_3_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.299 r  u_piezo/divider_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.299    u_piezo/divider_reg[8]_i_2_n_0
    SLICE_X13Y129        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    64.592 r  u_piezo/divider_reg[8]_i_1/CO[0]
                         net (fo=53, routed)          0.000    64.592    u_piezo/divider10_in[8]
    SLICE_X13Y129        FDCE                                         r  u_piezo/divider_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    B6                                                0.000    20.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.429    21.429 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.196    23.625    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.716 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.493    25.209    u_piezo/clk_50mhz_IBUF_BUFG
    SLICE_X13Y129        FDCE                                         r  u_piezo/divider_reg[8]/C
                         clock pessimism              0.195    25.404    
                         clock uncertainty           -0.035    25.369    
    SLICE_X13Y129        FDCE (Setup_fdce_C_D)        0.017    25.386    u_piezo/divider_reg[8]
  -------------------------------------------------------------------
                         required time                         25.386    
                         arrival time                         -64.592    
  -------------------------------------------------------------------
                         slack                                -39.207    

Slack (VIOLATED) :        -36.265ns  (required time - arrival time)
  Source:                 u_engine/rpm_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_piezo/divider_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        56.099ns  (logic 36.376ns (64.843%)  route 19.723ns (35.157%))
  Logic Levels:           142  (CARRY4=119 DSP48E1=1 LUT2=14 LUT3=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.205ns = ( 25.205 - 20.000 ) 
    Source Clock Delay      (SCD):    5.717ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.805     5.717    u_engine/clk_50mhz_IBUF_BUFG
    SLICE_X11Y31         FDCE                                         r  u_engine/rpm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456     6.173 r  u_engine/rpm_reg[6]/Q
                         net (fo=14, routed)          0.601     6.774    u_piezo/freq4_3[6]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[6]_P[8])
                                                      3.841    10.615 r  u_piezo/freq4/P[8]
                         net (fo=14, routed)          0.851    11.465    u_piezo/freq4_n_97
    SLICE_X10Y31         LUT3 (Prop_lut3_I1_O)        0.124    11.589 f  u_piezo/divider[25]_i_245/O
                         net (fo=3, routed)           0.758    12.347    u_piezo/divider[25]_i_245_n_0
    SLICE_X12Y31         LUT5 (Prop_lut5_I3_O)        0.124    12.471 r  u_piezo/divider[25]_i_208/O
                         net (fo=2, routed)           0.492    12.963    u_piezo/divider[25]_i_208_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.470 r  u_piezo/divider_reg[25]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.470    u_piezo/divider_reg[25]_i_167_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  u_piezo/divider_reg[25]_i_127/CO[3]
                         net (fo=1, routed)           0.000    13.584    u_piezo/divider_reg[25]_i_127_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  u_piezo/divider_reg[25]_i_89/CO[3]
                         net (fo=1, routed)           0.000    13.698    u_piezo/divider_reg[25]_i_89_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.011 f  u_piezo/divider_reg[25]_i_61/O[3]
                         net (fo=17, routed)          0.675    14.687    u_piezo_n_1
    SLICE_X14Y35         LUT3 (Prop_lut3_I1_O)        0.306    14.993 r  divider[25]_i_229/O
                         net (fo=1, routed)           0.746    15.739    divider[25]_i_229_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.265 r  divider_reg[25]_i_196/CO[3]
                         net (fo=1, routed)           0.000    16.265    divider_reg[25]_i_196_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.599 r  divider_reg[25]_i_160/O[1]
                         net (fo=3, routed)           0.531    17.130    divider_reg[25]_i_160_n_6
    SLICE_X16Y35         LUT3 (Prop_lut3_I1_O)        0.303    17.433 r  divider[25]_i_120/O
                         net (fo=1, routed)           0.344    17.777    divider[25]_i_120_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    18.327 r  divider_reg[25]_i_78/CO[3]
                         net (fo=1, routed)           0.000    18.327    divider_reg[25]_i_78_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.546 r  divider_reg[25]_i_57/O[0]
                         net (fo=3, routed)           0.767    19.313    u_piezo/divider_reg[25]_i_20_0[0]
    SLICE_X11Y36         LUT4 (Prop_lut4_I1_O)        0.295    19.608 r  u_piezo/divider[25]_i_76/O
                         net (fo=1, routed)           0.000    19.608    u_piezo/divider[25]_i_76_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    20.178 r  u_piezo/divider_reg[25]_i_56/CO[2]
                         net (fo=18, routed)          0.584    20.763    u_piezo/divider_reg[25]_i_56_n_1
    SLICE_X10Y36         LUT5 (Prop_lut5_I1_O)        0.313    21.076 r  u_piezo/divider[25]_i_65/O
                         net (fo=1, routed)           0.000    21.076    u_piezo/divider[25]_i_65_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.609 r  u_piezo/divider_reg[25]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.609    u_piezo/divider_reg[25]_i_44_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.726 r  u_piezo/divider_reg[25]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.726    u_piezo/divider_reg[25]_i_29_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.945 r  u_piezo/divider_reg[25]_i_19/O[0]
                         net (fo=28, routed)          0.801    22.746    u_piezo/freq[10]
    SLICE_X9Y41          LUT2 (Prop_lut2_I0_O)        0.295    23.041 r  u_piezo/divider[25]_i_33/O
                         net (fo=1, routed)           0.000    23.041    u_piezo/divider[25]_i_33_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    23.611 r  u_piezo/divider_reg[25]_i_18/CO[2]
                         net (fo=330, routed)         0.689    24.299    u_piezo/freq1
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.313    24.612 r  u_piezo/divider[25]_i_40/O
                         net (fo=1, routed)           0.190    24.802    u_piezo/divider[25]_i_40_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.322 r  u_piezo/divider_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.322    u_piezo/divider_reg[25]_i_20_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.439 r  u_piezo/divider_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.439    u_piezo/divider_reg[25]_i_9_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.556 r  u_piezo/divider_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.556    u_piezo/divider_reg[25]_i_2_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.673 r  u_piezo/divider_reg[25]_i_1/CO[3]
                         net (fo=18, routed)          0.841    26.514    u_piezo/divider10_in[25]
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    26.638 r  u_piezo/divider[24]_i_20/O
                         net (fo=1, routed)           0.000    26.638    u_piezo/divider[24]_i_20_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.188 r  u_piezo/divider_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.188    u_piezo/divider_reg[24]_i_13_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.302 r  u_piezo/divider_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.302    u_piezo/divider_reg[24]_i_8_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.416 r  u_piezo/divider_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.416    u_piezo/divider_reg[24]_i_3_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.530 r  u_piezo/divider_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.530    u_piezo/divider_reg[24]_i_2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    27.823 r  u_piezo/divider_reg[24]_i_1/CO[0]
                         net (fo=21, routed)          0.841    28.664    u_piezo/divider10_in[24]
    SLICE_X12Y45         LUT2 (Prop_lut2_I1_O)        0.373    29.037 r  u_piezo/divider[23]_i_22/O
                         net (fo=1, routed)           0.000    29.037    u_piezo/divider[23]_i_22_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.570 r  u_piezo/divider_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.570    u_piezo/divider_reg[23]_i_14_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.687 r  u_piezo/divider_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.687    u_piezo/divider_reg[23]_i_9_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.804 r  u_piezo/divider_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.804    u_piezo/divider_reg[23]_i_4_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.921 r  u_piezo/divider_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.921    u_piezo/divider_reg[23]_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    30.100 r  u_piezo/divider_reg[23]_i_1/CO[1]
                         net (fo=22, routed)          0.632    30.732    u_piezo/divider10_in[23]
    SLICE_X12Y50         LUT2 (Prop_lut2_I0_O)        0.332    31.064 r  u_piezo/divider[22]_i_22/O
                         net (fo=1, routed)           0.000    31.064    u_piezo/divider[22]_i_22_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.597 r  u_piezo/divider_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.597    u_piezo/divider_reg[22]_i_15_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.714 r  u_piezo/divider_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.714    u_piezo/divider_reg[22]_i_10_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.831 r  u_piezo/divider_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.831    u_piezo/divider_reg[22]_i_5_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.948 r  u_piezo/divider_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.948    u_piezo/divider_reg[22]_i_2_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    32.200 r  u_piezo/divider_reg[22]_i_1/CO[2]
                         net (fo=24, routed)          0.723    32.922    u_piezo/divider10_in[22]
    SLICE_X11Y52         LUT2 (Prop_lut2_I0_O)        0.310    33.232 r  u_piezo/divider[21]_i_23/O
                         net (fo=1, routed)           0.000    33.232    u_piezo/divider[21]_i_23_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.782 r  u_piezo/divider_reg[21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.782    u_piezo/divider_reg[21]_i_16_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.896 r  u_piezo/divider_reg[21]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.896    u_piezo/divider_reg[21]_i_11_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.010 r  u_piezo/divider_reg[21]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.010    u_piezo/divider_reg[21]_i_6_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.124 r  u_piezo/divider_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.124    u_piezo/divider_reg[21]_i_2_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.238 r  u_piezo/divider_reg[21]_i_1/CO[3]
                         net (fo=26, routed)          0.961    35.199    u_piezo/divider10_in[21]
    SLICE_X10Y55         LUT2 (Prop_lut2_I0_O)        0.124    35.323 r  u_piezo/divider[20]_i_25/O
                         net (fo=1, routed)           0.000    35.323    u_piezo/divider[20]_i_25_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.856 r  u_piezo/divider_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.856    u_piezo/divider_reg[20]_i_18_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.973 r  u_piezo/divider_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.973    u_piezo/divider_reg[20]_i_13_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.090 r  u_piezo/divider_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    36.090    u_piezo/divider_reg[20]_i_8_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.207 r  u_piezo/divider_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.207    u_piezo/divider_reg[20]_i_3_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.324 r  u_piezo/divider_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.324    u_piezo/divider_reg[20]_i_2_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    36.605 r  u_piezo/divider_reg[20]_i_1/CO[0]
                         net (fo=28, routed)          0.587    37.192    u_piezo/divider10_in[20]
    SLICE_X12Y59         LUT2 (Prop_lut2_I0_O)        0.367    37.559 r  u_piezo/divider[19]_i_26/O
                         net (fo=1, routed)           0.000    37.559    u_piezo/divider[19]_i_26_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.092 r  u_piezo/divider_reg[19]_i_19/CO[3]
                         net (fo=1, routed)           0.000    38.092    u_piezo/divider_reg[19]_i_19_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.209 r  u_piezo/divider_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.209    u_piezo/divider_reg[19]_i_14_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.326 r  u_piezo/divider_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.326    u_piezo/divider_reg[19]_i_9_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.443 r  u_piezo/divider_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.443    u_piezo/divider_reg[19]_i_4_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.560 r  u_piezo/divider_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.560    u_piezo/divider_reg[19]_i_2_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    38.739 r  u_piezo/divider_reg[19]_i_1/CO[1]
                         net (fo=30, routed)          0.529    39.269    u_piezo/divider10_in[19]
    SLICE_X13Y64         LUT2 (Prop_lut2_I0_O)        0.332    39.601 r  u_piezo/divider[18]_i_27/O
                         net (fo=1, routed)           0.000    39.601    u_piezo/divider[18]_i_27_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.151 r  u_piezo/divider_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.151    u_piezo/divider_reg[18]_i_20_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.265 r  u_piezo/divider_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.265    u_piezo/divider_reg[18]_i_15_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.379 r  u_piezo/divider_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.379    u_piezo/divider_reg[18]_i_10_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.493 r  u_piezo/divider_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.493    u_piezo/divider_reg[18]_i_5_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.607 r  u_piezo/divider_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.607    u_piezo/divider_reg[18]_i_2_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    40.857 r  u_piezo/divider_reg[18]_i_1/CO[2]
                         net (fo=33, routed)          0.675    41.532    u_piezo/divider10_in[18]
    SLICE_X11Y68         LUT2 (Prop_lut2_I1_O)        0.313    41.845 r  u_piezo/divider[17]_i_29/O
                         net (fo=1, routed)           0.000    41.845    u_piezo/divider[17]_i_29_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.395 r  u_piezo/divider_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    42.395    u_piezo/divider_reg[17]_i_21_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.509 r  u_piezo/divider_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.509    u_piezo/divider_reg[17]_i_16_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.623 r  u_piezo/divider_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.623    u_piezo/divider_reg[17]_i_11_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.737 r  u_piezo/divider_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    42.737    u_piezo/divider_reg[17]_i_6_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.851 r  u_piezo/divider_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.851    u_piezo/divider_reg[17]_i_2_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.965 r  u_piezo/divider_reg[17]_i_1/CO[3]
                         net (fo=34, routed)          0.961    43.926    u_piezo/divider10_in[17]
    SLICE_X10Y72         LUT2 (Prop_lut2_I0_O)        0.124    44.050 r  u_piezo/divider[16]_i_30/O
                         net (fo=1, routed)           0.000    44.050    u_piezo/divider[16]_i_30_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.583 r  u_piezo/divider_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.583    u_piezo/divider_reg[16]_i_23_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.700 r  u_piezo/divider_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    44.700    u_piezo/divider_reg[16]_i_18_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.817 r  u_piezo/divider_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    44.826    u_piezo/divider_reg[16]_i_13_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.943 r  u_piezo/divider_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    44.943    u_piezo/divider_reg[16]_i_8_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.060 r  u_piezo/divider_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.060    u_piezo/divider_reg[16]_i_3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.177 r  u_piezo/divider_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.177    u_piezo/divider_reg[16]_i_2_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    45.458 r  u_piezo/divider_reg[16]_i_1/CO[0]
                         net (fo=37, routed)          0.655    46.113    u_piezo/divider10_in[16]
    SLICE_X12Y78         LUT2 (Prop_lut2_I1_O)        0.367    46.480 r  u_piezo/divider[15]_i_32/O
                         net (fo=1, routed)           0.000    46.480    u_piezo/divider[15]_i_32_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.013 r  u_piezo/divider_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.013    u_piezo/divider_reg[15]_i_24_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.130 r  u_piezo/divider_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.130    u_piezo/divider_reg[15]_i_19_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.247 r  u_piezo/divider_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.247    u_piezo/divider_reg[15]_i_14_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.364 r  u_piezo/divider_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.364    u_piezo/divider_reg[15]_i_9_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.481 r  u_piezo/divider_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.481    u_piezo/divider_reg[15]_i_4_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.598 r  u_piezo/divider_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.598    u_piezo/divider_reg[15]_i_2_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    47.777 r  u_piezo/divider_reg[15]_i_1/CO[1]
                         net (fo=38, routed)          0.597    48.373    u_piezo/divider10_in[15]
    SLICE_X12Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    49.176 r  u_piezo/divider_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.176    u_piezo/divider_reg[14]_i_25_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.293 r  u_piezo/divider_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.293    u_piezo/divider_reg[14]_i_20_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.410 r  u_piezo/divider_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.410    u_piezo/divider_reg[14]_i_15_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.527 r  u_piezo/divider_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.527    u_piezo/divider_reg[14]_i_10_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.644 r  u_piezo/divider_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.644    u_piezo/divider_reg[14]_i_5_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.761 r  u_piezo/divider_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.761    u_piezo/divider_reg[14]_i_2_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    50.013 r  u_piezo/divider_reg[14]_i_1/CO[2]
                         net (fo=40, routed)          0.678    50.692    u_piezo/divider10_in[14]
    SLICE_X13Y93         LUT4 (Prop_lut4_I2_O)        0.310    51.002 r  u_piezo/divider[13]_i_24/O
                         net (fo=1, routed)           0.000    51.002    u_piezo/divider[13]_i_24_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.552 r  u_piezo/divider_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.552    u_piezo/divider_reg[13]_i_16_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.666 r  u_piezo/divider_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    51.666    u_piezo/divider_reg[13]_i_11_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.780 r  u_piezo/divider_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    51.780    u_piezo/divider_reg[13]_i_6_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.894 r  u_piezo/divider_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.894    u_piezo/divider_reg[13]_i_2_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.008 r  u_piezo/divider_reg[13]_i_1/CO[3]
                         net (fo=42, routed)          0.979    52.987    u_piezo/divider10_in[13]
    SLICE_X12Y96         LUT2 (Prop_lut2_I0_O)        0.124    53.111 r  u_piezo/divider[12]_i_35/O
                         net (fo=1, routed)           0.000    53.111    u_piezo/divider[12]_i_35_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.644 r  u_piezo/divider_reg[12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.644    u_piezo/divider_reg[12]_i_28_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.761 r  u_piezo/divider_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.761    u_piezo/divider_reg[12]_i_23_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.878 r  u_piezo/divider_reg[12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.878    u_piezo/divider_reg[12]_i_18_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.995 r  u_piezo/divider_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.001    53.995    u_piezo/divider_reg[12]_i_13_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.112 r  u_piezo/divider_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    54.112    u_piezo/divider_reg[12]_i_8_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.229 r  u_piezo/divider_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    54.229    u_piezo/divider_reg[12]_i_3_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.346 r  u_piezo/divider_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.346    u_piezo/divider_reg[12]_i_2_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    54.627 r  u_piezo/divider_reg[12]_i_1/CO[0]
                         net (fo=44, routed)          0.697    55.324    u_piezo/divider10_in[12]
    SLICE_X13Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    56.147 r  u_piezo/divider_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.147    u_piezo/divider_reg[11]_i_29_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.261 r  u_piezo/divider_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.261    u_piezo/divider_reg[11]_i_24_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.375 r  u_piezo/divider_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.375    u_piezo/divider_reg[11]_i_19_n_0
    SLICE_X13Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.489 r  u_piezo/divider_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    56.489    u_piezo/divider_reg[11]_i_14_n_0
    SLICE_X13Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.603 r  u_piezo/divider_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.603    u_piezo/divider_reg[11]_i_9_n_0
    SLICE_X13Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.717 r  u_piezo/divider_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.717    u_piezo/divider_reg[11]_i_4_n_0
    SLICE_X13Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.831 r  u_piezo/divider_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.831    u_piezo/divider_reg[11]_i_2_n_0
    SLICE_X13Y108        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    57.009 r  u_piezo/divider_reg[11]_i_1/CO[1]
                         net (fo=47, routed)          0.727    57.736    u_piezo/divider10_in[11]
    SLICE_X13Y109        LUT2 (Prop_lut2_I1_O)        0.329    58.065 r  u_piezo/divider[10]_i_38/O
                         net (fo=1, routed)           0.000    58.065    u_piezo/divider[10]_i_38_n_0
    SLICE_X13Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.615 r  u_piezo/divider_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    58.615    u_piezo/divider_reg[10]_i_30_n_0
    SLICE_X13Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.729 r  u_piezo/divider_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.729    u_piezo/divider_reg[10]_i_25_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.843 r  u_piezo/divider_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.843    u_piezo/divider_reg[10]_i_20_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.957 r  u_piezo/divider_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.957    u_piezo/divider_reg[10]_i_15_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.071 r  u_piezo/divider_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.071    u_piezo/divider_reg[10]_i_10_n_0
    SLICE_X13Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.185 r  u_piezo/divider_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.185    u_piezo/divider_reg[10]_i_5_n_0
    SLICE_X13Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.299 r  u_piezo/divider_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.299    u_piezo/divider_reg[10]_i_2_n_0
    SLICE_X13Y116        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    59.549 r  u_piezo/divider_reg[10]_i_1/CO[2]
                         net (fo=49, routed)          0.601    60.151    u_piezo/divider10_in[10]
    SLICE_X12Y116        LUT2 (Prop_lut2_I1_O)        0.313    60.464 r  u_piezo/divider[9]_i_39/O
                         net (fo=1, routed)           0.000    60.464    u_piezo/divider[9]_i_39_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.997 r  u_piezo/divider_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.997    u_piezo/divider_reg[9]_i_31_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.114 r  u_piezo/divider_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.114    u_piezo/divider_reg[9]_i_26_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.231 r  u_piezo/divider_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.231    u_piezo/divider_reg[9]_i_21_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.348 r  u_piezo/divider_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    61.348    u_piezo/divider_reg[9]_i_16_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.465 r  u_piezo/divider_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    61.465    u_piezo/divider_reg[9]_i_11_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.582 r  u_piezo/divider_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    61.582    u_piezo/divider_reg[9]_i_6_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.699 r  u_piezo/divider_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.699    u_piezo/divider_reg[9]_i_2_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.816 r  u_piezo/divider_reg[9]_i_1/CO[3]
                         net (fo=51, routed)          0.000    61.816    u_piezo/divider10_in[9]
    SLICE_X12Y123        FDCE                                         r  u_piezo/divider_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    B6                                                0.000    20.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         1.429    21.429 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           2.196    23.625    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.716 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.489    25.205    u_piezo/clk_50mhz_IBUF_BUFG
    SLICE_X12Y123        FDCE                                         r  u_piezo/divider_reg[9]/C
                         clock pessimism              0.195    25.400    
                         clock uncertainty           -0.035    25.365    
    SLICE_X12Y123        FDCE (Setup_fdce_C_D)        0.186    25.551    u_piezo/divider_reg[9]
  -------------------------------------------------------------------
                         required time                         25.551    
                         arrival time                         -61.816    
  -------------------------------------------------------------------
                         slack                                -36.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_engine/rpm_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_servo/high_count_reg[31]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.488%)  route 0.090ns (32.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.075    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.632     1.734    u_engine/clk_50mhz_IBUF_BUFG
    SLICE_X11Y31         FDCE                                         r  u_engine/rpm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.141     1.875 f  u_engine/rpm_reg[6]/Q
                         net (fo=14, routed)          0.090     1.964    u_engine/rpm_reg[12]_0[6]
    SLICE_X10Y31         LUT6 (Prop_lut6_I4_O)        0.045     2.009 r  u_engine/high_count[31]_i_1/O
                         net (fo=1, routed)           0.000     2.009    u_servo/D[1]
    SLICE_X10Y31         FDPE                                         r  u_servo/high_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.456     0.456 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.327    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.356 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.906     2.261    u_servo/clk_50mhz_IBUF_BUFG
    SLICE_X10Y31         FDPE                                         r  u_servo/high_count_reg[31]/C
                         clock pessimism             -0.515     1.747    
    SLICE_X10Y31         FDPE (Hold_fdpe_C_D)         0.121     1.868    u_servo/high_count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_accel/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_accel/sync_1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.075    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.637     1.739    u_accel/clk_50mhz_IBUF_BUFG
    SLICE_X26Y46         FDCE                                         r  u_accel/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDCE (Prop_fdce_C_Q)         0.141     1.880 r  u_accel/sync_0_reg/Q
                         net (fo=1, routed)           0.119     1.999    u_accel/sync_0
    SLICE_X26Y45         FDCE                                         r  u_accel/sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.456     0.456 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.327    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.356 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.912     2.267    u_accel/clk_50mhz_IBUF_BUFG
    SLICE_X26Y45         FDCE                                         r  u_accel/sync_1_reg/C
                         clock pessimism             -0.513     1.755    
    SLICE_X26Y45         FDCE (Hold_fdce_C_D)         0.070     1.825    u_accel/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u_engine/rpm_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_servo/high_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.600%)  route 0.131ns (41.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.075    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.633     1.735    u_engine/clk_50mhz_IBUF_BUFG
    SLICE_X11Y32         FDPE                                         r  u_engine/rpm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDPE (Prop_fdpe_C_Q)         0.141     1.876 r  u_engine/rpm_reg[9]/Q
                         net (fo=12, routed)          0.131     2.007    u_engine/rpm_reg[12]_0[9]
    SLICE_X10Y31         LUT6 (Prop_lut6_I2_O)        0.045     2.052 r  u_engine/high_count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.052    u_servo/D[0]
    SLICE_X10Y31         FDCE                                         r  u_servo/high_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.456     0.456 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.327    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.356 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.906     2.261    u_servo/clk_50mhz_IBUF_BUFG
    SLICE_X10Y31         FDCE                                         r  u_servo/high_count_reg[0]/C
                         clock pessimism             -0.514     1.748    
    SLICE_X10Y31         FDCE (Hold_fdce_C_D)         0.120     1.868    u_servo/high_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u_brake/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_brake/sync_1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.397%)  route 0.163ns (53.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.075    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.636     1.738    u_brake/clk_50mhz_IBUF_BUFG
    SLICE_X28Y46         FDCE                                         r  u_brake/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDCE (Prop_fdce_C_Q)         0.141     1.879 r  u_brake/sync_0_reg/Q
                         net (fo=1, routed)           0.163     2.041    u_brake/sync_0
    SLICE_X27Y45         FDCE                                         r  u_brake/sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.456     0.456 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.327    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.356 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.912     2.267    u_brake/clk_50mhz_IBUF_BUFG
    SLICE_X27Y45         FDCE                                         r  u_brake/sync_1_reg/C
                         clock pessimism             -0.492     1.776    
    SLICE_X27Y45         FDCE (Hold_fdce_C_D)         0.070     1.846    u_brake/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 u_speed/digit_idx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_speed/digit_idx_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.212ns (55.695%)  route 0.169ns (44.305%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.075    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.631     1.733    u_speed/clk_50mhz_IBUF_BUFG
    SLICE_X34Y37         FDCE                                         r  u_speed/digit_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDCE (Prop_fdce_C_Q)         0.164     1.897 r  u_speed/digit_idx_reg[0]/Q
                         net (fo=18, routed)          0.169     2.065    u_speed/Q[0]
    SLICE_X34Y39         LUT3 (Prop_lut3_I0_O)        0.048     2.113 r  u_speed/digit_idx[2]_i_1/O
                         net (fo=1, routed)           0.000     2.113    u_speed/digit_idx[2]_i_1_n_0
    SLICE_X34Y39         FDCE                                         r  u_speed/digit_idx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.456     0.456 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.327    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.356 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.907     2.262    u_speed/clk_50mhz_IBUF_BUFG
    SLICE_X34Y39         FDCE                                         r  u_speed/digit_idx_reg[2]/C
                         clock pessimism             -0.513     1.750    
    SLICE_X34Y39         FDCE (Hold_fdce_C_D)         0.131     1.881    u_speed/digit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 u_speed/digit_idx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_speed/digit_idx_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.343%)  route 0.169ns (44.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.075    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.631     1.733    u_speed/clk_50mhz_IBUF_BUFG
    SLICE_X34Y37         FDCE                                         r  u_speed/digit_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDCE (Prop_fdce_C_Q)         0.164     1.897 r  u_speed/digit_idx_reg[0]/Q
                         net (fo=18, routed)          0.169     2.065    u_speed/Q[0]
    SLICE_X34Y39         LUT2 (Prop_lut2_I0_O)        0.045     2.110 r  u_speed/digit_idx[1]_i_1/O
                         net (fo=1, routed)           0.000     2.110    u_speed/p_0_in[1]
    SLICE_X34Y39         FDCE                                         r  u_speed/digit_idx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.456     0.456 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.327    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.356 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.907     2.262    u_speed/clk_50mhz_IBUF_BUFG
    SLICE_X34Y39         FDCE                                         r  u_speed/digit_idx_reg[1]/C
                         clock pessimism             -0.513     1.750    
    SLICE_X34Y39         FDCE (Hold_fdce_C_D)         0.120     1.870    u_speed/digit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 u_engine/speed_kmh_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_engine/speed_kmh_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.763%)  route 0.160ns (46.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.075    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.630     1.732    u_engine/clk_50mhz_IBUF_BUFG
    SLICE_X27Y31         FDCE                                         r  u_engine/speed_kmh_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y31         FDCE (Prop_fdce_C_Q)         0.141     1.873 r  u_engine/speed_kmh_reg[6]/Q
                         net (fo=36, routed)          0.160     2.033    u_engine/speed_kmh[6]
    SLICE_X25Y30         LUT6 (Prop_lut6_I5_O)        0.045     2.078 r  u_engine/speed_kmh[8]_i_1/O
                         net (fo=1, routed)           0.000     2.078    u_engine/p_0_in[8]
    SLICE_X25Y30         FDCE                                         r  u_engine/speed_kmh_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.456     0.456 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.327    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.356 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.902     2.257    u_engine/clk_50mhz_IBUF_BUFG
    SLICE_X25Y30         FDCE                                         r  u_engine/speed_kmh_reg[8]/C
                         clock pessimism             -0.513     1.745    
    SLICE_X25Y30         FDCE (Hold_fdce_C_D)         0.092     1.837    u_engine/speed_kmh_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 u_divider/tick_1khz_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_accel/btn_state_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.544%)  route 0.189ns (50.456%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.075    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.637     1.739    u_divider/clk_50mhz_IBUF_BUFG
    SLICE_X16Y40         FDCE                                         r  u_divider/tick_1khz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDCE (Prop_fdce_C_Q)         0.141     1.880 r  u_divider/tick_1khz_reg/Q
                         net (fo=84, routed)          0.189     2.069    u_accel/tick_1khz
    SLICE_X23Y40         LUT4 (Prop_lut4_I3_O)        0.045     2.114 r  u_accel/btn_state_i_1/O
                         net (fo=1, routed)           0.000     2.114    u_accel/btn_state_i_1_n_0
    SLICE_X23Y40         FDCE                                         r  u_accel/btn_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.456     0.456 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.327    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.356 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.911     2.266    u_accel/clk_50mhz_IBUF_BUFG
    SLICE_X23Y40         FDCE                                         r  u_accel/btn_state_reg/C
                         clock pessimism             -0.492     1.775    
    SLICE_X23Y40         FDCE (Hold_fdce_C_D)         0.091     1.866    u_accel/btn_state_reg
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_piezo/piezo_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_piezo/piezo_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.075    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.593     1.694    u_piezo/clk_50mhz_IBUF_BUFG
    SLICE_X3Y79          FDCE                                         r  u_piezo/piezo_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.141     1.835 r  u_piezo/piezo_out_reg/Q
                         net (fo=2, routed)           0.168     2.003    u_piezo/piezo_out_OBUF
    SLICE_X3Y79          LUT2 (Prop_lut2_I1_O)        0.045     2.048 r  u_piezo/piezo_out_i_1/O
                         net (fo=1, routed)           0.000     2.048    u_piezo/piezo_out_i_1_n_0
    SLICE_X3Y79          FDCE                                         r  u_piezo/piezo_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.456     0.456 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.327    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.356 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.863     2.218    u_piezo/clk_50mhz_IBUF_BUFG
    SLICE_X3Y79          FDCE                                         r  u_piezo/piezo_out_reg/C
                         clock pessimism             -0.524     1.694    
    SLICE_X3Y79          FDCE (Hold_fdce_C_D)         0.091     1.785    u_piezo/piezo_out_reg
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_speed/digit_idx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_speed/digit_idx_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.075    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.631     1.733    u_speed/clk_50mhz_IBUF_BUFG
    SLICE_X34Y37         FDCE                                         r  u_speed/digit_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDCE (Prop_fdce_C_Q)         0.164     1.897 f  u_speed/digit_idx_reg[0]/Q
                         net (fo=18, routed)          0.175     2.072    u_speed/Q[0]
    SLICE_X34Y37         LUT1 (Prop_lut1_I0_O)        0.045     2.117 r  u_speed/digit_idx[0]_i_1/O
                         net (fo=1, routed)           0.000     2.117    u_speed/p_0_in[0]
    SLICE_X34Y37         FDCE                                         r  u_speed/digit_idx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B6                                                0.000     0.000 r  clk_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_50mhz
    B6                   IBUF (Prop_ibuf_I_O)         0.456     0.456 r  clk_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.327    clk_50mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.356 r  clk_50mhz_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.905     2.260    u_speed/clk_50mhz_IBUF_BUFG
    SLICE_X34Y37         FDCE                                         r  u_speed/digit_idx_reg[0]/C
                         clock pessimism             -0.528     1.733    
    SLICE_X34Y37         FDCE (Hold_fdce_C_D)         0.120     1.853    u_speed/digit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_50mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X11Y33    u_engine/rpm_reg[8]_replica/C
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X11Y32    u_engine/rpm_reg[9]_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X9Y31     u_engine/rpm_reg[7]_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X3Y79     u_piezo/piezo_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X7Y28     u_servo/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X7Y30     u_servo/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X7Y30     u_servo/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X7Y31     u_servo/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X7Y31     u_servo/cnt_reg[13]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X11Y33    u_engine/rpm_reg[8]_replica/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X11Y32    u_engine/rpm_reg[9]_replica/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X9Y31     u_engine/rpm_reg[7]_replica/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y79     u_piezo/piezo_out_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X7Y30     u_servo/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X7Y30     u_servo/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X7Y29     u_servo/cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X7Y29     u_servo/cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X7Y29     u_servo/cnt_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X7Y29     u_servo/cnt_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X9Y31     u_engine/rpm_reg[7]_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X7Y31     u_servo/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X7Y31     u_servo/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X7Y31     u_servo/cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X7Y31     u_servo/cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X7Y32     u_servo/cnt_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X7Y32     u_servo/cnt_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X7Y32     u_servo/cnt_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X7Y32     u_servo/cnt_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X7Y33     u_servo/cnt_reg[20]/C



