// Seed: 1752188150
module module_0 (
    input supply1 id_0,
    input wire id_1,
    input wire id_2
);
  assign id_4[1] = 1;
  wire id_5;
endmodule
module module_1 (
    input tri0 id_0
    , id_16,
    input uwire id_1,
    output wor id_2,
    input supply0 id_3,
    output tri1 id_4,
    input supply1 id_5,
    output uwire id_6,
    input uwire id_7,
    input wor id_8,
    output tri1 id_9,
    input tri1 id_10,
    input wand id_11,
    input uwire id_12,
    input supply0 id_13,
    output tri1 id_14
);
  wire id_17;
  module_0(
      id_0, id_11, id_3
  );
endmodule
