$date
	Sun Oct 23 04:43:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#481032
b10 !
1"
#481034
b10 &
b10 %
1$
#481035
0"
#481038
b1 &
1#
b1 %
#481042
b0 &
b0 %
0#
0$
#1396703
b10110 !
1"
#1396706
b10110 &
b10110 %
1$
#1396707
0"
#1396710
b1011 &
b1011 %
#1396714
b100010 &
b100010 %
#1396718
b10001 &
b10001 %
#1396722
b110100 &
b110100 %
#1396726
b11010 &
b11010 %
#1396730
b1101 &
b1101 %
#1396734
b101000 &
b101000 %
#1396738
b10100 &
b10100 %
#1396742
b1010 &
b1010 %
#1396746
b101 &
b101 %
#1396750
b10000 &
b10000 %
#1396754
b1000 &
b1000 %
#1396758
b100 &
b100 %
#1396762
b10 &
b10 %
#1396766
b1 &
1#
b1 %
#1396770
b0 &
b0 %
0#
0$
#2410487
b111 !
1"
#2410490
b111 &
b111 %
1$
#2410491
0"
#2410494
b10110 &
b10110 %
#2410498
b1011 &
b1011 %
#2410502
b100010 &
b100010 %
#2410506
b10001 &
b10001 %
#2410510
b110100 &
b110100 %
#2410514
b11010 &
b11010 %
#2410518
b1101 &
b1101 %
#2410522
b101000 &
b101000 %
#2410526
b10100 &
b10100 %
#2410530
b1010 &
b1010 %
#2410534
b101 &
b101 %
#2410538
b10000 &
b10000 %
#2410542
b1000 &
b1000 %
#2410546
b100 &
b100 %
#2410550
b10 &
b10 %
#2410554
b1 &
b1 %
1#
#2410558
b0 &
0#
b0 %
0$
#4500012
