Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Apr 20 18:13:08 2024
| Host         : LAPTOP-CTGPC8H5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bgc_timing_summary_routed.rpt -pb bgc_timing_summary_routed.pb -rpx bgc_timing_summary_routed.rpx -warn_on_violation
| Design       : bgc
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B1
                            (input port)
  Destination:            G1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.920ns  (logic 3.880ns (56.076%)  route 3.039ns (43.924%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  B1 (IN)
                         net (fo=0)                   0.000     0.000    B1
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  B1_IBUF_inst/O
                         net (fo=2, routed)           1.226     2.157    B1_IBUF
    SLICE_X0Y3           LUT2 (Prop_lut2_I1_O)        0.150     2.307 r  G1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.813     4.120    G1_OBUF
    W14                  OBUF (Prop_obuf_I_O)         2.800     6.920 r  G1_OBUF_inst/O
                         net (fo=0)                   0.000     6.920    G1
    W14                                                               r  G1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B0
                            (input port)
  Destination:            G0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.551ns  (logic 3.668ns (55.986%)  route 2.883ns (44.014%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  B0 (IN)
                         net (fo=0)                   0.000     0.000    B0
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  B0_IBUF_inst/O
                         net (fo=1, routed)           1.212     2.149    B0_IBUF
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.124     2.273 r  G0_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.671     3.944    G0_OBUF
    U15                  OBUF (Prop_obuf_I_O)         2.607     6.551 r  G0_OBUF_inst/O
                         net (fo=0)                   0.000     6.551    G0
    U15                                                               r  G0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2
                            (input port)
  Destination:            G2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.524ns  (logic 3.665ns (56.180%)  route 2.859ns (43.820%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  B2 (IN)
                         net (fo=0)                   0.000     0.000    B2
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  B2_IBUF_inst/O
                         net (fo=2, routed)           1.147     2.081    B2_IBUF
    SLICE_X0Y3           LUT2 (Prop_lut2_I1_O)        0.124     2.205 r  G2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.712     3.917    G2_OBUF
    W13                  OBUF (Prop_obuf_I_O)         2.607     6.524 r  G2_OBUF_inst/O
                         net (fo=0)                   0.000     6.524    G2
    W13                                                               r  G2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B3
                            (input port)
  Destination:            G3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.527ns  (logic 3.534ns (63.931%)  route 1.994ns (36.069%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  B3 (IN)
                         net (fo=0)                   0.000     0.000    B3
    U16                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  B3_IBUF_inst/O
                         net (fo=2, routed)           1.994     2.929    G3_OBUF
    W15                  OBUF (Prop_obuf_I_O)         2.599     5.527 r  G3_OBUF_inst/O
                         net (fo=0)                   0.000     5.527    G3
    W15                                                               r  G3 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B3
                            (input port)
  Destination:            G3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.678ns  (logic 1.280ns (76.254%)  route 0.399ns (23.746%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  B3 (IN)
                         net (fo=0)                   0.000     0.000    B3
    U16                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  B3_IBUF_inst/O
                         net (fo=2, routed)           0.399     0.563    G3_OBUF
    W15                  OBUF (Prop_obuf_I_O)         1.116     1.678 r  G3_OBUF_inst/O
                         net (fo=0)                   0.000     1.678    G3
    W15                                                               r  G3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B3
                            (input port)
  Destination:            G2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.037ns  (logic 1.333ns (65.416%)  route 0.705ns (34.584%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  B3 (IN)
                         net (fo=0)                   0.000     0.000    B3
    U16                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  B3_IBUF_inst/O
                         net (fo=2, routed)           0.348     0.512    G3_OBUF
    SLICE_X0Y3           LUT2 (Prop_lut2_I0_O)        0.045     0.557 r  G2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.357     0.914    G2_OBUF
    W13                  OBUF (Prop_obuf_I_O)         1.124     2.037 r  G2_OBUF_inst/O
                         net (fo=0)                   0.000     2.037    G2
    W13                                                               r  G2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1
                            (input port)
  Destination:            G0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.077ns  (logic 1.330ns (64.028%)  route 0.747ns (35.972%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  B1 (IN)
                         net (fo=0)                   0.000     0.000    B1
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  B1_IBUF_inst/O
                         net (fo=2, routed)           0.405     0.565    B1_IBUF
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.045     0.610 r  G0_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.342     0.952    G0_OBUF
    U15                  OBUF (Prop_obuf_I_O)         1.125     2.077 r  G0_OBUF_inst/O
                         net (fo=0)                   0.000     2.077    G0
    U15                                                               r  G0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2
                            (input port)
  Destination:            G1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.203ns  (logic 1.386ns (62.908%)  route 0.817ns (37.092%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  B2 (IN)
                         net (fo=0)                   0.000     0.000    B2
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  B2_IBUF_inst/O
                         net (fo=2, routed)           0.423     0.586    B2_IBUF
    SLICE_X0Y3           LUT2 (Prop_lut2_I0_O)        0.046     0.632 r  G1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.394     1.027    G1_OBUF
    W14                  OBUF (Prop_obuf_I_O)         1.177     2.203 r  G1_OBUF_inst/O
                         net (fo=0)                   0.000     2.203    G1
    W14                                                               r  G1 (OUT)
  -------------------------------------------------------------------    -------------------





