// Seed: 1970072840
module module_0 (
    output logic id_0,
    input logic id_1,
    input id_2
);
  tri0 id_3 = id_3[1];
  assign id_0 = 1;
  logic id_4;
endmodule
