/* verilator lint_off DECLFILENAME */
/* verilator lint_off UNUSEDSIGNAL */
/* verilator lint_off UNDRIVEN */
/* verilator lint_off UNOPTFLAT */
/* verilator lint_off WIDTHEXPAND */
/* verilator lint_off PINCONNECTEMPTY */
// Generated by CIRCT firtool-1.52.0
// Standard header to adapt well known macros to our needs.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

module IDU(
  input         from_IFU_valid,
  input  [31:0] from_IFU_bits_inst,
                from_IFU_bits_pc,
  input         to_ISU_ready,
  output        from_IFU_ready,
                to_ISU_valid,
  output [31:0] to_ISU_bits_imm,
                to_ISU_bits_pc,
  output [4:0]  to_ISU_bits_rs1,
                to_ISU_bits_rs2,
                to_ISU_bits_rd,
  output        to_ISU_bits_ctrl_sig_reg_wen,
  output [2:0]  to_ISU_bits_ctrl_sig_fu_op,
  output        to_ISU_bits_ctrl_sig_mem_wen,
                to_ISU_bits_ctrl_sig_is_ebreak,
                to_ISU_bits_ctrl_sig_not_impl,
  output [1:0]  to_ISU_bits_ctrl_sig_src1_op,
                to_ISU_bits_ctrl_sig_src2_op,
  output [3:0]  to_ISU_bits_ctrl_sig_alu_op,
                to_ISU_bits_ctrl_sig_lsu_op,
                to_ISU_bits_ctrl_sig_bru_op,
  output [2:0]  to_ISU_bits_ctrl_sig_csr_op,
  output [3:0]  to_ISU_bits_ctrl_sig_mdu_op,
  output [31:0] to_ISU_bits_inst
);

  wire [29:0]      decode_info_invInputs = ~(from_IFU_bits_inst[31:2]);
  wire [7:0]       _decode_info_T =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     decode_info_invInputs[2],
     decode_info_invInputs[3],
     decode_info_invInputs[4],
     decode_info_invInputs[11]};
  wire [7:0]       _decode_info_T_2 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     decode_info_invInputs[2],
     decode_info_invInputs[4],
     decode_info_invInputs[10],
     decode_info_invInputs[12]};
  wire [8:0]       _decode_info_T_6 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     decode_info_invInputs[2],
     decode_info_invInputs[3],
     decode_info_invInputs[4],
     decode_info_invInputs[10],
     decode_info_invInputs[12]};
  wire [7:0]       _decode_info_T_8 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     decode_info_invInputs[3],
     decode_info_invInputs[4],
     decode_info_invInputs[10]};
  wire [8:0]       _decode_info_T_10 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     decode_info_invInputs[3],
     decode_info_invInputs[4],
     decode_info_invInputs[10],
     decode_info_invInputs[11]};
  wire [14:0]      _decode_info_T_12 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     decode_info_invInputs[4],
     decode_info_invInputs[10],
     decode_info_invInputs[11],
     decode_info_invInputs[12],
     decode_info_invInputs[23],
     decode_info_invInputs[24],
     decode_info_invInputs[25],
     decode_info_invInputs[26],
     decode_info_invInputs[27],
     decode_info_invInputs[29]};
  wire [11:0]      _decode_info_T_14 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     decode_info_invInputs[4],
     decode_info_invInputs[24],
     decode_info_invInputs[25],
     decode_info_invInputs[26],
     decode_info_invInputs[27],
     decode_info_invInputs[28],
     decode_info_invInputs[29]};
  wire [14:0]      _decode_info_T_16 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     decode_info_invInputs[4],
     decode_info_invInputs[10],
     decode_info_invInputs[11],
     decode_info_invInputs[23],
     decode_info_invInputs[24],
     decode_info_invInputs[25],
     decode_info_invInputs[26],
     decode_info_invInputs[27],
     decode_info_invInputs[28],
     decode_info_invInputs[29]};
  wire [5:0]       _decode_info_T_18 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     from_IFU_bits_inst[2],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     decode_info_invInputs[4]};
  wire [7:0]       _decode_info_T_22 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     decode_info_invInputs[2],
     from_IFU_bits_inst[5],
     decode_info_invInputs[11],
     decode_info_invInputs[12]};
  wire [8:0]       _decode_info_T_24 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     decode_info_invInputs[2],
     from_IFU_bits_inst[5],
     decode_info_invInputs[4],
     decode_info_invInputs[11],
     decode_info_invInputs[12]};
  wire [9:0]       _decode_info_T_28 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     decode_info_invInputs[2],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6],
     decode_info_invInputs[10],
     decode_info_invInputs[11],
     decode_info_invInputs[12]};
  wire [9:0]       _decode_info_T_30 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     from_IFU_bits_inst[2],
     decode_info_invInputs[1],
     decode_info_invInputs[2],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6],
     decode_info_invInputs[10],
     decode_info_invInputs[11],
     decode_info_invInputs[12]};
  wire [6:0]       _decode_info_T_32 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     from_IFU_bits_inst[2],
     from_IFU_bits_inst[3],
     decode_info_invInputs[2],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6]};
  wire [30:0]      _decode_info_T_34 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6],
     decode_info_invInputs[5],
     decode_info_invInputs[6],
     decode_info_invInputs[7],
     decode_info_invInputs[8],
     decode_info_invInputs[9],
     decode_info_invInputs[11],
     decode_info_invInputs[12],
     decode_info_invInputs[13],
     decode_info_invInputs[14],
     decode_info_invInputs[15],
     decode_info_invInputs[16],
     decode_info_invInputs[17],
     decode_info_invInputs[18],
     decode_info_invInputs[19],
     decode_info_invInputs[20],
     decode_info_invInputs[21],
     decode_info_invInputs[22],
     decode_info_invInputs[23],
     decode_info_invInputs[24],
     decode_info_invInputs[25],
     decode_info_invInputs[26],
     decode_info_invInputs[27],
     decode_info_invInputs[28],
     decode_info_invInputs[29]};
  wire [9:0]       _decode_info_T_36 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     decode_info_invInputs[2],
     decode_info_invInputs[3],
     decode_info_invInputs[4],
     from_IFU_bits_inst[12],
     decode_info_invInputs[11],
     decode_info_invInputs[12]};
  wire [14:0]      _decode_info_T_38 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     decode_info_invInputs[3],
     decode_info_invInputs[4],
     from_IFU_bits_inst[12],
     decode_info_invInputs[11],
     decode_info_invInputs[24],
     decode_info_invInputs[25],
     decode_info_invInputs[26],
     decode_info_invInputs[27],
     decode_info_invInputs[28],
     decode_info_invInputs[29]};
  wire [14:0]      _decode_info_T_40 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     decode_info_invInputs[4],
     from_IFU_bits_inst[12],
     decode_info_invInputs[11],
     decode_info_invInputs[23],
     decode_info_invInputs[24],
     decode_info_invInputs[25],
     decode_info_invInputs[26],
     decode_info_invInputs[27],
     decode_info_invInputs[28],
     decode_info_invInputs[29]};
  wire [8:0]       _decode_info_T_44 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     decode_info_invInputs[2],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6],
     from_IFU_bits_inst[12],
     decode_info_invInputs[11]};
  wire [9:0]       _decode_info_T_46 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6],
     from_IFU_bits_inst[12],
     decode_info_invInputs[11],
     decode_info_invInputs[12]};
  wire [7:0]       _decode_info_T_50 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     decode_info_invInputs[3],
     decode_info_invInputs[4],
     from_IFU_bits_inst[13]};
  wire [8:0]       _decode_info_T_52 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     decode_info_invInputs[3],
     decode_info_invInputs[4],
     from_IFU_bits_inst[13],
     decode_info_invInputs[12]};
  wire [14:0]      _decode_info_T_54 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     decode_info_invInputs[4],
     from_IFU_bits_inst[13],
     decode_info_invInputs[12],
     decode_info_invInputs[23],
     decode_info_invInputs[24],
     decode_info_invInputs[25],
     decode_info_invInputs[26],
     decode_info_invInputs[27],
     decode_info_invInputs[28],
     decode_info_invInputs[29]};
  wire [9:0]       _decode_info_T_56 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     decode_info_invInputs[2],
     from_IFU_bits_inst[5],
     decode_info_invInputs[4],
     decode_info_invInputs[10],
     from_IFU_bits_inst[13],
     decode_info_invInputs[12]};
  wire [9:0]       _decode_info_T_58 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6],
     decode_info_invInputs[10],
     from_IFU_bits_inst[13],
     decode_info_invInputs[12]};
  wire [8:0]       _decode_info_T_60 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     decode_info_invInputs[3],
     decode_info_invInputs[4],
     from_IFU_bits_inst[12],
     from_IFU_bits_inst[13]};
  wire [14:0]      _decode_info_T_62 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     decode_info_invInputs[4],
     from_IFU_bits_inst[12],
     from_IFU_bits_inst[13],
     decode_info_invInputs[23],
     decode_info_invInputs[24],
     decode_info_invInputs[25],
     decode_info_invInputs[26],
     decode_info_invInputs[27],
     decode_info_invInputs[28],
     decode_info_invInputs[29]};
  wire [8:0]       _decode_info_T_64 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     decode_info_invInputs[2],
     decode_info_invInputs[3],
     decode_info_invInputs[4],
     decode_info_invInputs[11],
     from_IFU_bits_inst[14]};
  wire [8:0]       _decode_info_T_66 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     decode_info_invInputs[3],
     decode_info_invInputs[4],
     decode_info_invInputs[10],
     from_IFU_bits_inst[14]};
  wire [12:0]      _decode_info_T_68 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     decode_info_invInputs[3],
     decode_info_invInputs[4],
     from_IFU_bits_inst[14],
     decode_info_invInputs[24],
     decode_info_invInputs[25],
     decode_info_invInputs[26],
     decode_info_invInputs[27],
     decode_info_invInputs[29]};
  wire [14:0]      _decode_info_T_72 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     decode_info_invInputs[4],
     decode_info_invInputs[10],
     from_IFU_bits_inst[14],
     decode_info_invInputs[23],
     decode_info_invInputs[24],
     decode_info_invInputs[25],
     decode_info_invInputs[26],
     decode_info_invInputs[27],
     decode_info_invInputs[28],
     decode_info_invInputs[29]};
  wire [7:0]       _decode_info_T_74 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     decode_info_invInputs[2],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6],
     from_IFU_bits_inst[14]};
  wire [8:0]       _decode_info_T_76 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     decode_info_invInputs[2],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6],
     decode_info_invInputs[10],
     from_IFU_bits_inst[14]};
  wire [14:0]      _decode_info_T_80 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     decode_info_invInputs[4],
     from_IFU_bits_inst[12],
     decode_info_invInputs[11],
     from_IFU_bits_inst[14],
     decode_info_invInputs[23],
     decode_info_invInputs[24],
     decode_info_invInputs[25],
     decode_info_invInputs[26],
     decode_info_invInputs[27],
     decode_info_invInputs[29]};
  wire [9:0]       _decode_info_T_88 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     decode_info_invInputs[2],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6],
     from_IFU_bits_inst[12],
     from_IFU_bits_inst[13],
     from_IFU_bits_inst[14]};
  wire [31:0]      _decode_info_T_90 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6],
     decode_info_invInputs[5],
     decode_info_invInputs[6],
     decode_info_invInputs[7],
     decode_info_invInputs[8],
     decode_info_invInputs[9],
     decode_info_invInputs[10],
     decode_info_invInputs[11],
     decode_info_invInputs[12],
     decode_info_invInputs[13],
     decode_info_invInputs[14],
     decode_info_invInputs[15],
     decode_info_invInputs[16],
     decode_info_invInputs[17],
     from_IFU_bits_inst[20],
     decode_info_invInputs[19],
     decode_info_invInputs[20],
     decode_info_invInputs[21],
     decode_info_invInputs[22],
     decode_info_invInputs[23],
     decode_info_invInputs[24],
     decode_info_invInputs[25],
     decode_info_invInputs[26],
     decode_info_invInputs[27],
     decode_info_invInputs[28],
     decode_info_invInputs[29]};
  wire [14:0]      _decode_info_T_92 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     from_IFU_bits_inst[5],
     decode_info_invInputs[4],
     decode_info_invInputs[10],
     from_IFU_bits_inst[25],
     decode_info_invInputs[24],
     decode_info_invInputs[25],
     decode_info_invInputs[26],
     decode_info_invInputs[27],
     decode_info_invInputs[28],
     decode_info_invInputs[29]};
  wire [15:0]      _decode_info_T_94 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     from_IFU_bits_inst[5],
     decode_info_invInputs[4],
     from_IFU_bits_inst[12],
     decode_info_invInputs[11],
     from_IFU_bits_inst[25],
     decode_info_invInputs[24],
     decode_info_invInputs[25],
     decode_info_invInputs[26],
     decode_info_invInputs[27],
     decode_info_invInputs[28],
     decode_info_invInputs[29]};
  wire [16:0]      _decode_info_T_98 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     from_IFU_bits_inst[5],
     decode_info_invInputs[4],
     from_IFU_bits_inst[12],
     from_IFU_bits_inst[13],
     decode_info_invInputs[12],
     from_IFU_bits_inst[25],
     decode_info_invInputs[24],
     decode_info_invInputs[25],
     decode_info_invInputs[26],
     decode_info_invInputs[27],
     decode_info_invInputs[28],
     decode_info_invInputs[29]};
  wire [16:0]      _decode_info_T_104 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     from_IFU_bits_inst[5],
     decode_info_invInputs[4],
     from_IFU_bits_inst[12],
     from_IFU_bits_inst[13],
     from_IFU_bits_inst[14],
     from_IFU_bits_inst[25],
     decode_info_invInputs[24],
     decode_info_invInputs[25],
     decode_info_invInputs[26],
     decode_info_invInputs[27],
     decode_info_invInputs[28],
     decode_info_invInputs[29]};
  wire [30:0]      _decode_info_T_106 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6],
     decode_info_invInputs[5],
     decode_info_invInputs[6],
     decode_info_invInputs[7],
     decode_info_invInputs[8],
     decode_info_invInputs[9],
     decode_info_invInputs[10],
     decode_info_invInputs[12],
     decode_info_invInputs[13],
     decode_info_invInputs[14],
     decode_info_invInputs[15],
     decode_info_invInputs[16],
     decode_info_invInputs[17],
     decode_info_invInputs[18],
     from_IFU_bits_inst[21],
     decode_info_invInputs[20],
     decode_info_invInputs[21],
     decode_info_invInputs[22],
     decode_info_invInputs[23],
     decode_info_invInputs[24],
     decode_info_invInputs[25],
     from_IFU_bits_inst[28],
     from_IFU_bits_inst[29],
     decode_info_invInputs[28],
     decode_info_invInputs[29]};
  wire [30:0]      _decode_info_T_108 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     from_IFU_bits_inst[5],
     from_IFU_bits_inst[6],
     decode_info_invInputs[5],
     decode_info_invInputs[6],
     decode_info_invInputs[7],
     decode_info_invInputs[8],
     decode_info_invInputs[9],
     decode_info_invInputs[11],
     decode_info_invInputs[12],
     decode_info_invInputs[13],
     decode_info_invInputs[14],
     decode_info_invInputs[15],
     decode_info_invInputs[16],
     decode_info_invInputs[17],
     decode_info_invInputs[18],
     from_IFU_bits_inst[21],
     decode_info_invInputs[20],
     decode_info_invInputs[21],
     decode_info_invInputs[22],
     decode_info_invInputs[23],
     decode_info_invInputs[24],
     decode_info_invInputs[25],
     from_IFU_bits_inst[28],
     from_IFU_bits_inst[29],
     decode_info_invInputs[28],
     decode_info_invInputs[29]};
  wire [16:0]      _decode_info_T_110 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     from_IFU_bits_inst[5],
     decode_info_invInputs[4],
     decode_info_invInputs[10],
     decode_info_invInputs[11],
     decode_info_invInputs[12],
     decode_info_invInputs[23],
     decode_info_invInputs[24],
     decode_info_invInputs[25],
     decode_info_invInputs[26],
     decode_info_invInputs[27],
     from_IFU_bits_inst[30],
     decode_info_invInputs[29]};
  wire [15:0]      _decode_info_T_112 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     decode_info_invInputs[3],
     decode_info_invInputs[4],
     from_IFU_bits_inst[12],
     decode_info_invInputs[11],
     from_IFU_bits_inst[14],
     decode_info_invInputs[24],
     decode_info_invInputs[25],
     decode_info_invInputs[26],
     decode_info_invInputs[27],
     from_IFU_bits_inst[30],
     decode_info_invInputs[29]};
  wire [15:0]      _decode_info_T_114 =
    {from_IFU_bits_inst[0],
     from_IFU_bits_inst[1],
     decode_info_invInputs[0],
     decode_info_invInputs[1],
     from_IFU_bits_inst[4],
     decode_info_invInputs[4],
     from_IFU_bits_inst[12],
     decode_info_invInputs[11],
     from_IFU_bits_inst[14],
     decode_info_invInputs[23],
     decode_info_invInputs[24],
     decode_info_invInputs[25],
     decode_info_invInputs[26],
     decode_info_invInputs[27],
     from_IFU_bits_inst[30],
     decode_info_invInputs[29]};
  wire [7:0][31:0] _GEN =
    {{32'h0},
     {32'h0},
     {{{12{from_IFU_bits_inst[31]}},
       from_IFU_bits_inst[19:12],
       from_IFU_bits_inst[20],
       from_IFU_bits_inst[30:21],
       1'h0}},
     {{from_IFU_bits_inst[31:12], 12'h0}},
     {{{20{from_IFU_bits_inst[31]}},
       from_IFU_bits_inst[7],
       from_IFU_bits_inst[30:25],
       from_IFU_bits_inst[11:8],
       1'h0}},
     {{{20{from_IFU_bits_inst[31]}},
       from_IFU_bits_inst[31:25],
       from_IFU_bits_inst[11:7]}},
     {{{20{from_IFU_bits_inst[31]}}, from_IFU_bits_inst[31:20]}},
     {32'h0}};
  assign from_IFU_ready = to_ISU_ready;
  assign to_ISU_valid = from_IFU_valid;
  assign to_ISU_bits_imm =
    _GEN[{{&_decode_info_T,
           &_decode_info_T_2,
           &_decode_info_T_8,
           &_decode_info_T_12,
           &_decode_info_T_14,
           &_decode_info_T_22,
           &_decode_info_T_30,
           &_decode_info_T_46,
           &_decode_info_T_50,
           &_decode_info_T_58,
           &_decode_info_T_68,
           &_decode_info_T_74,
           &_decode_info_T_80,
           &_decode_info_T_106} == 14'h0,
          {&_decode_info_T,
           &{from_IFU_bits_inst[0],
             from_IFU_bits_inst[1],
             decode_info_invInputs[0],
             decode_info_invInputs[1],
             decode_info_invInputs[3],
             decode_info_invInputs[4],
             decode_info_invInputs[10],
             decode_info_invInputs[12]},
           &_decode_info_T_8,
           &_decode_info_T_12,
           &_decode_info_T_14,
           &_decode_info_T_18,
           &_decode_info_T_30,
           &_decode_info_T_32,
           &_decode_info_T_46,
           &_decode_info_T_50,
           &_decode_info_T_58,
           &_decode_info_T_68,
           &_decode_info_T_80,
           &_decode_info_T_106} == 14'h0,
          |{&_decode_info_T_6,
            &_decode_info_T_10,
            &_decode_info_T_28,
            &_decode_info_T_30,
            &_decode_info_T_32,
            &_decode_info_T_36,
            &_decode_info_T_38,
            &_decode_info_T_44,
            &_decode_info_T_46,
            &_decode_info_T_52,
            &_decode_info_T_58,
            &_decode_info_T_60,
            &_decode_info_T_64,
            &_decode_info_T_66,
            &_decode_info_T_76,
            &_decode_info_T_88,
            &_decode_info_T_108,
            &_decode_info_T_112}}];
  assign to_ISU_bits_pc = from_IFU_bits_pc;
  assign to_ISU_bits_rs1 = from_IFU_bits_inst[19:15];
  assign to_ISU_bits_rs2 = from_IFU_bits_inst[24:20];
  assign to_ISU_bits_rd = from_IFU_bits_inst[11:7];
  assign to_ISU_bits_ctrl_sig_reg_wen =
    |{&_decode_info_T_6,
      &_decode_info_T_10,
      &_decode_info_T_16,
      &_decode_info_T_18,
      &_decode_info_T_30,
      &_decode_info_T_32,
      &_decode_info_T_36,
      &_decode_info_T_38,
      &_decode_info_T_40,
      &_decode_info_T_46,
      &_decode_info_T_52,
      &_decode_info_T_54,
      &_decode_info_T_58,
      &_decode_info_T_60,
      &_decode_info_T_62,
      &_decode_info_T_64,
      &_decode_info_T_66,
      &_decode_info_T_72,
      &_decode_info_T_92,
      &_decode_info_T_94,
      &_decode_info_T_98,
      &_decode_info_T_104,
      &_decode_info_T_110,
      &_decode_info_T_112,
      &_decode_info_T_114};
  assign to_ISU_bits_ctrl_sig_fu_op =
    {|{&_decode_info_T_6,
       &_decode_info_T_24,
       &_decode_info_T_34,
       &_decode_info_T_36,
       &_decode_info_T_46,
       &_decode_info_T_56,
       &_decode_info_T_58,
       &_decode_info_T_64,
       &_decode_info_T_90,
       &_decode_info_T_108},
     |{&_decode_info_T_28,
       &_decode_info_T_30,
       &_decode_info_T_32,
       &_decode_info_T_44,
       &_decode_info_T_76,
       &_decode_info_T_88,
       &_decode_info_T_92,
       &_decode_info_T_94,
       &_decode_info_T_98,
       &_decode_info_T_104},
     |{&_decode_info_T_10,
       &_decode_info_T_16,
       &_decode_info_T_18,
       &_decode_info_T_28,
       &_decode_info_T_30,
       &_decode_info_T_32,
       &_decode_info_T_34,
       &_decode_info_T_38,
       &_decode_info_T_40,
       &_decode_info_T_44,
       &_decode_info_T_46,
       &_decode_info_T_52,
       &_decode_info_T_54,
       &_decode_info_T_58,
       &_decode_info_T_60,
       &_decode_info_T_62,
       &_decode_info_T_66,
       &_decode_info_T_72,
       &_decode_info_T_76,
       &_decode_info_T_88,
       &_decode_info_T_90,
       &_decode_info_T_108,
       &_decode_info_T_110,
       &_decode_info_T_112,
       &_decode_info_T_114}};
  assign to_ISU_bits_ctrl_sig_mem_wen = |{&_decode_info_T_24, &_decode_info_T_56};
  assign to_ISU_bits_ctrl_sig_is_ebreak = &_decode_info_T_90;
  assign to_ISU_bits_ctrl_sig_not_impl =
    {&_decode_info_T,
     &_decode_info_T_2,
     &_decode_info_T_8,
     &_decode_info_T_12,
     &_decode_info_T_14,
     &_decode_info_T_18,
     &_decode_info_T_22,
     &{from_IFU_bits_inst[0],
       from_IFU_bits_inst[1],
       decode_info_invInputs[0],
       decode_info_invInputs[1],
       from_IFU_bits_inst[5],
       decode_info_invInputs[5],
       decode_info_invInputs[6],
       decode_info_invInputs[7],
       decode_info_invInputs[8],
       decode_info_invInputs[9],
       decode_info_invInputs[11],
       decode_info_invInputs[12],
       decode_info_invInputs[13],
       decode_info_invInputs[14],
       decode_info_invInputs[15],
       decode_info_invInputs[16],
       decode_info_invInputs[17],
       decode_info_invInputs[19],
       decode_info_invInputs[20],
       decode_info_invInputs[21],
       decode_info_invInputs[22],
       decode_info_invInputs[23],
       decode_info_invInputs[24],
       decode_info_invInputs[25],
       decode_info_invInputs[26],
       decode_info_invInputs[27],
       decode_info_invInputs[28],
       decode_info_invInputs[29]},
     &_decode_info_T_30,
     &_decode_info_T_32,
     &_decode_info_T_46,
     &_decode_info_T_50,
     &_decode_info_T_58,
     &_decode_info_T_68,
     &_decode_info_T_74,
     &_decode_info_T_80,
     &_decode_info_T_106} == 17'h0;
  assign to_ISU_bits_ctrl_sig_src1_op =
    {|{&_decode_info_T_6,
       &_decode_info_T_10,
       &_decode_info_T_16,
       &_decode_info_T_24,
       &_decode_info_T_30,
       &_decode_info_T_36,
       &_decode_info_T_38,
       &_decode_info_T_40,
       &_decode_info_T_52,
       &_decode_info_T_54,
       &_decode_info_T_56,
       &_decode_info_T_60,
       &_decode_info_T_62,
       &_decode_info_T_64,
       &_decode_info_T_66,
       &_decode_info_T_72,
       &_decode_info_T_92,
       &_decode_info_T_94,
       &_decode_info_T_98,
       &_decode_info_T_104,
       &_decode_info_T_110,
       &_decode_info_T_112,
       &_decode_info_T_114},
     |{&{from_IFU_bits_inst[0],
         from_IFU_bits_inst[1],
         from_IFU_bits_inst[2],
         decode_info_invInputs[1],
         from_IFU_bits_inst[4],
         decode_info_invInputs[3],
         decode_info_invInputs[4]},
       &_decode_info_T_28,
       &_decode_info_T_32,
       &_decode_info_T_44,
       &_decode_info_T_76,
       &_decode_info_T_88}};
  assign to_ISU_bits_ctrl_sig_src2_op =
    {|{&_decode_info_T_6,
       &_decode_info_T_10,
       &_decode_info_T_16,
       &_decode_info_T_18,
       &_decode_info_T_24,
       &_decode_info_T_28,
       &_decode_info_T_30,
       &_decode_info_T_32,
       &_decode_info_T_36,
       &_decode_info_T_38,
       &_decode_info_T_40,
       &_decode_info_T_44,
       &_decode_info_T_52,
       &_decode_info_T_54,
       &_decode_info_T_56,
       &_decode_info_T_60,
       &_decode_info_T_62,
       &_decode_info_T_64,
       &_decode_info_T_66,
       &_decode_info_T_72,
       &_decode_info_T_76,
       &_decode_info_T_88,
       &_decode_info_T_92,
       &_decode_info_T_94,
       &_decode_info_T_98,
       &_decode_info_T_104,
       &_decode_info_T_110,
       &_decode_info_T_112,
       &_decode_info_T_114},
     |{&_decode_info_T_6,
       &_decode_info_T_10,
       &_decode_info_T_18,
       &_decode_info_T_24,
       &_decode_info_T_28,
       &_decode_info_T_30,
       &_decode_info_T_32,
       &_decode_info_T_36,
       &_decode_info_T_38,
       &_decode_info_T_44,
       &_decode_info_T_52,
       &_decode_info_T_56,
       &_decode_info_T_60,
       &_decode_info_T_64,
       &_decode_info_T_66,
       &_decode_info_T_76,
       &_decode_info_T_88,
       &_decode_info_T_112}};
  assign to_ISU_bits_ctrl_sig_alu_op =
    {|{&_decode_info_T_38, &_decode_info_T_40, &_decode_info_T_112, &_decode_info_T_114},
     |{&_decode_info_T_52, &_decode_info_T_54, &_decode_info_T_66, &_decode_info_T_72},
     |{&_decode_info_T_52,
       &_decode_info_T_54,
       &_decode_info_T_60,
       &_decode_info_T_62,
       &_decode_info_T_110,
       &_decode_info_T_112,
       &_decode_info_T_114},
     |{&_decode_info_T_6,
       &_decode_info_T_10,
       &_decode_info_T_16,
       &_decode_info_T_18,
       &_decode_info_T_24,
       &_decode_info_T_28,
       &_decode_info_T_30,
       &_decode_info_T_32,
       &_decode_info_T_36,
       &_decode_info_T_44,
       &_decode_info_T_56,
       &_decode_info_T_60,
       &_decode_info_T_62,
       &_decode_info_T_64,
       &{from_IFU_bits_inst[0],
         from_IFU_bits_inst[1],
         decode_info_invInputs[1],
         from_IFU_bits_inst[4],
         decode_info_invInputs[3],
         decode_info_invInputs[4],
         decode_info_invInputs[11],
         from_IFU_bits_inst[14],
         decode_info_invInputs[24],
         decode_info_invInputs[25],
         decode_info_invInputs[26],
         decode_info_invInputs[27],
         decode_info_invInputs[28],
         decode_info_invInputs[29]},
       &_decode_info_T_76,
       &{from_IFU_bits_inst[0],
         from_IFU_bits_inst[1],
         decode_info_invInputs[1],
         from_IFU_bits_inst[4],
         decode_info_invInputs[4],
         from_IFU_bits_inst[12],
         from_IFU_bits_inst[14],
         decode_info_invInputs[23],
         decode_info_invInputs[24],
         decode_info_invInputs[25],
         decode_info_invInputs[26],
         decode_info_invInputs[27],
         decode_info_invInputs[28],
         decode_info_invInputs[29]},
       &_decode_info_T_88}};
  assign to_ISU_bits_ctrl_sig_lsu_op =
    {&_decode_info_T_56,
     |{&_decode_info_T_24, &_decode_info_T_64},
     |{&_decode_info_T_24,
       &_decode_info_T_36,
       &{from_IFU_bits_inst[0],
         from_IFU_bits_inst[1],
         decode_info_invInputs[0],
         decode_info_invInputs[1],
         decode_info_invInputs[2],
         decode_info_invInputs[3],
         decode_info_invInputs[4],
         decode_info_invInputs[10],
         from_IFU_bits_inst[13],
         decode_info_invInputs[12]}},
     |{&_decode_info_T_6,
       &{from_IFU_bits_inst[0],
         from_IFU_bits_inst[1],
         decode_info_invInputs[0],
         decode_info_invInputs[1],
         decode_info_invInputs[2],
         from_IFU_bits_inst[5],
         decode_info_invInputs[4],
         from_IFU_bits_inst[12],
         decode_info_invInputs[11],
         decode_info_invInputs[12]},
       &{from_IFU_bits_inst[0],
         from_IFU_bits_inst[1],
         decode_info_invInputs[0],
         decode_info_invInputs[1],
         decode_info_invInputs[2],
         decode_info_invInputs[3],
         decode_info_invInputs[4],
         from_IFU_bits_inst[12],
         decode_info_invInputs[11],
         from_IFU_bits_inst[14]}}};
  assign to_ISU_bits_ctrl_sig_bru_op =
    {&_decode_info_T_88,
     |{&_decode_info_T_44, &_decode_info_T_76},
     |{&_decode_info_T_28,
       &_decode_info_T_30,
       &{from_IFU_bits_inst[0],
         from_IFU_bits_inst[1],
         decode_info_invInputs[0],
         decode_info_invInputs[1],
         decode_info_invInputs[2],
         from_IFU_bits_inst[5],
         from_IFU_bits_inst[6],
         from_IFU_bits_inst[12],
         decode_info_invInputs[11],
         from_IFU_bits_inst[14]},
       &{from_IFU_bits_inst[0],
         from_IFU_bits_inst[1],
         decode_info_invInputs[0],
         decode_info_invInputs[1],
         decode_info_invInputs[2],
         from_IFU_bits_inst[5],
         from_IFU_bits_inst[6],
         decode_info_invInputs[10],
         from_IFU_bits_inst[13],
         from_IFU_bits_inst[14]}},
     |{&_decode_info_T_28, &_decode_info_T_32, &_decode_info_T_76}};
  assign to_ISU_bits_ctrl_sig_csr_op =
    {&_decode_info_T_58,
     |{&_decode_info_T_46, &_decode_info_T_108},
     |{&_decode_info_T_34, &_decode_info_T_46}};
  assign to_ISU_bits_ctrl_sig_mdu_op =
    {&_decode_info_T_104,
     |{&_decode_info_T_98,
       &{from_IFU_bits_inst[0],
         from_IFU_bits_inst[1],
         decode_info_invInputs[0],
         decode_info_invInputs[1],
         from_IFU_bits_inst[4],
         from_IFU_bits_inst[5],
         decode_info_invInputs[4],
         decode_info_invInputs[10],
         from_IFU_bits_inst[14],
         from_IFU_bits_inst[25],
         decode_info_invInputs[24],
         decode_info_invInputs[25],
         decode_info_invInputs[26],
         decode_info_invInputs[27],
         decode_info_invInputs[28],
         decode_info_invInputs[29]},
       &{from_IFU_bits_inst[0],
         from_IFU_bits_inst[1],
         decode_info_invInputs[0],
         decode_info_invInputs[1],
         from_IFU_bits_inst[4],
         from_IFU_bits_inst[5],
         decode_info_invInputs[4],
         decode_info_invInputs[11],
         from_IFU_bits_inst[14],
         from_IFU_bits_inst[25],
         decode_info_invInputs[24],
         decode_info_invInputs[25],
         decode_info_invInputs[26],
         decode_info_invInputs[27],
         decode_info_invInputs[28],
         decode_info_invInputs[29]}},
     |{&_decode_info_T_94,
       &{from_IFU_bits_inst[0],
         from_IFU_bits_inst[1],
         decode_info_invInputs[0],
         decode_info_invInputs[1],
         from_IFU_bits_inst[4],
         from_IFU_bits_inst[5],
         decode_info_invInputs[4],
         decode_info_invInputs[10],
         from_IFU_bits_inst[13],
         from_IFU_bits_inst[25],
         decode_info_invInputs[24],
         decode_info_invInputs[25],
         decode_info_invInputs[26],
         decode_info_invInputs[27],
         decode_info_invInputs[28],
         decode_info_invInputs[29]}},
     &_decode_info_T_92};
  assign to_ISU_bits_inst = from_IFU_bits_inst;
endmodule

// external module RegisterFileBB

module RegFile(
  input         clock,
                reset,
  input  [4:0]  io_in_rs1,
                io_in_rs2,
                io_in_rd,
  input  [31:0] io_in_wdata,
  input         io_in_reg_wen,
  output [31:0] io_out_rdata1,
                io_out_rdata2
);

  RegisterFileBB regfile (
    .clock   (clock),
    .reset   (reset),
    .rs1     (io_in_rs1),
    .rs2     (io_in_rs2),
    .rd      (io_in_rd),
    .wdata   (io_in_wdata),
    .reg_wen (io_in_reg_wen),
    .rdata1  (io_out_rdata1),
    .rdata2  (io_out_rdata2)
  );
endmodule

module ISU(
  input         clock,
                reset,
                from_IDU_valid,
  input  [31:0] from_IDU_bits_imm,
                from_IDU_bits_pc,
  input  [4:0]  from_IDU_bits_rs1,
                from_IDU_bits_rs2,
                from_IDU_bits_rd,
  input         from_IDU_bits_ctrl_sig_reg_wen,
  input  [2:0]  from_IDU_bits_ctrl_sig_fu_op,
  input         from_IDU_bits_ctrl_sig_mem_wen,
                from_IDU_bits_ctrl_sig_is_ebreak,
                from_IDU_bits_ctrl_sig_not_impl,
  input  [1:0]  from_IDU_bits_ctrl_sig_src1_op,
                from_IDU_bits_ctrl_sig_src2_op,
  input  [3:0]  from_IDU_bits_ctrl_sig_alu_op,
                from_IDU_bits_ctrl_sig_lsu_op,
                from_IDU_bits_ctrl_sig_bru_op,
  input  [2:0]  from_IDU_bits_ctrl_sig_csr_op,
  input  [3:0]  from_IDU_bits_ctrl_sig_mdu_op,
  input  [31:0] from_IDU_bits_inst,
  input         from_WBU_valid,
                from_WBU_bits_reg_wen,
  input  [31:0] from_WBU_bits_wdata,
  input  [4:0]  from_WBU_bits_rd,
                from_WBU_bits_hazard_rd,
  input         from_WBU_bits_hazard_have_wb,
                from_WBU_bits_hazard_isBR,
                to_EXU_ready,
  input  [4:0]  from_EXU_hazard_rd,
  input         from_EXU_hazard_have_wb,
                from_EXU_hazard_isBR,
  output        from_IDU_ready,
                to_EXU_valid,
  output [31:0] to_EXU_bits_imm,
                to_EXU_bits_pc,
                to_EXU_bits_rdata1,
                to_EXU_bits_rdata2,
  output [4:0]  to_EXU_bits_rd,
  output        to_EXU_bits_ctrl_sig_reg_wen,
  output [2:0]  to_EXU_bits_ctrl_sig_fu_op,
  output        to_EXU_bits_ctrl_sig_mem_wen,
                to_EXU_bits_ctrl_sig_is_ebreak,
                to_EXU_bits_ctrl_sig_not_impl,
  output [1:0]  to_EXU_bits_ctrl_sig_src1_op,
                to_EXU_bits_ctrl_sig_src2_op,
  output [3:0]  to_EXU_bits_ctrl_sig_alu_op,
                to_EXU_bits_ctrl_sig_lsu_op,
                to_EXU_bits_ctrl_sig_bru_op,
  output [2:0]  to_EXU_bits_ctrl_sig_csr_op,
  output [3:0]  to_EXU_bits_ctrl_sig_mdu_op,
  output [31:0] to_EXU_bits_inst
);

  wire has_hazard =
    (from_EXU_hazard_rd == from_IDU_bits_rs1 | from_EXU_hazard_rd == from_IDU_bits_rs2)
    & ~from_EXU_hazard_have_wb & from_IDU_valid & ~from_EXU_hazard_isBR
    | (from_WBU_bits_hazard_rd == from_IDU_bits_rs1
       | from_WBU_bits_hazard_rd == from_IDU_bits_rs2) & ~from_WBU_bits_hazard_have_wb
    & from_IDU_valid & ~from_WBU_bits_hazard_isBR;
  RegFile RegFile_i (
    .clock         (clock),
    .reset         (reset),
    .io_in_rs1     (from_IDU_bits_rs1),
    .io_in_rs2     (from_IDU_bits_rs2),
    .io_in_rd      (from_WBU_bits_rd),
    .io_in_wdata   (from_WBU_bits_wdata),
    .io_in_reg_wen (from_WBU_bits_reg_wen & from_WBU_valid),
    .io_out_rdata1 (to_EXU_bits_rdata1),
    .io_out_rdata2 (to_EXU_bits_rdata2)
  );
  assign from_IDU_ready = ~has_hazard & to_EXU_ready;
  assign to_EXU_valid = ~has_hazard & from_IDU_valid;
  assign to_EXU_bits_imm = from_IDU_bits_imm;
  assign to_EXU_bits_pc = from_IDU_bits_pc;
  assign to_EXU_bits_rd = from_IDU_bits_rd;
  assign to_EXU_bits_ctrl_sig_reg_wen = from_IDU_bits_ctrl_sig_reg_wen;
  assign to_EXU_bits_ctrl_sig_fu_op = from_IDU_bits_ctrl_sig_fu_op;
  assign to_EXU_bits_ctrl_sig_mem_wen = from_IDU_bits_ctrl_sig_mem_wen;
  assign to_EXU_bits_ctrl_sig_is_ebreak = from_IDU_bits_ctrl_sig_is_ebreak;
  assign to_EXU_bits_ctrl_sig_not_impl = from_IDU_bits_ctrl_sig_not_impl;
  assign to_EXU_bits_ctrl_sig_src1_op = from_IDU_bits_ctrl_sig_src1_op;
  assign to_EXU_bits_ctrl_sig_src2_op = from_IDU_bits_ctrl_sig_src2_op;
  assign to_EXU_bits_ctrl_sig_alu_op = from_IDU_bits_ctrl_sig_alu_op;
  assign to_EXU_bits_ctrl_sig_lsu_op = from_IDU_bits_ctrl_sig_lsu_op;
  assign to_EXU_bits_ctrl_sig_bru_op = from_IDU_bits_ctrl_sig_bru_op;
  assign to_EXU_bits_ctrl_sig_csr_op = from_IDU_bits_ctrl_sig_csr_op;
  assign to_EXU_bits_ctrl_sig_mdu_op = from_IDU_bits_ctrl_sig_mdu_op;
  assign to_EXU_bits_inst = from_IDU_bits_inst;
endmodule

module Alu(
  input  [31:0] io_in_src1,
                io_in_src2,
  input  [3:0]  io_in_op,
  output [31:0] io_out_result
);

  wire [62:0]       _io_out_result_T_11 = {31'h0, io_in_src1} << io_in_src2[4:0];
  wire [31:0]       _GEN = {27'h0, io_in_src2[4:0]};
  wire [15:0][31:0] _GEN_0 =
    {{32'h0},
     {32'h0},
     {32'h0},
     {32'h0},
     {32'h0},
     {$signed($signed(io_in_src1) >>> _GEN)},
     {io_in_src1 >> _GEN},
     {_io_out_result_T_11[31:0]},
     {{31'h0, io_in_src1 < io_in_src2}},
     {{31'h0, $signed(io_in_src1) < $signed(io_in_src2)}},
     {io_in_src1 ^ io_in_src2},
     {io_in_src1 | io_in_src2},
     {io_in_src1 & io_in_src2},
     {io_in_src1 - io_in_src2},
     {io_in_src1 + io_in_src2},
     {32'h0}};
  assign io_out_result = _GEN_0[io_in_op];
endmodule

module Mdu(
  input  [31:0] io_in_src1,
                io_in_src2,
  input  [3:0]  io_in_op,
  output [31:0] io_out_result
);

  wire [63:0] _GEN = {32'h0, io_in_src2};
  wire [63:0] _io_out_result_T_13 = {32'h0, io_in_src1} * _GEN;
  wire [63:0] _GEN_0 = {{32{io_in_src1[31]}}, io_in_src1};
  wire [63:0] _io_out_result_T_3 = _GEN_0 * {{32{io_in_src2[31]}}, io_in_src2};
  wire [63:0] _io_out_result_T_8 = _GEN_0 * _GEN;
  wire [32:0] _io_out_result_T_17 =
    $signed({io_in_src1[31], io_in_src1}) / $signed({io_in_src2[31], io_in_src2});
  assign io_out_result =
    io_in_op == 4'h8
      ? io_in_src1 % io_in_src2
      : io_in_op == 4'h7
          ? $signed(io_in_src1) % $signed(io_in_src2)
          : io_in_op == 4'h6
              ? io_in_src1 / io_in_src2
              : io_in_op == 4'h5
                  ? _io_out_result_T_17[31:0]
                  : io_in_op == 4'h4
                      ? _io_out_result_T_13[63:32]
                      : io_in_op == 4'h3
                          ? _io_out_result_T_8[63:32]
                          : io_in_op == 4'h2
                              ? _io_out_result_T_3[63:32]
                              : io_in_op == 4'h1 ? _io_out_result_T_13[31:0] : 32'h0;
endmodule

module Bru(
  input  [31:0] io_in_src1,
                io_in_src2,
  input  [3:0]  io_in_op,
  output        io_out_ctrl_br
);

  assign io_out_ctrl_br =
    io_in_op == 4'h8
      ? io_in_src1 >= io_in_src2
      : io_in_op == 4'h7
          ? io_in_src1 < io_in_src2
          : io_in_op == 4'h6
              ? $signed(io_in_src1) >= $signed(io_in_src2)
              : io_in_op == 4'h5
                  ? $signed(io_in_src1) < $signed(io_in_src2)
                  : io_in_op == 4'h4
                      ? io_in_src1 != io_in_src2
                      : io_in_op == 4'h3
                          ? io_in_src1 == io_in_src2
                          : io_in_op == 4'h2 | io_in_op == 4'h1;
endmodule

module LSUPipeline(
  input         io_in_valid,
                io_in_mem_wen,
  input  [31:0] io_in_addr,
                io_in_wdata,
  input  [3:0]  io_in_op,
  input         to_mem_resp_valid,
  input  [31:0] to_mem_resp_bits_rdata,
  output [31:0] io_out_rdata,
  output        io_out_end,
                to_mem_req_valid,
  output [31:0] to_mem_req_bits_addr,
                to_mem_req_bits_wdata,
                to_mem_req_bits_wmask,
  output [3:0]  to_mem_req_bits_cmd
);

  wire             _sh_wmask_T_2 = io_in_addr[1:0] == 2'h2;
  wire [3:0][31:0] _GEN =
    {{{{24{to_mem_resp_bits_rdata[31]}}, to_mem_resp_bits_rdata[31:24]}},
     {{{24{to_mem_resp_bits_rdata[23]}}, to_mem_resp_bits_rdata[23:16]}},
     {{{24{to_mem_resp_bits_rdata[15]}}, to_mem_resp_bits_rdata[15:8]}},
     {{{24{to_mem_resp_bits_rdata[7]}}, to_mem_resp_bits_rdata[7:0]}}};
  wire [3:0][7:0]  _GEN_0 =
    {{to_mem_resp_bits_rdata[31:24]},
     {to_mem_resp_bits_rdata[23:16]},
     {to_mem_resp_bits_rdata[15:8]},
     {to_mem_resp_bits_rdata[7:0]}};
  wire             _sh_wmask_T = io_in_addr[1:0] == 2'h0;
  assign io_out_rdata =
    io_in_op == 4'h3
      ? to_mem_resp_bits_rdata
      : io_in_op == 4'h5
          ? (_sh_wmask_T_2
               ? {16'h0, to_mem_resp_bits_rdata[31:16]}
               : _sh_wmask_T ? {16'h0, to_mem_resp_bits_rdata[15:0]} : 32'h0)
          : io_in_op == 4'h2
              ? (_sh_wmask_T_2
                   ? {{16{to_mem_resp_bits_rdata[31]}}, to_mem_resp_bits_rdata[31:16]}
                   : _sh_wmask_T
                       ? {{16{to_mem_resp_bits_rdata[15]}}, to_mem_resp_bits_rdata[15:0]}
                       : 32'h0)
              : io_in_op == 4'h4
                  ? {24'h0, _GEN_0[io_in_addr[1:0]]}
                  : io_in_op == 4'h1 ? _GEN[io_in_addr[1:0]] : 32'h0;
  assign io_out_end = to_mem_resp_valid;
  assign to_mem_req_valid = io_in_valid;
  assign to_mem_req_bits_addr = io_in_addr;
  assign to_mem_req_bits_wdata = io_in_wdata;
  assign to_mem_req_bits_wmask =
    io_in_op == 4'h8
      ? 32'hFFFFFFFF
      : io_in_op == 4'h7
          ? (_sh_wmask_T_2 ? 32'hFFFF0000 : {16'h0, {16{_sh_wmask_T}}})
          : io_in_op == 4'h6
              ? ((&(io_in_addr[1:0]))
                   ? 32'hFF000000
                   : {8'h0,
                      _sh_wmask_T_2
                        ? 24'hFF0000
                        : {8'h0, io_in_addr[1:0] == 2'h1 ? 16'hFF00 : 16'hFF}})
              : 32'h0;
  assign to_mem_req_bits_cmd = {3'h0, io_in_mem_wen};
endmodule

module Csr(
  input         clock,
                reset,
  input  [2:0]  io_in_op,
  input  [31:0] io_in_cur_pc,
                io_in_csr_id,
                io_in_wdata,
  output        io_out_csr_br,
  output [31:0] io_out_csr_addr,
                io_out_r_csr,
                io_out_difftest_mcause,
                io_out_difftest_mepc,
                io_out_difftest_mstatus,
                io_out_difftest_mtvec
);

  reg  [31:0] reg_mepc;
  reg  [31:0] reg_mcause;
  reg  [31:0] reg_mstatus;
  reg  [31:0] reg_mtvec;
  wire        _io_out_r_csr_T_4 = io_in_csr_id == 32'h342;
  wire        _io_out_csr_addr_T = io_in_op == 3'h1;
  wire        _io_out_r_csr_T_2 = io_in_csr_id == 32'h341;
  wire        _io_out_r_csr_T_6 = io_in_csr_id == 32'h300;
  wire        _io_out_csr_addr_T_2 = io_in_op == 3'h2;
  wire        _io_out_r_csr_T = io_in_csr_id == 32'h305;
  wire        _reg_mtvec_T = io_in_op == 3'h3;
  always @(posedge clock) begin
    if (reset) begin
      reg_mepc <= 32'h0;
      reg_mcause <= 32'h0;
      reg_mstatus <= 32'h0;
      reg_mtvec <= 32'h0;
    end
    else if (io_in_op == 3'h4) begin
      reg_mepc <= {32{_io_out_r_csr_T_2}} & io_in_wdata | reg_mepc;
      reg_mcause <= {32{_io_out_r_csr_T_4}} & io_in_wdata | reg_mcause;
      reg_mstatus <= {32{_io_out_r_csr_T_6}} & io_in_wdata | reg_mstatus;
      reg_mtvec <= {32{_io_out_r_csr_T}} & io_in_wdata | reg_mtvec;
    end
    else begin
      if (_reg_mtvec_T) begin
        if (_io_out_r_csr_T_2)
          reg_mepc <= io_in_wdata;
        if (_io_out_r_csr_T_4)
          reg_mcause <= io_in_wdata;
        if (_io_out_r_csr_T_6)
          reg_mstatus <= io_in_wdata;
      end
      else begin
        if (_io_out_csr_addr_T) begin
          reg_mepc <= io_in_cur_pc;
          reg_mcause <= 32'hB;
        end
        if (_io_out_csr_addr_T_2)
          reg_mstatus <=
            {1'h0,
             reg_mstatus[31:13],
             1'h0,
             reg_mstatus[10:8],
             1'h1,
             reg_mstatus[6:4],
             reg_mstatus[7],
             reg_mstatus[2:0]};
        else if (_io_out_csr_addr_T)
          reg_mstatus <=
            {reg_mstatus[31:13],
             2'h3,
             reg_mstatus[10:8],
             reg_mstatus[3],
             reg_mstatus[6:4],
             1'h0,
             reg_mstatus[2:0]};
      end
      if (_reg_mtvec_T & _io_out_r_csr_T)
        reg_mtvec <= io_in_wdata;
    end
  end // always @(posedge)
  assign io_out_csr_br = _io_out_csr_addr_T_2 | _io_out_csr_addr_T;
  assign io_out_csr_addr =
    _io_out_csr_addr_T_2 ? reg_mepc : _io_out_csr_addr_T ? reg_mtvec : 32'h0;
  assign io_out_r_csr =
    _io_out_r_csr_T_6
      ? reg_mstatus
      : _io_out_r_csr_T_4
          ? reg_mcause
          : _io_out_r_csr_T_2 ? reg_mepc : _io_out_r_csr_T ? reg_mtvec : 32'h0;
  assign io_out_difftest_mcause = reg_mcause;
  assign io_out_difftest_mepc = reg_mepc;
  assign io_out_difftest_mstatus = reg_mstatus;
  assign io_out_difftest_mtvec = reg_mtvec;
endmodule

// external module EbreakBB

module ebreak_moudle(
  input clock,
        valid
);

  EbreakBB EbreakBB_i1 (
    .clock (clock),
    .valid (valid)
  );
endmodule

// external module NotImplBB

module not_impl_moudle(
  input clock,
        valid
);

  NotImplBB NotImplBB_i1 (
    .clock (clock),
    .valid (valid)
  );
endmodule

module EXU_pipeline(
  input         clock,
                reset,
                from_ISU_valid,
  input  [31:0] from_ISU_bits_imm,
                from_ISU_bits_pc,
                from_ISU_bits_rdata1,
                from_ISU_bits_rdata2,
  input  [4:0]  from_ISU_bits_rd,
  input         from_ISU_bits_ctrl_sig_reg_wen,
  input  [2:0]  from_ISU_bits_ctrl_sig_fu_op,
  input         from_ISU_bits_ctrl_sig_mem_wen,
                from_ISU_bits_ctrl_sig_is_ebreak,
                from_ISU_bits_ctrl_sig_not_impl,
  input  [1:0]  from_ISU_bits_ctrl_sig_src1_op,
                from_ISU_bits_ctrl_sig_src2_op,
  input  [3:0]  from_ISU_bits_ctrl_sig_alu_op,
                from_ISU_bits_ctrl_sig_lsu_op,
                from_ISU_bits_ctrl_sig_bru_op,
  input  [2:0]  from_ISU_bits_ctrl_sig_csr_op,
  input  [3:0]  from_ISU_bits_ctrl_sig_mdu_op,
  input  [31:0] from_ISU_bits_inst,
  input         lsu_to_mem_resp_valid,
  input  [31:0] lsu_to_mem_resp_bits_rdata,
  output        from_ISU_ready,
                to_WBU_valid,
  output [31:0] to_WBU_bits_alu_result,
                to_WBU_bits_mdu_result,
                to_WBU_bits_lsu_rdata,
                to_WBU_bits_csr_rdata,
                to_WBU_bits_pc,
  output        to_WBU_bits_reg_wen,
  output [4:0]  to_WBU_bits_rd,
  output [2:0]  to_WBU_bits_fu_op,
  output        to_WBU_bits_redirect_valid,
  output [31:0] to_WBU_bits_redirect_target,
                to_WBU_bits_inst,
                difftest_mcause,
                difftest_mepc,
                difftest_mstatus,
                difftest_mtvec,
  output        lsu_to_mem_req_valid,
  output [31:0] lsu_to_mem_req_bits_addr,
                lsu_to_mem_req_bits_wdata,
                lsu_to_mem_req_bits_wmask,
  output [3:0]  lsu_to_mem_req_bits_cmd,
  output [4:0]  to_ISU_hazard_rd,
  output        to_ISU_hazard_have_wb,
                to_ISU_hazard_isBR
);

  wire        _to_WBU_valid_output;
  wire        _Csr_i_io_out_csr_br;
  wire [31:0] _Csr_i_io_out_csr_addr;
  wire        _Lsu_i_io_out_end;
  wire        _Bru_i_io_out_ctrl_br;
  wire [31:0] _Alu_i_io_out_result;
  wire        _GEN = from_ISU_bits_ctrl_sig_fu_op != 3'h4;
  assign _to_WBU_valid_output = from_ISU_valid & (_GEN | _Lsu_i_io_out_end);
  Alu Alu_i (
    .io_in_src1
      (from_ISU_bits_ctrl_sig_src1_op == 2'h1
         ? from_ISU_bits_pc
         : from_ISU_bits_ctrl_sig_src1_op == 2'h2 ? from_ISU_bits_rdata1 : 32'h0),
    .io_in_src2
      ((&from_ISU_bits_ctrl_sig_src2_op)
         ? from_ISU_bits_imm
         : from_ISU_bits_ctrl_sig_src2_op == 2'h2 ? from_ISU_bits_rdata2 : 32'h0),
    .io_in_op      (from_ISU_bits_ctrl_sig_alu_op),
    .io_out_result (_Alu_i_io_out_result)
  );
  Mdu Mdu_i (
    .io_in_src1    (from_ISU_bits_rdata1),
    .io_in_src2    (from_ISU_bits_rdata2),
    .io_in_op      (from_ISU_bits_ctrl_sig_mdu_op),
    .io_out_result (to_WBU_bits_mdu_result)
  );
  Bru Bru_i (
    .io_in_src1     (from_ISU_bits_rdata1),
    .io_in_src2     (from_ISU_bits_rdata2),
    .io_in_op       (from_ISU_bits_ctrl_sig_bru_op),
    .io_out_ctrl_br (_Bru_i_io_out_ctrl_br)
  );
  LSUPipeline Lsu_i (
    .io_in_valid            (from_ISU_bits_ctrl_sig_fu_op == 3'h4 & from_ISU_valid),
    .io_in_mem_wen          (from_ISU_bits_ctrl_sig_mem_wen),
    .io_in_addr             (_Alu_i_io_out_result),
    .io_in_wdata            (from_ISU_bits_rdata2),
    .io_in_op               (from_ISU_bits_ctrl_sig_lsu_op),
    .to_mem_resp_valid      (lsu_to_mem_resp_valid),
    .to_mem_resp_bits_rdata (lsu_to_mem_resp_bits_rdata),
    .io_out_rdata           (to_WBU_bits_lsu_rdata),
    .io_out_end             (_Lsu_i_io_out_end),
    .to_mem_req_valid       (lsu_to_mem_req_valid),
    .to_mem_req_bits_addr   (lsu_to_mem_req_bits_addr),
    .to_mem_req_bits_wdata  (lsu_to_mem_req_bits_wdata),
    .to_mem_req_bits_wmask  (lsu_to_mem_req_bits_wmask),
    .to_mem_req_bits_cmd    (lsu_to_mem_req_bits_cmd)
  );
  Csr Csr_i (
    .clock                   (clock),
    .reset                   (reset),
    .io_in_op                (from_ISU_bits_ctrl_sig_csr_op),
    .io_in_cur_pc            (from_ISU_bits_pc),
    .io_in_csr_id            (from_ISU_bits_imm),
    .io_in_wdata             (from_ISU_bits_rdata1),
    .io_out_csr_br           (_Csr_i_io_out_csr_br),
    .io_out_csr_addr         (_Csr_i_io_out_csr_addr),
    .io_out_r_csr            (to_WBU_bits_csr_rdata),
    .io_out_difftest_mcause  (difftest_mcause),
    .io_out_difftest_mepc    (difftest_mepc),
    .io_out_difftest_mstatus (difftest_mstatus),
    .io_out_difftest_mtvec   (difftest_mtvec)
  );
  ebreak_moudle ebreak_moudle_i (
    .clock (clock),
    .valid (from_ISU_bits_ctrl_sig_is_ebreak & _to_WBU_valid_output)
  );
  not_impl_moudle not_impl_moudle_i (
    .clock (clock),
    .valid (from_ISU_bits_ctrl_sig_not_impl & _to_WBU_valid_output)
  );
  assign from_ISU_ready = _GEN | ~from_ISU_valid | _Lsu_i_io_out_end;
  assign to_WBU_valid = _to_WBU_valid_output;
  assign to_WBU_bits_alu_result = _Alu_i_io_out_result;
  assign to_WBU_bits_pc = from_ISU_bits_pc;
  assign to_WBU_bits_reg_wen = from_ISU_bits_ctrl_sig_reg_wen;
  assign to_WBU_bits_rd = from_ISU_bits_rd;
  assign to_WBU_bits_fu_op = from_ISU_bits_ctrl_sig_fu_op;
  assign to_WBU_bits_redirect_valid =
    (_Bru_i_io_out_ctrl_br | _Csr_i_io_out_csr_br) & from_ISU_valid;
  assign to_WBU_bits_redirect_target =
    from_ISU_bits_ctrl_sig_fu_op == 3'h5
      ? _Csr_i_io_out_csr_addr
      : from_ISU_bits_ctrl_sig_fu_op == 3'h3 ? _Alu_i_io_out_result : 32'h0;
  assign to_WBU_bits_inst = from_ISU_bits_inst;
  assign to_ISU_hazard_rd = from_ISU_bits_rd;
  assign to_ISU_hazard_have_wb = ~from_ISU_valid;
  assign to_ISU_hazard_isBR =
    from_ISU_bits_ctrl_sig_fu_op == 3'h3 | from_ISU_bits_ctrl_sig_fu_op == 3'h5;
endmodule

module WBU(
  input         clock,
                reset,
                from_EXU_valid,
  input  [31:0] from_EXU_bits_alu_result,
                from_EXU_bits_mdu_result,
                from_EXU_bits_lsu_rdata,
                from_EXU_bits_csr_rdata,
                from_EXU_bits_pc,
  input         from_EXU_bits_reg_wen,
  input  [4:0]  from_EXU_bits_rd,
  input  [2:0]  from_EXU_bits_fu_op,
  input         from_EXU_bits_redirect_valid,
  input  [31:0] from_EXU_bits_redirect_target,
                from_EXU_bits_inst,
  output        to_ISU_valid,
                to_ISU_bits_reg_wen,
  output [31:0] to_ISU_bits_wdata,
  output [4:0]  to_ISU_bits_rd,
                to_ISU_bits_hazard_rd,
  output        to_ISU_bits_hazard_have_wb,
                to_ISU_bits_hazard_isBR,
                to_IFU_bits_redirect_valid,
  output [31:0] to_IFU_bits_redirect_target,
  output        wb
);

  wire [7:0][31:0] _GEN =
    {{32'h0},
     {32'h0},
     {from_EXU_bits_csr_rdata},
     {from_EXU_bits_lsu_rdata},
     {from_EXU_bits_pc + 32'h4},
     {from_EXU_bits_mdu_result},
     {from_EXU_bits_alu_result},
     {32'h0}};
  reg  [63:0]      c;
  `ifndef SYNTHESIS
    always @(posedge clock) begin
      if ((`PRINTF_COND_) & from_EXU_valid & ~reset) begin
        $fwrite(32'h80000002, "[%d]: ", c);
        $fwrite(32'h80000002, "pc:%x, inst:%x\n", from_EXU_bits_pc, from_EXU_bits_inst);
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  always @(posedge clock) begin
    if (reset)
      c <= 64'h0;
    else
      c <= c + 64'h1;
  end // always @(posedge)
  assign to_ISU_valid = from_EXU_valid;
  assign to_ISU_bits_reg_wen = from_EXU_valid & from_EXU_bits_reg_wen;
  assign to_ISU_bits_wdata = _GEN[from_EXU_bits_fu_op];
  assign to_ISU_bits_rd = from_EXU_bits_rd;
  assign to_ISU_bits_hazard_rd = from_EXU_bits_rd;
  assign to_ISU_bits_hazard_have_wb = ~from_EXU_valid;
  assign to_ISU_bits_hazard_isBR =
    from_EXU_bits_fu_op == 3'h3 | from_EXU_bits_fu_op == 3'h5;
  assign to_IFU_bits_redirect_valid = from_EXU_bits_redirect_valid & from_EXU_valid;
  assign to_IFU_bits_redirect_target = from_EXU_bits_redirect_target;
  assign wb = from_EXU_valid;
endmodule

module IFU_pipeline(
  input         clock,
                reset,
                to_IDU_ready,
                from_WBU_bits_redirect_valid,
  input  [31:0] from_WBU_bits_redirect_target,
  input         to_mem_req_ready,
                to_mem_resp_valid,
  input  [31:0] to_mem_resp_bits_rdata,
                to_IDU_PC,
  output        to_IDU_valid,
  output [31:0] to_IDU_bits_inst,
                to_IDU_bits_pc,
  output        to_mem_req_valid,
  output [31:0] to_mem_req_bits_addr,
  output        to_mem_resp_ready,
  output [31:0] fetch_PC
);

  reg [31:0] reg_PC;
  always @(posedge clock) begin
    if (reset)
      reg_PC <= 32'h80000000;
    else if (to_mem_req_ready & to_IDU_ready | from_WBU_bits_redirect_valid) begin
      if (from_WBU_bits_redirect_valid)
        reg_PC <= from_WBU_bits_redirect_target;
      else
        reg_PC <= reg_PC + 32'h4;
    end
  end // always @(posedge)
  assign to_IDU_valid = to_mem_resp_valid;
  assign to_IDU_bits_inst = to_mem_resp_bits_rdata;
  assign to_IDU_bits_pc = to_IDU_PC;
  assign to_mem_req_valid = to_IDU_ready;
  assign to_mem_req_bits_addr = reg_PC;
  assign to_mem_resp_ready = to_IDU_ready;
  assign fetch_PC = reg_PC;
endmodule

// external module RamBB

module AXI4RAM(
  input         clock,
                reset,
                axi_ar_valid,
  input  [31:0] axi_ar_bits_addr,
  input  [7:0]  axi_ar_bits_len,
  input         axi_aw_valid,
  input  [31:0] axi_aw_bits_addr,
  input  [7:0]  axi_aw_bits_len,
  input         axi_w_valid,
  input  [31:0] axi_w_bits_data,
  output        axi_ar_ready,
                axi_r_valid,
  output [31:0] axi_r_bits_data,
  output        axi_r_bits_last,
                axi_aw_ready,
                axi_w_ready
);

  reg              delay;
  reg  [7:0]       reg_AxLen;
  reg  [31:0]      reg_addr;
  reg  [1:0]       reg_burst;
  reg  [2:0]       state_sram;
  wire             _axi_aw_ready_output = state_sram == 3'h0;
  wire             _axi_w_ready_T_2 = state_sram == 3'h6;
  wire             _axi_r_valid_T_1 = state_sram == 3'h2;
  wire             _axi_r_valid_T_2 = state_sram == 3'h3;
  wire             _axi_w_ready_output =
    (&state_sram) | _axi_w_ready_T_2 | state_sram == 3'h5;
  wire             _GEN = _axi_aw_ready_output & axi_ar_valid;
  wire             _GEN_0 = _axi_aw_ready_output & axi_aw_valid;
  wire             _GEN_1 = state_sram == 3'h3;
  wire             _GEN_2 = state_sram == 3'h4;
  wire             _GEN_3 = state_sram == 3'h6;
  wire             _reg_addr_T_4 = _axi_w_ready_output & axi_w_valid;
  wire             _GEN_4 = _GEN_1 | _GEN_2 | state_sram == 3'h5;
  wire [7:0]       _GEN_5 =
    _GEN_4 | ~(_GEN_3 & _reg_addr_T_4) ? reg_AxLen : reg_AxLen - 8'h1;
  wire [31:0]      _GEN_6 =
    _GEN_4 | ~(_GEN_3 & reg_burst == 2'h1 & _reg_addr_T_4) ? reg_addr : reg_addr + 32'h4;
  wire [7:0][7:0]  _GEN_7 =
    {{_GEN_5},
     {_GEN_5},
     {reg_AxLen},
     {reg_AxLen},
     {reg_AxLen},
     {reg_AxLen - 8'h1},
     {reg_AxLen},
     {_GEN ? axi_ar_bits_len : _GEN_0 ? axi_aw_bits_len : reg_AxLen}};
  wire [7:0][31:0] _GEN_8 =
    {{_GEN_6},
     {_GEN_6},
     {reg_addr},
     {reg_addr},
     {reg_addr},
     {reg_burst == 2'h1 ? reg_addr + 32'h4 : reg_addr},
     {reg_addr},
     {_GEN ? axi_ar_bits_addr : _GEN_0 ? axi_aw_bits_addr : reg_addr}};
  wire [7:0][2:0]  _GEN_9 =
    {{3'h0},
     {{2'h3, reg_AxLen == 8'h1}},
     {{2'h3, ~(|reg_AxLen)}},
     {{2'h2, ~delay}},
     {3'h0},
     {{2'h1, reg_AxLen == 8'h1}},
     {delay ? 3'h1 : {2'h1, ~(|reg_AxLen)}},
     {_GEN ? 3'h1 : {_GEN_0, 2'h0}}};
  always @(posedge clock) begin
    if (reset) begin
      delay <= 1'h0;
      reg_AxLen <= 8'h0;
      reg_addr <= 32'h0;
      reg_burst <= 2'h3;
      state_sram <= 3'h0;
    end
    else begin
      delay <=
        ~_axi_aw_ready_output
        & (state_sram == 3'h1
             ? delay - 1'h1
             : state_sram == 3'h2 | _GEN_1 | ~_GEN_2 ? delay : delay - 1'h1);
      reg_AxLen <= _GEN_7[state_sram];
      reg_addr <= _GEN_8[state_sram];
      if (_axi_aw_ready_output & (_GEN | _GEN_0))
        reg_burst <= 2'h1;
      state_sram <= _GEN_9[state_sram];
    end
  end // always @(posedge)
  RamBB RamBB_i1 (
    .clock   (clock),
    .addr    (reg_addr),
    .mem_wen ((&state_sram) | _axi_w_ready_T_2),
    .valid   ((&state_sram) | _axi_w_ready_T_2 | _axi_r_valid_T_2 | _axi_r_valid_T_1),
    .wdata   (axi_w_bits_data),
    .wmask   (4'hF),
    .rdata   (axi_r_bits_data)
  );
  assign axi_ar_ready = _axi_aw_ready_output;
  assign axi_r_valid = _axi_r_valid_T_2 | _axi_r_valid_T_1;
  assign axi_r_bits_last = state_sram == 3'h3;
  assign axi_aw_ready = _axi_aw_ready_output;
  assign axi_w_ready = _axi_w_ready_output;
endmodule

// VCS coverage exclude_file
module array_128x32(
  input  [6:0]  R0_addr,
  input         R0_en,
                R0_clk,
  input  [6:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [31:0] W0_data,
  output [31:0] R0_data
);

  reg [31:0] Memory[0:127];
  reg        _R0_en_d0;
  reg [6:0]  _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 32'bx;
endmodule

module SRAMTemplate(
  input         clock,
                reset,
                io_r_req_valid,
  input  [6:0]  io_r_req_bits_raddr,
  input         io_w_req_valid,
  input  [6:0]  io_w_req_bits_waddr,
  input  [31:0] io_w_req_bits_wdata,
  output [31:0] io_r_resp_rdata
);

  wire [31:0] _array_ext_R0_data;
  reg         io_r_resp_rdata_REG;
  reg  [31:0] io_r_resp_rdata_r;
  always @(posedge clock) begin
    io_r_resp_rdata_REG <= io_r_req_valid;
    if (reset)
      io_r_resp_rdata_r <= 32'h0;
    else if (io_r_resp_rdata_REG)
      io_r_resp_rdata_r <= _array_ext_R0_data;
  end // always @(posedge)
  array_128x32 array_ext (
    .R0_addr (io_r_req_bits_raddr),
    .R0_en   (io_r_req_valid),
    .R0_clk  (clock),
    .W0_addr (io_w_req_bits_waddr),
    .W0_en   (io_w_req_valid),
    .W0_clk  (clock),
    .W0_data (io_w_req_bits_wdata),
    .R0_data (_array_ext_R0_data)
  );
  assign io_r_resp_rdata = io_r_resp_rdata_REG ? _array_ext_R0_data : io_r_resp_rdata_r;
endmodule

module CacheStage1(
  input         clock,
                reset,
                io_in_valid,
  input  [31:0] io_in_bits_addr,
  input         io_mem_req_ready,
                io_mem_resp_valid,
  input  [31:0] io_mem_resp_bits_rdata,
  input         io_flush,
  output        io_in_ready,
                io_mem_req_valid,
  output [31:0] io_mem_req_bits_addr,
  output        io_out_valid,
  output [31:0] io_out_bits_addr,
  output        io_dataReadBus_valid,
  output [6:0]  io_dataReadBus_bits_raddr,
  output        io_dataWriteBus_req_valid,
  output [6:0]  io_dataWriteBus_req_bits_waddr,
  output [31:0] io_dataWriteBus_req_bits_wdata
);

  reg               replaceWayReg;
  reg               randomNum;
  reg  [23:0]       tagArray_0_0;
  reg  [23:0]       tagArray_0_1;
  reg  [23:0]       tagArray_0_2;
  reg  [23:0]       tagArray_0_3;
  reg  [23:0]       tagArray_0_4;
  reg  [23:0]       tagArray_0_5;
  reg  [23:0]       tagArray_0_6;
  reg  [23:0]       tagArray_0_7;
  reg  [23:0]       tagArray_0_8;
  reg  [23:0]       tagArray_0_9;
  reg  [23:0]       tagArray_0_10;
  reg  [23:0]       tagArray_0_11;
  reg  [23:0]       tagArray_0_12;
  reg  [23:0]       tagArray_0_13;
  reg  [23:0]       tagArray_0_14;
  reg  [23:0]       tagArray_0_15;
  reg  [23:0]       tagArray_1_0;
  reg  [23:0]       tagArray_1_1;
  reg  [23:0]       tagArray_1_2;
  reg  [23:0]       tagArray_1_3;
  reg  [23:0]       tagArray_1_4;
  reg  [23:0]       tagArray_1_5;
  reg  [23:0]       tagArray_1_6;
  reg  [23:0]       tagArray_1_7;
  reg  [23:0]       tagArray_1_8;
  reg  [23:0]       tagArray_1_9;
  reg  [23:0]       tagArray_1_10;
  reg  [23:0]       tagArray_1_11;
  reg  [23:0]       tagArray_1_12;
  reg  [23:0]       tagArray_1_13;
  reg  [23:0]       tagArray_1_14;
  reg  [23:0]       tagArray_1_15;
  reg               validArray_0_0;
  reg               validArray_0_1;
  reg               validArray_0_2;
  reg               validArray_0_3;
  reg               validArray_0_4;
  reg               validArray_0_5;
  reg               validArray_0_6;
  reg               validArray_0_7;
  reg               validArray_0_8;
  reg               validArray_0_9;
  reg               validArray_0_10;
  reg               validArray_0_11;
  reg               validArray_0_12;
  reg               validArray_0_13;
  reg               validArray_0_14;
  reg               validArray_0_15;
  reg               validArray_1_0;
  reg               validArray_1_1;
  reg               validArray_1_2;
  reg               validArray_1_3;
  reg               validArray_1_4;
  reg               validArray_1_5;
  reg               validArray_1_6;
  reg               validArray_1_7;
  reg               validArray_1_8;
  reg               validArray_1_9;
  reg               validArray_1_10;
  reg               validArray_1_11;
  reg               validArray_1_12;
  reg               validArray_1_13;
  reg               validArray_1_14;
  reg               validArray_1_15;
  wire [15:0][23:0] _GEN =
    {{tagArray_0_15},
     {tagArray_0_14},
     {tagArray_0_13},
     {tagArray_0_12},
     {tagArray_0_11},
     {tagArray_0_10},
     {tagArray_0_9},
     {tagArray_0_8},
     {tagArray_0_7},
     {tagArray_0_6},
     {tagArray_0_5},
     {tagArray_0_4},
     {tagArray_0_3},
     {tagArray_0_2},
     {tagArray_0_1},
     {tagArray_0_0}};
  wire [15:0]       _GEN_0 =
    {{validArray_0_15},
     {validArray_0_14},
     {validArray_0_13},
     {validArray_0_12},
     {validArray_0_11},
     {validArray_0_10},
     {validArray_0_9},
     {validArray_0_8},
     {validArray_0_7},
     {validArray_0_6},
     {validArray_0_5},
     {validArray_0_4},
     {validArray_0_3},
     {validArray_0_2},
     {validArray_0_1},
     {validArray_0_0}};
  wire [15:0][23:0] _GEN_1 =
    {{tagArray_1_15},
     {tagArray_1_14},
     {tagArray_1_13},
     {tagArray_1_12},
     {tagArray_1_11},
     {tagArray_1_10},
     {tagArray_1_9},
     {tagArray_1_8},
     {tagArray_1_7},
     {tagArray_1_6},
     {tagArray_1_5},
     {tagArray_1_4},
     {tagArray_1_3},
     {tagArray_1_2},
     {tagArray_1_1},
     {tagArray_1_0}};
  wire [23:0]       _GEN_2 = _GEN_1[io_in_bits_addr[7:4]];
  wire [15:0]       _GEN_3 =
    {{validArray_1_15},
     {validArray_1_14},
     {validArray_1_13},
     {validArray_1_12},
     {validArray_1_11},
     {validArray_1_10},
     {validArray_1_9},
     {validArray_1_8},
     {validArray_1_7},
     {validArray_1_6},
     {validArray_1_5},
     {validArray_1_4},
     {validArray_1_3},
     {validArray_1_2},
     {validArray_1_1},
     {validArray_1_0}};
  wire              hit =
    io_in_bits_addr[31:8] == _GEN[io_in_bits_addr[7:4]] & _GEN_0[io_in_bits_addr[7:4]]
    | io_in_bits_addr[31:8] == _GEN_2 & _GEN_3[io_in_bits_addr[7:4]];
  reg  [1:0]        entryOff;
  reg  [2:0]        stateCache;
  wire              _io_mem_req_valid_output = stateCache == 3'h1;
  wire              _io_mem_resp_ready_T_1 = stateCache == 3'h2;
  wire              _io_dataWriteBus_req_valid_output =
    stateCache == 3'h2 & _io_mem_resp_ready_T_1 & io_mem_resp_valid;
  wire              _GEN_4 = _io_dataWriteBus_req_valid_output & entryOff == 2'h0;
  wire              _GEN_5 = stateCache == 3'h2;
  wire              _GEN_6 = stateCache == 3'h1;
  wire              _GEN_7 = io_in_bits_addr[7:4] == 4'h0;
  wire              _GEN_8 = ~replaceWayReg & _GEN_7;
  wire              _GEN_9 = io_in_bits_addr[7:4] == 4'h1;
  wire              _GEN_10 = ~replaceWayReg & _GEN_9;
  wire              _GEN_11 = io_in_bits_addr[7:4] == 4'h2;
  wire              _GEN_12 = ~replaceWayReg & _GEN_11;
  wire              _GEN_13 = io_in_bits_addr[7:4] == 4'h3;
  wire              _GEN_14 = ~replaceWayReg & _GEN_13;
  wire              _GEN_15 = io_in_bits_addr[7:4] == 4'h4;
  wire              _GEN_16 = ~replaceWayReg & _GEN_15;
  wire              _GEN_17 = io_in_bits_addr[7:4] == 4'h5;
  wire              _GEN_18 = ~replaceWayReg & _GEN_17;
  wire              _GEN_19 = io_in_bits_addr[7:4] == 4'h6;
  wire              _GEN_20 = ~replaceWayReg & _GEN_19;
  wire              _GEN_21 = io_in_bits_addr[7:4] == 4'h7;
  wire              _GEN_22 = ~replaceWayReg & _GEN_21;
  wire              _GEN_23 = io_in_bits_addr[7:4] == 4'h8;
  wire              _GEN_24 = ~replaceWayReg & _GEN_23;
  wire              _GEN_25 = io_in_bits_addr[7:4] == 4'h9;
  wire              _GEN_26 = ~replaceWayReg & _GEN_25;
  wire              _GEN_27 = io_in_bits_addr[7:4] == 4'hA;
  wire              _GEN_28 = ~replaceWayReg & _GEN_27;
  wire              _GEN_29 = io_in_bits_addr[7:4] == 4'hB;
  wire              _GEN_30 = ~replaceWayReg & _GEN_29;
  wire              _GEN_31 = io_in_bits_addr[7:4] == 4'hC;
  wire              _GEN_32 = ~replaceWayReg & _GEN_31;
  wire              _GEN_33 = io_in_bits_addr[7:4] == 4'hD;
  wire              _GEN_34 = ~replaceWayReg & _GEN_33;
  wire              _GEN_35 = io_in_bits_addr[7:4] == 4'hE;
  wire              _GEN_36 = ~replaceWayReg & _GEN_35;
  wire              _GEN_37 = ~replaceWayReg & (&(io_in_bits_addr[7:4]));
  wire              _GEN_38 = replaceWayReg & _GEN_7;
  wire              _GEN_39 = replaceWayReg & _GEN_9;
  wire              _GEN_40 = replaceWayReg & _GEN_11;
  wire              _GEN_41 = replaceWayReg & _GEN_13;
  wire              _GEN_42 = replaceWayReg & _GEN_15;
  wire              _GEN_43 = replaceWayReg & _GEN_17;
  wire              _GEN_44 = replaceWayReg & _GEN_19;
  wire              _GEN_45 = replaceWayReg & _GEN_21;
  wire              _GEN_46 = replaceWayReg & _GEN_23;
  wire              _GEN_47 = replaceWayReg & _GEN_25;
  wire              _GEN_48 = replaceWayReg & _GEN_27;
  wire              _GEN_49 = replaceWayReg & _GEN_29;
  wire              _GEN_50 = replaceWayReg & _GEN_31;
  wire              _GEN_51 = replaceWayReg & _GEN_33;
  wire              _GEN_52 = replaceWayReg & _GEN_35;
  wire              _GEN_53 = replaceWayReg & (&(io_in_bits_addr[7:4]));
  wire              _GEN_54 = _GEN_4 & _GEN_8;
  wire              _GEN_55 = _GEN_4 & _GEN_10;
  wire              _GEN_56 = _GEN_4 & _GEN_12;
  wire              _GEN_57 = _GEN_4 & _GEN_14;
  wire              _GEN_58 = _GEN_4 & _GEN_16;
  wire              _GEN_59 = _GEN_4 & _GEN_18;
  wire              _GEN_60 = _GEN_4 & _GEN_20;
  wire              _GEN_61 = _GEN_4 & _GEN_22;
  wire              _GEN_62 = _GEN_4 & _GEN_24;
  wire              _GEN_63 = _GEN_4 & _GEN_26;
  wire              _GEN_64 = _GEN_4 & _GEN_28;
  wire              _GEN_65 = _GEN_4 & _GEN_30;
  wire              _GEN_66 = _GEN_4 & _GEN_32;
  wire              _GEN_67 = _GEN_4 & _GEN_34;
  wire              _GEN_68 = _GEN_4 & _GEN_36;
  wire              _GEN_69 = _GEN_4 & _GEN_37;
  wire              _GEN_70 = _GEN_4 & _GEN_38;
  wire              _GEN_71 = _GEN_4 & _GEN_39;
  wire              _GEN_72 = _GEN_4 & _GEN_40;
  wire              _GEN_73 = _GEN_4 & _GEN_41;
  wire              _GEN_74 = _GEN_4 & _GEN_42;
  wire              _GEN_75 = _GEN_4 & _GEN_43;
  wire              _GEN_76 = _GEN_4 & _GEN_44;
  wire              _GEN_77 = _GEN_4 & _GEN_45;
  wire              _GEN_78 = _GEN_4 & _GEN_46;
  wire              _GEN_79 = _GEN_4 & _GEN_47;
  wire              _GEN_80 = _GEN_4 & _GEN_48;
  wire              _GEN_81 = _GEN_4 & _GEN_49;
  wire              _GEN_82 = _GEN_4 & _GEN_50;
  wire              _GEN_83 = _GEN_4 & _GEN_51;
  wire              _GEN_84 = _GEN_4 & _GEN_52;
  wire              _GEN_85 = _GEN_4 & _GEN_53;
  always @(posedge clock) begin
    if (reset) begin
      replaceWayReg <= 1'h0;
      randomNum <= 1'h0;
      tagArray_0_0 <= 24'h0;
      tagArray_0_1 <= 24'h0;
      tagArray_0_2 <= 24'h0;
      tagArray_0_3 <= 24'h0;
      tagArray_0_4 <= 24'h0;
      tagArray_0_5 <= 24'h0;
      tagArray_0_6 <= 24'h0;
      tagArray_0_7 <= 24'h0;
      tagArray_0_8 <= 24'h0;
      tagArray_0_9 <= 24'h0;
      tagArray_0_10 <= 24'h0;
      tagArray_0_11 <= 24'h0;
      tagArray_0_12 <= 24'h0;
      tagArray_0_13 <= 24'h0;
      tagArray_0_14 <= 24'h0;
      tagArray_0_15 <= 24'h0;
      tagArray_1_0 <= 24'h0;
      tagArray_1_1 <= 24'h0;
      tagArray_1_2 <= 24'h0;
      tagArray_1_3 <= 24'h0;
      tagArray_1_4 <= 24'h0;
      tagArray_1_5 <= 24'h0;
      tagArray_1_6 <= 24'h0;
      tagArray_1_7 <= 24'h0;
      tagArray_1_8 <= 24'h0;
      tagArray_1_9 <= 24'h0;
      tagArray_1_10 <= 24'h0;
      tagArray_1_11 <= 24'h0;
      tagArray_1_12 <= 24'h0;
      tagArray_1_13 <= 24'h0;
      tagArray_1_14 <= 24'h0;
      tagArray_1_15 <= 24'h0;
      validArray_0_0 <= 1'h0;
      validArray_0_1 <= 1'h0;
      validArray_0_2 <= 1'h0;
      validArray_0_3 <= 1'h0;
      validArray_0_4 <= 1'h0;
      validArray_0_5 <= 1'h0;
      validArray_0_6 <= 1'h0;
      validArray_0_7 <= 1'h0;
      validArray_0_8 <= 1'h0;
      validArray_0_9 <= 1'h0;
      validArray_0_10 <= 1'h0;
      validArray_0_11 <= 1'h0;
      validArray_0_12 <= 1'h0;
      validArray_0_13 <= 1'h0;
      validArray_0_14 <= 1'h0;
      validArray_0_15 <= 1'h0;
      validArray_1_0 <= 1'h0;
      validArray_1_1 <= 1'h0;
      validArray_1_2 <= 1'h0;
      validArray_1_3 <= 1'h0;
      validArray_1_4 <= 1'h0;
      validArray_1_5 <= 1'h0;
      validArray_1_6 <= 1'h0;
      validArray_1_7 <= 1'h0;
      validArray_1_8 <= 1'h0;
      validArray_1_9 <= 1'h0;
      validArray_1_10 <= 1'h0;
      validArray_1_11 <= 1'h0;
      validArray_1_12 <= 1'h0;
      validArray_1_13 <= 1'h0;
      validArray_1_14 <= 1'h0;
      validArray_1_15 <= 1'h0;
      entryOff <= 2'h0;
      stateCache <= 3'h0;
    end
    else begin
      if ((|stateCache) & _GEN_6)
        replaceWayReg <= randomNum;
      randomNum <= randomNum - 1'h1;
      if (&entryOff) begin
        if (_GEN_8)
          tagArray_0_0 <= io_in_bits_addr[31:8];
        if (_GEN_10)
          tagArray_0_1 <= io_in_bits_addr[31:8];
        if (_GEN_12)
          tagArray_0_2 <= io_in_bits_addr[31:8];
        if (_GEN_14)
          tagArray_0_3 <= io_in_bits_addr[31:8];
        if (_GEN_16)
          tagArray_0_4 <= io_in_bits_addr[31:8];
        if (_GEN_18)
          tagArray_0_5 <= io_in_bits_addr[31:8];
        if (_GEN_20)
          tagArray_0_6 <= io_in_bits_addr[31:8];
        if (_GEN_22)
          tagArray_0_7 <= io_in_bits_addr[31:8];
        if (_GEN_24)
          tagArray_0_8 <= io_in_bits_addr[31:8];
        if (_GEN_26)
          tagArray_0_9 <= io_in_bits_addr[31:8];
        if (_GEN_28)
          tagArray_0_10 <= io_in_bits_addr[31:8];
        if (_GEN_30)
          tagArray_0_11 <= io_in_bits_addr[31:8];
        if (_GEN_32)
          tagArray_0_12 <= io_in_bits_addr[31:8];
        if (_GEN_34)
          tagArray_0_13 <= io_in_bits_addr[31:8];
        if (_GEN_36)
          tagArray_0_14 <= io_in_bits_addr[31:8];
        if (_GEN_37)
          tagArray_0_15 <= io_in_bits_addr[31:8];
        if (_GEN_38)
          tagArray_1_0 <= io_in_bits_addr[31:8];
        if (_GEN_39)
          tagArray_1_1 <= io_in_bits_addr[31:8];
        if (_GEN_40)
          tagArray_1_2 <= io_in_bits_addr[31:8];
        if (_GEN_41)
          tagArray_1_3 <= io_in_bits_addr[31:8];
        if (_GEN_42)
          tagArray_1_4 <= io_in_bits_addr[31:8];
        if (_GEN_43)
          tagArray_1_5 <= io_in_bits_addr[31:8];
        if (_GEN_44)
          tagArray_1_6 <= io_in_bits_addr[31:8];
        if (_GEN_45)
          tagArray_1_7 <= io_in_bits_addr[31:8];
        if (_GEN_46)
          tagArray_1_8 <= io_in_bits_addr[31:8];
        if (_GEN_47)
          tagArray_1_9 <= io_in_bits_addr[31:8];
        if (_GEN_48)
          tagArray_1_10 <= io_in_bits_addr[31:8];
        if (_GEN_49)
          tagArray_1_11 <= io_in_bits_addr[31:8];
        if (_GEN_50)
          tagArray_1_12 <= io_in_bits_addr[31:8];
        if (_GEN_51)
          tagArray_1_13 <= io_in_bits_addr[31:8];
        if (_GEN_52)
          tagArray_1_14 <= io_in_bits_addr[31:8];
        if (_GEN_53)
          tagArray_1_15 <= io_in_bits_addr[31:8];
        validArray_0_0 <= _GEN_8 | validArray_0_0;
        validArray_0_1 <= _GEN_10 | validArray_0_1;
        validArray_0_2 <= _GEN_12 | validArray_0_2;
        validArray_0_3 <= _GEN_14 | validArray_0_3;
        validArray_0_4 <= _GEN_16 | validArray_0_4;
        validArray_0_5 <= _GEN_18 | validArray_0_5;
        validArray_0_6 <= _GEN_20 | validArray_0_6;
        validArray_0_7 <= _GEN_22 | validArray_0_7;
        validArray_0_8 <= _GEN_24 | validArray_0_8;
        validArray_0_9 <= _GEN_26 | validArray_0_9;
        validArray_0_10 <= _GEN_28 | validArray_0_10;
        validArray_0_11 <= _GEN_30 | validArray_0_11;
        validArray_0_12 <= _GEN_32 | validArray_0_12;
        validArray_0_13 <= _GEN_34 | validArray_0_13;
        validArray_0_14 <= _GEN_36 | validArray_0_14;
        validArray_0_15 <= _GEN_37 | validArray_0_15;
        validArray_1_0 <= _GEN_38 | validArray_1_0;
        validArray_1_1 <= _GEN_39 | validArray_1_1;
        validArray_1_2 <= _GEN_40 | validArray_1_2;
        validArray_1_3 <= _GEN_41 | validArray_1_3;
        validArray_1_4 <= _GEN_42 | validArray_1_4;
        validArray_1_5 <= _GEN_43 | validArray_1_5;
        validArray_1_6 <= _GEN_44 | validArray_1_6;
        validArray_1_7 <= _GEN_45 | validArray_1_7;
        validArray_1_8 <= _GEN_46 | validArray_1_8;
        validArray_1_9 <= _GEN_47 | validArray_1_9;
        validArray_1_10 <= _GEN_48 | validArray_1_10;
        validArray_1_11 <= _GEN_49 | validArray_1_11;
        validArray_1_12 <= _GEN_50 | validArray_1_12;
        validArray_1_13 <= _GEN_51 | validArray_1_13;
        validArray_1_14 <= _GEN_52 | validArray_1_14;
        validArray_1_15 <= _GEN_53 | validArray_1_15;
      end
      else begin
        if (_GEN_54)
          tagArray_0_0 <= 24'h0;
        if (_GEN_55)
          tagArray_0_1 <= 24'h0;
        if (_GEN_56)
          tagArray_0_2 <= 24'h0;
        if (_GEN_57)
          tagArray_0_3 <= 24'h0;
        if (_GEN_58)
          tagArray_0_4 <= 24'h0;
        if (_GEN_59)
          tagArray_0_5 <= 24'h0;
        if (_GEN_60)
          tagArray_0_6 <= 24'h0;
        if (_GEN_61)
          tagArray_0_7 <= 24'h0;
        if (_GEN_62)
          tagArray_0_8 <= 24'h0;
        if (_GEN_63)
          tagArray_0_9 <= 24'h0;
        if (_GEN_64)
          tagArray_0_10 <= 24'h0;
        if (_GEN_65)
          tagArray_0_11 <= 24'h0;
        if (_GEN_66)
          tagArray_0_12 <= 24'h0;
        if (_GEN_67)
          tagArray_0_13 <= 24'h0;
        if (_GEN_68)
          tagArray_0_14 <= 24'h0;
        if (_GEN_69)
          tagArray_0_15 <= 24'h0;
        if (_GEN_70)
          tagArray_1_0 <= 24'h0;
        if (_GEN_71)
          tagArray_1_1 <= 24'h0;
        if (_GEN_72)
          tagArray_1_2 <= 24'h0;
        if (_GEN_73)
          tagArray_1_3 <= 24'h0;
        if (_GEN_74)
          tagArray_1_4 <= 24'h0;
        if (_GEN_75)
          tagArray_1_5 <= 24'h0;
        if (_GEN_76)
          tagArray_1_6 <= 24'h0;
        if (_GEN_77)
          tagArray_1_7 <= 24'h0;
        if (_GEN_78)
          tagArray_1_8 <= 24'h0;
        if (_GEN_79)
          tagArray_1_9 <= 24'h0;
        if (_GEN_80)
          tagArray_1_10 <= 24'h0;
        if (_GEN_81)
          tagArray_1_11 <= 24'h0;
        if (_GEN_82)
          tagArray_1_12 <= 24'h0;
        if (_GEN_83)
          tagArray_1_13 <= 24'h0;
        if (_GEN_84)
          tagArray_1_14 <= 24'h0;
        if (_GEN_85)
          tagArray_1_15 <= 24'h0;
        validArray_0_0 <= ~_GEN_54 & validArray_0_0;
        validArray_0_1 <= ~_GEN_55 & validArray_0_1;
        validArray_0_2 <= ~_GEN_56 & validArray_0_2;
        validArray_0_3 <= ~_GEN_57 & validArray_0_3;
        validArray_0_4 <= ~_GEN_58 & validArray_0_4;
        validArray_0_5 <= ~_GEN_59 & validArray_0_5;
        validArray_0_6 <= ~_GEN_60 & validArray_0_6;
        validArray_0_7 <= ~_GEN_61 & validArray_0_7;
        validArray_0_8 <= ~_GEN_62 & validArray_0_8;
        validArray_0_9 <= ~_GEN_63 & validArray_0_9;
        validArray_0_10 <= ~_GEN_64 & validArray_0_10;
        validArray_0_11 <= ~_GEN_65 & validArray_0_11;
        validArray_0_12 <= ~_GEN_66 & validArray_0_12;
        validArray_0_13 <= ~_GEN_67 & validArray_0_13;
        validArray_0_14 <= ~_GEN_68 & validArray_0_14;
        validArray_0_15 <= ~_GEN_69 & validArray_0_15;
        validArray_1_0 <= ~_GEN_70 & validArray_1_0;
        validArray_1_1 <= ~_GEN_71 & validArray_1_1;
        validArray_1_2 <= ~_GEN_72 & validArray_1_2;
        validArray_1_3 <= ~_GEN_73 & validArray_1_3;
        validArray_1_4 <= ~_GEN_74 & validArray_1_4;
        validArray_1_5 <= ~_GEN_75 & validArray_1_5;
        validArray_1_6 <= ~_GEN_76 & validArray_1_6;
        validArray_1_7 <= ~_GEN_77 & validArray_1_7;
        validArray_1_8 <= ~_GEN_78 & validArray_1_8;
        validArray_1_9 <= ~_GEN_79 & validArray_1_9;
        validArray_1_10 <= ~_GEN_80 & validArray_1_10;
        validArray_1_11 <= ~_GEN_81 & validArray_1_11;
        validArray_1_12 <= ~_GEN_82 & validArray_1_12;
        validArray_1_13 <= ~_GEN_83 & validArray_1_13;
        validArray_1_14 <= ~_GEN_84 & validArray_1_14;
        validArray_1_15 <= ~_GEN_85 & validArray_1_15;
      end
      if (io_flush) begin
        entryOff <= 2'h0;
        stateCache <= 3'h0;
      end
      else if (|stateCache) begin
        if (_GEN_6) begin
          entryOff <= 2'h0;
          if (io_mem_req_ready & _io_mem_req_valid_output)
            stateCache <= 3'h2;
          else
            stateCache <= 3'h1;
        end
        else begin
          if (_GEN_5 & _io_mem_resp_ready_T_1 & io_mem_resp_valid)
            entryOff <= entryOff + 2'h1;
          if (_GEN_5) begin
            if (&entryOff)
              stateCache <= 3'h4;
            else
              stateCache <= 3'h2;
          end
          else if (stateCache == 3'h4)
            stateCache <= 3'h0;
        end
      end
      else
        stateCache <= {2'h0, ~hit};
    end
  end // always @(posedge)
  assign io_in_ready = hit & (~(|stateCache) | stateCache == 3'h4);
  assign io_mem_req_valid = _io_mem_req_valid_output;
  assign io_mem_req_bits_addr = {io_in_bits_addr[31:4], 4'h0};
  assign io_out_valid = hit;
  assign io_out_bits_addr = io_in_bits_addr;
  assign io_dataReadBus_valid = io_in_valid;
  assign io_dataReadBus_bits_raddr =
    {_GEN_2 == io_in_bits_addr[31:8], io_in_bits_addr[7:2]};
  assign io_dataWriteBus_req_valid = _io_dataWriteBus_req_valid_output;
  assign io_dataWriteBus_req_bits_waddr = {replaceWayReg, io_in_bits_addr[7:4], entryOff};
  assign io_dataWriteBus_req_bits_wdata = io_mem_resp_bits_rdata;
endmodule

module CacheStage2(
  input         io_in_valid,
  input  [31:0] io_in_bits_addr,
                io_dataReadBus_rdata,
  input         io_out_resp_ready,
  output        io_in_ready,
  output [31:0] io_out_addr,
  output        io_out_resp_valid,
  output [31:0] io_out_resp_bits_rdata,
                io_in_bits_addr__bore,
  output        io_in_valid__bore
);

  assign io_in_ready = io_out_resp_ready;
  assign io_out_addr = io_in_bits_addr;
  assign io_out_resp_valid = io_in_valid;
  assign io_out_resp_bits_rdata = io_in_valid ? io_dataReadBus_rdata : 32'h0;
  assign io_in_bits_addr__bore = io_in_bits_addr;
  assign io_in_valid__bore = io_in_valid;
endmodule

module Cache(
  input         clock,
                reset,
                io_in_req_valid,
  input  [31:0] io_in_req_bits_addr,
  input         io_in_resp_ready,
                io_mem_req_ready,
                io_mem_resp_valid,
  input  [31:0] io_mem_resp_bits_rdata,
  input         io_flush,
  output        io_in_req_ready,
                io_in_resp_valid,
  output [31:0] io_in_resp_bits_rdata,
  output        io_mem_req_valid,
  output [31:0] io_mem_req_bits_addr,
                io_stage2Addr,
                s2_io_in_bits_addr__bore,
  output        s2_io_in_valid__bore
);

  wire        _s2_io_in_ready;
  wire        _s2_io_out_resp_valid;
  wire        _s1_io_out_valid;
  wire [31:0] _s1_io_out_bits_addr;
  wire        _s1_io_dataReadBus_valid;
  wire [6:0]  _s1_io_dataReadBus_bits_raddr;
  wire        _s1_io_dataWriteBus_req_valid;
  wire [6:0]  _s1_io_dataWriteBus_req_bits_waddr;
  wire [31:0] _s1_io_dataWriteBus_req_bits_wdata;
  wire [31:0] _dataArray_io_r_resp_rdata;
  reg         valid;
  reg  [31:0] s2_io_in_bits_r_addr;
  wire        _s2_io_in_bits_T_1 = _s1_io_out_valid & _s2_io_in_ready;
  always @(posedge clock) begin
    if (reset)
      valid <= 1'h0;
    else
      valid <=
        ~io_flush
        & (_s2_io_in_bits_T_1 | ~(io_in_resp_ready & _s2_io_out_resp_valid) & valid);
    if (_s2_io_in_bits_T_1) begin
      if (io_flush)
        s2_io_in_bits_r_addr <= 32'h0;
      else
        s2_io_in_bits_r_addr <= _s1_io_out_bits_addr;
    end
  end // always @(posedge)
  SRAMTemplate dataArray (
    .clock               (clock),
    .reset               (reset),
    .io_r_req_valid      (_s1_io_dataReadBus_valid),
    .io_r_req_bits_raddr (_s1_io_dataReadBus_bits_raddr),
    .io_w_req_valid      (_s1_io_dataWriteBus_req_valid),
    .io_w_req_bits_waddr (_s1_io_dataWriteBus_req_bits_waddr),
    .io_w_req_bits_wdata (_s1_io_dataWriteBus_req_bits_wdata),
    .io_r_resp_rdata     (_dataArray_io_r_resp_rdata)
  );
  CacheStage1 s1 (
    .clock                          (clock),
    .reset                          (reset),
    .io_in_valid                    (io_in_req_valid),
    .io_in_bits_addr                (io_in_req_bits_addr),
    .io_mem_req_ready               (io_mem_req_ready),
    .io_mem_resp_valid              (io_mem_resp_valid),
    .io_mem_resp_bits_rdata         (io_mem_resp_bits_rdata),
    .io_flush                       (io_flush),
    .io_in_ready                    (io_in_req_ready),
    .io_mem_req_valid               (io_mem_req_valid),
    .io_mem_req_bits_addr           (io_mem_req_bits_addr),
    .io_out_valid                   (_s1_io_out_valid),
    .io_out_bits_addr               (_s1_io_out_bits_addr),
    .io_dataReadBus_valid           (_s1_io_dataReadBus_valid),
    .io_dataReadBus_bits_raddr      (_s1_io_dataReadBus_bits_raddr),
    .io_dataWriteBus_req_valid      (_s1_io_dataWriteBus_req_valid),
    .io_dataWriteBus_req_bits_waddr (_s1_io_dataWriteBus_req_bits_waddr),
    .io_dataWriteBus_req_bits_wdata (_s1_io_dataWriteBus_req_bits_wdata)
  );
  CacheStage2 s2 (
    .io_in_valid            (valid),
    .io_in_bits_addr        (s2_io_in_bits_r_addr),
    .io_dataReadBus_rdata   (_dataArray_io_r_resp_rdata),
    .io_out_resp_ready      (io_in_resp_ready),
    .io_in_ready            (_s2_io_in_ready),
    .io_out_addr            (io_stage2Addr),
    .io_out_resp_valid      (_s2_io_out_resp_valid),
    .io_out_resp_bits_rdata (io_in_resp_bits_rdata),
    .io_in_bits_addr__bore  (s2_io_in_bits_addr__bore),
    .io_in_valid__bore      (s2_io_in_valid__bore)
  );
  assign io_in_resp_valid = _s2_io_out_resp_valid;
endmodule

module SimpleBus2AXI4Converter(
  input         io_in_req_valid,
  input  [31:0] io_in_req_bits_addr,
  input         io_out_ar_ready,
                io_out_r_valid,
  input  [31:0] io_out_r_bits_data,
  output        io_in_req_ready,
                io_in_resp_valid,
  output [31:0] io_in_resp_bits_rdata,
  output        io_out_ar_valid,
  output [31:0] io_out_ar_bits_addr,
                io_out_aw_bits_addr
);

  assign io_in_req_ready = io_out_ar_ready;
  assign io_in_resp_valid = io_out_r_valid;
  assign io_in_resp_bits_rdata = io_out_r_bits_data;
  assign io_out_ar_valid = io_in_req_valid;
  assign io_out_ar_bits_addr = io_in_req_bits_addr;
  assign io_out_aw_bits_addr = io_in_req_bits_addr;
endmodule

module SimpleBusCrossBar1toN(
  input         clock,
                reset,
                io_in_req_valid,
  input  [31:0] io_in_req_bits_addr,
                io_in_req_bits_wdata,
                io_in_req_bits_wmask,
  input  [3:0]  io_in_req_bits_cmd,
  input         io_out_0_req_ready,
                io_out_0_resp_valid,
  input  [31:0] io_out_0_resp_bits_rdata,
                io_out_1_resp_bits_rdata,
  output        io_in_resp_valid,
  output [31:0] io_in_resp_bits_rdata,
  output        io_out_0_req_valid,
  output [31:0] io_out_0_req_bits_addr,
                io_out_0_req_bits_wdata,
                io_out_0_req_bits_wmask,
  output [3:0]  io_out_0_req_bits_cmd,
  output        io_out_1_req_valid,
  output [31:0] io_out_1_req_bits_addr,
                io_out_1_req_bits_wdata,
                io_out_1_req_bits_wmask,
  output [3:0]  io_out_1_req_bits_cmd
);

  reg  [1:0] state;
  wire [1:0] outSelVec_enc =
    io_in_req_bits_addr[31] & io_in_req_bits_addr < 32'h88000000
      ? 2'h1
      : {io_in_req_bits_addr > 32'h9FFFFFFF & io_in_req_bits_addr < 32'hA1200000, 1'h0};
  reg        outSelRespVec_0;
  reg        outSelRespVec_1;
  wire       reqInvalidAddr = io_in_req_valid & outSelVec_enc == 2'h0;
  wire       _io_in_resp_valid_output =
    (outSelRespVec_0 & io_out_0_resp_valid | outSelRespVec_1) & state == 2'h1
    | state == 2'h2;
  wire       _outSelRespVec_T =
    ((outSelVec_enc[0] & io_out_0_req_ready | outSelVec_enc[1]) & ~(|state)
     | reqInvalidAddr) & io_in_req_valid;
  always @(posedge clock) begin
    if (reset) begin
      state <= 2'h0;
      outSelRespVec_0 <= 1'h0;
      outSelRespVec_1 <= 1'h0;
    end
    else begin
      if (|state) begin
        if ((state == 2'h1 | state == 2'h2) & _io_in_resp_valid_output)
          state <= 2'h0;
      end
      else if (reqInvalidAddr)
        state <= 2'h2;
      else if (_outSelRespVec_T)
        state <= 2'h1;
      if (_outSelRespVec_T & ~(|state)) begin
        outSelRespVec_0 <= outSelVec_enc[0];
        outSelRespVec_1 <= outSelVec_enc[1];
      end
    end
  end // always @(posedge)
  assign io_in_resp_valid = _io_in_resp_valid_output;
  assign io_in_resp_bits_rdata =
    (outSelRespVec_0 ? io_out_0_resp_bits_rdata : 32'h0)
    | (outSelRespVec_1 ? io_out_1_resp_bits_rdata : 32'h0);
  assign io_out_0_req_valid = outSelVec_enc[0] & io_in_req_valid & ~(|state);
  assign io_out_0_req_bits_addr = io_in_req_bits_addr;
  assign io_out_0_req_bits_wdata = io_in_req_bits_wdata;
  assign io_out_0_req_bits_wmask = io_in_req_bits_wmask;
  assign io_out_0_req_bits_cmd = io_in_req_bits_cmd;
  assign io_out_1_req_valid = outSelVec_enc[1] & io_in_req_valid & ~(|state);
  assign io_out_1_req_bits_addr = io_in_req_bits_addr;
  assign io_out_1_req_bits_wdata = io_in_req_bits_wdata;
  assign io_out_1_req_bits_wmask = io_in_req_bits_wmask;
  assign io_out_1_req_bits_cmd = io_in_req_bits_cmd;
endmodule

// VCS coverage exclude_file
module dataArray_256x32(
  input  [7:0]  R0_addr,
  input         R0_en,
                R0_clk,
  input  [7:0]  R1_addr,
  input         R1_en,
                R1_clk,
  input  [7:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [31:0] W0_data,
  input  [7:0]  W1_addr,
  input         W1_en,
                W1_clk,
  input  [31:0] W1_data,
  output [31:0] R0_data,
                R1_data
);

  reg [31:0] Memory[0:255];
  reg        _R0_en_d0;
  reg [7:0]  _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  reg        _R1_en_d0;
  reg [7:0]  _R1_addr_d0;
  always @(posedge R1_clk) begin
    _R1_en_d0 <= R1_en;
    _R1_addr_d0 <= R1_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en)
      Memory[W0_addr] <= W0_data;
    if (W1_en)
      Memory[W1_addr] <= W1_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 32'bx;
  assign R1_data = _R1_en_d0 ? Memory[_R1_addr_d0] : 32'bx;
endmodule

module Dcache_SimpleBus(
  input         clock,
                reset,
                from_lsu_req_valid,
  input  [31:0] from_lsu_req_bits_addr,
                from_lsu_req_bits_wdata,
                from_lsu_req_bits_wmask,
  input  [3:0]  from_lsu_req_bits_cmd,
  input         to_sram_ar_ready,
                to_sram_r_valid,
  input  [31:0] to_sram_r_bits_data,
  input         to_sram_r_bits_last,
                to_sram_aw_ready,
                to_sram_w_ready,
  output        from_lsu_req_ready,
                from_lsu_resp_valid,
  output [31:0] from_lsu_resp_bits_rdata,
  output        to_sram_ar_valid,
  output [31:0] to_sram_ar_bits_addr,
  output [7:0]  to_sram_ar_bits_len,
  output        to_sram_aw_valid,
  output [31:0] to_sram_aw_bits_addr,
  output [7:0]  to_sram_aw_bits_len,
  output        to_sram_w_valid,
  output [31:0] to_sram_w_bits_data
);

  wire              _to_sram_r_ready_T_1;
  wire [31:0]       _dataArray_ext_R1_data;
  reg               replace_set;
  reg               random_num;
  reg  [22:0]       tagArray_0_0;
  reg  [22:0]       tagArray_0_1;
  reg  [22:0]       tagArray_0_2;
  reg  [22:0]       tagArray_0_3;
  reg  [22:0]       tagArray_0_4;
  reg  [22:0]       tagArray_0_5;
  reg  [22:0]       tagArray_0_6;
  reg  [22:0]       tagArray_0_7;
  reg  [22:0]       tagArray_0_8;
  reg  [22:0]       tagArray_0_9;
  reg  [22:0]       tagArray_0_10;
  reg  [22:0]       tagArray_0_11;
  reg  [22:0]       tagArray_0_12;
  reg  [22:0]       tagArray_0_13;
  reg  [22:0]       tagArray_0_14;
  reg  [22:0]       tagArray_0_15;
  reg  [22:0]       tagArray_1_0;
  reg  [22:0]       tagArray_1_1;
  reg  [22:0]       tagArray_1_2;
  reg  [22:0]       tagArray_1_3;
  reg  [22:0]       tagArray_1_4;
  reg  [22:0]       tagArray_1_5;
  reg  [22:0]       tagArray_1_6;
  reg  [22:0]       tagArray_1_7;
  reg  [22:0]       tagArray_1_8;
  reg  [22:0]       tagArray_1_9;
  reg  [22:0]       tagArray_1_10;
  reg  [22:0]       tagArray_1_11;
  reg  [22:0]       tagArray_1_12;
  reg  [22:0]       tagArray_1_13;
  reg  [22:0]       tagArray_1_14;
  reg  [22:0]       tagArray_1_15;
  reg               validArray_0_0;
  reg               validArray_0_1;
  reg               validArray_0_2;
  reg               validArray_0_3;
  reg               validArray_0_4;
  reg               validArray_0_5;
  reg               validArray_0_6;
  reg               validArray_0_7;
  reg               validArray_0_8;
  reg               validArray_0_9;
  reg               validArray_0_10;
  reg               validArray_0_11;
  reg               validArray_0_12;
  reg               validArray_0_13;
  reg               validArray_0_14;
  reg               validArray_0_15;
  reg               validArray_1_0;
  reg               validArray_1_1;
  reg               validArray_1_2;
  reg               validArray_1_3;
  reg               validArray_1_4;
  reg               validArray_1_5;
  reg               validArray_1_6;
  reg               validArray_1_7;
  reg               validArray_1_8;
  reg               validArray_1_9;
  reg               validArray_1_10;
  reg               validArray_1_11;
  reg               validArray_1_12;
  reg               validArray_1_13;
  reg               validArray_1_14;
  reg               validArray_1_15;
  reg               dirtyArray_0_0;
  reg               dirtyArray_0_1;
  reg               dirtyArray_0_2;
  reg               dirtyArray_0_3;
  reg               dirtyArray_0_4;
  reg               dirtyArray_0_5;
  reg               dirtyArray_0_6;
  reg               dirtyArray_0_7;
  reg               dirtyArray_0_8;
  reg               dirtyArray_0_9;
  reg               dirtyArray_0_10;
  reg               dirtyArray_0_11;
  reg               dirtyArray_0_12;
  reg               dirtyArray_0_13;
  reg               dirtyArray_0_14;
  reg               dirtyArray_0_15;
  reg               dirtyArray_1_0;
  reg               dirtyArray_1_1;
  reg               dirtyArray_1_2;
  reg               dirtyArray_1_3;
  reg               dirtyArray_1_4;
  reg               dirtyArray_1_5;
  reg               dirtyArray_1_6;
  reg               dirtyArray_1_7;
  reg               dirtyArray_1_8;
  reg               dirtyArray_1_9;
  reg               dirtyArray_1_10;
  reg               dirtyArray_1_11;
  reg               dirtyArray_1_12;
  reg               dirtyArray_1_13;
  reg               dirtyArray_1_14;
  reg               dirtyArray_1_15;
  wire [15:0][22:0] _GEN =
    {{tagArray_0_15},
     {tagArray_0_14},
     {tagArray_0_13},
     {tagArray_0_12},
     {tagArray_0_11},
     {tagArray_0_10},
     {tagArray_0_9},
     {tagArray_0_8},
     {tagArray_0_7},
     {tagArray_0_6},
     {tagArray_0_5},
     {tagArray_0_4},
     {tagArray_0_3},
     {tagArray_0_2},
     {tagArray_0_1},
     {tagArray_0_0}};
  wire [15:0]       _GEN_0 =
    {{validArray_0_15},
     {validArray_0_14},
     {validArray_0_13},
     {validArray_0_12},
     {validArray_0_11},
     {validArray_0_10},
     {validArray_0_9},
     {validArray_0_8},
     {validArray_0_7},
     {validArray_0_6},
     {validArray_0_5},
     {validArray_0_4},
     {validArray_0_3},
     {validArray_0_2},
     {validArray_0_1},
     {validArray_0_0}};
  wire [15:0][22:0] _GEN_1 =
    {{tagArray_1_15},
     {tagArray_1_14},
     {tagArray_1_13},
     {tagArray_1_12},
     {tagArray_1_11},
     {tagArray_1_10},
     {tagArray_1_9},
     {tagArray_1_8},
     {tagArray_1_7},
     {tagArray_1_6},
     {tagArray_1_5},
     {tagArray_1_4},
     {tagArray_1_3},
     {tagArray_1_2},
     {tagArray_1_1},
     {tagArray_1_0}};
  wire [22:0]       _GEN_2 = _GEN_1[from_lsu_req_bits_addr[8:5]];
  wire [15:0]       _GEN_3 =
    {{validArray_1_15},
     {validArray_1_14},
     {validArray_1_13},
     {validArray_1_12},
     {validArray_1_11},
     {validArray_1_10},
     {validArray_1_9},
     {validArray_1_8},
     {validArray_1_7},
     {validArray_1_6},
     {validArray_1_5},
     {validArray_1_4},
     {validArray_1_3},
     {validArray_1_2},
     {validArray_1_1},
     {validArray_1_0}};
  wire              hit =
    from_lsu_req_bits_addr[31:9] == _GEN[from_lsu_req_bits_addr[8:5]]
    & _GEN_0[from_lsu_req_bits_addr[8:5]] | from_lsu_req_bits_addr[31:9] == _GEN_2
    & _GEN_3[from_lsu_req_bits_addr[8:5]];
  wire              SetId = _GEN_2 == from_lsu_req_bits_addr[31:9];
  wire [7:0]        hitCacheAddr = {SetId, from_lsu_req_bits_addr[8:2]};
  reg  [2:0]        off;
  reg  [3:0]        state_dcache;
  wire              _from_lsu_req_ready_output = state_dcache == 4'h0;
  wire              _GEN_4 = state_dcache == 4'h2;
  wire              _GEN_5 =
    state_dcache == 4'h8 & _to_sram_r_ready_T_1 & to_sram_r_valid;
  wire [7:0]        replaceCacheAddr = {replace_set, from_lsu_req_bits_addr[8:5], off};
  wire [94:0]       _indata_T_1 =
    {63'h0, from_lsu_req_bits_wdata} << {90'h0, from_lsu_req_bits_addr[1:0], 3'h0};
  wire              _to_sram_ar_valid_output = state_dcache == 4'h7;
  assign _to_sram_r_ready_T_1 = state_dcache == 4'h8;
  wire              _to_sram_aw_valid_output = state_dcache == 4'h4;
  wire [15:0][22:0] _GEN_6 = replace_set ? _GEN_1 : _GEN;
  wire              _to_sram_w_valid_output = state_dcache == 4'h5;
  wire              _GEN_7 = _from_lsu_req_ready_output & from_lsu_req_valid;
  wire              _GEN_8 = from_lsu_req_bits_addr[8:5] == 4'h0;
  wire              _GEN_9 = _GEN_5 & to_sram_r_bits_last & ~replace_set & _GEN_8;
  wire              _GEN_10 = from_lsu_req_bits_addr[8:5] == 4'h1;
  wire              _GEN_11 = _GEN_5 & to_sram_r_bits_last & ~replace_set & _GEN_10;
  wire              _GEN_12 = from_lsu_req_bits_addr[8:5] == 4'h2;
  wire              _GEN_13 = _GEN_5 & to_sram_r_bits_last & ~replace_set & _GEN_12;
  wire              _GEN_14 = from_lsu_req_bits_addr[8:5] == 4'h3;
  wire              _GEN_15 = _GEN_5 & to_sram_r_bits_last & ~replace_set & _GEN_14;
  wire              _GEN_16 = from_lsu_req_bits_addr[8:5] == 4'h4;
  wire              _GEN_17 = _GEN_5 & to_sram_r_bits_last & ~replace_set & _GEN_16;
  wire              _GEN_18 = from_lsu_req_bits_addr[8:5] == 4'h5;
  wire              _GEN_19 = _GEN_5 & to_sram_r_bits_last & ~replace_set & _GEN_18;
  wire              _GEN_20 = from_lsu_req_bits_addr[8:5] == 4'h6;
  wire              _GEN_21 = _GEN_5 & to_sram_r_bits_last & ~replace_set & _GEN_20;
  wire              _GEN_22 = from_lsu_req_bits_addr[8:5] == 4'h7;
  wire              _GEN_23 = _GEN_5 & to_sram_r_bits_last & ~replace_set & _GEN_22;
  wire              _GEN_24 = from_lsu_req_bits_addr[8:5] == 4'h8;
  wire              _GEN_25 = _GEN_5 & to_sram_r_bits_last & ~replace_set & _GEN_24;
  wire              _GEN_26 = from_lsu_req_bits_addr[8:5] == 4'h9;
  wire              _GEN_27 = _GEN_5 & to_sram_r_bits_last & ~replace_set & _GEN_26;
  wire              _GEN_28 = from_lsu_req_bits_addr[8:5] == 4'hA;
  wire              _GEN_29 = _GEN_5 & to_sram_r_bits_last & ~replace_set & _GEN_28;
  wire              _GEN_30 = from_lsu_req_bits_addr[8:5] == 4'hB;
  wire              _GEN_31 = _GEN_5 & to_sram_r_bits_last & ~replace_set & _GEN_30;
  wire              _GEN_32 = from_lsu_req_bits_addr[8:5] == 4'hC;
  wire              _GEN_33 = _GEN_5 & to_sram_r_bits_last & ~replace_set & _GEN_32;
  wire              _GEN_34 = from_lsu_req_bits_addr[8:5] == 4'hD;
  wire              _GEN_35 = _GEN_5 & to_sram_r_bits_last & ~replace_set & _GEN_34;
  wire              _GEN_36 = from_lsu_req_bits_addr[8:5] == 4'hE;
  wire              _GEN_37 = _GEN_5 & to_sram_r_bits_last & ~replace_set & _GEN_36;
  wire              _GEN_38 =
    _GEN_5 & to_sram_r_bits_last & ~replace_set & (&(from_lsu_req_bits_addr[8:5]));
  wire              _GEN_39 = _GEN_5 & to_sram_r_bits_last & replace_set & _GEN_8;
  wire              _GEN_40 = _GEN_5 & to_sram_r_bits_last & replace_set & _GEN_10;
  wire              _GEN_41 = _GEN_5 & to_sram_r_bits_last & replace_set & _GEN_12;
  wire              _GEN_42 = _GEN_5 & to_sram_r_bits_last & replace_set & _GEN_14;
  wire              _GEN_43 = _GEN_5 & to_sram_r_bits_last & replace_set & _GEN_16;
  wire              _GEN_44 = _GEN_5 & to_sram_r_bits_last & replace_set & _GEN_18;
  wire              _GEN_45 = _GEN_5 & to_sram_r_bits_last & replace_set & _GEN_20;
  wire              _GEN_46 = _GEN_5 & to_sram_r_bits_last & replace_set & _GEN_22;
  wire              _GEN_47 = _GEN_5 & to_sram_r_bits_last & replace_set & _GEN_24;
  wire              _GEN_48 = _GEN_5 & to_sram_r_bits_last & replace_set & _GEN_26;
  wire              _GEN_49 = _GEN_5 & to_sram_r_bits_last & replace_set & _GEN_28;
  wire              _GEN_50 = _GEN_5 & to_sram_r_bits_last & replace_set & _GEN_30;
  wire              _GEN_51 = _GEN_5 & to_sram_r_bits_last & replace_set & _GEN_32;
  wire              _GEN_52 = _GEN_5 & to_sram_r_bits_last & replace_set & _GEN_34;
  wire              _GEN_53 = _GEN_5 & to_sram_r_bits_last & replace_set & _GEN_36;
  wire              _GEN_54 =
    _GEN_5 & to_sram_r_bits_last & replace_set & (&(from_lsu_req_bits_addr[8:5]));
  wire [15:0]       _GEN_55 =
    replace_set
      ? {{dirtyArray_1_15},
         {dirtyArray_1_14},
         {dirtyArray_1_13},
         {dirtyArray_1_12},
         {dirtyArray_1_11},
         {dirtyArray_1_10},
         {dirtyArray_1_9},
         {dirtyArray_1_8},
         {dirtyArray_1_7},
         {dirtyArray_1_6},
         {dirtyArray_1_5},
         {dirtyArray_1_4},
         {dirtyArray_1_3},
         {dirtyArray_1_2},
         {dirtyArray_1_1},
         {dirtyArray_1_0}}
      : {{dirtyArray_0_15},
         {dirtyArray_0_14},
         {dirtyArray_0_13},
         {dirtyArray_0_12},
         {dirtyArray_0_11},
         {dirtyArray_0_10},
         {dirtyArray_0_9},
         {dirtyArray_0_8},
         {dirtyArray_0_7},
         {dirtyArray_0_6},
         {dirtyArray_0_5},
         {dirtyArray_0_4},
         {dirtyArray_0_3},
         {dirtyArray_0_2},
         {dirtyArray_0_1},
         {dirtyArray_0_0}};
  wire [15:0][3:0]  _GEN_56 =
    {{state_dcache},
     {state_dcache},
     {state_dcache},
     {state_dcache},
     {state_dcache},
     {state_dcache},
     {from_lsu_req_bits_cmd == 4'h1 ? 4'h2 : 4'h1},
     {{3'h4, to_sram_r_bits_last}},
     {to_sram_ar_ready & _to_sram_ar_valid_output ? 4'h8 : 4'h7},
     {4'h7},
     {(&off) ? 4'h6 : 4'h5},
     {{3'h2, to_sram_aw_ready & _to_sram_aw_valid_output}},
     {_GEN_55[from_lsu_req_bits_addr[8:5]] ? 4'h4 : 4'h7},
     {4'h0},
     {4'h0},
     {_GEN_7 ? (hit ? (from_lsu_req_bits_cmd == 4'h1 ? 4'h2 : 4'h1) : 4'h3) : 4'h0}};
  always @(posedge clock) begin
    if (reset) begin
      replace_set <= 1'h0;
      random_num <= 1'h0;
      tagArray_0_0 <= 23'h0;
      tagArray_0_1 <= 23'h0;
      tagArray_0_2 <= 23'h0;
      tagArray_0_3 <= 23'h0;
      tagArray_0_4 <= 23'h0;
      tagArray_0_5 <= 23'h0;
      tagArray_0_6 <= 23'h0;
      tagArray_0_7 <= 23'h0;
      tagArray_0_8 <= 23'h0;
      tagArray_0_9 <= 23'h0;
      tagArray_0_10 <= 23'h0;
      tagArray_0_11 <= 23'h0;
      tagArray_0_12 <= 23'h0;
      tagArray_0_13 <= 23'h0;
      tagArray_0_14 <= 23'h0;
      tagArray_0_15 <= 23'h0;
      tagArray_1_0 <= 23'h0;
      tagArray_1_1 <= 23'h0;
      tagArray_1_2 <= 23'h0;
      tagArray_1_3 <= 23'h0;
      tagArray_1_4 <= 23'h0;
      tagArray_1_5 <= 23'h0;
      tagArray_1_6 <= 23'h0;
      tagArray_1_7 <= 23'h0;
      tagArray_1_8 <= 23'h0;
      tagArray_1_9 <= 23'h0;
      tagArray_1_10 <= 23'h0;
      tagArray_1_11 <= 23'h0;
      tagArray_1_12 <= 23'h0;
      tagArray_1_13 <= 23'h0;
      tagArray_1_14 <= 23'h0;
      tagArray_1_15 <= 23'h0;
      validArray_0_0 <= 1'h0;
      validArray_0_1 <= 1'h0;
      validArray_0_2 <= 1'h0;
      validArray_0_3 <= 1'h0;
      validArray_0_4 <= 1'h0;
      validArray_0_5 <= 1'h0;
      validArray_0_6 <= 1'h0;
      validArray_0_7 <= 1'h0;
      validArray_0_8 <= 1'h0;
      validArray_0_9 <= 1'h0;
      validArray_0_10 <= 1'h0;
      validArray_0_11 <= 1'h0;
      validArray_0_12 <= 1'h0;
      validArray_0_13 <= 1'h0;
      validArray_0_14 <= 1'h0;
      validArray_0_15 <= 1'h0;
      validArray_1_0 <= 1'h0;
      validArray_1_1 <= 1'h0;
      validArray_1_2 <= 1'h0;
      validArray_1_3 <= 1'h0;
      validArray_1_4 <= 1'h0;
      validArray_1_5 <= 1'h0;
      validArray_1_6 <= 1'h0;
      validArray_1_7 <= 1'h0;
      validArray_1_8 <= 1'h0;
      validArray_1_9 <= 1'h0;
      validArray_1_10 <= 1'h0;
      validArray_1_11 <= 1'h0;
      validArray_1_12 <= 1'h0;
      validArray_1_13 <= 1'h0;
      validArray_1_14 <= 1'h0;
      validArray_1_15 <= 1'h0;
      dirtyArray_0_0 <= 1'h0;
      dirtyArray_0_1 <= 1'h0;
      dirtyArray_0_2 <= 1'h0;
      dirtyArray_0_3 <= 1'h0;
      dirtyArray_0_4 <= 1'h0;
      dirtyArray_0_5 <= 1'h0;
      dirtyArray_0_6 <= 1'h0;
      dirtyArray_0_7 <= 1'h0;
      dirtyArray_0_8 <= 1'h0;
      dirtyArray_0_9 <= 1'h0;
      dirtyArray_0_10 <= 1'h0;
      dirtyArray_0_11 <= 1'h0;
      dirtyArray_0_12 <= 1'h0;
      dirtyArray_0_13 <= 1'h0;
      dirtyArray_0_14 <= 1'h0;
      dirtyArray_0_15 <= 1'h0;
      dirtyArray_1_0 <= 1'h0;
      dirtyArray_1_1 <= 1'h0;
      dirtyArray_1_2 <= 1'h0;
      dirtyArray_1_3 <= 1'h0;
      dirtyArray_1_4 <= 1'h0;
      dirtyArray_1_5 <= 1'h0;
      dirtyArray_1_6 <= 1'h0;
      dirtyArray_1_7 <= 1'h0;
      dirtyArray_1_8 <= 1'h0;
      dirtyArray_1_9 <= 1'h0;
      dirtyArray_1_10 <= 1'h0;
      dirtyArray_1_11 <= 1'h0;
      dirtyArray_1_12 <= 1'h0;
      dirtyArray_1_13 <= 1'h0;
      dirtyArray_1_14 <= 1'h0;
      dirtyArray_1_15 <= 1'h0;
      off <= 3'h0;
      state_dcache <= 4'h0;
    end
    else begin
      if (~(_from_lsu_req_ready_output & _GEN_7) | hit) begin
      end
      else
        replace_set <= random_num;
      random_num <= random_num - 1'h1;
      if (_GEN_9)
        tagArray_0_0 <= from_lsu_req_bits_addr[31:9];
      if (_GEN_11)
        tagArray_0_1 <= from_lsu_req_bits_addr[31:9];
      if (_GEN_13)
        tagArray_0_2 <= from_lsu_req_bits_addr[31:9];
      if (_GEN_15)
        tagArray_0_3 <= from_lsu_req_bits_addr[31:9];
      if (_GEN_17)
        tagArray_0_4 <= from_lsu_req_bits_addr[31:9];
      if (_GEN_19)
        tagArray_0_5 <= from_lsu_req_bits_addr[31:9];
      if (_GEN_21)
        tagArray_0_6 <= from_lsu_req_bits_addr[31:9];
      if (_GEN_23)
        tagArray_0_7 <= from_lsu_req_bits_addr[31:9];
      if (_GEN_25)
        tagArray_0_8 <= from_lsu_req_bits_addr[31:9];
      if (_GEN_27)
        tagArray_0_9 <= from_lsu_req_bits_addr[31:9];
      if (_GEN_29)
        tagArray_0_10 <= from_lsu_req_bits_addr[31:9];
      if (_GEN_31)
        tagArray_0_11 <= from_lsu_req_bits_addr[31:9];
      if (_GEN_33)
        tagArray_0_12 <= from_lsu_req_bits_addr[31:9];
      if (_GEN_35)
        tagArray_0_13 <= from_lsu_req_bits_addr[31:9];
      if (_GEN_37)
        tagArray_0_14 <= from_lsu_req_bits_addr[31:9];
      if (_GEN_38)
        tagArray_0_15 <= from_lsu_req_bits_addr[31:9];
      if (_GEN_39)
        tagArray_1_0 <= from_lsu_req_bits_addr[31:9];
      if (_GEN_40)
        tagArray_1_1 <= from_lsu_req_bits_addr[31:9];
      if (_GEN_41)
        tagArray_1_2 <= from_lsu_req_bits_addr[31:9];
      if (_GEN_42)
        tagArray_1_3 <= from_lsu_req_bits_addr[31:9];
      if (_GEN_43)
        tagArray_1_4 <= from_lsu_req_bits_addr[31:9];
      if (_GEN_44)
        tagArray_1_5 <= from_lsu_req_bits_addr[31:9];
      if (_GEN_45)
        tagArray_1_6 <= from_lsu_req_bits_addr[31:9];
      if (_GEN_46)
        tagArray_1_7 <= from_lsu_req_bits_addr[31:9];
      if (_GEN_47)
        tagArray_1_8 <= from_lsu_req_bits_addr[31:9];
      if (_GEN_48)
        tagArray_1_9 <= from_lsu_req_bits_addr[31:9];
      if (_GEN_49)
        tagArray_1_10 <= from_lsu_req_bits_addr[31:9];
      if (_GEN_50)
        tagArray_1_11 <= from_lsu_req_bits_addr[31:9];
      if (_GEN_51)
        tagArray_1_12 <= from_lsu_req_bits_addr[31:9];
      if (_GEN_52)
        tagArray_1_13 <= from_lsu_req_bits_addr[31:9];
      if (_GEN_53)
        tagArray_1_14 <= from_lsu_req_bits_addr[31:9];
      if (_GEN_54)
        tagArray_1_15 <= from_lsu_req_bits_addr[31:9];
      validArray_0_0 <= _GEN_9 | validArray_0_0;
      validArray_0_1 <= _GEN_11 | validArray_0_1;
      validArray_0_2 <= _GEN_13 | validArray_0_2;
      validArray_0_3 <= _GEN_15 | validArray_0_3;
      validArray_0_4 <= _GEN_17 | validArray_0_4;
      validArray_0_5 <= _GEN_19 | validArray_0_5;
      validArray_0_6 <= _GEN_21 | validArray_0_6;
      validArray_0_7 <= _GEN_23 | validArray_0_7;
      validArray_0_8 <= _GEN_25 | validArray_0_8;
      validArray_0_9 <= _GEN_27 | validArray_0_9;
      validArray_0_10 <= _GEN_29 | validArray_0_10;
      validArray_0_11 <= _GEN_31 | validArray_0_11;
      validArray_0_12 <= _GEN_33 | validArray_0_12;
      validArray_0_13 <= _GEN_35 | validArray_0_13;
      validArray_0_14 <= _GEN_37 | validArray_0_14;
      validArray_0_15 <= _GEN_38 | validArray_0_15;
      validArray_1_0 <= _GEN_39 | validArray_1_0;
      validArray_1_1 <= _GEN_40 | validArray_1_1;
      validArray_1_2 <= _GEN_41 | validArray_1_2;
      validArray_1_3 <= _GEN_42 | validArray_1_3;
      validArray_1_4 <= _GEN_43 | validArray_1_4;
      validArray_1_5 <= _GEN_44 | validArray_1_5;
      validArray_1_6 <= _GEN_45 | validArray_1_6;
      validArray_1_7 <= _GEN_46 | validArray_1_7;
      validArray_1_8 <= _GEN_47 | validArray_1_8;
      validArray_1_9 <= _GEN_48 | validArray_1_9;
      validArray_1_10 <= _GEN_49 | validArray_1_10;
      validArray_1_11 <= _GEN_50 | validArray_1_11;
      validArray_1_12 <= _GEN_51 | validArray_1_12;
      validArray_1_13 <= _GEN_52 | validArray_1_13;
      validArray_1_14 <= _GEN_53 | validArray_1_14;
      validArray_1_15 <= _GEN_54 | validArray_1_15;
      dirtyArray_0_0 <= _GEN_4 & ~SetId & _GEN_8 | dirtyArray_0_0;
      dirtyArray_0_1 <= _GEN_4 & ~SetId & _GEN_10 | dirtyArray_0_1;
      dirtyArray_0_2 <= _GEN_4 & ~SetId & _GEN_12 | dirtyArray_0_2;
      dirtyArray_0_3 <= _GEN_4 & ~SetId & _GEN_14 | dirtyArray_0_3;
      dirtyArray_0_4 <= _GEN_4 & ~SetId & _GEN_16 | dirtyArray_0_4;
      dirtyArray_0_5 <= _GEN_4 & ~SetId & _GEN_18 | dirtyArray_0_5;
      dirtyArray_0_6 <= _GEN_4 & ~SetId & _GEN_20 | dirtyArray_0_6;
      dirtyArray_0_7 <= _GEN_4 & ~SetId & _GEN_22 | dirtyArray_0_7;
      dirtyArray_0_8 <= _GEN_4 & ~SetId & _GEN_24 | dirtyArray_0_8;
      dirtyArray_0_9 <= _GEN_4 & ~SetId & _GEN_26 | dirtyArray_0_9;
      dirtyArray_0_10 <= _GEN_4 & ~SetId & _GEN_28 | dirtyArray_0_10;
      dirtyArray_0_11 <= _GEN_4 & ~SetId & _GEN_30 | dirtyArray_0_11;
      dirtyArray_0_12 <= _GEN_4 & ~SetId & _GEN_32 | dirtyArray_0_12;
      dirtyArray_0_13 <= _GEN_4 & ~SetId & _GEN_34 | dirtyArray_0_13;
      dirtyArray_0_14 <= _GEN_4 & ~SetId & _GEN_36 | dirtyArray_0_14;
      dirtyArray_0_15 <=
        _GEN_4 & ~SetId & (&(from_lsu_req_bits_addr[8:5])) | dirtyArray_0_15;
      dirtyArray_1_0 <= _GEN_4 & SetId & _GEN_8 | dirtyArray_1_0;
      dirtyArray_1_1 <= _GEN_4 & SetId & _GEN_10 | dirtyArray_1_1;
      dirtyArray_1_2 <= _GEN_4 & SetId & _GEN_12 | dirtyArray_1_2;
      dirtyArray_1_3 <= _GEN_4 & SetId & _GEN_14 | dirtyArray_1_3;
      dirtyArray_1_4 <= _GEN_4 & SetId & _GEN_16 | dirtyArray_1_4;
      dirtyArray_1_5 <= _GEN_4 & SetId & _GEN_18 | dirtyArray_1_5;
      dirtyArray_1_6 <= _GEN_4 & SetId & _GEN_20 | dirtyArray_1_6;
      dirtyArray_1_7 <= _GEN_4 & SetId & _GEN_22 | dirtyArray_1_7;
      dirtyArray_1_8 <= _GEN_4 & SetId & _GEN_24 | dirtyArray_1_8;
      dirtyArray_1_9 <= _GEN_4 & SetId & _GEN_26 | dirtyArray_1_9;
      dirtyArray_1_10 <= _GEN_4 & SetId & _GEN_28 | dirtyArray_1_10;
      dirtyArray_1_11 <= _GEN_4 & SetId & _GEN_30 | dirtyArray_1_11;
      dirtyArray_1_12 <= _GEN_4 & SetId & _GEN_32 | dirtyArray_1_12;
      dirtyArray_1_13 <= _GEN_4 & SetId & _GEN_34 | dirtyArray_1_13;
      dirtyArray_1_14 <= _GEN_4 & SetId & _GEN_36 | dirtyArray_1_14;
      dirtyArray_1_15 <=
        _GEN_4 & SetId & (&(from_lsu_req_bits_addr[8:5])) | dirtyArray_1_15;
      if (~(_from_lsu_req_ready_output | state_dcache == 4'h1 | _GEN_4
            | state_dcache == 4'h3)) begin
        if (state_dcache == 4'h4)
          off <= 3'h0;
        else if (state_dcache == 4'h5) begin
          if (to_sram_w_ready & _to_sram_w_valid_output)
            off <= off + 3'h1;
        end
        else if (state_dcache != 4'h6) begin
          if (state_dcache == 4'h7)
            off <= 3'h0;
          else if (_GEN_5)
            off <= off + 3'h1;
        end
      end
      state_dcache <= _GEN_56[state_dcache];
    end
  end // always @(posedge)
  dataArray_256x32 dataArray_ext (
    .R0_addr (replaceCacheAddr),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R1_addr (hitCacheAddr),
    .R1_en   (1'h1),
    .R1_clk  (clock),
    .W0_addr (hitCacheAddr),
    .W0_en   (_GEN_4),
    .W0_clk  (clock),
    .W0_data
      (_indata_T_1[31:0] & from_lsu_req_bits_wmask | _dataArray_ext_R1_data
       & ~from_lsu_req_bits_wmask),
    .W1_addr (replaceCacheAddr),
    .W1_en   (_GEN_5),
    .W1_clk  (clock),
    .W1_data (to_sram_r_bits_data),
    .R0_data (to_sram_w_bits_data),
    .R1_data (_dataArray_ext_R1_data)
  );
  assign from_lsu_req_ready = _from_lsu_req_ready_output;
  assign from_lsu_resp_valid = state_dcache == 4'h2 | state_dcache == 4'h1;
  assign from_lsu_resp_bits_rdata = hit ? _dataArray_ext_R1_data : 32'h0;
  assign to_sram_ar_valid = _to_sram_ar_valid_output;
  assign to_sram_ar_bits_addr =
    _to_sram_ar_valid_output ? {from_lsu_req_bits_addr[31:5], 5'h0} : 32'h0;
  assign to_sram_ar_bits_len = {5'h0, {3{_to_sram_ar_valid_output}}};
  assign to_sram_aw_valid = _to_sram_aw_valid_output;
  assign to_sram_aw_bits_addr =
    {_GEN_6[from_lsu_req_bits_addr[8:5]], from_lsu_req_bits_addr[8:5], 5'h0};
  assign to_sram_aw_bits_len = {5'h0, {3{_to_sram_aw_valid_output}}};
  assign to_sram_w_valid = _to_sram_w_valid_output;
endmodule

module MMIO(
  input         clock,
                from_lsu_req_valid,
  input  [31:0] from_lsu_req_bits_addr,
                from_lsu_req_bits_wdata,
                from_lsu_req_bits_wmask,
  input  [3:0]  from_lsu_req_bits_cmd,
  output [31:0] from_lsu_resp_bits_rdata
);

  RamBB RamBB_i1 (
    .clock   (clock),
    .addr    (from_lsu_req_bits_addr),
    .mem_wen (from_lsu_req_bits_cmd == 4'h1),
    .valid   (from_lsu_req_valid),
    .wdata   (from_lsu_req_bits_wdata),
    .wmask   (from_lsu_req_bits_wmask[3:0]),
    .rdata   (from_lsu_resp_bits_rdata)
  );
endmodule

module top(
  input         clock,
                reset,
  output [31:0] io_out_ifu_fetchPc,
                io_out_nextExecPC,
                io_out_ifu_inst,
                io_out_ifu_pc,
                io_out_idu_inst,
                io_out_idu_pc,
                io_out_isu_inst,
                io_out_isu_pc,
                io_out_exu_inst,
                io_out_exu_pc,
                io_out_wbu_inst,
                io_out_wbu_pc,
                io_out_difftest_mcause,
                io_out_difftest_mepc,
                io_out_difftest_mstatus,
                io_out_difftest_mtvec,
  output        io_out_wb
);

  wire [31:0] _mmio_from_lsu_resp_bits_rdata;
  wire        _dcache_from_lsu_req_ready;
  wire        _dcache_from_lsu_resp_valid;
  wire [31:0] _dcache_from_lsu_resp_bits_rdata;
  wire        _dcache_to_sram_ar_valid;
  wire [31:0] _dcache_to_sram_ar_bits_addr;
  wire [7:0]  _dcache_to_sram_ar_bits_len;
  wire        _dcache_to_sram_aw_valid;
  wire [31:0] _dcache_to_sram_aw_bits_addr;
  wire [7:0]  _dcache_to_sram_aw_bits_len;
  wire        _dcache_to_sram_w_valid;
  wire [31:0] _dcache_to_sram_w_bits_data;
  wire        _memXbar_io_in_resp_valid;
  wire [31:0] _memXbar_io_in_resp_bits_rdata;
  wire        _memXbar_io_out_0_req_valid;
  wire [31:0] _memXbar_io_out_0_req_bits_addr;
  wire [31:0] _memXbar_io_out_0_req_bits_wdata;
  wire [31:0] _memXbar_io_out_0_req_bits_wmask;
  wire [3:0]  _memXbar_io_out_0_req_bits_cmd;
  wire        _memXbar_io_out_1_req_valid;
  wire [31:0] _memXbar_io_out_1_req_bits_addr;
  wire [31:0] _memXbar_io_out_1_req_bits_wdata;
  wire [31:0] _memXbar_io_out_1_req_bits_wmask;
  wire [3:0]  _memXbar_io_out_1_req_bits_cmd;
  wire        _ram_i2_axi_ar_ready;
  wire        _ram_i2_axi_r_valid;
  wire [31:0] _ram_i2_axi_r_bits_data;
  wire        _ram_i2_axi_r_bits_last;
  wire        _ram_i2_axi_aw_ready;
  wire        _ram_i2_axi_w_ready;
  wire        _bridge_io_in_req_ready;
  wire        _bridge_io_in_resp_valid;
  wire [31:0] _bridge_io_in_resp_bits_rdata;
  wire        _bridge_io_out_ar_valid;
  wire [31:0] _bridge_io_out_ar_bits_addr;
  wire [31:0] _bridge_io_out_aw_bits_addr;
  wire        _icache_io_in_req_ready;
  wire        _icache_io_in_resp_valid;
  wire [31:0] _icache_io_in_resp_bits_rdata;
  wire        _icache_io_mem_req_valid;
  wire [31:0] _icache_io_mem_req_bits_addr;
  wire [31:0] _icache_io_stage2Addr;
  wire [31:0] _icache_s2_io_in_bits_addr__bore;
  wire        _icache_s2_io_in_valid__bore;
  wire        _ram_i_axi_ar_ready;
  wire        _ram_i_axi_r_valid;
  wire [31:0] _ram_i_axi_r_bits_data;
  wire        _IFU_i_to_IDU_valid;
  wire [31:0] _IFU_i_to_IDU_bits_inst;
  wire [31:0] _IFU_i_to_IDU_bits_pc;
  wire        _IFU_i_to_mem_req_valid;
  wire [31:0] _IFU_i_to_mem_req_bits_addr;
  wire        _IFU_i_to_mem_resp_ready;
  wire [31:0] _IFU_i_fetch_PC;
  wire        _WBU_i_to_ISU_valid;
  wire        _WBU_i_to_ISU_bits_reg_wen;
  wire [31:0] _WBU_i_to_ISU_bits_wdata;
  wire [4:0]  _WBU_i_to_ISU_bits_rd;
  wire [4:0]  _WBU_i_to_ISU_bits_hazard_rd;
  wire        _WBU_i_to_ISU_bits_hazard_have_wb;
  wire        _WBU_i_to_ISU_bits_hazard_isBR;
  wire        _WBU_i_to_IFU_bits_redirect_valid;
  wire [31:0] _WBU_i_to_IFU_bits_redirect_target;
  wire        _WBU_i_wb;
  wire        _EXU_i_from_ISU_ready;
  wire        _EXU_i_to_WBU_valid;
  wire [31:0] _EXU_i_to_WBU_bits_alu_result;
  wire [31:0] _EXU_i_to_WBU_bits_mdu_result;
  wire [31:0] _EXU_i_to_WBU_bits_lsu_rdata;
  wire [31:0] _EXU_i_to_WBU_bits_csr_rdata;
  wire [31:0] _EXU_i_to_WBU_bits_pc;
  wire        _EXU_i_to_WBU_bits_reg_wen;
  wire [4:0]  _EXU_i_to_WBU_bits_rd;
  wire [2:0]  _EXU_i_to_WBU_bits_fu_op;
  wire        _EXU_i_to_WBU_bits_redirect_valid;
  wire [31:0] _EXU_i_to_WBU_bits_redirect_target;
  wire [31:0] _EXU_i_to_WBU_bits_inst;
  wire        _EXU_i_lsu_to_mem_req_valid;
  wire [31:0] _EXU_i_lsu_to_mem_req_bits_addr;
  wire [31:0] _EXU_i_lsu_to_mem_req_bits_wdata;
  wire [31:0] _EXU_i_lsu_to_mem_req_bits_wmask;
  wire [3:0]  _EXU_i_lsu_to_mem_req_bits_cmd;
  wire [4:0]  _EXU_i_to_ISU_hazard_rd;
  wire        _EXU_i_to_ISU_hazard_have_wb;
  wire        _EXU_i_to_ISU_hazard_isBR;
  wire        _ISU_i_from_IDU_ready;
  wire        _ISU_i_to_EXU_valid;
  wire [31:0] _ISU_i_to_EXU_bits_imm;
  wire [31:0] _ISU_i_to_EXU_bits_pc;
  wire [31:0] _ISU_i_to_EXU_bits_rdata1;
  wire [31:0] _ISU_i_to_EXU_bits_rdata2;
  wire [4:0]  _ISU_i_to_EXU_bits_rd;
  wire        _ISU_i_to_EXU_bits_ctrl_sig_reg_wen;
  wire [2:0]  _ISU_i_to_EXU_bits_ctrl_sig_fu_op;
  wire        _ISU_i_to_EXU_bits_ctrl_sig_mem_wen;
  wire        _ISU_i_to_EXU_bits_ctrl_sig_is_ebreak;
  wire        _ISU_i_to_EXU_bits_ctrl_sig_not_impl;
  wire [1:0]  _ISU_i_to_EXU_bits_ctrl_sig_src1_op;
  wire [1:0]  _ISU_i_to_EXU_bits_ctrl_sig_src2_op;
  wire [3:0]  _ISU_i_to_EXU_bits_ctrl_sig_alu_op;
  wire [3:0]  _ISU_i_to_EXU_bits_ctrl_sig_lsu_op;
  wire [3:0]  _ISU_i_to_EXU_bits_ctrl_sig_bru_op;
  wire [2:0]  _ISU_i_to_EXU_bits_ctrl_sig_csr_op;
  wire [3:0]  _ISU_i_to_EXU_bits_ctrl_sig_mdu_op;
  wire [31:0] _ISU_i_to_EXU_bits_inst;
  wire        _IDU_i_from_IFU_ready;
  wire        _IDU_i_to_ISU_valid;
  wire [31:0] _IDU_i_to_ISU_bits_imm;
  wire [31:0] _IDU_i_to_ISU_bits_pc;
  wire [4:0]  _IDU_i_to_ISU_bits_rs1;
  wire [4:0]  _IDU_i_to_ISU_bits_rs2;
  wire [4:0]  _IDU_i_to_ISU_bits_rd;
  wire        _IDU_i_to_ISU_bits_ctrl_sig_reg_wen;
  wire [2:0]  _IDU_i_to_ISU_bits_ctrl_sig_fu_op;
  wire        _IDU_i_to_ISU_bits_ctrl_sig_mem_wen;
  wire        _IDU_i_to_ISU_bits_ctrl_sig_is_ebreak;
  wire        _IDU_i_to_ISU_bits_ctrl_sig_not_impl;
  wire [1:0]  _IDU_i_to_ISU_bits_ctrl_sig_src1_op;
  wire [1:0]  _IDU_i_to_ISU_bits_ctrl_sig_src2_op;
  wire [3:0]  _IDU_i_to_ISU_bits_ctrl_sig_alu_op;
  wire [3:0]  _IDU_i_to_ISU_bits_ctrl_sig_lsu_op;
  wire [3:0]  _IDU_i_to_ISU_bits_ctrl_sig_bru_op;
  wire [2:0]  _IDU_i_to_ISU_bits_ctrl_sig_csr_op;
  wire [3:0]  _IDU_i_to_ISU_bits_ctrl_sig_mdu_op;
  wire [31:0] _IDU_i_to_ISU_bits_inst;
  reg         valid;
  reg  [31:0] IDU_i_from_IFU_bits_r_inst;
  reg  [31:0] IDU_i_from_IFU_bits_r_pc;
  reg         valid_1;
  reg  [31:0] ISU_i_from_IDU_bits_r_imm;
  reg  [31:0] ISU_i_from_IDU_bits_r_pc;
  reg  [4:0]  ISU_i_from_IDU_bits_r_rs1;
  reg  [4:0]  ISU_i_from_IDU_bits_r_rs2;
  reg  [4:0]  ISU_i_from_IDU_bits_r_rd;
  reg         ISU_i_from_IDU_bits_r_ctrl_sig_reg_wen;
  reg  [2:0]  ISU_i_from_IDU_bits_r_ctrl_sig_fu_op;
  reg         ISU_i_from_IDU_bits_r_ctrl_sig_mem_wen;
  reg         ISU_i_from_IDU_bits_r_ctrl_sig_is_ebreak;
  reg         ISU_i_from_IDU_bits_r_ctrl_sig_not_impl;
  reg  [1:0]  ISU_i_from_IDU_bits_r_ctrl_sig_src1_op;
  reg  [1:0]  ISU_i_from_IDU_bits_r_ctrl_sig_src2_op;
  reg  [3:0]  ISU_i_from_IDU_bits_r_ctrl_sig_alu_op;
  reg  [3:0]  ISU_i_from_IDU_bits_r_ctrl_sig_lsu_op;
  reg  [3:0]  ISU_i_from_IDU_bits_r_ctrl_sig_bru_op;
  reg  [2:0]  ISU_i_from_IDU_bits_r_ctrl_sig_csr_op;
  reg  [3:0]  ISU_i_from_IDU_bits_r_ctrl_sig_mdu_op;
  reg  [31:0] ISU_i_from_IDU_bits_r_inst;
  reg         valid_2;
  reg  [31:0] EXU_i_from_ISU_bits_r_imm;
  reg  [31:0] EXU_i_from_ISU_bits_r_pc;
  reg  [31:0] EXU_i_from_ISU_bits_r_rdata1;
  reg  [31:0] EXU_i_from_ISU_bits_r_rdata2;
  reg  [4:0]  EXU_i_from_ISU_bits_r_rd;
  reg         EXU_i_from_ISU_bits_r_ctrl_sig_reg_wen;
  reg  [2:0]  EXU_i_from_ISU_bits_r_ctrl_sig_fu_op;
  reg         EXU_i_from_ISU_bits_r_ctrl_sig_mem_wen;
  reg         EXU_i_from_ISU_bits_r_ctrl_sig_is_ebreak;
  reg         EXU_i_from_ISU_bits_r_ctrl_sig_not_impl;
  reg  [1:0]  EXU_i_from_ISU_bits_r_ctrl_sig_src1_op;
  reg  [1:0]  EXU_i_from_ISU_bits_r_ctrl_sig_src2_op;
  reg  [3:0]  EXU_i_from_ISU_bits_r_ctrl_sig_alu_op;
  reg  [3:0]  EXU_i_from_ISU_bits_r_ctrl_sig_lsu_op;
  reg  [3:0]  EXU_i_from_ISU_bits_r_ctrl_sig_bru_op;
  reg  [2:0]  EXU_i_from_ISU_bits_r_ctrl_sig_csr_op;
  reg  [3:0]  EXU_i_from_ISU_bits_r_ctrl_sig_mdu_op;
  reg  [31:0] EXU_i_from_ISU_bits_r_inst;
  reg         valid_3;
  reg  [31:0] WBU_i_from_EXU_bits_r_alu_result;
  reg  [31:0] WBU_i_from_EXU_bits_r_mdu_result;
  reg  [31:0] WBU_i_from_EXU_bits_r_lsu_rdata;
  reg  [31:0] WBU_i_from_EXU_bits_r_csr_rdata;
  reg  [31:0] WBU_i_from_EXU_bits_r_pc;
  reg         WBU_i_from_EXU_bits_r_reg_wen;
  reg  [4:0]  WBU_i_from_EXU_bits_r_rd;
  reg  [2:0]  WBU_i_from_EXU_bits_r_fu_op;
  reg         WBU_i_from_EXU_bits_r_redirect_valid;
  reg  [31:0] WBU_i_from_EXU_bits_r_redirect_target;
  reg  [31:0] WBU_i_from_EXU_bits_r_inst;
  wire        _GEN = _ISU_i_from_IDU_ready & _IDU_i_to_ISU_valid;
  wire        _GEN_0 =
    _WBU_i_to_IFU_bits_redirect_valid & _IDU_i_from_IFU_ready & _IFU_i_to_IDU_valid;
  wire        _IDU_i_from_IFU_bits_T_1 = _IFU_i_to_IDU_valid & _IDU_i_from_IFU_ready;
  wire        _GEN_1 = _EXU_i_from_ISU_ready & _ISU_i_to_EXU_valid;
  wire        _GEN_2 = _WBU_i_to_IFU_bits_redirect_valid & _GEN;
  wire        _ISU_i_from_IDU_bits_T_1 = _IDU_i_to_ISU_valid & _ISU_i_from_IDU_ready;
  wire        _GEN_3 = _WBU_i_to_IFU_bits_redirect_valid & _GEN_1;
  wire        _EXU_i_from_ISU_bits_T_1 = _ISU_i_to_EXU_valid & _EXU_i_from_ISU_ready;
  wire        _GEN_4 = _WBU_i_to_IFU_bits_redirect_valid & _EXU_i_to_WBU_valid;
  always @(posedge clock) begin
    if (reset) begin
      valid <= 1'h0;
      valid_1 <= 1'h0;
      valid_2 <= 1'h0;
      valid_3 <= 1'h0;
    end
    else begin
      valid <= ~_GEN_0 & (_IDU_i_from_IFU_bits_T_1 | ~_GEN & valid);
      valid_1 <= ~_GEN_2 & (_ISU_i_from_IDU_bits_T_1 | ~_GEN_1 & valid_1);
      valid_2 <= ~_GEN_3 & (_EXU_i_from_ISU_bits_T_1 | ~_EXU_i_to_WBU_valid & valid_2);
      valid_3 <= ~_GEN_4 & (_EXU_i_to_WBU_valid | ~_WBU_i_wb & valid_3);
    end
    if (_IDU_i_from_IFU_bits_T_1) begin
      if (_GEN_0) begin
        IDU_i_from_IFU_bits_r_inst <= 32'h0;
        IDU_i_from_IFU_bits_r_pc <= 32'h0;
      end
      else begin
        IDU_i_from_IFU_bits_r_inst <= _IFU_i_to_IDU_bits_inst;
        IDU_i_from_IFU_bits_r_pc <= _IFU_i_to_IDU_bits_pc;
      end
    end
    if (_ISU_i_from_IDU_bits_T_1) begin
      if (_GEN_2) begin
        ISU_i_from_IDU_bits_r_imm <= 32'h0;
        ISU_i_from_IDU_bits_r_pc <= 32'h0;
        ISU_i_from_IDU_bits_r_rs1 <= 5'h0;
        ISU_i_from_IDU_bits_r_rs2 <= 5'h0;
        ISU_i_from_IDU_bits_r_rd <= 5'h0;
        ISU_i_from_IDU_bits_r_ctrl_sig_fu_op <= 3'h0;
        ISU_i_from_IDU_bits_r_ctrl_sig_src1_op <= 2'h0;
        ISU_i_from_IDU_bits_r_ctrl_sig_src2_op <= 2'h0;
        ISU_i_from_IDU_bits_r_ctrl_sig_alu_op <= 4'h0;
        ISU_i_from_IDU_bits_r_ctrl_sig_lsu_op <= 4'h0;
        ISU_i_from_IDU_bits_r_ctrl_sig_bru_op <= 4'h0;
        ISU_i_from_IDU_bits_r_ctrl_sig_csr_op <= 3'h0;
        ISU_i_from_IDU_bits_r_ctrl_sig_mdu_op <= 4'h0;
        ISU_i_from_IDU_bits_r_inst <= 32'h0;
      end
      else begin
        ISU_i_from_IDU_bits_r_imm <= _IDU_i_to_ISU_bits_imm;
        ISU_i_from_IDU_bits_r_pc <= _IDU_i_to_ISU_bits_pc;
        ISU_i_from_IDU_bits_r_rs1 <= _IDU_i_to_ISU_bits_rs1;
        ISU_i_from_IDU_bits_r_rs2 <= _IDU_i_to_ISU_bits_rs2;
        ISU_i_from_IDU_bits_r_rd <= _IDU_i_to_ISU_bits_rd;
        ISU_i_from_IDU_bits_r_ctrl_sig_fu_op <= _IDU_i_to_ISU_bits_ctrl_sig_fu_op;
        ISU_i_from_IDU_bits_r_ctrl_sig_src1_op <= _IDU_i_to_ISU_bits_ctrl_sig_src1_op;
        ISU_i_from_IDU_bits_r_ctrl_sig_src2_op <= _IDU_i_to_ISU_bits_ctrl_sig_src2_op;
        ISU_i_from_IDU_bits_r_ctrl_sig_alu_op <= _IDU_i_to_ISU_bits_ctrl_sig_alu_op;
        ISU_i_from_IDU_bits_r_ctrl_sig_lsu_op <= _IDU_i_to_ISU_bits_ctrl_sig_lsu_op;
        ISU_i_from_IDU_bits_r_ctrl_sig_bru_op <= _IDU_i_to_ISU_bits_ctrl_sig_bru_op;
        ISU_i_from_IDU_bits_r_ctrl_sig_csr_op <= _IDU_i_to_ISU_bits_ctrl_sig_csr_op;
        ISU_i_from_IDU_bits_r_ctrl_sig_mdu_op <= _IDU_i_to_ISU_bits_ctrl_sig_mdu_op;
        ISU_i_from_IDU_bits_r_inst <= _IDU_i_to_ISU_bits_inst;
      end
      ISU_i_from_IDU_bits_r_ctrl_sig_reg_wen <=
        ~_GEN_2 & _IDU_i_to_ISU_bits_ctrl_sig_reg_wen;
      ISU_i_from_IDU_bits_r_ctrl_sig_mem_wen <=
        ~_GEN_2 & _IDU_i_to_ISU_bits_ctrl_sig_mem_wen;
      ISU_i_from_IDU_bits_r_ctrl_sig_is_ebreak <=
        ~_GEN_2 & _IDU_i_to_ISU_bits_ctrl_sig_is_ebreak;
      ISU_i_from_IDU_bits_r_ctrl_sig_not_impl <=
        ~_GEN_2 & _IDU_i_to_ISU_bits_ctrl_sig_not_impl;
    end
    if (_EXU_i_from_ISU_bits_T_1) begin
      if (_GEN_3) begin
        EXU_i_from_ISU_bits_r_imm <= 32'h0;
        EXU_i_from_ISU_bits_r_pc <= 32'h0;
        EXU_i_from_ISU_bits_r_rdata1 <= 32'h0;
        EXU_i_from_ISU_bits_r_rdata2 <= 32'h0;
        EXU_i_from_ISU_bits_r_rd <= 5'h0;
        EXU_i_from_ISU_bits_r_ctrl_sig_fu_op <= 3'h0;
        EXU_i_from_ISU_bits_r_ctrl_sig_src1_op <= 2'h0;
        EXU_i_from_ISU_bits_r_ctrl_sig_src2_op <= 2'h0;
        EXU_i_from_ISU_bits_r_ctrl_sig_alu_op <= 4'h0;
        EXU_i_from_ISU_bits_r_ctrl_sig_lsu_op <= 4'h0;
        EXU_i_from_ISU_bits_r_ctrl_sig_bru_op <= 4'h0;
        EXU_i_from_ISU_bits_r_ctrl_sig_csr_op <= 3'h0;
        EXU_i_from_ISU_bits_r_ctrl_sig_mdu_op <= 4'h0;
        EXU_i_from_ISU_bits_r_inst <= 32'h0;
      end
      else begin
        EXU_i_from_ISU_bits_r_imm <= _ISU_i_to_EXU_bits_imm;
        EXU_i_from_ISU_bits_r_pc <= _ISU_i_to_EXU_bits_pc;
        EXU_i_from_ISU_bits_r_rdata1 <= _ISU_i_to_EXU_bits_rdata1;
        EXU_i_from_ISU_bits_r_rdata2 <= _ISU_i_to_EXU_bits_rdata2;
        EXU_i_from_ISU_bits_r_rd <= _ISU_i_to_EXU_bits_rd;
        EXU_i_from_ISU_bits_r_ctrl_sig_fu_op <= _ISU_i_to_EXU_bits_ctrl_sig_fu_op;
        EXU_i_from_ISU_bits_r_ctrl_sig_src1_op <= _ISU_i_to_EXU_bits_ctrl_sig_src1_op;
        EXU_i_from_ISU_bits_r_ctrl_sig_src2_op <= _ISU_i_to_EXU_bits_ctrl_sig_src2_op;
        EXU_i_from_ISU_bits_r_ctrl_sig_alu_op <= _ISU_i_to_EXU_bits_ctrl_sig_alu_op;
        EXU_i_from_ISU_bits_r_ctrl_sig_lsu_op <= _ISU_i_to_EXU_bits_ctrl_sig_lsu_op;
        EXU_i_from_ISU_bits_r_ctrl_sig_bru_op <= _ISU_i_to_EXU_bits_ctrl_sig_bru_op;
        EXU_i_from_ISU_bits_r_ctrl_sig_csr_op <= _ISU_i_to_EXU_bits_ctrl_sig_csr_op;
        EXU_i_from_ISU_bits_r_ctrl_sig_mdu_op <= _ISU_i_to_EXU_bits_ctrl_sig_mdu_op;
        EXU_i_from_ISU_bits_r_inst <= _ISU_i_to_EXU_bits_inst;
      end
      EXU_i_from_ISU_bits_r_ctrl_sig_reg_wen <=
        ~_GEN_3 & _ISU_i_to_EXU_bits_ctrl_sig_reg_wen;
      EXU_i_from_ISU_bits_r_ctrl_sig_mem_wen <=
        ~_GEN_3 & _ISU_i_to_EXU_bits_ctrl_sig_mem_wen;
      EXU_i_from_ISU_bits_r_ctrl_sig_is_ebreak <=
        ~_GEN_3 & _ISU_i_to_EXU_bits_ctrl_sig_is_ebreak;
      EXU_i_from_ISU_bits_r_ctrl_sig_not_impl <=
        ~_GEN_3 & _ISU_i_to_EXU_bits_ctrl_sig_not_impl;
    end
    if (_EXU_i_to_WBU_valid) begin
      if (_GEN_4) begin
        WBU_i_from_EXU_bits_r_alu_result <= 32'h0;
        WBU_i_from_EXU_bits_r_mdu_result <= 32'h0;
        WBU_i_from_EXU_bits_r_lsu_rdata <= 32'h0;
        WBU_i_from_EXU_bits_r_csr_rdata <= 32'h0;
        WBU_i_from_EXU_bits_r_pc <= 32'h0;
        WBU_i_from_EXU_bits_r_rd <= 5'h0;
        WBU_i_from_EXU_bits_r_fu_op <= 3'h0;
        WBU_i_from_EXU_bits_r_redirect_target <= 32'h0;
        WBU_i_from_EXU_bits_r_inst <= 32'h0;
      end
      else begin
        WBU_i_from_EXU_bits_r_alu_result <= _EXU_i_to_WBU_bits_alu_result;
        WBU_i_from_EXU_bits_r_mdu_result <= _EXU_i_to_WBU_bits_mdu_result;
        WBU_i_from_EXU_bits_r_lsu_rdata <= _EXU_i_to_WBU_bits_lsu_rdata;
        WBU_i_from_EXU_bits_r_csr_rdata <= _EXU_i_to_WBU_bits_csr_rdata;
        WBU_i_from_EXU_bits_r_pc <= _EXU_i_to_WBU_bits_pc;
        WBU_i_from_EXU_bits_r_rd <= _EXU_i_to_WBU_bits_rd;
        WBU_i_from_EXU_bits_r_fu_op <= _EXU_i_to_WBU_bits_fu_op;
        WBU_i_from_EXU_bits_r_redirect_target <= _EXU_i_to_WBU_bits_redirect_target;
        WBU_i_from_EXU_bits_r_inst <= _EXU_i_to_WBU_bits_inst;
      end
      WBU_i_from_EXU_bits_r_reg_wen <= ~_GEN_4 & _EXU_i_to_WBU_bits_reg_wen;
      WBU_i_from_EXU_bits_r_redirect_valid <= ~_GEN_4 & _EXU_i_to_WBU_bits_redirect_valid;
    end
  end // always @(posedge)
  IDU IDU_i (
    .from_IFU_valid                 (valid),
    .from_IFU_bits_inst             (IDU_i_from_IFU_bits_r_inst),
    .from_IFU_bits_pc               (IDU_i_from_IFU_bits_r_pc),
    .to_ISU_ready                   (_ISU_i_from_IDU_ready),
    .from_IFU_ready                 (_IDU_i_from_IFU_ready),
    .to_ISU_valid                   (_IDU_i_to_ISU_valid),
    .to_ISU_bits_imm                (_IDU_i_to_ISU_bits_imm),
    .to_ISU_bits_pc                 (_IDU_i_to_ISU_bits_pc),
    .to_ISU_bits_rs1                (_IDU_i_to_ISU_bits_rs1),
    .to_ISU_bits_rs2                (_IDU_i_to_ISU_bits_rs2),
    .to_ISU_bits_rd                 (_IDU_i_to_ISU_bits_rd),
    .to_ISU_bits_ctrl_sig_reg_wen   (_IDU_i_to_ISU_bits_ctrl_sig_reg_wen),
    .to_ISU_bits_ctrl_sig_fu_op     (_IDU_i_to_ISU_bits_ctrl_sig_fu_op),
    .to_ISU_bits_ctrl_sig_mem_wen   (_IDU_i_to_ISU_bits_ctrl_sig_mem_wen),
    .to_ISU_bits_ctrl_sig_is_ebreak (_IDU_i_to_ISU_bits_ctrl_sig_is_ebreak),
    .to_ISU_bits_ctrl_sig_not_impl  (_IDU_i_to_ISU_bits_ctrl_sig_not_impl),
    .to_ISU_bits_ctrl_sig_src1_op   (_IDU_i_to_ISU_bits_ctrl_sig_src1_op),
    .to_ISU_bits_ctrl_sig_src2_op   (_IDU_i_to_ISU_bits_ctrl_sig_src2_op),
    .to_ISU_bits_ctrl_sig_alu_op    (_IDU_i_to_ISU_bits_ctrl_sig_alu_op),
    .to_ISU_bits_ctrl_sig_lsu_op    (_IDU_i_to_ISU_bits_ctrl_sig_lsu_op),
    .to_ISU_bits_ctrl_sig_bru_op    (_IDU_i_to_ISU_bits_ctrl_sig_bru_op),
    .to_ISU_bits_ctrl_sig_csr_op    (_IDU_i_to_ISU_bits_ctrl_sig_csr_op),
    .to_ISU_bits_ctrl_sig_mdu_op    (_IDU_i_to_ISU_bits_ctrl_sig_mdu_op),
    .to_ISU_bits_inst               (_IDU_i_to_ISU_bits_inst)
  );
  ISU ISU_i (
    .clock                            (clock),
    .reset                            (reset),
    .from_IDU_valid                   (valid_1),
    .from_IDU_bits_imm                (ISU_i_from_IDU_bits_r_imm),
    .from_IDU_bits_pc                 (ISU_i_from_IDU_bits_r_pc),
    .from_IDU_bits_rs1                (ISU_i_from_IDU_bits_r_rs1),
    .from_IDU_bits_rs2                (ISU_i_from_IDU_bits_r_rs2),
    .from_IDU_bits_rd                 (ISU_i_from_IDU_bits_r_rd),
    .from_IDU_bits_ctrl_sig_reg_wen   (ISU_i_from_IDU_bits_r_ctrl_sig_reg_wen),
    .from_IDU_bits_ctrl_sig_fu_op     (ISU_i_from_IDU_bits_r_ctrl_sig_fu_op),
    .from_IDU_bits_ctrl_sig_mem_wen   (ISU_i_from_IDU_bits_r_ctrl_sig_mem_wen),
    .from_IDU_bits_ctrl_sig_is_ebreak (ISU_i_from_IDU_bits_r_ctrl_sig_is_ebreak),
    .from_IDU_bits_ctrl_sig_not_impl  (ISU_i_from_IDU_bits_r_ctrl_sig_not_impl),
    .from_IDU_bits_ctrl_sig_src1_op   (ISU_i_from_IDU_bits_r_ctrl_sig_src1_op),
    .from_IDU_bits_ctrl_sig_src2_op   (ISU_i_from_IDU_bits_r_ctrl_sig_src2_op),
    .from_IDU_bits_ctrl_sig_alu_op    (ISU_i_from_IDU_bits_r_ctrl_sig_alu_op),
    .from_IDU_bits_ctrl_sig_lsu_op    (ISU_i_from_IDU_bits_r_ctrl_sig_lsu_op),
    .from_IDU_bits_ctrl_sig_bru_op    (ISU_i_from_IDU_bits_r_ctrl_sig_bru_op),
    .from_IDU_bits_ctrl_sig_csr_op    (ISU_i_from_IDU_bits_r_ctrl_sig_csr_op),
    .from_IDU_bits_ctrl_sig_mdu_op    (ISU_i_from_IDU_bits_r_ctrl_sig_mdu_op),
    .from_IDU_bits_inst               (ISU_i_from_IDU_bits_r_inst),
    .from_WBU_valid                   (_WBU_i_to_ISU_valid),
    .from_WBU_bits_reg_wen            (_WBU_i_to_ISU_bits_reg_wen),
    .from_WBU_bits_wdata              (_WBU_i_to_ISU_bits_wdata),
    .from_WBU_bits_rd                 (_WBU_i_to_ISU_bits_rd),
    .from_WBU_bits_hazard_rd          (_WBU_i_to_ISU_bits_hazard_rd),
    .from_WBU_bits_hazard_have_wb     (_WBU_i_to_ISU_bits_hazard_have_wb),
    .from_WBU_bits_hazard_isBR        (_WBU_i_to_ISU_bits_hazard_isBR),
    .to_EXU_ready                     (_EXU_i_from_ISU_ready),
    .from_EXU_hazard_rd               (_EXU_i_to_ISU_hazard_rd),
    .from_EXU_hazard_have_wb          (_EXU_i_to_ISU_hazard_have_wb),
    .from_EXU_hazard_isBR             (_EXU_i_to_ISU_hazard_isBR),
    .from_IDU_ready                   (_ISU_i_from_IDU_ready),
    .to_EXU_valid                     (_ISU_i_to_EXU_valid),
    .to_EXU_bits_imm                  (_ISU_i_to_EXU_bits_imm),
    .to_EXU_bits_pc                   (_ISU_i_to_EXU_bits_pc),
    .to_EXU_bits_rdata1               (_ISU_i_to_EXU_bits_rdata1),
    .to_EXU_bits_rdata2               (_ISU_i_to_EXU_bits_rdata2),
    .to_EXU_bits_rd                   (_ISU_i_to_EXU_bits_rd),
    .to_EXU_bits_ctrl_sig_reg_wen     (_ISU_i_to_EXU_bits_ctrl_sig_reg_wen),
    .to_EXU_bits_ctrl_sig_fu_op       (_ISU_i_to_EXU_bits_ctrl_sig_fu_op),
    .to_EXU_bits_ctrl_sig_mem_wen     (_ISU_i_to_EXU_bits_ctrl_sig_mem_wen),
    .to_EXU_bits_ctrl_sig_is_ebreak   (_ISU_i_to_EXU_bits_ctrl_sig_is_ebreak),
    .to_EXU_bits_ctrl_sig_not_impl    (_ISU_i_to_EXU_bits_ctrl_sig_not_impl),
    .to_EXU_bits_ctrl_sig_src1_op     (_ISU_i_to_EXU_bits_ctrl_sig_src1_op),
    .to_EXU_bits_ctrl_sig_src2_op     (_ISU_i_to_EXU_bits_ctrl_sig_src2_op),
    .to_EXU_bits_ctrl_sig_alu_op      (_ISU_i_to_EXU_bits_ctrl_sig_alu_op),
    .to_EXU_bits_ctrl_sig_lsu_op      (_ISU_i_to_EXU_bits_ctrl_sig_lsu_op),
    .to_EXU_bits_ctrl_sig_bru_op      (_ISU_i_to_EXU_bits_ctrl_sig_bru_op),
    .to_EXU_bits_ctrl_sig_csr_op      (_ISU_i_to_EXU_bits_ctrl_sig_csr_op),
    .to_EXU_bits_ctrl_sig_mdu_op      (_ISU_i_to_EXU_bits_ctrl_sig_mdu_op),
    .to_EXU_bits_inst                 (_ISU_i_to_EXU_bits_inst)
  );
  EXU_pipeline EXU_i (
    .clock                            (clock),
    .reset                            (reset),
    .from_ISU_valid                   (valid_2),
    .from_ISU_bits_imm                (EXU_i_from_ISU_bits_r_imm),
    .from_ISU_bits_pc                 (EXU_i_from_ISU_bits_r_pc),
    .from_ISU_bits_rdata1             (EXU_i_from_ISU_bits_r_rdata1),
    .from_ISU_bits_rdata2             (EXU_i_from_ISU_bits_r_rdata2),
    .from_ISU_bits_rd                 (EXU_i_from_ISU_bits_r_rd),
    .from_ISU_bits_ctrl_sig_reg_wen   (EXU_i_from_ISU_bits_r_ctrl_sig_reg_wen),
    .from_ISU_bits_ctrl_sig_fu_op     (EXU_i_from_ISU_bits_r_ctrl_sig_fu_op),
    .from_ISU_bits_ctrl_sig_mem_wen   (EXU_i_from_ISU_bits_r_ctrl_sig_mem_wen),
    .from_ISU_bits_ctrl_sig_is_ebreak (EXU_i_from_ISU_bits_r_ctrl_sig_is_ebreak),
    .from_ISU_bits_ctrl_sig_not_impl  (EXU_i_from_ISU_bits_r_ctrl_sig_not_impl),
    .from_ISU_bits_ctrl_sig_src1_op   (EXU_i_from_ISU_bits_r_ctrl_sig_src1_op),
    .from_ISU_bits_ctrl_sig_src2_op   (EXU_i_from_ISU_bits_r_ctrl_sig_src2_op),
    .from_ISU_bits_ctrl_sig_alu_op    (EXU_i_from_ISU_bits_r_ctrl_sig_alu_op),
    .from_ISU_bits_ctrl_sig_lsu_op    (EXU_i_from_ISU_bits_r_ctrl_sig_lsu_op),
    .from_ISU_bits_ctrl_sig_bru_op    (EXU_i_from_ISU_bits_r_ctrl_sig_bru_op),
    .from_ISU_bits_ctrl_sig_csr_op    (EXU_i_from_ISU_bits_r_ctrl_sig_csr_op),
    .from_ISU_bits_ctrl_sig_mdu_op    (EXU_i_from_ISU_bits_r_ctrl_sig_mdu_op),
    .from_ISU_bits_inst               (EXU_i_from_ISU_bits_r_inst),
    .lsu_to_mem_resp_valid            (_memXbar_io_in_resp_valid),
    .lsu_to_mem_resp_bits_rdata       (_memXbar_io_in_resp_bits_rdata),
    .from_ISU_ready                   (_EXU_i_from_ISU_ready),
    .to_WBU_valid                     (_EXU_i_to_WBU_valid),
    .to_WBU_bits_alu_result           (_EXU_i_to_WBU_bits_alu_result),
    .to_WBU_bits_mdu_result           (_EXU_i_to_WBU_bits_mdu_result),
    .to_WBU_bits_lsu_rdata            (_EXU_i_to_WBU_bits_lsu_rdata),
    .to_WBU_bits_csr_rdata            (_EXU_i_to_WBU_bits_csr_rdata),
    .to_WBU_bits_pc                   (_EXU_i_to_WBU_bits_pc),
    .to_WBU_bits_reg_wen              (_EXU_i_to_WBU_bits_reg_wen),
    .to_WBU_bits_rd                   (_EXU_i_to_WBU_bits_rd),
    .to_WBU_bits_fu_op                (_EXU_i_to_WBU_bits_fu_op),
    .to_WBU_bits_redirect_valid       (_EXU_i_to_WBU_bits_redirect_valid),
    .to_WBU_bits_redirect_target      (_EXU_i_to_WBU_bits_redirect_target),
    .to_WBU_bits_inst                 (_EXU_i_to_WBU_bits_inst),
    .difftest_mcause                  (io_out_difftest_mcause),
    .difftest_mepc                    (io_out_difftest_mepc),
    .difftest_mstatus                 (io_out_difftest_mstatus),
    .difftest_mtvec                   (io_out_difftest_mtvec),
    .lsu_to_mem_req_valid             (_EXU_i_lsu_to_mem_req_valid),
    .lsu_to_mem_req_bits_addr         (_EXU_i_lsu_to_mem_req_bits_addr),
    .lsu_to_mem_req_bits_wdata        (_EXU_i_lsu_to_mem_req_bits_wdata),
    .lsu_to_mem_req_bits_wmask        (_EXU_i_lsu_to_mem_req_bits_wmask),
    .lsu_to_mem_req_bits_cmd          (_EXU_i_lsu_to_mem_req_bits_cmd),
    .to_ISU_hazard_rd                 (_EXU_i_to_ISU_hazard_rd),
    .to_ISU_hazard_have_wb            (_EXU_i_to_ISU_hazard_have_wb),
    .to_ISU_hazard_isBR               (_EXU_i_to_ISU_hazard_isBR)
  );
  WBU WBU_i (
    .clock                         (clock),
    .reset                         (reset),
    .from_EXU_valid                (valid_3),
    .from_EXU_bits_alu_result      (WBU_i_from_EXU_bits_r_alu_result),
    .from_EXU_bits_mdu_result      (WBU_i_from_EXU_bits_r_mdu_result),
    .from_EXU_bits_lsu_rdata       (WBU_i_from_EXU_bits_r_lsu_rdata),
    .from_EXU_bits_csr_rdata       (WBU_i_from_EXU_bits_r_csr_rdata),
    .from_EXU_bits_pc              (WBU_i_from_EXU_bits_r_pc),
    .from_EXU_bits_reg_wen         (WBU_i_from_EXU_bits_r_reg_wen),
    .from_EXU_bits_rd              (WBU_i_from_EXU_bits_r_rd),
    .from_EXU_bits_fu_op           (WBU_i_from_EXU_bits_r_fu_op),
    .from_EXU_bits_redirect_valid  (WBU_i_from_EXU_bits_r_redirect_valid),
    .from_EXU_bits_redirect_target (WBU_i_from_EXU_bits_r_redirect_target),
    .from_EXU_bits_inst            (WBU_i_from_EXU_bits_r_inst),
    .to_ISU_valid                  (_WBU_i_to_ISU_valid),
    .to_ISU_bits_reg_wen           (_WBU_i_to_ISU_bits_reg_wen),
    .to_ISU_bits_wdata             (_WBU_i_to_ISU_bits_wdata),
    .to_ISU_bits_rd                (_WBU_i_to_ISU_bits_rd),
    .to_ISU_bits_hazard_rd         (_WBU_i_to_ISU_bits_hazard_rd),
    .to_ISU_bits_hazard_have_wb    (_WBU_i_to_ISU_bits_hazard_have_wb),
    .to_ISU_bits_hazard_isBR       (_WBU_i_to_ISU_bits_hazard_isBR),
    .to_IFU_bits_redirect_valid    (_WBU_i_to_IFU_bits_redirect_valid),
    .to_IFU_bits_redirect_target   (_WBU_i_to_IFU_bits_redirect_target),
    .wb                            (_WBU_i_wb)
  );
  IFU_pipeline IFU_i (
    .clock                         (clock),
    .reset                         (reset),
    .to_IDU_ready                  (_IDU_i_from_IFU_ready),
    .from_WBU_bits_redirect_valid  (_WBU_i_to_IFU_bits_redirect_valid),
    .from_WBU_bits_redirect_target (_WBU_i_to_IFU_bits_redirect_target),
    .to_mem_req_ready              (_icache_io_in_req_ready),
    .to_mem_resp_valid             (_icache_io_in_resp_valid),
    .to_mem_resp_bits_rdata        (_icache_io_in_resp_bits_rdata),
    .to_IDU_PC                     (_icache_io_stage2Addr),
    .to_IDU_valid                  (_IFU_i_to_IDU_valid),
    .to_IDU_bits_inst              (_IFU_i_to_IDU_bits_inst),
    .to_IDU_bits_pc                (_IFU_i_to_IDU_bits_pc),
    .to_mem_req_valid              (_IFU_i_to_mem_req_valid),
    .to_mem_req_bits_addr          (_IFU_i_to_mem_req_bits_addr),
    .to_mem_resp_ready             (_IFU_i_to_mem_resp_ready),
    .fetch_PC                      (_IFU_i_fetch_PC)
  );
  AXI4RAM ram_i (
    .clock            (clock),
    .reset            (reset),
    .axi_ar_valid     (_bridge_io_out_ar_valid),
    .axi_ar_bits_addr (_bridge_io_out_ar_bits_addr),
    .axi_ar_bits_len  (8'h3),
    .axi_aw_valid     (1'h0),
    .axi_aw_bits_addr (_bridge_io_out_aw_bits_addr),
    .axi_aw_bits_len  (8'h3),
    .axi_w_valid      (1'h0),
    .axi_w_bits_data  (32'h0),
    .axi_ar_ready     (_ram_i_axi_ar_ready),
    .axi_r_valid      (_ram_i_axi_r_valid),
    .axi_r_bits_data  (_ram_i_axi_r_bits_data),
    .axi_r_bits_last  (/* unused */),
    .axi_aw_ready     (/* unused */),
    .axi_w_ready      (/* unused */)
  );
  Cache icache (
    .clock                    (clock),
    .reset                    (reset),
    .io_in_req_valid          (_IFU_i_to_mem_req_valid),
    .io_in_req_bits_addr      (_IFU_i_to_mem_req_bits_addr),
    .io_in_resp_ready         (_IFU_i_to_mem_resp_ready),
    .io_mem_req_ready         (_bridge_io_in_req_ready),
    .io_mem_resp_valid        (_bridge_io_in_resp_valid),
    .io_mem_resp_bits_rdata   (_bridge_io_in_resp_bits_rdata),
    .io_flush                 (_WBU_i_to_IFU_bits_redirect_valid),
    .io_in_req_ready          (_icache_io_in_req_ready),
    .io_in_resp_valid         (_icache_io_in_resp_valid),
    .io_in_resp_bits_rdata    (_icache_io_in_resp_bits_rdata),
    .io_mem_req_valid         (_icache_io_mem_req_valid),
    .io_mem_req_bits_addr     (_icache_io_mem_req_bits_addr),
    .io_stage2Addr            (_icache_io_stage2Addr),
    .s2_io_in_bits_addr__bore (_icache_s2_io_in_bits_addr__bore),
    .s2_io_in_valid__bore     (_icache_s2_io_in_valid__bore)
  );
  SimpleBus2AXI4Converter bridge (
    .io_in_req_valid       (_icache_io_mem_req_valid),
    .io_in_req_bits_addr   (_icache_io_mem_req_bits_addr),
    .io_out_ar_ready       (_ram_i_axi_ar_ready),
    .io_out_r_valid        (_ram_i_axi_r_valid),
    .io_out_r_bits_data    (_ram_i_axi_r_bits_data),
    .io_in_req_ready       (_bridge_io_in_req_ready),
    .io_in_resp_valid      (_bridge_io_in_resp_valid),
    .io_in_resp_bits_rdata (_bridge_io_in_resp_bits_rdata),
    .io_out_ar_valid       (_bridge_io_out_ar_valid),
    .io_out_ar_bits_addr   (_bridge_io_out_ar_bits_addr),
    .io_out_aw_bits_addr   (_bridge_io_out_aw_bits_addr)
  );
  AXI4RAM ram_i2 (
    .clock            (clock),
    .reset            (reset),
    .axi_ar_valid     (_dcache_to_sram_ar_valid),
    .axi_ar_bits_addr (_dcache_to_sram_ar_bits_addr),
    .axi_ar_bits_len  (_dcache_to_sram_ar_bits_len),
    .axi_aw_valid     (_dcache_to_sram_aw_valid),
    .axi_aw_bits_addr (_dcache_to_sram_aw_bits_addr),
    .axi_aw_bits_len  (_dcache_to_sram_aw_bits_len),
    .axi_w_valid      (_dcache_to_sram_w_valid),
    .axi_w_bits_data  (_dcache_to_sram_w_bits_data),
    .axi_ar_ready     (_ram_i2_axi_ar_ready),
    .axi_r_valid      (_ram_i2_axi_r_valid),
    .axi_r_bits_data  (_ram_i2_axi_r_bits_data),
    .axi_r_bits_last  (_ram_i2_axi_r_bits_last),
    .axi_aw_ready     (_ram_i2_axi_aw_ready),
    .axi_w_ready      (_ram_i2_axi_w_ready)
  );
  SimpleBusCrossBar1toN memXbar (
    .clock                    (clock),
    .reset                    (reset),
    .io_in_req_valid          (_EXU_i_lsu_to_mem_req_valid),
    .io_in_req_bits_addr      (_EXU_i_lsu_to_mem_req_bits_addr),
    .io_in_req_bits_wdata     (_EXU_i_lsu_to_mem_req_bits_wdata),
    .io_in_req_bits_wmask     (_EXU_i_lsu_to_mem_req_bits_wmask),
    .io_in_req_bits_cmd       (_EXU_i_lsu_to_mem_req_bits_cmd),
    .io_out_0_req_ready       (_dcache_from_lsu_req_ready),
    .io_out_0_resp_valid      (_dcache_from_lsu_resp_valid),
    .io_out_0_resp_bits_rdata (_dcache_from_lsu_resp_bits_rdata),
    .io_out_1_resp_bits_rdata (_mmio_from_lsu_resp_bits_rdata),
    .io_in_resp_valid         (_memXbar_io_in_resp_valid),
    .io_in_resp_bits_rdata    (_memXbar_io_in_resp_bits_rdata),
    .io_out_0_req_valid       (_memXbar_io_out_0_req_valid),
    .io_out_0_req_bits_addr   (_memXbar_io_out_0_req_bits_addr),
    .io_out_0_req_bits_wdata  (_memXbar_io_out_0_req_bits_wdata),
    .io_out_0_req_bits_wmask  (_memXbar_io_out_0_req_bits_wmask),
    .io_out_0_req_bits_cmd    (_memXbar_io_out_0_req_bits_cmd),
    .io_out_1_req_valid       (_memXbar_io_out_1_req_valid),
    .io_out_1_req_bits_addr   (_memXbar_io_out_1_req_bits_addr),
    .io_out_1_req_bits_wdata  (_memXbar_io_out_1_req_bits_wdata),
    .io_out_1_req_bits_wmask  (_memXbar_io_out_1_req_bits_wmask),
    .io_out_1_req_bits_cmd    (_memXbar_io_out_1_req_bits_cmd)
  );
  Dcache_SimpleBus dcache (
    .clock                    (clock),
    .reset                    (reset),
    .from_lsu_req_valid       (_memXbar_io_out_0_req_valid),
    .from_lsu_req_bits_addr   (_memXbar_io_out_0_req_bits_addr),
    .from_lsu_req_bits_wdata  (_memXbar_io_out_0_req_bits_wdata),
    .from_lsu_req_bits_wmask  (_memXbar_io_out_0_req_bits_wmask),
    .from_lsu_req_bits_cmd    (_memXbar_io_out_0_req_bits_cmd),
    .to_sram_ar_ready         (_ram_i2_axi_ar_ready),
    .to_sram_r_valid          (_ram_i2_axi_r_valid),
    .to_sram_r_bits_data      (_ram_i2_axi_r_bits_data),
    .to_sram_r_bits_last      (_ram_i2_axi_r_bits_last),
    .to_sram_aw_ready         (_ram_i2_axi_aw_ready),
    .to_sram_w_ready          (_ram_i2_axi_w_ready),
    .from_lsu_req_ready       (_dcache_from_lsu_req_ready),
    .from_lsu_resp_valid      (_dcache_from_lsu_resp_valid),
    .from_lsu_resp_bits_rdata (_dcache_from_lsu_resp_bits_rdata),
    .to_sram_ar_valid         (_dcache_to_sram_ar_valid),
    .to_sram_ar_bits_addr     (_dcache_to_sram_ar_bits_addr),
    .to_sram_ar_bits_len      (_dcache_to_sram_ar_bits_len),
    .to_sram_aw_valid         (_dcache_to_sram_aw_valid),
    .to_sram_aw_bits_addr     (_dcache_to_sram_aw_bits_addr),
    .to_sram_aw_bits_len      (_dcache_to_sram_aw_bits_len),
    .to_sram_w_valid          (_dcache_to_sram_w_valid),
    .to_sram_w_bits_data      (_dcache_to_sram_w_bits_data)
  );
  MMIO mmio (
    .clock                    (clock),
    .from_lsu_req_valid       (_memXbar_io_out_1_req_valid),
    .from_lsu_req_bits_addr   (_memXbar_io_out_1_req_bits_addr),
    .from_lsu_req_bits_wdata  (_memXbar_io_out_1_req_bits_wdata),
    .from_lsu_req_bits_wmask  (_memXbar_io_out_1_req_bits_wmask),
    .from_lsu_req_bits_cmd    (_memXbar_io_out_1_req_bits_cmd),
    .from_lsu_resp_bits_rdata (_mmio_from_lsu_resp_bits_rdata)
  );
  assign io_out_ifu_fetchPc = _IFU_i_fetch_PC;
  assign io_out_nextExecPC =
    valid_3
      ? WBU_i_from_EXU_bits_r_pc
      : valid_2
          ? EXU_i_from_ISU_bits_r_pc
          : valid_1
              ? ISU_i_from_IDU_bits_r_pc
              : valid
                  ? IDU_i_from_IFU_bits_r_pc
                  : _icache_s2_io_in_valid__bore
                      ? _icache_s2_io_in_bits_addr__bore
                      : _IFU_i_fetch_PC;
  assign io_out_ifu_inst = _IFU_i_to_IDU_bits_inst;
  assign io_out_ifu_pc = _IFU_i_to_IDU_bits_pc;
  assign io_out_idu_inst = _IDU_i_to_ISU_bits_inst;
  assign io_out_idu_pc = _IDU_i_to_ISU_bits_pc;
  assign io_out_isu_inst = _ISU_i_to_EXU_bits_inst;
  assign io_out_isu_pc = _ISU_i_to_EXU_bits_pc;
  assign io_out_exu_inst = _EXU_i_to_WBU_bits_inst;
  assign io_out_exu_pc = _EXU_i_to_WBU_bits_pc;
  assign io_out_wbu_inst = WBU_i_from_EXU_bits_r_inst;
  assign io_out_wbu_pc = WBU_i_from_EXU_bits_r_pc;
  assign io_out_wb = _WBU_i_wb;
endmodule




