
*** Running vivado
    with args -log zcu102_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zcu102_wrapper.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zcu102_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/iprepo/repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/apps/xilinx/2018.2/SDx/2018.2/data/ip/xilinx'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/apps/xilinx/2018.2/SDx/2018.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/.local/dsa/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/apps/xilinx/2018.2/SDx/2018.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/apps/xilinx/2018.2/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1912.109 ; gain = 639.656 ; free physical = 59787 ; free virtual = 62221
Command: synth_design -top zcu102_wrapper -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23830 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1943.152 ; gain = 0.000 ; free physical = 59688 ; free virtual = 62122
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zcu102_wrapper' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/imports/hdl/zcu102_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'zcu102' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2105]
INFO: [Synth 8-6157] synthesizing module 'zcu102_DigitRec_1_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_DigitRec_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_DigitRec_1_0' (1#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_DigitRec_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zcu102_DigitRec_1_if_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_DigitRec_1_if_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_DigitRec_1_if_0' (2#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_DigitRec_1_if_0_stub.v:6]
WARNING: [Synth 8-350] instance 'DigitRec_1_if' of module 'zcu102_DigitRec_1_if_0' requires 76 connections, but only 75 given [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2408]
INFO: [Synth 8-6157] synthesizing module 'zcu102_axi_ic_ps_e_M_AXI_HPM0_FPD_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:3096]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1L5FO83' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:12]
INFO: [Synth 8-6157] synthesizing module 'zcu102_m00_regslice_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_m00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_m00_regslice_0' (3#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_m00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1L5FO83' (4#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_RMJU2A' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:222]
INFO: [Synth 8-6157] synthesizing module 'zcu102_m01_regslice_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_m01_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_m01_regslice_0' (5#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_m01_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm01_regslice' of module 'zcu102_m01_regslice_0' requires 40 connections, but only 37 given [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:377]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_RMJU2A' (6#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:222]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_KMOB28' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:417]
INFO: [Synth 8-6157] synthesizing module 'zcu102_m02_regslice_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_m02_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_m02_regslice_0' (7#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_m02_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm02_regslice' of module 'zcu102_m02_regslice_0' requires 40 connections, but only 37 given [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:572]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_KMOB28' (8#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:417]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1RBCT5D' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:612]
INFO: [Synth 8-6157] synthesizing module 'zcu102_m03_regslice_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_m03_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_m03_regslice_0' (9#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_m03_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm03_regslice' of module 'zcu102_m03_regslice_0' requires 40 connections, but only 37 given [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:767]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1RBCT5D' (10#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:612]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1XHUIUQ' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:1282]
INFO: [Synth 8-6157] synthesizing module 'zcu102_auto_ds_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_auto_ds_0' (11#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zcu102_auto_pc_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_auto_pc_0' (12#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_auto_pc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zcu102_s00_data_fifo_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_s00_data_fifo_0' (13#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zcu102_s00_regslice_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_s00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_s00_regslice_0' (14#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_s00_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 's00_regslice' of module 'zcu102_s00_regslice_0' requires 84 connections, but only 82 given [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:1801]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1XHUIUQ' (15#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:1282]
INFO: [Synth 8-6157] synthesizing module 'zcu102_xbar_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_xbar_0' (16#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_axi_ic_ps_e_M_AXI_HPM0_FPD_0' (17#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:3096]
INFO: [Synth 8-6157] synthesizing module 'zcu102_axi_ic_ps_e_S_AXI_HP0_FPD_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:3915]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_7PU0X4' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:1886]
INFO: [Synth 8-6157] synthesizing module 'zcu102_auto_us_df_1' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_auto_us_df_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_auto_us_df_1' (18#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_auto_us_df_1_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us_df' of module 'zcu102_auto_us_df_1' requires 34 connections, but only 33 given [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2033]
INFO: [Synth 8-6157] synthesizing module 'zcu102_s00_regslice_2' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_s00_regslice_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_s00_regslice_2' (19#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_s00_regslice_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_7PU0X4' (20#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:1886]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_axi_ic_ps_e_S_AXI_HP0_FPD_0' (21#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:3915]
INFO: [Synth 8-6157] synthesizing module 'zcu102_axi_ic_ps_e_S_AXI_HP1_FPD_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:4085]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_16ZUXHR' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:807]
INFO: [Synth 8-6157] synthesizing module 'zcu102_auto_us_df_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_auto_us_df_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_auto_us_df_0' (22#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_auto_us_df_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us_df' of module 'zcu102_auto_us_df_0' requires 34 connections, but only 33 given [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:954]
INFO: [Synth 8-6157] synthesizing module 'zcu102_s00_regslice_1' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_s00_regslice_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_s00_regslice_1' (23#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_s00_regslice_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_16ZUXHR' (24#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:807]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_axi_ic_ps_e_S_AXI_HP1_FPD_0' (25#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:4085]
INFO: [Synth 8-6157] synthesizing module 'zcu102_axi_ic_ps_e_S_AXI_HP2_FPD_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:4255]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1I2ZTBB' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:1025]
INFO: [Synth 8-6157] synthesizing module 'zcu102_auto_us_df_2' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_auto_us_df_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_auto_us_df_2' (26#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_auto_us_df_2_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us_df' of module 'zcu102_auto_us_df_2' requires 40 connections, but only 39 given [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:1199]
INFO: [Synth 8-6157] synthesizing module 'zcu102_s00_regslice_3' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_s00_regslice_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_s00_regslice_3' (27#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_s00_regslice_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1I2ZTBB' (28#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:1025]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_axi_ic_ps_e_S_AXI_HP2_FPD_0' (29#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:4255]
INFO: [Synth 8-6157] synthesizing module 'zcu102_axis_dwc_dm_0_tx_0_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_axis_dwc_dm_0_tx_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_axis_dwc_dm_0_tx_0_0' (30#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_axis_dwc_dm_0_tx_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zcu102_axis_dwc_dm_1_tx_0_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_axis_dwc_dm_1_tx_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_axis_dwc_dm_1_tx_0_0' (31#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_axis_dwc_dm_1_tx_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zcu102_axis_dwc_dm_2_rx_0_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_axis_dwc_dm_2_rx_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_axis_dwc_dm_2_rx_0_0' (32#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_axis_dwc_dm_2_rx_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_dwc_dm_2_rx_0' of module 'zcu102_axis_dwc_dm_2_rx_0_0' requires 14 connections, but only 13 given [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2740]
INFO: [Synth 8-6157] synthesizing module 'zcu102_clk_wiz_0_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_clk_wiz_0_0' (33#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'zcu102_dm_0_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_dm_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_dm_0_0' (34#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_dm_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dm_0' of module 'zcu102_dm_0_0' requires 40 connections, but only 37 given [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2765]
INFO: [Synth 8-6157] synthesizing module 'zcu102_dm_1_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_dm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_dm_1_0' (35#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_dm_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dm_1' of module 'zcu102_dm_1_0' requires 40 connections, but only 37 given [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2803]
INFO: [Synth 8-6157] synthesizing module 'zcu102_dm_2_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_dm_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_dm_2_0' (36#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_dm_2_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dm_2' of module 'zcu102_dm_2_0' requires 43 connections, but only 40 given [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2841]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2882]
INFO: [Synth 8-6157] synthesizing module 'zcu102_proc_sys_reset_0_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_proc_sys_reset_0_0' (37#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'zcu102_proc_sys_reset_0_0' requires 10 connections, but only 5 given [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2882]
INFO: [Synth 8-6157] synthesizing module 'zcu102_proc_sys_reset_1_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_proc_sys_reset_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_proc_sys_reset_1_0' (38#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_proc_sys_reset_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_1' of module 'zcu102_proc_sys_reset_1_0' requires 10 connections, but only 7 given [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2888]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2896]
INFO: [Synth 8-6157] synthesizing module 'zcu102_proc_sys_reset_2_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_proc_sys_reset_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_proc_sys_reset_2_0' (39#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_proc_sys_reset_2_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_2' of module 'zcu102_proc_sys_reset_2_0' requires 10 connections, but only 5 given [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2896]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2902]
INFO: [Synth 8-6157] synthesizing module 'zcu102_proc_sys_reset_3_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_proc_sys_reset_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_proc_sys_reset_3_0' (40#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_proc_sys_reset_3_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_3' of module 'zcu102_proc_sys_reset_3_0' requires 10 connections, but only 5 given [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2902]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2908]
INFO: [Synth 8-6157] synthesizing module 'zcu102_proc_sys_reset_4_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_proc_sys_reset_4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_proc_sys_reset_4_0' (41#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_proc_sys_reset_4_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_4' of module 'zcu102_proc_sys_reset_4_0' requires 10 connections, but only 5 given [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2908]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2914]
INFO: [Synth 8-6157] synthesizing module 'zcu102_proc_sys_reset_5_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_proc_sys_reset_5_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_proc_sys_reset_5_0' (42#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_proc_sys_reset_5_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_5' of module 'zcu102_proc_sys_reset_5_0' requires 10 connections, but only 5 given [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2914]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2920]
INFO: [Synth 8-6157] synthesizing module 'zcu102_proc_sys_reset_6_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_proc_sys_reset_6_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_proc_sys_reset_6_0' (43#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_proc_sys_reset_6_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_6' of module 'zcu102_proc_sys_reset_6_0' requires 10 connections, but only 5 given [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2920]
INFO: [Synth 8-6157] synthesizing module 'zcu102_ps_e_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_ps_e_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_ps_e_0' (44#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_ps_e_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ps_e' of module 'zcu102_ps_e_0' requires 164 connections, but only 145 given [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2926]
INFO: [Synth 8-6157] synthesizing module 'zcu102_sds_irq_const_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_sds_irq_const_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_sds_irq_const_0' (45#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_sds_irq_const_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zcu102_xlconcat_0_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_xlconcat_0_0' (46#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zcu102_xlconcat_1_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_xlconcat_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_xlconcat_1_0' (47#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-23692-prflow-compute-0-15/realtime/zcu102_xlconcat_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zcu102' (48#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/synth/zcu102.v:2105]
WARNING: [Synth 8-115] binding instance 'zcu102_i' in module 'zcu102_wrapper' to reference 'zcu102' which has no pins
INFO: [Synth 8-6155] done synthesizing module 'zcu102_wrapper' (49#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/imports/hdl/zcu102_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1I2ZTBB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1I2ZTBB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design zcu102_axi_ic_ps_e_S_AXI_HP2_FPD_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design zcu102_axi_ic_ps_e_S_AXI_HP2_FPD_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_16ZUXHR has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_16ZUXHR has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design zcu102_axi_ic_ps_e_S_AXI_HP1_FPD_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design zcu102_axi_ic_ps_e_S_AXI_HP1_FPD_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_7PU0X4 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_7PU0X4 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design zcu102_axi_ic_ps_e_S_AXI_HP0_FPD_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design zcu102_axi_ic_ps_e_S_AXI_HP0_FPD_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[39]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[38]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[37]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[36]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[35]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[34]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[33]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[32]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[12]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[11]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_araddr[10]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[39]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[38]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[37]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[36]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[35]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[34]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[33]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[32]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[17]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[16]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[15]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[14]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[13]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[12]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[11]
WARNING: [Synth 8-3331] design m03_couplers_imp_1RBCT5D has unconnected port S_AXI_awaddr[10]
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_AXI_araddr[39]
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_AXI_araddr[38]
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_AXI_araddr[37]
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_AXI_araddr[36]
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_AXI_araddr[35]
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_AXI_araddr[34]
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_AXI_araddr[33]
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_AXI_araddr[32]
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m02_couplers_imp_KMOB28 has unconnected port S_AXI_araddr[16]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1943.160 ; gain = 0.008 ; free physical = 59688 ; free virtual = 62122
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1943.160 ; gain = 0.008 ; free physical = 59694 ; free virtual = 62128
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1943.160 ; gain = 0.008 ; free physical = 59694 ; free virtual = 62128
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_ps_e_0/zcu102_ps_e_0/zcu102_ps_e_0_in_context.xdc] for cell 'zcu102_i/ps_e'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_ps_e_0/zcu102_ps_e_0/zcu102_ps_e_0_in_context.xdc] for cell 'zcu102_i/ps_e'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_clk_wiz_0_0/zcu102_clk_wiz_0_0/zcu102_clk_wiz_0_0_in_context.xdc] for cell 'zcu102_i/clk_wiz_0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_clk_wiz_0_0/zcu102_clk_wiz_0_0/zcu102_clk_wiz_0_0_in_context.xdc] for cell 'zcu102_i/clk_wiz_0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_0_0/zcu102_proc_sys_reset_0_0/zcu102_proc_sys_reset_0_0_in_context.xdc] for cell 'zcu102_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_0_0/zcu102_proc_sys_reset_0_0/zcu102_proc_sys_reset_0_0_in_context.xdc] for cell 'zcu102_i/proc_sys_reset_0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_1_0/zcu102_proc_sys_reset_1_0/zcu102_proc_sys_reset_1_0_in_context.xdc] for cell 'zcu102_i/proc_sys_reset_1'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_1_0/zcu102_proc_sys_reset_1_0/zcu102_proc_sys_reset_1_0_in_context.xdc] for cell 'zcu102_i/proc_sys_reset_1'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_2_0/zcu102_proc_sys_reset_2_0/zcu102_proc_sys_reset_2_0_in_context.xdc] for cell 'zcu102_i/proc_sys_reset_2'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_2_0/zcu102_proc_sys_reset_2_0/zcu102_proc_sys_reset_2_0_in_context.xdc] for cell 'zcu102_i/proc_sys_reset_2'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_3_0/zcu102_proc_sys_reset_3_0/zcu102_proc_sys_reset_3_0_in_context.xdc] for cell 'zcu102_i/proc_sys_reset_3'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_3_0/zcu102_proc_sys_reset_3_0/zcu102_proc_sys_reset_3_0_in_context.xdc] for cell 'zcu102_i/proc_sys_reset_3'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_4_0/zcu102_proc_sys_reset_4_0/zcu102_proc_sys_reset_4_0_in_context.xdc] for cell 'zcu102_i/proc_sys_reset_4'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_4_0/zcu102_proc_sys_reset_4_0/zcu102_proc_sys_reset_4_0_in_context.xdc] for cell 'zcu102_i/proc_sys_reset_4'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_5_0/zcu102_proc_sys_reset_5_0/zcu102_proc_sys_reset_5_0_in_context.xdc] for cell 'zcu102_i/proc_sys_reset_5'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_5_0/zcu102_proc_sys_reset_5_0/zcu102_proc_sys_reset_5_0_in_context.xdc] for cell 'zcu102_i/proc_sys_reset_5'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_6_0/zcu102_proc_sys_reset_6_0/zcu102_proc_sys_reset_6_0_in_context.xdc] for cell 'zcu102_i/proc_sys_reset_6'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_6_0/zcu102_proc_sys_reset_6_0/zcu102_proc_sys_reset_6_0_in_context.xdc] for cell 'zcu102_i/proc_sys_reset_6'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_xlconcat_0_0/zcu102_xlconcat_0_0/zcu102_xlconcat_0_0_in_context.xdc] for cell 'zcu102_i/xlconcat_0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_xlconcat_0_0/zcu102_xlconcat_0_0/zcu102_xlconcat_0_0_in_context.xdc] for cell 'zcu102_i/xlconcat_0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_xlconcat_1_0/zcu102_xlconcat_1_0/zcu102_xlconcat_0_0_in_context.xdc] for cell 'zcu102_i/xlconcat_1'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_xlconcat_1_0/zcu102_xlconcat_1_0/zcu102_xlconcat_0_0_in_context.xdc] for cell 'zcu102_i/xlconcat_1'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_0_0/zcu102_dm_0_0/zcu102_dm_1_0_in_context.xdc] for cell 'zcu102_i/dm_0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_0_0/zcu102_dm_0_0/zcu102_dm_1_0_in_context.xdc] for cell 'zcu102_i/dm_0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_1_0/zcu102_dm_1_0/zcu102_dm_1_0_in_context.xdc] for cell 'zcu102_i/dm_1'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_1_0/zcu102_dm_1_0/zcu102_dm_1_0_in_context.xdc] for cell 'zcu102_i/dm_1'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_2_0/zcu102_dm_2_0/zcu102_dm_2_0_in_context.xdc] for cell 'zcu102_i/dm_2'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_2_0/zcu102_dm_2_0/zcu102_dm_2_0_in_context.xdc] for cell 'zcu102_i/dm_2'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_DigitRec_1_0/zcu102_DigitRec_1_0/zcu102_DigitRec_1_0_in_context.xdc] for cell 'zcu102_i/DigitRec_1'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_DigitRec_1_0/zcu102_DigitRec_1_0/zcu102_DigitRec_1_0_in_context.xdc] for cell 'zcu102_i/DigitRec_1'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_DigitRec_1_if_0/zcu102_DigitRec_1_if_0/zcu102_DigitRec_1_if_0_in_context.xdc] for cell 'zcu102_i/DigitRec_1_if'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_DigitRec_1_if_0/zcu102_DigitRec_1_if_0/zcu102_DigitRec_1_if_0_in_context.xdc] for cell 'zcu102_i/DigitRec_1_if'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_0_tx_0_0/zcu102_axis_dwc_dm_0_tx_0_0/zcu102_axis_dwc_dm_0_tx_0_0_in_context.xdc] for cell 'zcu102_i/axis_dwc_dm_0_tx_0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_0_tx_0_0/zcu102_axis_dwc_dm_0_tx_0_0/zcu102_axis_dwc_dm_0_tx_0_0_in_context.xdc] for cell 'zcu102_i/axis_dwc_dm_0_tx_0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_1_tx_0_0/zcu102_axis_dwc_dm_1_tx_0_0/zcu102_axis_dwc_dm_0_tx_0_0_in_context.xdc] for cell 'zcu102_i/axis_dwc_dm_1_tx_0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_1_tx_0_0/zcu102_axis_dwc_dm_1_tx_0_0/zcu102_axis_dwc_dm_0_tx_0_0_in_context.xdc] for cell 'zcu102_i/axis_dwc_dm_1_tx_0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_2_rx_0_0/zcu102_axis_dwc_dm_2_rx_0_0/zcu102_axis_dwc_dm_2_rx_0_0_in_context.xdc] for cell 'zcu102_i/axis_dwc_dm_2_rx_0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis_dwc_dm_2_rx_0_0/zcu102_axis_dwc_dm_2_rx_0_0/zcu102_axis_dwc_dm_2_rx_0_0_in_context.xdc] for cell 'zcu102_i/axis_dwc_dm_2_rx_0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_sds_irq_const_0/zcu102_sds_irq_const_0/zcu102_sds_irq_const_0_in_context.xdc] for cell 'zcu102_i/sds_irq_const'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_sds_irq_const_0/zcu102_sds_irq_const_0/zcu102_sds_irq_const_0_in_context.xdc] for cell 'zcu102_i/sds_irq_const'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_xbar_0/zcu102_xbar_0/zcu102_xbar_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/xbar'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_xbar_0/zcu102_xbar_0/zcu102_xbar_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/xbar'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_3/zcu102_s00_regslice_3/zcu102_s00_regslice_3_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_3/zcu102_s00_regslice_3/zcu102_s00_regslice_3_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/s00_regslice'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_2/zcu102_auto_us_df_2/zcu102_auto_us_df_2_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_2/zcu102_auto_us_df_2/zcu102_auto_us_df_2_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_2/zcu102_s00_regslice_2/zcu102_s00_regslice_2_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_2/zcu102_s00_regslice_2/zcu102_s00_regslice_2_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_regslice'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_1/zcu102_auto_us_df_1/zcu102_auto_us_df_1_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_1/zcu102_auto_us_df_1/zcu102_auto_us_df_1_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_1/zcu102_s00_regslice_1/zcu102_s00_regslice_2_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_1/zcu102_s00_regslice_1/zcu102_s00_regslice_2_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/s00_regslice'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_0/zcu102_auto_us_df_0/zcu102_auto_us_df_1_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_0/zcu102_auto_us_df_0/zcu102_auto_us_df_1_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m03_regslice_0/zcu102_m03_regslice_0/zcu102_m03_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m03_couplers/m03_regslice'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m03_regslice_0/zcu102_m03_regslice_0/zcu102_m03_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m03_couplers/m03_regslice'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m02_regslice_0/zcu102_m02_regslice_0/zcu102_m03_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m02_couplers/m02_regslice'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m02_regslice_0/zcu102_m02_regslice_0/zcu102_m03_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m02_couplers/m02_regslice'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m01_regslice_0/zcu102_m01_regslice_0/zcu102_m03_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m01_couplers/m01_regslice'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m01_regslice_0/zcu102_m01_regslice_0/zcu102_m03_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m01_couplers/m01_regslice'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_regslice_0/zcu102_m00_regslice_0/zcu102_m00_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_regslice_0/zcu102_m00_regslice_0/zcu102_m00_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m00_couplers/m00_regslice'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_0/zcu102_s00_regslice_0/zcu102_s00_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_0/zcu102_s00_regslice_0/zcu102_s00_regslice_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/s00_regslice'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_data_fifo_0/zcu102_s00_data_fifo_0/zcu102_s00_data_fifo_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/s00_data_fifo'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_data_fifo_0/zcu102_s00_data_fifo_0/zcu102_s00_data_fifo_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/s00_data_fifo'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_ds_0/zcu102_auto_ds_0/zcu102_auto_ds_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_ds_0/zcu102_auto_ds_0/zcu102_auto_ds_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_pc_0/zcu102_auto_pc_0/zcu102_auto_pc_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_pc_0/zcu102_auto_pc_0/zcu102_auto_pc_0_in_context.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_pc'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2582.578 ; gain = 0.000 ; free physical = 58911 ; free virtual = 61346
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:51 . Memory (MB): peak = 2582.578 ; gain = 639.426 ; free physical = 59045 ; free virtual = 61480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:51 . Memory (MB): peak = 2582.578 ; gain = 639.426 ; free physical = 59045 ; free virtual = 61480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for zcu102_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/ps_e. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/proc_sys_reset_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/proc_sys_reset_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/proc_sys_reset_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/proc_sys_reset_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/proc_sys_reset_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/proc_sys_reset_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/xlconcat_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/dm_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/dm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/dm_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/DigitRec_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/DigitRec_1_if. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axis_dwc_dm_0_tx_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axis_dwc_dm_1_tx_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axis_dwc_dm_2_rx_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/sds_irq_const. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m03_couplers/m03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m02_couplers/m02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/s00_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 2582.578 ; gain = 639.426 ; free physical = 59045 ; free virtual = 61480
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'zcu102_i' in module 'zcu102_wrapper' to reference 'zcu102' which has no pins
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 2582.586 ; gain = 639.434 ; free physical = 59048 ; free virtual = 61484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:52 . Memory (MB): peak = 2582.586 ; gain = 639.434 ; free physical = 59038 ; free virtual = 61476
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'zcu102_i/ps_e/pl_clk0' to pin 'zcu102_i/ps_e/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zcu102_i/clk_wiz_0/clk_in1' to pin 'zcu102_i/ps_e/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zcu102_i/clk_wiz_0/clk_out1' to pin 'zcu102_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'zcu102_i/clk_wiz_0/clk_in1' to 'zcu102_i/ps_e/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zcu102_i/clk_wiz_0/clk_out2' to pin 'zcu102_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'zcu102_i/clk_wiz_0/clk_in1' to 'zcu102_i/ps_e/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zcu102_i/clk_wiz_0/clk_out3' to pin 'zcu102_i/clk_wiz_0/bbstub_clk_out3/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'zcu102_i/clk_wiz_0/clk_in1' to 'zcu102_i/ps_e/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zcu102_i/clk_wiz_0/clk_out4' to pin 'zcu102_i/clk_wiz_0/bbstub_clk_out4/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'zcu102_i/clk_wiz_0/clk_in1' to 'zcu102_i/ps_e/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zcu102_i/clk_wiz_0/clk_out5' to pin 'zcu102_i/clk_wiz_0/bbstub_clk_out5/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'zcu102_i/clk_wiz_0/clk_in1' to 'zcu102_i/ps_e/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zcu102_i/clk_wiz_0/clk_out6' to pin 'zcu102_i/clk_wiz_0/bbstub_clk_out6/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'zcu102_i/clk_wiz_0/clk_in1' to 'zcu102_i/ps_e/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zcu102_i/clk_wiz_0/clk_out7' to pin 'zcu102_i/clk_wiz_0/bbstub_clk_out7/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'zcu102_i/clk_wiz_0/clk_in1' to 'zcu102_i/ps_e/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zcu102_i/DigitRec_1/global_results_Clk_A' to pin 'zcu102_i/DigitRec_1/bbstub_global_results_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zcu102_i/DigitRec_1/global_test_set_V_Clk_A' to pin 'zcu102_i/DigitRec_1/bbstub_global_test_set_V_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zcu102_i/DigitRec_1/global_training_set_V_Clk_A' to pin 'zcu102_i/DigitRec_1/bbstub_global_training_set_V_Clk_A/O'
INFO: [Synth 8-5819] Moved 12 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:02:17 . Memory (MB): peak = 2832.258 ; gain = 889.105 ; free physical = 58483 ; free virtual = 60921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:02:17 . Memory (MB): peak = 2833.250 ; gain = 890.098 ; free physical = 58482 ; free virtual = 60921
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:07 ; elapsed = 00:02:18 . Memory (MB): peak = 2836.266 ; gain = 893.113 ; free physical = 58480 ; free virtual = 60918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:02:18 . Memory (MB): peak = 2836.270 ; gain = 893.117 ; free physical = 58480 ; free virtual = 60918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:07 ; elapsed = 00:02:18 . Memory (MB): peak = 2836.270 ; gain = 893.117 ; free physical = 58480 ; free virtual = 60918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:07 ; elapsed = 00:02:18 . Memory (MB): peak = 2836.270 ; gain = 893.117 ; free physical = 58480 ; free virtual = 60918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:07 ; elapsed = 00:02:18 . Memory (MB): peak = 2836.270 ; gain = 893.117 ; free physical = 58480 ; free virtual = 60918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:07 ; elapsed = 00:02:18 . Memory (MB): peak = 2836.270 ; gain = 893.117 ; free physical = 58480 ; free virtual = 60918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:07 ; elapsed = 00:02:18 . Memory (MB): peak = 2836.270 ; gain = 893.117 ; free physical = 58480 ; free virtual = 60918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |zcu102_xbar_0               |         1|
|2     |zcu102_m00_regslice_0       |         1|
|3     |zcu102_m01_regslice_0       |         1|
|4     |zcu102_m02_regslice_0       |         1|
|5     |zcu102_m03_regslice_0       |         1|
|6     |zcu102_auto_ds_0            |         1|
|7     |zcu102_auto_pc_0            |         1|
|8     |zcu102_s00_data_fifo_0      |         1|
|9     |zcu102_s00_regslice_0       |         1|
|10    |zcu102_auto_us_df_1         |         1|
|11    |zcu102_s00_regslice_2       |         1|
|12    |zcu102_auto_us_df_0         |         1|
|13    |zcu102_s00_regslice_1       |         1|
|14    |zcu102_auto_us_df_2         |         1|
|15    |zcu102_s00_regslice_3       |         1|
|16    |zcu102_DigitRec_1_0         |         1|
|17    |zcu102_DigitRec_1_if_0      |         1|
|18    |zcu102_axis_dwc_dm_0_tx_0_0 |         1|
|19    |zcu102_axis_dwc_dm_1_tx_0_0 |         1|
|20    |zcu102_axis_dwc_dm_2_rx_0_0 |         1|
|21    |zcu102_clk_wiz_0_0          |         1|
|22    |zcu102_dm_0_0               |         1|
|23    |zcu102_dm_1_0               |         1|
|24    |zcu102_dm_2_0               |         1|
|25    |zcu102_proc_sys_reset_0_0   |         1|
|26    |zcu102_proc_sys_reset_1_0   |         1|
|27    |zcu102_proc_sys_reset_2_0   |         1|
|28    |zcu102_proc_sys_reset_3_0   |         1|
|29    |zcu102_proc_sys_reset_4_0   |         1|
|30    |zcu102_proc_sys_reset_5_0   |         1|
|31    |zcu102_proc_sys_reset_6_0   |         1|
|32    |zcu102_ps_e_0               |         1|
|33    |zcu102_sds_irq_const_0      |         1|
|34    |zcu102_xlconcat_0_0         |         1|
|35    |zcu102_xlconcat_1_0         |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |zcu102_DigitRec_1_0         |     1|
|2     |zcu102_DigitRec_1_if_0      |     1|
|3     |zcu102_auto_ds_0            |     1|
|4     |zcu102_auto_pc_0            |     1|
|5     |zcu102_auto_us_df_0         |     1|
|6     |zcu102_auto_us_df_1         |     1|
|7     |zcu102_auto_us_df_2         |     1|
|8     |zcu102_axis_dwc_dm_0_tx_0_0 |     1|
|9     |zcu102_axis_dwc_dm_1_tx_0_0 |     1|
|10    |zcu102_axis_dwc_dm_2_rx_0_0 |     1|
|11    |zcu102_clk_wiz_0_0          |     1|
|12    |zcu102_dm_0_0               |     1|
|13    |zcu102_dm_1_0               |     1|
|14    |zcu102_dm_2_0               |     1|
|15    |zcu102_m00_regslice_0       |     1|
|16    |zcu102_m01_regslice_0       |     1|
|17    |zcu102_m02_regslice_0       |     1|
|18    |zcu102_m03_regslice_0       |     1|
|19    |zcu102_proc_sys_reset_0_0   |     1|
|20    |zcu102_proc_sys_reset_1_0   |     1|
|21    |zcu102_proc_sys_reset_2_0   |     1|
|22    |zcu102_proc_sys_reset_3_0   |     1|
|23    |zcu102_proc_sys_reset_4_0   |     1|
|24    |zcu102_proc_sys_reset_5_0   |     1|
|25    |zcu102_proc_sys_reset_6_0   |     1|
|26    |zcu102_ps_e_0               |     1|
|27    |zcu102_s00_data_fifo_0      |     1|
|28    |zcu102_s00_regslice_0       |     1|
|29    |zcu102_s00_regslice_1       |     1|
|30    |zcu102_s00_regslice_2       |     1|
|31    |zcu102_s00_regslice_3       |     1|
|32    |zcu102_sds_irq_const_0      |     1|
|33    |zcu102_xbar_0               |     1|
|34    |zcu102_xlconcat_0_0         |     1|
|35    |zcu102_xlconcat_1_0         |     1|
+------+----------------------------+------+

Report Instance Areas: 
+------+-------------------------------+------------------------------------+------+
|      |Instance                       |Module                              |Cells |
+------+-------------------------------+------------------------------------+------+
|1     |top                            |                                    |  6589|
|2     |  zcu102_i                     |zcu102                              |  6589|
|3     |    axi_ic_ps_e_M_AXI_HPM0_FPD |zcu102_axi_ic_ps_e_M_AXI_HPM0_FPD_0 |  2234|
|4     |      m00_couplers             |m00_couplers_imp_1L5FO83            |   152|
|5     |      m01_couplers             |m01_couplers_imp_RMJU2A             |   108|
|6     |      m02_couplers             |m02_couplers_imp_KMOB28             |   108|
|7     |      m03_couplers             |m03_couplers_imp_1RBCT5D            |   108|
|8     |      s00_couplers             |s00_couplers_imp_1XHUIUQ            |  1209|
|9     |    axi_ic_ps_e_S_AXI_HP0_FPD  |zcu102_axi_ic_ps_e_S_AXI_HP0_FPD_0  |   272|
|10    |      s00_couplers             |s00_couplers_imp_7PU0X4             |   272|
|11    |    axi_ic_ps_e_S_AXI_HP1_FPD  |zcu102_axi_ic_ps_e_S_AXI_HP1_FPD_0  |   272|
|12    |      s00_couplers             |s00_couplers_imp_16ZUXHR            |   272|
|13    |    axi_ic_ps_e_S_AXI_HP2_FPD  |zcu102_axi_ic_ps_e_S_AXI_HP2_FPD_0  |   364|
|14    |      s00_couplers             |s00_couplers_imp_1I2ZTBB            |   364|
+------+-------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:07 ; elapsed = 00:02:18 . Memory (MB): peak = 2836.270 ; gain = 893.117 ; free physical = 58480 ; free virtual = 60918
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:01:35 . Memory (MB): peak = 2836.270 ; gain = 253.699 ; free physical = 58517 ; free virtual = 60956
Synthesis Optimization Complete : Time (s): cpu = 00:01:07 ; elapsed = 00:02:18 . Memory (MB): peak = 2836.273 ; gain = 893.117 ; free physical = 58527 ; free virtual = 60966
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
135 Infos, 129 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:02:21 . Memory (MB): peak = 2892.301 ; gain = 980.191 ; free physical = 58497 ; free virtual = 60935
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/prj/prj.runs/synth_1/zcu102_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zcu102_wrapper_utilization_synth.rpt -pb zcu102_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2892.309 ; gain = 0.000 ; free physical = 58498 ; free virtual = 60937
INFO: [Common 17-206] Exiting Vivado at Wed Aug 12 23:03:34 2020...
