<profile>

<section name = "Vivado HLS Report for 'mem_cmd_merger_512_s'" level="0">
<item name = "Date">Mon Mar  1 13:04:20 2021
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">rocev2_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7eg-ffvc1156-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00, 3.542, 1.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">3, 3, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 205, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 192, -</column>
<column name="Register">3, -, 621, 65, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1371_1_fu_250_p2">+, 0, 0, 40, 33, 6</column>
<column name="add_ln1371_2_fu_226_p2">+, 0, 0, 40, 33, 6</column>
<column name="add_ln1371_fu_163_p2">+, 0, 0, 40, 33, 6</column>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op16_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op23_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op33_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op44_write_state4">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op28">and, 0, 0, 2, 1, 1</column>
<column name="out_V_data_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="out_V_data_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="out_V_dest_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="out_V_dest_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="tmp_67_nbreadreq_fu_90_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_nbreadreq_fu_76_p3">and, 0, 0, 2, 1, 0</column>
<column name="icmp_ln883_fu_207_p2">icmp, 0, 0, 29, 64, 1</column>
<column name="out_V_data_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="out_V_dest_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter3">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="m_axis_mem_read_cmd_TDATA_blk_n">9, 2, 1, 2</column>
<column name="out_V_data_1_data_in">15, 3, 96, 288</column>
<column name="out_V_data_1_data_out">9, 2, 96, 192</column>
<column name="out_V_data_1_state">15, 3, 2, 6</column>
<column name="out_V_dest_V_1_data_in">15, 3, 1, 3</column>
<column name="out_V_dest_V_1_data_out">9, 2, 1, 2</column>
<column name="out_V_dest_V_1_state">15, 3, 2, 6</column>
<column name="rx_remoteMemCmd_V_blk_n">9, 2, 1, 2</column>
<column name="tx_localMemCmdFifo_V_blk_n">9, 2, 1, 2</column>
<column name="tx_pkgInfoFifo_V_sou_blk_n">9, 2, 1, 2</column>
<column name="tx_pkgInfoFifo_V_sou_din">15, 3, 1, 3</column>
<column name="tx_pkgInfoFifo_V_typ_blk_n">9, 2, 1, 2</column>
<column name="tx_pkgInfoFifo_V_typ_din">15, 3, 1, 3</column>
<column name="tx_pkgInfoFifo_V_wor_blk_n">9, 2, 1, 2</column>
<column name="tx_pkgInfoFifo_V_wor_din">21, 4, 29, 116</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="icmp_ln883_reg_309">1, 0, 1, 0</column>
<column name="icmp_ln883_reg_309_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="out_V_data_1_payload_A">96, 0, 96, 0</column>
<column name="out_V_data_1_payload_B">96, 0, 96, 0</column>
<column name="out_V_data_1_sel_rd">1, 0, 1, 0</column>
<column name="out_V_data_1_sel_wr">1, 0, 1, 0</column>
<column name="out_V_data_1_state">2, 0, 2, 0</column>
<column name="out_V_dest_V_1_payload_A">1, 0, 1, 0</column>
<column name="out_V_dest_V_1_payload_B">1, 0, 1, 0</column>
<column name="out_V_dest_V_1_sel_rd">1, 0, 1, 0</column>
<column name="out_V_dest_V_1_sel_wr">1, 0, 1, 0</column>
<column name="out_V_dest_V_1_state">2, 0, 2, 0</column>
<column name="tmp_67_reg_294">1, 0, 1, 0</column>
<column name="tmp_67_reg_294_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="tmp_data_1_reg_313">96, 0, 96, 0</column>
<column name="tmp_data_len_V_5_reg_298">32, 0, 32, 0</column>
<column name="tmp_data_reg_284">96, 0, 96, 0</column>
<column name="tmp_dest_V_3_reg_304">1, 0, 1, 0</column>
<column name="tmp_dest_V_reg_279">1, 0, 1, 0</column>
<column name="tmp_reg_275">1, 0, 1, 0</column>
<column name="tmp_words_V_reg_289">27, 0, 27, 0</column>
<column name="tmp_words_V_reg_289_pp0_iter1_reg">27, 0, 27, 0</column>
<column name="tmp_data_reg_284">1, 1, 96, 0</column>
<column name="tmp_dest_V_reg_279">64, 32, 1, 0</column>
<column name="tmp_reg_275">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, mem_cmd_merger&lt;512&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, mem_cmd_merger&lt;512&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mem_cmd_merger&lt;512&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mem_cmd_merger&lt;512&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, mem_cmd_merger&lt;512&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mem_cmd_merger&lt;512&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mem_cmd_merger&lt;512&gt;, return value</column>
<column name="rx_remoteMemCmd_V_dout">in, 113, ap_fifo, rx_remoteMemCmd_V, pointer</column>
<column name="rx_remoteMemCmd_V_empty_n">in, 1, ap_fifo, rx_remoteMemCmd_V, pointer</column>
<column name="rx_remoteMemCmd_V_read">out, 1, ap_fifo, rx_remoteMemCmd_V, pointer</column>
<column name="tx_localMemCmdFifo_V_dout">in, 113, ap_fifo, tx_localMemCmdFifo_V, pointer</column>
<column name="tx_localMemCmdFifo_V_empty_n">in, 1, ap_fifo, tx_localMemCmdFifo_V, pointer</column>
<column name="tx_localMemCmdFifo_V_read">out, 1, ap_fifo, tx_localMemCmdFifo_V, pointer</column>
<column name="tx_pkgInfoFifo_V_typ_din">out, 1, ap_fifo, tx_pkgInfoFifo_V_typ, pointer</column>
<column name="tx_pkgInfoFifo_V_typ_full_n">in, 1, ap_fifo, tx_pkgInfoFifo_V_typ, pointer</column>
<column name="tx_pkgInfoFifo_V_typ_write">out, 1, ap_fifo, tx_pkgInfoFifo_V_typ, pointer</column>
<column name="tx_pkgInfoFifo_V_sou_din">out, 1, ap_fifo, tx_pkgInfoFifo_V_sou, pointer</column>
<column name="tx_pkgInfoFifo_V_sou_full_n">in, 1, ap_fifo, tx_pkgInfoFifo_V_sou, pointer</column>
<column name="tx_pkgInfoFifo_V_sou_write">out, 1, ap_fifo, tx_pkgInfoFifo_V_sou, pointer</column>
<column name="tx_pkgInfoFifo_V_wor_din">out, 29, ap_fifo, tx_pkgInfoFifo_V_wor, pointer</column>
<column name="tx_pkgInfoFifo_V_wor_full_n">in, 1, ap_fifo, tx_pkgInfoFifo_V_wor, pointer</column>
<column name="tx_pkgInfoFifo_V_wor_write">out, 1, ap_fifo, tx_pkgInfoFifo_V_wor, pointer</column>
<column name="m_axis_mem_read_cmd_TREADY">in, 1, axis, out_V_dest_V, pointer</column>
<column name="m_axis_mem_read_cmd_TVALID">out, 1, axis, out_V_dest_V, pointer</column>
<column name="m_axis_mem_read_cmd_TDEST">out, 1, axis, out_V_dest_V, pointer</column>
<column name="m_axis_mem_read_cmd_TDATA">out, 96, axis, out_V_data, pointer</column>
</table>
</item>
</section>
</profile>
