# Architecture
<!-- Author: Vasu Padsumbia -->

This document describes the system design of the CODESYS Control Linux RTE (cclrte) platform.

---

## System Overview

cclrte turns a Raspberry Pi 5 (2 GB) into a deterministic industrial PLC by layering:

1. **Firmware-level RT tuning** — CPU frequency locked at 2.4 GHz, DVFS disabled, GPU/display clock trees idle
2. **PREEMPT_RT or Xenomai kernel** — full preemption or dual-kernel hard-RT
3. **CPU isolation** — two cores reserved exclusively for real-time tasks
4. **CODESYS Control for Linux SL** — IEC 61131-3 runtime, pinned to isolated core
5. **IgH EtherCAT master** — kernel-space fieldbus, pinned to isolated core
6. **WebUI + management stack** — confined to general-purpose cores

---

## Network Topology

```
                    ┌──────────────────────────────────┐
                    │       Raspberry Pi 5             │
                    │                                  │
  CODESYS IDE ──────┤ eth0  192.168.2.100/24           │
  (port 1217)       │   └─ CODESYS gateway             │
  OPC-UA client ────┤      CODESYS OPC-UA :4840        │
                    │                                  │
  WiFi AP ──────────┤ wlan0  DHCP                      │
  WebUI :8080       │   └─ Management / SSH            │
  SSH               │      Flask WebUI                 │
                    │                                  │
  EtherCAT slaves ──┤ eth1  (no IP — link-only)        │
  (USB-to-ETH NIC)  │   └─ IgH EtherCAT master         │
                    │                                  │
  IO-Link devices ──┤ SPI0  /dev/spidev0.0             │
  (4 ports via HAT) │   └─ iol master                  │
                    │                                  │
  Modbus devices ───┤ UART0 /dev/ttyAMA0               │
  (RS-485 HAT)      │   └─ CODESYS Modbus SL           │
                    │                                  │
  CAN devices ──────┤ SPI1  MCP2515                    │
  (CAN HAT)         │   └─ CODESYS CANopen SL          │
                    └──────────────────────────────────┘
```

**Note:** eth0 is the native RPi5 GbE (BCM2712 / RP1 MAC). eth1 is a USB-to-Ethernet adapter used exclusively for EtherCAT fieldbus with no IP address assigned.

---

## CPU Layout

The four RPi5 cores (BCM2712, Cortex-A76) are partitioned into two domains:

```
┌──────────────────────────────────────────────────────────────┐
│                    RPi5 BCM2712 (4× Cortex-A76)              │
├──────────────────┬────────────────┬──────────────────────────┤
│   CPU 0          │   CPU 1        │  CPU 2       CPU 3       │
│   General OS     │   General OS   │  EtherCAT    CODESYS     │
│   systemd        │   systemd      │  ec_master   codesysctrl │
│   networking     │   flask webui  │  SCHED_FIFO  SCHED_FIFO  │
│   mosquitto      │   ssh          │  prio 90     prio 80     │
│   logging        │   udev         │  isolated    isolated    │
├──────────────────┴────────────────┼──────────────────────────┤
│      Linux domain                 │     Real-time domain     │
│   (systemd CPUAffinity=0 1)       │   (isolcpus=2,3)         │
└───────────────────────────────────┴──────────────────────────┘
```

**Why isolate CPUs?**

Without `isolcpus`, the Linux scheduler can migrate tasks onto any core, causing latency spikes when a general-purpose task preempts the EtherCAT or PLC thread — even with SCHED_FIFO. With `isolcpus=2,3 nohz_full=2,3`:

- No timer ticks interrupt CPUs 2,3 (tickless operation)
- No tasks migrate onto CPUs 2,3 unless explicitly pinned
- `rcu_nocbs=2,3` removes RCU callbacks from isolated cores
- Result: sub-100 µs worst-case latency for PREEMPT_RT; 2–15 µs for Xenomai

---

## RT Determinism Stack

```
┌─────────────────────────────────────────────────────────────────┐
│ Application Layer                                               │
│   CODESYS: SysCPUAffinity=0x08, SCHED_FIFO 80, mlockall         │
│   EtherCAT: taskset CPU2, SCHED_FIFO 90                         │
├─────────────────────────────────────────────────────────────────┤
│ Scheduler / Process Layer                                       │
│   sched_rt_runtime_us = -1  (no RT bandwidth cap)               │
│   vm.swappiness = 0         (no page swapping)                  │
│   prlimit MEMLOCK=unlimited (CODESYS, EtherCAT)                 │
│   CPUAffinity=0 1 in system.conf.d (all services → CPU0,1)      │
├─────────────────────────────────────────────────────────────────┤
│ CPU Frequency / C-State Layer                                   │
│   scaling_governor = performance (all CPUs)                     │
│   C-states disabled on CPU2, CPU3                               │
│   CPU locked at 2.4 GHz on all cores (force_turbo=1)            │
├─────────────────────────────────────────────────────────────────┤
│ Kernel Layer                                                    │
│   CONFIG_PREEMPT_RT=y     Full kernel preemption                │
│   HZ=1000                 1 ms timer resolution                 │
│   NO_HZ_FULL              Tickless on isolated CPUs             │
│   RCU_NOCB_CPU            RCU off isolated CPUs                 │
│   CPU_IDLE=n              No CPU idle driver                    │
│   FTRACE=n, SCHED_DEBUG=n No tracing overhead                   │
│   BCM2712_WDT=y           Hardware watchdog (RP1)               │
├─────────────────────────────────────────────────────────────────┤
│ Firmware Layer (config.txt)                                     │
│   force_turbo=1           Lock CPU at 2.4 GHz (base clock)      │
│   temp_limit=80           Thermal limit 80°C (not 85°C)         │
│   gpu_mem=16              Minimal GPU memory allocation         │
│   DISABLE_VC4GRAPHICS=1   VC4 KMS driver off (idle GPU clocks)  │
│   hdmi_blanking=2         HDMI completely off                   │
│   display_auto_detect=0   No display enumeration at boot        │
│   camera_auto_detect=0    No camera enumeration at boot         │
│   dtparam=audio=off       Audio clocks off                      │
│   dtoverlay=disable-bt    Free UART0 from Bluetooth             │
│   dtparam=watchdog=on     Enable BCM2712 hardware watchdog      │
└─────────────────────────────────────────────────────────────────┘
```

---

## Dual-Kernel Architecture (Xenomai Variant)

The Xenomai build adds a second real-time kernel (Cobalt) running beneath Linux via the Dovetail interrupt pipeline:

```
┌─────────────────────────────────────────────────────────────────┐
│  Linux (GPOS) — runs as lowest-priority Xenomai task            │
│  ┌─────────────────────────────────────────────────────────┐    │
│  │  Cobalt micro-kernel (hard real-time)                   │    │
│  │    IRQ pipeline — intercepts all hardware interrupts    │    │
│  │    RTDM — real-time device model                        │    │
│  │    RTnet — real-time network stack                      │    │
│  │    Cobalt tasks: CODESYS (prio 80), EtherCAT (prio 90)  │    │
│  └─────────────────────────────────────────────────────────┘    │
└─────────────────────────────────────────────────────────────────┘
```

Key differences from PREEMPT_RT:
- Hardware interrupts are handled by Cobalt before Linux sees them
- Linux interrupts (wlan0, USB, logging) cannot delay Cobalt tasks
- Worst-case latency 2–15 µs vs PREEMPT_RT's < 100 µs
- Requires Dovetail-patched kernel for BCM2712 / arm64
- Requires `xenomai-libcobalt` in userspace for CODESYS/EtherCAT

---

## Software Layer Diagram

```
┌─────────────────────────────────────────────────────────────────┐
│                    CODESYS IDE (PC)                             │
└───────────────────────────────┬─────────────────────────────────┘
                                │ TCP 1217 / 4840
┌───────────────────────────────▼─────────────────────────────────┐
│                    cclrte image (Yocto)                         │
│                                                                 │
│  ┌──────────────┐ ┌─────────────┐ ┌────────────┐ ┌──────────┐   │
│  │   CODESYS    │ │ IgH EtherCAT│ │  open62541 │ │ Mosquitto│   │
│  │ Control SL   │ │   master    │ │   OPC-UA   │ │   MQTT   │   │
│  └──────┬───────┘ └──────┬──────┘ └────────────┘ └──────────┘   │
│         │                │                                      │
│  ┌──────▼────────────────▼──────────────────────────────────┐   │
│  │              systemd services                            │   │
│  │   rt-setup → ethercat → codesyscontrol                   │   │
│  │   mosquitto, plc-webui, systemd-networkd                 │   │
│  └──────────────────────────────────────────────────────────┘   │
│                                                                 │
│  ┌──────────────────────────────────────────────────────────┐   │
│  │         PREEMPT_RT or Xenomai Cobalt kernel              │   │
│  └──────────────────────────────────────────────────────────┘   │
│                                                                 │
│  ┌──────────────────────────────────────────────────────────┐   │
│  │  meta-cclrte Yocto layer (custom recipes + distro conf)  │   │
│  └──────────────────────────────────────────────────────────┘   │
└─────────────────────────────────────────────────────────────────┘
```

---

## systemd Service Dependency Chain

```
local-fs.target
    └── sysinit.target
            └── rt-setup.service          (CPUAffinity=0 1, Type=oneshot)
                    ├── ethercat.service  (CPUAffinity=2, SCHED_FIFO 89)
                    │       └── codesyscontrol.service  (CPUAffinity=3, SCHED_FIFO 80)
                    ├── mosquitto.service
                    ├── plc-webui.service  (CPUAffinity=0 1, Nice=10)
                    └── systemd-networkd.service
```

`rt-setup.service` runs first as a oneshot and:
1. Moves all IRQ affinity to CPU0,1 (mask 0x3)
2. Pins EtherCAT NIC IRQ to CPU2
3. Removes RT bandwidth cap (`sched_rt_runtime_us=-1`)
4. Waits for `ec_master` kernel thread → sets SCHED_FIFO 90 + taskset CPU2
5. Waits for `codesyscontrol` process → sets SCHED_FIFO 80 + taskset CPU3

---

## CODESYS Runtime Deployment

CODESYS Control for Linux SL is a closed-license binary not bundled in the image. It is deployed after first boot via the CODESYS IDE:

```
CODESYS IDE (PC)
    └── Tools → Update Raspberry Pi / Linux SL
            └── SSH to 192.168.2.100 (eth0)
                    └── IDE installs /opt/codesys/* via SSH
                            └── codesys-ide-install.path (systemd.path watcher)
                                    └── codesys-post-install.sh
                                            ├── Apply RT drop-in (CPU3, SCHED_FIFO 80)
                                            ├── Enable codesyscontrol.service
                                            └── Start runtime
```

The Yocto image pre-installs:
- `/etc/CODESYSControl.cfg` — runtime config (SysCPUAffinity=0x08, Watchdog, OPC-UA)
- `codesyscontrol.service.d/rt-override.conf` — SCHED_FIFO 80 + CPU3 taskset
- `/opt/codesys/` directory structure
- The `codesys-ide-install.path` watcher that triggers post-install automatically

---

## RT Latency Verification

After boot, RT latency can be verified via the WebUI (System page) or SSH:

```bash
# Trigger via WebUI "Run cyclictest (~3 min)" button, or:
systemctl restart rt-verify

# View result
cat /var/log/cclrte-rt-result.txt
```

The `run-cyclictest.sh` script runs three independent phases:

| Phase | CPU | Priority | Role |
|-------|-----|----------|------|
| 1 — SMP baseline | all | FIFO 80 | OS noise characterization |
| 2 — EtherCAT | CPU2 | FIFO 90 | EtherCAT master latency budget |
| 3 — CODESYS | CPU3 | FIFO 80 | PLC scan cycle latency budget |

CODESYS and EtherCAT services do **not** need to be running — the test measures kernel RT latency, not application behavior.

Example result (JSON):
```json
{
  "timestamp": "2026-04-10T12:00:00",
  "status": "PASS",
  "threshold_us": 100,
  "duration_sec": 60,
  "smp_max_us": 42,
  "cpu2_ethercat": { "max_us": 38, "avg_us": 12, "priority": 90 },
  "cpu3_codesys":  { "max_us": 41, "avg_us": 14, "priority": 80 },
  "worst_max_us":  42
}
```

---

## Build System Architecture

```
cclrte.sh build <target>
    └── kas build kas/<target>.yml
            ├── kas/base.yml
            │     poky (scarthgap)
            │     meta-openembedded (scarthgap)
            │     meta-cclrte (local)
            └── kas/rpi5-64.yml (or rpi5-xenomai.yml or qemu-x86-64.yml)
                  meta-raspberrypi (scarthgap)
                  meta-realtime (scarthgap)
                      └── bitbake cclrte-image
                              ├── linux-raspberrypi (+ PREEMPT_RT cfg frags)
                              ├── codesys-control (config + service, no binary)
                              ├── igh-ethercat (kernel module)
                              ├── open62541 (OPC-UA library)
                              ├── mosquitto (MQTT broker)
                              ├── plc-webui (Flask WebUI)
                              ├── rt-setup (RT tuning scripts)
                              ├── rt-verify (cyclictest wrapper)
                              └── cclrte-network (networkd configs)
```

---

## Security Model

| Boundary | Mechanism |
|----------|-----------|
| SSH access | Password auth enabled (root / `cclrte`); add SSH key via site.conf or WebUI for key-only access |
| WebUI auth | PBKDF2-HMAC-SHA256, session cookie, `login_required` decorator |
| WebUI credentials | `/var/lib/cclrte/webui-credentials.json` (chmod 600) |
| CODESYS gateway | No built-in auth on port 1217; rely on network segregation (eth0 dedicated programming port) |
| MQTT | No TLS by default; enable for production (see `docs/LIMITATIONS.md`) |
| OPC-UA | open62541 without certificate infrastructure by default |
| WiFi | WPA2-PSK; credentials in wpa_supplicant-wlan0.conf (chmod 600) |

---

## Watchdog Behavior

The BCM2712 hardware watchdog (`/dev/watchdog`) is enabled via `dtparam=watchdog=on`. The watchdog daemon (`watchdog.service`) kicks it every 2 seconds with a 10-second software timeout.

If `codesyscontrol` hangs and the system becomes unresponsive:
1. Watchdog daemon stops kicking within 10 seconds
2. BCM2712 watchdog fires (hardware timeout: 15 seconds)
3. System performs hard reset
4. RPi5 reboots and systemd restarts all services

This ensures the PLC returns to operational state after a software hang without manual intervention.
