**/*.vtr
**/__pycache__
sim/openems/oshpark-4-layer/microstrip/sim
