module combinat();
    wire n_120_140;
    wire n_120_180;
    wire n_120_240;
    wire n_120_260;
    wire n_130_370;
    wire n_130_390;
    wire n_130_450;
    wire n_330_140;
    wire n_330_70;
    wire n_350_70;
    wire n_380_330;
    wire n_380_370;
    wire n_400_330;
    wire n_540_160;
    wire n_540_370;
    wire n_620_210;
    wire n_620_230;
    wire n_620_250;
    wire n_620_310;
    wire n_730_120;
    wire n_730_190;
    wire n_730_250;
    wire n_730_310;
    wire n_760_120;
    wire n_760_140;
    wire n_760_160;
    wire n_760_190;
    wire n_760_210;
    wire n_760_230;
    wire n_760_250;
    wire n_860_170;
    wire n_890_130;
    wire n_890_170;
    wire n_910_130;
    (* x=390, y=310 *) VProbe Pr3(n_380_330,n_400_330);
    (* x=400, y=330 *) GND *(n_400_330);
    (* x=150, y=710 *) .TR TR1();
    (* x=900, y=110 *) VProbe Pr5(n_890_130,n_910_130);
    (* x=620, y=280 *) Vdc V3(n_620_250,n_620_310);
    (* x=730, y=310 *) GND *(n_730_310);
    (* x=620, y=310 *) GND *5(n_620_310);
    (* x=910, y=130 *) GND *4(n_910_130);
    (* x=810, y=160 *) mux4to1 Y5(n_760_120,n_760_140,n_760_160,n_760_190,n_760_210,n_760_230,n_760_250,n_860_170);
    (* x=120, y=210 *) Vrect V1(n_120_180,n_120_240);
    (* x=120, y=260 *) GND *(n_120_260);
    (* x=340, y=50 *) VProbe Pr1(n_330_70,n_350_70);
    (* x=350, y=70 *) GND *6(n_350_70);
    (* x=130, y=450 *) GND *(n_130_450);
    (* x=130, y=420 *) Vrect V2(n_130_390,n_130_450);
    (* S0_x1=380, S0_y1=370, S0_x2=540, S0_y2=370 *) net net0(n_380_370, n_540_370);
    (* S0_x1=380, S0_y1=330, S0_x2=380, S0_y2=370 *) net net1(n_380_330, n_380_370);
    (* S0_x1=860, S0_y1=170, S0_x2=890, S0_y2=170 *) net net2(n_860_170, n_890_170);
    (* S0_x1=890, S0_y1=130, S0_x2=890, S0_y2=170 *) net net3(n_890_130, n_890_170);
    (* S0_x1=730, S0_y1=190, S0_x2=730, S0_y2=250 *) net net4(n_730_190, n_730_250);
    (* S0_x1=730, S0_y1=190, S0_x2=760, S0_y2=190 *) net net5(n_730_190, n_760_190);
    (* S0_x1=620, S0_y1=210, S0_x2=620, S0_y2=230 *) net net6(n_620_210, n_620_230);
    (* S0_x1=620, S0_y1=210, S0_x2=760, S0_y2=210 *) net net7(n_620_210, n_760_210);
    (* S0_x1=620, S0_y1=230, S0_x2=620, S0_y2=250 *) net net8(n_620_230, n_620_250);
    (* S0_x1=620, S0_y1=230, S0_x2=760, S0_y2=230 *) net net9(n_620_230, n_760_230);
    (* S0_x1=730, S0_y1=250, S0_x2=760, S0_y2=250 *) net net10(n_730_250, n_760_250);
    (* S0_x1=730, S0_y1=120, S0_x2=760, S0_y2=120 *) net net11(n_730_120, n_760_120);
    (* S0_x1=730, S0_y1=120, S0_x2=730, S0_y2=190 *) net net12(n_730_120, n_730_190);
    (* S0_x1=730, S0_y1=250, S0_x2=730, S0_y2=310 *) net net13(n_730_250, n_730_310);
    (* S0_x1=540, S0_y1=160, S0_x2=760, S0_y2=160 *) net net14(n_540_160, n_760_160);
    (* S0_x1=540, S0_y1=160, S0_x2=540, S0_y2=370 *) net net15(n_540_160, n_540_370);
    (* S0_x1=120, S0_y1=240, S0_x2=120, S0_y2=260 *) net net16(n_120_240, n_120_260);
    (* S0_x1=330, S0_y1=70, S0_x2=330, S0_y2=140 *) net net17(n_330_70, n_330_140);
    (* S0_x1=330, S0_y1=140, S0_x2=760, S0_y2=140 *) net net18(n_330_140, n_760_140);
    (* S0_x1=120, S0_y1=140, S0_x2=120, S0_y2=180 *) net net19(n_120_140, n_120_180);
    (* S0_x1=120, S0_y1=140, S0_x2=330, S0_y2=140 *) net net20(n_120_140, n_330_140);
    (* S0_x1=130, S0_y1=370, S0_x2=130, S0_y2=390 *) net net21(n_130_370, n_130_390);
    (* S0_x1=130, S0_y1=370, S0_x2=380, S0_y2=370 *) net net22(n_130_370, n_380_370);
endmodule
