###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Sat Aug 17 16:19:50 2024
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################
Path 1: MET Setup Check with Pin dut4/\alu_out_reg[0] /CK 
Endpoint:   dut4/\alu_out_reg[0] /D     (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: dut3/\reg_file_reg[1][4] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.916
- Setup                         0.420
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.296
- Arrival Time                 17.883
= Slack Time                    2.413
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |              |            |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                       | Ref_clk ^    |            | 0.000 |       |   0.000 |    2.413 | 
     | Ref_clk__L1_I0                        | A ^ -> Y v   | CLKINVX40M | 0.038 | 0.034 |   0.034 |    2.447 | 
     | Ref_clk__L2_I0                        | A v -> Y ^   | CLKINVX40M | 0.022 | 0.033 |   0.067 |    2.480 | 
     | scan_clk_ref_clk_mux/U1               | A0 ^ -> Y ^  | AO2B2X4M   | 0.333 | 0.278 |   0.346 |    2.759 | 
     | scan_clk_ref_clk_mux_out__L1_I1       | A ^ -> Y ^   | CLKBUFX40M | 0.053 | 0.173 |   0.519 |    2.931 | 
     | scan_clk_ref_clk_mux_out__L2_I1       | A ^ -> Y ^   | CLKBUFX40M | 0.057 | 0.112 |   0.631 |    3.044 | 
     | scan_clk_ref_clk_mux_out__L3_I0       | A ^ -> Y v   | CLKINVX32M | 0.106 | 0.083 |   0.714 |    3.126 | 
     | scan_clk_ref_clk_mux_out__L4_I7       | A v -> Y ^   | INVX8M     | 0.347 | 0.230 |   0.944 |    3.357 | 
     | dut3/\reg_file_reg[1][4]              | CK ^ -> Q v  | SDFFRQX2M  | 0.201 | 0.612 |   1.555 |    3.968 | 
     | dut4/U164                             | A v -> Y ^   | INVX2M     | 0.699 | 0.447 |   2.002 |    4.415 | 
     | dut4/div_30/U68                       | B ^ -> Y ^   | AND3X1M    | 0.111 | 0.275 |   2.277 |    4.690 | 
     | dut4/div_30/U66                       | A ^ -> Y ^   | AND2X1M    | 0.191 | 0.211 |   2.488 |    4.901 | 
     | dut4/div_30/U63                       | B ^ -> Y ^   | AND4X1M    | 0.207 | 0.305 |   2.792 |    5.205 | 
     | dut4/div_30/U41                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.133 | 0.274 |   3.066 |    5.479 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_6_1 | A v -> CO v  | ADDFX2M    | 0.116 | 0.449 |   3.515 |    5.928 | 
     | dut4/div_30/U64                       | C v -> Y v   | AND3X1M    | 0.177 | 0.340 |   3.855 |    6.268 | 
     | dut4/div_30/U47                       | S0 v -> Y ^  | CLKMX2X2M  | 0.135 | 0.265 |   4.121 |    6.534 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_5_1 | A ^ -> CO ^  | ADDFX2M    | 0.141 | 0.503 |   4.624 |    7.036 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_5_2 | CI ^ -> CO ^ | ADDFX2M    | 0.125 | 0.247 |   4.870 |    7.283 | 
     | dut4/div_30/U65                       | A ^ -> Y ^   | AND2X1M    | 0.358 | 0.313 |   5.183 |    7.596 | 
     | dut4/div_30/U52                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.128 | 0.301 |   5.484 |    7.897 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.135 | 0.474 |   5.958 |    8.371 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.343 |   6.301 |    8.714 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.115 | 0.315 |   6.616 |    9.029 | 
     | dut4/div_30/U67                       | A v -> Y v   | AND2X1M    | 0.268 | 0.321 |   6.937 |    9.350 | 
     | dut4/div_30/U56                       | S0 v -> Y v  | CLKMX2X2M  | 0.126 | 0.263 |   7.201 |    9.614 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.135 | 0.473 |   7.673 |   10.086 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.128 | 0.337 |   8.010 |   10.423 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.133 | 0.342 |   8.352 |   10.765 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.115 | 0.315 |   8.667 |   11.080 | 
     | dut4/div_30/U69                       | C v -> Y v   | AND3X1M    | 0.359 | 0.466 |   9.133 |   11.546 | 
     | dut4/div_30/U59                       | S0 v -> Y v  | CLKMX2X2M  | 0.126 | 0.286 |   9.419 |   11.832 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M    | 0.136 | 0.474 |   9.893 |   12.306 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M    | 0.135 | 0.346 |  10.239 |   12.652 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M    | 0.132 | 0.343 |  10.582 |   12.995 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M    | 0.130 | 0.339 |  10.921 |   13.334 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M    | 0.115 | 0.314 |  11.235 |   13.648 | 
     | dut4/div_30/U70                       | A v -> Y v   | AND2X1M    | 0.354 | 0.374 |  11.609 |   14.022 | 
     | dut4/div_30/U61                       | S0 v -> Y v  | CLKMX2X2M  | 0.131 | 0.289 |  11.898 |   14.310 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_1_1 | A v -> CO v  | ADDFX2M    | 0.136 | 0.476 |  12.374 |   14.787 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M    | 0.129 | 0.338 |  12.712 |   15.125 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_1_3 | CI v -> CO v | ADDFX2M    | 0.129 | 0.336 |  13.048 |   15.461 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M    | 0.132 | 0.341 |  13.389 |   15.802 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M    | 0.133 | 0.343 |  13.731 |   16.144 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M    | 0.116 | 0.317 |  14.048 |   16.461 | 
     | dut4/div_30/U72                       | A v -> Y v   | AND2X1M    | 0.424 | 0.417 |  14.465 |   16.878 | 
     | dut4/div_30/U62                       | S0 v -> Y v  | CLKMX2X2M  | 0.100 | 0.277 |  14.742 |   17.155 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_0_1 | A v -> CO v  | ADDFX2M    | 0.129 | 0.457 |  15.199 |   17.612 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFX2M    | 0.129 | 0.336 |  15.535 |   17.948 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFX2M    | 0.130 | 0.338 |  15.873 |   18.286 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFX2M    | 0.129 | 0.336 |  16.209 |   18.622 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFX2M    | 0.132 | 0.341 |  16.550 |   18.963 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFX2M    | 0.138 | 0.350 |  16.900 |   19.313 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFX2M    | 0.140 | 0.356 |  17.256 |   19.669 | 
     | dut4/U102                             | C0 v -> Y ^  | AOI222X1M  | 0.544 | 0.457 |  17.713 |   20.126 | 
     | dut4/U99                              | B ^ -> Y v   | NAND4X2M   | 0.191 | 0.170 |  17.883 |   20.296 | 
     | dut4/\alu_out_reg[0]                  | D v          | SDFFRQX2M  | 0.191 | 0.000 |  17.883 |   20.296 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                 |               |              |       |       |  Time   |   Time   | 
     |---------------------------------+---------------+--------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^     |              | 0.000 |       |   0.000 |   -2.413 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v    | CLKINVX40M   | 0.038 | 0.034 |   0.034 |   -2.379 | 
     | Ref_clk__L2_I0                  | A v -> Y ^    | CLKINVX40M   | 0.022 | 0.033 |   0.067 |   -2.346 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^   | AO2B2X4M     | 0.333 | 0.278 |   0.345 |   -2.067 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y v    | CLKINVX40M   | 0.072 | 0.075 |   0.420 |   -1.993 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A v -> Y ^    | INVX8M       | 0.034 | 0.043 |   0.463 |   -1.950 | 
     | dut9/dut0                       | CK ^ -> ECK ^ | TLATNCAX3M   | 0.322 | 0.267 |   0.731 |   -1.682 | 
     | dut9                            | gated_clk ^   | clock_gating |       |       |   0.731 |   -1.682 | 
     | gated_clk__L1_I0                | A ^ -> Y ^    | CLKBUFX40M   | 0.071 | 0.182 |   0.913 |   -1.500 | 
     | dut4/\alu_out_reg[0]            | CK ^          | SDFFRQX2M    | 0.071 | 0.004 |   0.916 |   -1.496 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin dut4/\alu_out_reg[1] /CK 
Endpoint:   dut4/\alu_out_reg[1] /D     (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: dut3/\reg_file_reg[1][4] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.916
- Setup                         0.421
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.296
- Arrival Time                 15.143
= Slack Time                    5.153
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |              |            |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                       | Ref_clk ^    |            | 0.000 |       |   0.000 |    5.153 | 
     | Ref_clk__L1_I0                        | A ^ -> Y v   | CLKINVX40M | 0.038 | 0.034 |   0.034 |    5.187 | 
     | Ref_clk__L2_I0                        | A v -> Y ^   | CLKINVX40M | 0.022 | 0.033 |   0.067 |    5.220 | 
     | scan_clk_ref_clk_mux/U1               | A0 ^ -> Y ^  | AO2B2X4M   | 0.333 | 0.278 |   0.346 |    5.499 | 
     | scan_clk_ref_clk_mux_out__L1_I1       | A ^ -> Y ^   | CLKBUFX40M | 0.053 | 0.173 |   0.519 |    5.672 | 
     | scan_clk_ref_clk_mux_out__L2_I1       | A ^ -> Y ^   | CLKBUFX40M | 0.057 | 0.112 |   0.631 |    5.784 | 
     | scan_clk_ref_clk_mux_out__L3_I0       | A ^ -> Y v   | CLKINVX32M | 0.106 | 0.083 |   0.713 |    5.866 | 
     | scan_clk_ref_clk_mux_out__L4_I7       | A v -> Y ^   | INVX8M     | 0.347 | 0.230 |   0.944 |    6.097 | 
     | dut3/\reg_file_reg[1][4]              | CK ^ -> Q v  | SDFFRQX2M  | 0.201 | 0.612 |   1.555 |    6.708 | 
     | dut4/U164                             | A v -> Y ^   | INVX2M     | 0.699 | 0.447 |   2.002 |    7.155 | 
     | dut4/div_30/U68                       | B ^ -> Y ^   | AND3X1M    | 0.111 | 0.275 |   2.277 |    7.430 | 
     | dut4/div_30/U66                       | A ^ -> Y ^   | AND2X1M    | 0.191 | 0.211 |   2.488 |    7.641 | 
     | dut4/div_30/U63                       | B ^ -> Y ^   | AND4X1M    | 0.207 | 0.305 |   2.792 |    7.945 | 
     | dut4/div_30/U41                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.133 | 0.274 |   3.066 |    8.219 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_6_1 | A v -> CO v  | ADDFX2M    | 0.116 | 0.449 |   3.515 |    8.668 | 
     | dut4/div_30/U64                       | C v -> Y v   | AND3X1M    | 0.177 | 0.340 |   3.855 |    9.008 | 
     | dut4/div_30/U47                       | S0 v -> Y ^  | CLKMX2X2M  | 0.135 | 0.265 |   4.121 |    9.274 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_5_1 | A ^ -> CO ^  | ADDFX2M    | 0.141 | 0.503 |   4.623 |    9.776 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_5_2 | CI ^ -> CO ^ | ADDFX2M    | 0.125 | 0.247 |   4.870 |   10.023 | 
     | dut4/div_30/U65                       | A ^ -> Y ^   | AND2X1M    | 0.358 | 0.313 |   5.183 |   10.336 | 
     | dut4/div_30/U52                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.128 | 0.301 |   5.484 |   10.637 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.135 | 0.474 |   5.958 |   11.111 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.343 |   6.301 |   11.454 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.115 | 0.315 |   6.616 |   11.769 | 
     | dut4/div_30/U67                       | A v -> Y v   | AND2X1M    | 0.268 | 0.321 |   6.937 |   12.090 | 
     | dut4/div_30/U56                       | S0 v -> Y v  | CLKMX2X2M  | 0.126 | 0.263 |   7.201 |   12.354 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.135 | 0.473 |   7.673 |   12.826 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.128 | 0.337 |   8.010 |   13.163 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.133 | 0.342 |   8.352 |   13.505 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.115 | 0.315 |   8.667 |   13.820 | 
     | dut4/div_30/U69                       | C v -> Y v   | AND3X1M    | 0.359 | 0.466 |   9.133 |   14.286 | 
     | dut4/div_30/U59                       | S0 v -> Y v  | CLKMX2X2M  | 0.126 | 0.286 |   9.419 |   14.572 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M    | 0.136 | 0.474 |   9.893 |   15.046 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M    | 0.135 | 0.346 |  10.239 |   15.392 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M    | 0.132 | 0.343 |  10.582 |   15.735 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M    | 0.130 | 0.339 |  10.921 |   16.074 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M    | 0.115 | 0.314 |  11.235 |   16.388 | 
     | dut4/div_30/U70                       | A v -> Y v   | AND2X1M    | 0.354 | 0.374 |  11.609 |   16.762 | 
     | dut4/div_30/U61                       | S0 v -> Y v  | CLKMX2X2M  | 0.131 | 0.289 |  11.897 |   17.050 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_1_1 | A v -> CO v  | ADDFX2M    | 0.136 | 0.476 |  12.374 |   17.527 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M    | 0.129 | 0.338 |  12.712 |   17.865 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_1_3 | CI v -> CO v | ADDFX2M    | 0.129 | 0.336 |  13.048 |   18.201 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M    | 0.132 | 0.341 |  13.389 |   18.542 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M    | 0.133 | 0.343 |  13.731 |   18.884 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M    | 0.116 | 0.317 |  14.048 |   19.201 | 
     | dut4/div_30/U72                       | A v -> Y v   | AND2X1M    | 0.424 | 0.417 |  14.465 |   19.618 | 
     | dut4/U52                              | C0 v -> Y ^  | AOI222X1M  | 0.518 | 0.499 |  14.963 |   20.116 | 
     | dut4/U49                              | B ^ -> Y v   | NAND4X2M   | 0.193 | 0.179 |  15.143 |   20.296 | 
     | dut4/\alu_out_reg[1]                  | D v          | SDFFRQX2M  | 0.193 | 0.000 |  15.143 |   20.296 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                 |               |              |       |       |  Time   |   Time   | 
     |---------------------------------+---------------+--------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^     |              | 0.000 |       |   0.000 |   -5.153 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v    | CLKINVX40M   | 0.038 | 0.034 |   0.034 |   -5.119 | 
     | Ref_clk__L2_I0                  | A v -> Y ^    | CLKINVX40M   | 0.022 | 0.033 |   0.067 |   -5.086 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^   | AO2B2X4M     | 0.333 | 0.278 |   0.345 |   -4.807 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y v    | CLKINVX40M   | 0.072 | 0.075 |   0.420 |   -4.733 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A v -> Y ^    | INVX8M       | 0.034 | 0.043 |   0.463 |   -4.690 | 
     | dut9/dut0                       | CK ^ -> ECK ^ | TLATNCAX3M   | 0.322 | 0.267 |   0.731 |   -4.422 | 
     | dut9                            | gated_clk ^   | clock_gating |       |       |   0.731 |   -4.422 | 
     | gated_clk__L1_I0                | A ^ -> Y ^    | CLKBUFX40M   | 0.071 | 0.182 |   0.913 |   -4.240 | 
     | dut4/\alu_out_reg[1]            | CK ^          | SDFFRQX2M    | 0.071 | 0.004 |   0.916 |   -4.237 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin dut4/\alu_out_reg[2] /CK 
Endpoint:   dut4/\alu_out_reg[2] /D     (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: dut3/\reg_file_reg[1][4] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.917
- Setup                         0.422
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.294
- Arrival Time                 12.300
= Slack Time                    7.995
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |              |            |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                       | Ref_clk ^    |            | 0.000 |       |   0.000 |    7.995 | 
     | Ref_clk__L1_I0                        | A ^ -> Y v   | CLKINVX40M | 0.038 | 0.034 |   0.034 |    8.029 | 
     | Ref_clk__L2_I0                        | A v -> Y ^   | CLKINVX40M | 0.022 | 0.033 |   0.067 |    8.062 | 
     | scan_clk_ref_clk_mux/U1               | A0 ^ -> Y ^  | AO2B2X4M   | 0.333 | 0.278 |   0.346 |    8.340 | 
     | scan_clk_ref_clk_mux_out__L1_I1       | A ^ -> Y ^   | CLKBUFX40M | 0.053 | 0.173 |   0.519 |    8.513 | 
     | scan_clk_ref_clk_mux_out__L2_I1       | A ^ -> Y ^   | CLKBUFX40M | 0.057 | 0.112 |   0.631 |    8.625 | 
     | scan_clk_ref_clk_mux_out__L3_I0       | A ^ -> Y v   | CLKINVX32M | 0.106 | 0.083 |   0.714 |    8.708 | 
     | scan_clk_ref_clk_mux_out__L4_I7       | A v -> Y ^   | INVX8M     | 0.347 | 0.230 |   0.944 |    8.938 | 
     | dut3/\reg_file_reg[1][4]              | CK ^ -> Q v  | SDFFRQX2M  | 0.201 | 0.612 |   1.555 |    9.550 | 
     | dut4/U164                             | A v -> Y ^   | INVX2M     | 0.699 | 0.447 |   2.002 |    9.996 | 
     | dut4/div_30/U68                       | B ^ -> Y ^   | AND3X1M    | 0.111 | 0.275 |   2.277 |   10.271 | 
     | dut4/div_30/U66                       | A ^ -> Y ^   | AND2X1M    | 0.191 | 0.211 |   2.488 |   10.482 | 
     | dut4/div_30/U63                       | B ^ -> Y ^   | AND4X1M    | 0.207 | 0.305 |   2.792 |   10.787 | 
     | dut4/div_30/U41                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.133 | 0.274 |   3.066 |   11.061 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_6_1 | A v -> CO v  | ADDFX2M    | 0.116 | 0.449 |   3.515 |   11.510 | 
     | dut4/div_30/U64                       | C v -> Y v   | AND3X1M    | 0.177 | 0.340 |   3.855 |   11.850 | 
     | dut4/div_30/U47                       | S0 v -> Y ^  | CLKMX2X2M  | 0.135 | 0.265 |   4.121 |   12.115 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_5_1 | A ^ -> CO ^  | ADDFX2M    | 0.141 | 0.503 |   4.624 |   12.618 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_5_2 | CI ^ -> CO ^ | ADDFX2M    | 0.125 | 0.247 |   4.870 |   12.865 | 
     | dut4/div_30/U65                       | A ^ -> Y ^   | AND2X1M    | 0.358 | 0.313 |   5.183 |   13.178 | 
     | dut4/div_30/U52                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.128 | 0.301 |   5.484 |   13.479 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.135 | 0.474 |   5.958 |   13.953 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.343 |   6.301 |   14.295 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.115 | 0.315 |   6.616 |   14.610 | 
     | dut4/div_30/U67                       | A v -> Y v   | AND2X1M    | 0.268 | 0.321 |   6.937 |   14.932 | 
     | dut4/div_30/U56                       | S0 v -> Y v  | CLKMX2X2M  | 0.126 | 0.263 |   7.201 |   15.195 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.135 | 0.473 |   7.673 |   15.668 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.128 | 0.337 |   8.010 |   16.005 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.133 | 0.342 |   8.352 |   16.347 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.115 | 0.315 |   8.667 |   16.662 | 
     | dut4/div_30/U69                       | C v -> Y v   | AND3X1M    | 0.359 | 0.466 |   9.133 |   17.127 | 
     | dut4/div_30/U59                       | S0 v -> Y v  | CLKMX2X2M  | 0.126 | 0.286 |   9.419 |   17.413 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M    | 0.136 | 0.474 |   9.893 |   17.887 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M    | 0.135 | 0.346 |  10.239 |   18.234 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M    | 0.132 | 0.343 |  10.582 |   18.576 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M    | 0.130 | 0.339 |  10.921 |   18.915 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M    | 0.115 | 0.314 |  11.235 |   19.229 | 
     | dut4/div_30/U70                       | A v -> Y v   | AND2X1M    | 0.354 | 0.374 |  11.609 |   19.603 | 
     | dut4/U106                             | B0 v -> Y ^  | AOI222X1M  | 0.636 | 0.503 |  12.112 |   20.106 | 
     | dut4/U103                             | B ^ -> Y v   | NAND4X2M   | 0.200 | 0.188 |  12.300 |   20.294 | 
     | dut4/\alu_out_reg[2]                  | D v          | SDFFRQX2M  | 0.200 | 0.000 |  12.300 |   20.294 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                 |               |              |       |       |  Time   |   Time   | 
     |---------------------------------+---------------+--------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^     |              | 0.000 |       |   0.000 |   -7.995 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v    | CLKINVX40M   | 0.038 | 0.034 |   0.034 |   -7.960 | 
     | Ref_clk__L2_I0                  | A v -> Y ^    | CLKINVX40M   | 0.022 | 0.033 |   0.067 |   -7.927 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^   | AO2B2X4M     | 0.333 | 0.278 |   0.345 |   -7.649 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y v    | CLKINVX40M   | 0.072 | 0.075 |   0.420 |   -7.574 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A v -> Y ^    | INVX8M       | 0.034 | 0.043 |   0.463 |   -7.531 | 
     | dut9/dut0                       | CK ^ -> ECK ^ | TLATNCAX3M   | 0.322 | 0.267 |   0.731 |   -7.264 | 
     | dut9                            | gated_clk ^   | clock_gating |       |       |   0.731 |   -7.264 | 
     | gated_clk__L1_I0                | A ^ -> Y ^    | CLKBUFX40M   | 0.071 | 0.182 |   0.913 |   -7.082 | 
     | dut4/\alu_out_reg[2]            | CK ^          | SDFFRQX2M    | 0.071 | 0.004 |   0.917 |   -7.078 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin dut4/\alu_out_reg[3] /CK 
Endpoint:   dut4/\alu_out_reg[3] /D     (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: dut3/\reg_file_reg[1][4] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.917
- Setup                         0.425
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.292
- Arrival Time                  9.808
= Slack Time                   10.484
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |              |            |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                       | Ref_clk ^    |            | 0.000 |       |   0.000 |   10.484 | 
     | Ref_clk__L1_I0                        | A ^ -> Y v   | CLKINVX40M | 0.038 | 0.034 |   0.034 |   10.518 | 
     | Ref_clk__L2_I0                        | A v -> Y ^   | CLKINVX40M | 0.022 | 0.033 |   0.067 |   10.551 | 
     | scan_clk_ref_clk_mux/U1               | A0 ^ -> Y ^  | AO2B2X4M   | 0.333 | 0.278 |   0.346 |   10.830 | 
     | scan_clk_ref_clk_mux_out__L1_I1       | A ^ -> Y ^   | CLKBUFX40M | 0.053 | 0.173 |   0.519 |   11.003 | 
     | scan_clk_ref_clk_mux_out__L2_I1       | A ^ -> Y ^   | CLKBUFX40M | 0.057 | 0.112 |   0.631 |   11.115 | 
     | scan_clk_ref_clk_mux_out__L3_I0       | A ^ -> Y v   | CLKINVX32M | 0.106 | 0.083 |   0.714 |   11.198 | 
     | scan_clk_ref_clk_mux_out__L4_I7       | A v -> Y ^   | INVX8M     | 0.347 | 0.230 |   0.944 |   11.428 | 
     | dut3/\reg_file_reg[1][4]              | CK ^ -> Q v  | SDFFRQX2M  | 0.201 | 0.612 |   1.555 |   12.039 | 
     | dut4/U164                             | A v -> Y ^   | INVX2M     | 0.699 | 0.447 |   2.002 |   12.486 | 
     | dut4/div_30/U68                       | B ^ -> Y ^   | AND3X1M    | 0.111 | 0.275 |   2.277 |   12.761 | 
     | dut4/div_30/U66                       | A ^ -> Y ^   | AND2X1M    | 0.191 | 0.211 |   2.488 |   12.972 | 
     | dut4/div_30/U63                       | B ^ -> Y ^   | AND4X1M    | 0.207 | 0.305 |   2.792 |   13.276 | 
     | dut4/div_30/U41                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.133 | 0.274 |   3.066 |   13.551 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_6_1 | A v -> CO v  | ADDFX2M    | 0.116 | 0.449 |   3.515 |   13.999 | 
     | dut4/div_30/U64                       | C v -> Y v   | AND3X1M    | 0.177 | 0.340 |   3.855 |   14.339 | 
     | dut4/div_30/U47                       | S0 v -> Y ^  | CLKMX2X2M  | 0.135 | 0.265 |   4.121 |   14.605 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_5_1 | A ^ -> CO ^  | ADDFX2M    | 0.141 | 0.503 |   4.624 |   15.108 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_5_2 | CI ^ -> CO ^ | ADDFX2M    | 0.125 | 0.247 |   4.870 |   15.354 | 
     | dut4/div_30/U65                       | A ^ -> Y ^   | AND2X1M    | 0.358 | 0.313 |   5.183 |   15.667 | 
     | dut4/div_30/U52                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.128 | 0.301 |   5.484 |   15.968 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.135 | 0.474 |   5.958 |   16.442 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.343 |   6.301 |   16.785 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.115 | 0.315 |   6.616 |   17.100 | 
     | dut4/div_30/U67                       | A v -> Y v   | AND2X1M    | 0.268 | 0.321 |   6.937 |   17.421 | 
     | dut4/div_30/U56                       | S0 v -> Y v  | CLKMX2X2M  | 0.126 | 0.263 |   7.201 |   17.685 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.135 | 0.473 |   7.673 |   18.157 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.128 | 0.337 |   8.010 |   18.494 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.133 | 0.342 |   8.352 |   18.836 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.115 | 0.315 |   8.667 |   19.151 | 
     | dut4/div_30/U69                       | C v -> Y v   | AND3X1M    | 0.359 | 0.466 |   9.133 |   19.617 | 
     | dut4/U110                             | B0 v -> Y ^  | AOI222X1M  | 0.577 | 0.472 |   9.604 |   20.088 | 
     | dut4/U107                             | B ^ -> Y v   | NAND4X2M   | 0.215 | 0.203 |   9.808 |   20.292 | 
     | dut4/\alu_out_reg[3]                  | D v          | SDFFRQX2M  | 0.215 | 0.000 |   9.808 |   20.292 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                 |               |              |       |       |  Time   |   Time   | 
     |---------------------------------+---------------+--------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^     |              | 0.000 |       |   0.000 |  -10.484 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v    | CLKINVX40M   | 0.038 | 0.034 |   0.034 |  -10.450 | 
     | Ref_clk__L2_I0                  | A v -> Y ^    | CLKINVX40M   | 0.022 | 0.033 |   0.067 |  -10.417 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^   | AO2B2X4M     | 0.333 | 0.278 |   0.346 |  -10.139 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y v    | CLKINVX40M   | 0.072 | 0.075 |   0.420 |  -10.064 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A v -> Y ^    | INVX8M       | 0.034 | 0.043 |   0.463 |  -10.021 | 
     | dut9/dut0                       | CK ^ -> ECK ^ | TLATNCAX3M   | 0.322 | 0.267 |   0.731 |   -9.753 | 
     | dut9                            | gated_clk ^   | clock_gating |       |       |   0.731 |   -9.753 | 
     | gated_clk__L1_I0                | A ^ -> Y ^    | CLKBUFX40M   | 0.071 | 0.182 |   0.913 |   -9.571 | 
     | dut4/\alu_out_reg[3]            | CK ^          | SDFFRQX2M    | 0.071 | 0.005 |   0.917 |   -9.567 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin dut4/\alu_out_reg[15] /CK 
Endpoint:   dut4/\alu_out_reg[15] /D    (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: dut3/\reg_file_reg[0][1] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.918
- Setup                         0.409
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.309
- Arrival Time                  8.283
= Slack Time                   12.026
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^    |            | 0.000 |       |   0.000 |   12.026 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.038 | 0.034 |   0.034 |   12.060 | 
     | Ref_clk__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.022 | 0.033 |   0.067 |   12.093 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^  | AO2B2X4M   | 0.333 | 0.278 |   0.346 |   12.372 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^   | CLKBUFX40M | 0.053 | 0.173 |   0.519 |   12.545 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^   | CLKBUFX40M | 0.057 | 0.112 |   0.631 |   12.657 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v   | CLKINVX32M | 0.106 | 0.083 |   0.713 |   12.740 | 
     | scan_clk_ref_clk_mux_out__L4_I7 | A v -> Y ^   | INVX8M     | 0.347 | 0.230 |   0.944 |   12.970 | 
     | dut3/\reg_file_reg[0][1]        | CK ^ -> Q ^  | SDFFRQX2M  | 0.578 | 0.723 |   1.667 |   13.693 | 
     | dut4/U79                        | A ^ -> Y v   | INVX2M     | 0.334 | 0.335 |   2.002 |   14.028 | 
     | dut4/mult_27/U108               | B v -> Y ^   | NOR2X1M    | 0.252 | 0.227 |   2.229 |   14.256 | 
     | dut4/mult_27/U4                 | B ^ -> Y ^   | AND2X2M    | 0.081 | 0.169 |   2.399 |   14.425 | 
     | dut4/mult_27/S2_2_2             | B ^ -> CO ^  | ADDFX2M    | 0.112 | 0.545 |   2.944 |   14.970 | 
     | dut4/mult_27/S2_3_2             | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.558 |   3.501 |   15.528 | 
     | dut4/mult_27/S2_4_2             | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.562 |   4.064 |   16.090 | 
     | dut4/mult_27/S2_5_2             | B ^ -> CO ^  | ADDFX2M    | 0.115 | 0.558 |   4.622 |   16.648 | 
     | dut4/mult_27/S2_6_2             | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.555 |   5.177 |   17.203 | 
     | dut4/mult_27/S4_2               | B ^ -> S v   | ADDFX2M    | 0.159 | 0.594 |   5.771 |   17.797 | 
     | dut4/mult_27/U11                | B v -> Y ^   | CLKXOR2X2M | 0.125 | 0.323 |   6.095 |   18.121 | 
     | dut4/mult_27/FS_1/U2            | A ^ -> Y v   | NAND2X2M   | 0.081 | 0.083 |   6.177 |   18.203 | 
     | dut4/mult_27/FS_1/U31           | A0 v -> Y v  | OA21X1M    | 0.133 | 0.383 |   6.561 |   18.587 | 
     | dut4/mult_27/FS_1/U28           | A0N v -> Y v | AOI2BB1X1M | 0.115 | 0.276 |   6.837 |   18.863 | 
     | dut4/mult_27/FS_1/U26           | A1 v -> Y v  | OA21X1M    | 0.140 | 0.409 |   7.246 |   19.272 | 
     | dut4/mult_27/FS_1/U21           | A1 v -> Y ^  | OAI21BX1M  | 0.383 | 0.280 |   7.527 |   19.553 | 
     | dut4/mult_27/FS_1/U19           | A1 ^ -> Y v  | OAI21X1M   | 0.127 | 0.149 |   7.675 |   19.701 | 
     | dut4/mult_27/FS_1/U3            | B0N v -> Y v | AOI21BX2M  | 0.065 | 0.186 |   7.861 |   19.888 | 
     | dut4/mult_27/FS_1/U7            | B v -> Y v   | XNOR2X2M   | 0.124 | 0.175 |   8.037 |   20.063 | 
     | dut4/U128                       | A0 v -> Y ^  | AOI22X1M   | 0.253 | 0.170 |   8.206 |   20.232 | 
     | dut4/U127                       | A ^ -> Y v   | NAND2X2M   | 0.137 | 0.077 |   8.283 |   20.309 | 
     | dut4/\alu_out_reg[15]           | D v          | SDFFRQX2M  | 0.137 | 0.000 |   8.283 |   20.309 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                 |               |              |       |       |  Time   |   Time   | 
     |---------------------------------+---------------+--------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^     |              | 0.000 |       |   0.000 |  -12.026 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v    | CLKINVX40M   | 0.038 | 0.034 |   0.034 |  -11.992 | 
     | Ref_clk__L2_I0                  | A v -> Y ^    | CLKINVX40M   | 0.022 | 0.033 |   0.067 |  -11.959 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^   | AO2B2X4M     | 0.333 | 0.278 |   0.345 |  -11.681 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y v    | CLKINVX40M   | 0.072 | 0.075 |   0.420 |  -11.606 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A v -> Y ^    | INVX8M       | 0.034 | 0.043 |   0.463 |  -11.563 | 
     | dut9/dut0                       | CK ^ -> ECK ^ | TLATNCAX3M   | 0.322 | 0.267 |   0.731 |  -11.296 | 
     | dut9                            | gated_clk ^   | clock_gating |       |       |   0.731 |  -11.296 | 
     | gated_clk__L1_I0                | A ^ -> Y ^    | CLKBUFX40M   | 0.071 | 0.182 |   0.913 |  -11.113 | 
     | dut4/\alu_out_reg[15]           | CK ^          | SDFFRQX2M    | 0.071 | 0.005 |   0.918 |  -11.108 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin dut4/\alu_out_reg[14] /CK 
Endpoint:   dut4/\alu_out_reg[14] /D    (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: dut3/\reg_file_reg[0][1] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.919
- Setup                         0.409
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.309
- Arrival Time                  8.077
= Slack Time                   12.232
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^    |            | 0.000 |       |   0.000 |   12.232 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.038 | 0.034 |   0.034 |   12.267 | 
     | Ref_clk__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.022 | 0.033 |   0.067 |   12.300 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^  | AO2B2X4M   | 0.333 | 0.278 |   0.346 |   12.578 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^   | CLKBUFX40M | 0.053 | 0.173 |   0.519 |   12.751 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^   | CLKBUFX40M | 0.057 | 0.112 |   0.631 |   12.863 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v   | CLKINVX32M | 0.106 | 0.083 |   0.713 |   12.946 | 
     | scan_clk_ref_clk_mux_out__L4_I7 | A v -> Y ^   | INVX8M     | 0.347 | 0.230 |   0.944 |   13.176 | 
     | dut3/\reg_file_reg[0][1]        | CK ^ -> Q ^  | SDFFRQX2M  | 0.578 | 0.723 |   1.667 |   13.899 | 
     | dut4/U79                        | A ^ -> Y v   | INVX2M     | 0.334 | 0.335 |   2.002 |   14.235 | 
     | dut4/mult_27/U108               | B v -> Y ^   | NOR2X1M    | 0.252 | 0.227 |   2.229 |   14.462 | 
     | dut4/mult_27/U4                 | B ^ -> Y ^   | AND2X2M    | 0.081 | 0.169 |   2.399 |   14.631 | 
     | dut4/mult_27/S2_2_2             | B ^ -> CO ^  | ADDFX2M    | 0.112 | 0.545 |   2.944 |   15.176 | 
     | dut4/mult_27/S2_3_2             | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.558 |   3.501 |   15.734 | 
     | dut4/mult_27/S2_4_2             | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.562 |   4.064 |   16.296 | 
     | dut4/mult_27/S2_5_2             | B ^ -> CO ^  | ADDFX2M    | 0.115 | 0.558 |   4.621 |   16.854 | 
     | dut4/mult_27/S2_6_2             | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.555 |   5.177 |   17.409 | 
     | dut4/mult_27/S4_2               | B ^ -> S v   | ADDFX2M    | 0.159 | 0.594 |   5.771 |   18.003 | 
     | dut4/mult_27/U11                | B v -> Y ^   | CLKXOR2X2M | 0.125 | 0.323 |   6.094 |   18.327 | 
     | dut4/mult_27/FS_1/U2            | A ^ -> Y v   | NAND2X2M   | 0.081 | 0.083 |   6.177 |   18.410 | 
     | dut4/mult_27/FS_1/U31           | A0 v -> Y v  | OA21X1M    | 0.133 | 0.383 |   6.561 |   18.793 | 
     | dut4/mult_27/FS_1/U28           | A0N v -> Y v | AOI2BB1X1M | 0.115 | 0.276 |   6.837 |   19.069 | 
     | dut4/mult_27/FS_1/U26           | A1 v -> Y v  | OA21X1M    | 0.140 | 0.409 |   7.246 |   19.479 | 
     | dut4/mult_27/FS_1/U21           | A1 v -> Y ^  | OAI21BX1M  | 0.383 | 0.280 |   7.527 |   19.759 | 
     | dut4/mult_27/FS_1/U20           | C ^ -> Y v   | XOR3XLM    | 0.190 | 0.291 |   7.818 |   20.050 | 
     | dut4/U126                       | A0 v -> Y ^  | AOI22X1M   | 0.249 | 0.184 |   8.002 |   20.234 | 
     | dut4/U125                       | A ^ -> Y v   | NAND2X2M   | 0.136 | 0.075 |   8.077 |   20.309 | 
     | dut4/\alu_out_reg[14]           | D v          | SDFFRQX2M  | 0.136 | 0.000 |   8.077 |   20.309 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                 |               |              |       |       |  Time   |   Time   | 
     |---------------------------------+---------------+--------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^     |              | 0.000 |       |   0.000 |  -12.232 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v    | CLKINVX40M   | 0.038 | 0.034 |   0.034 |  -12.198 | 
     | Ref_clk__L2_I0                  | A v -> Y ^    | CLKINVX40M   | 0.022 | 0.033 |   0.067 |  -12.165 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^   | AO2B2X4M     | 0.333 | 0.278 |   0.345 |  -11.887 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y v    | CLKINVX40M   | 0.072 | 0.075 |   0.420 |  -11.812 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A v -> Y ^    | INVX8M       | 0.034 | 0.043 |   0.463 |  -11.769 | 
     | dut9/dut0                       | CK ^ -> ECK ^ | TLATNCAX3M   | 0.322 | 0.267 |   0.731 |  -11.502 | 
     | dut9                            | gated_clk ^   | clock_gating |       |       |   0.731 |  -11.502 | 
     | gated_clk__L1_I0                | A ^ -> Y ^    | CLKBUFX40M   | 0.071 | 0.182 |   0.913 |  -11.320 | 
     | dut4/\alu_out_reg[14]           | CK ^          | SDFFRQX2M    | 0.071 | 0.006 |   0.918 |  -11.314 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin dut4/\alu_out_reg[13] /CK 
Endpoint:   dut4/\alu_out_reg[13] /D    (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: dut3/\reg_file_reg[0][1] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.918
- Setup                         0.411
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.307
- Arrival Time                  7.671
= Slack Time                   12.636
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^    |            | 0.000 |       |   0.000 |   12.636 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.038 | 0.034 |   0.034 |   12.670 | 
     | Ref_clk__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.022 | 0.033 |   0.067 |   12.703 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^  | AO2B2X4M   | 0.333 | 0.278 |   0.346 |   12.982 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^   | CLKBUFX40M | 0.053 | 0.173 |   0.519 |   13.155 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^   | CLKBUFX40M | 0.057 | 0.112 |   0.631 |   13.267 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v   | CLKINVX32M | 0.106 | 0.083 |   0.713 |   13.350 | 
     | scan_clk_ref_clk_mux_out__L4_I7 | A v -> Y ^   | INVX8M     | 0.347 | 0.230 |   0.944 |   13.580 | 
     | dut3/\reg_file_reg[0][1]        | CK ^ -> Q ^  | SDFFRQX2M  | 0.578 | 0.723 |   1.667 |   14.303 | 
     | dut4/U79                        | A ^ -> Y v   | INVX2M     | 0.334 | 0.335 |   2.002 |   14.638 | 
     | dut4/mult_27/U108               | B v -> Y ^   | NOR2X1M    | 0.252 | 0.227 |   2.229 |   14.866 | 
     | dut4/mult_27/U4                 | B ^ -> Y ^   | AND2X2M    | 0.081 | 0.169 |   2.399 |   15.035 | 
     | dut4/mult_27/S2_2_2             | B ^ -> CO ^  | ADDFX2M    | 0.112 | 0.545 |   2.944 |   15.580 | 
     | dut4/mult_27/S2_3_2             | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.558 |   3.501 |   16.138 | 
     | dut4/mult_27/S2_4_2             | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.562 |   4.064 |   16.700 | 
     | dut4/mult_27/S2_5_2             | B ^ -> CO ^  | ADDFX2M    | 0.115 | 0.558 |   4.621 |   17.258 | 
     | dut4/mult_27/S2_6_2             | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.555 |   5.177 |   17.813 | 
     | dut4/mult_27/S4_2               | B ^ -> S v   | ADDFX2M    | 0.159 | 0.594 |   5.771 |   18.407 | 
     | dut4/mult_27/U11                | B v -> Y ^   | CLKXOR2X2M | 0.125 | 0.323 |   6.094 |   18.731 | 
     | dut4/mult_27/FS_1/U2            | A ^ -> Y v   | NAND2X2M   | 0.081 | 0.083 |   6.177 |   18.813 | 
     | dut4/mult_27/FS_1/U31           | A0 v -> Y v  | OA21X1M    | 0.133 | 0.383 |   6.561 |   19.197 | 
     | dut4/mult_27/FS_1/U28           | A0N v -> Y v | AOI2BB1X1M | 0.115 | 0.276 |   6.837 |   19.473 | 
     | dut4/mult_27/FS_1/U26           | A1 v -> Y v  | OA21X1M    | 0.140 | 0.409 |   7.246 |   19.882 | 
     | dut4/mult_27/FS_1/U22           | A v -> Y v   | XNOR2X1M   | 0.120 | 0.158 |   7.404 |   20.040 | 
     | dut4/U92                        | A0 v -> Y ^  | AOI22X1M   | 0.269 | 0.179 |   7.583 |   20.219 | 
     | dut4/U91                        | A ^ -> Y v   | NAND2X2M   | 0.148 | 0.088 |   7.671 |   20.307 | 
     | dut4/\alu_out_reg[13]           | D v          | SDFFRQX2M  | 0.148 | 0.000 |   7.671 |   20.307 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                 |               |              |       |       |  Time   |   Time   | 
     |---------------------------------+---------------+--------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^     |              | 0.000 |       |   0.000 |  -12.636 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v    | CLKINVX40M   | 0.038 | 0.034 |   0.034 |  -12.602 | 
     | Ref_clk__L2_I0                  | A v -> Y ^    | CLKINVX40M   | 0.022 | 0.033 |   0.067 |  -12.569 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^   | AO2B2X4M     | 0.333 | 0.278 |   0.345 |  -12.291 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y v    | CLKINVX40M   | 0.072 | 0.075 |   0.420 |  -12.216 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A v -> Y ^    | INVX8M       | 0.034 | 0.043 |   0.463 |  -12.173 | 
     | dut9/dut0                       | CK ^ -> ECK ^ | TLATNCAX3M   | 0.322 | 0.267 |   0.731 |  -11.905 | 
     | dut9                            | gated_clk ^   | clock_gating |       |       |   0.731 |  -11.905 | 
     | gated_clk__L1_I0                | A ^ -> Y ^    | CLKBUFX40M   | 0.071 | 0.182 |   0.913 |  -11.723 | 
     | dut4/\alu_out_reg[13]           | CK ^          | SDFFRQX2M    | 0.071 | 0.006 |   0.918 |  -11.718 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin dut4/\alu_out_reg[4] /CK 
Endpoint:   dut4/\alu_out_reg[4] /D     (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: dut3/\reg_file_reg[1][4] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.918
- Setup                         0.422
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.295
- Arrival Time                  7.558
= Slack Time                   12.737
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |              |            |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                       | Ref_clk ^    |            | 0.000 |       |   0.000 |   12.737 | 
     | Ref_clk__L1_I0                        | A ^ -> Y v   | CLKINVX40M | 0.038 | 0.034 |   0.034 |   12.772 | 
     | Ref_clk__L2_I0                        | A v -> Y ^   | CLKINVX40M | 0.022 | 0.033 |   0.067 |   12.805 | 
     | scan_clk_ref_clk_mux/U1               | A0 ^ -> Y ^  | AO2B2X4M   | 0.333 | 0.278 |   0.346 |   13.083 | 
     | scan_clk_ref_clk_mux_out__L1_I1       | A ^ -> Y ^   | CLKBUFX40M | 0.053 | 0.173 |   0.519 |   13.256 | 
     | scan_clk_ref_clk_mux_out__L2_I1       | A ^ -> Y ^   | CLKBUFX40M | 0.057 | 0.112 |   0.631 |   13.368 | 
     | scan_clk_ref_clk_mux_out__L3_I0       | A ^ -> Y v   | CLKINVX32M | 0.106 | 0.083 |   0.713 |   13.451 | 
     | scan_clk_ref_clk_mux_out__L4_I7       | A v -> Y ^   | INVX8M     | 0.347 | 0.230 |   0.944 |   13.681 | 
     | dut3/\reg_file_reg[1][4]              | CK ^ -> Q v  | SDFFRQX2M  | 0.201 | 0.612 |   1.555 |   14.293 | 
     | dut4/U164                             | A v -> Y ^   | INVX2M     | 0.699 | 0.447 |   2.002 |   14.739 | 
     | dut4/div_30/U68                       | B ^ -> Y ^   | AND3X1M    | 0.111 | 0.275 |   2.277 |   15.014 | 
     | dut4/div_30/U66                       | A ^ -> Y ^   | AND2X1M    | 0.191 | 0.211 |   2.488 |   15.225 | 
     | dut4/div_30/U63                       | B ^ -> Y ^   | AND4X1M    | 0.207 | 0.305 |   2.792 |   15.530 | 
     | dut4/div_30/U41                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.133 | 0.274 |   3.066 |   15.804 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_6_1 | A v -> CO v  | ADDFX2M    | 0.116 | 0.449 |   3.515 |   16.252 | 
     | dut4/div_30/U64                       | C v -> Y v   | AND3X1M    | 0.177 | 0.340 |   3.855 |   16.593 | 
     | dut4/div_30/U47                       | S0 v -> Y ^  | CLKMX2X2M  | 0.135 | 0.265 |   4.121 |   16.858 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_5_1 | A ^ -> CO ^  | ADDFX2M    | 0.141 | 0.503 |   4.623 |   17.361 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_5_2 | CI ^ -> CO ^ | ADDFX2M    | 0.125 | 0.247 |   4.870 |   17.608 | 
     | dut4/div_30/U65                       | A ^ -> Y ^   | AND2X1M    | 0.358 | 0.313 |   5.183 |   17.921 | 
     | dut4/div_30/U52                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.128 | 0.301 |   5.484 |   18.221 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.135 | 0.474 |   5.958 |   18.695 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.343 |   6.301 |   19.038 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.115 | 0.315 |   6.616 |   19.353 | 
     | dut4/div_30/U67                       | A v -> Y v   | AND2X1M    | 0.268 | 0.321 |   6.937 |   19.675 | 
     | dut4/U114                             | B0 v -> Y ^  | AOI222X1M  | 0.532 | 0.429 |   7.366 |   20.104 | 
     | dut4/U111                             | B ^ -> Y v   | NAND4X2M   | 0.200 | 0.192 |   7.558 |   20.295 | 
     | dut4/\alu_out_reg[4]                  | D v          | SDFFRQX2M  | 0.200 | 0.000 |   7.558 |   20.295 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                 |               |              |       |       |  Time   |   Time   | 
     |---------------------------------+---------------+--------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^     |              | 0.000 |       |   0.000 |  -12.737 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v    | CLKINVX40M   | 0.038 | 0.034 |   0.034 |  -12.703 | 
     | Ref_clk__L2_I0                  | A v -> Y ^    | CLKINVX40M   | 0.022 | 0.033 |   0.067 |  -12.670 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^   | AO2B2X4M     | 0.333 | 0.278 |   0.345 |  -12.392 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y v    | CLKINVX40M   | 0.072 | 0.075 |   0.420 |  -12.317 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A v -> Y ^    | INVX8M       | 0.034 | 0.043 |   0.463 |  -12.274 | 
     | dut9/dut0                       | CK ^ -> ECK ^ | TLATNCAX3M   | 0.322 | 0.267 |   0.731 |  -12.007 | 
     | dut9                            | gated_clk ^   | clock_gating |       |       |   0.731 |  -12.007 | 
     | gated_clk__L1_I0                | A ^ -> Y ^    | CLKBUFX40M   | 0.071 | 0.182 |   0.913 |  -11.825 | 
     | dut4/\alu_out_reg[4]            | CK ^          | SDFFRQX2M    | 0.071 | 0.005 |   0.918 |  -11.820 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin dut4/\alu_out_reg[12] /CK 
Endpoint:   dut4/\alu_out_reg[12] /D    (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: dut3/\reg_file_reg[0][1] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.918
- Setup                         0.409
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.309
- Arrival Time                  7.318
= Slack Time                   12.991
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^    |            | 0.000 |       |   0.000 |   12.991 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.038 | 0.034 |   0.034 |   13.025 | 
     | Ref_clk__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.022 | 0.033 |   0.067 |   13.058 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^  | AO2B2X4M   | 0.333 | 0.278 |   0.346 |   13.337 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^   | CLKBUFX40M | 0.053 | 0.173 |   0.519 |   13.509 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^   | CLKBUFX40M | 0.057 | 0.112 |   0.631 |   13.622 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v   | CLKINVX32M | 0.106 | 0.083 |   0.714 |   13.704 | 
     | scan_clk_ref_clk_mux_out__L4_I7 | A v -> Y ^   | INVX8M     | 0.347 | 0.230 |   0.944 |   13.935 | 
     | dut3/\reg_file_reg[0][1]        | CK ^ -> Q ^  | SDFFRQX2M  | 0.578 | 0.723 |   1.667 |   14.658 | 
     | dut4/U79                        | A ^ -> Y v   | INVX2M     | 0.334 | 0.335 |   2.002 |   14.993 | 
     | dut4/mult_27/U108               | B v -> Y ^   | NOR2X1M    | 0.252 | 0.227 |   2.230 |   15.220 | 
     | dut4/mult_27/U4                 | B ^ -> Y ^   | AND2X2M    | 0.081 | 0.169 |   2.399 |   15.390 | 
     | dut4/mult_27/S2_2_2             | B ^ -> CO ^  | ADDFX2M    | 0.112 | 0.545 |   2.944 |   15.935 | 
     | dut4/mult_27/S2_3_2             | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.558 |   3.502 |   16.492 | 
     | dut4/mult_27/S2_4_2             | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.562 |   4.064 |   17.055 | 
     | dut4/mult_27/S2_5_2             | B ^ -> CO ^  | ADDFX2M    | 0.115 | 0.558 |   4.622 |   17.612 | 
     | dut4/mult_27/S2_6_2             | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.555 |   5.177 |   18.168 | 
     | dut4/mult_27/S4_2               | B ^ -> S v   | ADDFX2M    | 0.159 | 0.594 |   5.771 |   18.762 | 
     | dut4/mult_27/U11                | B v -> Y ^   | CLKXOR2X2M | 0.125 | 0.323 |   6.095 |   19.085 | 
     | dut4/mult_27/FS_1/U2            | A ^ -> Y v   | NAND2X2M   | 0.081 | 0.083 |   6.177 |   19.168 | 
     | dut4/mult_27/FS_1/U31           | A0 v -> Y v  | OA21X1M    | 0.133 | 0.383 |   6.561 |   19.551 | 
     | dut4/mult_27/FS_1/U28           | A0N v -> Y v | AOI2BB1X1M | 0.115 | 0.276 |   6.837 |   19.828 | 
     | dut4/mult_27/FS_1/U27           | B v -> Y v   | CLKXOR2X2M | 0.095 | 0.238 |   7.075 |   20.066 | 
     | dut4/U124                       | A0 v -> Y ^  | AOI22X1M   | 0.259 | 0.167 |   7.241 |   20.232 | 
     | dut4/U123                       | A ^ -> Y v   | NAND2X2M   | 0.136 | 0.077 |   7.318 |   20.309 | 
     | dut4/\alu_out_reg[12]           | D v          | SDFFRQX2M  | 0.136 | 0.000 |   7.318 |   20.309 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                 |               |              |       |       |  Time   |   Time   | 
     |---------------------------------+---------------+--------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^     |              | 0.000 |       |   0.000 |  -12.991 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v    | CLKINVX40M   | 0.038 | 0.034 |   0.034 |  -12.957 | 
     | Ref_clk__L2_I0                  | A v -> Y ^    | CLKINVX40M   | 0.022 | 0.033 |   0.067 |  -12.924 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^   | AO2B2X4M     | 0.333 | 0.278 |   0.345 |  -12.645 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y v    | CLKINVX40M   | 0.072 | 0.075 |   0.420 |  -12.571 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A v -> Y ^    | INVX8M       | 0.034 | 0.043 |   0.463 |  -12.528 | 
     | dut9/dut0                       | CK ^ -> ECK ^ | TLATNCAX3M   | 0.322 | 0.267 |   0.731 |  -12.260 | 
     | dut9                            | gated_clk ^   | clock_gating |       |       |   0.731 |  -12.260 | 
     | gated_clk__L1_I0                | A ^ -> Y ^    | CLKBUFX40M   | 0.071 | 0.182 |   0.913 |  -12.078 | 
     | dut4/\alu_out_reg[12]           | CK ^          | SDFFRQX2M    | 0.071 | 0.005 |   0.918 |  -12.073 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin dut4/\alu_out_reg[11] /CK 
Endpoint:   dut4/\alu_out_reg[11] /D    (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: dut3/\reg_file_reg[0][1] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.918
- Setup                         0.410
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.308
- Arrival Time                  6.970
= Slack Time                   13.338
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^   |            | 0.000 |       |   0.000 |   13.338 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |   13.372 | 
     | Ref_clk__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |   13.405 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |   13.683 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.519 |   13.856 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |   13.969 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |   14.051 | 
     | scan_clk_ref_clk_mux_out__L4_I7 | A v -> Y ^  | INVX8M     | 0.347 | 0.230 |   0.944 |   14.281 | 
     | dut3/\reg_file_reg[0][1]        | CK ^ -> Q ^ | SDFFRQX2M  | 0.578 | 0.723 |   1.667 |   15.005 | 
     | dut4/U79                        | A ^ -> Y v  | INVX2M     | 0.334 | 0.335 |   2.002 |   15.340 | 
     | dut4/mult_27/U108               | B v -> Y ^  | NOR2X1M    | 0.252 | 0.227 |   2.229 |   15.567 | 
     | dut4/mult_27/U4                 | B ^ -> Y ^  | AND2X2M    | 0.081 | 0.169 |   2.399 |   15.737 | 
     | dut4/mult_27/S2_2_2             | B ^ -> CO ^ | ADDFX2M    | 0.112 | 0.545 |   2.944 |   16.282 | 
     | dut4/mult_27/S2_3_2             | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.558 |   3.501 |   16.839 | 
     | dut4/mult_27/S2_4_2             | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.562 |   4.064 |   17.401 | 
     | dut4/mult_27/S2_5_2             | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.558 |   4.621 |   17.959 | 
     | dut4/mult_27/S2_6_2             | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.555 |   5.177 |   18.515 | 
     | dut4/mult_27/S4_2               | B ^ -> S v  | ADDFX2M    | 0.159 | 0.594 |   5.771 |   19.109 | 
     | dut4/mult_27/U11                | B v -> Y ^  | CLKXOR2X2M | 0.125 | 0.323 |   6.094 |   19.432 | 
     | dut4/mult_27/FS_1/U2            | A ^ -> Y v  | NAND2X2M   | 0.081 | 0.083 |   6.177 |   19.515 | 
     | dut4/mult_27/FS_1/U31           | A0 v -> Y v | OA21X1M    | 0.133 | 0.383 |   6.560 |   19.898 | 
     | dut4/mult_27/FS_1/U15           | A v -> Y v  | XNOR2X1M   | 0.127 | 0.160 |   6.721 |   20.059 | 
     | dut4/U90                        | A0 v -> Y ^ | AOI22X1M   | 0.251 | 0.169 |   6.890 |   20.228 | 
     | dut4/U89                        | A ^ -> Y v  | NAND2X2M   | 0.141 | 0.080 |   6.970 |   20.308 | 
     | dut4/\alu_out_reg[11]           | D v         | SDFFRQX2M  | 0.141 | 0.000 |   6.970 |   20.308 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                 |               |              |       |       |  Time   |   Time   | 
     |---------------------------------+---------------+--------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^     |              | 0.000 |       |   0.000 |  -13.338 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v    | CLKINVX40M   | 0.038 | 0.034 |   0.034 |  -13.304 | 
     | Ref_clk__L2_I0                  | A v -> Y ^    | CLKINVX40M   | 0.022 | 0.033 |   0.067 |  -13.270 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^   | AO2B2X4M     | 0.333 | 0.278 |   0.345 |  -12.992 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y v    | CLKINVX40M   | 0.072 | 0.075 |   0.420 |  -12.918 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A v -> Y ^    | INVX8M       | 0.034 | 0.043 |   0.463 |  -12.875 | 
     | dut9/dut0                       | CK ^ -> ECK ^ | TLATNCAX3M   | 0.322 | 0.267 |   0.731 |  -12.607 | 
     | dut9                            | gated_clk ^   | clock_gating |       |       |   0.731 |  -12.607 | 
     | gated_clk__L1_I0                | A ^ -> Y ^    | CLKBUFX40M   | 0.071 | 0.182 |   0.913 |  -12.425 | 
     | dut4/\alu_out_reg[11]           | CK ^          | SDFFRQX2M    | 0.071 | 0.005 |   0.918 |  -12.420 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin dut4/\alu_out_reg[10] /CK 
Endpoint:   dut4/\alu_out_reg[10] /D    (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: dut3/\reg_file_reg[0][1] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.918
- Setup                         0.409
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.309
- Arrival Time                  6.816
= Slack Time                   13.494
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^   |            | 0.000 |       |   0.000 |   13.494 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |   13.528 | 
     | Ref_clk__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |   13.561 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |   13.839 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.519 |   14.012 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |   14.124 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.714 |   14.207 | 
     | scan_clk_ref_clk_mux_out__L4_I7 | A v -> Y ^  | INVX8M     | 0.347 | 0.230 |   0.944 |   14.437 | 
     | dut3/\reg_file_reg[0][1]        | CK ^ -> Q ^ | SDFFRQX2M  | 0.578 | 0.723 |   1.667 |   15.160 | 
     | dut4/U79                        | A ^ -> Y v  | INVX2M     | 0.334 | 0.335 |   2.002 |   15.496 | 
     | dut4/mult_27/U107               | B v -> Y ^  | NOR2X1M    | 0.267 | 0.238 |   2.241 |   15.734 | 
     | dut4/mult_27/U5                 | B ^ -> Y ^  | AND2X2M    | 0.077 | 0.168 |   2.409 |   15.902 | 
     | dut4/mult_27/S2_2_3             | B ^ -> CO ^ | ADDFX2M    | 0.127 | 0.558 |   2.967 |   16.460 | 
     | dut4/mult_27/S2_3_3             | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.558 |   3.525 |   17.018 | 
     | dut4/mult_27/S2_4_3             | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.559 |   4.083 |   17.577 | 
     | dut4/mult_27/S2_5_3             | B ^ -> CO ^ | ADDFX2M    | 0.113 | 0.555 |   4.638 |   18.132 | 
     | dut4/mult_27/S2_6_3             | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.562 |   5.201 |   18.694 | 
     | dut4/mult_27/S4_3               | B ^ -> S v  | ADDFX2M    | 0.153 | 0.588 |   5.789 |   19.282 | 
     | dut4/mult_27/U13                | B v -> Y v  | CLKXOR2X2M | 0.117 | 0.268 |   6.057 |   19.550 | 
     | dut4/mult_27/FS_1/U33           | B v -> Y ^  | NOR2X1M    | 0.170 | 0.146 |   6.203 |   19.697 | 
     | dut4/mult_27/FS_1/U18           | AN ^ -> Y ^ | NAND2BX1M  | 0.112 | 0.158 |   6.361 |   19.854 | 
     | dut4/mult_27/FS_1/U17           | A ^ -> Y v  | CLKXOR2X2M | 0.090 | 0.215 |   6.576 |   20.069 | 
     | dut4/U122                       | A0 v -> Y ^ | AOI22X1M   | 0.259 | 0.165 |   6.741 |   20.234 | 
     | dut4/U121                       | A ^ -> Y v  | NAND2X2M   | 0.134 | 0.075 |   6.816 |   20.309 | 
     | dut4/\alu_out_reg[10]           | D v         | SDFFRQX2M  | 0.134 | 0.000 |   6.816 |   20.309 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                 |               |              |       |       |  Time   |   Time   | 
     |---------------------------------+---------------+--------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^     |              | 0.000 |       |   0.000 |  -13.494 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v    | CLKINVX40M   | 0.038 | 0.034 |   0.034 |  -13.459 | 
     | Ref_clk__L2_I0                  | A v -> Y ^    | CLKINVX40M   | 0.022 | 0.033 |   0.067 |  -13.426 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^   | AO2B2X4M     | 0.333 | 0.278 |   0.345 |  -13.148 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y v    | CLKINVX40M   | 0.072 | 0.075 |   0.420 |  -13.073 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A v -> Y ^    | INVX8M       | 0.034 | 0.043 |   0.463 |  -13.030 | 
     | dut9/dut0                       | CK ^ -> ECK ^ | TLATNCAX3M   | 0.322 | 0.267 |   0.731 |  -12.763 | 
     | dut9                            | gated_clk ^   | clock_gating |       |       |   0.731 |  -12.763 | 
     | gated_clk__L1_I0                | A ^ -> Y ^    | CLKBUFX40M   | 0.071 | 0.182 |   0.913 |  -12.581 | 
     | dut4/\alu_out_reg[10]           | CK ^          | SDFFRQX2M    | 0.071 | 0.005 |   0.918 |  -12.576 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin dut4/\alu_out_reg[8] /CK 
Endpoint:   dut4/\alu_out_reg[8] /D     (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: dut3/\reg_file_reg[0][1] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.917
- Setup                         0.424
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.293
- Arrival Time                  6.671
= Slack Time                   13.622
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^   |            | 0.000 |       |   0.000 |   13.622 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |   13.656 | 
     | Ref_clk__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |   13.690 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |   13.968 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.519 |   14.141 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |   14.253 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.714 |   14.336 | 
     | scan_clk_ref_clk_mux_out__L4_I7 | A v -> Y ^  | INVX8M     | 0.347 | 0.230 |   0.944 |   14.566 | 
     | dut3/\reg_file_reg[0][1]        | CK ^ -> Q ^ | SDFFRQX2M  | 0.578 | 0.723 |   1.667 |   15.289 | 
     | dut4/U79                        | A ^ -> Y v  | INVX2M     | 0.334 | 0.335 |   2.002 |   15.625 | 
     | dut4/mult_27/U109               | B v -> Y ^  | NOR2X1M    | 0.301 | 0.259 |   2.262 |   15.884 | 
     | dut4/mult_27/U2                 | B ^ -> Y ^  | AND2X2M    | 0.092 | 0.182 |   2.444 |   16.066 | 
     | dut4/mult_27/S2_2_1             | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.555 |   2.999 |   16.621 | 
     | dut4/mult_27/S2_3_1             | B ^ -> CO ^ | ADDFX2M    | 0.113 | 0.556 |   3.554 |   17.176 | 
     | dut4/mult_27/S2_4_1             | B ^ -> CO ^ | ADDFX2M    | 0.113 | 0.554 |   4.108 |   17.730 | 
     | dut4/mult_27/S2_5_1             | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.557 |   4.665 |   18.287 | 
     | dut4/mult_27/S2_6_1             | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.557 |   5.222 |   18.844 | 
     | dut4/mult_27/S4_1               | B ^ -> S v  | ADDFX2M    | 0.162 | 0.599 |   5.821 |   19.443 | 
     | dut4/mult_27/U24                | A v -> Y ^  | INVX2M     | 0.083 | 0.089 |   5.910 |   19.533 | 
     | dut4/mult_27/U23                | B ^ -> Y v  | XNOR2X2M   | 0.108 | 0.097 |   6.007 |   19.630 | 
     | dut4/mult_27/FS_1/U4            | A v -> Y ^  | INVX2M     | 0.064 | 0.069 |   6.077 |   19.699 | 
     | dut4/mult_27/FS_1/U8            | A ^ -> Y v  | INVX2M     | 0.036 | 0.043 |   6.120 |   19.742 | 
     | dut4/U134                       | A0 v -> Y ^ | AOI221XLM  | 0.565 | 0.380 |   6.499 |   20.122 | 
     | dut4/U133                       | C0 ^ -> Y v | OAI2B11X2M | 0.211 | 0.171 |   6.671 |   20.293 | 
     | dut4/\alu_out_reg[8]            | D v         | SDFFRQX1M  | 0.211 | 0.000 |   6.671 |   20.293 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                 |               |              |       |       |  Time   |   Time   | 
     |---------------------------------+---------------+--------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^     |              | 0.000 |       |   0.000 |  -13.622 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v    | CLKINVX40M   | 0.038 | 0.034 |   0.034 |  -13.588 | 
     | Ref_clk__L2_I0                  | A v -> Y ^    | CLKINVX40M   | 0.022 | 0.033 |   0.067 |  -13.555 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^   | AO2B2X4M     | 0.333 | 0.278 |   0.345 |  -13.277 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y v    | CLKINVX40M   | 0.072 | 0.075 |   0.420 |  -13.202 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A v -> Y ^    | INVX8M       | 0.034 | 0.043 |   0.463 |  -13.159 | 
     | dut9/dut0                       | CK ^ -> ECK ^ | TLATNCAX3M   | 0.322 | 0.267 |   0.731 |  -12.892 | 
     | dut9                            | gated_clk ^   | clock_gating |       |       |   0.731 |  -12.892 | 
     | gated_clk__L1_I0                | A ^ -> Y ^    | CLKBUFX40M   | 0.071 | 0.182 |   0.913 |  -12.709 | 
     | dut4/\alu_out_reg[8]            | CK ^          | SDFFRQX1M    | 0.071 | 0.004 |   0.917 |  -12.705 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin dut4/\alu_out_reg[7] /CK 
Endpoint:   dut4/\alu_out_reg[7] /D     (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: dut3/\reg_file_reg[0][1] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.917
- Setup                         0.422
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.295
- Arrival Time                  6.493
= Slack Time                   13.802
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^   |            | 0.000 |       |   0.000 |   13.802 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |   13.836 | 
     | Ref_clk__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |   13.869 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |   14.147 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.519 |   14.320 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |   14.432 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |   14.515 | 
     | scan_clk_ref_clk_mux_out__L4_I7 | A v -> Y ^  | INVX8M     | 0.347 | 0.230 |   0.944 |   14.745 | 
     | dut3/\reg_file_reg[0][1]        | CK ^ -> Q ^ | SDFFRQX2M  | 0.578 | 0.723 |   1.667 |   15.468 | 
     | dut4/U79                        | A ^ -> Y v  | INVX2M     | 0.334 | 0.335 |   2.002 |   15.804 | 
     | dut4/mult_27/U110               | B v -> Y ^  | NOR2X1M    | 0.254 | 0.230 |   2.232 |   16.034 | 
     | dut4/mult_27/U7                 | B ^ -> Y ^  | AND2X2M    | 0.091 | 0.176 |   2.408 |   16.210 | 
     | dut4/mult_27/S1_2_0             | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.555 |   2.963 |   16.764 | 
     | dut4/mult_27/S1_3_0             | B ^ -> CO ^ | ADDFX2M    | 0.125 | 0.566 |   3.529 |   17.331 | 
     | dut4/mult_27/S1_4_0             | B ^ -> CO ^ | ADDFX2M    | 0.130 | 0.572 |   4.100 |   17.902 | 
     | dut4/mult_27/S1_5_0             | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.558 |   4.659 |   18.460 | 
     | dut4/mult_27/S1_6_0             | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.559 |   5.218 |   19.019 | 
     | dut4/mult_27/S4_0               | B ^ -> S v  | ADDFX2M    | 0.135 | 0.562 |   5.779 |   19.581 | 
     | dut4/mult_27/FS_1/U14           | A v -> Y v  | BUFX2M     | 0.060 | 0.161 |   5.940 |   19.742 | 
     | dut4/U131                       | A0 v -> Y ^ | AOI222X1M  | 0.668 | 0.360 |   6.300 |   20.102 | 
     | dut4/U129                       | D ^ -> Y v  | NAND4BX1M  | 0.200 | 0.193 |   6.493 |   20.295 | 
     | dut4/\alu_out_reg[7]            | D v         | SDFFRQX2M  | 0.200 | 0.000 |   6.493 |   20.295 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                 |               |              |       |       |  Time   |   Time   | 
     |---------------------------------+---------------+--------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^     |              | 0.000 |       |   0.000 |  -13.802 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v    | CLKINVX40M   | 0.038 | 0.034 |   0.034 |  -13.767 | 
     | Ref_clk__L2_I0                  | A v -> Y ^    | CLKINVX40M   | 0.022 | 0.033 |   0.067 |  -13.734 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^   | AO2B2X4M     | 0.333 | 0.278 |   0.345 |  -13.456 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y v    | CLKINVX40M   | 0.072 | 0.075 |   0.420 |  -13.381 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A v -> Y ^    | INVX8M       | 0.034 | 0.043 |   0.463 |  -13.338 | 
     | dut9/dut0                       | CK ^ -> ECK ^ | TLATNCAX3M   | 0.322 | 0.267 |   0.731 |  -13.071 | 
     | dut9                            | gated_clk ^   | clock_gating |       |       |   0.731 |  -13.071 | 
     | gated_clk__L1_I0                | A ^ -> Y ^    | CLKBUFX40M   | 0.071 | 0.182 |   0.913 |  -12.889 | 
     | dut4/\alu_out_reg[7]            | CK ^          | SDFFRQX2M    | 0.071 | 0.004 |   0.917 |  -12.885 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin dut4/\alu_out_reg[9] /CK 
Endpoint:   dut4/\alu_out_reg[9] /D     (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: dut3/\reg_file_reg[0][1] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.918
- Setup                         0.410
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.307
- Arrival Time                  6.470
= Slack Time                   13.838
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^   |            | 0.000 |       |   0.000 |   13.838 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |   13.872 | 
     | Ref_clk__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |   13.905 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |   14.183 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.519 |   14.356 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |   14.469 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.714 |   14.551 | 
     | scan_clk_ref_clk_mux_out__L4_I7 | A v -> Y ^  | INVX8M     | 0.347 | 0.230 |   0.944 |   14.781 | 
     | dut3/\reg_file_reg[0][1]        | CK ^ -> Q ^ | SDFFRQX2M  | 0.578 | 0.723 |   1.667 |   15.505 | 
     | dut4/U79                        | A ^ -> Y v  | INVX2M     | 0.334 | 0.335 |   2.002 |   15.840 | 
     | dut4/mult_27/U109               | B v -> Y ^  | NOR2X1M    | 0.301 | 0.259 |   2.262 |   16.099 | 
     | dut4/mult_27/U2                 | B ^ -> Y ^  | AND2X2M    | 0.092 | 0.182 |   2.444 |   16.282 | 
     | dut4/mult_27/S2_2_1             | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.555 |   2.999 |   16.836 | 
     | dut4/mult_27/S2_3_1             | B ^ -> CO ^ | ADDFX2M    | 0.113 | 0.556 |   3.554 |   17.392 | 
     | dut4/mult_27/S2_4_1             | B ^ -> CO ^ | ADDFX2M    | 0.113 | 0.554 |   4.108 |   17.946 | 
     | dut4/mult_27/S2_5_1             | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.557 |   4.665 |   18.503 | 
     | dut4/mult_27/S2_6_1             | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.557 |   5.222 |   19.060 | 
     | dut4/mult_27/S4_1               | B ^ -> CO ^ | ADDFX2M    | 0.144 | 0.581 |   5.804 |   19.641 | 
     | dut4/mult_27/U11                | A ^ -> Y v  | CLKXOR2X2M | 0.141 | 0.267 |   6.070 |   19.908 | 
     | dut4/mult_27/FS_1/U5            | A v -> Y v  | XNOR2X2M   | 0.107 | 0.142 |   6.213 |   20.050 | 
     | dut4/U120                       | A0 v -> Y ^ | AOI22X1M   | 0.266 | 0.173 |   6.386 |   20.223 | 
     | dut4/U119                       | A ^ -> Y v  | NAND2X2M   | 0.143 | 0.084 |   6.470 |   20.307 | 
     | dut4/\alu_out_reg[9]            | D v         | SDFFRQX2M  | 0.143 | 0.000 |   6.470 |   20.307 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                 |               |              |       |       |  Time   |   Time   | 
     |---------------------------------+---------------+--------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^     |              | 0.000 |       |   0.000 |  -13.838 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v    | CLKINVX40M   | 0.038 | 0.034 |   0.034 |  -13.803 | 
     | Ref_clk__L2_I0                  | A v -> Y ^    | CLKINVX40M   | 0.022 | 0.033 |   0.067 |  -13.770 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^   | AO2B2X4M     | 0.333 | 0.278 |   0.345 |  -13.492 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y v    | CLKINVX40M   | 0.072 | 0.075 |   0.420 |  -13.418 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A v -> Y ^    | INVX8M       | 0.034 | 0.043 |   0.463 |  -13.375 | 
     | dut9/dut0                       | CK ^ -> ECK ^ | TLATNCAX3M   | 0.322 | 0.267 |   0.731 |  -13.107 | 
     | dut9                            | gated_clk ^   | clock_gating |       |       |   0.731 |  -13.107 | 
     | gated_clk__L1_I0                | A ^ -> Y ^    | CLKBUFX40M   | 0.071 | 0.182 |   0.913 |  -12.925 | 
     | dut4/\alu_out_reg[9]            | CK ^          | SDFFRQX2M    | 0.071 | 0.005 |   0.918 |  -12.920 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin dut4/\alu_out_reg[6] /CK 
Endpoint:   dut4/\alu_out_reg[6] /D     (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: dut3/\reg_file_reg[0][1] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.918
- Setup                         0.420
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.298
- Arrival Time                  5.890
= Slack Time                   14.407
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^   |            | 0.000 |       |   0.000 |   14.408 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |   14.442 | 
     | Ref_clk__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |   14.475 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |   14.753 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.519 |   14.926 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |   15.038 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.714 |   15.121 | 
     | scan_clk_ref_clk_mux_out__L4_I7 | A v -> Y ^  | INVX8M     | 0.347 | 0.230 |   0.944 |   15.351 | 
     | dut3/\reg_file_reg[0][1]        | CK ^ -> Q ^ | SDFFRQX2M  | 0.578 | 0.723 |   1.667 |   16.074 | 
     | dut4/U79                        | A ^ -> Y v  | INVX2M     | 0.334 | 0.335 |   2.002 |   16.410 | 
     | dut4/mult_27/U110               | B v -> Y ^  | NOR2X1M    | 0.254 | 0.230 |   2.232 |   16.639 | 
     | dut4/mult_27/U7                 | B ^ -> Y ^  | AND2X2M    | 0.091 | 0.176 |   2.408 |   16.815 | 
     | dut4/mult_27/S1_2_0             | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.555 |   2.963 |   17.370 | 
     | dut4/mult_27/S1_3_0             | B ^ -> CO ^ | ADDFX2M    | 0.125 | 0.566 |   3.529 |   17.936 | 
     | dut4/mult_27/S1_4_0             | B ^ -> CO ^ | ADDFX2M    | 0.130 | 0.572 |   4.100 |   18.508 | 
     | dut4/mult_27/S1_5_0             | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.558 |   4.659 |   19.066 | 
     | dut4/mult_27/S1_6_0             | B ^ -> S v  | ADDFX2M    | 0.143 | 0.572 |   5.230 |   19.638 | 
     | dut4/mult_27/FS_1/U13           | A v -> Y v  | BUFX2M     | 0.054 | 0.158 |   5.388 |   19.796 | 
     | dut4/U56                        | A0 v -> Y ^ | AOI222X1M  | 0.609 | 0.325 |   5.713 |   20.121 | 
     | dut4/U53                        | B ^ -> Y v  | NAND4X2M   | 0.188 | 0.177 |   5.890 |   20.298 | 
     | dut4/\alu_out_reg[6]            | D v         | SDFFRQX2M  | 0.188 | 0.000 |   5.890 |   20.298 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                 |               |              |       |       |  Time   |   Time   | 
     |---------------------------------+---------------+--------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^     |              | 0.000 |       |   0.000 |  -14.407 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v    | CLKINVX40M   | 0.038 | 0.034 |   0.034 |  -14.373 | 
     | Ref_clk__L2_I0                  | A v -> Y ^    | CLKINVX40M   | 0.022 | 0.033 |   0.067 |  -14.340 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^   | AO2B2X4M     | 0.333 | 0.278 |   0.345 |  -14.062 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y v    | CLKINVX40M   | 0.072 | 0.075 |   0.420 |  -13.987 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A v -> Y ^    | INVX8M       | 0.034 | 0.043 |   0.463 |  -13.944 | 
     | dut9/dut0                       | CK ^ -> ECK ^ | TLATNCAX3M   | 0.322 | 0.267 |   0.731 |  -13.677 | 
     | dut9                            | gated_clk ^   | clock_gating |       |       |   0.731 |  -13.677 | 
     | gated_clk__L1_I0                | A ^ -> Y ^    | CLKBUFX40M   | 0.071 | 0.182 |   0.913 |  -13.495 | 
     | dut4/\alu_out_reg[6]            | CK ^          | SDFFRQX2M    | 0.071 | 0.005 |   0.918 |  -13.490 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin dut4/\alu_out_reg[5] /CK 
Endpoint:   dut4/\alu_out_reg[5] /D     (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: dut3/\reg_file_reg[1][4] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.918
- Setup                         0.422
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.295
- Arrival Time                  5.888
= Slack Time                   14.408
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |              |            |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                       | Ref_clk ^    |            | 0.000 |       |   0.000 |   14.408 | 
     | Ref_clk__L1_I0                        | A ^ -> Y v   | CLKINVX40M | 0.038 | 0.034 |   0.034 |   14.442 | 
     | Ref_clk__L2_I0                        | A v -> Y ^   | CLKINVX40M | 0.022 | 0.033 |   0.067 |   14.475 | 
     | scan_clk_ref_clk_mux/U1               | A0 ^ -> Y ^  | AO2B2X4M   | 0.333 | 0.278 |   0.346 |   14.753 | 
     | scan_clk_ref_clk_mux_out__L1_I1       | A ^ -> Y ^   | CLKBUFX40M | 0.053 | 0.173 |   0.519 |   14.926 | 
     | scan_clk_ref_clk_mux_out__L2_I1       | A ^ -> Y ^   | CLKBUFX40M | 0.057 | 0.112 |   0.631 |   15.039 | 
     | scan_clk_ref_clk_mux_out__L3_I0       | A ^ -> Y v   | CLKINVX32M | 0.106 | 0.083 |   0.713 |   15.121 | 
     | scan_clk_ref_clk_mux_out__L4_I7       | A v -> Y ^   | INVX8M     | 0.347 | 0.230 |   0.944 |   15.351 | 
     | dut3/\reg_file_reg[1][4]              | CK ^ -> Q v  | SDFFRQX2M  | 0.201 | 0.612 |   1.555 |   15.963 | 
     | dut4/U164                             | A v -> Y ^   | INVX2M     | 0.699 | 0.447 |   2.002 |   16.410 | 
     | dut4/div_30/U68                       | B ^ -> Y ^   | AND3X1M    | 0.111 | 0.275 |   2.277 |   16.684 | 
     | dut4/div_30/U66                       | A ^ -> Y ^   | AND2X1M    | 0.191 | 0.211 |   2.488 |   16.895 | 
     | dut4/div_30/U63                       | B ^ -> Y ^   | AND4X1M    | 0.207 | 0.305 |   2.792 |   17.200 | 
     | dut4/div_30/U41                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.133 | 0.274 |   3.066 |   17.474 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_6_1 | A v -> CO v  | ADDFX2M    | 0.116 | 0.449 |   3.515 |   17.923 | 
     | dut4/div_30/U64                       | C v -> Y v   | AND3X1M    | 0.177 | 0.340 |   3.855 |   18.263 | 
     | dut4/div_30/U47                       | S0 v -> Y v  | CLKMX2X2M  | 0.140 | 0.252 |   4.107 |   18.515 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.471 |   4.578 |   18.986 | 
     | dut4/div_30/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.116 | 0.315 |   4.894 |   19.302 | 
     | dut4/div_30/U65                       | A v -> Y v   | AND2X1M    | 0.233 | 0.300 |   5.194 |   19.602 | 
     | dut4/U118                             | B0 v -> Y ^  | AOI222X1M  | 0.689 | 0.509 |   5.703 |   20.111 | 
     | dut4/U115                             | B ^ -> Y v   | NAND4X2M   | 0.199 | 0.184 |   5.888 |   20.295 | 
     | dut4/\alu_out_reg[5]                  | D v          | SDFFRQX2M  | 0.199 | 0.000 |   5.888 |   20.295 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                 |               |              |       |       |  Time   |   Time   | 
     |---------------------------------+---------------+--------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^     |              | 0.000 |       |   0.000 |  -14.408 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v    | CLKINVX40M   | 0.038 | 0.034 |   0.034 |  -14.374 | 
     | Ref_clk__L2_I0                  | A v -> Y ^    | CLKINVX40M   | 0.022 | 0.033 |   0.067 |  -14.340 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^   | AO2B2X4M     | 0.333 | 0.278 |   0.345 |  -14.062 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y v    | CLKINVX40M   | 0.072 | 0.075 |   0.420 |  -13.988 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A v -> Y ^    | INVX8M       | 0.034 | 0.043 |   0.463 |  -13.945 | 
     | dut9/dut0                       | CK ^ -> ECK ^ | TLATNCAX3M   | 0.322 | 0.267 |   0.731 |  -13.677 | 
     | dut9                            | gated_clk ^   | clock_gating |       |       |   0.731 |  -13.677 | 
     | gated_clk__L1_I0                | A ^ -> Y ^    | CLKBUFX40M   | 0.071 | 0.182 |   0.913 |  -13.495 | 
     | dut4/\alu_out_reg[5]            | CK ^          | SDFFRQX2M    | 0.071 | 0.005 |   0.917 |  -13.490 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin dut5/dut1/\wr_ptr_reg[1] /CK 
Endpoint:   dut5/dut1/\wr_ptr_reg[1] /RN            (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ref_clk_rst_sync/\syn_rst_reg_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.915
- Setup                         0.339
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.376
- Arrival Time                  5.342
= Slack Time                   15.034
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |            | 0.000 |       |   0.000 |   15.034 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |   15.068 | 
     | Ref_clk__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |   15.101 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |   15.379 | 
     | scan_clk_ref_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.519 |   15.552 | 
     | scan_clk_ref_clk_mux_out__L2_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |   15.665 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.714 |   15.747 | 
     | scan_clk_ref_clk_mux_out__L4_I3      | A v -> Y ^  | INVX8M     | 0.290 | 0.208 |   0.922 |   15.955 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.097 | 0.429 |   1.351 |   16.385 | 
     | scan_rst1_mux/U1                     | A0 ^ -> Y ^ | AO2B2X2M   | 0.529 | 0.407 |   1.758 |   16.792 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.189 | 0.831 |   2.589 |   17.623 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.192 | 0.943 |   3.533 |   18.566 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.184 | 0.936 |   4.468 |   19.502 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M     | 1.181 | 0.855 |   5.323 |   20.357 | 
     | dut5/dut1/\wr_ptr_reg[1]             | RN ^        | SDFFRQX2M  | 1.181 | 0.019 |   5.342 |   20.376 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^   |            | 0.000 |       |   0.000 |  -15.034 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -14.999 | 
     | Ref_clk__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |  -14.966 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |  -14.688 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.518 |  -14.515 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |  -14.403 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |  -14.320 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.266 | 0.201 |   0.914 |  -14.120 | 
     | dut5/dut1/\wr_ptr_reg[1]        | CK ^        | SDFFRQX2M  | 0.266 | 0.001 |   0.915 |  -14.118 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin dut5/dut1/\wr_ptr_reg[0] /CK 
Endpoint:   dut5/dut1/\wr_ptr_reg[0] /RN            (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ref_clk_rst_sync/\syn_rst_reg_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.917
- Setup                         0.339
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.378
- Arrival Time                  5.342
= Slack Time                   15.035
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |            | 0.000 |       |   0.000 |   15.035 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |   15.069 | 
     | Ref_clk__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |   15.103 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |   15.381 | 
     | scan_clk_ref_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.519 |   15.554 | 
     | scan_clk_ref_clk_mux_out__L2_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |   15.666 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.714 |   15.749 | 
     | scan_clk_ref_clk_mux_out__L4_I3      | A v -> Y ^  | INVX8M     | 0.290 | 0.208 |   0.922 |   15.957 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.097 | 0.429 |   1.351 |   16.386 | 
     | scan_rst1_mux/U1                     | A0 ^ -> Y ^ | AO2B2X2M   | 0.529 | 0.407 |   1.758 |   16.793 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.189 | 0.831 |   2.589 |   17.625 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.192 | 0.943 |   3.533 |   18.568 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.184 | 0.936 |   4.468 |   19.504 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M     | 1.181 | 0.855 |   5.323 |   20.359 | 
     | dut5/dut1/\wr_ptr_reg[0]             | RN ^        | SDFFRQX2M  | 1.181 | 0.019 |   5.342 |   20.378 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^   |            | 0.000 |       |   0.000 |  -15.035 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -15.001 | 
     | Ref_clk__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |  -14.968 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |  -14.690 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.518 |  -14.517 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |  -14.405 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |  -14.322 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.266 | 0.201 |   0.914 |  -14.121 | 
     | dut5/dut1/\wr_ptr_reg[0]        | CK ^        | SDFFRQX2M  | 0.266 | 0.003 |   0.917 |  -14.118 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin dut5/dut2/\fifo_reg[0][0] /CK 
Endpoint:   dut5/dut2/\fifo_reg[0][0] /RN           (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ref_clk_rst_sync/\syn_rst_reg_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.917
- Setup                         0.339
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.378
- Arrival Time                  5.342
= Slack Time                   15.035
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |            | 0.000 |       |   0.000 |   15.035 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |   15.070 | 
     | Ref_clk__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |   15.103 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |   15.381 | 
     | scan_clk_ref_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.519 |   15.554 | 
     | scan_clk_ref_clk_mux_out__L2_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |   15.666 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |   15.749 | 
     | scan_clk_ref_clk_mux_out__L4_I3      | A v -> Y ^  | INVX8M     | 0.290 | 0.208 |   0.922 |   15.957 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.097 | 0.429 |   1.351 |   16.386 | 
     | scan_rst1_mux/U1                     | A0 ^ -> Y ^ | AO2B2X2M   | 0.529 | 0.407 |   1.758 |   16.793 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.189 | 0.831 |   2.589 |   17.625 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.192 | 0.943 |   3.533 |   18.568 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.184 | 0.936 |   4.468 |   19.504 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M     | 1.181 | 0.855 |   5.323 |   20.359 | 
     | dut5/dut2/\fifo_reg[0][0]            | RN ^        | SDFFRQX2M  | 1.181 | 0.019 |   5.342 |   20.378 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^   |            | 0.000 |       |   0.000 |  -15.035 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -15.001 | 
     | Ref_clk__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |  -14.968 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |  -14.690 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.518 |  -14.517 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |  -14.405 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |  -14.322 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.266 | 0.201 |   0.914 |  -14.121 | 
     | dut5/dut2/\fifo_reg[0][0]       | CK ^        | SDFFRQX2M  | 0.266 | 0.003 |   0.917 |  -14.118 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin dut5/dut2/\fifo_reg[3][0] /CK 
Endpoint:   dut5/dut2/\fifo_reg[3][0] /RN           (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ref_clk_rst_sync/\syn_rst_reg_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.917
- Setup                         0.339
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.378
- Arrival Time                  5.342
= Slack Time                   15.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |            | 0.000 |       |   0.000 |   15.036 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |   15.070 | 
     | Ref_clk__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |   15.103 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |   15.381 | 
     | scan_clk_ref_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.519 |   15.554 | 
     | scan_clk_ref_clk_mux_out__L2_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |   15.666 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |   15.749 | 
     | scan_clk_ref_clk_mux_out__L4_I3      | A v -> Y ^  | INVX8M     | 0.290 | 0.208 |   0.922 |   15.957 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.097 | 0.429 |   1.351 |   16.387 | 
     | scan_rst1_mux/U1                     | A0 ^ -> Y ^ | AO2B2X2M   | 0.529 | 0.407 |   1.758 |   16.793 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.189 | 0.831 |   2.589 |   17.625 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.192 | 0.943 |   3.533 |   18.568 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.184 | 0.936 |   4.468 |   19.504 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M     | 1.181 | 0.855 |   5.323 |   20.359 | 
     | dut5/dut2/\fifo_reg[3][0]            | RN ^        | SDFFRQX2M  | 1.181 | 0.019 |   5.342 |   20.378 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^   |            | 0.000 |       |   0.000 |  -15.036 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -15.001 | 
     | Ref_clk__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |  -14.968 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |  -14.690 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.518 |  -14.517 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |  -14.405 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |  -14.322 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.266 | 0.201 |   0.914 |  -14.121 | 
     | dut5/dut2/\fifo_reg[3][0]       | CK ^        | SDFFRQX2M  | 0.266 | 0.003 |   0.917 |  -14.118 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin dut5/dut2/\fifo_reg[1][0] /CK 
Endpoint:   dut5/dut2/\fifo_reg[1][0] /RN           (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ref_clk_rst_sync/\syn_rst_reg_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.917
- Setup                         0.339
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.378
- Arrival Time                  5.342
= Slack Time                   15.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |            | 0.000 |       |   0.000 |   15.036 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |   15.070 | 
     | Ref_clk__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |   15.103 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |   15.381 | 
     | scan_clk_ref_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.519 |   15.554 | 
     | scan_clk_ref_clk_mux_out__L2_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |   15.667 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |   15.749 | 
     | scan_clk_ref_clk_mux_out__L4_I3      | A v -> Y ^  | INVX8M     | 0.290 | 0.208 |   0.922 |   15.957 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.097 | 0.429 |   1.351 |   16.387 | 
     | scan_rst1_mux/U1                     | A0 ^ -> Y ^ | AO2B2X2M   | 0.529 | 0.407 |   1.758 |   16.793 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.189 | 0.831 |   2.589 |   17.625 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.192 | 0.943 |   3.533 |   18.568 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.184 | 0.936 |   4.468 |   19.504 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M     | 1.181 | 0.855 |   5.323 |   20.359 | 
     | dut5/dut2/\fifo_reg[1][0]            | RN ^        | SDFFRQX2M  | 1.181 | 0.019 |   5.342 |   20.378 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^   |            | 0.000 |       |   0.000 |  -15.036 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -15.001 | 
     | Ref_clk__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |  -14.968 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.345 |  -14.690 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.518 |  -14.517 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |  -14.405 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |  -14.322 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.266 | 0.201 |   0.914 |  -14.121 | 
     | dut5/dut2/\fifo_reg[1][0]       | CK ^        | SDFFRQX2M  | 0.266 | 0.003 |   0.917 |  -14.119 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin dut5/dut4/\q1_reg[0] /CK 
Endpoint:   dut5/dut4/\q1_reg[0] /RN                (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ref_clk_rst_sync/\syn_rst_reg_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.924
- Setup                         0.339
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.385
- Arrival Time                  5.347
= Slack Time                   15.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |            | 0.000 |       |   0.000 |   15.038 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |   15.072 | 
     | Ref_clk__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |   15.105 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |   15.383 | 
     | scan_clk_ref_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.519 |   15.556 | 
     | scan_clk_ref_clk_mux_out__L2_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |   15.669 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |   15.751 | 
     | scan_clk_ref_clk_mux_out__L4_I3      | A v -> Y ^  | INVX8M     | 0.290 | 0.208 |   0.922 |   15.959 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.097 | 0.429 |   1.351 |   16.389 | 
     | scan_rst1_mux/U1                     | A0 ^ -> Y ^ | AO2B2X2M   | 0.529 | 0.407 |   1.758 |   16.796 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.189 | 0.831 |   2.589 |   17.627 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.192 | 0.943 |   3.533 |   18.570 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.184 | 0.936 |   4.468 |   19.506 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M     | 1.181 | 0.855 |   5.323 |   20.361 | 
     | dut5/dut4/\q1_reg[0]                 | RN ^        | SDFFRQX2M  | 1.181 | 0.024 |   5.347 |   20.385 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^   |            | 0.000 |       |   0.000 |  -15.038 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -15.004 | 
     | Ref_clk__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |  -14.970 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |  -14.692 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.518 |  -14.519 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |  -14.407 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |  -14.324 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.266 | 0.201 |   0.914 |  -14.124 | 
     | dut5/dut4/\q1_reg[0]            | CK ^        | SDFFRQX2M  | 0.266 | 0.010 |   0.924 |  -14.114 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin dut5/dut4/\q1_reg[1] /CK 
Endpoint:   dut5/dut4/\q1_reg[1] /RN                (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ref_clk_rst_sync/\syn_rst_reg_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.924
- Setup                         0.339
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.385
- Arrival Time                  5.347
= Slack Time                   15.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |            | 0.000 |       |   0.000 |   15.038 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |   15.072 | 
     | Ref_clk__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |   15.105 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |   15.384 | 
     | scan_clk_ref_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.519 |   15.556 | 
     | scan_clk_ref_clk_mux_out__L2_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |   15.669 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |   15.751 | 
     | scan_clk_ref_clk_mux_out__L4_I3      | A v -> Y ^  | INVX8M     | 0.290 | 0.208 |   0.922 |   15.959 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.097 | 0.429 |   1.351 |   16.389 | 
     | scan_rst1_mux/U1                     | A0 ^ -> Y ^ | AO2B2X2M   | 0.529 | 0.407 |   1.758 |   16.796 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.189 | 0.831 |   2.589 |   17.627 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.192 | 0.943 |   3.533 |   18.571 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.184 | 0.936 |   4.468 |   19.506 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M     | 1.181 | 0.855 |   5.323 |   20.361 | 
     | dut5/dut4/\q1_reg[1]                 | RN ^        | SDFFRQX2M  | 1.181 | 0.024 |   5.347 |   20.385 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^   |            | 0.000 |       |   0.000 |  -15.038 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -15.004 | 
     | Ref_clk__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |  -14.971 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |  -14.692 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.518 |  -14.519 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |  -14.407 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |  -14.325 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.266 | 0.201 |   0.914 |  -14.124 | 
     | dut5/dut4/\q1_reg[1]            | CK ^        | SDFFRQX2M  | 0.266 | 0.010 |   0.924 |  -14.114 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin dut5/dut4/\q2_reg[1] /CK 
Endpoint:   dut5/dut4/\q2_reg[1] /RN                (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ref_clk_rst_sync/\syn_rst_reg_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.924
- Setup                         0.339
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.385
- Arrival Time                  5.347
= Slack Time                   15.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |            | 0.000 |       |   0.000 |   15.038 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |   15.072 | 
     | Ref_clk__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |   15.105 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |   15.384 | 
     | scan_clk_ref_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.519 |   15.557 | 
     | scan_clk_ref_clk_mux_out__L2_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |   15.669 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.714 |   15.751 | 
     | scan_clk_ref_clk_mux_out__L4_I3      | A v -> Y ^  | INVX8M     | 0.290 | 0.208 |   0.922 |   15.960 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.097 | 0.429 |   1.351 |   16.389 | 
     | scan_rst1_mux/U1                     | A0 ^ -> Y ^ | AO2B2X2M   | 0.529 | 0.407 |   1.758 |   16.796 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.189 | 0.831 |   2.589 |   17.627 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.192 | 0.943 |   3.533 |   18.571 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.184 | 0.936 |   4.468 |   19.506 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M     | 1.181 | 0.855 |   5.323 |   20.361 | 
     | dut5/dut4/\q2_reg[1]                 | RN ^        | SDFFRQX2M  | 1.181 | 0.023 |   5.347 |   20.385 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^   |            | 0.000 |       |   0.000 |  -15.038 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -15.004 | 
     | Ref_clk__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |  -14.971 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |  -14.692 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.518 |  -14.519 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |  -14.407 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |  -14.325 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.266 | 0.201 |   0.914 |  -14.124 | 
     | dut5/dut4/\q2_reg[1]            | CK ^        | SDFFRQX2M  | 0.266 | 0.010 |   0.924 |  -14.114 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin dut5/dut4/\q2_reg[0] /CK 
Endpoint:   dut5/dut4/\q2_reg[0] /RN                (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ref_clk_rst_sync/\syn_rst_reg_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.924
- Setup                         0.339
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.385
- Arrival Time                  5.347
= Slack Time                   15.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |            | 0.000 |       |   0.000 |   15.038 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |   15.072 | 
     | Ref_clk__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |   15.105 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |   15.384 | 
     | scan_clk_ref_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.519 |   15.557 | 
     | scan_clk_ref_clk_mux_out__L2_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |   15.669 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |   15.751 | 
     | scan_clk_ref_clk_mux_out__L4_I3      | A v -> Y ^  | INVX8M     | 0.290 | 0.208 |   0.922 |   15.960 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.097 | 0.429 |   1.351 |   16.389 | 
     | scan_rst1_mux/U1                     | A0 ^ -> Y ^ | AO2B2X2M   | 0.529 | 0.407 |   1.758 |   16.796 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.189 | 0.831 |   2.589 |   17.627 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.192 | 0.943 |   3.533 |   18.571 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.184 | 0.936 |   4.468 |   19.506 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M     | 1.181 | 0.855 |   5.323 |   20.361 | 
     | dut5/dut4/\q2_reg[0]                 | RN ^        | SDFFRQX2M  | 1.181 | 0.023 |   5.347 |   20.385 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^   |            | 0.000 |       |   0.000 |  -15.038 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -15.004 | 
     | Ref_clk__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |  -14.971 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |  -14.692 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.518 |  -14.520 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |  -14.407 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |  -14.325 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.266 | 0.201 |   0.914 |  -14.124 | 
     | dut5/dut4/\q2_reg[0]            | CK ^        | SDFFRQX2M  | 0.266 | 0.010 |   0.924 |  -14.114 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin dut5/dut4/\q1_reg[2] /CK 
Endpoint:   dut5/dut4/\q1_reg[2] /RN                (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ref_clk_rst_sync/\syn_rst_reg_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.924
- Setup                         0.339
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.385
- Arrival Time                  5.347
= Slack Time                   15.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |            | 0.000 |       |   0.000 |   15.038 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |   15.072 | 
     | Ref_clk__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |   15.105 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |   15.384 | 
     | scan_clk_ref_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.519 |   15.557 | 
     | scan_clk_ref_clk_mux_out__L2_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |   15.669 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.714 |   15.752 | 
     | scan_clk_ref_clk_mux_out__L4_I3      | A v -> Y ^  | INVX8M     | 0.290 | 0.208 |   0.922 |   15.960 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.097 | 0.429 |   1.351 |   16.389 | 
     | scan_rst1_mux/U1                     | A0 ^ -> Y ^ | AO2B2X2M   | 0.529 | 0.407 |   1.758 |   16.796 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.189 | 0.831 |   2.589 |   17.627 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.192 | 0.943 |   3.533 |   18.571 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.184 | 0.936 |   4.468 |   19.506 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M     | 1.181 | 0.855 |   5.323 |   20.361 | 
     | dut5/dut4/\q1_reg[2]                 | RN ^        | SDFFRQX2M  | 1.181 | 0.024 |   5.347 |   20.385 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^   |            | 0.000 |       |   0.000 |  -15.038 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -15.004 | 
     | Ref_clk__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |  -14.971 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |  -14.692 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.518 |  -14.520 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |  -14.407 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |  -14.325 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.266 | 0.201 |   0.914 |  -14.124 | 
     | dut5/dut4/\q1_reg[2]            | CK ^        | SDFFRQX2M  | 0.266 | 0.010 |   0.924 |  -14.114 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin dut5/dut4/\q1_reg[3] /CK 
Endpoint:   dut5/dut4/\q1_reg[3] /RN                (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ref_clk_rst_sync/\syn_rst_reg_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.924
- Setup                         0.339
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.384
- Arrival Time                  5.346
= Slack Time                   15.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |            | 0.000 |       |   0.000 |   15.038 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |   15.073 | 
     | Ref_clk__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |   15.106 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |   15.384 | 
     | scan_clk_ref_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.519 |   15.557 | 
     | scan_clk_ref_clk_mux_out__L2_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |   15.669 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |   15.752 | 
     | scan_clk_ref_clk_mux_out__L4_I3      | A v -> Y ^  | INVX8M     | 0.290 | 0.208 |   0.922 |   15.960 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.097 | 0.429 |   1.351 |   16.389 | 
     | scan_rst1_mux/U1                     | A0 ^ -> Y ^ | AO2B2X2M   | 0.529 | 0.407 |   1.758 |   16.796 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.189 | 0.831 |   2.589 |   17.628 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.192 | 0.943 |   3.533 |   18.571 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.184 | 0.936 |   4.468 |   19.507 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M     | 1.181 | 0.855 |   5.323 |   20.362 | 
     | dut5/dut4/\q1_reg[3]                 | RN ^        | SDFFRQX2M  | 1.181 | 0.023 |   5.346 |   20.384 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^   |            | 0.000 |       |   0.000 |  -15.038 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -15.004 | 
     | Ref_clk__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |  -14.971 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |  -14.693 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.518 |  -14.520 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |  -14.408 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |  -14.325 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.266 | 0.201 |   0.914 |  -14.124 | 
     | dut5/dut4/\q1_reg[3]            | CK ^        | SDFFRQX2M  | 0.266 | 0.010 |   0.924 |  -14.115 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin dut5/dut4/\q1_reg[4] /CK 
Endpoint:   dut5/dut4/\q1_reg[4] /RN                (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ref_clk_rst_sync/\syn_rst_reg_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.924
- Setup                         0.339
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.384
- Arrival Time                  5.346
= Slack Time                   15.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |            | 0.000 |       |   0.000 |   15.038 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |   15.073 | 
     | Ref_clk__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |   15.106 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |   15.384 | 
     | scan_clk_ref_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.519 |   15.557 | 
     | scan_clk_ref_clk_mux_out__L2_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |   15.669 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.714 |   15.752 | 
     | scan_clk_ref_clk_mux_out__L4_I3      | A v -> Y ^  | INVX8M     | 0.290 | 0.208 |   0.922 |   15.960 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.097 | 0.429 |   1.351 |   16.389 | 
     | scan_rst1_mux/U1                     | A0 ^ -> Y ^ | AO2B2X2M   | 0.529 | 0.407 |   1.758 |   16.796 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.189 | 0.831 |   2.589 |   17.628 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.192 | 0.943 |   3.533 |   18.571 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.184 | 0.936 |   4.468 |   19.507 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M     | 1.181 | 0.855 |   5.323 |   20.362 | 
     | dut5/dut4/\q1_reg[4]                 | RN ^        | SDFFRQX2M  | 1.181 | 0.022 |   5.346 |   20.384 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^   |            | 0.000 |       |   0.000 |  -15.038 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -15.004 | 
     | Ref_clk__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |  -14.971 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |  -14.693 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.518 |  -14.520 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |  -14.408 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |  -14.325 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.266 | 0.201 |   0.914 |  -14.124 | 
     | dut5/dut4/\q1_reg[4]            | CK ^        | SDFFRQX2M  | 0.266 | 0.009 |   0.924 |  -14.115 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin dut5/dut4/\q2_reg[2] /CK 
Endpoint:   dut5/dut4/\q2_reg[2] /RN                (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ref_clk_rst_sync/\syn_rst_reg_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.923
- Setup                         0.339
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.384
- Arrival Time                  5.345
= Slack Time                   15.039
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |            | 0.000 |       |   0.000 |   15.039 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |   15.073 | 
     | Ref_clk__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |   15.106 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |   15.384 | 
     | scan_clk_ref_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.519 |   15.557 | 
     | scan_clk_ref_clk_mux_out__L2_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |   15.669 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.714 |   15.752 | 
     | scan_clk_ref_clk_mux_out__L4_I3      | A v -> Y ^  | INVX8M     | 0.290 | 0.208 |   0.922 |   15.960 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.097 | 0.429 |   1.351 |   16.390 | 
     | scan_rst1_mux/U1                     | A0 ^ -> Y ^ | AO2B2X2M   | 0.529 | 0.407 |   1.758 |   16.796 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.189 | 0.831 |   2.589 |   17.628 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.192 | 0.943 |   3.533 |   18.571 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.184 | 0.936 |   4.468 |   19.507 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M     | 1.181 | 0.855 |   5.323 |   20.362 | 
     | dut5/dut4/\q2_reg[2]                 | RN ^        | SDFFRQX2M  | 1.181 | 0.022 |   5.345 |   20.384 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^   |            | 0.000 |       |   0.000 |  -15.039 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -15.004 | 
     | Ref_clk__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |  -14.971 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |  -14.693 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.518 |  -14.520 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |  -14.408 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |  -14.325 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.266 | 0.201 |   0.914 |  -14.124 | 
     | dut5/dut4/\q2_reg[2]            | CK ^        | SDFFRQX2M  | 0.266 | 0.009 |   0.923 |  -14.115 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin dut5/dut4/\q2_reg[3] /CK 
Endpoint:   dut5/dut4/\q2_reg[3] /RN                (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ref_clk_rst_sync/\syn_rst_reg_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.923
- Setup                         0.339
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.384
- Arrival Time                  5.345
= Slack Time                   15.039
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |            | 0.000 |       |   0.000 |   15.039 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |   15.073 | 
     | Ref_clk__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |   15.106 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |   15.384 | 
     | scan_clk_ref_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.519 |   15.557 | 
     | scan_clk_ref_clk_mux_out__L2_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |   15.669 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |   15.752 | 
     | scan_clk_ref_clk_mux_out__L4_I3      | A v -> Y ^  | INVX8M     | 0.290 | 0.208 |   0.922 |   15.960 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.097 | 0.429 |   1.351 |   16.390 | 
     | scan_rst1_mux/U1                     | A0 ^ -> Y ^ | AO2B2X2M   | 0.529 | 0.407 |   1.758 |   16.796 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.189 | 0.831 |   2.589 |   17.628 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.192 | 0.943 |   3.533 |   18.571 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.184 | 0.936 |   4.468 |   19.507 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M     | 1.181 | 0.855 |   5.323 |   20.362 | 
     | dut5/dut4/\q2_reg[3]                 | RN ^        | SDFFRQX2M  | 1.181 | 0.022 |   5.345 |   20.384 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^   |            | 0.000 |       |   0.000 |  -15.039 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -15.004 | 
     | Ref_clk__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |  -14.971 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |  -14.693 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.518 |  -14.520 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |  -14.408 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |  -14.325 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.266 | 0.201 |   0.914 |  -14.124 | 
     | dut5/dut4/\q2_reg[3]            | CK ^        | SDFFRQX2M  | 0.266 | 0.009 |   0.923 |  -14.116 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin dut5/dut4/\q2_reg[4] /CK 
Endpoint:   dut5/dut4/\q2_reg[4] /RN                (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ref_clk_rst_sync/\syn_rst_reg_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.923
- Setup                         0.339
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.383
- Arrival Time                  5.345
= Slack Time                   15.039
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |            | 0.000 |       |   0.000 |   15.039 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |   15.073 | 
     | Ref_clk__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |   15.106 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |   15.384 | 
     | scan_clk_ref_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.519 |   15.557 | 
     | scan_clk_ref_clk_mux_out__L2_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |   15.670 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |   15.752 | 
     | scan_clk_ref_clk_mux_out__L4_I3      | A v -> Y ^  | INVX8M     | 0.290 | 0.208 |   0.922 |   15.960 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.097 | 0.429 |   1.351 |   16.390 | 
     | scan_rst1_mux/U1                     | A0 ^ -> Y ^ | AO2B2X2M   | 0.529 | 0.407 |   1.758 |   16.796 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.189 | 0.831 |   2.589 |   17.628 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.192 | 0.943 |   3.533 |   18.571 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.184 | 0.936 |   4.468 |   19.507 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M     | 1.181 | 0.855 |   5.323 |   20.362 | 
     | dut5/dut4/\q2_reg[4]                 | RN ^        | SDFFRQX2M  | 1.181 | 0.021 |   5.345 |   20.383 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^   |            | 0.000 |       |   0.000 |  -15.039 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -15.004 | 
     | Ref_clk__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |  -14.971 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.345 |  -14.693 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.518 |  -14.520 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |  -14.408 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |  -14.325 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.266 | 0.201 |   0.914 |  -14.124 | 
     | dut5/dut4/\q2_reg[4]            | CK ^        | SDFFRQX2M  | 0.266 | 0.009 |   0.923 |  -14.116 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin dut5/dut2/\fifo_reg[0][7] /CK 
Endpoint:   dut5/dut2/\fifo_reg[0][7] /RN           (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ref_clk_rst_sync/\syn_rst_reg_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.920
- Setup                         0.339
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.381
- Arrival Time                  5.342
= Slack Time                   15.039
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |            | 0.000 |       |   0.000 |   15.039 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |   15.073 | 
     | Ref_clk__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |   15.106 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |   15.385 | 
     | scan_clk_ref_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.519 |   15.558 | 
     | scan_clk_ref_clk_mux_out__L2_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |   15.670 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.714 |   15.752 | 
     | scan_clk_ref_clk_mux_out__L4_I3      | A v -> Y ^  | INVX8M     | 0.290 | 0.208 |   0.922 |   15.961 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.097 | 0.429 |   1.351 |   16.390 | 
     | scan_rst1_mux/U1                     | A0 ^ -> Y ^ | AO2B2X2M   | 0.529 | 0.407 |   1.758 |   16.797 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.189 | 0.831 |   2.589 |   17.628 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.192 | 0.943 |   3.533 |   18.572 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.184 | 0.936 |   4.468 |   19.507 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M     | 1.181 | 0.855 |   5.323 |   20.362 | 
     | dut5/dut2/\fifo_reg[0][7]            | RN ^        | SDFFRQX2M  | 1.181 | 0.018 |   5.342 |   20.381 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^   |            | 0.000 |       |   0.000 |  -15.039 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -15.005 | 
     | Ref_clk__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |  -14.972 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |  -14.693 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.518 |  -14.521 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |  -14.408 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |  -14.326 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.266 | 0.201 |   0.914 |  -14.125 | 
     | dut5/dut2/\fifo_reg[0][7]       | CK ^        | SDFFRQX2M  | 0.266 | 0.006 |   0.920 |  -14.119 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin dut5/dut1/\wr_ptr_reg[2] /CK 
Endpoint:   dut5/dut1/\wr_ptr_reg[2] /RN            (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ref_clk_rst_sync/\syn_rst_reg_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.922
- Setup                         0.339
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.383
- Arrival Time                  5.344
= Slack Time                   15.039
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |            | 0.000 |       |   0.000 |   15.039 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |   15.074 | 
     | Ref_clk__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |   15.107 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |   15.385 | 
     | scan_clk_ref_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.519 |   15.558 | 
     | scan_clk_ref_clk_mux_out__L2_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |   15.670 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.714 |   15.753 | 
     | scan_clk_ref_clk_mux_out__L4_I3      | A v -> Y ^  | INVX8M     | 0.290 | 0.208 |   0.922 |   15.961 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.097 | 0.429 |   1.351 |   16.390 | 
     | scan_rst1_mux/U1                     | A0 ^ -> Y ^ | AO2B2X2M   | 0.529 | 0.407 |   1.758 |   16.797 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.189 | 0.831 |   2.589 |   17.629 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.192 | 0.943 |   3.533 |   18.572 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.184 | 0.936 |   4.468 |   19.508 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M     | 1.181 | 0.855 |   5.323 |   20.363 | 
     | dut5/dut1/\wr_ptr_reg[2]             | RN ^        | SDFFRQX2M  | 1.181 | 0.020 |   5.344 |   20.383 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^   |            | 0.000 |       |   0.000 |  -15.039 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -15.005 | 
     | Ref_clk__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |  -14.972 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |  -14.694 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.518 |  -14.521 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |  -14.409 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |  -14.326 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.266 | 0.201 |   0.914 |  -14.125 | 
     | dut5/dut1/\wr_ptr_reg[2]        | CK ^        | SDFFRQX2M  | 0.266 | 0.008 |   0.922 |  -14.117 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin dut5/dut1/\wr_ptr_reg[3] /CK 
Endpoint:   dut5/dut1/\wr_ptr_reg[3] /RN            (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ref_clk_rst_sync/\syn_rst_reg_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.922
- Setup                         0.339
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.383
- Arrival Time                  5.343
= Slack Time                   15.040
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |            | 0.000 |       |   0.000 |   15.040 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |   15.074 | 
     | Ref_clk__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |   15.107 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |   15.385 | 
     | scan_clk_ref_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.519 |   15.558 | 
     | scan_clk_ref_clk_mux_out__L2_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |   15.671 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |   15.753 | 
     | scan_clk_ref_clk_mux_out__L4_I3      | A v -> Y ^  | INVX8M     | 0.290 | 0.208 |   0.922 |   15.961 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.097 | 0.429 |   1.351 |   16.391 | 
     | scan_rst1_mux/U1                     | A0 ^ -> Y ^ | AO2B2X2M   | 0.529 | 0.407 |   1.758 |   16.797 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.189 | 0.831 |   2.589 |   17.629 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.192 | 0.943 |   3.533 |   18.572 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.184 | 0.936 |   4.468 |   19.508 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M     | 1.181 | 0.855 |   5.323 |   20.363 | 
     | dut5/dut1/\wr_ptr_reg[3]             | RN ^        | SDFFRQX2M  | 1.181 | 0.020 |   5.343 |   20.383 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^   |            | 0.000 |       |   0.000 |  -15.040 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -15.005 | 
     | Ref_clk__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |  -14.972 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |  -14.694 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.518 |  -14.521 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |  -14.409 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |  -14.326 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.266 | 0.201 |   0.914 |  -14.125 | 
     | dut5/dut1/\wr_ptr_reg[3]        | CK ^        | SDFFRQX2M  | 0.266 | 0.008 |   0.922 |  -14.117 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin dut5/dut2/\fifo_reg[2][7] /CK 
Endpoint:   dut5/dut2/\fifo_reg[2][7] /RN           (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ref_clk_rst_sync/\syn_rst_reg_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.921
- Setup                         0.339
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.382
- Arrival Time                  5.341
= Slack Time                   15.041
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |            | 0.000 |       |   0.000 |   15.041 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |   15.075 | 
     | Ref_clk__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |   15.108 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |   15.386 | 
     | scan_clk_ref_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.519 |   15.559 | 
     | scan_clk_ref_clk_mux_out__L2_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |   15.672 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.714 |   15.754 | 
     | scan_clk_ref_clk_mux_out__L4_I3      | A v -> Y ^  | INVX8M     | 0.290 | 0.208 |   0.922 |   15.962 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.097 | 0.429 |   1.351 |   16.392 | 
     | scan_rst1_mux/U1                     | A0 ^ -> Y ^ | AO2B2X2M   | 0.529 | 0.407 |   1.758 |   16.799 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.189 | 0.831 |   2.589 |   17.630 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.192 | 0.943 |   3.533 |   18.574 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.184 | 0.936 |   4.468 |   19.509 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M     | 1.181 | 0.855 |   5.323 |   20.364 | 
     | dut5/dut2/\fifo_reg[2][7]            | RN ^        | SDFFRQX2M  | 1.181 | 0.017 |   5.341 |   20.382 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^   |            | 0.000 |       |   0.000 |  -15.041 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -15.007 | 
     | Ref_clk__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |  -14.973 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |  -14.695 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.518 |  -14.522 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |  -14.410 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |  -14.327 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.266 | 0.201 |   0.914 |  -14.127 | 
     | dut5/dut2/\fifo_reg[2][7]       | CK ^        | SDFFRQX2M  | 0.266 | 0.007 |   0.921 |  -14.120 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin dut5/dut1/\wr_ptr_reg[4] /CK 
Endpoint:   dut5/dut1/\wr_ptr_reg[4] /RN            (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ref_clk_rst_sync/\syn_rst_reg_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.922
- Setup                         0.339
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.383
- Arrival Time                  5.342
= Slack Time                   15.041
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |            | 0.000 |       |   0.000 |   15.041 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |   15.075 | 
     | Ref_clk__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |   15.108 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |   15.387 | 
     | scan_clk_ref_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.519 |   15.560 | 
     | scan_clk_ref_clk_mux_out__L2_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |   15.672 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |   15.754 | 
     | scan_clk_ref_clk_mux_out__L4_I3      | A v -> Y ^  | INVX8M     | 0.290 | 0.208 |   0.922 |   15.963 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.097 | 0.429 |   1.351 |   16.392 | 
     | scan_rst1_mux/U1                     | A0 ^ -> Y ^ | AO2B2X2M   | 0.529 | 0.407 |   1.758 |   16.799 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.189 | 0.831 |   2.589 |   17.630 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.192 | 0.943 |   3.533 |   18.574 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.184 | 0.936 |   4.468 |   19.509 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M     | 1.181 | 0.855 |   5.323 |   20.364 | 
     | dut5/dut1/\wr_ptr_reg[4]             | RN ^        | SDFFRQX2M  | 1.181 | 0.018 |   5.342 |   20.383 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^   |            | 0.000 |       |   0.000 |  -15.041 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -15.007 | 
     | Ref_clk__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |  -14.974 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |  -14.695 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.518 |  -14.523 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |  -14.410 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |  -14.328 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.266 | 0.201 |   0.914 |  -14.127 | 
     | dut5/dut1/\wr_ptr_reg[4]        | CK ^        | SDFFRQX2M  | 0.266 | 0.008 |   0.922 |  -14.119 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin dut5/dut2/\fifo_reg[2][0] /CK 
Endpoint:   dut5/dut2/\fifo_reg[2][0] /RN           (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ref_clk_rst_sync/\syn_rst_reg_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.922
- Setup                         0.339
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.382
- Arrival Time                  5.341
= Slack Time                   15.041
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |            | 0.000 |       |   0.000 |   15.041 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |   15.075 | 
     | Ref_clk__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |   15.108 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |   15.387 | 
     | scan_clk_ref_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.519 |   15.560 | 
     | scan_clk_ref_clk_mux_out__L2_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |   15.672 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |   15.755 | 
     | scan_clk_ref_clk_mux_out__L4_I3      | A v -> Y ^  | INVX8M     | 0.290 | 0.208 |   0.922 |   15.963 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.097 | 0.429 |   1.351 |   16.392 | 
     | scan_rst1_mux/U1                     | A0 ^ -> Y ^ | AO2B2X2M   | 0.529 | 0.407 |   1.758 |   16.799 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.189 | 0.831 |   2.589 |   17.630 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.192 | 0.943 |   3.533 |   18.574 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.184 | 0.936 |   4.468 |   19.509 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M     | 1.181 | 0.855 |   5.323 |   20.365 | 
     | dut5/dut2/\fifo_reg[2][0]            | RN ^        | SDFFRQX2M  | 1.181 | 0.018 |   5.341 |   20.382 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^   |            | 0.000 |       |   0.000 |  -15.041 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -15.007 | 
     | Ref_clk__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |  -14.974 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |  -14.696 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.518 |  -14.523 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |  -14.410 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |  -14.328 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | INVX8M     | 0.266 | 0.201 |   0.914 |  -14.127 | 
     | dut5/dut2/\fifo_reg[2][0]       | CK ^        | SDFFRQX2M  | 0.266 | 0.007 |   0.922 |  -14.119 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin dut5/dut2/\fifo_reg[3][5] /CK 
Endpoint:   dut5/dut2/\fifo_reg[3][5] /RN           (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ref_clk_rst_sync/\syn_rst_reg_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.936
- Setup                         0.335
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.400
- Arrival Time                  5.343
= Slack Time                   15.058
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |            | 0.000 |       |   0.000 |   15.058 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |   15.092 | 
     | Ref_clk__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |   15.125 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |   15.403 | 
     | scan_clk_ref_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.519 |   15.576 | 
     | scan_clk_ref_clk_mux_out__L2_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |   15.689 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.714 |   15.771 | 
     | scan_clk_ref_clk_mux_out__L4_I3      | A v -> Y ^  | INVX8M     | 0.290 | 0.208 |   0.922 |   15.979 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.097 | 0.429 |   1.351 |   16.409 | 
     | scan_rst1_mux/U1                     | A0 ^ -> Y ^ | AO2B2X2M   | 0.529 | 0.407 |   1.758 |   16.816 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.189 | 0.831 |   2.589 |   17.647 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.192 | 0.943 |   3.533 |   18.590 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.184 | 0.936 |   4.468 |   19.526 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M     | 1.181 | 0.855 |   5.323 |   20.381 | 
     | dut5/dut2/\fifo_reg[3][5]            | RN ^        | SDFFRQX2M  | 1.181 | 0.019 |   5.343 |   20.400 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^   |            | 0.000 |       |   0.000 |  -15.058 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -15.024 | 
     | Ref_clk__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |  -14.990 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.345 |  -14.712 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.518 |  -14.539 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |  -14.427 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |  -14.344 | 
     | scan_clk_ref_clk_mux_out__L4_I2 | A v -> Y ^  | INVX8M     | 0.288 | 0.221 |   0.934 |  -14.124 | 
     | dut5/dut2/\fifo_reg[3][5]       | CK ^        | SDFFRQX2M  | 0.288 | 0.002 |   0.936 |  -14.122 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin dut5/dut2/\fifo_reg[4][0] /CK 
Endpoint:   dut5/dut2/\fifo_reg[4][0] /RN           (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ref_clk_rst_sync/\syn_rst_reg_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.937
- Setup                         0.335
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.401
- Arrival Time                  5.343
= Slack Time                   15.059
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |            | 0.000 |       |   0.000 |   15.059 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |   15.093 | 
     | Ref_clk__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |   15.126 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |   15.405 | 
     | scan_clk_ref_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.519 |   15.577 | 
     | scan_clk_ref_clk_mux_out__L2_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |   15.690 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |   15.772 | 
     | scan_clk_ref_clk_mux_out__L4_I3      | A v -> Y ^  | INVX8M     | 0.290 | 0.208 |   0.922 |   15.980 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.097 | 0.429 |   1.351 |   16.410 | 
     | scan_rst1_mux/U1                     | A0 ^ -> Y ^ | AO2B2X2M   | 0.529 | 0.407 |   1.758 |   16.817 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.189 | 0.831 |   2.589 |   17.648 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.192 | 0.943 |   3.533 |   18.592 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.184 | 0.936 |   4.468 |   19.527 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M     | 1.181 | 0.855 |   5.323 |   20.382 | 
     | dut5/dut2/\fifo_reg[4][0]            | RN ^        | SDFFRQX2M  | 1.181 | 0.019 |   5.343 |   20.401 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^   |            | 0.000 |       |   0.000 |  -15.059 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -15.025 | 
     | Ref_clk__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |  -14.992 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.345 |  -14.713 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.518 |  -14.540 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |  -14.428 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |  -14.346 | 
     | scan_clk_ref_clk_mux_out__L4_I2 | A v -> Y ^  | INVX8M     | 0.288 | 0.221 |   0.934 |  -14.125 | 
     | dut5/dut2/\fifo_reg[4][0]       | CK ^        | SDFFRQX2M  | 0.288 | 0.003 |   0.937 |  -14.122 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin dut5/dut2/\fifo_reg[7][0] /CK 
Endpoint:   dut5/dut2/\fifo_reg[7][0] /RN           (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ref_clk_rst_sync/\syn_rst_reg_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.937
- Setup                         0.335
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.401
- Arrival Time                  5.343
= Slack Time                   15.059
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |            | 0.000 |       |   0.000 |   15.059 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |   15.093 | 
     | Ref_clk__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |   15.126 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |   15.405 | 
     | scan_clk_ref_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.519 |   15.577 | 
     | scan_clk_ref_clk_mux_out__L2_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |   15.690 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |   15.772 | 
     | scan_clk_ref_clk_mux_out__L4_I3      | A v -> Y ^  | INVX8M     | 0.290 | 0.208 |   0.922 |   15.980 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.097 | 0.429 |   1.351 |   16.410 | 
     | scan_rst1_mux/U1                     | A0 ^ -> Y ^ | AO2B2X2M   | 0.529 | 0.407 |   1.758 |   16.817 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.189 | 0.831 |   2.589 |   17.648 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.192 | 0.943 |   3.533 |   18.592 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.184 | 0.936 |   4.468 |   19.527 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M     | 1.181 | 0.855 |   5.323 |   20.382 | 
     | dut5/dut2/\fifo_reg[7][0]            | RN ^        | SDFFRQX2M  | 1.181 | 0.019 |   5.343 |   20.401 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^   |            | 0.000 |       |   0.000 |  -15.059 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -15.025 | 
     | Ref_clk__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |  -14.992 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.345 |  -14.713 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.518 |  -14.540 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |  -14.428 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |  -14.346 | 
     | scan_clk_ref_clk_mux_out__L4_I2 | A v -> Y ^  | INVX8M     | 0.288 | 0.221 |   0.934 |  -14.125 | 
     | dut5/dut2/\fifo_reg[7][0]       | CK ^        | SDFFRQX2M  | 0.288 | 0.003 |   0.937 |  -14.122 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin dut5/dut2/\fifo_reg[3][7] /CK 
Endpoint:   dut5/dut2/\fifo_reg[3][7] /RN           (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ref_clk_rst_sync/\syn_rst_reg_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.937
- Setup                         0.335
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.402
- Arrival Time                  5.343
= Slack Time                   15.059
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |            | 0.000 |       |   0.000 |   15.059 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |   15.093 | 
     | Ref_clk__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |   15.126 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |   15.405 | 
     | scan_clk_ref_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.519 |   15.578 | 
     | scan_clk_ref_clk_mux_out__L2_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |   15.690 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.714 |   15.773 | 
     | scan_clk_ref_clk_mux_out__L4_I3      | A v -> Y ^  | INVX8M     | 0.290 | 0.208 |   0.922 |   15.981 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.097 | 0.429 |   1.351 |   16.410 | 
     | scan_rst1_mux/U1                     | A0 ^ -> Y ^ | AO2B2X2M   | 0.529 | 0.407 |   1.758 |   16.817 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.189 | 0.831 |   2.589 |   17.648 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.192 | 0.943 |   3.533 |   18.592 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.184 | 0.936 |   4.468 |   19.528 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M     | 1.181 | 0.855 |   5.323 |   20.383 | 
     | dut5/dut2/\fifo_reg[3][7]            | RN ^        | SDFFRQX2M  | 1.181 | 0.019 |   5.343 |   20.402 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^   |            | 0.000 |       |   0.000 |  -15.059 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -15.025 | 
     | Ref_clk__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |  -14.992 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.345 |  -14.714 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.518 |  -14.541 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |  -14.428 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |  -14.346 | 
     | scan_clk_ref_clk_mux_out__L4_I2 | A v -> Y ^  | INVX8M     | 0.288 | 0.221 |   0.934 |  -14.125 | 
     | dut5/dut2/\fifo_reg[3][7]       | CK ^        | SDFFRQX2M  | 0.288 | 0.003 |   0.937 |  -14.122 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin dut5/dut2/\fifo_reg[3][6] /CK 
Endpoint:   dut5/dut2/\fifo_reg[3][6] /RN           (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ref_clk_rst_sync/\syn_rst_reg_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.937
- Setup                         0.335
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.402
- Arrival Time                  5.342
= Slack Time                   15.059
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |            | 0.000 |       |   0.000 |   15.059 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |   15.094 | 
     | Ref_clk__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |   15.127 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |   15.405 | 
     | scan_clk_ref_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.519 |   15.578 | 
     | scan_clk_ref_clk_mux_out__L2_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |   15.690 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |   15.773 | 
     | scan_clk_ref_clk_mux_out__L4_I3      | A v -> Y ^  | INVX8M     | 0.290 | 0.208 |   0.922 |   15.981 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.097 | 0.429 |   1.351 |   16.410 | 
     | scan_rst1_mux/U1                     | A0 ^ -> Y ^ | AO2B2X2M   | 0.529 | 0.407 |   1.758 |   16.817 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.189 | 0.831 |   2.589 |   17.649 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.192 | 0.943 |   3.533 |   18.592 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.184 | 0.936 |   4.468 |   19.528 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M     | 1.181 | 0.855 |   5.323 |   20.383 | 
     | dut5/dut2/\fifo_reg[3][6]            | RN ^        | SDFFRQX2M  | 1.181 | 0.019 |   5.342 |   20.402 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^   |            | 0.000 |       |   0.000 |  -15.059 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -15.025 | 
     | Ref_clk__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |  -14.992 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.345 |  -14.714 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.518 |  -14.541 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |  -14.429 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |  -14.346 | 
     | scan_clk_ref_clk_mux_out__L4_I2 | A v -> Y ^  | INVX8M     | 0.288 | 0.221 |   0.934 |  -14.125 | 
     | dut5/dut2/\fifo_reg[3][6]       | CK ^        | SDFFRQX2M  | 0.288 | 0.003 |   0.937 |  -14.122 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin dut5/dut2/\fifo_reg[0][6] /CK 
Endpoint:   dut5/dut2/\fifo_reg[0][6] /RN           (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ref_clk_rst_sync/\syn_rst_reg_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.937
- Setup                         0.335
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.402
- Arrival Time                  5.342
= Slack Time                   15.060
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |            | 0.000 |       |   0.000 |   15.060 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |   15.094 | 
     | Ref_clk__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |   15.127 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |   15.406 | 
     | scan_clk_ref_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.519 |   15.578 | 
     | scan_clk_ref_clk_mux_out__L2_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |   15.691 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |   15.773 | 
     | scan_clk_ref_clk_mux_out__L4_I3      | A v -> Y ^  | INVX8M     | 0.290 | 0.208 |   0.922 |   15.981 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.097 | 0.429 |   1.351 |   16.411 | 
     | scan_rst1_mux/U1                     | A0 ^ -> Y ^ | AO2B2X2M   | 0.529 | 0.407 |   1.758 |   16.818 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.189 | 0.831 |   2.589 |   17.649 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.192 | 0.943 |   3.533 |   18.593 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.184 | 0.936 |   4.468 |   19.528 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M     | 1.181 | 0.855 |   5.323 |   20.383 | 
     | dut5/dut2/\fifo_reg[0][6]            | RN ^        | SDFFRQX2M  | 1.181 | 0.019 |   5.342 |   20.402 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^   |            | 0.000 |       |   0.000 |  -15.060 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -15.026 | 
     | Ref_clk__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |  -14.993 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.345 |  -14.714 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.518 |  -14.541 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |  -14.429 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |  -14.347 | 
     | scan_clk_ref_clk_mux_out__L4_I2 | A v -> Y ^  | INVX8M     | 0.288 | 0.221 |   0.934 |  -14.126 | 
     | dut5/dut2/\fifo_reg[0][6]       | CK ^        | SDFFRQX2M  | 0.288 | 0.003 |   0.937 |  -14.123 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin dut5/dut2/\fifo_reg[1][7] /CK 
Endpoint:   dut5/dut2/\fifo_reg[1][7] /RN           (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ref_clk_rst_sync/\syn_rst_reg_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.938
- Setup                         0.335
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.402
- Arrival Time                  5.339
= Slack Time                   15.063
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |            | 0.000 |       |   0.000 |   15.063 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |   15.098 | 
     | Ref_clk__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |   15.131 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |   15.409 | 
     | scan_clk_ref_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.519 |   15.582 | 
     | scan_clk_ref_clk_mux_out__L2_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |   15.694 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.714 |   15.777 | 
     | scan_clk_ref_clk_mux_out__L4_I3      | A v -> Y ^  | INVX8M     | 0.290 | 0.208 |   0.922 |   15.985 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.097 | 0.429 |   1.351 |   16.414 | 
     | scan_rst1_mux/U1                     | A0 ^ -> Y ^ | AO2B2X2M   | 0.529 | 0.407 |   1.758 |   16.821 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.189 | 0.831 |   2.589 |   17.653 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.192 | 0.943 |   3.533 |   18.596 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.184 | 0.936 |   4.468 |   19.532 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M     | 1.181 | 0.855 |   5.323 |   20.387 | 
     | dut5/dut2/\fifo_reg[1][7]            | RN ^        | SDFFRQX2M  | 1.181 | 0.016 |   5.339 |   20.402 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^   |            | 0.000 |       |   0.000 |  -15.063 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -15.029 | 
     | Ref_clk__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |  -14.996 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.345 |  -14.718 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.518 |  -14.545 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |  -14.433 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |  -14.350 | 
     | scan_clk_ref_clk_mux_out__L4_I2 | A v -> Y ^  | INVX8M     | 0.288 | 0.221 |   0.934 |  -14.129 | 
     | dut5/dut2/\fifo_reg[1][7]       | CK ^        | SDFFRQX2M  | 0.288 | 0.004 |   0.938 |  -14.126 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin dut5/dut2/\fifo_reg[1][6] /CK 
Endpoint:   dut5/dut2/\fifo_reg[1][6] /RN           (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ref_clk_rst_sync/\syn_rst_reg_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.938
- Setup                         0.335
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.402
- Arrival Time                  5.338
= Slack Time                   15.064
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |            | 0.000 |       |   0.000 |   15.064 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |   15.099 | 
     | Ref_clk__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |   15.132 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |   15.410 | 
     | scan_clk_ref_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.519 |   15.583 | 
     | scan_clk_ref_clk_mux_out__L2_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |   15.695 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |   15.778 | 
     | scan_clk_ref_clk_mux_out__L4_I3      | A v -> Y ^  | INVX8M     | 0.290 | 0.208 |   0.922 |   15.986 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.097 | 0.429 |   1.351 |   16.415 | 
     | scan_rst1_mux/U1                     | A0 ^ -> Y ^ | AO2B2X2M   | 0.529 | 0.407 |   1.758 |   16.822 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.189 | 0.831 |   2.589 |   17.654 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.192 | 0.943 |   3.533 |   18.597 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.184 | 0.936 |   4.468 |   19.533 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M     | 1.181 | 0.855 |   5.323 |   20.388 | 
     | dut5/dut2/\fifo_reg[1][6]            | RN ^        | SDFFRQX2M  | 1.181 | 0.014 |   5.338 |   20.402 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^   |            | 0.000 |       |   0.000 |  -15.064 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -15.030 | 
     | Ref_clk__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |  -14.997 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.345 |  -14.719 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.518 |  -14.546 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |  -14.434 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |  -14.351 | 
     | scan_clk_ref_clk_mux_out__L4_I2 | A v -> Y ^  | INVX8M     | 0.288 | 0.221 |   0.934 |  -14.130 | 
     | dut5/dut2/\fifo_reg[1][6]       | CK ^        | SDFFRQX2M  | 0.288 | 0.004 |   0.938 |  -14.127 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin dut5/dut2/\fifo_reg[2][6] /CK 
Endpoint:   dut5/dut2/\fifo_reg[2][6] /RN           (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ref_clk_rst_sync/\syn_rst_reg_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.937
- Setup                         0.335
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.402
- Arrival Time                  5.337
= Slack Time                   15.065
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |            | 0.000 |       |   0.000 |   15.065 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |   15.099 | 
     | Ref_clk__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |   15.132 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |   15.410 | 
     | scan_clk_ref_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.519 |   15.583 | 
     | scan_clk_ref_clk_mux_out__L2_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |   15.696 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.714 |   15.778 | 
     | scan_clk_ref_clk_mux_out__L4_I3      | A v -> Y ^  | INVX8M     | 0.290 | 0.208 |   0.922 |   15.986 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.097 | 0.429 |   1.351 |   16.416 | 
     | scan_rst1_mux/U1                     | A0 ^ -> Y ^ | AO2B2X2M   | 0.529 | 0.407 |   1.758 |   16.822 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.189 | 0.831 |   2.589 |   17.654 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.192 | 0.943 |   3.533 |   18.597 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.184 | 0.936 |   4.468 |   19.533 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M     | 1.181 | 0.855 |   5.323 |   20.388 | 
     | dut5/dut2/\fifo_reg[2][6]            | RN ^        | SDFFRQX2M  | 1.181 | 0.014 |   5.337 |   20.402 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^   |            | 0.000 |       |   0.000 |  -15.065 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -15.030 | 
     | Ref_clk__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |  -14.997 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.345 |  -14.719 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.518 |  -14.546 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |  -14.434 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |  -14.351 | 
     | scan_clk_ref_clk_mux_out__L4_I2 | A v -> Y ^  | INVX8M     | 0.288 | 0.221 |   0.934 |  -14.131 | 
     | dut5/dut2/\fifo_reg[2][6]       | CK ^        | SDFFRQX2M  | 0.288 | 0.003 |   0.937 |  -14.127 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin dut5/dut2/\fifo_reg[5][0] /CK 
Endpoint:   dut5/dut2/\fifo_reg[5][0] /RN           (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ref_clk_rst_sync/\syn_rst_reg_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.938
- Setup                         0.335
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.402
- Arrival Time                  5.336
= Slack Time                   15.066
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |            | 0.000 |       |   0.000 |   15.066 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |   15.101 | 
     | Ref_clk__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |   15.134 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |   15.412 | 
     | scan_clk_ref_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.519 |   15.585 | 
     | scan_clk_ref_clk_mux_out__L2_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |   15.697 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |   15.780 | 
     | scan_clk_ref_clk_mux_out__L4_I3      | A v -> Y ^  | INVX8M     | 0.290 | 0.208 |   0.922 |   15.988 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.097 | 0.429 |   1.351 |   16.417 | 
     | scan_rst1_mux/U1                     | A0 ^ -> Y ^ | AO2B2X2M   | 0.529 | 0.407 |   1.758 |   16.824 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.189 | 0.831 |   2.589 |   17.656 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.192 | 0.943 |   3.533 |   18.599 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.184 | 0.936 |   4.468 |   19.535 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M     | 1.181 | 0.855 |   5.323 |   20.390 | 
     | dut5/dut2/\fifo_reg[5][0]            | RN ^        | SDFFRQX2M  | 1.181 | 0.013 |   5.336 |   20.402 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^   |            | 0.000 |       |   0.000 |  -15.066 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -15.032 | 
     | Ref_clk__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |  -14.999 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.345 |  -14.721 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.518 |  -14.548 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |  -14.436 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |  -14.353 | 
     | scan_clk_ref_clk_mux_out__L4_I2 | A v -> Y ^  | INVX8M     | 0.288 | 0.221 |   0.934 |  -14.132 | 
     | dut5/dut2/\fifo_reg[5][0]       | CK ^        | SDFFRQX2M  | 0.288 | 0.004 |   0.938 |  -14.129 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin dut5/dut2/\fifo_reg[6][0] /CK 
Endpoint:   dut5/dut2/\fifo_reg[6][0] /RN           (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ref_clk_rst_sync/\syn_rst_reg_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.938
- Setup                         0.335
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.402
- Arrival Time                  5.333
= Slack Time                   15.070
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |            | 0.000 |       |   0.000 |   15.070 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |   15.104 | 
     | Ref_clk__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |   15.137 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |   15.416 | 
     | scan_clk_ref_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.519 |   15.588 | 
     | scan_clk_ref_clk_mux_out__L2_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |   15.701 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.714 |   15.783 | 
     | scan_clk_ref_clk_mux_out__L4_I3      | A v -> Y ^  | INVX8M     | 0.290 | 0.208 |   0.922 |   15.991 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.097 | 0.429 |   1.351 |   16.421 | 
     | scan_rst1_mux/U1                     | A0 ^ -> Y ^ | AO2B2X2M   | 0.529 | 0.407 |   1.758 |   16.828 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.189 | 0.831 |   2.589 |   17.659 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.192 | 0.943 |   3.533 |   18.603 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.184 | 0.936 |   4.468 |   19.538 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M     | 1.181 | 0.855 |   5.323 |   20.393 | 
     | dut5/dut2/\fifo_reg[6][0]            | RN ^        | SDFFRQX2M  | 1.181 | 0.009 |   5.333 |   20.402 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^   |            | 0.000 |       |   0.000 |  -15.070 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -15.036 | 
     | Ref_clk__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |  -15.003 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.345 |  -14.724 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.518 |  -14.551 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |  -14.439 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |  -14.357 | 
     | scan_clk_ref_clk_mux_out__L4_I2 | A v -> Y ^  | INVX8M     | 0.288 | 0.221 |   0.934 |  -14.136 | 
     | dut5/dut2/\fifo_reg[6][0]       | CK ^        | SDFFRQX2M  | 0.288 | 0.004 |   0.938 |  -14.132 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin dut5/dut2/\fifo_reg[5][7] /CK 
Endpoint:   dut5/dut2/\fifo_reg[5][7] /RN           (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ref_clk_rst_sync/\syn_rst_reg_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.938
- Setup                         0.335
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.402
- Arrival Time                  5.331
= Slack Time                   15.071
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |            | 0.000 |       |   0.000 |   15.071 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |   15.105 | 
     | Ref_clk__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |   15.139 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |   15.417 | 
     | scan_clk_ref_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.519 |   15.590 | 
     | scan_clk_ref_clk_mux_out__L2_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |   15.702 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.714 |   15.785 | 
     | scan_clk_ref_clk_mux_out__L4_I3      | A v -> Y ^  | INVX8M     | 0.290 | 0.208 |   0.922 |   15.993 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.097 | 0.429 |   1.351 |   16.422 | 
     | scan_rst1_mux/U1                     | A0 ^ -> Y ^ | AO2B2X2M   | 0.529 | 0.407 |   1.758 |   16.829 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.189 | 0.831 |   2.589 |   17.661 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.192 | 0.943 |   3.533 |   18.604 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.184 | 0.936 |   4.468 |   19.540 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M     | 1.181 | 0.855 |   5.323 |   20.395 | 
     | dut5/dut2/\fifo_reg[5][7]            | RN ^        | SDFFRQX2M  | 1.181 | 0.008 |   5.331 |   20.402 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^   |            | 0.000 |       |   0.000 |  -15.071 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -15.037 | 
     | Ref_clk__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |  -15.004 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.345 |  -14.726 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.518 |  -14.553 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |  -14.441 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |  -14.358 | 
     | scan_clk_ref_clk_mux_out__L4_I2 | A v -> Y ^  | INVX8M     | 0.288 | 0.221 |   0.934 |  -14.137 | 
     | dut5/dut2/\fifo_reg[5][7]       | CK ^        | SDFFRQX2M  | 0.288 | 0.004 |   0.938 |  -14.133 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin dut5/dut2/\fifo_reg[7][6] /CK 
Endpoint:   dut5/dut2/\fifo_reg[7][6] /RN           (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ref_clk_rst_sync/\syn_rst_reg_reg[0] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.935
- Setup                         0.335
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.399
- Arrival Time                  5.326
= Slack Time                   15.073
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |            | 0.000 |       |   0.000 |   15.073 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |   15.107 | 
     | Ref_clk__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |   15.140 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.346 |   15.419 | 
     | scan_clk_ref_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.519 |   15.592 | 
     | scan_clk_ref_clk_mux_out__L2_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |   15.704 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.714 |   15.786 | 
     | scan_clk_ref_clk_mux_out__L4_I3      | A v -> Y ^  | INVX8M     | 0.290 | 0.208 |   0.922 |   15.995 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.097 | 0.429 |   1.351 |   16.424 | 
     | scan_rst1_mux/U1                     | A0 ^ -> Y ^ | AO2B2X2M   | 0.529 | 0.407 |   1.758 |   16.831 | 
     | FE_OFC14_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.189 | 0.831 |   2.589 |   17.662 | 
     | FE_OFC15_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.192 | 0.943 |   3.533 |   18.606 | 
     | FE_OFC17_scan_rst_sync1_mux_out      | A ^ -> Y ^  | CLKBUFX8M  | 1.184 | 0.936 |   4.468 |   19.541 | 
     | dut5/FE_OFC18_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M     | 1.181 | 0.855 |   5.323 |   20.396 | 
     | dut5/dut2/\fifo_reg[7][6]            | RN ^        | SDFFRQX2M  | 1.181 | 0.003 |   5.326 |   20.399 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | Ref_clk ^   |            | 0.000 |       |   0.000 |  -15.073 | 
     | Ref_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -15.039 | 
     | Ref_clk__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.022 | 0.033 |   0.067 |  -15.006 | 
     | scan_clk_ref_clk_mux/U1         | A0 ^ -> Y ^ | AO2B2X4M   | 0.333 | 0.278 |   0.345 |  -14.728 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.053 | 0.173 |   0.518 |  -14.555 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.112 |   0.631 |  -14.442 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.106 | 0.083 |   0.713 |  -14.360 | 
     | scan_clk_ref_clk_mux_out__L4_I4 | A v -> Y ^  | INVX8M     | 0.287 | 0.219 |   0.933 |  -14.140 | 
     | dut5/dut2/\fifo_reg[7][6]       | CK ^        | SDFFRQX2M  | 0.287 | 0.002 |   0.934 |  -14.139 | 
     +-------------------------------------------------------------------------------------------------+ 

