Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Sat Aug 28 03:55:16 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_450_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 Delay1No15_instance/Y_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 0.706ns (21.056%)  route 2.647ns (78.944%))
  Logic Levels:           8  (LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.368ns = ( 6.368 - 4.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.023ns (routing 0.921ns, distribution 1.102ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.836ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=27415, routed)       2.023     2.974    Delay1No15_instance/clk_IBUF_BUFG
    SLICE_X131Y402       FDCE                                         r  Delay1No15_instance/Y_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y402       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.053 r  Delay1No15_instance/Y_reg[23]/Q
                         net (fo=10, routed)          0.685     3.738    Delay1No14_instance/Y_reg[33]_0[23]
    SLICE_X123Y365       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.098     3.836 r  Delay1No14_instance/shiftedFracY_d1[33]_i_6/O
                         net (fo=4, routed)           0.405     4.241    Delay1No14_instance/shiftedFracY_d1[33]_i_6_n_0
    SLICE_X128Y365       LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.037     4.278 r  Delay1No14_instance/shiftedFracY_d1[49]_i_12/O
                         net (fo=3, routed)           0.202     4.480    Delay1No14_instance/shiftedFracY_d1[49]_i_12_n_0
    SLICE_X129Y366       LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.066     4.546 r  Delay1No14_instance/shiftedFracY_d1[32]_i_14/O
                         net (fo=1, routed)           0.195     4.741    Delay1No14_instance/shiftedFracY_d1[32]_i_14_n_0
    SLICE_X129Y366       LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     4.841 r  Delay1No14_instance/shiftedFracY_d1[32]_i_8/O
                         net (fo=4, routed)           0.417     5.258    Delay1No14_instance/shiftedFracY_d1[32]_i_8_n_0
    SLICE_X125Y363       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     5.347 r  Delay1No14_instance/shiftedFracY_d1[12]_i_3/O
                         net (fo=34, routed)          0.215     5.562    Delay1No15_instance/shiftVal__5[0]
    SLICE_X124Y362       LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037     5.599 r  Delay1No15_instance/shiftedFracY_d1[28]_i_2/O
                         net (fo=5, routed)           0.271     5.870    Delay1No14_instance/level2[11]
    SLICE_X123Y359       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     6.020 r  Delay1No14_instance/shiftedFracY_d1[36]_i_1/O
                         net (fo=2, routed)           0.208     6.228    Delay1No14_instance/level4__0[4]
    SLICE_X120Y359       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     6.278 r  Delay1No14_instance/shiftedFracY_d1[20]_i_1/O
                         net (fo=1, routed)           0.049     6.327    Sum10_2_impl_instance/FPAddSubOp_instance/D[9]
    SLICE_X120Y359       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=27415, routed)       1.708     6.368    Sum10_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X120Y359       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/C
                         clock pessimism              0.376     6.744    
                         clock uncertainty           -0.035     6.708    
    SLICE_X120Y359       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.733    Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]
  -------------------------------------------------------------------
                         required time                          6.733    
                         arrival time                          -6.327    
  -------------------------------------------------------------------
                         slack                                  0.407    




