INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SoC/activecore/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TaylorTerm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TaylorTerm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SoC/activecore/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/TaylorSqrt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TaylorSqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SoC/activecore/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/FloatingAddSub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-311] analyzing module FloatingAddSub
INFO: [VRFC 10-2458] undeclared symbol exp_a, assumed default net type wire [C:/SoC/activecore/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/FloatingAddSub.sv:179]
INFO: [VRFC 10-2458] undeclared symbol exp_b, assumed default net type wire [C:/SoC/activecore/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/FloatingAddSub.sv:180]
INFO: [VRFC 10-2458] undeclared symbol perform, assumed default net type wire [C:/SoC/activecore/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/FloatingAddSub.sv:195]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SoC/activecore/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/FloatingMultiplication.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatingMultiplication
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SoC/activecore/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/DecConvers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecConvers
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SoC/activecore/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/MulBack.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulBack
