Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SME
Version: N-2017.09-SP2
Date   : Thu Jan 18 16:14:51 2024
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: cal_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cal_cnt_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cal_cnt_reg[2]/CK (DFFRX4)               0.00       0.00 r
  cal_cnt_reg[2]/QN (DFFRX4)               0.36       0.36 r
  U3123/Y (NAND2XL)                        0.14       0.50 f
  U3746/Y (NOR2X1)                         0.28       0.78 r
  U3028/Y (CLKINVX1)                       0.41       1.19 f
  U3985/Y (NOR2X1)                         0.21       1.40 r
  U3600/Y (CLKINVX1)                       0.48       1.88 f
  U5110/Y (OAI22XL)                        0.37       2.25 r
  U3126/Y (NOR4XL)                         0.14       2.39 f
  U5120/Y (AND4X1)                         0.23       2.62 f
  U5129/Y (OAI22XL)                        0.23       2.84 r
  U3635/Y (NOR4XL)                         0.10       2.95 f
  U3393/Y (NAND2XL)                        0.10       3.05 r
  U3259/Y (OAI31XL)                        0.08       3.13 f
  U5133/Y (AO22X1)                         0.34       3.47 f
  U5134/Y (NAND4X1)                        0.16       3.64 r
  U5135/Y (NOR2X2)                         0.09       3.73 f
  U2984/Y (NAND2XL)                        0.18       3.90 r
  U5136/Y (OAI21X2)                        0.13       4.03 f
  U5137/Y (INVX3)                          0.13       4.16 r
  U5298/Y (NAND2BX1)                       0.12       4.28 f
  U5304/Y (OAI22XL)                        0.25       4.52 r
  U3671/Y (AOI21XL)                        0.08       4.61 f
  U2960/Y (OAI22XL)                        0.12       4.73 r
  cal_cnt_reg[5]/D (DFFRX1)                0.00       4.73 r
  data arrival time                                   4.73

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  cal_cnt_reg[5]/CK (DFFRX1)               0.00       5.00 r
  library setup time                      -0.26       4.74
  data required time                                  4.74
  -----------------------------------------------------------
  data required time                                  4.74
  data arrival time                                  -4.73
  -----------------------------------------------------------
  slack (MET)                                         0.01


1
