"Address","Occurrences","H1-1","H1-1 Length","Indexability","Indexability Status"
"https://www.vlsiphysicaldesign.top/","1","VLSI Physical Design Hub","24","Indexable",""
"https://www.vlsiphysicaldesign.top/advanced_logic_synthesis","1","Logic Synthesis And Physical Implementation","43","Indexable",""
"https://www.vlsiphysicaldesign.top/io_design","1","I/O Design","10","Indexable",""
"https://www.vlsiphysicaldesign.top/eco","1","Engineering Change Orders","25","Indexable",""
"https://www.vlsiphysicaldesign.top/ccs_modeling","1","CCS Modeling","12","Indexable",""
"https://www.vlsiphysicaldesign.top/placement","1","Placement","9","Indexable",""
"https://www.vlsiphysicaldesign.top/power_analysis","1","Power Analysis","14","Indexable",""
"https://www.vlsiphysicaldesign.top/routing","1","Routing","7","Indexable",""
"https://www.vlsiphysicaldesign.top/sta","1","Static Timing Analysis","22","Indexable",""
"https://www.vlsiphysicaldesign.top/logic_synthesis","1","Logic Synthesis","15","Indexable",""
"https://www.vlsiphysicaldesign.top/ir_analysis","1","IR Drop Analysis","16","Indexable",""
"https://www.vlsiphysicaldesign.top/powerplan","1","Power Planning & Integrity","26","Indexable",""
"https://www.vlsiphysicaldesign.top/delay_models","1","Delay Models","12","Indexable",""
"https://www.vlsiphysicaldesign.top/who-am-i","1","Samson Hruday Chinta","20","Indexable",""
"https://www.vlsiphysicaldesign.top/cmos_fundamentals","1","CMOS Fundamentals","17","Indexable",""
"https://www.vlsiphysicaldesign.top/blog","1","VLSI Design Blog","16","Indexable",""
"https://www.vlsiphysicaldesign.top/pd_inputs","1","Physical Design Inputs","22","Indexable",""
"https://www.vlsiphysicaldesign.top/pd_issues","1","Common PD Issues","16","Indexable",""
"https://www.vlsiphysicaldesign.top/congestion_analysis","1","Congestion Analysis","19","Indexable",""
"https://www.vlsiphysicaldesign.top/work_sited","1","Works Cited","11","Indexable",""
"https://www.vlsiphysicaldesign.top/sta_numericals","1","STA Numericals","14","Indexable",""
"https://www.vlsiphysicaldesign.top/floorplan","1","Floorplanning","13","Indexable",""
"https://www.vlsiphysicaldesign.top/std_cell_types","1","Standard Cell Types","19","Indexable",""
"https://www.vlsiphysicaldesign.top/pd_cells","1","Physical Design Cells","21","Indexable",""
"https://www.vlsiphysicaldesign.top/pd_verification","1","PD Verification","15","Indexable",""
"https://www.vlsiphysicaldesign.top/cts","1","Clock Tree Synthesis (CTS)","26","Indexable",""
"https://www.vlsiphysicaldesign.top/about","1","About & Contact","15","Indexable",""
"https://www.vlsiphysicaldesign.top/projects","1","Project Showcase","16","Indexable",""
"https://www.vlsiphysicaldesign.top/advanced_synthesis","1","Advanced Synthesis","18","Indexable",""
