<!DOCTYPE html>
<html><head><title>joekychen/linux » sound › pci › lx6464es › lx_defs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>lx_defs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* -*- linux-c -*- *</span>
<span class="cm"> *</span>
<span class="cm"> * ALSA driver for the digigram lx6464es interface</span>
<span class="cm"> * adapted upstream headers</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2009 Tim Blechmann &lt;tim@klingt.org&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; see the file COPYING.  If not, write to</span>
<span class="cm"> * the Free Software Foundation, Inc., 59 Temple Place - Suite 330,</span>
<span class="cm"> * Boston, MA 02111-1307, USA.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#ifndef LX_DEFS_H</span>
<span class="cp">#define LX_DEFS_H</span>

<span class="cm">/* code adapted from ethersound.h */</span>
<span class="cp">#define	XES_FREQ_COUNT8_MASK    0x00001FFF </span><span class="cm">/* compteur 25MHz entre 8 ech. */</span><span class="cp"></span>
<span class="cp">#define	XES_FREQ_COUNT8_44_MIN  0x00001288 </span><span class="cm">/* 25M /</span>
<span class="cm">					    * [ 44k - ( 44.1k + 48k ) / 2 ]</span>
<span class="cm">					    * * 8 */</span><span class="cp"></span>
<span class="cp">#define	XES_FREQ_COUNT8_44_MAX	0x000010F0 </span><span class="cm">/* 25M / [ ( 44.1k + 48k ) / 2 ]</span>
<span class="cm">					    * * 8 */</span><span class="cp"></span>
<span class="cp">#define	XES_FREQ_COUNT8_48_MAX	0x00000F08 </span><span class="cm">/* 25M /</span>
<span class="cm">					    * [ 48k + ( 44.1k + 48k ) / 2 ]</span>
<span class="cm">					    * * 8 */</span><span class="cp"></span>

<span class="cm">/* code adapted from LXES_registers.h */</span>

<span class="cp">#define IOCR_OUTPUTS_OFFSET 0	</span><span class="cm">/* (rw) offset for the number of OUTs in the</span>
<span class="cm">				 * ConfES register. */</span><span class="cp"></span>
<span class="cp">#define IOCR_INPUTS_OFFSET  8	</span><span class="cm">/* (rw) offset for the number of INs in the</span>
<span class="cm">				 * ConfES register. */</span><span class="cp"></span>
<span class="cp">#define FREQ_RATIO_OFFSET  19	</span><span class="cm">/* (rw) offset for frequency ratio in the</span>
<span class="cm">				 * ConfES register. */</span><span class="cp"></span>
<span class="cp">#define	FREQ_RATIO_SINGLE_MODE 0x01 </span><span class="cm">/* value for single mode frequency ratio:</span>
<span class="cm">				     * sample rate = frequency rate. */</span><span class="cp"></span>

<span class="cp">#define CONFES_READ_PART_MASK	0x00070000</span>
<span class="cp">#define CONFES_WRITE_PART_MASK	0x00F80000</span>

<span class="cm">/* code adapted from if_drv_mb.h */</span>

<span class="cp">#define MASK_SYS_STATUS_ERROR	(1L &lt;&lt; 31) </span><span class="cm">/* events that lead to a PCI irq if</span>
<span class="cm">					    * not yet pending */</span><span class="cp"></span>
<span class="cp">#define MASK_SYS_STATUS_URUN	(1L &lt;&lt; 30)</span>
<span class="cp">#define MASK_SYS_STATUS_ORUN	(1L &lt;&lt; 29)</span>
<span class="cp">#define MASK_SYS_STATUS_EOBO	(1L &lt;&lt; 28)</span>
<span class="cp">#define MASK_SYS_STATUS_EOBI	(1L &lt;&lt; 27)</span>
<span class="cp">#define MASK_SYS_STATUS_FREQ	(1L &lt;&lt; 26)</span>
<span class="cp">#define MASK_SYS_STATUS_ESA	(1L &lt;&lt; 25) </span><span class="cm">/* reserved, this is set by the</span>
<span class="cm">					    * XES */</span><span class="cp"></span>
<span class="cp">#define MASK_SYS_STATUS_TIMER	(1L &lt;&lt; 24)</span>

<span class="cp">#define MASK_SYS_ASYNC_EVENTS	(MASK_SYS_STATUS_ERROR |		\</span>
<span class="cp">				 MASK_SYS_STATUS_URUN  |		\</span>
<span class="cp">				 MASK_SYS_STATUS_ORUN  |		\</span>
<span class="cp">				 MASK_SYS_STATUS_EOBO  |		\</span>
<span class="cp">				 MASK_SYS_STATUS_EOBI  |		\</span>
<span class="cp">				 MASK_SYS_STATUS_FREQ  |		\</span>
<span class="cp">				 MASK_SYS_STATUS_ESA)</span>

<span class="cp">#define MASK_SYS_PCI_EVENTS		(MASK_SYS_ASYNC_EVENTS |	\</span>
<span class="cp">					 MASK_SYS_STATUS_TIMER)</span>

<span class="cp">#define MASK_SYS_TIMER_COUNT	0x0000FFFF</span>

<span class="cp">#define MASK_SYS_STATUS_EOT_PLX		(1L &lt;&lt; 22) </span><span class="cm">/* event that remains</span>
<span class="cm">						    * internal: reserved fo end</span>
<span class="cm">						    * of plx dma */</span><span class="cp"></span>
<span class="cp">#define MASK_SYS_STATUS_XES		(1L &lt;&lt; 21) </span><span class="cm">/* event that remains</span>
<span class="cm">						    * internal: pending XES</span>
<span class="cm">						    * IRQ */</span><span class="cp"></span>
<span class="cp">#define MASK_SYS_STATUS_CMD_DONE	(1L &lt;&lt; 20) </span><span class="cm">/* alternate command</span>
<span class="cm">						    * management: notify driver</span>
<span class="cm">						    * instead of polling */</span><span class="cp"></span>


<span class="cp">#define MAX_STREAM_BUFFER 5	</span><span class="cm">/* max amount of stream buffers. */</span><span class="cp"></span>

<span class="cp">#define MICROBLAZE_IBL_MIN		 32</span>
<span class="cp">#define MICROBLAZE_IBL_DEFAULT	        128</span>
<span class="cp">#define MICROBLAZE_IBL_MAX		512</span>
<span class="cm">/* #define MASK_GRANULARITY		(2*MICROBLAZE_IBL_MAX-1) */</span>



<span class="cm">/* command opcodes, see reference for details */</span>

<span class="cm">/*</span>
<span class="cm"> the capture bit position in the object_id field in driver commands</span>
<span class="cm"> depends upon the number of managed channels. For now, 64 IN + 64 OUT are</span>
<span class="cm"> supported. HOwever, the communication protocol forsees 1024 channels, hence</span>
<span class="cm"> bit 10 indicates a capture (input) object).</span>
<span class="cm">*/</span>
<span class="cp">#define ID_IS_CAPTURE (1L &lt;&lt; 10)</span>
<span class="cp">#define ID_OFFSET	13	</span><span class="cm">/* object ID is at the 13th bit in the</span>
<span class="cm">				 * 1st command word.*/</span><span class="cp"></span>
<span class="cp">#define ID_CH_MASK    0x3F</span>
<span class="cp">#define OPCODE_OFFSET	24	</span><span class="cm">/* offset of the command opcode in the first</span>
<span class="cm">				 * command word.*/</span><span class="cp"></span>

<span class="k">enum</span> <span class="n">cmd_mb_opcodes</span> <span class="p">{</span>
	<span class="n">CMD_00_INFO_DEBUG</span>	        <span class="o">=</span> <span class="mh">0x00</span><span class="p">,</span>
	<span class="n">CMD_01_GET_SYS_CFG</span>		<span class="o">=</span> <span class="mh">0x01</span><span class="p">,</span>
	<span class="n">CMD_02_SET_GRANULARITY</span>		<span class="o">=</span> <span class="mh">0x02</span><span class="p">,</span>
	<span class="n">CMD_03_SET_TIMER_IRQ</span>		<span class="o">=</span> <span class="mh">0x03</span><span class="p">,</span>
	<span class="n">CMD_04_GET_EVENT</span>		<span class="o">=</span> <span class="mh">0x04</span><span class="p">,</span>
	<span class="n">CMD_05_GET_PIPES</span>		<span class="o">=</span> <span class="mh">0x05</span><span class="p">,</span>

	<span class="n">CMD_06_ALLOCATE_PIPE</span>            <span class="o">=</span> <span class="mh">0x06</span><span class="p">,</span>
	<span class="n">CMD_07_RELEASE_PIPE</span>		<span class="o">=</span> <span class="mh">0x07</span><span class="p">,</span>
	<span class="n">CMD_08_ASK_BUFFERS</span>		<span class="o">=</span> <span class="mh">0x08</span><span class="p">,</span>
	<span class="n">CMD_09_STOP_PIPE</span>		<span class="o">=</span> <span class="mh">0x09</span><span class="p">,</span>
	<span class="n">CMD_0A_GET_PIPE_SPL_COUNT</span>	<span class="o">=</span> <span class="mh">0x0a</span><span class="p">,</span>
	<span class="n">CMD_0B_TOGGLE_PIPE_STATE</span>	<span class="o">=</span> <span class="mh">0x0b</span><span class="p">,</span>

	<span class="n">CMD_0C_DEF_STREAM</span>		<span class="o">=</span> <span class="mh">0x0c</span><span class="p">,</span>
	<span class="n">CMD_0D_SET_MUTE</span>			<span class="o">=</span> <span class="mh">0x0d</span><span class="p">,</span>
	<span class="n">CMD_0E_GET_STREAM_SPL_COUNT</span>     <span class="o">=</span> <span class="mh">0x0e</span><span class="p">,</span>
	<span class="n">CMD_0F_UPDATE_BUFFER</span>		<span class="o">=</span> <span class="mh">0x0f</span><span class="p">,</span>
	<span class="n">CMD_10_GET_BUFFER</span>		<span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>
	<span class="n">CMD_11_CANCEL_BUFFER</span>		<span class="o">=</span> <span class="mh">0x11</span><span class="p">,</span>
	<span class="n">CMD_12_GET_PEAK</span>			<span class="o">=</span> <span class="mh">0x12</span><span class="p">,</span>
	<span class="n">CMD_13_SET_STREAM_STATE</span>		<span class="o">=</span> <span class="mh">0x13</span><span class="p">,</span>
	<span class="n">CMD_14_INVALID</span>			<span class="o">=</span> <span class="mh">0x14</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* pipe states */</span>
<span class="k">enum</span> <span class="n">pipe_state_t</span> <span class="p">{</span>
	<span class="n">PSTATE_IDLE</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>	<span class="cm">/* the pipe is not processed in the XES_IRQ</span>
<span class="cm">				 * (free or stopped, or paused). */</span>
	<span class="n">PSTATE_RUN</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>	<span class="cm">/* sustained play/record state. */</span>
	<span class="n">PSTATE_PURGE</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>	<span class="cm">/* the ES channels are now off, render pipes do</span>
<span class="cm">				 * not DMA, record pipe do a last DMA. */</span>
	<span class="n">PSTATE_ACQUIRE</span>	<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>	<span class="cm">/* the ES channels are now on, render pipes do</span>
<span class="cm">				 * not yet increase their sample count, record</span>
<span class="cm">				 * pipes do not DMA. */</span>
	<span class="n">PSTATE_CLOSING</span>	<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>	<span class="cm">/* the pipe is releasing, and may not yet</span>
<span class="cm">				 * receive an &quot;alloc&quot; command. */</span>
<span class="p">};</span>

<span class="cm">/* stream states */</span>
<span class="k">enum</span> <span class="n">stream_state_t</span> <span class="p">{</span>
	<span class="n">SSTATE_STOP</span>	<span class="o">=</span>  <span class="mh">0x00</span><span class="p">,</span>       <span class="cm">/* setting to stop resets the stream spl</span>
<span class="cm">					* count.*/</span>
	<span class="n">SSTATE_RUN</span>	<span class="o">=</span> <span class="p">(</span><span class="mh">0x01</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* start DMA and spl count handling. */</span>
	<span class="n">SSTATE_PAUSE</span>	<span class="o">=</span> <span class="p">(</span><span class="mh">0x01</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* pause DMA and spl count handling. */</span>
<span class="p">};</span>

<span class="cm">/* buffer flags */</span>
<span class="k">enum</span> <span class="n">buffer_flags</span> <span class="p">{</span>
	<span class="n">BF_VALID</span>	<span class="o">=</span> <span class="mh">0x80</span><span class="p">,</span>	<span class="cm">/* set if the buffer is valid, clear if free.*/</span>
	<span class="n">BF_CURRENT</span>	<span class="o">=</span> <span class="mh">0x40</span><span class="p">,</span>	<span class="cm">/* set if this is the current buffer (there is</span>
<span class="cm">				 * always a current buffer).*/</span>
	<span class="n">BF_NOTIFY_EOB</span>	<span class="o">=</span> <span class="mh">0x20</span><span class="p">,</span>	<span class="cm">/* set if this buffer must cause a PCI event</span>
<span class="cm">				 * when finished.*/</span>
	<span class="n">BF_CIRCULAR</span>	<span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>	<span class="cm">/* set if buffer[1] must be copied to buffer[0]</span>
<span class="cm">				 * by the end of this buffer.*/</span>
	<span class="n">BF_64BITS_ADR</span>	<span class="o">=</span> <span class="mh">0x08</span><span class="p">,</span>	<span class="cm">/* set if the hi part of the address is valid.*/</span>
	<span class="n">BF_xx</span>		<span class="o">=</span> <span class="mh">0x04</span><span class="p">,</span>	<span class="cm">/* future extension.*/</span>
	<span class="n">BF_EOB</span>		<span class="o">=</span> <span class="mh">0x02</span><span class="p">,</span>	<span class="cm">/* set if finished, but not yet free.*/</span>
	<span class="n">BF_PAUSE</span>	<span class="o">=</span> <span class="mh">0x01</span><span class="p">,</span>	<span class="cm">/* pause stream at buffer end.*/</span>
	<span class="n">BF_ZERO</span>		<span class="o">=</span> <span class="mh">0x00</span><span class="p">,</span>	<span class="cm">/* no flags (init).*/</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm">*	Stream Flags definitions</span>
<span class="cm">*/</span>
<span class="k">enum</span> <span class="n">stream_flags</span> <span class="p">{</span>
	<span class="n">SF_ZERO</span>		<span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span> <span class="cm">/* no flags (stream invalid). */</span>
	<span class="n">SF_VALID</span>	<span class="o">=</span> <span class="mh">0x10000000</span><span class="p">,</span> <span class="cm">/* the stream has a valid DMA_conf</span>
<span class="cm">				       * info (setstreamformat). */</span>
	<span class="n">SF_XRUN</span>		<span class="o">=</span> <span class="mh">0x20000000</span><span class="p">,</span> <span class="cm">/* the stream is un x-run state. */</span>
	<span class="n">SF_START</span>	<span class="o">=</span> <span class="mh">0x40000000</span><span class="p">,</span> <span class="cm">/* the DMA is running.*/</span>
	<span class="n">SF_ASIO</span>		<span class="o">=</span> <span class="mh">0x80000000</span><span class="p">,</span> <span class="cm">/* ASIO.*/</span>
<span class="p">};</span>


<span class="cp">#define MASK_SPL_COUNT_HI 0x00FFFFFF </span><span class="cm">/* 4 MSBits are status bits */</span><span class="cp"></span>
<span class="cp">#define PSTATE_OFFSET             28 </span><span class="cm">/* 4 MSBits are status bits */</span><span class="cp"></span>


<span class="cp">#define MASK_STREAM_HAS_MAPPING	(1L &lt;&lt; 12)</span>
<span class="cp">#define MASK_STREAM_IS_ASIO	(1L &lt;&lt;  9)</span>
<span class="cp">#define STREAM_FMT_OFFSET	10   </span><span class="cm">/* the stream fmt bits start at the 10th</span>
<span class="cm">				      * bit in the command word. */</span><span class="cp"></span>

<span class="cp">#define STREAM_FMT_16b          0x02</span>
<span class="cp">#define STREAM_FMT_intel        0x01</span>

<span class="cp">#define FREQ_FIELD_OFFSET	15  </span><span class="cm">/* offset of the freq field in the response</span>
<span class="cm">				     * word */</span><span class="cp"></span>

<span class="cp">#define BUFF_FLAGS_OFFSET	  24 </span><span class="cm">/*  offset of the buffer flags in the</span>
<span class="cm">				      *  response word. */</span><span class="cp"></span>
<span class="cp">#define MASK_DATA_SIZE	  0x00FFFFFF </span><span class="cm">/* this must match the field size of</span>
<span class="cm">				      * datasize in the buffer_t structure. */</span><span class="cp"></span>

<span class="cp">#define MASK_BUFFER_ID	        0xFF </span><span class="cm">/* the cancel command awaits a buffer ID,</span>
<span class="cm">				      * may be 0xFF for &quot;current&quot;. */</span><span class="cp"></span>


<span class="cm">/* code adapted from PcxErr_e.h */</span>

<span class="cm">/* Bits masks */</span>

<span class="cp">#define ERROR_MASK              0x8000</span>

<span class="cp">#define SOURCE_MASK             0x7800</span>

<span class="cp">#define E_SOURCE_BOARD          0x4000 </span><span class="cm">/* 8 &gt;&gt; 1 */</span><span class="cp"></span>
<span class="cp">#define E_SOURCE_DRV            0x2000 </span><span class="cm">/* 4 &gt;&gt; 1 */</span><span class="cp"></span>
<span class="cp">#define E_SOURCE_API            0x1000 </span><span class="cm">/* 2 &gt;&gt; 1 */</span><span class="cp"></span>
<span class="cm">/* Error tools */</span>
<span class="cp">#define E_SOURCE_TOOLS          0x0800 </span><span class="cm">/* 1 &gt;&gt; 1 */</span><span class="cp"></span>
<span class="cm">/* Error pcxaudio */</span>
<span class="cp">#define E_SOURCE_AUDIO          0x1800 </span><span class="cm">/* 3 &gt;&gt; 1 */</span><span class="cp"></span>
<span class="cm">/* Error virtual pcx */</span>
<span class="cp">#define E_SOURCE_VPCX           0x2800 </span><span class="cm">/* 5 &gt;&gt; 1 */</span><span class="cp"></span>
<span class="cm">/* Error dispatcher */</span>
<span class="cp">#define E_SOURCE_DISPATCHER     0x3000 </span><span class="cm">/* 6 &gt;&gt; 1 */</span><span class="cp"></span>
<span class="cm">/* Error from CobraNet firmware */</span>
<span class="cp">#define E_SOURCE_COBRANET       0x3800 </span><span class="cm">/* 7 &gt;&gt; 1 */</span><span class="cp"></span>

<span class="cp">#define E_SOURCE_USER           0x7800</span>

<span class="cp">#define CLASS_MASK              0x0700</span>

<span class="cp">#define CODE_MASK               0x00FF</span>

<span class="cm">/* Bits values */</span>

<span class="cm">/* Values for the error/warning bit */</span>
<span class="cp">#define ERROR_VALUE             0x8000</span>
<span class="cp">#define WARNING_VALUE           0x0000</span>

<span class="cm">/* Class values */</span>
<span class="cp">#define E_CLASS_GENERAL                  0x0000</span>
<span class="cp">#define E_CLASS_INVALID_CMD              0x0100</span>
<span class="cp">#define E_CLASS_INVALID_STD_OBJECT       0x0200</span>
<span class="cp">#define E_CLASS_RSRC_IMPOSSIBLE          0x0300</span>
<span class="cp">#define E_CLASS_WRONG_CONTEXT            0x0400</span>
<span class="cp">#define E_CLASS_BAD_SPECIFIC_PARAMETER   0x0500</span>
<span class="cp">#define E_CLASS_REAL_TIME_ERROR          0x0600</span>
<span class="cp">#define E_CLASS_DIRECTSHOW               0x0700</span>
<span class="cp">#define E_CLASS_FREE                     0x0700</span>


<span class="cm">/* Complete DRV error code for the general class */</span>
<span class="cp">#define ED_GN           (ERROR_VALUE | E_SOURCE_DRV | E_CLASS_GENERAL)</span>
<span class="cp">#define ED_CONCURRENCY                  (ED_GN | 0x01)</span>
<span class="cp">#define ED_DSP_CRASHED                  (ED_GN | 0x02)</span>
<span class="cp">#define ED_UNKNOWN_BOARD                (ED_GN | 0x03)</span>
<span class="cp">#define ED_NOT_INSTALLED                (ED_GN | 0x04)</span>
<span class="cp">#define ED_CANNOT_OPEN_SVC_MANAGER      (ED_GN | 0x05)</span>
<span class="cp">#define ED_CANNOT_READ_REGISTRY         (ED_GN | 0x06)</span>
<span class="cp">#define ED_DSP_VERSION_MISMATCH         (ED_GN | 0x07)</span>
<span class="cp">#define ED_UNAVAILABLE_FEATURE          (ED_GN | 0x08)</span>
<span class="cp">#define ED_CANCELLED                    (ED_GN | 0x09)</span>
<span class="cp">#define ED_NO_RESPONSE_AT_IRQA          (ED_GN | 0x10)</span>
<span class="cp">#define ED_INVALID_ADDRESS              (ED_GN | 0x11)</span>
<span class="cp">#define ED_DSP_CORRUPTED                (ED_GN | 0x12)</span>
<span class="cp">#define ED_PENDING_OPERATION            (ED_GN | 0x13)</span>
<span class="cp">#define ED_NET_ALLOCATE_MEMORY_IMPOSSIBLE   (ED_GN | 0x14)</span>
<span class="cp">#define ED_NET_REGISTER_ERROR               (ED_GN | 0x15)</span>
<span class="cp">#define ED_NET_THREAD_ERROR                 (ED_GN | 0x16)</span>
<span class="cp">#define ED_NET_OPEN_ERROR                   (ED_GN | 0x17)</span>
<span class="cp">#define ED_NET_CLOSE_ERROR                  (ED_GN | 0x18)</span>
<span class="cp">#define ED_NET_NO_MORE_PACKET               (ED_GN | 0x19)</span>
<span class="cp">#define ED_NET_NO_MORE_BUFFER               (ED_GN | 0x1A)</span>
<span class="cp">#define ED_NET_SEND_ERROR                   (ED_GN | 0x1B)</span>
<span class="cp">#define ED_NET_RECEIVE_ERROR                (ED_GN | 0x1C)</span>
<span class="cp">#define ED_NET_WRONG_MSG_SIZE               (ED_GN | 0x1D)</span>
<span class="cp">#define ED_NET_WAIT_ERROR                   (ED_GN | 0x1E)</span>
<span class="cp">#define ED_NET_EEPROM_ERROR                 (ED_GN | 0x1F)</span>
<span class="cp">#define ED_INVALID_RS232_COM_NUMBER         (ED_GN | 0x20)</span>
<span class="cp">#define ED_INVALID_RS232_INIT               (ED_GN | 0x21)</span>
<span class="cp">#define ED_FILE_ERROR                       (ED_GN | 0x22)</span>
<span class="cp">#define ED_INVALID_GPIO_CMD                 (ED_GN | 0x23)</span>
<span class="cp">#define ED_RS232_ALREADY_OPENED             (ED_GN | 0x24)</span>
<span class="cp">#define ED_RS232_NOT_OPENED                 (ED_GN | 0x25)</span>
<span class="cp">#define ED_GPIO_ALREADY_OPENED              (ED_GN | 0x26)</span>
<span class="cp">#define ED_GPIO_NOT_OPENED                  (ED_GN | 0x27)</span>
<span class="cp">#define ED_REGISTRY_ERROR                   (ED_GN | 0x28) </span><span class="cm">/* &lt;- NCX */</span><span class="cp"></span>
<span class="cp">#define ED_INVALID_SERVICE                  (ED_GN | 0x29) </span><span class="cm">/* &lt;- NCX */</span><span class="cp"></span>

<span class="cp">#define ED_READ_FILE_ALREADY_OPENED	    (ED_GN | 0x2a) </span><span class="cm">/* &lt;- Decalage</span>
<span class="cm">							    * pour RCX</span>
<span class="cm">							    * (old 0x28)</span>
<span class="cm">							    * */</span><span class="cp"></span>
<span class="cp">#define ED_READ_FILE_INVALID_COMMAND	    (ED_GN | 0x2b) </span><span class="cm">/* ~ */</span><span class="cp"></span>
<span class="cp">#define ED_READ_FILE_INVALID_PARAMETER	    (ED_GN | 0x2c) </span><span class="cm">/* ~ */</span><span class="cp"></span>
<span class="cp">#define ED_READ_FILE_ALREADY_CLOSED	    (ED_GN | 0x2d) </span><span class="cm">/* ~ */</span><span class="cp"></span>
<span class="cp">#define ED_READ_FILE_NO_INFORMATION	    (ED_GN | 0x2e) </span><span class="cm">/* ~ */</span><span class="cp"></span>
<span class="cp">#define ED_READ_FILE_INVALID_HANDLE	    (ED_GN | 0x2f) </span><span class="cm">/* ~ */</span><span class="cp"></span>
<span class="cp">#define ED_READ_FILE_END_OF_FILE	    (ED_GN | 0x30) </span><span class="cm">/* ~ */</span><span class="cp"></span>
<span class="cp">#define ED_READ_FILE_ERROR	            (ED_GN | 0x31) </span><span class="cm">/* ~ */</span><span class="cp"></span>

<span class="cp">#define ED_DSP_CRASHED_EXC_DSPSTACK_OVERFLOW (ED_GN | 0x32) </span><span class="cm">/* &lt;- Decalage pour</span>
<span class="cm">							     * PCX (old 0x14) */</span><span class="cp"></span>
<span class="cp">#define ED_DSP_CRASHED_EXC_SYSSTACK_OVERFLOW (ED_GN | 0x33) </span><span class="cm">/* ~ */</span><span class="cp"></span>
<span class="cp">#define ED_DSP_CRASHED_EXC_ILLEGAL           (ED_GN | 0x34) </span><span class="cm">/* ~ */</span><span class="cp"></span>
<span class="cp">#define ED_DSP_CRASHED_EXC_TIMER_REENTRY     (ED_GN | 0x35) </span><span class="cm">/* ~ */</span><span class="cp"></span>
<span class="cp">#define ED_DSP_CRASHED_EXC_FATAL_ERROR       (ED_GN | 0x36) </span><span class="cm">/* ~ */</span><span class="cp"></span>

<span class="cp">#define ED_FLASH_PCCARD_NOT_PRESENT          (ED_GN | 0x37)</span>

<span class="cp">#define ED_NO_CURRENT_CLOCK                  (ED_GN | 0x38)</span>

<span class="cm">/* Complete DRV error code for real time class */</span>
<span class="cp">#define ED_RT           (ERROR_VALUE | E_SOURCE_DRV | E_CLASS_REAL_TIME_ERROR)</span>
<span class="cp">#define ED_DSP_TIMED_OUT                (ED_RT | 0x01)</span>
<span class="cp">#define ED_DSP_CHK_TIMED_OUT            (ED_RT | 0x02)</span>
<span class="cp">#define ED_STREAM_OVERRUN               (ED_RT | 0x03)</span>
<span class="cp">#define ED_DSP_BUSY                     (ED_RT | 0x04)</span>
<span class="cp">#define ED_DSP_SEMAPHORE_TIME_OUT       (ED_RT | 0x05)</span>
<span class="cp">#define ED_BOARD_TIME_OUT               (ED_RT | 0x06)</span>
<span class="cp">#define ED_XILINX_ERROR                 (ED_RT | 0x07)</span>
<span class="cp">#define ED_COBRANET_ITF_NOT_RESPONDING  (ED_RT | 0x08)</span>

<span class="cm">/* Complete BOARD error code for the invaid standard object class */</span>
<span class="cp">#define EB_ISO          (ERROR_VALUE | E_SOURCE_BOARD | \</span>
<span class="cp">			 E_CLASS_INVALID_STD_OBJECT)</span>
<span class="cp">#define EB_INVALID_EFFECT               (EB_ISO | 0x00)</span>
<span class="cp">#define EB_INVALID_PIPE                 (EB_ISO | 0x40)</span>
<span class="cp">#define EB_INVALID_STREAM               (EB_ISO | 0x80)</span>
<span class="cp">#define EB_INVALID_AUDIO                (EB_ISO | 0xC0)</span>

<span class="cm">/* Complete BOARD error code for impossible resource allocation class */</span>
<span class="cp">#define EB_RI           (ERROR_VALUE | E_SOURCE_BOARD | E_CLASS_RSRC_IMPOSSIBLE)</span>
<span class="cp">#define EB_ALLOCATE_ALL_STREAM_TRANSFERT_BUFFERS_IMPOSSIBLE (EB_RI | 0x01)</span>
<span class="cp">#define EB_ALLOCATE_PIPE_SAMPLE_BUFFER_IMPOSSIBLE           (EB_RI | 0x02)</span>

<span class="cp">#define EB_ALLOCATE_MEM_STREAM_IMPOSSIBLE		\</span>
<span class="cp">	EB_ALLOCATE_ALL_STREAM_TRANSFERT_BUFFERS_IMPOSSIBLE</span>
<span class="cp">#define EB_ALLOCATE_MEM_PIPE_IMPOSSIBLE			\</span>
<span class="cp">	EB_ALLOCATE_PIPE_SAMPLE_BUFFER_IMPOSSIBLE</span>

<span class="cp">#define EB_ALLOCATE_DIFFERED_CMD_IMPOSSIBLE     (EB_RI | 0x03)</span>
<span class="cp">#define EB_TOO_MANY_DIFFERED_CMD                (EB_RI | 0x04)</span>
<span class="cp">#define EB_RBUFFERS_TABLE_OVERFLOW              (EB_RI | 0x05)</span>
<span class="cp">#define EB_ALLOCATE_EFFECTS_IMPOSSIBLE          (EB_RI | 0x08)</span>
<span class="cp">#define EB_ALLOCATE_EFFECT_POS_IMPOSSIBLE       (EB_RI | 0x09)</span>
<span class="cp">#define EB_RBUFFER_NOT_AVAILABLE                (EB_RI | 0x0A)</span>
<span class="cp">#define EB_ALLOCATE_CONTEXT_LIII_IMPOSSIBLE     (EB_RI | 0x0B)</span>
<span class="cp">#define EB_STATUS_DIALOG_IMPOSSIBLE             (EB_RI | 0x1D)</span>
<span class="cp">#define EB_CONTROL_CMD_IMPOSSIBLE               (EB_RI | 0x1E)</span>
<span class="cp">#define EB_STATUS_SEND_IMPOSSIBLE               (EB_RI | 0x1F)</span>
<span class="cp">#define EB_ALLOCATE_PIPE_IMPOSSIBLE             (EB_RI | 0x40)</span>
<span class="cp">#define EB_ALLOCATE_STREAM_IMPOSSIBLE           (EB_RI | 0x80)</span>
<span class="cp">#define EB_ALLOCATE_AUDIO_IMPOSSIBLE            (EB_RI | 0xC0)</span>

<span class="cm">/* Complete BOARD error code for wrong call context class */</span>
<span class="cp">#define EB_WCC          (ERROR_VALUE | E_SOURCE_BOARD | E_CLASS_WRONG_CONTEXT)</span>
<span class="cp">#define EB_CMD_REFUSED                  (EB_WCC | 0x00)</span>
<span class="cp">#define EB_START_STREAM_REFUSED         (EB_WCC | 0xFC)</span>
<span class="cp">#define EB_SPC_REFUSED                  (EB_WCC | 0xFD)</span>
<span class="cp">#define EB_CSN_REFUSED                  (EB_WCC | 0xFE)</span>
<span class="cp">#define EB_CSE_REFUSED                  (EB_WCC | 0xFF)</span>




<span class="cp">#endif </span><span class="cm">/* LX_DEFS_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
