#Start recording tcl command: 11/14/2024 18:44:21
#Project Location: C:/Users/enact/Projects/Fipsy-FPGA-edu/Examples/FipsyV2 - XO2-1200/1. Blinky/project_files; Project name: FipsyBaseline
prj_project open "C:/Users/enact/Projects/Fipsy-FPGA-edu/Examples/FipsyV2 - XO2-1200/1. Blinky/project_files/FipsyBaseline.ldf"
prj_run Export -impl Implementation -task Jedecgen
prj_run Export -impl Implementation -task Jedecgen -forceAll
#Stop recording: 11/14/2024 18:51:18
