##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ADC_IntClock
		4.2::Critical Path Report for Clock2
		4.3::Critical Path Report for Clock_QENC
		4.4::Critical Path Report for CyBUS_CLK
		4.5::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_QENC:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. ADC_IntClock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.5::Critical Path Report for (Clock_QENC:R vs. Clock_QENC:R)
		5.6::Critical Path Report for (ADC_IntClock:R vs. CyBUS_CLK:R)
		5.7::Critical Path Report for (ADC_IntClock:R vs. ADC_IntClock:R)
		5.8::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.9::Critical Path Report for (Clock2:R vs. Clock2:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: ADC_IntClock               | Frequency: 28.24 MHz  | Target: 1.02 MHz   | 
Clock: ADC_IntClock(routed)       | N/A                   | Target: 1.02 MHz   | 
Clock: Clock2                     | Frequency: 47.20 MHz  | Target: 0.10 MHz   | 
Clock: Clock_PWM                  | N/A                   | Target: 1.00 MHz   | 
Clock: Clock_PWM(fixed-function)  | N/A                   | Target: 1.00 MHz   | 
Clock: Clock_QENC                 | Frequency: 42.05 MHz  | Target: 12.00 MHz  | 
Clock: CyBUS_CLK                  | Frequency: 68.51 MHz  | Target: 60.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK               | N/A                   | Target: 60.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 60.00 MHz  | 
Clock: UART_IntClock              | Frequency: 44.44 MHz  | Target: 0.46 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ADC_IntClock   ADC_IntClock   983333           947920      N/A              N/A         N/A              N/A         N/A              N/A         
ADC_IntClock   CyBUS_CLK      16666.7          8477        N/A              N/A         N/A              N/A         N/A              N/A         
Clock2         Clock2         1e+007           9978814     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_QENC     Clock_QENC     83333.3          59553       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      ADC_IntClock   16666.7          9143        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      Clock_QENC     16666.7          9206        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      CyBUS_CLK      16666.7          5848        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      UART_IntClock  16666.7          2069        N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock  UART_IntClock  2.16667e+006     2144163     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name      Clock to Out  Clock Name:Phase             
-------------  ------------  ---------------------------  
M1_D1(0)_PAD   22656         CyBUS_CLK:R                  
M1_IN1(0)_PAD  20721         Clock_PWM(fixed-function):R  
M1_IN2(0)_PAD  36043         Clock_PWM(fixed-function):R  
M2_D1(0)_PAD   26308         CyBUS_CLK:R                  
M2_IN1(0)_PAD  21348         Clock_PWM(fixed-function):R  
M2_IN2(0)_PAD  35142         Clock_PWM(fixed-function):R  
Tx_1(0)_PAD    30136         UART_IntClock:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ADC_IntClock
******************************************
Clock: ADC_IntClock
Frequency: 28.24 MHz | Target: 1.02 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 947920p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31903
-------------------------------------   ----- 
End-of-path arrival time (ps)           31903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47   7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell77  13788  31903  947920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell77         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock2
************************************
Clock: Clock2
Frequency: 47.20 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 9978814p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   10000000
- Setup time                                    -4230
------------------------------------------   -------- 
End-of-path required time (ps)                9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16956
-------------------------------------   ----- 
End-of-path arrival time (ps)           16956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Timer_TS:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell5   3816   8526  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell5   5130  13656  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/ci         datapathcell6      0  13656  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell6   3300  16956  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/ci         datapathcell7      0  16956  9978814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell7       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_QENC
****************************************
Clock: Clock_QENC
Frequency: 42.05 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 59553p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -4230
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19551
-------------------------------------   ----- 
End-of-path arrival time (ps)           19551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q                                    macrocell52     1250   1250  59553  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/main_0                macrocell2      7005   8255  59553  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  11605  59553  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2816  14421  59553  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  19551  59553  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  19551  59553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 68.51 MHz | Target: 60.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2069p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11087
-------------------------------------   ----- 
End-of-path arrival time (ps)           11087
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell6        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell6   2050   2050   2069  RISE       1
\UART:BUART:rx_postpoll\/main_2         macrocell26    2305   4355   2069  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell26    3350   7705   2069  RISE       1
\UART:BUART:rx_state_0\/main_3          macrocell151   3382  11087   2069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell151        0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 44.44 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 2144163p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17144
-------------------------------------   ----- 
End-of-path arrival time (ps)           17144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell150        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q     macrocell150   1250   1250  2144163  RISE       1
\UART:BUART:rx_counter_load\/main_0  macrocell25   10232  11482  2144163  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell25    3350  14832  2144163  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell     2312  17144  2144163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:Sync:genblk1[0]:INST\/out
Path End       : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 5848p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7309
-------------------------------------   ---- 
End-of-path arrival time (ps)           7309
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:Sync:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC:Sync:genblk1[0]:INST\/out         synccell       1020   1020   5848  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell141   6289   7309   5848  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell141        0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_QENC:R)
************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M1_QA(0)_SYNC/out
Path End       : \QuadDec_M1:bQuadDec:quad_A_delayed_0\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 9206p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_QENC:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3951
-------------------------------------   ---- 
End-of-path arrival time (ps)           3951
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M1_QA(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
M1_QA(0)_SYNC/out                              synccell      1020   1020   9206  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/main_0  macrocell30   2931   3951   9206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/clock_0             macrocell30         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. ADC_IntClock:R)
**************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_1497/main_0
Capture Clock  : Net_1497/clock_0
Path slack     : 9143p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#59 vs. ADC_IntClock:R#2)   16667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4014
-------------------------------------   ---- 
End-of-path arrival time (ps)           4014
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell141        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell141   1250   1250   9143  RISE       1
Net_1497/main_0                   macrocell140   2764   4014   9143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1497/clock_0                                           macrocell140        0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2069p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11087
-------------------------------------   ----- 
End-of-path arrival time (ps)           11087
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell6        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell6   2050   2050   2069  RISE       1
\UART:BUART:rx_postpoll\/main_2         macrocell26    2305   4355   2069  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell26    3350   7705   2069  RISE       1
\UART:BUART:rx_state_0\/main_3          macrocell151   3382  11087   2069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell151        0      0  RISE       1


5.5::Critical Path Report for (Clock_QENC:R vs. Clock_QENC:R)
*************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 59553p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -4230
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19551
-------------------------------------   ----- 
End-of-path arrival time (ps)           19551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q                                    macrocell52     1250   1250  59553  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/main_0                macrocell2      7005   8255  59553  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  11605  59553  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2816  14421  59553  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  19551  59553  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  19551  59553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1


5.6::Critical Path Report for (ADC_IntClock:R vs. CyBUS_CLK:R)
**************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1497/q
Path End       : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 8477p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4679
-------------------------------------   ---- 
End-of-path arrival time (ps)           4679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1497/clock_0                                           macrocell140        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
Net_1497/q                             macrocell140   1250   1250   8477  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell141   3429   4679   8477  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell141        0      0  RISE       1


5.7::Critical Path Report for (ADC_IntClock:R vs. ADC_IntClock:R)
*****************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 947920p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31903
-------------------------------------   ----- 
End-of-path arrival time (ps)           31903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47   7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell77  13788  31903  947920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell77         0      0  RISE       1


5.8::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 2144163p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17144
-------------------------------------   ----- 
End-of-path arrival time (ps)           17144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell150        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q     macrocell150   1250   1250  2144163  RISE       1
\UART:BUART:rx_counter_load\/main_0  macrocell25   10232  11482  2144163  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell25    3350  14832  2144163  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell     2312  17144  2144163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1


5.9::Critical Path Report for (Clock2:R vs. Clock2:R)
*****************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 9978814p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   10000000
- Setup time                                    -4230
------------------------------------------   -------- 
End-of-path required time (ps)                9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16956
-------------------------------------   ----- 
End-of-path arrival time (ps)           16956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Timer_TS:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell5   3816   8526  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell5   5130  13656  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/ci         datapathcell6      0  13656  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell6   3300  16956  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/ci         datapathcell7      0  16956  9978814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell7       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2069p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11087
-------------------------------------   ----- 
End-of-path arrival time (ps)           11087
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell6        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell6   2050   2050   2069  RISE       1
\UART:BUART:rx_postpoll\/main_2         macrocell26    2305   4355   2069  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell26    3350   7705   2069  RISE       1
\UART:BUART:rx_state_0\/main_3          macrocell151   3382  11087   2069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell151        0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2069p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11087
-------------------------------------   ----- 
End-of-path arrival time (ps)           11087
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell6        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell6   2050   2050   2069  RISE       1
\UART:BUART:rx_postpoll\/main_2         macrocell26    2305   4355   2069  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell26    3350   7705   2069  RISE       1
\UART:BUART:rx_status_3\/main_3         macrocell160   3382  11087   2069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell160        0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2865p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10331
-------------------------------------   ----- 
End-of-path arrival time (ps)           10331
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell6        0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell6     2050   2050   2069  RISE       1
\UART:BUART:rx_postpoll\/main_2         macrocell26      2305   4355   2069  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell26      3350   7705   2069  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell10   2626  10331   2865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell10      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:Sync:genblk1[0]:INST\/out
Path End       : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 5848p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7309
-------------------------------------   ---- 
End-of-path arrival time (ps)           7309
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:Sync:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC:Sync:genblk1[0]:INST\/out         synccell       1020   1020   5848  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell141   6289   7309   5848  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell141        0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 7748p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5409
-------------------------------------   ---- 
End-of-path arrival time (ps)           5409
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell6        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell6   2050   2050   2069  RISE       1
\UART:BUART:rx_last\/main_0             macrocell161   3359   5409   7748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell161        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 7763p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5394
-------------------------------------   ---- 
End-of-path arrival time (ps)           5394
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell6        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell6   2050   2050   2069  RISE       1
\UART:BUART:rx_state_2\/main_9          macrocell154   3344   5394   7763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell154        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 7869p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5287
-------------------------------------   ---- 
End-of-path arrival time (ps)           5287
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell6        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell6   2050   2050   2069  RISE       1
\UART:BUART:pollcount_0\/main_3         macrocell158   3237   5287   7869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell158        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:rx_last\/main_1
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 8265p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4891
-------------------------------------   ---- 
End-of-path arrival time (ps)           4891
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                     model name    delay     AT  slack  edge  Fanout
---------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out             synccell       1020   1020   2458  RISE       1
\UART:BUART:rx_last\/main_1  macrocell161   3871   4891   8265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell161        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:rx_state_2\/main_10
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 8289p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                 synccell       1020   1020   2458  RISE       1
\UART:BUART:rx_state_2\/main_10  macrocell154   3848   4868   8289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell154        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:pollcount_0\/main_4
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 8394p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                 synccell       1020   1020   2458  RISE       1
\UART:BUART:pollcount_0\/main_4  macrocell158   3743   4763   8394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell158        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1497/q
Path End       : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 8477p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4679
-------------------------------------   ---- 
End-of-path arrival time (ps)           4679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1497/clock_0                                           macrocell140        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
Net_1497/q                             macrocell140   1250   1250   8477  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell141   3429   4679   8477  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell141        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)_SYNC/out
Path End       : \UART:BUART:rx_last\/main_2
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 8778p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4379
-------------------------------------   ---- 
End-of-path arrival time (ps)           4379
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                     model name    delay     AT  slack  edge  Fanout
---------------------------  ------------  -----  -----  -----  ----  ------
Rx_2(0)_SYNC/out             synccell       1020   1020   3106  RISE       1
\UART:BUART:rx_last\/main_2  macrocell161   3359   4379   8778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell161        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)_SYNC/out
Path End       : \UART:BUART:rx_state_2\/main_11
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 8797p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_2(0)_SYNC/out                 synccell       1020   1020   3106  RISE       1
\UART:BUART:rx_state_2\/main_11  macrocell154   3340   4360   8797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell154        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_BT_SELECT:Sync:ctrl_reg\/control_0
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 8801p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RF_BT_SELECT:Sync:ctrl_reg\/busclk                         controlcell6        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RF_BT_SELECT:Sync:ctrl_reg\/control_0  controlcell6   2050   2050   2069  RISE       1
\UART:BUART:pollcount_1\/main_4         macrocell157   2305   4355   8801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell157        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)_SYNC/out
Path End       : \UART:BUART:pollcount_0\/main_5
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 8906p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_2(0)_SYNC/out                 synccell       1020   1020   3106  RISE       1
\UART:BUART:pollcount_0\/main_5  macrocell158   3230   4250   8906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell158        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 9130p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell141        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell141   1250   1250   9130  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell141   2777   4027   9130  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell141        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_1497/main_0
Capture Clock  : Net_1497/clock_0
Path slack     : 9143p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#59 vs. ADC_IntClock:R#2)   16667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4014
-------------------------------------   ---- 
End-of-path arrival time (ps)           4014
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell141        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell141   1250   1250   9143  RISE       1
Net_1497/main_0                   macrocell140   2764   4014   9143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1497/clock_0                                           macrocell140        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \ADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 9143p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#59 vs. ADC_IntClock:R#2)   16667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4014
-------------------------------------   ---- 
End-of-path arrival time (ps)           4014
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                      macrocell141        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell141   1250   1250   9143  RISE       1
\ADC:bSAR_SEQ:nrq_reg\/main_0     macrocell142   2764   4014   9143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:nrq_reg\/clock_0                             macrocell142        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:pollcount_1\/main_5
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 9190p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3967
-------------------------------------   ---- 
End-of-path arrival time (ps)           3967
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                 synccell       1020   1020   2458  RISE       1
\UART:BUART:pollcount_1\/main_5  macrocell157   2947   3967   9190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell157        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M1_QA(0)_SYNC/out
Path End       : \QuadDec_M1:bQuadDec:quad_A_delayed_0\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 9206p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_QENC:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3951
-------------------------------------   ---- 
End-of-path arrival time (ps)           3951
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M1_QA(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
M1_QA(0)_SYNC/out                              synccell      1020   1020   9206  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/main_0  macrocell30   2931   3951   9206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/clock_0             macrocell30         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M1_QB(0)_SYNC/out
Path End       : \QuadDec_M1:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 9244p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_QENC:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3913
-------------------------------------   ---- 
End-of-path arrival time (ps)           3913
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M1_QB(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
M1_QB(0)_SYNC/out                              synccell      1020   1020   9244  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/main_0  macrocell33   2893   3913   9244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/clock_0             macrocell33         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M2_QB(0)_SYNC/out
Path End       : \QuadDec_M2:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 9820p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_QENC:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3336
-------------------------------------   ---- 
End-of-path arrival time (ps)           3336
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M2_QB(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
M2_QB(0)_SYNC/out                              synccell      1020   1020   9820  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/main_0  macrocell39   2316   3336   9820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/clock_0             macrocell39         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M2_QA(0)_SYNC/out
Path End       : \QuadDec_M2:bQuadDec:quad_A_delayed_0\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 9837p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_QENC:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3320
-------------------------------------   ---- 
End-of-path arrival time (ps)           3320
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M2_QA(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
M2_QA(0)_SYNC/out                              synccell      1020   1020   9837  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_0\/main_0  macrocell36   2300   3320   9837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_0\/clock_0             macrocell36         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)_SYNC/out
Path End       : \UART:BUART:pollcount_1\/main_6
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 9838p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#130 vs. UART_IntClock:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3319
-------------------------------------   ---- 
End-of-path arrival time (ps)           3319
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_2(0)_SYNC/out                 synccell       1020   1020   3106  RISE       1
\UART:BUART:pollcount_1\/main_6  macrocell157   2299   3319   9838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell157        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 59553p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -4230
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19551
-------------------------------------   ----- 
End-of-path arrival time (ps)           19551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q                                    macrocell52     1250   1250  59553  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/main_0                macrocell2      7005   8255  59553  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  11605  59553  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2816  14421  59553  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  19551  59553  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  19551  59553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1203\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 61437p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -4230
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17666
-------------------------------------   ----- 
End-of-path arrival time (ps)           17666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1203\/q                                    macrocell63     1250   1250  61437  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_enable\/main_2          macrocell15     2910   4160  61437  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_enable\/q               macrocell15     3350   7510  61437  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3   5026  12536  61437  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  17666  61437  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  17666  61437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell4       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 62853p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14421
-------------------------------------   ----- 
End-of-path arrival time (ps)           14421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q                                    macrocell52     1250   1250  59553  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/main_0                macrocell2      7005   8255  59553  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  11605  59553  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2816  14421  62853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 62864p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14409
-------------------------------------   ----- 
End-of-path arrival time (ps)           14409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q                                    macrocell52     1250   1250  59553  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/main_0                macrocell2      7005   8255  59553  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  11605  59553  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell2   2804  14409  62864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1203\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 63095p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14178
-------------------------------------   ----- 
End-of-path arrival time (ps)           14178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1203\/q                                    macrocell63     1250   1250  61437  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_enable\/main_2          macrocell15     2910   4160  61437  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_enable\/q               macrocell15     3350   7510  61437  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell4   6669  14178  63095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell4       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:Net_1203\/main_5
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 64299p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15525
-------------------------------------   ----- 
End-of-path arrival time (ps)           15525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q       macrocell53   1250   1250  64299  RISE       1
\QuadDec_M1:Net_1203_split\/main_4  macrocell1    8689   9939  64299  RISE       1
\QuadDec_M1:Net_1203_split\/q       macrocell1    3350  13289  64299  RISE       1
\QuadDec_M1:Net_1203\/main_5        macrocell49   2236  15525  64299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:Net_1251\/main_7
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 64362p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15462
-------------------------------------   ----- 
End-of-path arrival time (ps)           15462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q       macrocell53   1250   1250  64299  RISE       1
\QuadDec_M1:Net_1251_split\/main_4  macrocell61   7979   9229  64362  RISE       1
\QuadDec_M1:Net_1251_split\/q       macrocell61   3350  12579  64362  RISE       1
\QuadDec_M1:Net_1251\/main_7        macrocell42   2882  15462  64362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1203\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 64737p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12536
-------------------------------------   ----- 
End-of-path arrival time (ps)           12536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1203\/q                                    macrocell63     1250   1250  61437  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_enable\/main_2          macrocell15     2910   4160  61437  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_enable\/q               macrocell15     3350   7510  61437  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3   5026  12536  64737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 64964p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12309
-------------------------------------   ----- 
End-of-path arrival time (ps)           12309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q                                    macrocell66     1250   1250  61684  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/main_0                macrocell11     4919   6169  61684  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/q                     macrocell11     3350   9519  61684  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell4   2790  12309  64964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell4       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 64984p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12290
-------------------------------------   ----- 
End-of-path arrival time (ps)           12290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q                                    macrocell66     1250   1250  61684  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/main_0                macrocell11     4919   6169  61684  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:reload\/q                     macrocell11     3350   9519  61684  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   2771  12290  64984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:Net_1251\/main_7
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 65086p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14738
-------------------------------------   ----- 
End-of-path arrival time (ps)           14738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q     macrocell68    1250   1250  65086  RISE       1
\QuadDec_M2:Net_1251_split\/main_5  macrocell159   7233   8483  65086  RISE       1
\QuadDec_M2:Net_1251_split\/q       macrocell159   3350  11833  65086  RISE       1
\QuadDec_M2:Net_1251\/main_7        macrocell56    2904  14738  65086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:Net_1203\/main_5
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 65602p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14221
-------------------------------------   ----- 
End-of-path arrival time (ps)           14221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q     macrocell68    1250   1250  65086  RISE       1
\QuadDec_M2:Net_1203_split\/main_5  macrocell144   6716   7966  65602  RISE       1
\QuadDec_M2:Net_1203_split\/q       macrocell144   3350  11316  65602  RISE       1
\QuadDec_M2:Net_1203\/main_5        macrocell63    2905  14221  65602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:state_1\/clock_0
Path slack     : 65633p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14190
-------------------------------------   ----- 
End-of-path arrival time (ps)           14190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q               macrocell52   1250   1250  59553  RISE       1
\QuadDec_M1:bQuadDec:state_1\/main_0  macrocell54  12940  14190  65633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1203\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 66944p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10329
-------------------------------------   ----- 
End-of-path arrival time (ps)           10329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1203\/q                                    macrocell49     1250   1250  63644  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      2688   3938  63644  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   7288  63644  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell1   3041  10329  66944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1203\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 66946p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10327
-------------------------------------   ----- 
End-of-path arrival time (ps)           10327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1203\/q                                    macrocell49     1250   1250  63644  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      2688   3938  63644  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   7288  63644  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell2   3039  10327  66946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:error\/clock_0
Path slack     : 67036p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12787
-------------------------------------   ----- 
End-of-path arrival time (ps)           12787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q             macrocell52   1250   1250  59553  RISE       1
\QuadDec_M1:bQuadDec:error\/main_0  macrocell53  11537  12787  67036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 68490p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14344
-------------------------------------   ----- 
End-of-path arrival time (ps)           14344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  62057  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  62057  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  62057  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:status_3\/main_0            macrocell14     5182   8682  68490  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:status_3\/q                 macrocell14     3350  12032  68490  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell3    2312  14344  68490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 68612p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14222
-------------------------------------   ----- 
End-of-path arrival time (ps)           14222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  68612  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  68612  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  68612  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:status_0\/main_0             macrocell12     3074   6704  68612  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:status_0\/q                  macrocell12     3350  10054  68612  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3    4168  14222  68612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:Net_1251\/main_1
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 69180p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10643
-------------------------------------   ----- 
End-of-path arrival time (ps)           10643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q       macrocell52   1250   1250  59553  RISE       1
\QuadDec_M1:Net_1251\/main_1  macrocell42   9393  10643  69180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:Net_1251\/main_4
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 69347p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10476
-------------------------------------   ----- 
End-of-path arrival time (ps)           10476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q  macrocell53   1250   1250  64299  RISE       1
\QuadDec_M1:Net_1251\/main_4   macrocell42   9226  10476  69347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:Net_1203\/main_2
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 69347p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10476
-------------------------------------   ----- 
End-of-path arrival time (ps)           10476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q  macrocell53   1250   1250  64299  RISE       1
\QuadDec_M1:Net_1203\/main_2   macrocell49   9226  10476  69347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 69655p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13178
-------------------------------------   ----- 
End-of-path arrival time (ps)           13178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  62005  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  62005  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  62005  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:status_3\/main_0            macrocell5      4076   7576  69655  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:status_3\/q                 macrocell5      3350  10926  69655  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    2252  13178  69655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_M1:bQuadDec:error\/clock_0
Path slack     : 69722p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10102
-------------------------------------   ----- 
End-of-path arrival time (ps)           10102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q     macrocell55   1250   1250  67797  RISE       1
\QuadDec_M1:bQuadDec:error\/main_5  macrocell53   8852  10102  69722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:Net_1251\/main_5
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 69806p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10017
-------------------------------------   ----- 
End-of-path arrival time (ps)           10017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q  macrocell54   1250   1250  64753  RISE       1
\QuadDec_M1:Net_1251\/main_5     macrocell42   8767  10017  69806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:Net_1203\/main_3
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 69806p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10017
-------------------------------------   ----- 
End-of-path arrival time (ps)           10017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q  macrocell54   1250   1250  64753  RISE       1
\QuadDec_M1:Net_1203\/main_3     macrocell49   8767  10017  69806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:Net_1260\/main_2
Capture Clock  : \QuadDec_M1:Net_1260\/clock_0
Path slack     : 69817p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10007
-------------------------------------   ----- 
End-of-path arrival time (ps)           10007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q  macrocell54   1250   1250  64753  RISE       1
\QuadDec_M1:Net_1260\/main_2     macrocell52   8757  10007  69817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_M1:bQuadDec:state_0\/clock_0
Path slack     : 69817p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10007
-------------------------------------   ----- 
End-of-path arrival time (ps)           10007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q       macrocell54   1250   1250  64753  RISE       1
\QuadDec_M1:bQuadDec:state_0\/main_4  macrocell55   8757  10007  69817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1251\/q
Path End       : \QuadDec_M1:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_M1:bQuadDec:Stsreg\/clock
Path slack     : 70155p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12678
-------------------------------------   ----- 
End-of-path arrival time (ps)           12678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1251\/q                macrocell42    1250   1250  66590  RISE       1
\QuadDec_M1:Net_530\/main_1            macrocell7     5755   7005  70155  RISE       1
\QuadDec_M1:Net_530\/q                 macrocell7     3350  10355  70155  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/status_0  statusicell2   2323  12678  70155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1251\/q
Path End       : \QuadDec_M1:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_M1:bQuadDec:Stsreg\/clock
Path slack     : 70157p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12676
-------------------------------------   ----- 
End-of-path arrival time (ps)           12676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1251\/q                macrocell42    1250   1250  66590  RISE       1
\QuadDec_M1:Net_611\/main_1            macrocell8     5755   7005  70157  RISE       1
\QuadDec_M1:Net_611\/q                 macrocell8     3350  10355  70157  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/status_1  statusicell2   2321  12676  70157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_M1:bQuadDec:state_1\/clock_0
Path slack     : 70272p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9552
-------------------------------------   ---- 
End-of-path arrival time (ps)           9552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q       macrocell55   1250   1250  67797  RISE       1
\QuadDec_M1:bQuadDec:state_1\/main_5  macrocell54   8302   9552  70272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:Net_1260\/main_1
Capture Clock  : \QuadDec_M1:Net_1260\/clock_0
Path slack     : 70276p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9548
-------------------------------------   ---- 
End-of-path arrival time (ps)           9548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q  macrocell53   1250   1250  64299  RISE       1
\QuadDec_M1:Net_1260\/main_1   macrocell52   8298   9548  70276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_M1:bQuadDec:state_0\/clock_0
Path slack     : 70276p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9548
-------------------------------------   ---- 
End-of-path arrival time (ps)           9548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q         macrocell53   1250   1250  64299  RISE       1
\QuadDec_M1:bQuadDec:state_0\/main_3  macrocell55   8298   9548  70276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 70350p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12483
-------------------------------------   ----- 
End-of-path arrival time (ps)           12483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  70350  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  70350  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  70350  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:status_0\/main_0             macrocell3      2629   6259  70350  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:status_0\/q                  macrocell3      3350   9609  70350  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    2874  12483  70350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 70403p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12430
-------------------------------------   ----- 
End-of-path arrival time (ps)           12430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  61838  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  61838  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  61838  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:status_2\/main_0            macrocell13     3369   6759  70403  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:status_2\/q                 macrocell13     3350  10109  70403  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell3    2320  12430  70403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 70587p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9237
-------------------------------------   ---- 
End-of-path arrival time (ps)           9237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  62057  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  62057  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  62057  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell58     5737   9237  70587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\/clock_0      macrocell58         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 70639p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12195
-------------------------------------   ----- 
End-of-path arrival time (ps)           12195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  62112  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  62112  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  62112  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:status_2\/main_0            macrocell4      3195   6585  70639  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:status_2\/q                 macrocell4      3350   9935  70639  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    2260  12195  70639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:Net_1251\/main_3
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 70645p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9179
-------------------------------------   ---- 
End-of-path arrival time (ps)           9179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q  macrocell51   1250   1250  65723  RISE       1
\QuadDec_M1:Net_1251\/main_3         macrocell42   7929   9179  70645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:Net_1203\/main_1
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 70645p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9179
-------------------------------------   ---- 
End-of-path arrival time (ps)           9179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q  macrocell51   1250   1250  65723  RISE       1
\QuadDec_M1:Net_1203\/main_1         macrocell49   7929   9179  70645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_M1:bQuadDec:state_0\/clock_0
Path slack     : 70648p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9175
-------------------------------------   ---- 
End-of-path arrival time (ps)           9175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q   macrocell51   1250   1250  65723  RISE       1
\QuadDec_M1:bQuadDec:state_0\/main_2  macrocell55   7925   9175  70648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_M1:bQuadDec:Stsreg\/clock
Path slack     : 70708p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12126
-------------------------------------   ----- 
End-of-path arrival time (ps)           12126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q          macrocell53    1250   1250  64299  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/status_3  statusicell2  10876  12126  70708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1251\/q
Path End       : \QuadDec_M2:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_M2:bQuadDec:Stsreg\/clock
Path slack     : 70753p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12080
-------------------------------------   ----- 
End-of-path arrival time (ps)           12080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1251\/q                macrocell56    1250   1250  68522  RISE       1
\QuadDec_M2:Net_530\/main_1            macrocell16    3797   5047  70753  RISE       1
\QuadDec_M2:Net_530\/q                 macrocell16    3350   8397  70753  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/status_0  statusicell4   3683  12080  70753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1251\/q
Path End       : \QuadDec_M2:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_M2:bQuadDec:Stsreg\/clock
Path slack     : 70755p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12078
-------------------------------------   ----- 
End-of-path arrival time (ps)           12078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1251\/q                macrocell56    1250   1250  68522  RISE       1
\QuadDec_M2:Net_611\/main_1            macrocell17    3797   5047  70755  RISE       1
\QuadDec_M2:Net_611\/q                 macrocell17    3350   8397  70755  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/status_1  statusicell4   3681  12078  70755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1251\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 70821p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6452
-------------------------------------   ---- 
End-of-path arrival time (ps)           6452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1251\/q                                    macrocell42     1250   1250  66590  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell1   5202   6452  70821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:Net_1251\/main_2
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 70943p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8880
-------------------------------------   ---- 
End-of-path arrival time (ps)           8880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q  macrocell50   1250   1250  66019  RISE       1
\QuadDec_M1:Net_1251\/main_2         macrocell42   7630   8880  70943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:Net_1203\/main_0
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 70943p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8880
-------------------------------------   ---- 
End-of-path arrival time (ps)           8880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q  macrocell50   1250   1250  66019  RISE       1
\QuadDec_M1:Net_1203\/main_0         macrocell49   7630   8880  70943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_M1:bQuadDec:state_0\/clock_0
Path slack     : 70951p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8872
-------------------------------------   ---- 
End-of-path arrival time (ps)           8872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q   macrocell50   1250   1250  66019  RISE       1
\QuadDec_M1:bQuadDec:state_0\/main_1  macrocell55   7622   8872  70951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:state_1\/clock_0
Path slack     : 71046p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8777
-------------------------------------   ---- 
End-of-path arrival time (ps)           8777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q               macrocell66   1250   1250  61684  RISE       1
\QuadDec_M2:bQuadDec:state_1\/main_0  macrocell68   7527   8777  71046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Net_1275\/main_0
Capture Clock  : \QuadDec_M2:Net_1275\/clock_0
Path slack     : 71141p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8682
-------------------------------------   ---- 
End-of-path arrival time (ps)           8682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  62057  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  62057  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  62057  RISE       1
\QuadDec_M2:Net_1275\/main_0                             macrocell59     5182   8682  71141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1275\/clock_0                              macrocell59         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:Net_1251\/main_5
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 71294p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8529
-------------------------------------   ---- 
End-of-path arrival time (ps)           8529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q  macrocell68   1250   1250  65086  RISE       1
\QuadDec_M2:Net_1251\/main_5     macrocell56   7279   8529  71294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_M1:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 71453p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8370
-------------------------------------   ---- 
End-of-path arrival time (ps)           8370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/clock_0             macrocell33         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/q       macrocell33   1250   1250  71453  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_1\/main_0  macrocell34   7120   8370  71453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_1\/clock_0             macrocell34         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:state_0\/clock_0
Path slack     : 71623p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8200
-------------------------------------   ---- 
End-of-path arrival time (ps)           8200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q               macrocell66   1250   1250  61684  RISE       1
\QuadDec_M2:bQuadDec:state_0\/main_0  macrocell69   6950   8200  71623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1251\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 71641p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5632
-------------------------------------   ---- 
End-of-path arrival time (ps)           5632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1251\/q                                    macrocell42     1250   1250  66590  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell2   4382   5632  71641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:Net_1251\/main_6
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 71679p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8145
-------------------------------------   ---- 
End-of-path arrival time (ps)           8145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q  macrocell69   1250   1250  65483  RISE       1
\QuadDec_M2:Net_1251\/main_6     macrocell56   6895   8145  71679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:Net_1251\/main_2
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 71840p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7984
-------------------------------------   ---- 
End-of-path arrival time (ps)           7984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q  macrocell64   1250   1250  65636  RISE       1
\QuadDec_M2:Net_1251\/main_2         macrocell56   6734   7984  71840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_M2:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 72028p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7796
-------------------------------------   ---- 
End-of-path arrival time (ps)           7796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_1\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_delayed_1\/q       macrocell37   1250   1250  72028  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_2\/main_0  macrocell38   6546   7796  72028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_2\/clock_0             macrocell38         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_M2:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 72257p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7566
-------------------------------------   ---- 
End-of-path arrival time (ps)           7566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_2\/clock_0             macrocell38         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_delayed_2\/q  macrocell38   1250   1250  72257  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/main_2  macrocell64   6316   7566  72257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_M1:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 72322p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7501
-------------------------------------   ---- 
End-of-path arrival time (ps)           7501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/clock_0             macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_delayed_0\/q  macrocell33   1250   1250  71453  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/main_0  macrocell51   6251   7501  72322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:Net_1260\/main_2
Capture Clock  : \QuadDec_M2:Net_1260\/clock_0
Path slack     : 72764p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7059
-------------------------------------   ---- 
End-of-path arrival time (ps)           7059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q  macrocell68   1250   1250  65086  RISE       1
\QuadDec_M2:Net_1260\/main_2     macrocell66   5809   7059  72764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 73037p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6786
-------------------------------------   ---- 
End-of-path arrival time (ps)           6786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  61838  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  61838  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  61838  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell57     3396   6786  73037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\/clock_0       macrocell57         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_M2:Net_1275\/main_1
Capture Clock  : \QuadDec_M2:Net_1275\/clock_0
Path slack     : 73064p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6759
-------------------------------------   ---- 
End-of-path arrival time (ps)           6759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  61838  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  61838  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  61838  RISE       1
\QuadDec_M2:Net_1275\/main_1                             macrocell59     3369   6759  73064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1275\/clock_0                              macrocell59         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:Net_1260\/main_0
Capture Clock  : \QuadDec_M1:Net_1260\/clock_0
Path slack     : 73125p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6698
-------------------------------------   ---- 
End-of-path arrival time (ps)           6698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q       macrocell52   1250   1250  59553  RISE       1
\QuadDec_M1:Net_1260\/main_0  macrocell52   5448   6698  73125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:state_0\/clock_0
Path slack     : 73125p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6698
-------------------------------------   ---- 
End-of-path arrival time (ps)           6698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q               macrocell52   1250   1250  59553  RISE       1
\QuadDec_M1:bQuadDec:state_0\/main_0  macrocell55   5448   6698  73125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_M2:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 73130p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6694
-------------------------------------   ---- 
End-of-path arrival time (ps)           6694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  68612  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  68612  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  68612  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:prevCompare\/main_0          macrocell60     3064   6694  73130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:prevCompare\/clock_0          macrocell60         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 73137p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9696
-------------------------------------   ---- 
End-of-path arrival time (ps)           9696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  62057  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  62057  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  62057  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3    6196   9696  73137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1251\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 73139p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4135
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1251\/q                                    macrocell56     1250   1250  68522  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell4   2885   4135  73139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell4       0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1251\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 73142p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           4131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1251\/q                                    macrocell56     1250   1250  68522  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell3   2881   4131  73142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell3       0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 73239p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6585
-------------------------------------   ---- 
End-of-path arrival time (ps)           6585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  62112  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  62112  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  62112  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell43     3195   6585  73239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\/clock_0       macrocell43         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:Net_1203\/main_3
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 73330p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6493
-------------------------------------   ---- 
End-of-path arrival time (ps)           6493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q  macrocell68   1250   1250  65086  RISE       1
\QuadDec_M2:Net_1203\/main_3     macrocell63   5243   6493  73330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_M2:bQuadDec:error\/clock_0
Path slack     : 73330p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6493
-------------------------------------   ---- 
End-of-path arrival time (ps)           6493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q     macrocell68   1250   1250  65086  RISE       1
\QuadDec_M2:bQuadDec:error\/main_4  macrocell67   5243   6493  73330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_M1:bQuadDec:error\/clock_0
Path slack     : 73471p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6352
-------------------------------------   ---- 
End-of-path arrival time (ps)           6352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q  macrocell50   1250   1250  66019  RISE       1
\QuadDec_M1:bQuadDec:error\/main_1   macrocell53   5102   6352  73471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_M1:bQuadDec:Stsreg\/clock
Path slack     : 73555p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9279
-------------------------------------   ---- 
End-of-path arrival time (ps)           9279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q                macrocell52    1250   1250  59553  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/status_2  statusicell2   8029   9279  73555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:Stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_M1:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 73579p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6244
-------------------------------------   ---- 
End-of-path arrival time (ps)           6244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  70350  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  70350  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  70350  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:prevCompare\/main_0          macrocell46     2614   6244  73579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:prevCompare\/clock_0          macrocell46         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:Net_1251\/main_1
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 73654p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6169
-------------------------------------   ---- 
End-of-path arrival time (ps)           6169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q       macrocell66   1250   1250  61684  RISE       1
\QuadDec_M2:Net_1251\/main_1  macrocell56   4919   6169  73654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_M2:bQuadDec:state_0\/clock_0
Path slack     : 73804p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6020
-------------------------------------   ---- 
End-of-path arrival time (ps)           6020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q         macrocell67   1250   1250  67518  RISE       1
\QuadDec_M2:bQuadDec:state_0\/main_3  macrocell69   4770   6020  73804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_M2:bQuadDec:state_1\/clock_0
Path slack     : 73825p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5998
-------------------------------------   ---- 
End-of-path arrival time (ps)           5998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q         macrocell67   1250   1250  67518  RISE       1
\QuadDec_M2:bQuadDec:state_1\/main_3  macrocell68   4748   5998  73825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 74021p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5802
-------------------------------------   ---- 
End-of-path arrival time (ps)           5802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  62005  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  62005  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  62005  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell44     2302   5802  74021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\/clock_0      macrocell44         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M1:Net_1275\/main_0
Capture Clock  : \QuadDec_M1:Net_1275\/clock_0
Path slack     : 74021p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5802
-------------------------------------   ---- 
End-of-path arrival time (ps)           5802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  62005  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  62005  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  62005  RISE       1
\QuadDec_M1:Net_1275\/main_0                             macrocell45     2302   5802  74021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1275\/clock_0                              macrocell45         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:Net_1251\/main_3
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 74080p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5743
-------------------------------------   ---- 
End-of-path arrival time (ps)           5743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q  macrocell65   1250   1250  66888  RISE       1
\QuadDec_M2:Net_1251\/main_3         macrocell56   4493   5743  74080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_M1:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 74107p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5716
-------------------------------------   ---- 
End-of-path arrival time (ps)           5716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_1\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_delayed_1\/q  macrocell34   1250   1250  74107  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/main_1  macrocell51   4466   5716  74107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_M1:Net_1275\/main_1
Capture Clock  : \QuadDec_M1:Net_1275\/clock_0
Path slack     : 74128p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5695
-------------------------------------   ---- 
End-of-path arrival time (ps)           5695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  62112  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  62112  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  62112  RISE       1
\QuadDec_M1:Net_1275\/main_1                             macrocell45     2305   5695  74128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1275\/clock_0                              macrocell45         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:Net_1260\/main_3
Capture Clock  : \QuadDec_M2:Net_1260\/clock_0
Path slack     : 74135p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5689
-------------------------------------   ---- 
End-of-path arrival time (ps)           5689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q  macrocell69   1250   1250  65483  RISE       1
\QuadDec_M2:Net_1260\/main_3     macrocell66   4439   5689  74135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:Net_1203\/main_4
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 74145p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5678
-------------------------------------   ---- 
End-of-path arrival time (ps)           5678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q  macrocell69   1250   1250  65483  RISE       1
\QuadDec_M2:Net_1203\/main_4     macrocell63   4428   5678  74145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_M2:bQuadDec:error\/clock_0
Path slack     : 74145p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5678
-------------------------------------   ---- 
End-of-path arrival time (ps)           5678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q     macrocell69   1250   1250  65483  RISE       1
\QuadDec_M2:bQuadDec:error\/main_5  macrocell67   4428   5678  74145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_M2:bQuadDec:Stsreg\/clock
Path slack     : 74266p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8567
-------------------------------------   ---- 
End-of-path arrival time (ps)           8567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q                macrocell66    1250   1250  61684  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/status_2  statusicell4   7317   8567  74266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:Net_1203\/main_0
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 74299p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5525
-------------------------------------   ---- 
End-of-path arrival time (ps)           5525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q  macrocell64   1250   1250  65636  RISE       1
\QuadDec_M2:Net_1203\/main_0         macrocell63   4275   5525  74299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_M2:bQuadDec:error\/clock_0
Path slack     : 74299p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5525
-------------------------------------   ---- 
End-of-path arrival time (ps)           5525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q  macrocell64   1250   1250  65636  RISE       1
\QuadDec_M2:bQuadDec:error\/main_1   macrocell67   4275   5525  74299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_M1:bQuadDec:error\/clock_0
Path slack     : 74368p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5455
-------------------------------------   ---- 
End-of-path arrival time (ps)           5455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q     macrocell54   1250   1250  64753  RISE       1
\QuadDec_M1:bQuadDec:error\/main_4  macrocell53   4205   5455  74368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 74379p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5445
-------------------------------------   ---- 
End-of-path arrival time (ps)           5445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q       macrocell50   1250   1250  66019  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/main_3  macrocell50   4195   5445  74379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M1:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_M1:bQuadDec:state_1\/clock_0
Path slack     : 74432p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5391
-------------------------------------   ---- 
End-of-path arrival time (ps)           5391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_filt\/q   macrocell50   1250   1250  66019  RISE       1
\QuadDec_M1:bQuadDec:state_1\/main_1  macrocell54   4141   5391  74432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 74688p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8145
-------------------------------------   ---- 
End-of-path arrival time (ps)           8145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  62005  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  62005  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  62005  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    4645   8145  74688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_M1:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 74697p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5126
-------------------------------------   ---- 
End-of-path arrival time (ps)           5126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_1\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_delayed_1\/q       macrocell34   1250   1250  74107  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_2\/main_0  macrocell35   3876   5126  74697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_2\/clock_0             macrocell35         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:Net_1251\/main_4
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 74712p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5111
-------------------------------------   ---- 
End-of-path arrival time (ps)           5111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q  macrocell67   1250   1250  67518  RISE       1
\QuadDec_M2:Net_1251\/main_4   macrocell56   3861   5111  74712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_M2:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 74729p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5095
-------------------------------------   ---- 
End-of-path arrival time (ps)           5095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_1\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_delayed_1\/q  macrocell37   1250   1250  72028  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/main_1  macrocell64   3845   5095  74729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_1\/q
Path End       : \QuadDec_M1:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_M1:bQuadDec:state_1\/clock_0
Path slack     : 74925p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_1\/q       macrocell54   1250   1250  64753  RISE       1
\QuadDec_M1:bQuadDec:state_1\/main_4  macrocell54   3648   4898  74925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_M2:bQuadDec:state_0\/clock_0
Path slack     : 75005p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4818
-------------------------------------   ---- 
End-of-path arrival time (ps)           4818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q   macrocell65   1250   1250  66888  RISE       1
\QuadDec_M2:bQuadDec:state_0\/main_2  macrocell69   3568   4818  75005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_M2:bQuadDec:state_1\/clock_0
Path slack     : 75021p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4802
-------------------------------------   ---- 
End-of-path arrival time (ps)           4802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q   macrocell65   1250   1250  66888  RISE       1
\QuadDec_M2:bQuadDec:state_1\/main_2  macrocell68   3552   4802  75021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:Net_1203\/main_1
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 75172p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q  macrocell65   1250   1250  66888  RISE       1
\QuadDec_M2:Net_1203\/main_1         macrocell63   3401   4651  75172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_M2:bQuadDec:error\/clock_0
Path slack     : 75172p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q  macrocell65   1250   1250  66888  RISE       1
\QuadDec_M2:bQuadDec:error\/main_2   macrocell67   3401   4651  75172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_M2:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75338p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4486
-------------------------------------   ---- 
End-of-path arrival time (ps)           4486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/clock_0             macrocell39         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/q  macrocell39   1250   1250  75338  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/main_0  macrocell65   3236   4486  75338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:error\/clock_0
Path slack     : 75503p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4321
-------------------------------------   ---- 
End-of-path arrival time (ps)           4321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q             macrocell66   1250   1250  61684  RISE       1
\QuadDec_M2:bQuadDec:error\/main_0  macrocell67   3071   4321  75503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:Net_1260\/main_3
Capture Clock  : \QuadDec_M1:Net_1260\/clock_0
Path slack     : 75558p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q  macrocell55   1250   1250  67797  RISE       1
\QuadDec_M1:Net_1260\/main_3     macrocell52   3016   4266  75558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_M1:bQuadDec:state_0\/clock_0
Path slack     : 75558p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q       macrocell55   1250   1250  67797  RISE       1
\QuadDec_M1:bQuadDec:state_0\/main_5  macrocell55   3016   4266  75558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:Net_1260\/main_0
Capture Clock  : \QuadDec_M2:Net_1260\/clock_0
Path slack     : 75639p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q       macrocell66   1250   1250  61684  RISE       1
\QuadDec_M2:Net_1260\/main_0  macrocell66   2934   4184  75639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_M2:bQuadDec:state_0\/clock_0
Path slack     : 75643p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q       macrocell68   1250   1250  65086  RISE       1
\QuadDec_M2:bQuadDec:state_0\/main_4  macrocell69   2930   4180  75643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_1\/q
Path End       : \QuadDec_M2:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_M2:bQuadDec:state_1\/clock_0
Path slack     : 75644p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_1\/q       macrocell68   1250   1250  65086  RISE       1
\QuadDec_M2:bQuadDec:state_1\/main_4  macrocell68   2929   4179  75644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_M2:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 75655p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4168
-------------------------------------   ---- 
End-of-path arrival time (ps)           4168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_1\/clock_0             macrocell40         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_delayed_1\/q       macrocell40   1250   1250  75655  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_2\/main_0  macrocell41   2918   4168  75655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_2\/clock_0             macrocell41         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_M2:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75655p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4168
-------------------------------------   ---- 
End-of-path arrival time (ps)           4168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_1\/clock_0             macrocell40         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_delayed_1\/q  macrocell40   1250   1250  75655  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/main_1  macrocell65   2918   4168  75655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1203\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 75664p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4160
-------------------------------------   ---- 
End-of-path arrival time (ps)           4160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1203\/q                              macrocell63   1250   1250  61437  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell62   2910   4160  75664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:count_stored_i\/clock_0       macrocell62         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:Net_1251\/main_6
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 75700p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4124
-------------------------------------   ---- 
End-of-path arrival time (ps)           4124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q  macrocell55   1250   1250  67797  RISE       1
\QuadDec_M1:Net_1251\/main_6     macrocell42   2874   4124  75700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:state_0\/q
Path End       : \QuadDec_M1:Net_1203\/main_4
Capture Clock  : \QuadDec_M1:Net_1203\/clock_0
Path slack     : 75700p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4124
-------------------------------------   ---- 
End-of-path arrival time (ps)           4124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:state_0\/q  macrocell55   1250   1250  67797  RISE       1
\QuadDec_M1:Net_1203\/main_4     macrocell49   2874   4124  75700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1251\/q
Path End       : \QuadDec_M2:Net_1251\/main_0
Capture Clock  : \QuadDec_M2:Net_1251\/clock_0
Path slack     : 75701p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4123
-------------------------------------   ---- 
End-of-path arrival time (ps)           4123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1251\/q       macrocell56   1250   1250  68522  RISE       1
\QuadDec_M2:Net_1251\/main_0  macrocell56   2873   4123  75701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1251\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75776p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q       macrocell51   1250   1250  65723  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/main_3  macrocell51   2797   4047  75776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_M1:bQuadDec:state_1\/clock_0
Path slack     : 75776p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q   macrocell51   1250   1250  65723  RISE       1
\QuadDec_M1:bQuadDec:state_1\/main_2  macrocell54   2797   4047  75776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M1:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_M1:bQuadDec:error\/clock_0
Path slack     : 75782p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_filt\/q  macrocell51   1250   1250  65723  RISE       1
\QuadDec_M1:bQuadDec:error\/main_2   macrocell53   2791   4041  75782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_M1:bQuadDec:error\/clock_0
Path slack     : 75788p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q       macrocell53   1250   1250  64299  RISE       1
\QuadDec_M1:bQuadDec:error\/main_3  macrocell53   2786   4036  75788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:Net_1203\/main_2
Capture Clock  : \QuadDec_M2:Net_1203\/clock_0
Path slack     : 75797p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q  macrocell67   1250   1250  67518  RISE       1
\QuadDec_M2:Net_1203\/main_2   macrocell63   2777   4027  75797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1203\/clock_0                              macrocell63         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_M2:bQuadDec:error\/clock_0
Path slack     : 75797p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q       macrocell67   1250   1250  67518  RISE       1
\QuadDec_M2:bQuadDec:error\/main_3  macrocell67   2777   4027  75797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:Net_1260\/main_1
Capture Clock  : \QuadDec_M2:Net_1260\/clock_0
Path slack     : 75800p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4024
-------------------------------------   ---- 
End-of-path arrival time (ps)           4024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q  macrocell67   1250   1250  67518  RISE       1
\QuadDec_M2:Net_1260\/main_1   macrocell66   2774   4024  75800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:error\/q
Path End       : \QuadDec_M1:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_M1:bQuadDec:state_1\/clock_0
Path slack     : 75802p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:error\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:error\/q         macrocell53   1250   1250  64299  RISE       1
\QuadDec_M1:bQuadDec:state_1\/main_3  macrocell54   2771   4021  75802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:state_1\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1203\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 75885p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3938
-------------------------------------   ---- 
End-of-path arrival time (ps)           3938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1203\/clock_0                              macrocell49         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1203\/q                              macrocell49   1250   1250  63644  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell48   2688   3938  75885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:count_stored_i\/clock_0       macrocell48         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_M2:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75929p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3895
-------------------------------------   ---- 
End-of-path arrival time (ps)           3895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_filt\/q       macrocell65   1250   1250  66888  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/main_3  macrocell65   2645   3895  75929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_M2:bQuadDec:state_0\/clock_0
Path slack     : 75951p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q   macrocell64   1250   1250  65636  RISE       1
\QuadDec_M2:bQuadDec:state_0\/main_1  macrocell69   2622   3872  75951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75958p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q       macrocell64   1250   1250  65636  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/main_3  macrocell64   2615   3865  75958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_M2:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_M2:bQuadDec:state_1\/clock_0
Path slack     : 75958p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_filt\/q   macrocell64   1250   1250  65636  RISE       1
\QuadDec_M2:bQuadDec:state_1\/main_1  macrocell68   2615   3865  75958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_M1:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 75968p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3855
-------------------------------------   ---- 
End-of-path arrival time (ps)           3855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_1\/clock_0             macrocell31         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_delayed_1\/q       macrocell31   1250   1250  75968  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_2\/main_0  macrocell32   2605   3855  75968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_2\/clock_0             macrocell32         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_M1:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75976p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_1\/clock_0             macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_delayed_1\/q  macrocell31   1250   1250  75968  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/main_1  macrocell50   2597   3847  75976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_M2:bQuadDec:state_0\/clock_0
Path slack     : 75981p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q       macrocell69   1250   1250  65483  RISE       1
\QuadDec_M2:bQuadDec:state_0\/main_5  macrocell69   2592   3842  75981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:state_0\/q
Path End       : \QuadDec_M2:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_M2:bQuadDec:state_1\/clock_0
Path slack     : 75981p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_0\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:state_0\/q       macrocell69   1250   1250  65483  RISE       1
\QuadDec_M2:bQuadDec:state_1\/main_5  macrocell68   2592   3842  75981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:state_1\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_M2:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 76254p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3570
-------------------------------------   ---- 
End-of-path arrival time (ps)           3570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/clock_0             macrocell39         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_delayed_0\/q       macrocell39   1250   1250  75338  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_1\/main_0  macrocell40   2320   3570  76254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_1\/clock_0             macrocell40         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_M1:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_M1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76265p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_delayed_2\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_B_delayed_2\/q  macrocell35   1250   1250  76265  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/main_2  macrocell51   2308   3558  76265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_B_filt\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_M1:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 76277p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/clock_0             macrocell30         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/q       macrocell30   1250   1250  76277  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_1\/main_0  macrocell31   2296   3546  76277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_1\/clock_0             macrocell31         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_M1:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76277p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/clock_0             macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_delayed_0\/q  macrocell30   1250   1250  76277  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/main_0  macrocell50   2296   3546  76277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_M2:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_M2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76280p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_delayed_2\/clock_0             macrocell41         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_B_delayed_2\/q  macrocell41   1250   1250  76280  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/main_2  macrocell65   2293   3543  76280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_B_filt\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_M1:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_M1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76287p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_delayed_2\/clock_0             macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:bQuadDec:quad_A_delayed_2\/q  macrocell32   1250   1250  76287  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/main_2  macrocell50   2286   3536  76287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:bQuadDec:quad_A_filt\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_M2:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 76287p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_0\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_delayed_0\/q       macrocell36   1250   1250  76287  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_1\/main_0  macrocell37   2286   3536  76287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_1\/clock_0             macrocell37         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_M2:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_M2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76287p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_delayed_0\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:quad_A_delayed_0\/q  macrocell36   1250   1250  76287  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/main_0  macrocell64   2286   3536  76287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:quad_A_filt\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1251\/q
Path End       : \QuadDec_M1:Net_1251\/main_0
Capture Clock  : \QuadDec_M1:Net_1251\/clock_0
Path slack     : 76328p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3496
-------------------------------------   ---- 
End-of-path arrival time (ps)           3496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1251\/q       macrocell42   1250   1250  66590  RISE       1
\QuadDec_M1:Net_1251\/main_0  macrocell42   2246   3496  76328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1251\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M1:Net_1260\/q
Path End       : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 76613p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Recovery time                                          0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6720
-------------------------------------   ---- 
End-of-path arrival time (ps)           6720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Net_1260\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M1:Net_1260\/q                             macrocell52    1250   1250  59553  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell1   5470   6720  76613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:bQuadDec:error\/q
Path End       : \QuadDec_M2:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_M2:bQuadDec:Stsreg\/clock
Path slack     : 76799p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6034
-------------------------------------   ---- 
End-of-path arrival time (ps)           6034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:error\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M2:bQuadDec:error\/q          macrocell67    1250   1250  67518  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/status_3  statusicell4   4784   6034  76799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:bQuadDec:Stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_M2:Net_1260\/q
Path End       : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 78986p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QENC:R#1 vs. Clock_QENC:R#2)   83333
- Recovery time                                          0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Net_1260\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_M2:Net_1260\/q                             macrocell66    1250   1250  61684  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell3   3097   4347  78986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 947920p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31903
-------------------------------------   ----- 
End-of-path arrival time (ps)           31903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47   7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell77  13788  31903  947920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell77         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 947920p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31903
-------------------------------------   ----- 
End-of-path arrival time (ps)           31903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47   7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell90  13788  31903  947920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 947920p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31903
-------------------------------------   ----- 
End-of-path arrival time (ps)           31903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47   7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell94  13788  31903  947920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 947920p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31903
-------------------------------------   ----- 
End-of-path arrival time (ps)           31903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell139  13788  31903  947920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell139        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 947933p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31890
-------------------------------------   ----- 
End-of-path arrival time (ps)           31890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47   7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell96  13775  31890  947933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 947933p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31890
-------------------------------------   ----- 
End-of-path arrival time (ps)           31890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell126  13775  31890  947933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell126        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 947933p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31890
-------------------------------------   ----- 
End-of-path arrival time (ps)           31890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell127  13775  31890  947933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell127        0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 947933p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31890
-------------------------------------   ----- 
End-of-path arrival time (ps)           31890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell130  13775  31890  947933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell130        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 949764p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30060
-------------------------------------   ----- 
End-of-path arrival time (ps)           30060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47   7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell81  11944  30060  949764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell81         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 949764p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30060
-------------------------------------   ----- 
End-of-path arrival time (ps)           30060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell106  11944  30060  949764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell106        0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 949764p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30060
-------------------------------------   ----- 
End-of-path arrival time (ps)           30060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell118  11944  30060  949764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell118        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 949764p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30060
-------------------------------------   ----- 
End-of-path arrival time (ps)           30060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell120  11944  30060  949764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 949777p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30047
-------------------------------------   ----- 
End-of-path arrival time (ps)           30047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell102  11931  30047  949777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 949777p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30047
-------------------------------------   ----- 
End-of-path arrival time (ps)           30047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell113  11931  30047  949777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell113        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 949777p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30047
-------------------------------------   ----- 
End-of-path arrival time (ps)           30047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell117  11931  30047  949777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell117        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 949777p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30047
-------------------------------------   ----- 
End-of-path arrival time (ps)           30047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell128  11931  30047  949777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell128        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 950829p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28994
-------------------------------------   ----- 
End-of-path arrival time (ps)           28994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47   7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell92  10879  28994  950829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 950829p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28994
-------------------------------------   ----- 
End-of-path arrival time (ps)           28994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47   7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell97  10879  28994  950829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 950829p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28994
-------------------------------------   ----- 
End-of-path arrival time (ps)           28994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell115  10879  28994  950829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell115        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 950829p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28994
-------------------------------------   ----- 
End-of-path arrival time (ps)           28994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell124  10879  28994  950829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 950847p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28976
-------------------------------------   ----- 
End-of-path arrival time (ps)           28976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47   7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell78  10861  28976  950847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell78         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 950847p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28976
-------------------------------------   ----- 
End-of-path arrival time (ps)           28976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47   7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell86  10861  28976  950847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 950847p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28976
-------------------------------------   ----- 
End-of-path arrival time (ps)           28976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47   7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell87  10861  28976  950847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 950847p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28976
-------------------------------------   ----- 
End-of-path arrival time (ps)           28976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell125  10861  28976  950847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell125        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 954004p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25819
-------------------------------------   ----- 
End-of-path arrival time (ps)           25819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47   7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell84   7704  25819  954004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell84         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 954004p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25819
-------------------------------------   ----- 
End-of-path arrival time (ps)           25819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47   7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell95   7704  25819  954004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 954004p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25819
-------------------------------------   ----- 
End-of-path arrival time (ps)           25819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell116   7704  25819  954004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell116        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 954004p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25819
-------------------------------------   ----- 
End-of-path arrival time (ps)           25819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell122   7704  25819  954004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell122        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 954618p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25205
-------------------------------------   ----- 
End-of-path arrival time (ps)           25205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell103   7090  25205  954618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 954618p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25205
-------------------------------------   ----- 
End-of-path arrival time (ps)           25205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell104   7090  25205  954618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 954618p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25205
-------------------------------------   ----- 
End-of-path arrival time (ps)           25205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell111   7090  25205  954618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell111        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 954618p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25205
-------------------------------------   ----- 
End-of-path arrival time (ps)           25205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell121   7090  25205  954618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell121        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 955165p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24658
-------------------------------------   ----- 
End-of-path arrival time (ps)           24658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell101   6543  24658  955165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 955165p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24658
-------------------------------------   ----- 
End-of-path arrival time (ps)           24658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell105   6543  24658  955165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell105        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 955165p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24658
-------------------------------------   ----- 
End-of-path arrival time (ps)           24658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell109   6543  24658  955165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell109        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 955165p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24658
-------------------------------------   ----- 
End-of-path arrival time (ps)           24658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell123   6543  24658  955165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell123        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 955559p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24264
-------------------------------------   ----- 
End-of-path arrival time (ps)           24264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47   7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell79   6149  24264  955559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell79         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 955559p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24264
-------------------------------------   ----- 
End-of-path arrival time (ps)           24264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47   7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell88   6149  24264  955559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 955559p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24264
-------------------------------------   ----- 
End-of-path arrival time (ps)           24264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47   7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell91   6149  24264  955559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 955559p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24264
-------------------------------------   ----- 
End-of-path arrival time (ps)           24264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell133   6149  24264  955559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell133        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 957132p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22691
-------------------------------------   ----- 
End-of-path arrival time (ps)           22691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell103  21441  22691  957132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 957132p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22691
-------------------------------------   ----- 
End-of-path arrival time (ps)           22691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell104  21441  22691  957132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 957132p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22691
-------------------------------------   ----- 
End-of-path arrival time (ps)           22691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell111  21441  22691  957132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell111        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 957132p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22691
-------------------------------------   ----- 
End-of-path arrival time (ps)           22691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell121  21441  22691  957132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell121        0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 957569p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22254
-------------------------------------   ----- 
End-of-path arrival time (ps)           22254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47   7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell76   4138  22254  957569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 957569p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22254
-------------------------------------   ----- 
End-of-path arrival time (ps)           22254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47   7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell85   4138  22254  957569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell85         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 957569p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22254
-------------------------------------   ----- 
End-of-path arrival time (ps)           22254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell110   4138  22254  957569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell110        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 957569p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22254
-------------------------------------   ----- 
End-of-path arrival time (ps)           22254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell119   4138  22254  957569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell119        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 957581p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22242
-------------------------------------   ----- 
End-of-path arrival time (ps)           22242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47   7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell80   4127  22242  957581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 957581p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22242
-------------------------------------   ----- 
End-of-path arrival time (ps)           22242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47   7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell82   4127  22242  957581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 957581p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22242
-------------------------------------   ----- 
End-of-path arrival time (ps)           22242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell137   4127  22242  957581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell137        0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 957676p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22147
-------------------------------------   ----- 
End-of-path arrival time (ps)           22147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell101  20897  22147  957676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 957676p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22147
-------------------------------------   ----- 
End-of-path arrival time (ps)           22147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell105  20897  22147  957676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell105        0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 957676p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22147
-------------------------------------   ----- 
End-of-path arrival time (ps)           22147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell109  20897  22147  957676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell109        0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 957676p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22147
-------------------------------------   ----- 
End-of-path arrival time (ps)           22147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell123  20897  22147  957676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell123        0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 957695p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22129
-------------------------------------   ----- 
End-of-path arrival time (ps)           22129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell108   4013  22129  957695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell108        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 957695p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22129
-------------------------------------   ----- 
End-of-path arrival time (ps)           22129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell131   4013  22129  957695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell131        0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 957707p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22116
-------------------------------------   ----- 
End-of-path arrival time (ps)           22116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47   7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell89   4001  22116  957707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 957707p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22116
-------------------------------------   ----- 
End-of-path arrival time (ps)           22116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell100   4001  22116  957707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 957707p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22116
-------------------------------------   ----- 
End-of-path arrival time (ps)           22116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell134   4001  22116  957707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell134        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 957707p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22116
-------------------------------------   ----- 
End-of-path arrival time (ps)           22116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell138   4001  22116  957707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell138        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 958121p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21703
-------------------------------------   ----- 
End-of-path arrival time (ps)           21703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell73   1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell81  20453  21703  958121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell81         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 958121p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21703
-------------------------------------   ----- 
End-of-path arrival time (ps)           21703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell106  20453  21703  958121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell106        0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 958121p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21703
-------------------------------------   ----- 
End-of-path arrival time (ps)           21703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell118  20453  21703  958121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell118        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 958121p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21703
-------------------------------------   ----- 
End-of-path arrival time (ps)           21703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell120  20453  21703  958121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 958129p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21694
-------------------------------------   ----- 
End-of-path arrival time (ps)           21694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell102  20444  21694  958129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 958129p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21694
-------------------------------------   ----- 
End-of-path arrival time (ps)           21694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell113  20444  21694  958129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell113        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 958129p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21694
-------------------------------------   ----- 
End-of-path arrival time (ps)           21694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell117  20444  21694  958129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell117        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 958129p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21694
-------------------------------------   ----- 
End-of-path arrival time (ps)           21694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell128  20444  21694  958129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell128        0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 958627p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21196
-------------------------------------   ----- 
End-of-path arrival time (ps)           21196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell129   3081  21196  958627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell129        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 958627p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21196
-------------------------------------   ----- 
End-of-path arrival time (ps)           21196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell132   3081  21196  958627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell132        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 958627p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21196
-------------------------------------   ----- 
End-of-path arrival time (ps)           21196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell136   3081  21196  958627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell136        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 958630p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21193
-------------------------------------   ----- 
End-of-path arrival time (ps)           21193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47   7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell83   3078  21193  958630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell83         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 958630p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21193
-------------------------------------   ----- 
End-of-path arrival time (ps)           21193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47   7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell98   3078  21193  958630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 958630p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21193
-------------------------------------   ----- 
End-of-path arrival time (ps)           21193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell112   3078  21193  958630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 958630p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21193
-------------------------------------   ----- 
End-of-path arrival time (ps)           21193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell135   3078  21193  958630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell135        0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 958655p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21169
-------------------------------------   ----- 
End-of-path arrival time (ps)           21169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell74   1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell79  19919  21169  958655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell79         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 958655p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21169
-------------------------------------   ----- 
End-of-path arrival time (ps)           21169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74   1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell88  19919  21169  958655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 958655p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21169
-------------------------------------   ----- 
End-of-path arrival time (ps)           21169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74   1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell91  19919  21169  958655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 958655p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21169
-------------------------------------   ----- 
End-of-path arrival time (ps)           21169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell133  19919  21169  958655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell133        0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 958756p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21068
-------------------------------------   ----- 
End-of-path arrival time (ps)           21068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47   7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell93   2952  21068  958756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 958756p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21068
-------------------------------------   ----- 
End-of-path arrival time (ps)           21068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47   7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47   3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell99   2952  21068  958756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 958756p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21068
-------------------------------------   ----- 
End-of-path arrival time (ps)           21068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell107   2952  21068  958756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell107        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 958756p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21068
-------------------------------------   ----- 
End-of-path arrival time (ps)           21068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell47    7868   9118  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell47    3350  12468  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2298  14766  947920  RISE       1
\ADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  18116  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell114   2952  21068  958756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell114        0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 959191p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20633
-------------------------------------   ----- 
End-of-path arrival time (ps)           20633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73   1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell92  19383  20633  959191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 959191p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20633
-------------------------------------   ----- 
End-of-path arrival time (ps)           20633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73   1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell97  19383  20633  959191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 959191p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20633
-------------------------------------   ----- 
End-of-path arrival time (ps)           20633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell115  19383  20633  959191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell115        0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 959191p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20633
-------------------------------------   ----- 
End-of-path arrival time (ps)           20633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell124  19383  20633  959191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 959204p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20619
-------------------------------------   ----- 
End-of-path arrival time (ps)           20619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell73   1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell78  19369  20619  959204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell78         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 959204p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20619
-------------------------------------   ----- 
End-of-path arrival time (ps)           20619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73   1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell86  19369  20619  959204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 959204p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20619
-------------------------------------   ----- 
End-of-path arrival time (ps)           20619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73   1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell87  19369  20619  959204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 959204p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20619
-------------------------------------   ----- 
End-of-path arrival time (ps)           20619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell125  19369  20619  959204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell125        0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 959850p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19973
-------------------------------------   ----- 
End-of-path arrival time (ps)           19973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell75   1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell77  18723  19973  959850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell77         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 959850p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19973
-------------------------------------   ----- 
End-of-path arrival time (ps)           19973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75   1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell90  18723  19973  959850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 959850p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19973
-------------------------------------   ----- 
End-of-path arrival time (ps)           19973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75   1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell94  18723  19973  959850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 959850p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19973
-------------------------------------   ----- 
End-of-path arrival time (ps)           19973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell139  18723  19973  959850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell139        0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 959860p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19963
-------------------------------------   ----- 
End-of-path arrival time (ps)           19963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75   1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell96  18713  19963  959860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 959860p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19963
-------------------------------------   ----- 
End-of-path arrival time (ps)           19963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell126  18713  19963  959860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell126        0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 959860p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19963
-------------------------------------   ----- 
End-of-path arrival time (ps)           19963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell127  18713  19963  959860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell127        0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 959860p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19963
-------------------------------------   ----- 
End-of-path arrival time (ps)           19963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell130  18713  19963  959860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell130        0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 959975p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19848
-------------------------------------   ----- 
End-of-path arrival time (ps)           19848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell74   1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell84  18598  19848  959975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell84         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 959975p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19848
-------------------------------------   ----- 
End-of-path arrival time (ps)           19848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74   1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell95  18598  19848  959975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 959975p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19848
-------------------------------------   ----- 
End-of-path arrival time (ps)           19848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell116  18598  19848  959975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell116        0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 959975p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19848
-------------------------------------   ----- 
End-of-path arrival time (ps)           19848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell122  18598  19848  959975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell122        0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 961696p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18127
-------------------------------------   ----- 
End-of-path arrival time (ps)           18127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell75   1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell81  16877  18127  961696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell81         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 961696p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18127
-------------------------------------   ----- 
End-of-path arrival time (ps)           18127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell106  16877  18127  961696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell106        0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 961696p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18127
-------------------------------------   ----- 
End-of-path arrival time (ps)           18127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell118  16877  18127  961696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell118        0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 961696p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18127
-------------------------------------   ----- 
End-of-path arrival time (ps)           18127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell120  16877  18127  961696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 961706p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18117
-------------------------------------   ----- 
End-of-path arrival time (ps)           18117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell102  16867  18117  961706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 961706p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18117
-------------------------------------   ----- 
End-of-path arrival time (ps)           18117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell113  16867  18117  961706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell113        0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 961706p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18117
-------------------------------------   ----- 
End-of-path arrival time (ps)           18117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell117  16867  18117  961706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell117        0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 961706p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18117
-------------------------------------   ----- 
End-of-path arrival time (ps)           18117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell128  16867  18117  961706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell128        0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 962180p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17643
-------------------------------------   ----- 
End-of-path arrival time (ps)           17643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell73   1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell84  16393  17643  962180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell84         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 962180p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17643
-------------------------------------   ----- 
End-of-path arrival time (ps)           17643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73   1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell95  16393  17643  962180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 962180p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17643
-------------------------------------   ----- 
End-of-path arrival time (ps)           17643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell116  16393  17643  962180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell116        0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 962180p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17643
-------------------------------------   ----- 
End-of-path arrival time (ps)           17643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell122  16393  17643  962180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell122        0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 962780p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17043
-------------------------------------   ----- 
End-of-path arrival time (ps)           17043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75   1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell92  15793  17043  962780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 962780p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17043
-------------------------------------   ----- 
End-of-path arrival time (ps)           17043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75   1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell97  15793  17043  962780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 962780p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17043
-------------------------------------   ----- 
End-of-path arrival time (ps)           17043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell115  15793  17043  962780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell115        0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 962780p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17043
-------------------------------------   ----- 
End-of-path arrival time (ps)           17043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell124  15793  17043  962780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 962782p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17042
-------------------------------------   ----- 
End-of-path arrival time (ps)           17042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell70   1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell79  15792  17042  962782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell79         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 962782p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17042
-------------------------------------   ----- 
End-of-path arrival time (ps)           17042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70   1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell88  15792  17042  962782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 962782p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17042
-------------------------------------   ----- 
End-of-path arrival time (ps)           17042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70   1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell91  15792  17042  962782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 962782p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17042
-------------------------------------   ----- 
End-of-path arrival time (ps)           17042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell133  15792  17042  962782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell133        0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 962795p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17029
-------------------------------------   ----- 
End-of-path arrival time (ps)           17029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell103  15779  17029  962795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 962795p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17029
-------------------------------------   ----- 
End-of-path arrival time (ps)           17029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell104  15779  17029  962795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 962795p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17029
-------------------------------------   ----- 
End-of-path arrival time (ps)           17029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell111  15779  17029  962795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell111        0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 962795p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17029
-------------------------------------   ----- 
End-of-path arrival time (ps)           17029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell121  15779  17029  962795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell121        0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 963340p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16484
-------------------------------------   ----- 
End-of-path arrival time (ps)           16484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell75   1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell78  15234  16484  963340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell78         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 963340p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16484
-------------------------------------   ----- 
End-of-path arrival time (ps)           16484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75   1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell86  15234  16484  963340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 963340p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16484
-------------------------------------   ----- 
End-of-path arrival time (ps)           16484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75   1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell87  15234  16484  963340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 963340p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16484
-------------------------------------   ----- 
End-of-path arrival time (ps)           16484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell125  15234  16484  963340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell125        0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 963481p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16342
-------------------------------------   ----- 
End-of-path arrival time (ps)           16342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell101  15092  16342  963481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 963481p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16342
-------------------------------------   ----- 
End-of-path arrival time (ps)           16342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell105  15092  16342  963481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell105        0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 963481p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16342
-------------------------------------   ----- 
End-of-path arrival time (ps)           16342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell109  15092  16342  963481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell109        0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 963481p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16342
-------------------------------------   ----- 
End-of-path arrival time (ps)           16342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell123  15092  16342  963481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell123        0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 963887p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15936
-------------------------------------   ----- 
End-of-path arrival time (ps)           15936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell73   1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell79  14686  15936  963887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell79         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 963887p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15936
-------------------------------------   ----- 
End-of-path arrival time (ps)           15936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73   1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell88  14686  15936  963887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 963887p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15936
-------------------------------------   ----- 
End-of-path arrival time (ps)           15936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73   1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell91  14686  15936  963887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 963887p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15936
-------------------------------------   ----- 
End-of-path arrival time (ps)           15936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell133  14686  15936  963887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell133        0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 964448p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15375
-------------------------------------   ----- 
End-of-path arrival time (ps)           15375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell103  14125  15375  964448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 964448p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15375
-------------------------------------   ----- 
End-of-path arrival time (ps)           15375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell104  14125  15375  964448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 964448p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15375
-------------------------------------   ----- 
End-of-path arrival time (ps)           15375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell111  14125  15375  964448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell111        0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 964448p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15375
-------------------------------------   ----- 
End-of-path arrival time (ps)           15375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell121  14125  15375  964448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell121        0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 964889p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14934
-------------------------------------   ----- 
End-of-path arrival time (ps)           14934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74   1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell92  13684  14934  964889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 964889p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14934
-------------------------------------   ----- 
End-of-path arrival time (ps)           14934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74   1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell97  13684  14934  964889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 964889p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14934
-------------------------------------   ----- 
End-of-path arrival time (ps)           14934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell115  13684  14934  964889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell115        0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 964889p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14934
-------------------------------------   ----- 
End-of-path arrival time (ps)           14934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell124  13684  14934  964889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 964924p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14899
-------------------------------------   ----- 
End-of-path arrival time (ps)           14899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell74   1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell78  13649  14899  964924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell78         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 964924p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14899
-------------------------------------   ----- 
End-of-path arrival time (ps)           14899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74   1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell86  13649  14899  964924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 964924p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14899
-------------------------------------   ----- 
End-of-path arrival time (ps)           14899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74   1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell87  13649  14899  964924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 964924p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14899
-------------------------------------   ----- 
End-of-path arrival time (ps)           14899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell125  13649  14899  964924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell125        0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 965686p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14138
-------------------------------------   ----- 
End-of-path arrival time (ps)           14138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell70   1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell84  12888  14138  965686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell84         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 965686p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14138
-------------------------------------   ----- 
End-of-path arrival time (ps)           14138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70   1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell95  12888  14138  965686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 965686p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14138
-------------------------------------   ----- 
End-of-path arrival time (ps)           14138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell116  12888  14138  965686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell116        0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 965686p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14138
-------------------------------------   ----- 
End-of-path arrival time (ps)           14138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell122  12888  14138  965686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell122        0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 965810p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14013
-------------------------------------   ----- 
End-of-path arrival time (ps)           14013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell101  12763  14013  965810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 965810p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14013
-------------------------------------   ----- 
End-of-path arrival time (ps)           14013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell105  12763  14013  965810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell105        0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 965810p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14013
-------------------------------------   ----- 
End-of-path arrival time (ps)           14013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell109  12763  14013  965810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell109        0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 965810p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14013
-------------------------------------   ----- 
End-of-path arrival time (ps)           14013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell123  12763  14013  965810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell123        0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 966644p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13179
-------------------------------------   ----- 
End-of-path arrival time (ps)           13179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell102  11929  13179  966644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 966644p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13179
-------------------------------------   ----- 
End-of-path arrival time (ps)           13179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell113  11929  13179  966644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell113        0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 966644p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13179
-------------------------------------   ----- 
End-of-path arrival time (ps)           13179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell117  11929  13179  966644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell117        0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 966644p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13179
-------------------------------------   ----- 
End-of-path arrival time (ps)           13179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell128  11929  13179  966644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell128        0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 966657p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13166
-------------------------------------   ----- 
End-of-path arrival time (ps)           13166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell74   1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell81  11916  13166  966657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell81         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 966657p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13166
-------------------------------------   ----- 
End-of-path arrival time (ps)           13166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell106  11916  13166  966657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell106        0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 966657p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13166
-------------------------------------   ----- 
End-of-path arrival time (ps)           13166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell118  11916  13166  966657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell118        0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 966657p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13166
-------------------------------------   ----- 
End-of-path arrival time (ps)           13166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell120  11916  13166  966657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 967382p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12442
-------------------------------------   ----- 
End-of-path arrival time (ps)           12442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell73   1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell77  11192  12442  967382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell77         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 967382p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12442
-------------------------------------   ----- 
End-of-path arrival time (ps)           12442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73   1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell90  11192  12442  967382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 967382p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12442
-------------------------------------   ----- 
End-of-path arrival time (ps)           12442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73   1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell94  11192  12442  967382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 967382p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12442
-------------------------------------   ----- 
End-of-path arrival time (ps)           12442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell139  11192  12442  967382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell139        0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 967395p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12429
-------------------------------------   ----- 
End-of-path arrival time (ps)           12429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73   1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell96  11179  12429  967395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 967395p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12429
-------------------------------------   ----- 
End-of-path arrival time (ps)           12429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell126  11179  12429  967395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell126        0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 967395p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12429
-------------------------------------   ----- 
End-of-path arrival time (ps)           12429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell127  11179  12429  967395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell127        0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 967395p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12429
-------------------------------------   ----- 
End-of-path arrival time (ps)           12429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell130  11179  12429  967395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell130        0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 967533p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -4060
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11741
-------------------------------------   ----- 
End-of-path arrival time (ps)           11741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:CtrlReg\/clock                               controlcell3        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:CtrlReg\/control_1      controlcell3   1210   1210  967533  RISE       1
\ADC:bSAR_SEQ:cnt_enable\/main_1      macrocell19    3563   4773  967533  RISE       1
\ADC:bSAR_SEQ:cnt_enable\/q           macrocell19    3350   8123  967533  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/enable  count7cell     3617  11741  967533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 967831p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11992
-------------------------------------   ----- 
End-of-path arrival time (ps)           11992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell75   1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell84  10742  11992  967831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell84         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 967831p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11992
-------------------------------------   ----- 
End-of-path arrival time (ps)           11992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75   1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell95  10742  11992  967831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 967831p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11992
-------------------------------------   ----- 
End-of-path arrival time (ps)           11992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell116  10742  11992  967831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell116        0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 967831p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11992
-------------------------------------   ----- 
End-of-path arrival time (ps)           11992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell122  10742  11992  967831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell122        0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 968528p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11296
-------------------------------------   ----- 
End-of-path arrival time (ps)           11296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell70   1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell77  10046  11296  968528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell77         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 968528p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11296
-------------------------------------   ----- 
End-of-path arrival time (ps)           11296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70   1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell90  10046  11296  968528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 968528p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11296
-------------------------------------   ----- 
End-of-path arrival time (ps)           11296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70   1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell94  10046  11296  968528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 968528p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11296
-------------------------------------   ----- 
End-of-path arrival time (ps)           11296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell139  10046  11296  968528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell139        0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 968543p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11280
-------------------------------------   ----- 
End-of-path arrival time (ps)           11280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70   1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell96  10030  11280  968543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 968543p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11280
-------------------------------------   ----- 
End-of-path arrival time (ps)           11280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell126  10030  11280  968543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell126        0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 968543p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11280
-------------------------------------   ----- 
End-of-path arrival time (ps)           11280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell127  10030  11280  968543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell127        0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 968543p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11280
-------------------------------------   ----- 
End-of-path arrival time (ps)           11280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell130  10030  11280  968543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell130        0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 968613p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11210
-------------------------------------   ----- 
End-of-path arrival time (ps)           11210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell76   9960  11210  968613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 968613p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11210
-------------------------------------   ----- 
End-of-path arrival time (ps)           11210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell85   9960  11210  968613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell85         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 968613p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11210
-------------------------------------   ----- 
End-of-path arrival time (ps)           11210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell110   9960  11210  968613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell110        0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 968613p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11210
-------------------------------------   ----- 
End-of-path arrival time (ps)           11210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell119   9960  11210  968613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell119        0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 968613p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11210
-------------------------------------   ----- 
End-of-path arrival time (ps)           11210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell108   9960  11210  968613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell108        0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 968613p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11210
-------------------------------------   ----- 
End-of-path arrival time (ps)           11210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell131   9960  11210  968613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell131        0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 968615p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11209
-------------------------------------   ----- 
End-of-path arrival time (ps)           11209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72   1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell92   9959  11209  968615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 968615p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11209
-------------------------------------   ----- 
End-of-path arrival time (ps)           11209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72   1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell97   9959  11209  968615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 968615p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11209
-------------------------------------   ----- 
End-of-path arrival time (ps)           11209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell115   9959  11209  968615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell115        0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 968615p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11209
-------------------------------------   ----- 
End-of-path arrival time (ps)           11209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell124   9959  11209  968615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 968620p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11203
-------------------------------------   ----- 
End-of-path arrival time (ps)           11203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell89   9953  11203  968620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 968620p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11203
-------------------------------------   ----- 
End-of-path arrival time (ps)           11203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell100   9953  11203  968620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 968620p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11203
-------------------------------------   ----- 
End-of-path arrival time (ps)           11203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell134   9953  11203  968620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell134        0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 968620p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11203
-------------------------------------   ----- 
End-of-path arrival time (ps)           11203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell138   9953  11203  968620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell138        0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 968625p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11198
-------------------------------------   ----- 
End-of-path arrival time (ps)           11198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70   1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell92   9948  11198  968625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 968625p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11198
-------------------------------------   ----- 
End-of-path arrival time (ps)           11198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70   1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell97   9948  11198  968625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 968625p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11198
-------------------------------------   ----- 
End-of-path arrival time (ps)           11198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell115   9948  11198  968625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell115        0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 968625p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11198
-------------------------------------   ----- 
End-of-path arrival time (ps)           11198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell124   9948  11198  968625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 968630p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11193
-------------------------------------   ----- 
End-of-path arrival time (ps)           11193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell80   9943  11193  968630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 968630p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11193
-------------------------------------   ----- 
End-of-path arrival time (ps)           11193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell82   9943  11193  968630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 968630p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11193
-------------------------------------   ----- 
End-of-path arrival time (ps)           11193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell137   9943  11193  968630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell137        0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 968670p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11153
-------------------------------------   ----- 
End-of-path arrival time (ps)           11153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell70   1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell78   9903  11153  968670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell78         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 968670p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11153
-------------------------------------   ----- 
End-of-path arrival time (ps)           11153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70   1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell86   9903  11153  968670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 968670p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11153
-------------------------------------   ----- 
End-of-path arrival time (ps)           11153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70   1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell87   9903  11153  968670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 968670p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11153
-------------------------------------   ----- 
End-of-path arrival time (ps)           11153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell125   9903  11153  968670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell125        0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 968715p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11109
-------------------------------------   ----- 
End-of-path arrival time (ps)           11109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell72   1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell76   9859  11109  968715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 968715p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11109
-------------------------------------   ----- 
End-of-path arrival time (ps)           11109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell72   1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell85   9859  11109  968715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell85         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 968715p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11109
-------------------------------------   ----- 
End-of-path arrival time (ps)           11109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell110   9859  11109  968715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell110        0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 968715p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11109
-------------------------------------   ----- 
End-of-path arrival time (ps)           11109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell119   9859  11109  968715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell119        0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 968725p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11099
-------------------------------------   ----- 
End-of-path arrival time (ps)           11099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72   1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell89   9849  11099  968725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 968725p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11099
-------------------------------------   ----- 
End-of-path arrival time (ps)           11099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell100   9849  11099  968725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 968725p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11099
-------------------------------------   ----- 
End-of-path arrival time (ps)           11099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell134   9849  11099  968725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell134        0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 968725p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11099
-------------------------------------   ----- 
End-of-path arrival time (ps)           11099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell138   9849  11099  968725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell138        0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 968725p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11098
-------------------------------------   ----- 
End-of-path arrival time (ps)           11098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell72   1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell80   9848  11098  968725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 968725p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11098
-------------------------------------   ----- 
End-of-path arrival time (ps)           11098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell72   1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell82   9848  11098  968725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 968725p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11098
-------------------------------------   ----- 
End-of-path arrival time (ps)           11098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell137   9848  11098  968725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell137        0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 968893p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10930
-------------------------------------   ----- 
End-of-path arrival time (ps)           10930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74   1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell96   9680  10930  968893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 968893p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10930
-------------------------------------   ----- 
End-of-path arrival time (ps)           10930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell126   9680  10930  968893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell126        0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 968893p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10930
-------------------------------------   ----- 
End-of-path arrival time (ps)           10930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell127   9680  10930  968893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell127        0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 968893p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10930
-------------------------------------   ----- 
End-of-path arrival time (ps)           10930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell130   9680  10930  968893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell130        0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 969191p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10633
-------------------------------------   ----- 
End-of-path arrival time (ps)           10633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell74   1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell77   9383  10633  969191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell77         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 969191p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10633
-------------------------------------   ----- 
End-of-path arrival time (ps)           10633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74   1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell90   9383  10633  969191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 969191p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10633
-------------------------------------   ----- 
End-of-path arrival time (ps)           10633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74   1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell94   9383  10633  969191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 969191p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10633
-------------------------------------   ----- 
End-of-path arrival time (ps)           10633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell139   9383  10633  969191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell139        0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 969396p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10428
-------------------------------------   ----- 
End-of-path arrival time (ps)           10428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72   1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell96   9178  10428  969396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 969396p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10428
-------------------------------------   ----- 
End-of-path arrival time (ps)           10428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell126   9178  10428  969396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell126        0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 969396p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10428
-------------------------------------   ----- 
End-of-path arrival time (ps)           10428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell127   9178  10428  969396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell127        0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 969396p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10428
-------------------------------------   ----- 
End-of-path arrival time (ps)           10428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell130   9178  10428  969396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell130        0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 969414p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10409
-------------------------------------   ----- 
End-of-path arrival time (ps)           10409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell75   1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell79   9159  10409  969414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell79         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 969414p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10409
-------------------------------------   ----- 
End-of-path arrival time (ps)           10409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75   1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell88   9159  10409  969414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 969414p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10409
-------------------------------------   ----- 
End-of-path arrival time (ps)           10409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75   1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell91   9159  10409  969414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 969414p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10409
-------------------------------------   ----- 
End-of-path arrival time (ps)           10409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell133   9159  10409  969414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell133        0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 969419p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10404
-------------------------------------   ----- 
End-of-path arrival time (ps)           10404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell101   9154  10404  969419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 969419p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10404
-------------------------------------   ----- 
End-of-path arrival time (ps)           10404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell105   9154  10404  969419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell105        0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 969419p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10404
-------------------------------------   ----- 
End-of-path arrival time (ps)           10404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell109   9154  10404  969419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell109        0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 969419p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10404
-------------------------------------   ----- 
End-of-path arrival time (ps)           10404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell123   9154  10404  969419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell123        0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 969429p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10394
-------------------------------------   ----- 
End-of-path arrival time (ps)           10394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell103   9144  10394  969429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 969429p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10394
-------------------------------------   ----- 
End-of-path arrival time (ps)           10394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell104   9144  10394  969429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 969429p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10394
-------------------------------------   ----- 
End-of-path arrival time (ps)           10394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell111   9144  10394  969429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell111        0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 969429p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10394
-------------------------------------   ----- 
End-of-path arrival time (ps)           10394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell121   9144  10394  969429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell121        0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 969531p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10292
-------------------------------------   ----- 
End-of-path arrival time (ps)           10292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell102   9042  10292  969531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 969531p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10292
-------------------------------------   ----- 
End-of-path arrival time (ps)           10292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell113   9042  10292  969531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell113        0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 969531p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10292
-------------------------------------   ----- 
End-of-path arrival time (ps)           10292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell117   9042  10292  969531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell117        0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 969531p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10292
-------------------------------------   ----- 
End-of-path arrival time (ps)           10292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell128   9042  10292  969531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell128        0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 969611p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10212
-------------------------------------   ----- 
End-of-path arrival time (ps)           10212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell72   1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell78   8962  10212  969611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell78         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 969611p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10212
-------------------------------------   ----- 
End-of-path arrival time (ps)           10212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72   1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell86   8962  10212  969611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 969611p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10212
-------------------------------------   ----- 
End-of-path arrival time (ps)           10212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72   1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell87   8962  10212  969611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 969611p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10212
-------------------------------------   ----- 
End-of-path arrival time (ps)           10212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell125   8962  10212  969611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell125        0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 969756p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10067
-------------------------------------   ----- 
End-of-path arrival time (ps)           10067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell92   8817  10067  969756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 969756p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10067
-------------------------------------   ----- 
End-of-path arrival time (ps)           10067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell97   8817  10067  969756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 969756p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10067
-------------------------------------   ----- 
End-of-path arrival time (ps)           10067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell115   8817  10067  969756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0                  macrocell115        0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 969756p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10067
-------------------------------------   ----- 
End-of-path arrival time (ps)           10067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell124   8817  10067  969756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 969770p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10054
-------------------------------------   ----- 
End-of-path arrival time (ps)           10054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell78   8804  10054  969770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                   macrocell78         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 969770p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10054
-------------------------------------   ----- 
End-of-path arrival time (ps)           10054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell86   8804  10054  969770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 969770p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10054
-------------------------------------   ----- 
End-of-path arrival time (ps)           10054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell87   8804  10054  969770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 969770p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10054
-------------------------------------   ----- 
End-of-path arrival time (ps)           10054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell125   8804  10054  969770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0                  macrocell125        0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 969824p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9999
-------------------------------------   ---- 
End-of-path arrival time (ps)           9999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell108   8749   9999  969824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell108        0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 969824p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9999
-------------------------------------   ---- 
End-of-path arrival time (ps)           9999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell131   8749   9999  969824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell131        0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 969829p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9995
-------------------------------------   ---- 
End-of-path arrival time (ps)           9995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell70   1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell76   8745   9995  969829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 969829p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9995
-------------------------------------   ---- 
End-of-path arrival time (ps)           9995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell70   1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell85   8745   9995  969829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell85         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 969829p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9995
-------------------------------------   ---- 
End-of-path arrival time (ps)           9995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell110   8745   9995  969829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell110        0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 969829p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9995
-------------------------------------   ---- 
End-of-path arrival time (ps)           9995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell119   8745   9995  969829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell119        0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 969947p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9876
-------------------------------------   ---- 
End-of-path arrival time (ps)           9876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell72   1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell83   8626   9876  969947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell83         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 969947p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9876
-------------------------------------   ---- 
End-of-path arrival time (ps)           9876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72   1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell98   8626   9876  969947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 969947p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9876
-------------------------------------   ---- 
End-of-path arrival time (ps)           9876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell112   8626   9876  969947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 969947p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9876
-------------------------------------   ---- 
End-of-path arrival time (ps)           9876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell135   8626   9876  969947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell135        0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 969958p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9865
-------------------------------------   ---- 
End-of-path arrival time (ps)           9865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72   1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell93   8615   9865  969958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 969958p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9865
-------------------------------------   ---- 
End-of-path arrival time (ps)           9865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72   1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell99   8615   9865  969958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 969958p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9865
-------------------------------------   ---- 
End-of-path arrival time (ps)           9865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell107   8615   9865  969958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell107        0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 969958p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9865
-------------------------------------   ---- 
End-of-path arrival time (ps)           9865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell114   8615   9865  969958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell114        0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 969958p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9865
-------------------------------------   ---- 
End-of-path arrival time (ps)           9865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell72   1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell77   8615   9865  969958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell77         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 969958p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9865
-------------------------------------   ---- 
End-of-path arrival time (ps)           9865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72   1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell90   8615   9865  969958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 969958p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9865
-------------------------------------   ---- 
End-of-path arrival time (ps)           9865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72   1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell94   8615   9865  969958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 969958p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9865
-------------------------------------   ---- 
End-of-path arrival time (ps)           9865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell139   8615   9865  969958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell139        0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 970014p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9810
-------------------------------------   ---- 
End-of-path arrival time (ps)           9810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell129   8560   9810  970014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell129        0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 970014p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9810
-------------------------------------   ---- 
End-of-path arrival time (ps)           9810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell132   8560   9810  970014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell132        0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 970014p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9810
-------------------------------------   ---- 
End-of-path arrival time (ps)           9810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell136   8560   9810  970014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell136        0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 970026p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9797
-------------------------------------   ---- 
End-of-path arrival time (ps)           9797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell83   8547   9797  970026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell83         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 970026p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9797
-------------------------------------   ---- 
End-of-path arrival time (ps)           9797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell98   8547   9797  970026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 970026p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9797
-------------------------------------   ---- 
End-of-path arrival time (ps)           9797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell112   8547   9797  970026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 970026p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9797
-------------------------------------   ---- 
End-of-path arrival time (ps)           9797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell135   8547   9797  970026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell135        0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 970097p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9726
-------------------------------------   ---- 
End-of-path arrival time (ps)           9726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell72   1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell81   8476   9726  970097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell81         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 970097p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9726
-------------------------------------   ---- 
End-of-path arrival time (ps)           9726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell106   8476   9726  970097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell106        0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 970097p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9726
-------------------------------------   ---- 
End-of-path arrival time (ps)           9726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell118   8476   9726  970097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell118        0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 970097p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9726
-------------------------------------   ---- 
End-of-path arrival time (ps)           9726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell120   8476   9726  970097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 970109p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9714
-------------------------------------   ---- 
End-of-path arrival time (ps)           9714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell129   8464   9714  970109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell129        0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 970109p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9714
-------------------------------------   ---- 
End-of-path arrival time (ps)           9714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell132   8464   9714  970109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell132        0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 970109p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9714
-------------------------------------   ---- 
End-of-path arrival time (ps)           9714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell136   8464   9714  970109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell136        0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 970375p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9449
-------------------------------------   ---- 
End-of-path arrival time (ps)           9449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell70   1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell81   8199   9449  970375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell81         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 970375p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9449
-------------------------------------   ---- 
End-of-path arrival time (ps)           9449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell106   8199   9449  970375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell106        0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 970375p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9449
-------------------------------------   ---- 
End-of-path arrival time (ps)           9449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell118   8199   9449  970375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell118        0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 970375p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9449
-------------------------------------   ---- 
End-of-path arrival time (ps)           9449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell120   8199   9449  970375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 970784p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9039
-------------------------------------   ---- 
End-of-path arrival time (ps)           9039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell77   7789   9039  970784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                   macrocell77         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 970784p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9039
-------------------------------------   ---- 
End-of-path arrival time (ps)           9039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell90   7789   9039  970784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 970784p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9039
-------------------------------------   ---- 
End-of-path arrival time (ps)           9039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell94   7789   9039  970784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 970784p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9039
-------------------------------------   ---- 
End-of-path arrival time (ps)           9039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell139   7789   9039  970784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0                  macrocell139        0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 970797p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9026
-------------------------------------   ---- 
End-of-path arrival time (ps)           9026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell96   7776   9026  970797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 970797p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9026
-------------------------------------   ---- 
End-of-path arrival time (ps)           9026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell126   7776   9026  970797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0                  macrocell126        0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 970797p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9026
-------------------------------------   ---- 
End-of-path arrival time (ps)           9026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell127   7776   9026  970797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0                  macrocell127        0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 970797p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9026
-------------------------------------   ---- 
End-of-path arrival time (ps)           9026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell130   7776   9026  970797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0                  macrocell130        0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 970836p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8987
-------------------------------------   ---- 
End-of-path arrival time (ps)           8987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell102   7737   8987  970836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 970836p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8987
-------------------------------------   ---- 
End-of-path arrival time (ps)           8987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell113   7737   8987  970836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell113        0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 970836p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8987
-------------------------------------   ---- 
End-of-path arrival time (ps)           8987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell117   7737   8987  970836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell117        0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 970836p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8987
-------------------------------------   ---- 
End-of-path arrival time (ps)           8987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell128   7737   8987  970836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell128        0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 970850p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8974
-------------------------------------   ---- 
End-of-path arrival time (ps)           8974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell81   7724   8974  970850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                   macrocell81         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 970850p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8974
-------------------------------------   ---- 
End-of-path arrival time (ps)           8974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell106   7724   8974  970850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0                  macrocell106        0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 970850p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8974
-------------------------------------   ---- 
End-of-path arrival time (ps)           8974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell118   7724   8974  970850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0                  macrocell118        0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 970850p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8974
-------------------------------------   ---- 
End-of-path arrival time (ps)           8974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell120   7724   8974  970850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 970902p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8922
-------------------------------------   ---- 
End-of-path arrival time (ps)           8922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell70   1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell83   7672   8922  970902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell83         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 970902p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8922
-------------------------------------   ---- 
End-of-path arrival time (ps)           8922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70   1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell98   7672   8922  970902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 970902p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8922
-------------------------------------   ---- 
End-of-path arrival time (ps)           8922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell112   7672   8922  970902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 970902p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8922
-------------------------------------   ---- 
End-of-path arrival time (ps)           8922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell135   7672   8922  970902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell135        0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 970938p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8885
-------------------------------------   ---- 
End-of-path arrival time (ps)           8885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell102   7635   8885  970938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 970938p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8885
-------------------------------------   ---- 
End-of-path arrival time (ps)           8885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell113   7635   8885  970938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0                  macrocell113        0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 970938p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8885
-------------------------------------   ---- 
End-of-path arrival time (ps)           8885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell117   7635   8885  970938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0                  macrocell117        0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 970938p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8885
-------------------------------------   ---- 
End-of-path arrival time (ps)           8885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell128   7635   8885  970938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0                  macrocell128        0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 971119p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8704
-------------------------------------   ---- 
End-of-path arrival time (ps)           8704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell108   7454   8704  971119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell108        0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 971119p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8704
-------------------------------------   ---- 
End-of-path arrival time (ps)           8704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell131   7454   8704  971119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell131        0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 971169p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8655
-------------------------------------   ---- 
End-of-path arrival time (ps)           8655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell70   1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell80   7405   8655  971169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 971169p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8655
-------------------------------------   ---- 
End-of-path arrival time (ps)           8655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell70   1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell82   7405   8655  971169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 971169p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8655
-------------------------------------   ---- 
End-of-path arrival time (ps)           8655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell137   7405   8655  971169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell137        0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 971170p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -5360
------------------------------------------------------   ------ 
End-of-path required time (ps)                           977973

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6803
-------------------------------------   ---- 
End-of-path arrival time (ps)           6803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:CtrlReg\/clock                               controlcell3        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:CtrlReg\/control_1    controlcell3   1210   1210  967533  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/load  count7cell     5593   6803  971170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 971172p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8651
-------------------------------------   ---- 
End-of-path arrival time (ps)           8651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70   1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell89   7401   8651  971172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 971172p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8651
-------------------------------------   ---- 
End-of-path arrival time (ps)           8651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell100   7401   8651  971172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 971172p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8651
-------------------------------------   ---- 
End-of-path arrival time (ps)           8651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell134   7401   8651  971172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell134        0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 971172p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8651
-------------------------------------   ---- 
End-of-path arrival time (ps)           8651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell138   7401   8651  971172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell138        0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 971286p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8538
-------------------------------------   ---- 
End-of-path arrival time (ps)           8538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell93   7288   8538  971286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 971286p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8538
-------------------------------------   ---- 
End-of-path arrival time (ps)           8538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell99   7288   8538  971286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 971286p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8538
-------------------------------------   ---- 
End-of-path arrival time (ps)           8538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell107   7288   8538  971286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell107        0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 971286p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8538
-------------------------------------   ---- 
End-of-path arrival time (ps)           8538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell114   7288   8538  971286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell114        0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 971908p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell103   6665   7915  971908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 971908p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell104   6665   7915  971908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 971908p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell111   6665   7915  971908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell111        0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 971908p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell121   6665   7915  971908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell121        0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 971914p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7909
-------------------------------------   ---- 
End-of-path arrival time (ps)           7909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  951334  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell70   5969   7909  971914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 971950p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7873
-------------------------------------   ---- 
End-of-path arrival time (ps)           7873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell84   6623   7873  971950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell84         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 971950p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7873
-------------------------------------   ---- 
End-of-path arrival time (ps)           7873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell95   6623   7873  971950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 971950p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7873
-------------------------------------   ---- 
End-of-path arrival time (ps)           7873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell116   6623   7873  971950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell116        0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 971950p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7873
-------------------------------------   ---- 
End-of-path arrival time (ps)           7873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell122   6623   7873  971950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell122        0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 971970p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7853
-------------------------------------   ---- 
End-of-path arrival time (ps)           7853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell129   6603   7853  971970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell129        0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 971970p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7853
-------------------------------------   ---- 
End-of-path arrival time (ps)           7853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell132   6603   7853  971970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell132        0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 971970p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7853
-------------------------------------   ---- 
End-of-path arrival time (ps)           7853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell136   6603   7853  971970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell136        0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 971994p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7829
-------------------------------------   ---- 
End-of-path arrival time (ps)           7829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75   1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell93   6579   7829  971994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 971994p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7829
-------------------------------------   ---- 
End-of-path arrival time (ps)           7829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75   1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell99   6579   7829  971994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 971994p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7829
-------------------------------------   ---- 
End-of-path arrival time (ps)           7829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell107   6579   7829  971994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell107        0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 971994p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7829
-------------------------------------   ---- 
End-of-path arrival time (ps)           7829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell114   6579   7829  971994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell114        0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 972092p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7731
-------------------------------------   ---- 
End-of-path arrival time (ps)           7731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell129   6481   7731  972092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell129        0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 972092p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7731
-------------------------------------   ---- 
End-of-path arrival time (ps)           7731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell132   6481   7731  972092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell132        0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 972092p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7731
-------------------------------------   ---- 
End-of-path arrival time (ps)           7731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell136   6481   7731  972092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell136        0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \ADC:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 972198p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7626
-------------------------------------   ---- 
End-of-path arrival time (ps)           7626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  951775  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell71   5686   7626  972198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 972235p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7588
-------------------------------------   ---- 
End-of-path arrival time (ps)           7588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell129   6338   7588  972235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell129        0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 972235p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7588
-------------------------------------   ---- 
End-of-path arrival time (ps)           7588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell132   6338   7588  972235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell132        0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 972235p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7588
-------------------------------------   ---- 
End-of-path arrival time (ps)           7588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell136   6338   7588  972235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell136        0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 972239p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7584
-------------------------------------   ---- 
End-of-path arrival time (ps)           7584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70   1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell93   6334   7584  972239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 972239p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7584
-------------------------------------   ---- 
End-of-path arrival time (ps)           7584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70   1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell99   6334   7584  972239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 972239p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7584
-------------------------------------   ---- 
End-of-path arrival time (ps)           7584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell107   6334   7584  972239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell107        0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 972239p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7584
-------------------------------------   ---- 
End-of-path arrival time (ps)           7584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell70    1250   1250  949440  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell114   6334   7584  972239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell114        0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 972459p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7365
-------------------------------------   ---- 
End-of-path arrival time (ps)           7365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell101   6115   7365  972459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 972459p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7365
-------------------------------------   ---- 
End-of-path arrival time (ps)           7365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell105   6115   7365  972459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell105        0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 972459p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7365
-------------------------------------   ---- 
End-of-path arrival time (ps)           7365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell109   6115   7365  972459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell109        0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 972459p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7365
-------------------------------------   ---- 
End-of-path arrival time (ps)           7365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell123   6115   7365  972459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell123        0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 972644p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7179
-------------------------------------   ---- 
End-of-path arrival time (ps)           7179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74   1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell93   5929   7179  972644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 972644p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7179
-------------------------------------   ---- 
End-of-path arrival time (ps)           7179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74   1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell99   5929   7179  972644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 972644p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7179
-------------------------------------   ---- 
End-of-path arrival time (ps)           7179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell107   5929   7179  972644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell107        0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 972644p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7179
-------------------------------------   ---- 
End-of-path arrival time (ps)           7179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell114   5929   7179  972644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell114        0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 972866p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6957
-------------------------------------   ---- 
End-of-path arrival time (ps)           6957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell79   5707   6957  972866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell79         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 972866p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6957
-------------------------------------   ---- 
End-of-path arrival time (ps)           6957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell88   5707   6957  972866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 972866p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6957
-------------------------------------   ---- 
End-of-path arrival time (ps)           6957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71   1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell91   5707   6957  972866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 972866p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6957
-------------------------------------   ---- 
End-of-path arrival time (ps)           6957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell71    1250   1250  947920  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell133   5707   6957  972866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell133        0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 973092p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6731
-------------------------------------   ---- 
End-of-path arrival time (ps)           6731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell74   1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell83   5481   6731  973092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell83         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 973092p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6731
-------------------------------------   ---- 
End-of-path arrival time (ps)           6731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74   1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell98   5481   6731  973092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 973092p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6731
-------------------------------------   ---- 
End-of-path arrival time (ps)           6731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell112   5481   6731  973092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 973092p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6731
-------------------------------------   ---- 
End-of-path arrival time (ps)           6731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell135   5481   6731  973092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell135        0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 973215p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6608
-------------------------------------   ---- 
End-of-path arrival time (ps)           6608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73   1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell93   5358   6608  973215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 973215p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6608
-------------------------------------   ---- 
End-of-path arrival time (ps)           6608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73   1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell99   5358   6608  973215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 973215p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6608
-------------------------------------   ---- 
End-of-path arrival time (ps)           6608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell107   5358   6608  973215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0                  macrocell107        0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 973215p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6608
-------------------------------------   ---- 
End-of-path arrival time (ps)           6608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell114   5358   6608  973215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0                  macrocell114        0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 973233p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6590
-------------------------------------   ---- 
End-of-path arrival time (ps)           6590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell129   5340   6590  973233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0                  macrocell129        0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 973233p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6590
-------------------------------------   ---- 
End-of-path arrival time (ps)           6590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell132   5340   6590  973233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0                  macrocell132        0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 973233p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6590
-------------------------------------   ---- 
End-of-path arrival time (ps)           6590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell136   5340   6590  973233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0                  macrocell136        0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 973235p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6589
-------------------------------------   ---- 
End-of-path arrival time (ps)           6589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell73   1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell83   5339   6589  973235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell83         0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 973235p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6589
-------------------------------------   ---- 
End-of-path arrival time (ps)           6589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73   1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell98   5339   6589  973235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 973235p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6589
-------------------------------------   ---- 
End-of-path arrival time (ps)           6589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell112   5339   6589  973235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 973235p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6589
-------------------------------------   ---- 
End-of-path arrival time (ps)           6589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell135   5339   6589  973235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell135        0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \ADC:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 973241p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6582
-------------------------------------   ---- 
End-of-path arrival time (ps)           6582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  952119  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell72   4642   6582  973241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 973249p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6575
-------------------------------------   ---- 
End-of-path arrival time (ps)           6575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell75   1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell83   5325   6575  973249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                   macrocell83         0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 973249p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6575
-------------------------------------   ---- 
End-of-path arrival time (ps)           6575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75   1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell98   5325   6575  973249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0                  macrocell98         0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 973249p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6575
-------------------------------------   ---- 
End-of-path arrival time (ps)           6575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell112   5325   6575  973249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 973249p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6575
-------------------------------------   ---- 
End-of-path arrival time (ps)           6575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell135   5325   6575  973249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0                  macrocell135        0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 973440p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6383
-------------------------------------   ---- 
End-of-path arrival time (ps)           6383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell72   1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell84   5133   6383  973440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                   macrocell84         0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 973440p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6383
-------------------------------------   ---- 
End-of-path arrival time (ps)           6383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72   1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell95   5133   6383  973440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0                  macrocell95         0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 973440p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6383
-------------------------------------   ---- 
End-of-path arrival time (ps)           6383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell116   5133   6383  973440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0                  macrocell116        0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 973440p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6383
-------------------------------------   ---- 
End-of-path arrival time (ps)           6383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell122   5133   6383  973440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0                  macrocell122        0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 973778p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6045
-------------------------------------   ---- 
End-of-path arrival time (ps)           6045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell101   4795   6045  973778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 973778p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6045
-------------------------------------   ---- 
End-of-path arrival time (ps)           6045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell105   4795   6045  973778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0                  macrocell105        0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 973778p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6045
-------------------------------------   ---- 
End-of-path arrival time (ps)           6045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell109   4795   6045  973778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0                  macrocell109        0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 973778p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6045
-------------------------------------   ---- 
End-of-path arrival time (ps)           6045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell123   4795   6045  973778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0                  macrocell123        0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1497/q
Path End       : \ADC:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \ADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 973962p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                               -500
------------------------------------------------------   ------ 
End-of-path required time (ps)                           982833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8871
-------------------------------------   ---- 
End-of-path arrival time (ps)           8871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1497/clock_0                                           macrocell140        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
Net_1497/q                      macrocell140   1250   1250  973962  RISE       1
\ADC:bSAR_SEQ:EOCSts\/status_0  statuscell1    7621   8871  973962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:EOCSts\/clock                                statuscell1         0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 974139p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -2100
------------------------------------------------------   ------ 
End-of-path required time (ps)                           981233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7094
-------------------------------------   ---- 
End-of-path arrival time (ps)           7094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:CtrlReg\/clock                               controlcell3        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:CtrlReg\/control_0      controlcell3   1210   1210  974139  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     5884   7094  974139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 974356p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5468
-------------------------------------   ---- 
End-of-path arrival time (ps)           5468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell72   1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell79   4218   5468  974356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                   macrocell79         0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 974356p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5468
-------------------------------------   ---- 
End-of-path arrival time (ps)           5468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72   1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell88   4218   5468  974356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 974356p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5468
-------------------------------------   ---- 
End-of-path arrival time (ps)           5468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72   1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell91   4218   5468  974356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 974356p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5468
-------------------------------------   ---- 
End-of-path arrival time (ps)           5468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell133   4218   5468  974356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0                  macrocell133        0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 974372p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5451
-------------------------------------   ---- 
End-of-path arrival time (ps)           5451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell103   4201   5451  974372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 974372p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5451
-------------------------------------   ---- 
End-of-path arrival time (ps)           5451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell104   4201   5451  974372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 974372p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5451
-------------------------------------   ---- 
End-of-path arrival time (ps)           5451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell111   4201   5451  974372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0                  macrocell111        0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 974372p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5451
-------------------------------------   ---- 
End-of-path arrival time (ps)           5451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell72    1250   1250  949223  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell121   4201   5451  974372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0                  macrocell121        0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \ADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 974661p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -2100
------------------------------------------------------   ------ 
End-of-path required time (ps)                           981233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6572
-------------------------------------   ---- 
End-of-path arrival time (ps)           6572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:CtrlReg\/clock                               controlcell3        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell3   1210   1210  974139  RISE       1
\ADC:bSAR_SEQ:EOCSts\/clk_en      statuscell1    5362   6572  974661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:EOCSts\/clock                                statuscell1         0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 975271p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73   1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell89   3302   4552  975271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 975271p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell100   3302   4552  975271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 975271p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell134   3302   4552  975271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell134        0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 975271p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell138   3302   4552  975271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell138        0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 975277p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4547
-------------------------------------   ---- 
End-of-path arrival time (ps)           4547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell108   3297   4547  975277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell108        0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 975277p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4547
-------------------------------------   ---- 
End-of-path arrival time (ps)           4547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell131   3297   4547  975277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell131        0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 975278p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4545
-------------------------------------   ---- 
End-of-path arrival time (ps)           4545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell73   1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell76   3295   4545  975278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 975278p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4545
-------------------------------------   ---- 
End-of-path arrival time (ps)           4545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell73   1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell85   3295   4545  975278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell85         0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 975278p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4545
-------------------------------------   ---- 
End-of-path arrival time (ps)           4545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell110   3295   4545  975278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell110        0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 975278p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4545
-------------------------------------   ---- 
End-of-path arrival time (ps)           4545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell119   3295   4545  975278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell119        0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 975286p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4538
-------------------------------------   ---- 
End-of-path arrival time (ps)           4538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell75   1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell76   3288   4538  975286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 975286p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4538
-------------------------------------   ---- 
End-of-path arrival time (ps)           4538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell75   1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell85   3288   4538  975286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell85         0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 975286p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4538
-------------------------------------   ---- 
End-of-path arrival time (ps)           4538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell110   3288   4538  975286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell110        0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 975286p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4538
-------------------------------------   ---- 
End-of-path arrival time (ps)           4538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell119   3288   4538  975286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell119        0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 975287p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4537
-------------------------------------   ---- 
End-of-path arrival time (ps)           4537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell108   3287   4537  975287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell108        0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 975287p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4537
-------------------------------------   ---- 
End-of-path arrival time (ps)           4537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell131   3287   4537  975287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell131        0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 975291p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4533
-------------------------------------   ---- 
End-of-path arrival time (ps)           4533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell75   1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell80   3283   4533  975291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 975291p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4533
-------------------------------------   ---- 
End-of-path arrival time (ps)           4533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell75   1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell82   3283   4533  975291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 975291p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4533
-------------------------------------   ---- 
End-of-path arrival time (ps)           4533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell137   3283   4533  975291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell137        0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \ADC:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 975358p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4465
-------------------------------------   ---- 
End-of-path arrival time (ps)           4465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  951812  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell75   2525   4465  975358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 975439p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4385
-------------------------------------   ---- 
End-of-path arrival time (ps)           4385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74   1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell89   3135   4385  975439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 975439p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4385
-------------------------------------   ---- 
End-of-path arrival time (ps)           4385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell100   3135   4385  975439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 975439p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4385
-------------------------------------   ---- 
End-of-path arrival time (ps)           4385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell134   3135   4385  975439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell134        0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 975439p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4385
-------------------------------------   ---- 
End-of-path arrival time (ps)           4385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell138   3135   4385  975439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell138        0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 975439p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4384
-------------------------------------   ---- 
End-of-path arrival time (ps)           4384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell74   1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell76   3134   4384  975439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 975439p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4384
-------------------------------------   ---- 
End-of-path arrival time (ps)           4384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell74   1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell85   3134   4384  975439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                   macrocell85         0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 975439p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4384
-------------------------------------   ---- 
End-of-path arrival time (ps)           4384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell110   3134   4384  975439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0                  macrocell110        0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 975439p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4384
-------------------------------------   ---- 
End-of-path arrival time (ps)           4384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell119   3134   4384  975439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0                  macrocell119        0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 975439p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4384
-------------------------------------   ---- 
End-of-path arrival time (ps)           4384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell108   3134   4384  975439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0                  macrocell108        0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 975439p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4384
-------------------------------------   ---- 
End-of-path arrival time (ps)           4384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell131   3134   4384  975439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0                  macrocell131        0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 975442p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4381
-------------------------------------   ---- 
End-of-path arrival time (ps)           4381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell74   1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell80   3131   4381  975442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 975442p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4381
-------------------------------------   ---- 
End-of-path arrival time (ps)           4381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell74   1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell82   3131   4381  975442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 975442p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4381
-------------------------------------   ---- 
End-of-path arrival time (ps)           4381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell74    1250   1250  950308  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell137   3131   4381  975442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell137        0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 975546p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4278
-------------------------------------   ---- 
End-of-path arrival time (ps)           4278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75   1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell89   3028   4278  975546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 975546p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4278
-------------------------------------   ---- 
End-of-path arrival time (ps)           4278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell100   3028   4278  975546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 975546p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4278
-------------------------------------   ---- 
End-of-path arrival time (ps)           4278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell134   3028   4278  975546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0                  macrocell134        0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 975546p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4278
-------------------------------------   ---- 
End-of-path arrival time (ps)           4278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell75    1250   1250  949778  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell138   3028   4278  975546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0                  macrocell138        0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 975566p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell73   1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell80   3007   4257  975566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 975566p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell73   1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell82   3007   4257  975566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 975566p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell73    1250   1250  949747  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell137   3007   4257  975566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0                  macrocell137        0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \ADC:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 975627p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4197
-------------------------------------   ---- 
End-of-path arrival time (ps)           4197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  951087  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell73   2257   4197  975627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                    macrocell73         0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \ADC:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \ADC:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 975635p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4189
-------------------------------------   ---- 
End-of-path arrival time (ps)           4189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:ChannelCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  951980  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell74   2249   4189  975635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                    macrocell74         0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:nrq_reg\/q
Path End       : Net_1497/main_1
Capture Clock  : Net_1497/clock_0
Path slack     : 976280p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           979823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:nrq_reg\/clock_0                             macrocell142        0      0  RISE       1

Data path
pin name                  model name    delay     AT   slack  edge  Fanout
------------------------  ------------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:nrq_reg\/q  macrocell142   1250   1250  976280  RISE       1
Net_1497/main_1           macrocell140   2293   3543  976280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1497/clock_0                                           macrocell140        0      0  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_1497/clk_en
Capture Clock  : Net_1497/clock_0
Path slack     : 977120p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -2100
------------------------------------------------------   ------ 
End-of-path required time (ps)                           981233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4114
-------------------------------------   ---- 
End-of-path arrival time (ps)           4114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:CtrlReg\/clock                               controlcell3        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell3   1210   1210  974139  RISE       1
Net_1497/clk_en                   macrocell140   2904   4114  977120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1497/clock_0                                           macrocell140        0      0  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \ADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 977120p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_IntClock:R#1 vs. ADC_IntClock:R#2)   983333
- Setup time                                              -2100
------------------------------------------------------   ------ 
End-of-path required time (ps)                           981233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4114
-------------------------------------   ---- 
End-of-path arrival time (ps)           4114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:CtrlReg\/clock                               controlcell3        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell3   1210   1210  974139  RISE       1
\ADC:bSAR_SEQ:nrq_reg\/clk_en     macrocell142   2904   4114  977120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC:bSAR_SEQ:nrq_reg\/clock_0                             macrocell142        0      0  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 2144163p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17144
-------------------------------------   ----- 
End-of-path arrival time (ps)           17144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell150        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q     macrocell150   1250   1250  2144163  RISE       1
\UART:BUART:rx_counter_load\/main_0  macrocell25   10232  11482  2144163  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell25    3350  14832  2144163  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell     2312  17144  2144163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2147895p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12582
-------------------------------------   ----- 
End-of-path arrival time (ps)           12582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell147        0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell147    1250   1250  2147895  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell22     5070   6320  2147895  RISE       1
\UART:BUART:counter_load_not\/q                macrocell22     3350   9670  2147895  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   2911  12582  2147895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell9       0      0  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2149896p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10760
-------------------------------------   ----- 
End-of-path arrival time (ps)           10760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell150        0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q         macrocell150     1250   1250  2144163  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell10   9510  10760  2149896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell10      0      0  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2150137p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13019
-------------------------------------   ----- 
End-of-path arrival time (ps)           13019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell150        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell150   1250   1250  2144163  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell152  11769  13019  2150137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell152        0      0  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2150137p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13019
-------------------------------------   ----- 
End-of-path arrival time (ps)           13019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell150        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell150   1250   1250  2144163  RISE       1
\UART:BUART:rx_state_3\/main_0    macrocell153  11769  13019  2150137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell153        0      0  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2150137p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13019
-------------------------------------   ----- 
End-of-path arrival time (ps)           13019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell150        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell150   1250   1250  2144163  RISE       1
\UART:BUART:rx_state_2\/main_0    macrocell154  11769  13019  2150137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell154        0      0  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2151675p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11482
-------------------------------------   ----- 
End-of-path arrival time (ps)           11482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell150        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell150   1250   1250  2144163  RISE       1
\UART:BUART:rx_state_0\/main_0    macrocell151  10232  11482  2151675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell151        0      0  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2151675p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11482
-------------------------------------   ----- 
End-of-path arrival time (ps)           11482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell150        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell150   1250   1250  2144163  RISE       1
\UART:BUART:rx_status_3\/main_0   macrocell160  10232  11482  2151675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell160        0      0  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 2152666p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13500
-------------------------------------   ----- 
End-of-path arrival time (ps)           13500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  2152666  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell27      2932   6512  2152666  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell27      3350   9862  2152666  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell7     3638  13500  2152666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell7        0      0  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2152948p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7708
-------------------------------------   ---- 
End-of-path arrival time (ps)           7708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell147        0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell147    1250   1250  2147895  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell8   6458   7708  2152948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell8       0      0  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 2153081p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13085
-------------------------------------   ----- 
End-of-path arrival time (ps)           13085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell8       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  2153081  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell23     3832   7412  2153081  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell23     3350  10762  2153081  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell6    2323  13085  2153081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell6        0      0  RISE       1



++++ Path 638 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2153768p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9388
-------------------------------------   ---- 
End-of-path arrival time (ps)           9388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell150        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q        macrocell150   1250   1250  2144163  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell156   8138   9388  2153768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell156        0      0  RISE       1



++++ Path 639 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154413p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6244
-------------------------------------   ---- 
End-of-path arrival time (ps)           6244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell151        0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell151     1250   1250  2147945  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell10   4994   6244  2154413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell10      0      0  RISE       1



++++ Path 640 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154758p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5899
-------------------------------------   ---- 
End-of-path arrival time (ps)           5899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell146        0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell146    1250   1250  2148872  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell8   4649   5899  2154758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell8       0      0  RISE       1



++++ Path 641 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2154887p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8270
-------------------------------------   ---- 
End-of-path arrival time (ps)           8270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell147        0      0  RISE       1

Data path
pin name                   model name    delay     AT    slack  edge  Fanout
-------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell147   1250   1250  2147895  RISE       1
\UART:BUART:txn\/main_2    macrocell145   7020   8270  2154887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell145        0      0  RISE       1



++++ Path 642 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2154887p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8270
-------------------------------------   ---- 
End-of-path arrival time (ps)           8270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell147        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell147   1250   1250  2147895  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell146   7020   8270  2154887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell146        0      0  RISE       1



++++ Path 643 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2155457p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7700
-------------------------------------   ---- 
End-of-path arrival time (ps)           7700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell151        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell151   1250   1250  2147945  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell151   6450   7700  2155457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell151        0      0  RISE       1



++++ Path 644 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2155457p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7700
-------------------------------------   ---- 
End-of-path arrival time (ps)           7700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell151        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell151   1250   1250  2147945  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell160   6450   7700  2155457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell160        0      0  RISE       1



++++ Path 645 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155517p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5139
-------------------------------------   ---- 
End-of-path arrival time (ps)           5139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell155        0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell155     1250   1250  2155517  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell10   3889   5139  2155517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell10      0      0  RISE       1



++++ Path 646 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2155671p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7486
-------------------------------------   ---- 
End-of-path arrival time (ps)           7486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2155671  RISE       1
\UART:BUART:pollcount_1\/main_0        macrocell157   5546   7486  2155671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell157        0      0  RISE       1



++++ Path 647 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2155745p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7412
-------------------------------------   ---- 
End-of-path arrival time (ps)           7412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell8       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  2153081  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell147    3832   7412  2155745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell147        0      0  RISE       1



++++ Path 648 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2155858p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7298
-------------------------------------   ---- 
End-of-path arrival time (ps)           7298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell155        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell155   1250   1250  2155517  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell151   6048   7298  2155858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell151        0      0  RISE       1



++++ Path 649 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2155858p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7298
-------------------------------------   ---- 
End-of-path arrival time (ps)           7298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell155        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell155   1250   1250  2155517  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell160   6048   7298  2155858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell160        0      0  RISE       1



++++ Path 650 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2155871p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7285
-------------------------------------   ---- 
End-of-path arrival time (ps)           7285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell155        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell155   1250   1250  2155517  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell152   6035   7285  2155871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell152        0      0  RISE       1



++++ Path 651 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2155871p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7285
-------------------------------------   ---- 
End-of-path arrival time (ps)           7285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell155        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell155   1250   1250  2155517  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell153   6035   7285  2155871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell153        0      0  RISE       1



++++ Path 652 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2155871p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7285
-------------------------------------   ---- 
End-of-path arrival time (ps)           7285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell155        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell155   1250   1250  2155517  RISE       1
\UART:BUART:rx_state_2\/main_2   macrocell154   6035   7285  2155871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell154        0      0  RISE       1



++++ Path 653 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2156258p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6898
-------------------------------------   ---- 
End-of-path arrival time (ps)           6898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2155671  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell155   4958   6898  2156258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell155        0      0  RISE       1



++++ Path 654 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2156258p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6898
-------------------------------------   ---- 
End-of-path arrival time (ps)           6898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2155671  RISE       1
\UART:BUART:pollcount_0\/main_0        macrocell158   4958   6898  2156258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell158        0      0  RISE       1



++++ Path 655 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2156314p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6843
-------------------------------------   ---- 
End-of-path arrival time (ps)           6843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2156314  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell155   4903   6843  2156314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell155        0      0  RISE       1



++++ Path 656 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2156314p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6843
-------------------------------------   ---- 
End-of-path arrival time (ps)           6843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2156314  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell158   4903   6843  2156314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell158        0      0  RISE       1



++++ Path 657 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156454p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4202
-------------------------------------   ---- 
End-of-path arrival time (ps)           4202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  2150439  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell8   4012   4202  2156454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell8       0      0  RISE       1



++++ Path 658 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2156464p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6693
-------------------------------------   ---- 
End-of-path arrival time (ps)           6693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell8   4370   4370  2156464  RISE       1
\UART:BUART:txn\/main_3                macrocell145    2323   6693  2156464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell145        0      0  RISE       1



++++ Path 659 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2156836p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6320
-------------------------------------   ---- 
End-of-path arrival time (ps)           6320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell147        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell147   1250   1250  2147895  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell148   5070   6320  2156836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell148        0      0  RISE       1



++++ Path 660 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2156836p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6320
-------------------------------------   ---- 
End-of-path arrival time (ps)           6320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell147        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell147   1250   1250  2147895  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell149   5070   6320  2156836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell149        0      0  RISE       1



++++ Path 661 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2156907p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6249
-------------------------------------   ---- 
End-of-path arrival time (ps)           6249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell151        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell151   1250   1250  2147945  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell156   4999   6249  2156907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell156        0      0  RISE       1



++++ Path 662 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2157309p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5848
-------------------------------------   ---- 
End-of-path arrival time (ps)           5848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell146        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell146   1250   1250  2148872  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell147   4598   5848  2157309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell147        0      0  RISE       1



++++ Path 663 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2157531p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5626
-------------------------------------   ---- 
End-of-path arrival time (ps)           5626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  2157531  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell155   3686   5626  2157531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell155        0      0  RISE       1



++++ Path 664 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2157654p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5502
-------------------------------------   ---- 
End-of-path arrival time (ps)           5502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2156314  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell157   3562   5502  2157654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell157        0      0  RISE       1



++++ Path 665 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2157739p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5418
-------------------------------------   ---- 
End-of-path arrival time (ps)           5418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell158        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell158   1250   1250  2151080  RISE       1
\UART:BUART:pollcount_0\/main_2  macrocell158   4168   5418  2157739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell158        0      0  RISE       1



++++ Path 666 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2157793p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5363
-------------------------------------   ---- 
End-of-path arrival time (ps)           5363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell151        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell151   1250   1250  2147945  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell152   4113   5363  2157793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell152        0      0  RISE       1



++++ Path 667 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2157793p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5363
-------------------------------------   ---- 
End-of-path arrival time (ps)           5363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell151        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell151   1250   1250  2147945  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell153   4113   5363  2157793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell153        0      0  RISE       1



++++ Path 668 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2157793p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5363
-------------------------------------   ---- 
End-of-path arrival time (ps)           5363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell151        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell151   1250   1250  2147945  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell154   4113   5363  2157793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell154        0      0  RISE       1



++++ Path 669 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2157812p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5344
-------------------------------------   ---- 
End-of-path arrival time (ps)           5344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell158        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell158   1250   1250  2151080  RISE       1
\UART:BUART:pollcount_1\/main_3  macrocell157   4094   5344  2157812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell157        0      0  RISE       1



++++ Path 670 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2157813p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5344
-------------------------------------   ---- 
End-of-path arrival time (ps)           5344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell146        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell146   1250   1250  2148872  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell148   4094   5344  2157813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell148        0      0  RISE       1



++++ Path 671 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2157813p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5344
-------------------------------------   ---- 
End-of-path arrival time (ps)           5344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell146        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell146   1250   1250  2148872  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell149   4094   5344  2157813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell149        0      0  RISE       1



++++ Path 672 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2157925p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5612
-------------------------------------   ---- 
End-of-path arrival time (ps)           5612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell152        0      0  RISE       1

Data path
pin name                               model name      delay     AT    slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell152     1250   1250  2153606  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell10   4362   5612  2157925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell10      0      0  RISE       1



++++ Path 673 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2158210p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4947
-------------------------------------   ---- 
End-of-path arrival time (ps)           4947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell149        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell149   1250   1250  2158210  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell147   3697   4947  2158210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell147        0      0  RISE       1



++++ Path 674 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158224p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell153        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell153   1250   1250  2151625  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell156   3682   4932  2158224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell156        0      0  RISE       1



++++ Path 675 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158387p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell154        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell154   1250   1250  2151788  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell156   3519   4769  2158387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell156        0      0  RISE       1



++++ Path 676 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2158397p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  2150439  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell146    4569   4759  2158397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell146        0      0  RISE       1



++++ Path 677 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2158398p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell148        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell148   1250   1250  2150373  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell147   3508   4758  2158398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell147        0      0  RISE       1



++++ Path 678 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158423p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158423  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell152   2793   4733  2158423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell152        0      0  RISE       1



++++ Path 679 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158423p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158423  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell153   2793   4733  2158423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell153        0      0  RISE       1



++++ Path 680 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158423p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158423  RISE       1
\UART:BUART:rx_state_2\/main_5         macrocell154   2793   4733  2158423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell154        0      0  RISE       1



++++ Path 681 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2158425p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158423  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell151   2792   4732  2158425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell151        0      0  RISE       1



++++ Path 682 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2158453p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4704
-------------------------------------   ---- 
End-of-path arrival time (ps)           4704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  2150439  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell147    4514   4704  2158453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell147        0      0  RISE       1



++++ Path 683 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 2158551p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7616
-------------------------------------   ---- 
End-of-path arrival time (ps)           7616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell160        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell160   1250   1250  2158551  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell7   6366   7616  2158551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell7        0      0  RISE       1



++++ Path 684 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158582p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158582  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell152   2635   4575  2158582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell152        0      0  RISE       1



++++ Path 685 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158582p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158582  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell153   2635   4575  2158582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell153        0      0  RISE       1



++++ Path 686 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158582p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158582  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell154   2635   4575  2158582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell154        0      0  RISE       1



++++ Path 687 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158596p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2158596  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell152   2621   4561  2158596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell152        0      0  RISE       1



++++ Path 688 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158596p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2158596  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell153   2621   4561  2158596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell153        0      0  RISE       1



++++ Path 689 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158596p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2158596  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell154   2621   4561  2158596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell154        0      0  RISE       1



++++ Path 690 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2158598p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158582  RISE       1
\UART:BUART:rx_state_0\/main_8         macrocell151   2619   4559  2158598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell151        0      0  RISE       1



++++ Path 691 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2158606p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2158596  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell151   2611   4551  2158606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell151        0      0  RISE       1



++++ Path 692 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2158628p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4529
-------------------------------------   ---- 
End-of-path arrival time (ps)           4529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell146        0      0  RISE       1

Data path
pin name                   model name    delay     AT    slack  edge  Fanout
-------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell146   1250   1250  2148872  RISE       1
\UART:BUART:txn\/main_1    macrocell145   3279   4529  2158628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell145        0      0  RISE       1



++++ Path 693 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2158628p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4529
-------------------------------------   ---- 
End-of-path arrival time (ps)           4529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell146        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell146   1250   1250  2148872  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell146   3279   4529  2158628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell146        0      0  RISE       1



++++ Path 694 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2159120p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell145        0      0  RISE       1

Data path
pin name                 model name    delay     AT    slack  edge  Fanout
-----------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell145   1250   1250  2159120  RISE       1
\UART:BUART:txn\/main_0  macrocell145   2787   4037  2159120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell145        0      0  RISE       1



++++ Path 695 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2159126p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell149        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell149   1250   1250  2158210  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell148   2781   4031  2159126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell148        0      0  RISE       1



++++ Path 696 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2159132p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell153        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell153   1250   1250  2151625  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell152   2775   4025  2159132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell152        0      0  RISE       1



++++ Path 697 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2159132p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell153        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell153   1250   1250  2151625  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell153   2775   4025  2159132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell153        0      0  RISE       1



++++ Path 698 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2159132p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell153        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell153   1250   1250  2151625  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell154   2775   4025  2159132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell154        0      0  RISE       1



++++ Path 699 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2159137p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           4020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell153        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell153   1250   1250  2151625  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell151   2770   4020  2159137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell151        0      0  RISE       1



++++ Path 700 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2159137p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           4020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell153        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell153   1250   1250  2151625  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell160   2770   4020  2159137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell160        0      0  RISE       1



++++ Path 701 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2159139p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell149        0      0  RISE       1

Data path
pin name                  model name    delay     AT    slack  edge  Fanout
------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell149   1250   1250  2158210  RISE       1
\UART:BUART:txn\/main_6   macrocell145   2768   4018  2159139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell145        0      0  RISE       1



++++ Path 702 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2159139p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell149        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell149   1250   1250  2158210  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell146   2768   4018  2159139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell146        0      0  RISE       1



++++ Path 703 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2159300p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell154        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell154   1250   1250  2151788  RISE       1
\UART:BUART:rx_state_0\/main_5  macrocell151   2607   3857  2159300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell151        0      0  RISE       1



++++ Path 704 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2159300p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell154        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell154   1250   1250  2151788  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell160   2607   3857  2159300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell160        0      0  RISE       1



++++ Path 705 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2159303p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell154        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell154   1250   1250  2151788  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell152   2604   3854  2159303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell152        0      0  RISE       1



++++ Path 706 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2159303p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell154        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell154   1250   1250  2151788  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell153   2604   3854  2159303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell153        0      0  RISE       1



++++ Path 707 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2159303p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell154        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell154   1250   1250  2151788  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell154   2604   3854  2159303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell154        0      0  RISE       1



++++ Path 708 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2159313p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell148        0      0  RISE       1

Data path
pin name                   model name    delay     AT    slack  edge  Fanout
-------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell148   1250   1250  2150373  RISE       1
\UART:BUART:txn\/main_4    macrocell145   2593   3843  2159313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell145        0      0  RISE       1



++++ Path 709 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2159313p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell148        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell148   1250   1250  2150373  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell146   2593   3843  2159313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell146        0      0  RISE       1



++++ Path 710 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2159314p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell148        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell148   1250   1250  2150373  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell148   2593   3843  2159314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell148        0      0  RISE       1



++++ Path 711 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2159314p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell148        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell148   1250   1250  2150373  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell149   2593   3843  2159314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell149        0      0  RISE       1



++++ Path 712 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2159380p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3777
-------------------------------------   ---- 
End-of-path arrival time (ps)           3777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  2150439  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell148    3587   3777  2159380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell148        0      0  RISE       1



++++ Path 713 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2159380p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3777
-------------------------------------   ---- 
End-of-path arrival time (ps)           3777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  2150439  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell149    3587   3777  2159380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell149        0      0  RISE       1



++++ Path 714 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2159596p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell161        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_last\/q          macrocell161   1250   1250  2159596  RISE       1
\UART:BUART:rx_state_2\/main_8  macrocell154   2311   3561  2159596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell154        0      0  RISE       1



++++ Path 715 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2159610p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell147        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell147   1250   1250  2147895  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell147   2297   3547  2159610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell147        0      0  RISE       1



++++ Path 716 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2159612p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell157        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell157   1250   1250  2152880  RISE       1
\UART:BUART:pollcount_1\/main_2  macrocell157   2295   3545  2159612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell157        0      0  RISE       1



++++ Path 717 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2159896p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3261
-------------------------------------   ---- 
End-of-path arrival time (ps)           3261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  2159896  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell148    3071   3261  2159896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell148        0      0  RISE       1



++++ Path 718 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2159913p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3243
-------------------------------------   ---- 
End-of-path arrival time (ps)           3243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  2159896  RISE       1
\UART:BUART:txn\/main_5                      macrocell145    3053   3243  2159913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell145        0      0  RISE       1



++++ Path 719 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2159913p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3243
-------------------------------------   ---- 
End-of-path arrival time (ps)           3243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  2159896  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell146    3053   3243  2159913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell146        0      0  RISE       1



++++ Path 720 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 9978814p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   10000000
- Setup time                                    -4230
------------------------------------------   -------- 
End-of-path required time (ps)                9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16956
-------------------------------------   ----- 
End-of-path arrival time (ps)           16956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Timer_TS:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell5   3816   8526  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell5   5130  13656  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/ci         datapathcell6      0  13656  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell6   3300  16956  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/ci         datapathcell7      0  16956  9978814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell7       0      0  RISE       1



++++ Path 721 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 9982114p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   10000000
- Setup time                                    -4230
------------------------------------------   -------- 
End-of-path required time (ps)                9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13656
-------------------------------------   ----- 
End-of-path arrival time (ps)           13656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Timer_TS:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell5   3816   8526  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell5   5130  13656  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/ci         datapathcell6      0  13656  9982114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell6       0      0  RISE       1



++++ Path 722 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 9985414p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   10000000
- Setup time                                    -6060
------------------------------------------   -------- 
End-of-path required time (ps)                9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8526
-------------------------------------   ---- 
End-of-path arrival time (ps)           8526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Timer_TS:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell5   3816   8526  9985414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 723 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_TS:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_TS:TimerUDB:rstSts:stsreg\/clock
Path slack     : 9985644p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   10000000
- Setup time                                     -500
------------------------------------------   -------- 
End-of-path required time (ps)                9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13856
-------------------------------------   ----- 
End-of-path arrival time (ps)           13856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\Timer_TS:TimerUDB:sT24:timerdp:u0\/z0       datapathcell5    760    760  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell6      0    760  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0       datapathcell6   1210   1970  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell7      0   1970  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell7   2740   4710  9978814  RISE       1
\Timer_TS:TimerUDB:status_tc\/main_1         macrocell20     2899   7609  9985644  RISE       1
\Timer_TS:TimerUDB:status_tc\/q              macrocell20     3350  10959  9985644  RISE       1
\Timer_TS:TimerUDB:rstSts:stsreg\/status_0   statusicell5    2897  13856  9985644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:rstSts:stsreg\/clock                    statusicell5        0      0  RISE       1



++++ Path 724 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 9986332p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   10000000
- Setup time                                    -6060
------------------------------------------   -------- 
End-of-path required time (ps)                9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7608
-------------------------------------   ---- 
End-of-path arrival time (ps)           7608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Timer_TS:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell6   2898   7608  9986332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell6       0      0  RISE       1



++++ Path 725 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 9986333p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   10000000
- Setup time                                    -6060
------------------------------------------   -------- 
End-of-path required time (ps)                9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7607
-------------------------------------   ---- 
End-of-path arrival time (ps)           7607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Timer_TS:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell7   2897   7607  9986333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell7       0      0  RISE       1



++++ Path 726 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sT24:timerdp:u0\/z0
Path End       : Net_1619/main_1
Capture Clock  : Net_1619/clock_0
Path slack     : 9988881p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   10000000
- Setup time                                    -3510
------------------------------------------   -------- 
End-of-path required time (ps)                9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7609
-------------------------------------   ---- 
End-of-path arrival time (ps)           7609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\Timer_TS:TimerUDB:sT24:timerdp:u0\/z0       datapathcell5    760    760  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell6      0    760  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/z0       datapathcell6   1210   1970  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell7      0   1970  9978814  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell7   2740   4710  9978814  RISE       1
Net_1619/main_1                              macrocell143    2899   7609  9988881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1619/clock_0                                           macrocell143        0      0  RISE       1



++++ Path 727 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 9989173p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   10000000
- Setup time                                    -6060
------------------------------------------   -------- 
End-of-path required time (ps)                9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4767
-------------------------------------   ---- 
End-of-path arrival time (ps)           4767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  9983806  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell6   3557   4767  9989173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell6       0      0  RISE       1



++++ Path 728 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 9989175p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   10000000
- Setup time                                    -6060
------------------------------------------   -------- 
End-of-path required time (ps)                9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4765
-------------------------------------   ---- 
End-of-path arrival time (ps)           4765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  9983806  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell7   3555   4765  9989175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell7       0      0  RISE       1



++++ Path 729 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_TS:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_TS:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 9990406p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   10000000
- Setup time                                    -6060
------------------------------------------   -------- 
End-of-path required time (ps)                9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  9983806  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell5   2324   3534  9990406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 730 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_1619/main_0
Capture Clock  : Net_1619/clock_0
Path slack     : 9991741p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock2:R#1 vs. Clock2:R#2)   10000000
- Setup time                                    -3510
------------------------------------------   -------- 
End-of-path required time (ps)                9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4749
-------------------------------------   ---- 
End-of-path arrival time (ps)           4749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT    slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  9983806  RISE       1
Net_1619/main_0                                         macrocell143   3539   4749  9991741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1619/clock_0                                           macrocell143        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

