{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "amm_master_qsys_with_pcie.qsys amm_master_qsys_with_pcie.BAK.qsys " "Backing up file \"amm_master_qsys_with_pcie.qsys\" to \"amm_master_qsys_with_pcie.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1449423520636 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v amm_master_qsys_with_pcie.BAK.v " "Backing up file \"amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v\" to \"amm_master_qsys_with_pcie.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1449423520636 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys amm_master_qsys_with_pcie.qsys " "Started upgrading IP component Qsys with file \"amm_master_qsys_with_pcie.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1449423520636 ""}
{ "Info" "" "" "2015.12.06.12:39:01 Info: Starting to upgrade the IP cores in the Qsys system" {  } {  } 0 0 "2015.12.06.12:39:01 Info: Starting to upgrade the IP cores in the Qsys system" 0 0 "Shell" 0 -1 1449423541216 ""}
{ "Info" "" "" "2015.12.06.12:39:01 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2015.12.06.12:39:01 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1449423541232 ""}
{ "Info" "amm_master_qsys_with_pcie_generation.rpt" "" "2015.12.06.12:39:21 Info: Saving generation log to C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie" {  } {  } 0 0 "2015.12.06.12:39:21 Info: Saving generation log to C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie" 0 0 "Shell" 0 -1 1449423561080 ""}
{ "Info" "" "" "2015.12.06.12:39:21 Info: Starting: Create simulation model" {  } {  } 0 0 "2015.12.06.12:39:21 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1449423561080 ""}
{ "Info" "" "" "2015.12.06.12:39:21 Info: qsys-generate C:\\Users\\lucas\\Documents\\FPGA\\de2i150\\demo_master_slave\\amm_master_qsys_with_pcie.qsys --simulation=VERILOG --output-directory=C:\\Users\\lucas\\Documents\\FPGA\\de2i150\\demo_master_slave\\amm_master_qsys_with_pcie\\simulation --family=\"Cyclone IV GX\" --part=EP4CGX150DF31C7" {  } {  } 0 0 "2015.12.06.12:39:21 Info: qsys-generate C:\\Users\\lucas\\Documents\\FPGA\\de2i150\\demo_master_slave\\amm_master_qsys_with_pcie.qsys --simulation=VERILOG --output-directory=C:\\Users\\lucas\\Documents\\FPGA\\de2i150\\demo_master_slave\\amm_master_qsys_with_pcie\\simulation --family=\"Cyclone IV GX\" --part=EP4CGX150DF31C7" 0 0 "Shell" 0 -1 1449423561111 ""}
{ "Info" "amm_master_qsys_with_pcie.qsys" "" "2015.12.06.12:39:21 Info: Loading demo_master_slave" {  } {  } 0 0 "2015.12.06.12:39:21 Info: Loading demo_master_slave" 0 0 "Shell" 0 -1 1449423561158 ""}
{ "Info" "" "" "2015.12.06.12:39:21 Info: Reading input file" {  } {  } 0 0 "2015.12.06.12:39:21 Info: Reading input file" 0 0 "Shell" 0 -1 1449423561252 ""}
{ "Info" "" "" "2015.12.06.12:39:21 Info: Adding altpll_qsys \[altpll 15.1\]" {  } {  } 0 0 "2015.12.06.12:39:21 Info: Adding altpll_qsys \[altpll 15.1\]" 0 0 "Shell" 0 -1 1449423561267 ""}
{ "Info" "" "" "2015.12.06.12:39:21 Info: Parameterizing module altpll_qsys" {  } {  } 0 0 "2015.12.06.12:39:21 Info: Parameterizing module altpll_qsys" 0 0 "Shell" 0 -1 1449423561267 ""}
{ "Info" "" "" "2015.12.06.12:39:21 Info: Adding clk_50 \[clock_source 15.1\]" {  } {  } 0 0 "2015.12.06.12:39:21 Info: Adding clk_50 \[clock_source 15.1\]" 0 0 "Shell" 0 -1 1449423561267 ""}
{ "Info" "" "" "2015.12.06.12:39:21 Info: Parameterizing module clk_50" {  } {  } 0 0 "2015.12.06.12:39:21 Info: Parameterizing module clk_50" 0 0 "Shell" 0 -1 1449423561267 ""}
{ "Info" "" "" "2015.12.06.12:39:21 Info: Adding custom_module \[custom_module 1.0\]" {  } {  } 0 0 "2015.12.06.12:39:21 Info: Adding custom_module \[custom_module 1.0\]" 0 0 "Shell" 0 -1 1449423561267 ""}
{ "Info" "" "" "2015.12.06.12:39:21 Info: Parameterizing module custom_module" {  } {  } 0 0 "2015.12.06.12:39:21 Info: Parameterizing module custom_module" 0 0 "Shell" 0 -1 1449423561267 ""}
{ "Info" "" "" "2015.12.06.12:39:21 Info: Adding pcie_ip \[altera_pcie_hard_ip 15.1\]" {  } {  } 0 0 "2015.12.06.12:39:21 Info: Adding pcie_ip \[altera_pcie_hard_ip 15.1\]" 0 0 "Shell" 0 -1 1449423561267 ""}
{ "Info" "" "" "2015.12.06.12:39:21 Info: Parameterizing module pcie_ip" {  } {  } 0 0 "2015.12.06.12:39:21 Info: Parameterizing module pcie_ip" 0 0 "Shell" 0 -1 1449423561267 ""}
{ "Info" "" "" "2015.12.06.12:39:21 Info: Adding sdram \[altera_avalon_new_sdram_controller 15.1\]" {  } {  } 0 0 "2015.12.06.12:39:21 Info: Adding sdram \[altera_avalon_new_sdram_controller 15.1\]" 0 0 "Shell" 0 -1 1449423561267 ""}
{ "Info" "" "" "2015.12.06.12:39:21 Info: Parameterizing module sdram" {  } {  } 0 0 "2015.12.06.12:39:21 Info: Parameterizing module sdram" 0 0 "Shell" 0 -1 1449423561267 ""}
{ "Info" "" "" "2015.12.06.12:39:21 Info: Adding sgdma \[altera_avalon_sgdma 15.1\]" {  } {  } 0 0 "2015.12.06.12:39:21 Info: Adding sgdma \[altera_avalon_sgdma 15.1\]" 0 0 "Shell" 0 -1 1449423561267 ""}
{ "Info" "" "" "2015.12.06.12:39:21 Info: Parameterizing module sgdma" {  } {  } 0 0 "2015.12.06.12:39:21 Info: Parameterizing module sgdma" 0 0 "Shell" 0 -1 1449423561267 ""}
{ "Info" "" "" "2015.12.06.12:39:21 Info: Building connections" {  } {  } 0 0 "2015.12.06.12:39:21 Info: Building connections" 0 0 "Shell" 0 -1 1449423561283 ""}
{ "Info" "" "" "2015.12.06.12:39:21 Info: Parameterizing connections" {  } {  } 0 0 "2015.12.06.12:39:21 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1449423561283 ""}
{ "Info" "" "" "2015.12.06.12:39:21 Info: Validating" {  } {  } 0 0 "2015.12.06.12:39:21 Info: Validating" 0 0 "Shell" 0 -1 1449423561283 ""}
{ "Info" "" "" "2015.12.06.12:39:22 Info: Done reading input file" {  } {  } 0 0 "2015.12.06.12:39:22 Info: Done reading input file" 0 0 "Shell" 0 -1 1449423562205 ""}
{ "Info" "" "" "2015.12.06.12:39:23 Info: amm_master_qsys_with_pcie.pcie_ip:  Rx Master BAR 1_0 mapped to 7 -bit Avalon-MM address" {  } {  } 0 0 "2015.12.06.12:39:23 Info: amm_master_qsys_with_pcie.pcie_ip:  Rx Master BAR 1_0 mapped to 7 -bit Avalon-MM address" 0 0 "Shell" 0 -1 1449423563668 ""}
{ "Info" "" "" "2015.12.06.12:39:23 Info: amm_master_qsys_with_pcie.pcie_ip:  Rx Master BAR 2 mapped to 15 -bit Avalon-MM address" {  } {  } 0 0 "2015.12.06.12:39:23 Info: amm_master_qsys_with_pcie.pcie_ip:  Rx Master BAR 2 mapped to 15 -bit Avalon-MM address" 0 0 "Shell" 0 -1 1449423563668 ""}
{ "Warning" "" "" "2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_ip: Module dependency loop involving: \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 15.1)" {  } {  } 0 0 "2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_ip: Module dependency loop involving: \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 15.1)" 0 0 "Shell" 0 -1 1449423563668 ""}
{ "Warning" "" "" "2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_ip: Module dependency loop involving: \"avalon_clk\" (altera_clock_bridge 15.1), \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 15.1)" {  } {  } 0 0 "2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_ip: Module dependency loop involving: \"avalon_clk\" (altera_clock_bridge 15.1), \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 15.1)" 0 0 "Shell" 0 -1 1449423563668 ""}
{ "Info" "" "" "2015.12.06.12:39:23 Info: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip:  Txs Address width is 31" {  } {  } 0 0 "2015.12.06.12:39:23 Info: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip:  Txs Address width is 31" 0 0 "Shell" 0 -1 1449423563668 ""}
{ "Info" "" "" "2015.12.06.12:39:23 Info: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: Application clock frequency is 125 Mhz" {  } {  } 0 0 "2015.12.06.12:39:23 Info: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: Application clock frequency is 125 Mhz" 0 0 "Shell" 0 -1 1449423563668 ""}
{ "Warning" "" "" "2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip.app_msi_ack: Interface has no signals" {  } {  } 0 0 "2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip.app_msi_ack: Interface has no signals" 0 0 "Shell" 0 -1 1449423563668 ""}
{ "Warning" "" "" "2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip.app_msi_num: Interface has no signals" {  } {  } 0 0 "2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip.app_msi_num: Interface has no signals" 0 0 "Shell" 0 -1 1449423563668 ""}
{ "Warning" "" "" "2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip.app_msi_req: Interface has no signals" {  } {  } 0 0 "2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip.app_msi_req: Interface has no signals" 0 0 "Shell" 0 -1 1449423563668 ""}
{ "Warning" "" "" "2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip.test_out_export: Interface has no signals" {  } {  } 0 0 "2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip.test_out_export: Interface has no signals" 0 0 "Shell" 0 -1 1449423563668 ""}
{ "Info" "" "" "2015.12.06.12:39:23 Info: amm_master_qsys_with_pcie.pcie_ip.altgx_internal: Family: Cyclone IV GX" {  } {  } 0 0 "2015.12.06.12:39:23 Info: amm_master_qsys_with_pcie.pcie_ip.altgx_internal: Family: Cyclone IV GX" 0 0 "Shell" 0 -1 1449423563668 ""}
{ "Info" "" "" "2015.12.06.12:39:23 Info: amm_master_qsys_with_pcie.pcie_ip.altgx_internal: Lanes: 1" {  } {  } 0 0 "2015.12.06.12:39:23 Info: amm_master_qsys_with_pcie.pcie_ip.altgx_internal: Lanes: 1" 0 0 "Shell" 0 -1 1449423563668 ""}
{ "Warning" "" "" "2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported" {  } {  } 0 0 "2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported" 0 0 "Shell" 0 -1 1449423563668 ""}
{ "Warning" "" "" "2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_ack must be exported, or connected to a matching conduit." {  } {  } 0 0 "2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_ack must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1449423563668 ""}
{ "Warning" "" "" "2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit.\n2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit.\n2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_num must be exported, or connected to a matching conduit.\n2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_req must be exported, or connected to a matching conduit.\n2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.msi_interface_export must be exported, or connected to a matching conduit.\n2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit.\n2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit.\n2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit.\n2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit.\n2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit.\n2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit.\n2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit.\n2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit.\n2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit.\n2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit.\n2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit.\n2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit.\n2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit.\n2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit.\n2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported\n2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.altpll_qsys: altpll_qsys.areset_conduit must be exported, or connected to a matching conduit.\n2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.altpll_qsys: altpll_qsys.locked_conduit must be exported, or connected to a matching conduit.\n2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.altpll_qsys: altpll_qsys.phasedone_conduit must be exported, or connected to a matching conduit.\n2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip: Interrupt sender pcie_ip.cra_irq is not connected to an interrupt receiver" {  } {  } 0 0 "2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit.\n2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit.\n2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_num must be exported, or connected to a matching conduit.\n2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_req must be exported, or connected to a matching conduit.\n2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.msi_interface_export must be exported, or connected to a matching conduit.\n2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit.\n2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit.\n2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit.\n2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit.\n2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit.\n2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit.\n2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit.\n2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit.\n2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit.\n2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit.\n2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit.\n2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit.\n2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit.\n2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit.\n2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported\n2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.altpll_qsys: altpll_qsys.areset_conduit must be exported, or connected to a matching conduit.\n2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.altpll_qsys: altpll_qsys.locked_conduit must be exported, or connected to a matching conduit.\n2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.altpll_qsys: altpll_qsys.phasedone_conduit must be exported, or connected to a matching conduit.\n2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.pcie_ip: Interrupt sender pcie_ip.cra_irq is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1449423563684 ""}
{ "Warning" "" "" "2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.altpll_qsys: altpll_qsys.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 0 "2015.12.06.12:39:23 Warning: amm_master_qsys_with_pcie.altpll_qsys: altpll_qsys.pll_slave must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1449423563684 ""}
{ "Info" "" "" "2015.12.06.12:39:24 Info: amm_master_qsys_with_pcie: Generating amm_master_qsys_with_pcie \"amm_master_qsys_with_pcie\" for SIM_VERILOG" {  } {  } 0 0 "2015.12.06.12:39:24 Info: amm_master_qsys_with_pcie: Generating amm_master_qsys_with_pcie \"amm_master_qsys_with_pcie\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1449423564200 ""}
{ "Info" "" "" "2015.12.06.12:39:27 Info: Inserting clock-crossing logic between sgdma_m_read_to_sdram_s1_cmd_width_adapter.src and cmd_mux.sink1" {  } {  } 0 0 "2015.12.06.12:39:27 Info: Inserting clock-crossing logic between sgdma_m_read_to_sdram_s1_cmd_width_adapter.src and cmd_mux.sink1" 0 0 "Shell" 0 -1 1449423567170 ""}
{ "Info" "" "" "2015.12.06.12:39:27 Info: Inserting clock-crossing logic between sgdma_m_write_to_sdram_s1_cmd_width_adapter.src and cmd_mux.sink2" {  } {  } 0 0 "2015.12.06.12:39:27 Info: Inserting clock-crossing logic between sgdma_m_write_to_sdram_s1_cmd_width_adapter.src and cmd_mux.sink2" 0 0 "Shell" 0 -1 1449423567186 ""}
{ "Info" "" "" "2015.12.06.12:39:27 Info: Inserting clock-crossing logic between sdram_s1_to_sgdma_m_read_rsp_width_adapter.src and rsp_mux_001.sink0" {  } {  } 0 0 "2015.12.06.12:39:27 Info: Inserting clock-crossing logic between sdram_s1_to_sgdma_m_read_rsp_width_adapter.src and rsp_mux_001.sink0" 0 0 "Shell" 0 -1 1449423567186 ""}
{ "Info" "" "" "2015.12.06.12:39:27 Info: Inserting clock-crossing logic between sdram_s1_to_sgdma_m_write_rsp_width_adapter.src and rsp_mux_002.sink0" {  } {  } 0 0 "2015.12.06.12:39:27 Info: Inserting clock-crossing logic between sdram_s1_to_sgdma_m_write_rsp_width_adapter.src and rsp_mux_002.sink0" 0 0 "Shell" 0 -1 1449423567202 ""}
{ "Info" "" "" "2015.12.06.12:39:28 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave custom_module.avalon_slave because the master has address signal 32 bit wide, but the slave is 5 bit wide." {  } {  } 0 0 "2015.12.06.12:39:28 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave custom_module.avalon_slave because the master has address signal 32 bit wide, but the slave is 5 bit wide." 0 0 "Shell" 0 -1 1449423568027 ""}
{ "Info" "" "" "2015.12.06.12:39:28 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave custom_module.avalon_slave because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2015.12.06.12:39:28 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave custom_module.avalon_slave because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1449423568027 ""}
{ "Info" "" "" "2015.12.06.12:39:28 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave custom_module.avalon_slave because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2015.12.06.12:39:28 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave custom_module.avalon_slave because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1449423568027 ""}
{ "Info" "" "" "2015.12.06.12:39:28 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave custom_module.avalon_slave because the master has readdata signal 64 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2015.12.06.12:39:28 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave custom_module.avalon_slave because the master has readdata signal 64 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1449423568027 ""}
{ "Info" "" "" "2015.12.06.12:39:28 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave custom_module.avalon_slave because the master has writedata signal 64 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2015.12.06.12:39:28 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave custom_module.avalon_slave because the master has writedata signal 64 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1449423568027 ""}
{ "Info" "" "" "2015.12.06.12:39:28 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave custom_module.avalon_slave because the master has burstcount signal 7 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2015.12.06.12:39:28 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave custom_module.avalon_slave because the master has burstcount signal 7 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1449423568027 ""}
{ "Info" "" "" "2015.12.06.12:39:28 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave custom_module.avalon_slave because the master has byteenable signal 8 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2015.12.06.12:39:28 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave custom_module.avalon_slave because the master has byteenable signal 8 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1449423568027 ""}
{ "Info" "" "" "2015.12.06.12:39:28 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave custom_module.avalon_slave because they have different clock source." {  } {  } 0 0 "2015.12.06.12:39:28 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave custom_module.avalon_slave because they have different clock source." 0 0 "Shell" 0 -1 1449423568027 ""}
{ "Info" "" "" "2015.12.06.12:39:28 Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0" {  } {  } 0 0 "2015.12.06.12:39:28 Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0" 0 0 "Shell" 0 -1 1449423568214 ""}
{ "Info" "" "" "2015.12.06.12:39:28 Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0" {  } {  } 0 0 "2015.12.06.12:39:28 Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0" 0 0 "Shell" 0 -1 1449423568214 ""}
{ "Info" "" "" "2015.12.06.12:39:37 Info: altpll_qsys: Generating Verilog simulation model" {  } {  } 0 0 "2015.12.06.12:39:37 Info: altpll_qsys: Generating Verilog simulation model" 0 0 "Shell" 0 -1 1449423577475 ""}
{ "Info" "" "" "2015.12.06.12:39:58 Info: altpll_qsys: Generated simulation model amm_master_qsys_with_pcie_altpll_qsys.vo" {  } {  } 0 0 "2015.12.06.12:39:58 Info: altpll_qsys: Generated simulation model amm_master_qsys_with_pcie_altpll_qsys.vo" 0 0 "Shell" 0 -1 1449423598739 ""}
{ "Info" "" "" "2015.12.06.12:39:58 Info: altpll_qsys: \"amm_master_qsys_with_pcie\" instantiated altpll \"altpll_qsys\"" {  } {  } 0 0 "2015.12.06.12:39:58 Info: altpll_qsys: \"amm_master_qsys_with_pcie\" instantiated altpll \"altpll_qsys\"" 0 0 "Shell" 0 -1 1449423598739 ""}
{ "Info" "" "" "2015.12.06.12:39:58 Info: custom_module: \"amm_master_qsys_with_pcie\" instantiated custom_module \"custom_module\"" {  } {  } 0 0 "2015.12.06.12:39:58 Info: custom_module: \"amm_master_qsys_with_pcie\" instantiated custom_module \"custom_module\"" 0 0 "Shell" 0 -1 1449423598755 ""}
{ "Info" "" "" "2015.12.06.12:39:59 Info: pcie_ip: \"amm_master_qsys_with_pcie\" instantiated altera_pcie_hard_ip \"pcie_ip\"" {  } {  } 0 0 "2015.12.06.12:39:59 Info: pcie_ip: \"amm_master_qsys_with_pcie\" instantiated altera_pcie_hard_ip \"pcie_ip\"" 0 0 "Shell" 0 -1 1449423599147 ""}
{ "Info" "" "" "2015.12.06.12:39:59 Info: sdram: Starting RTL generation for module 'amm_master_qsys_with_pcie_sdram'" {  } {  } 0 0 "2015.12.06.12:39:59 Info: sdram: Starting RTL generation for module 'amm_master_qsys_with_pcie_sdram'" 0 0 "Shell" 0 -1 1449423599194 ""}
{ "Info" "  ]" "" "2015.12.06.12:39:59 Info: sdram:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=amm_master_qsys_with_pcie_sdram --dir=C:/Users/lucas/AppData/Local/Temp/alt6775_603964412280457151.dir/0007_sdram_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/lucas/AppData/Local/Temp/alt6775_603964412280457151.dir/0007_sdram_gen//amm_master_qsys_with_pcie_sdram_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/lucas/AppData/Local/Temp/alt6775_603964412280457151.dir/0007_sdram_gen" {  } {  } 0 0 "2015.12.06.12:39:59 Info: sdram:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=amm_master_qsys_with_pcie_sdram --dir=C:/Users/lucas/AppData/Local/Temp/alt6775_603964412280457151.dir/0007_sdram_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/lucas/AppData/Local/Temp/alt6775_603964412280457151.dir/0007_sdram_gen//amm_master_qsys_with_pcie_sdram_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/lucas/AppData/Local/Temp/alt6775_603964412280457151.dir/0007_sdram_gen" 0 0 "Shell" 0 -1 1449423599194 ""}
{ "Info" "" "" "2015.12.06.12:39:59 Info: sdram: Done RTL generation for module 'amm_master_qsys_with_pcie_sdram'" {  } {  } 0 0 "2015.12.06.12:39:59 Info: sdram: Done RTL generation for module 'amm_master_qsys_with_pcie_sdram'" 0 0 "Shell" 0 -1 1449423599819 ""}
{ "Info" "" "" "2015.12.06.12:39:59 Info: sdram: \"amm_master_qsys_with_pcie\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 0 "2015.12.06.12:39:59 Info: sdram: \"amm_master_qsys_with_pcie\" instantiated altera_avalon_new_sdram_controller \"sdram\"" 0 0 "Shell" 0 -1 1449423599835 ""}
{ "Info" "" "" "2015.12.06.12:39:59 Info: sgdma: Starting RTL generation for module 'amm_master_qsys_with_pcie_sgdma'" {  } {  } 0 0 "2015.12.06.12:39:59 Info: sgdma: Starting RTL generation for module 'amm_master_qsys_with_pcie_sgdma'" 0 0 "Shell" 0 -1 1449423599968 ""}
{ "Info" "  ]" "" "2015.12.06.12:39:59 Info: sgdma:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=amm_master_qsys_with_pcie_sgdma --dir=C:/Users/lucas/AppData/Local/Temp/alt6775_603964412280457151.dir/0008_sgdma_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/lucas/AppData/Local/Temp/alt6775_603964412280457151.dir/0008_sgdma_gen//amm_master_qsys_with_pcie_sgdma_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/lucas/AppData/Local/Temp/alt6775_603964412280457151.dir/0008_sgdma_gen" {  } {  } 0 0 "2015.12.06.12:39:59 Info: sgdma:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=amm_master_qsys_with_pcie_sgdma --dir=C:/Users/lucas/AppData/Local/Temp/alt6775_603964412280457151.dir/0008_sgdma_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/lucas/AppData/Local/Temp/alt6775_603964412280457151.dir/0008_sgdma_gen//amm_master_qsys_with_pcie_sgdma_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/lucas/AppData/Local/Temp/alt6775_603964412280457151.dir/0008_sgdma_gen" 0 0 "Shell" 0 -1 1449423599968 ""}
{ "Info" "" "" "2015.12.06.12:40:01 Info: sgdma: Done RTL generation for module 'amm_master_qsys_with_pcie_sgdma'" {  } {  } 0 0 "2015.12.06.12:40:01 Info: sgdma: Done RTL generation for module 'amm_master_qsys_with_pcie_sgdma'" 0 0 "Shell" 0 -1 1449423601141 ""}
{ "Info" "" "" "2015.12.06.12:40:01 Info: sgdma: \"amm_master_qsys_with_pcie\" instantiated altera_avalon_sgdma \"sgdma\"" {  } {  } 0 0 "2015.12.06.12:40:01 Info: sgdma: \"amm_master_qsys_with_pcie\" instantiated altera_avalon_sgdma \"sgdma\"" 0 0 "Shell" 0 -1 1449423601141 ""}
{ "Info" "" "" "2015.12.06.12:40:02 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2015.12.06.12:40:02 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1449423602265 ""}
{ "Info" "" "" "2015.12.06.12:40:02 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2015.12.06.12:40:02 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1449423602421 ""}
{ "Info" "" "" "2015.12.06.12:40:03 Info: mm_interconnect_0: \"amm_master_qsys_with_pcie\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2015.12.06.12:40:03 Info: mm_interconnect_0: \"amm_master_qsys_with_pcie\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1449423603099 ""}
{ "Info" "" "" "2015.12.06.12:40:03 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2015.12.06.12:40:03 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1449423603511 ""}
{ "Info" "" "" "2015.12.06.12:40:03 Info: mm_interconnect_1: \"amm_master_qsys_with_pcie\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2015.12.06.12:40:03 Info: mm_interconnect_1: \"amm_master_qsys_with_pcie\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1449423603862 ""}
{ "Info" "" "" "2015.12.06.12:40:04 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2015.12.06.12:40:04 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1449423604370 ""}
{ "Info" "" "" "2015.12.06.12:40:04 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2015.12.06.12:40:04 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1449423604511 ""}
{ "Info" "" "" "2015.12.06.12:40:04 Info: mm_interconnect_2: \"amm_master_qsys_with_pcie\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2015.12.06.12:40:04 Info: mm_interconnect_2: \"amm_master_qsys_with_pcie\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1449423604948 ""}
{ "Info" "" "" "2015.12.06.12:40:05 Info: irq_mapper: \"amm_master_qsys_with_pcie\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2015.12.06.12:40:05 Info: irq_mapper: \"amm_master_qsys_with_pcie\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1449423605108 ""}
{ "Info" "" "" "2015.12.06.12:40:05 Info: rst_controller: \"amm_master_qsys_with_pcie\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2015.12.06.12:40:05 Info: rst_controller: \"amm_master_qsys_with_pcie\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1449423605108 ""}
{ "Info" "" "" "2015.12.06.12:40:05 Info: pcie_internal_hip: \"pcie_ip\" instantiated altera_pcie_internal_hard_ip_qsys \"pcie_internal_hip\"" {  } {  } 0 0 "2015.12.06.12:40:05 Info: pcie_internal_hip: \"pcie_ip\" instantiated altera_pcie_internal_hard_ip_qsys \"pcie_internal_hip\"" 0 0 "Shell" 0 -1 1449423605983 ""}
{ "Info" "" "" "2015.12.06.12:40:06 Info: altgx_internal: Family: Cyclone IV GX" {  } {  } 0 0 "2015.12.06.12:40:06 Info: altgx_internal: Family: Cyclone IV GX" 0 0 "Shell" 0 -1 1449423606233 ""}
{ "Info" "" "" "2015.12.06.12:40:06 Info: altgx_internal: Subprotocol: Gen 1-x1" {  } {  } 0 0 "2015.12.06.12:40:06 Info: altgx_internal: Subprotocol: Gen 1-x1" 0 0 "Shell" 0 -1 1449423606233 ""}
{ "Info" "" "" "2015.12.06.12:40:06 Info: altgx_internal: qmegawiz -silent module=alt_c3gxb LOCKDOWN_EXCL=PCIE IP_MODE=PCIE_HIP_8 gxb_analog_power=AUTO tx_analog_power=AUTO elec_idle_infer_enable=false tx_allow_polarity_inversion=false rx_cdrctrl_enable=true hip_tx_clkout rx_elecidleinfersel fixedclk enable_0ppm=false pll_powerdown intended_device_family=cycloneiv starting_channel_number=84   deviceFamily=\"Cyclone IV GX\"  wiz_subprotocol=\"Gen 1-x1\"  OPTIONAL_FILES=NONE amm_master_qsys_with_pcie_pcie_ip_altgx_internal_inst.v" {  } {  } 0 0 "2015.12.06.12:40:06 Info: altgx_internal: qmegawiz -silent module=alt_c3gxb LOCKDOWN_EXCL=PCIE IP_MODE=PCIE_HIP_8 gxb_analog_power=AUTO tx_analog_power=AUTO elec_idle_infer_enable=false tx_allow_polarity_inversion=false rx_cdrctrl_enable=true hip_tx_clkout rx_elecidleinfersel fixedclk enable_0ppm=false pll_powerdown intended_device_family=cycloneiv starting_channel_number=84   deviceFamily=\"Cyclone IV GX\"  wiz_subprotocol=\"Gen 1-x1\"  OPTIONAL_FILES=NONE amm_master_qsys_with_pcie_pcie_ip_altgx_internal_inst.v" 0 0 "Shell" 0 -1 1449423606280 ""}
{ "Info" "" "" "2015.12.06.12:40:21 Info: altgx_internal: Generating Verilog simulation model" {  } {  } 0 0 "2015.12.06.12:40:21 Info: altgx_internal: Generating Verilog simulation model" 0 0 "Shell" 0 -1 1449423621378 ""}
{ "Warning" "amm_master_qsys_with_pcie_pcie_ip_altgx_internal_inst.v Line: 106" "" "2015.12.06.12:40:43 Warning: Output port \"rx_patterndetect\[0\]\" at amm_master_qsys_with_pcie_pcie_ip_altgx_internal_inst.v(106) has no driver File: C:/Users/lucas/AppData/Local/Temp/alt6775_603964412280457151.dir/0014_sopcqmap" {  } {  } 0 0 "2015.12.06.12:40:43 Warning: Output port \"rx_patterndetect\[0\]\" at amm_master_qsys_with_pcie_pcie_ip_altgx_internal_inst.v(106) has no driver File: C:/Users/lucas/AppData/Local/Temp/alt6775_603964412280457151.dir/0014_sopcqmap" 0 0 "Shell" 0 -1 1449423643537 ""}
{ "Warning" "amm_master_qsys_with_pcie_pcie_ip_altgx_internal_inst.v Line: 107" "" "2015.12.06.12:40:43 Warning: Output port \"rx_syncstatus\[0\]\" at amm_master_qsys_with_pcie_pcie_ip_altgx_internal_inst.v(107) has no driver File: C:/Users/lucas/AppData/Local/Temp/alt6775_603964412280457151.dir/0014_sopcqmap" {  } {  } 0 0 "2015.12.06.12:40:43 Warning: Output port \"rx_syncstatus\[0\]\" at amm_master_qsys_with_pcie_pcie_ip_altgx_internal_inst.v(107) has no driver File: C:/Users/lucas/AppData/Local/Temp/alt6775_603964412280457151.dir/0014_sopcqmap" 0 0 "Shell" 0 -1 1449423643537 ""}
{ "Info" "" "" "2015.12.06.12:40:43 Info: altgx_internal: Generated simulation model amm_master_qsys_with_pcie_pcie_ip_altgx_internal.vo" {  } {  } 0 0 "2015.12.06.12:40:43 Info: altgx_internal: Generated simulation model amm_master_qsys_with_pcie_pcie_ip_altgx_internal.vo" 0 0 "Shell" 0 -1 1449423643678 ""}
{ "Info" "" "" "2015.12.06.12:40:43 Info: altgx_internal: \"pcie_ip\" instantiated altera_pcie_internal_altgx \"altgx_internal\"" {  } {  } 0 0 "2015.12.06.12:40:43 Info: altgx_internal: \"pcie_ip\" instantiated altera_pcie_internal_altgx \"altgx_internal\"" 0 0 "Shell" 0 -1 1449423643694 ""}
{ "Info" "" "" "2015.12.06.12:40:43 Info: reset_controller_internal: \"pcie_ip\" instantiated altera_pcie_internal_reset_controller_qsys \"reset_controller_internal\"" {  } {  } 0 0 "2015.12.06.12:40:43 Info: reset_controller_internal: \"pcie_ip\" instantiated altera_pcie_internal_reset_controller_qsys \"reset_controller_internal\"" 0 0 "Shell" 0 -1 1449423643740 ""}
{ "Info" "" "" "2015.12.06.12:40:43 Info: pipe_interface_internal: \"pcie_ip\" instantiated altera_pcie_internal_pipe_interface_qsys \"pipe_interface_internal\"" {  } {  } 0 0 "2015.12.06.12:40:43 Info: pipe_interface_internal: \"pcie_ip\" instantiated altera_pcie_internal_pipe_interface_qsys \"pipe_interface_internal\"" 0 0 "Shell" 0 -1 1449423643787 ""}
{ "Info" "" "" "2015.12.06.12:40:43 Info: custom_module_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"custom_module_avalon_master_translator\"" {  } {  } 0 0 "2015.12.06.12:40:43 Info: custom_module_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"custom_module_avalon_master_translator\"" 0 0 "Shell" 0 -1 1449423643834 ""}
{ "Info" "" "" "2015.12.06.12:40:43 Info: sdram_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"sdram_s1_translator\"" {  } {  } 0 0 "2015.12.06.12:40:43 Info: sdram_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"sdram_s1_translator\"" 0 0 "Shell" 0 -1 1449423643850 ""}
{ "Info" "" "" "2015.12.06.12:40:43 Info: custom_module_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"custom_module_avalon_master_agent\"" {  } {  } 0 0 "2015.12.06.12:40:43 Info: custom_module_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"custom_module_avalon_master_agent\"" 0 0 "Shell" 0 -1 1449423643866 ""}
{ "Info" "" "" "2015.12.06.12:40:43 Info: sdram_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"sdram_s1_agent\"" {  } {  } 0 0 "2015.12.06.12:40:43 Info: sdram_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"sdram_s1_agent\"" 0 0 "Shell" 0 -1 1449423643881 ""}
{ "Info" "" "" "2015.12.06.12:40:43 Info: sdram_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"sdram_s1_agent_rsp_fifo\"" {  } {  } 0 0 "2015.12.06.12:40:43 Info: sdram_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"sdram_s1_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1449423643897 ""}
{ "Info" "" "" "2015.12.06.12:40:43 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2015.12.06.12:40:43 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1449423643912 ""}
{ "Info" "" "" "2015.12.06.12:40:43 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2015.12.06.12:40:43 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1449423643951 ""}
{ "Info" "" "" "2015.12.06.12:40:43 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2015.12.06.12:40:43 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1449423643971 ""}
{ "Info" "" "" "2015.12.06.12:40:43 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2015.12.06.12:40:43 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1449423643988 ""}
{ "Info" "" "" "2015.12.06.12:40:44 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2015.12.06.12:40:44 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1449423644004 ""}
{ "Info" "" "" "2015.12.06.12:40:44 Info: sgdma_m_read_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"sgdma_m_read_limiter\"" {  } {  } 0 0 "2015.12.06.12:40:44 Info: sgdma_m_read_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"sgdma_m_read_limiter\"" 0 0 "Shell" 0 -1 1449423644012 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2015.12.06.12:40:44 Info: Reusing file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/simulation/submodules" {  } {  } 0 0 "2015.12.06.12:40:44 Info: Reusing file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/simulation/submodules" 0 0 "Shell" 0 -1 1449423644027 ""}
{ "Info" "" "" "2015.12.06.12:40:44 Info: sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 0 "2015.12.06.12:40:44 Info: sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1449423644180 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2015.12.06.12:40:44 Info: Reusing file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/simulation/submodules" {  } {  } 0 0 "2015.12.06.12:40:44 Info: Reusing file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/simulation/submodules" 0 0 "Shell" 0 -1 1449423644271 ""}
{ "Info" "" "" "2015.12.06.12:40:44 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2015.12.06.12:40:44 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1449423644337 ""}
{ "Info" "" "" "2015.12.06.12:40:44 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2015.12.06.12:40:44 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1449423644425 ""}
{ "Info" "" "" "2015.12.06.12:40:44 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2015.12.06.12:40:44 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1449423644513 ""}
{ "Info" "" "" "2015.12.06.12:40:44 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 0 "2015.12.06.12:40:44 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" 0 0 "Shell" 0 -1 1449423644565 ""}
{ "Info" "" "" "2015.12.06.12:40:44 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2015.12.06.12:40:44 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1449423644692 ""}
{ "Info" "" "" "2015.12.06.12:40:44 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2015.12.06.12:40:44 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1449423644875 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2015.12.06.12:40:44 Info: Reusing file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/simulation/submodules" {  } {  } 0 0 "2015.12.06.12:40:44 Info: Reusing file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/simulation/submodules" 0 0 "Shell" 0 -1 1449423644876 ""}
{ "Info" "" "" "2015.12.06.12:40:44 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2015.12.06.12:40:44 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1449423644943 ""}
{ "Info" "" "" "2015.12.06.12:40:45 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2015.12.06.12:40:45 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1449423645007 ""}
{ "Info" "" "" "2015.12.06.12:40:45 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2015.12.06.12:40:45 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1449423645061 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2015.12.06.12:40:45 Info: Reusing file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/simulation/submodules" {  } {  } 0 0 "2015.12.06.12:40:45 Info: Reusing file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/simulation/submodules" 0 0 "Shell" 0 -1 1449423645062 ""}
{ "Info" "" "" "2015.12.06.12:40:45 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2015.12.06.12:40:45 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1449423645139 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2015.12.06.12:40:45 Info: Reusing file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/simulation/submodules" {  } {  } 0 0 "2015.12.06.12:40:45 Info: Reusing file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/simulation/submodules" 0 0 "Shell" 0 -1 1449423645141 ""}
{ "Info" "" "" "2015.12.06.12:40:45 Info: sgdma_m_read_to_sdram_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sgdma_m_read_to_sdram_s1_cmd_width_adapter\"" {  } {  } 0 0 "2015.12.06.12:40:45 Info: sgdma_m_read_to_sdram_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sgdma_m_read_to_sdram_s1_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1449423645172 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2015.12.06.12:40:45 Info: Reusing file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/simulation/submodules" {  } {  } 0 0 "2015.12.06.12:40:45 Info: Reusing file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/simulation/submodules" 0 0 "Shell" 0 -1 1449423645184 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2015.12.06.12:40:45 Info: Reusing file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/simulation/submodules" {  } {  } 0 0 "2015.12.06.12:40:45 Info: Reusing file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/simulation/submodules" 0 0 "Shell" 0 -1 1449423645185 ""}
{ "Info" "" "" "2015.12.06.12:40:45 Info: crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 0 "2015.12.06.12:40:45 Info: crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" 0 0 "Shell" 0 -1 1449423645191 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2015.12.06.12:40:45 Info: Reusing file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/simulation/submodules" {  } {  } 0 0 "2015.12.06.12:40:45 Info: Reusing file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/simulation/submodules" 0 0 "Shell" 0 -1 1449423645203 ""}
{ "Info" "" "" "2015.12.06.12:40:45 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2015.12.06.12:40:45 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1449423645344 ""}
{ "Info" "" "" "2015.12.06.12:40:45 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2015.12.06.12:40:45 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1449423645463 ""}
{ "Info" "" "" "2015.12.06.12:40:45 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2015.12.06.12:40:45 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1449423645479 ""}
{ "Info" "" "" "2015.12.06.12:40:45 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2015.12.06.12:40:45 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1449423645494 ""}
{ "Info" "" "" "2015.12.06.12:40:45 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2015.12.06.12:40:45 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1449423645650 ""}
{ "Info" "" "" "2015.12.06.12:40:45 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2015.12.06.12:40:45 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1449423645729 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2015.12.06.12:40:45 Info: Reusing file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/simulation/submodules" {  } {  } 0 0 "2015.12.06.12:40:45 Info: Reusing file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/simulation/submodules" 0 0 "Shell" 0 -1 1449423645729 ""}
{ "Info" "" "" "2015.12.06.12:40:45 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2015.12.06.12:40:45 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1449423645775 ""}
{ "Info" "" "" "2015.12.06.12:40:45 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2015.12.06.12:40:45 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1449423645854 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2015.12.06.12:40:45 Info: Reusing file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/simulation/submodules" {  } {  } 0 0 "2015.12.06.12:40:45 Info: Reusing file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/simulation/submodules" 0 0 "Shell" 0 -1 1449423645854 ""}
{ "Info" "" "" "2015.12.06.12:40:45 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2015.12.06.12:40:45 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1449423645900 ""}
{ "Info" "" "" "2015.12.06.12:40:45 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2015.12.06.12:40:45 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1449423645932 ""}
{ "Info" "" "" "2015.12.06.12:40:46 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2015.12.06.12:40:46 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1449423646010 ""}
{ "Info" "" "" "2015.12.06.12:40:46 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2015.12.06.12:40:46 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1449423646072 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2015.12.06.12:40:46 Info: Reusing file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/simulation/submodules" {  } {  } 0 0 "2015.12.06.12:40:46 Info: Reusing file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/simulation/submodules" 0 0 "Shell" 0 -1 1449423646088 ""}
{ "Info" "" "" "2015.12.06.12:40:46 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2015.12.06.12:40:46 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1449423646119 ""}
{ "Info" "" "" "2015.12.06.12:40:46 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2015.12.06.12:40:46 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1449423646229 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2015.12.06.12:40:46 Info: Reusing file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/simulation/submodules" {  } {  } 0 0 "2015.12.06.12:40:46 Info: Reusing file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/simulation/submodules" 0 0 "Shell" 0 -1 1449423646229 ""}
{ "Info" "" "" "2015.12.06.12:40:46 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2015.12.06.12:40:46 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1449423646244 ""}
{ "Info" "" "" "2015.12.06.12:40:46 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2015.12.06.12:40:46 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1449423646244 ""}
{ "Info" "" "" "2015.12.06.12:40:46 Info: amm_master_qsys_with_pcie: Done \"amm_master_qsys_with_pcie\" with 55 modules, 115 files" {  } {  } 0 0 "2015.12.06.12:40:46 Info: amm_master_qsys_with_pcie: Done \"amm_master_qsys_with_pcie\" with 55 modules, 115 files" 0 0 "Shell" 0 -1 1449423646260 ""}
{ "Info" "" "" "2015.12.06.12:40:46 Info: qsys-generate succeeded." {  } {  } 0 0 "2015.12.06.12:40:46 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1449423646322 ""}
{ "Info" "" "" "2015.12.06.12:40:46 Info: Finished: Create simulation model" {  } {  } 0 0 "2015.12.06.12:40:46 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1449423646322 ""}
{ "Info" "" "" "2015.12.06.12:40:46 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2015.12.06.12:40:46 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1449423646322 ""}
{ "Info" " --use-relative-paths=true" "" "2015.12.06.12:40:46 Info: sim-script-gen --spd=C:\\Users\\lucas\\Documents\\FPGA\\de2i150\\demo_master_slave\\amm_master_qsys_with_pcie\\amm_master_qsys_with_pcie.spd --output-directory=C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/simulation" {  } {  } 0 0 "2015.12.06.12:40:46 Info: sim-script-gen --spd=C:\\Users\\lucas\\Documents\\FPGA\\de2i150\\demo_master_slave\\amm_master_qsys_with_pcie\\amm_master_qsys_with_pcie.spd --output-directory=C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/simulation" 0 0 "Shell" 0 -1 1449423646322 ""}
{ "Info" " --use-relative-paths=true" "" "2015.12.06.12:40:46 Info: Doing: ip-make-simscript --spd=C:\\Users\\lucas\\Documents\\FPGA\\de2i150\\demo_master_slave\\amm_master_qsys_with_pcie\\amm_master_qsys_with_pcie.spd --output-directory=C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/simulation" {  } {  } 0 0 "2015.12.06.12:40:46 Info: Doing: ip-make-simscript --spd=C:\\Users\\lucas\\Documents\\FPGA\\de2i150\\demo_master_slave\\amm_master_qsys_with_pcie\\amm_master_qsys_with_pcie.spd --output-directory=C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/simulation" 0 0 "Shell" 0 -1 1449423646322 ""}
{ "Info" " directory:" "" "2015.12.06.12:40:51 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/simulation" {  } {  } 0 0 "2015.12.06.12:40:51 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/simulation" 0 0 "Shell" 0 -1 1449423651429 ""}
{ "Info" "msim_setup.tcl" "" "2015.12.06.12:40:51 Info:     mentor" {  } {  } 0 0 "2015.12.06.12:40:51 Info:     mentor" 0 0 "Shell" 0 -1 1449423651429 ""}
{ "Info" " directory:" "" "2015.12.06.12:40:51 Info: Generating the following file(s) for VCS simulator in C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/simulation" {  } {  } 0 0 "2015.12.06.12:40:51 Info: Generating the following file(s) for VCS simulator in C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/simulation" 0 0 "Shell" 0 -1 1449423651444 ""}
{ "Info" "vcs_setup.sh" "" "2015.12.06.12:40:51 Info:     synopsys/vcs" {  } {  } 0 0 "2015.12.06.12:40:51 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1449423651444 ""}
{ "Info" " directory:" "" "2015.12.06.12:40:51 Info: Generating the following file(s) for VCSMX simulator in C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/simulation" {  } {  } 0 0 "2015.12.06.12:40:51 Info: Generating the following file(s) for VCSMX simulator in C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/simulation" 0 0 "Shell" 0 -1 1449423651460 ""}
{ "Info" "synopsys_sim.setup" "" "2015.12.06.12:40:51 Info:     synopsys/vcsmx" {  } {  } 0 0 "2015.12.06.12:40:51 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1449423651476 ""}
{ "Info" "vcsmx_setup.sh" "" "2015.12.06.12:40:51 Info:     synopsys/vcsmx" {  } {  } 0 0 "2015.12.06.12:40:51 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1449423651476 ""}
{ "Info" " directory:" "" "2015.12.06.12:40:51 Info: Generating the following file(s) for NCSIM simulator in C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/simulation" {  } {  } 0 0 "2015.12.06.12:40:51 Info: Generating the following file(s) for NCSIM simulator in C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/simulation" 0 0 "Shell" 0 -1 1449423651491 ""}
{ "Info" "cds.lib" "" "2015.12.06.12:40:51 Info:     cadence" {  } {  } 0 0 "2015.12.06.12:40:51 Info:     cadence" 0 0 "Shell" 0 -1 1449423651491 ""}
{ "Info" "hdl.var" "" "2015.12.06.12:40:51 Info:     cadence" {  } {  } 0 0 "2015.12.06.12:40:51 Info:     cadence" 0 0 "Shell" 0 -1 1449423651663 ""}
{ "Info" "ncsim_setup.sh" "" "2015.12.06.12:40:51 Info:     cadence" {  } {  } 0 0 "2015.12.06.12:40:51 Info:     cadence" 0 0 "Shell" 0 -1 1449423651663 ""}
{ "Info" " directory" "" "2015.12.06.12:40:51 Info:     41 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2015.12.06.12:40:51 Info:     41 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1449423651663 ""}
{ "Info" " directory:" "" "2015.12.06.12:40:51 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/simulation" {  } {  } 0 0 "2015.12.06.12:40:51 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/simulation" 0 0 "Shell" 0 -1 1449423651663 ""}
{ "Info" "rivierapro_setup.tcl" "" "2015.12.06.12:40:51 Info:     aldec" {  } {  } 0 0 "2015.12.06.12:40:51 Info:     aldec" 0 0 "Shell" 0 -1 1449423651679 ""}
{ "Info" "." "" "2015.12.06.12:40:51 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/simulation" {  } {  } 0 0 "2015.12.06.12:40:51 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/simulation" 0 0 "Shell" 0 -1 1449423651679 ""}
{ "Info" "" "" "2015.12.06.12:40:51 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2015.12.06.12:40:51 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1449423651679 ""}
{ "Info" "" "" "2015.12.06.12:40:51 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2015.12.06.12:40:51 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1449423651679 ""}
{ "Info" "" "" "2015.12.06.12:40:51 Info: qsys-generate C:\\Users\\lucas\\Documents\\FPGA\\de2i150\\demo_master_slave\\amm_master_qsys_with_pcie.qsys --block-symbol-file --output-directory=C:\\Users\\lucas\\Documents\\FPGA\\de2i150\\demo_master_slave\\amm_master_qsys_with_pcie --family=\"Cyclone IV GX\" --part=EP4CGX150DF31C7" {  } {  } 0 0 "2015.12.06.12:40:51 Info: qsys-generate C:\\Users\\lucas\\Documents\\FPGA\\de2i150\\demo_master_slave\\amm_master_qsys_with_pcie.qsys --block-symbol-file --output-directory=C:\\Users\\lucas\\Documents\\FPGA\\de2i150\\demo_master_slave\\amm_master_qsys_with_pcie --family=\"Cyclone IV GX\" --part=EP4CGX150DF31C7" 0 0 "Shell" 0 -1 1449423651679 ""}
{ "Info" "amm_master_qsys_with_pcie.qsys" "" "2015.12.06.12:40:51 Info: Loading demo_master_slave" {  } {  } 0 0 "2015.12.06.12:40:51 Info: Loading demo_master_slave" 0 0 "Shell" 0 -1 1449423651679 ""}
{ "Info" "" "" "2015.12.06.12:40:51 Info: Reading input file" {  } {  } 0 0 "2015.12.06.12:40:51 Info: Reading input file" 0 0 "Shell" 0 -1 1449423651726 ""}
{ "Info" "" "" "2015.12.06.12:40:51 Info: Adding altpll_qsys \[altpll 15.1\]" {  } {  } 0 0 "2015.12.06.12:40:51 Info: Adding altpll_qsys \[altpll 15.1\]" 0 0 "Shell" 0 -1 1449423651741 ""}
{ "Info" "" "" "2015.12.06.12:40:51 Info: Parameterizing module altpll_qsys" {  } {  } 0 0 "2015.12.06.12:40:51 Info: Parameterizing module altpll_qsys" 0 0 "Shell" 0 -1 1449423651741 ""}
{ "Info" "" "" "2015.12.06.12:40:51 Info: Adding clk_50 \[clock_source 15.1\]" {  } {  } 0 0 "2015.12.06.12:40:51 Info: Adding clk_50 \[clock_source 15.1\]" 0 0 "Shell" 0 -1 1449423651741 ""}
{ "Info" "" "" "2015.12.06.12:40:51 Info: Parameterizing module clk_50" {  } {  } 0 0 "2015.12.06.12:40:51 Info: Parameterizing module clk_50" 0 0 "Shell" 0 -1 1449423651741 ""}
{ "Info" "" "" "2015.12.06.12:40:51 Info: Adding custom_module \[custom_module 1.0\]" {  } {  } 0 0 "2015.12.06.12:40:51 Info: Adding custom_module \[custom_module 1.0\]" 0 0 "Shell" 0 -1 1449423651741 ""}
{ "Info" "" "" "2015.12.06.12:40:51 Info: Parameterizing module custom_module" {  } {  } 0 0 "2015.12.06.12:40:51 Info: Parameterizing module custom_module" 0 0 "Shell" 0 -1 1449423651741 ""}
{ "Info" "" "" "2015.12.06.12:40:51 Info: Adding pcie_ip \[altera_pcie_hard_ip 15.1\]" {  } {  } 0 0 "2015.12.06.12:40:51 Info: Adding pcie_ip \[altera_pcie_hard_ip 15.1\]" 0 0 "Shell" 0 -1 1449423651741 ""}
{ "Info" "" "" "2015.12.06.12:40:51 Info: Parameterizing module pcie_ip" {  } {  } 0 0 "2015.12.06.12:40:51 Info: Parameterizing module pcie_ip" 0 0 "Shell" 0 -1 1449423651741 ""}
{ "Info" "" "" "2015.12.06.12:40:51 Info: Adding sdram \[altera_avalon_new_sdram_controller 15.1\]" {  } {  } 0 0 "2015.12.06.12:40:51 Info: Adding sdram \[altera_avalon_new_sdram_controller 15.1\]" 0 0 "Shell" 0 -1 1449423651741 ""}
{ "Info" "" "" "2015.12.06.12:40:51 Info: Parameterizing module sdram" {  } {  } 0 0 "2015.12.06.12:40:51 Info: Parameterizing module sdram" 0 0 "Shell" 0 -1 1449423651741 ""}
{ "Info" "" "" "2015.12.06.12:40:51 Info: Adding sgdma \[altera_avalon_sgdma 15.1\]" {  } {  } 0 0 "2015.12.06.12:40:51 Info: Adding sgdma \[altera_avalon_sgdma 15.1\]" 0 0 "Shell" 0 -1 1449423651741 ""}
{ "Info" "" "" "2015.12.06.12:40:51 Info: Parameterizing module sgdma" {  } {  } 0 0 "2015.12.06.12:40:51 Info: Parameterizing module sgdma" 0 0 "Shell" 0 -1 1449423651741 ""}
{ "Info" "" "" "2015.12.06.12:40:51 Info: Building connections" {  } {  } 0 0 "2015.12.06.12:40:51 Info: Building connections" 0 0 "Shell" 0 -1 1449423651741 ""}
{ "Info" "" "" "2015.12.06.12:40:51 Info: Parameterizing connections" {  } {  } 0 0 "2015.12.06.12:40:51 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1449423651757 ""}
{ "Info" "" "" "2015.12.06.12:40:51 Info: Validating" {  } {  } 0 0 "2015.12.06.12:40:51 Info: Validating" 0 0 "Shell" 0 -1 1449423651757 ""}
{ "Info" "" "" "2015.12.06.12:40:52 Info: Done reading input file" {  } {  } 0 0 "2015.12.06.12:40:52 Info: Done reading input file" 0 0 "Shell" 0 -1 1449423652429 ""}
{ "Info" "" "" "2015.12.06.12:40:53 Info: amm_master_qsys_with_pcie.pcie_ip:  Rx Master BAR 1_0 mapped to 7 -bit Avalon-MM address" {  } {  } 0 0 "2015.12.06.12:40:53 Info: amm_master_qsys_with_pcie.pcie_ip:  Rx Master BAR 1_0 mapped to 7 -bit Avalon-MM address" 0 0 "Shell" 0 -1 1449423653575 ""}
{ "Info" "" "" "2015.12.06.12:40:53 Info: amm_master_qsys_with_pcie.pcie_ip:  Rx Master BAR 2 mapped to 15 -bit Avalon-MM address" {  } {  } 0 0 "2015.12.06.12:40:53 Info: amm_master_qsys_with_pcie.pcie_ip:  Rx Master BAR 2 mapped to 15 -bit Avalon-MM address" 0 0 "Shell" 0 -1 1449423653575 ""}
{ "Warning" "" "" "2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_ip: Module dependency loop involving: \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 15.1)" {  } {  } 0 0 "2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_ip: Module dependency loop involving: \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 15.1)" 0 0 "Shell" 0 -1 1449423653575 ""}
{ "Warning" "" "" "2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_ip: Module dependency loop involving: \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 15.1), \"avalon_clk\" (altera_clock_bridge 15.1)" {  } {  } 0 0 "2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_ip: Module dependency loop involving: \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 15.1), \"avalon_clk\" (altera_clock_bridge 15.1)" 0 0 "Shell" 0 -1 1449423653575 ""}
{ "Info" "" "" "2015.12.06.12:40:53 Info: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip:  Txs Address width is 31" {  } {  } 0 0 "2015.12.06.12:40:53 Info: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip:  Txs Address width is 31" 0 0 "Shell" 0 -1 1449423653575 ""}
{ "Info" "" "" "2015.12.06.12:40:53 Info: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: Application clock frequency is 125 Mhz" {  } {  } 0 0 "2015.12.06.12:40:53 Info: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: Application clock frequency is 125 Mhz" 0 0 "Shell" 0 -1 1449423653575 ""}
{ "Warning" "" "" "2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip.app_msi_ack: Interface has no signals" {  } {  } 0 0 "2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip.app_msi_ack: Interface has no signals" 0 0 "Shell" 0 -1 1449423653575 ""}
{ "Warning" "" "" "2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip.app_msi_num: Interface has no signals" {  } {  } 0 0 "2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip.app_msi_num: Interface has no signals" 0 0 "Shell" 0 -1 1449423653575 ""}
{ "Warning" "" "" "2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip.app_msi_req: Interface has no signals" {  } {  } 0 0 "2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip.app_msi_req: Interface has no signals" 0 0 "Shell" 0 -1 1449423653575 ""}
{ "Warning" "" "" "2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip.test_out_export: Interface has no signals" {  } {  } 0 0 "2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip.test_out_export: Interface has no signals" 0 0 "Shell" 0 -1 1449423653575 ""}
{ "Info" "" "" "2015.12.06.12:40:53 Info: amm_master_qsys_with_pcie.pcie_ip.altgx_internal: Family: Cyclone IV GX" {  } {  } 0 0 "2015.12.06.12:40:53 Info: amm_master_qsys_with_pcie.pcie_ip.altgx_internal: Family: Cyclone IV GX" 0 0 "Shell" 0 -1 1449423653575 ""}
{ "Info" "" "" "2015.12.06.12:40:53 Info: amm_master_qsys_with_pcie.pcie_ip.altgx_internal: Lanes: 1" {  } {  } 0 0 "2015.12.06.12:40:53 Info: amm_master_qsys_with_pcie.pcie_ip.altgx_internal: Lanes: 1" 0 0 "Shell" 0 -1 1449423653575 ""}
{ "Warning" "" "" "2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported" {  } {  } 0 0 "2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported" 0 0 "Shell" 0 -1 1449423653575 ""}
{ "Warning" "" "" "2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_ack must be exported, or connected to a matching conduit." {  } {  } 0 0 "2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_ack must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1449423653575 ""}
{ "Warning" "" "" "2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit." {  } {  } 0 0 "2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1449423653575 ""}
{ "Warning" "" "" "2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit." {  } {  } 0 0 "2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1449423653575 ""}
{ "Warning" "" "" "2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_num must be exported, or connected to a matching conduit." {  } {  } 0 0 "2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_num must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1449423653575 ""}
{ "Warning" "" "" "2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_req must be exported, or connected to a matching conduit." {  } {  } 0 0 "2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_req must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1449423653575 ""}
{ "Warning" "" "" "2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.msi_interface_export must be exported, or connected to a matching conduit." {  } {  } 0 0 "2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.msi_interface_export must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1449423653575 ""}
{ "Warning" "" "" "2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1449423653575 ""}
{ "Warning" "" "" "2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1449423653575 ""}
{ "Warning" "" "" "2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit." {  } {  } 0 0 "2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1449423653575 ""}
{ "Warning" "" "" "2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit." {  } {  } 0 0 "2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1449423653575 ""}
{ "Warning" "" "" "2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit." {  } {  } 0 0 "2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1449423653575 ""}
{ "Warning" "" "" "2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit.\n2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit.\n2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit.\n2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit.\n2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit.\n2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit.\n2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit.\n2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit.\n2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit.\n2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported" {  } {  } 0 0 "2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit.\n2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit.\n2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit.\n2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit.\n2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit.\n2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit.\n2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit.\n2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit.\n2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit.\n2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported" 0 0 "Shell" 0 -1 1449423653575 ""}
{ "Warning" "" "" "2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.altpll_qsys: altpll_qsys.areset_conduit must be exported, or connected to a matching conduit.\n2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.altpll_qsys: altpll_qsys.locked_conduit must be exported, or connected to a matching conduit.\n2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.altpll_qsys: altpll_qsys.phasedone_conduit must be exported, or connected to a matching conduit.\n2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip: Interrupt sender pcie_ip.cra_irq is not connected to an interrupt receiver\n2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.altpll_qsys: altpll_qsys.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 0 "2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.altpll_qsys: altpll_qsys.areset_conduit must be exported, or connected to a matching conduit.\n2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.altpll_qsys: altpll_qsys.locked_conduit must be exported, or connected to a matching conduit.\n2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.altpll_qsys: altpll_qsys.phasedone_conduit must be exported, or connected to a matching conduit.\n2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.pcie_ip: Interrupt sender pcie_ip.cra_irq is not connected to an interrupt receiver\n2015.12.06.12:40:53 Warning: amm_master_qsys_with_pcie.altpll_qsys: altpll_qsys.pll_slave must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1449423653591 ""}
{ "Info" "" "" "2015.12.06.12:40:58 Info: qsys-generate succeeded." {  } {  } 0 0 "2015.12.06.12:40:58 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1449423658362 ""}
{ "Info" "" "" "2015.12.06.12:40:58 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2015.12.06.12:40:58 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1449423658362 ""}
{ "Info" "" "" "2015.12.06.12:40:58 Info:" {  } {  } 0 0 "2015.12.06.12:40:58 Info:" 0 0 "Shell" 0 -1 1449423658362 ""}
{ "Info" "" "" "2015.12.06.12:40:58 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2015.12.06.12:40:58 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1449423658362 ""}
{ "Info" "" "" "2015.12.06.12:40:58 Info: qsys-generate C:\\Users\\lucas\\Documents\\FPGA\\de2i150\\demo_master_slave\\amm_master_qsys_with_pcie.qsys --synthesis=VERILOG --output-directory=C:\\Users\\lucas\\Documents\\FPGA\\de2i150\\demo_master_slave\\amm_master_qsys_with_pcie\\synthesis --family=\"Cyclone IV GX\" --part=EP4CGX150DF31C7" {  } {  } 0 0 "2015.12.06.12:40:58 Info: qsys-generate C:\\Users\\lucas\\Documents\\FPGA\\de2i150\\demo_master_slave\\amm_master_qsys_with_pcie.qsys --synthesis=VERILOG --output-directory=C:\\Users\\lucas\\Documents\\FPGA\\de2i150\\demo_master_slave\\amm_master_qsys_with_pcie\\synthesis --family=\"Cyclone IV GX\" --part=EP4CGX150DF31C7" 0 0 "Shell" 0 -1 1449423658362 ""}
{ "Info" "amm_master_qsys_with_pcie.qsys" "" "2015.12.06.12:40:58 Info: Loading demo_master_slave" {  } {  } 0 0 "2015.12.06.12:40:58 Info: Loading demo_master_slave" 0 0 "Shell" 0 -1 1449423658362 ""}
{ "Info" "" "" "2015.12.06.12:40:58 Info: Reading input file" {  } {  } 0 0 "2015.12.06.12:40:58 Info: Reading input file" 0 0 "Shell" 0 -1 1449423658409 ""}
{ "Info" "" "" "2015.12.06.12:40:58 Info: Adding altpll_qsys \[altpll 15.1\]" {  } {  } 0 0 "2015.12.06.12:40:58 Info: Adding altpll_qsys \[altpll 15.1\]" 0 0 "Shell" 0 -1 1449423658409 ""}
{ "Info" "" "" "2015.12.06.12:40:58 Info: Parameterizing module altpll_qsys" {  } {  } 0 0 "2015.12.06.12:40:58 Info: Parameterizing module altpll_qsys" 0 0 "Shell" 0 -1 1449423658409 ""}
{ "Info" "" "" "2015.12.06.12:40:58 Info: Adding clk_50 \[clock_source 15.1\]" {  } {  } 0 0 "2015.12.06.12:40:58 Info: Adding clk_50 \[clock_source 15.1\]" 0 0 "Shell" 0 -1 1449423658409 ""}
{ "Info" "" "" "2015.12.06.12:40:58 Info: Parameterizing module clk_50" {  } {  } 0 0 "2015.12.06.12:40:58 Info: Parameterizing module clk_50" 0 0 "Shell" 0 -1 1449423658409 ""}
{ "Info" "" "" "2015.12.06.12:40:58 Info: Adding custom_module \[custom_module 1.0\]" {  } {  } 0 0 "2015.12.06.12:40:58 Info: Adding custom_module \[custom_module 1.0\]" 0 0 "Shell" 0 -1 1449423658409 ""}
{ "Info" "" "" "2015.12.06.12:40:58 Info: Parameterizing module custom_module" {  } {  } 0 0 "2015.12.06.12:40:58 Info: Parameterizing module custom_module" 0 0 "Shell" 0 -1 1449423658409 ""}
{ "Info" "" "" "2015.12.06.12:40:58 Info: Adding pcie_ip \[altera_pcie_hard_ip 15.1\]" {  } {  } 0 0 "2015.12.06.12:40:58 Info: Adding pcie_ip \[altera_pcie_hard_ip 15.1\]" 0 0 "Shell" 0 -1 1449423658409 ""}
{ "Info" "" "" "2015.12.06.12:40:58 Info: Parameterizing module pcie_ip" {  } {  } 0 0 "2015.12.06.12:40:58 Info: Parameterizing module pcie_ip" 0 0 "Shell" 0 -1 1449423658409 ""}
{ "Info" "" "" "2015.12.06.12:40:58 Info: Adding sdram \[altera_avalon_new_sdram_controller 15.1\]" {  } {  } 0 0 "2015.12.06.12:40:58 Info: Adding sdram \[altera_avalon_new_sdram_controller 15.1\]" 0 0 "Shell" 0 -1 1449423658424 ""}
{ "Info" "" "" "2015.12.06.12:40:58 Info: Parameterizing module sdram" {  } {  } 0 0 "2015.12.06.12:40:58 Info: Parameterizing module sdram" 0 0 "Shell" 0 -1 1449423658424 ""}
{ "Info" "" "" "2015.12.06.12:40:58 Info: Adding sgdma \[altera_avalon_sgdma 15.1\]" {  } {  } 0 0 "2015.12.06.12:40:58 Info: Adding sgdma \[altera_avalon_sgdma 15.1\]" 0 0 "Shell" 0 -1 1449423658424 ""}
{ "Info" "" "" "2015.12.06.12:40:58 Info: Parameterizing module sgdma" {  } {  } 0 0 "2015.12.06.12:40:58 Info: Parameterizing module sgdma" 0 0 "Shell" 0 -1 1449423658424 ""}
{ "Info" "" "" "2015.12.06.12:40:58 Info: Building connections" {  } {  } 0 0 "2015.12.06.12:40:58 Info: Building connections" 0 0 "Shell" 0 -1 1449423658424 ""}
{ "Info" "" "" "2015.12.06.12:40:58 Info: Parameterizing connections" {  } {  } 0 0 "2015.12.06.12:40:58 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1449423658424 ""}
{ "Info" "" "" "2015.12.06.12:40:58 Info: Validating" {  } {  } 0 0 "2015.12.06.12:40:58 Info: Validating" 0 0 "Shell" 0 -1 1449423658424 ""}
{ "Info" "" "" "2015.12.06.12:40:58 Info: Done reading input file" {  } {  } 0 0 "2015.12.06.12:40:58 Info: Done reading input file" 0 0 "Shell" 0 -1 1449423658946 ""}
{ "Info" "" "" "2015.12.06.12:41:00 Info: amm_master_qsys_with_pcie.pcie_ip:  Rx Master BAR 1_0 mapped to 7 -bit Avalon-MM address" {  } {  } 0 0 "2015.12.06.12:41:00 Info: amm_master_qsys_with_pcie.pcie_ip:  Rx Master BAR 1_0 mapped to 7 -bit Avalon-MM address" 0 0 "Shell" 0 -1 1449423660087 ""}
{ "Info" "" "" "2015.12.06.12:41:00 Info: amm_master_qsys_with_pcie.pcie_ip:  Rx Master BAR 2 mapped to 15 -bit Avalon-MM address" {  } {  } 0 0 "2015.12.06.12:41:00 Info: amm_master_qsys_with_pcie.pcie_ip:  Rx Master BAR 2 mapped to 15 -bit Avalon-MM address" 0 0 "Shell" 0 -1 1449423660087 ""}
{ "Warning" "" "" "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_ip: Module dependency loop involving: \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 15.1)" {  } {  } 0 0 "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_ip: Module dependency loop involving: \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 15.1)" 0 0 "Shell" 0 -1 1449423660087 ""}
{ "Warning" "" "" "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_ip: Module dependency loop involving: \"avalon_clk\" (altera_clock_bridge 15.1), \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 15.1)" {  } {  } 0 0 "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_ip: Module dependency loop involving: \"avalon_clk\" (altera_clock_bridge 15.1), \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 15.1)" 0 0 "Shell" 0 -1 1449423660087 ""}
{ "Info" "" "" "2015.12.06.12:41:00 Info: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip:  Txs Address width is 31" {  } {  } 0 0 "2015.12.06.12:41:00 Info: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip:  Txs Address width is 31" 0 0 "Shell" 0 -1 1449423660087 ""}
{ "Info" "" "" "2015.12.06.12:41:00 Info: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: Application clock frequency is 125 Mhz" {  } {  } 0 0 "2015.12.06.12:41:00 Info: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: Application clock frequency is 125 Mhz" 0 0 "Shell" 0 -1 1449423660087 ""}
{ "Warning" "" "" "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip.app_msi_ack: Interface has no signals" {  } {  } 0 0 "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip.app_msi_ack: Interface has no signals" 0 0 "Shell" 0 -1 1449423660087 ""}
{ "Warning" "" "" "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip.app_msi_num: Interface has no signals" {  } {  } 0 0 "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip.app_msi_num: Interface has no signals" 0 0 "Shell" 0 -1 1449423660087 ""}
{ "Warning" "" "" "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip.app_msi_req: Interface has no signals" {  } {  } 0 0 "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip.app_msi_req: Interface has no signals" 0 0 "Shell" 0 -1 1449423660087 ""}
{ "Warning" "" "" "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip.test_out_export: Interface has no signals" {  } {  } 0 0 "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip.test_out_export: Interface has no signals" 0 0 "Shell" 0 -1 1449423660087 ""}
{ "Info" "" "" "2015.12.06.12:41:00 Info: amm_master_qsys_with_pcie.pcie_ip.altgx_internal: Family: Cyclone IV GX" {  } {  } 0 0 "2015.12.06.12:41:00 Info: amm_master_qsys_with_pcie.pcie_ip.altgx_internal: Family: Cyclone IV GX" 0 0 "Shell" 0 -1 1449423660087 ""}
{ "Info" "" "" "2015.12.06.12:41:00 Info: amm_master_qsys_with_pcie.pcie_ip.altgx_internal: Lanes: 1" {  } {  } 0 0 "2015.12.06.12:41:00 Info: amm_master_qsys_with_pcie.pcie_ip.altgx_internal: Lanes: 1" 0 0 "Shell" 0 -1 1449423660087 ""}
{ "Warning" "" "" "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported" {  } {  } 0 0 "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported" 0 0 "Shell" 0 -1 1449423660087 ""}
{ "Warning" "" "" "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_ack must be exported, or connected to a matching conduit." {  } {  } 0 0 "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_ack must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1449423660087 ""}
{ "Warning" "" "" "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit." {  } {  } 0 0 "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1449423660087 ""}
{ "Warning" "" "" "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit." {  } {  } 0 0 "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1449423660087 ""}
{ "Warning" "" "" "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_num must be exported, or connected to a matching conduit." {  } {  } 0 0 "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_num must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1449423660087 ""}
{ "Warning" "" "" "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_req must be exported, or connected to a matching conduit." {  } {  } 0 0 "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_req must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1449423660087 ""}
{ "Warning" "" "" "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.msi_interface_export must be exported, or connected to a matching conduit." {  } {  } 0 0 "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.msi_interface_export must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1449423660087 ""}
{ "Warning" "" "" "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1449423660087 ""}
{ "Warning" "" "" "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1449423660087 ""}
{ "Warning" "" "" "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit." {  } {  } 0 0 "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1449423660087 ""}
{ "Warning" "" "" "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit." {  } {  } 0 0 "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1449423660087 ""}
{ "Warning" "" "" "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit." {  } {  } 0 0 "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1449423660087 ""}
{ "Warning" "" "" "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit." {  } {  } 0 0 "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1449423660087 ""}
{ "Warning" "" "" "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1449423660087 ""}
{ "Warning" "" "" "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1449423660087 ""}
{ "Warning" "" "" "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1449423660087 ""}
{ "Warning" "" "" "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1449423660087 ""}
{ "Warning" "" "" "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1449423660087 ""}
{ "Warning" "" "" "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1449423660087 ""}
{ "Warning" "" "" "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1449423660087 ""}
{ "Warning" "" "" "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1449423660087 ""}
{ "Warning" "" "" "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported" {  } {  } 0 0 "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported" 0 0 "Shell" 0 -1 1449423660087 ""}
{ "Warning" "" "" "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.altpll_qsys: altpll_qsys.areset_conduit must be exported, or connected to a matching conduit." {  } {  } 0 0 "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.altpll_qsys: altpll_qsys.areset_conduit must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1449423660087 ""}
{ "Warning" "" "" "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.altpll_qsys: altpll_qsys.locked_conduit must be exported, or connected to a matching conduit." {  } {  } 0 0 "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.altpll_qsys: altpll_qsys.locked_conduit must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1449423660087 ""}
{ "Warning" "" "" "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.altpll_qsys: altpll_qsys.phasedone_conduit must be exported, or connected to a matching conduit." {  } {  } 0 0 "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.altpll_qsys: altpll_qsys.phasedone_conduit must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1449423660087 ""}
{ "Warning" "" "" "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip: Interrupt sender pcie_ip.cra_irq is not connected to an interrupt receiver" {  } {  } 0 0 "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.pcie_ip: Interrupt sender pcie_ip.cra_irq is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1449423660087 ""}
{ "Warning" "" "" "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.altpll_qsys: altpll_qsys.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 0 "2015.12.06.12:41:00 Warning: amm_master_qsys_with_pcie.altpll_qsys: altpll_qsys.pll_slave must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1449423660087 ""}
{ "Info" "" "" "2015.12.06.12:41:00 Info: amm_master_qsys_with_pcie: Generating amm_master_qsys_with_pcie \"amm_master_qsys_with_pcie\" for QUARTUS_SYNTH" {  } {  } 0 0 "2015.12.06.12:41:00 Info: amm_master_qsys_with_pcie: Generating amm_master_qsys_with_pcie \"amm_master_qsys_with_pcie\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1449423660571 ""}
{ "Info" "" "" "2015.12.06.12:41:01 Info: Inserting clock-crossing logic between sgdma_m_read_to_sdram_s1_cmd_width_adapter.src and cmd_mux.sink1" {  } {  } 0 0 "2015.12.06.12:41:01 Info: Inserting clock-crossing logic between sgdma_m_read_to_sdram_s1_cmd_width_adapter.src and cmd_mux.sink1" 0 0 "Shell" 0 -1 1449423661591 ""}
{ "Info" "" "" "2015.12.06.12:41:01 Info: Inserting clock-crossing logic between sgdma_m_write_to_sdram_s1_cmd_width_adapter.src and cmd_mux.sink2" {  } {  } 0 0 "2015.12.06.12:41:01 Info: Inserting clock-crossing logic between sgdma_m_write_to_sdram_s1_cmd_width_adapter.src and cmd_mux.sink2" 0 0 "Shell" 0 -1 1449423661591 ""}
{ "Info" "" "" "2015.12.06.12:41:01 Info: Inserting clock-crossing logic between sdram_s1_to_sgdma_m_read_rsp_width_adapter.src and rsp_mux_001.sink0" {  } {  } 0 0 "2015.12.06.12:41:01 Info: Inserting clock-crossing logic between sdram_s1_to_sgdma_m_read_rsp_width_adapter.src and rsp_mux_001.sink0" 0 0 "Shell" 0 -1 1449423661591 ""}
{ "Info" "" "" "2015.12.06.12:41:01 Info: Inserting clock-crossing logic between sdram_s1_to_sgdma_m_write_rsp_width_adapter.src and rsp_mux_002.sink0" {  } {  } 0 0 "2015.12.06.12:41:01 Info: Inserting clock-crossing logic between sdram_s1_to_sgdma_m_write_rsp_width_adapter.src and rsp_mux_002.sink0" 0 0 "Shell" 0 -1 1449423661607 ""}
{ "Info" "" "" "2015.12.06.12:41:02 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave custom_module.avalon_slave because the master has address signal 32 bit wide, but the slave is 5 bit wide." {  } {  } 0 0 "2015.12.06.12:41:02 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave custom_module.avalon_slave because the master has address signal 32 bit wide, but the slave is 5 bit wide." 0 0 "Shell" 0 -1 1449423662179 ""}
{ "Info" "" "" "2015.12.06.12:41:02 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave custom_module.avalon_slave because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2015.12.06.12:41:02 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave custom_module.avalon_slave because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1449423662179 ""}
{ "Info" "" "" "2015.12.06.12:41:02 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave custom_module.avalon_slave because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2015.12.06.12:41:02 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave custom_module.avalon_slave because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1449423662179 ""}
{ "Info" "" "" "2015.12.06.12:41:02 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave custom_module.avalon_slave because the master has readdata signal 64 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2015.12.06.12:41:02 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave custom_module.avalon_slave because the master has readdata signal 64 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1449423662179 ""}
{ "Info" "" "" "2015.12.06.12:41:02 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave custom_module.avalon_slave because the master has writedata signal 64 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2015.12.06.12:41:02 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave custom_module.avalon_slave because the master has writedata signal 64 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1449423662179 ""}
{ "Info" "" "" "2015.12.06.12:41:02 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave custom_module.avalon_slave because the master has burstcount signal 7 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2015.12.06.12:41:02 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave custom_module.avalon_slave because the master has burstcount signal 7 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1449423662179 ""}
{ "Info" "" "" "2015.12.06.12:41:02 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave custom_module.avalon_slave because the master has byteenable signal 8 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2015.12.06.12:41:02 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave custom_module.avalon_slave because the master has byteenable signal 8 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1449423662179 ""}
{ "Info" "" "" "2015.12.06.12:41:02 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave custom_module.avalon_slave because they have different clock source." {  } {  } 0 0 "2015.12.06.12:41:02 Info: Interconnect is inserted between master pcie_ip.bar1_0 and slave custom_module.avalon_slave because they have different clock source." 0 0 "Shell" 0 -1 1449423662179 ""}
{ "Info" "" "" "2015.12.06.12:41:02 Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0" {  } {  } 0 0 "2015.12.06.12:41:02 Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0" 0 0 "Shell" 0 -1 1449423662349 ""}
{ "Info" "" "" "2015.12.06.12:41:02 Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0" {  } {  } 0 0 "2015.12.06.12:41:02 Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0" 0 0 "Shell" 0 -1 1449423662349 ""}
{ "Info" "" "" "2015.12.06.12:41:10 Info: altpll_qsys: \"amm_master_qsys_with_pcie\" instantiated altpll \"altpll_qsys\"" {  } {  } 0 0 "2015.12.06.12:41:10 Info: altpll_qsys: \"amm_master_qsys_with_pcie\" instantiated altpll \"altpll_qsys\"" 0 0 "Shell" 0 -1 1449423670704 ""}
{ "Info" "" "" "2015.12.06.12:41:10 Info: custom_module: \"amm_master_qsys_with_pcie\" instantiated custom_module \"custom_module\"" {  } {  } 0 0 "2015.12.06.12:41:10 Info: custom_module: \"amm_master_qsys_with_pcie\" instantiated custom_module \"custom_module\"" 0 0 "Shell" 0 -1 1449423670727 ""}
{ "Info" "" "" "2015.12.06.12:41:11 Info: pcie_ip: \"amm_master_qsys_with_pcie\" instantiated altera_pcie_hard_ip \"pcie_ip\"" {  } {  } 0 0 "2015.12.06.12:41:11 Info: pcie_ip: \"amm_master_qsys_with_pcie\" instantiated altera_pcie_hard_ip \"pcie_ip\"" 0 0 "Shell" 0 -1 1449423671020 ""}
{ "Info" "" "" "2015.12.06.12:41:11 Info: sdram: Starting RTL generation for module 'amm_master_qsys_with_pcie_sdram'" {  } {  } 0 0 "2015.12.06.12:41:11 Info: sdram: Starting RTL generation for module 'amm_master_qsys_with_pcie_sdram'" 0 0 "Shell" 0 -1 1449423671161 ""}
{ "Info" "amm_master_qsys_with_pcie_sdram_component_configuration.pl  --do_build_sim=0  ]" "" "2015.12.06.12:41:11 Info: sdram:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=amm_master_qsys_with_pcie_sdram --dir=C:/Users/lucas/AppData/Local/Temp/alt6775_603964412280457151.dir/0059_sdram_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/lucas/AppData/Local/Temp/alt6775_603964412280457151.dir/0059_sdram_gen/" {  } {  } 0 0 "2015.12.06.12:41:11 Info: sdram:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=amm_master_qsys_with_pcie_sdram --dir=C:/Users/lucas/AppData/Local/Temp/alt6775_603964412280457151.dir/0059_sdram_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/lucas/AppData/Local/Temp/alt6775_603964412280457151.dir/0059_sdram_gen/" 0 0 "Shell" 0 -1 1449423671161 ""}
{ "Info" "" "" "2015.12.06.12:41:11 Info: sdram: Done RTL generation for module 'amm_master_qsys_with_pcie_sdram'" {  } {  } 0 0 "2015.12.06.12:41:11 Info: sdram: Done RTL generation for module 'amm_master_qsys_with_pcie_sdram'" 0 0 "Shell" 0 -1 1449423671661 ""}
{ "Info" "" "" "2015.12.06.12:41:11 Info: sdram: \"amm_master_qsys_with_pcie\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 0 "2015.12.06.12:41:11 Info: sdram: \"amm_master_qsys_with_pcie\" instantiated altera_avalon_new_sdram_controller \"sdram\"" 0 0 "Shell" 0 -1 1449423671661 ""}
{ "Info" "" "" "2015.12.06.12:41:11 Info: sgdma: Starting RTL generation for module 'amm_master_qsys_with_pcie_sgdma'" {  } {  } 0 0 "2015.12.06.12:41:11 Info: sgdma: Starting RTL generation for module 'amm_master_qsys_with_pcie_sgdma'" 0 0 "Shell" 0 -1 1449423671801 ""}
{ "Info" "amm_master_qsys_with_pcie_sgdma_component_configuration.pl  --do_build_sim=0  ]" "" "2015.12.06.12:41:11 Info: sgdma:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=amm_master_qsys_with_pcie_sgdma --dir=C:/Users/lucas/AppData/Local/Temp/alt6775_603964412280457151.dir/0060_sgdma_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/lucas/AppData/Local/Temp/alt6775_603964412280457151.dir/0060_sgdma_gen/" {  } {  } 0 0 "2015.12.06.12:41:11 Info: sgdma:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=amm_master_qsys_with_pcie_sgdma --dir=C:/Users/lucas/AppData/Local/Temp/alt6775_603964412280457151.dir/0060_sgdma_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/lucas/AppData/Local/Temp/alt6775_603964412280457151.dir/0060_sgdma_gen/" 0 0 "Shell" 0 -1 1449423671801 ""}
{ "Info" "" "" "2015.12.06.12:41:12 Info: sgdma: Done RTL generation for module 'amm_master_qsys_with_pcie_sgdma'" {  } {  } 0 0 "2015.12.06.12:41:12 Info: sgdma: Done RTL generation for module 'amm_master_qsys_with_pcie_sgdma'" 0 0 "Shell" 0 -1 1449423672864 ""}
{ "Info" "" "" "2015.12.06.12:41:12 Info: sgdma: \"amm_master_qsys_with_pcie\" instantiated altera_avalon_sgdma \"sgdma\"" {  } {  } 0 0 "2015.12.06.12:41:12 Info: sgdma: \"amm_master_qsys_with_pcie\" instantiated altera_avalon_sgdma \"sgdma\"" 0 0 "Shell" 0 -1 1449423672864 ""}
{ "Info" "" "" "2015.12.06.12:41:13 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2015.12.06.12:41:13 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1449423673754 ""}
{ "Info" "" "" "2015.12.06.12:41:13 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2015.12.06.12:41:13 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1449423673926 ""}
{ "Info" "" "" "2015.12.06.12:41:14 Info: mm_interconnect_0: \"amm_master_qsys_with_pcie\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2015.12.06.12:41:14 Info: mm_interconnect_0: \"amm_master_qsys_with_pcie\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1449423674453 ""}
{ "Info" "" "" "2015.12.06.12:41:15 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2015.12.06.12:41:15 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1449423675182 ""}
{ "Info" "" "" "2015.12.06.12:41:15 Info: mm_interconnect_1: \"amm_master_qsys_with_pcie\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2015.12.06.12:41:15 Info: mm_interconnect_1: \"amm_master_qsys_with_pcie\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1449423675424 ""}
{ "Info" "" "" "2015.12.06.12:41:15 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2015.12.06.12:41:15 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1449423675963 ""}
{ "Info" "" "" "2015.12.06.12:41:16 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2015.12.06.12:41:16 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1449423676088 ""}
{ "Info" "" "" "2015.12.06.12:41:16 Info: mm_interconnect_2: \"amm_master_qsys_with_pcie\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2015.12.06.12:41:16 Info: mm_interconnect_2: \"amm_master_qsys_with_pcie\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1449423676460 ""}
{ "Info" "" "" "2015.12.06.12:41:16 Info: irq_mapper: \"amm_master_qsys_with_pcie\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2015.12.06.12:41:16 Info: irq_mapper: \"amm_master_qsys_with_pcie\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1449423676632 ""}
{ "Info" "" "" "2015.12.06.12:41:16 Info: rst_controller: \"amm_master_qsys_with_pcie\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2015.12.06.12:41:16 Info: rst_controller: \"amm_master_qsys_with_pcie\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1449423676632 ""}
{ "Info" "" "" "2015.12.06.12:41:16 Info: pcie_internal_hip: \"pcie_ip\" instantiated altera_pcie_internal_hard_ip_qsys \"pcie_internal_hip\"" {  } {  } 0 0 "2015.12.06.12:41:16 Info: pcie_internal_hip: \"pcie_ip\" instantiated altera_pcie_internal_hard_ip_qsys \"pcie_internal_hip\"" 0 0 "Shell" 0 -1 1449423676679 ""}
{ "Info" "" "" "2015.12.06.12:41:16 Info: altgx_internal: Family: Cyclone IV GX" {  } {  } 0 0 "2015.12.06.12:41:16 Info: altgx_internal: Family: Cyclone IV GX" 0 0 "Shell" 0 -1 1449423676820 ""}
{ "Info" "" "" "2015.12.06.12:41:16 Info: altgx_internal: Subprotocol: Gen 1-x1" {  } {  } 0 0 "2015.12.06.12:41:16 Info: altgx_internal: Subprotocol: Gen 1-x1" 0 0 "Shell" 0 -1 1449423676820 ""}
{ "Info" "" "" "2015.12.06.12:41:16 Info: altgx_internal: qmegawiz -silent module=alt_c3gxb LOCKDOWN_EXCL=PCIE IP_MODE=PCIE_HIP_8 gxb_analog_power=AUTO tx_analog_power=AUTO elec_idle_infer_enable=false tx_allow_polarity_inversion=false rx_cdrctrl_enable=true hip_tx_clkout rx_elecidleinfersel fixedclk enable_0ppm=false pll_powerdown intended_device_family=cycloneiv starting_channel_number=84   deviceFamily=\"Cyclone IV GX\"  wiz_subprotocol=\"Gen 1-x1\"  OPTIONAL_FILES=NONE amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" {  } {  } 0 0 "2015.12.06.12:41:16 Info: altgx_internal: qmegawiz -silent module=alt_c3gxb LOCKDOWN_EXCL=PCIE IP_MODE=PCIE_HIP_8 gxb_analog_power=AUTO tx_analog_power=AUTO elec_idle_infer_enable=false tx_allow_polarity_inversion=false rx_cdrctrl_enable=true hip_tx_clkout rx_elecidleinfersel fixedclk enable_0ppm=false pll_powerdown intended_device_family=cycloneiv starting_channel_number=84   deviceFamily=\"Cyclone IV GX\"  wiz_subprotocol=\"Gen 1-x1\"  OPTIONAL_FILES=NONE amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" 0 0 "Shell" 0 -1 1449423676835 ""}
{ "Info" "" "" "2015.12.06.12:41:32 Info: altgx_internal: \"pcie_ip\" instantiated altera_pcie_internal_altgx \"altgx_internal\"" {  } {  } 0 0 "2015.12.06.12:41:32 Info: altgx_internal: \"pcie_ip\" instantiated altera_pcie_internal_altgx \"altgx_internal\"" 0 0 "Shell" 0 -1 1449423692148 ""}
{ "Info" "" "" "2015.12.06.12:41:32 Info: reset_controller_internal: \"pcie_ip\" instantiated altera_pcie_internal_reset_controller_qsys \"reset_controller_internal\"" {  } {  } 0 0 "2015.12.06.12:41:32 Info: reset_controller_internal: \"pcie_ip\" instantiated altera_pcie_internal_reset_controller_qsys \"reset_controller_internal\"" 0 0 "Shell" 0 -1 1449423692179 ""}
{ "Info" "" "" "2015.12.06.12:41:32 Info: pipe_interface_internal: \"pcie_ip\" instantiated altera_pcie_internal_pipe_interface_qsys \"pipe_interface_internal\"" {  } {  } 0 0 "2015.12.06.12:41:32 Info: pipe_interface_internal: \"pcie_ip\" instantiated altera_pcie_internal_pipe_interface_qsys \"pipe_interface_internal\"" 0 0 "Shell" 0 -1 1449423692212 ""}
{ "Info" "" "" "2015.12.06.12:41:32 Info: custom_module_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"custom_module_avalon_master_translator\"" {  } {  } 0 0 "2015.12.06.12:41:32 Info: custom_module_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"custom_module_avalon_master_translator\"" 0 0 "Shell" 0 -1 1449423692228 ""}
{ "Info" "" "" "2015.12.06.12:41:32 Info: sdram_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"sdram_s1_translator\"" {  } {  } 0 0 "2015.12.06.12:41:32 Info: sdram_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"sdram_s1_translator\"" 0 0 "Shell" 0 -1 1449423692243 ""}
{ "Info" "" "" "2015.12.06.12:41:32 Info: custom_module_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"custom_module_avalon_master_agent\"" {  } {  } 0 0 "2015.12.06.12:41:32 Info: custom_module_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"custom_module_avalon_master_agent\"" 0 0 "Shell" 0 -1 1449423692243 ""}
{ "Info" "" "" "2015.12.06.12:41:32 Info: sdram_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"sdram_s1_agent\"" {  } {  } 0 0 "2015.12.06.12:41:32 Info: sdram_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"sdram_s1_agent\"" 0 0 "Shell" 0 -1 1449423692259 ""}
{ "Info" "" "" "2015.12.06.12:41:32 Info: sdram_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"sdram_s1_agent_rsp_fifo\"" {  } {  } 0 0 "2015.12.06.12:41:32 Info: sdram_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"sdram_s1_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1449423692259 ""}
{ "Info" "" "" "2015.12.06.12:41:32 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2015.12.06.12:41:32 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1449423692290 ""}
{ "Info" "" "" "2015.12.06.12:41:32 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2015.12.06.12:41:32 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1449423692306 ""}
{ "Info" "" "" "2015.12.06.12:41:32 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2015.12.06.12:41:32 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1449423692322 ""}
{ "Info" "" "" "2015.12.06.12:41:32 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2015.12.06.12:41:32 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1449423692337 ""}
{ "Info" "" "" "2015.12.06.12:41:32 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2015.12.06.12:41:32 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1449423692353 ""}
{ "Info" "" "" "2015.12.06.12:41:32 Info: sgdma_m_read_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"sgdma_m_read_limiter\"" {  } {  } 0 0 "2015.12.06.12:41:32 Info: sgdma_m_read_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"sgdma_m_read_limiter\"" 0 0 "Shell" 0 -1 1449423692353 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2015.12.06.12:41:32 Info: Reusing file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules" {  } {  } 0 0 "2015.12.06.12:41:32 Info: Reusing file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules" 0 0 "Shell" 0 -1 1449423692368 ""}
{ "Info" "" "" "2015.12.06.12:41:32 Info: sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 0 "2015.12.06.12:41:32 Info: sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1449423692384 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2015.12.06.12:41:32 Info: Reusing file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules" {  } {  } 0 0 "2015.12.06.12:41:32 Info: Reusing file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules" 0 0 "Shell" 0 -1 1449423692431 ""}
{ "Info" "" "" "2015.12.06.12:41:32 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2015.12.06.12:41:32 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1449423692587 ""}
{ "Info" "" "" "2015.12.06.12:41:32 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2015.12.06.12:41:32 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1449423692650 ""}
{ "Info" "" "" "2015.12.06.12:41:32 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2015.12.06.12:41:32 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1449423692728 ""}
{ "Info" "" "" "2015.12.06.12:41:32 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 0 "2015.12.06.12:41:32 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" 0 0 "Shell" 0 -1 1449423692790 ""}
{ "Info" "" "" "2015.12.06.12:41:32 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2015.12.06.12:41:32 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1449423692884 ""}
{ "Info" "" "" "2015.12.06.12:41:33 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2015.12.06.12:41:33 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1449423693025 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2015.12.06.12:41:33 Info: Reusing file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules" {  } {  } 0 0 "2015.12.06.12:41:33 Info: Reusing file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules" 0 0 "Shell" 0 -1 1449423693025 ""}
{ "Info" "" "" "2015.12.06.12:41:33 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2015.12.06.12:41:33 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1449423693119 ""}
{ "Info" "" "" "2015.12.06.12:41:33 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2015.12.06.12:41:33 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1449423693181 ""}
{ "Info" "" "" "2015.12.06.12:41:33 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2015.12.06.12:41:33 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1449423693218 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2015.12.06.12:41:33 Info: Reusing file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules" {  } {  } 0 0 "2015.12.06.12:41:33 Info: Reusing file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules" 0 0 "Shell" 0 -1 1449423693218 ""}
{ "Info" "" "" "2015.12.06.12:41:33 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2015.12.06.12:41:33 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1449423693343 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2015.12.06.12:41:33 Info: Reusing file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules" {  } {  } 0 0 "2015.12.06.12:41:33 Info: Reusing file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules" 0 0 "Shell" 0 -1 1449423693343 ""}
{ "Info" "" "" "2015.12.06.12:41:33 Info: sgdma_m_read_to_sdram_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sgdma_m_read_to_sdram_s1_cmd_width_adapter\"" {  } {  } 0 0 "2015.12.06.12:41:33 Info: sgdma_m_read_to_sdram_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sgdma_m_read_to_sdram_s1_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1449423693359 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2015.12.06.12:41:33 Info: Reusing file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules" {  } {  } 0 0 "2015.12.06.12:41:33 Info: Reusing file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules" 0 0 "Shell" 0 -1 1449423693390 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2015.12.06.12:41:33 Info: Reusing file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules" {  } {  } 0 0 "2015.12.06.12:41:33 Info: Reusing file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules" 0 0 "Shell" 0 -1 1449423693390 ""}
{ "Info" "" "" "2015.12.06.12:41:33 Info: crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 0 "2015.12.06.12:41:33 Info: crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" 0 0 "Shell" 0 -1 1449423693390 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2015.12.06.12:41:33 Info: Reusing file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules" {  } {  } 0 0 "2015.12.06.12:41:33 Info: Reusing file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules" 0 0 "Shell" 0 -1 1449423693421 ""}
{ "Info" "" "" "2015.12.06.12:41:33 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2015.12.06.12:41:33 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1449423693564 ""}
{ "Info" "" "" "2015.12.06.12:41:33 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2015.12.06.12:41:33 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1449423693695 ""}
{ "Info" "" "" "2015.12.06.12:41:33 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2015.12.06.12:41:33 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1449423693717 ""}
{ "Info" "" "" "2015.12.06.12:41:33 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2015.12.06.12:41:33 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1449423693732 ""}
{ "Info" "" "" "2015.12.06.12:41:33 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2015.12.06.12:41:33 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1449423693771 ""}
{ "Info" "" "" "2015.12.06.12:41:33 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2015.12.06.12:41:33 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1449423693814 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2015.12.06.12:41:33 Info: Reusing file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules" {  } {  } 0 0 "2015.12.06.12:41:33 Info: Reusing file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules" 0 0 "Shell" 0 -1 1449423693815 ""}
{ "Info" "" "" "2015.12.06.12:41:33 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2015.12.06.12:41:33 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1449423693847 ""}
{ "Info" "" "" "2015.12.06.12:41:33 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2015.12.06.12:41:33 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1449423693878 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2015.12.06.12:41:33 Info: Reusing file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules" {  } {  } 0 0 "2015.12.06.12:41:33 Info: Reusing file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules" 0 0 "Shell" 0 -1 1449423693879 ""}
{ "Info" "" "" "2015.12.06.12:41:33 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2015.12.06.12:41:33 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1449423693894 ""}
{ "Info" "" "" "2015.12.06.12:41:33 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2015.12.06.12:41:33 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1449423693921 ""}
{ "Info" "" "" "2015.12.06.12:41:33 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2015.12.06.12:41:33 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1449423693981 ""}
{ "Info" "" "" "2015.12.06.12:41:34 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2015.12.06.12:41:34 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1449423694003 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2015.12.06.12:41:34 Info: Reusing file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules" {  } {  } 0 0 "2015.12.06.12:41:34 Info: Reusing file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules" 0 0 "Shell" 0 -1 1449423694003 ""}
{ "Info" "" "" "2015.12.06.12:41:34 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2015.12.06.12:41:34 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1449423694050 ""}
{ "Info" "" "" "2015.12.06.12:41:34 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2015.12.06.12:41:34 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1449423694143 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2015.12.06.12:41:34 Info: Reusing file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules" {  } {  } 0 0 "2015.12.06.12:41:34 Info: Reusing file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules" 0 0 "Shell" 0 -1 1449423694143 ""}
{ "Info" "" "" "2015.12.06.12:41:34 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2015.12.06.12:41:34 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1449423694175 ""}
{ "Info" "" "" "2015.12.06.12:41:34 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2015.12.06.12:41:34 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1449423694190 ""}
{ "Info" "" "" "2015.12.06.12:41:34 Info: amm_master_qsys_with_pcie: Done \"amm_master_qsys_with_pcie\" with 55 modules, 97 files" {  } {  } 0 0 "2015.12.06.12:41:34 Info: amm_master_qsys_with_pcie: Done \"amm_master_qsys_with_pcie\" with 55 modules, 97 files" 0 0 "Shell" 0 -1 1449423694190 ""}
{ "Info" "" "" "2015.12.06.12:41:34 Info: qsys-generate succeeded." {  } {  } 0 0 "2015.12.06.12:41:34 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1449423694816 ""}
{ "Info" "" "" "2015.12.06.12:41:34 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2015.12.06.12:41:34 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1449423694816 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys amm_master_qsys_with_pcie.qsys " "Completed upgrading IP component Qsys with file \"amm_master_qsys_with_pcie.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1449423695269 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/altera_lite/15.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/altera_lite/15.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1449423696441 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 65 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "684 " "Peak virtual memory: 684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1449423696441 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 06 12:41:36 2015 " "Processing ended: Sun Dec 06 12:41:36 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1449423696441 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:12 " "Elapsed time: 00:03:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1449423696441 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:46 " "Total CPU time (on all processors): 00:04:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1449423696441 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1449423696441 ""}
