###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx06.ecn.purdue.edu)
#  Generated on:      Tue Dec 15 23:35:22 2015
#  Command:           optDesign -preCTS -drv
###############################################################
Path 1: MET Recovery Check with Pin I0/transmit/CRC_GENERATOR/\out_tmp_reg[5] /
CLK 
Endpoint:   I0/transmit/CRC_GENERATOR/\out_tmp_reg[5] /S (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                        (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.033
+ Phase Shift                   6.000
= Required Time                 5.967
- Arrival Time                  3.777
= Slack Time                    2.190
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | n_rst ^        |        | 0.161 |       |   1.100 |    3.290 | 
     | U10                                       | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    3.454 | 
     | I0/FE_OFC0_nn_rst                         | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.206 | 
     | I0/FE_OFC4_nn_rst                         | A v -> Y ^     | INVX8  | 1.078 | 0.837 |   2.854 |    5.044 | 
     | I0/FE_OFC8_nn_rst                         | A ^ -> Y ^     | BUFX2  | 0.724 | 0.905 |   3.759 |    5.949 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[5] | S ^            | DFFSR  | 0.724 | 0.018 |   3.777 |    5.967 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.000 |       |   0.000 |   -2.190 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.190 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[5] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.190 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 2: MET Recovery Check with Pin I0/transmit/CRC_GENERATOR/\out_tmp_reg[6] /
CLK 
Endpoint:   I0/transmit/CRC_GENERATOR/\out_tmp_reg[6] /S (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                        (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.033
+ Phase Shift                   6.000
= Required Time                 5.967
- Arrival Time                  3.776
= Slack Time                    2.191
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | n_rst ^        |        | 0.161 |       |   1.100 |    3.291 | 
     | U10                                       | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    3.455 | 
     | I0/FE_OFC0_nn_rst                         | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.208 | 
     | I0/FE_OFC4_nn_rst                         | A v -> Y ^     | INVX8  | 1.078 | 0.837 |   2.854 |    5.045 | 
     | I0/FE_OFC8_nn_rst                         | A ^ -> Y ^     | BUFX2  | 0.724 | 0.905 |   3.759 |    5.950 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[6] | S ^            | DFFSR  | 0.725 | 0.017 |   3.776 |    5.967 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.000 |       |   0.000 |   -2.191 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.191 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[6] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.191 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 3: MET Recovery Check with Pin I0/transmit/CRC_GENERATOR/\out_tmp_reg[13] /
CLK 
Endpoint:   I0/transmit/CRC_GENERATOR/\out_tmp_reg[13] /S (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.033
+ Phase Shift                   6.000
= Required Time                 5.967
- Arrival Time                  3.776
= Slack Time                    2.191
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    3.291 | 
     | U10                                        | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    3.455 | 
     | I0/FE_OFC0_nn_rst                          | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.208 | 
     | I0/FE_OFC4_nn_rst                          | A v -> Y ^     | INVX8  | 1.078 | 0.837 |   2.854 |    5.045 | 
     | I0/FE_OFC8_nn_rst                          | A ^ -> Y ^     | BUFX2  | 0.724 | 0.905 |   3.759 |    5.951 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[13] | S ^            | DFFSR  | 0.725 | 0.016 |   3.776 |    5.967 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.000 |       |   0.000 |   -2.191 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.191 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[13] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.191 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 4: MET Recovery Check with Pin I0/transmit/CRC_GENERATOR/\out_tmp_reg[7] /
CLK 
Endpoint:   I0/transmit/CRC_GENERATOR/\out_tmp_reg[7] /S (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                        (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.033
+ Phase Shift                   6.000
= Required Time                 5.967
- Arrival Time                  3.776
= Slack Time                    2.191
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | n_rst ^        |        | 0.161 |       |   1.100 |    3.291 | 
     | U10                                       | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    3.455 | 
     | I0/FE_OFC0_nn_rst                         | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.208 | 
     | I0/FE_OFC4_nn_rst                         | A v -> Y ^     | INVX8  | 1.078 | 0.837 |   2.854 |    5.045 | 
     | I0/FE_OFC8_nn_rst                         | A ^ -> Y ^     | BUFX2  | 0.724 | 0.905 |   3.759 |    5.951 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[7] | S ^            | DFFSR  | 0.725 | 0.016 |   3.776 |    5.967 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.000 |       |   0.000 |   -2.191 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.191 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[7] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.191 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 5: MET Recovery Check with Pin I0/transmit/CRC_GENERATOR/\out_tmp_reg[8] /
CLK 
Endpoint:   I0/transmit/CRC_GENERATOR/\out_tmp_reg[8] /S (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                        (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.033
+ Phase Shift                   6.000
= Required Time                 5.967
- Arrival Time                  3.775
= Slack Time                    2.192
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | n_rst ^        |        | 0.161 |       |   1.100 |    3.292 | 
     | U10                                       | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    3.456 | 
     | I0/FE_OFC0_nn_rst                         | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.209 | 
     | I0/FE_OFC4_nn_rst                         | A v -> Y ^     | INVX8  | 1.078 | 0.837 |   2.854 |    5.046 | 
     | I0/FE_OFC8_nn_rst                         | A ^ -> Y ^     | BUFX2  | 0.724 | 0.905 |   3.759 |    5.951 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[8] | S ^            | DFFSR  | 0.725 | 0.016 |   3.775 |    5.967 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.000 |       |   0.000 |   -2.192 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.192 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[8] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.192 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 6: MET Recovery Check with Pin I0/transmit/CRC_GENERATOR/\out_tmp_reg[9] /
CLK 
Endpoint:   I0/transmit/CRC_GENERATOR/\out_tmp_reg[9] /S (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                        (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.033
+ Phase Shift                   6.000
= Required Time                 5.967
- Arrival Time                  3.773
= Slack Time                    2.195
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | n_rst ^        |        | 0.161 |       |   1.100 |    3.295 | 
     | U10                                       | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    3.459 | 
     | I0/FE_OFC0_nn_rst                         | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.211 | 
     | I0/FE_OFC4_nn_rst                         | A v -> Y ^     | INVX8  | 1.078 | 0.837 |   2.854 |    5.049 | 
     | I0/FE_OFC8_nn_rst                         | A ^ -> Y ^     | BUFX2  | 0.724 | 0.905 |   3.759 |    5.954 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[9] | S ^            | DFFSR  | 0.725 | 0.013 |   3.773 |    5.967 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.000 |       |   0.000 |   -2.195 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.195 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[9] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.195 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 7: MET Recovery Check with Pin I0/transmit/CRC_GENERATOR/\out_tmp_reg[14] /
CLK 
Endpoint:   I0/transmit/CRC_GENERATOR/\out_tmp_reg[14] /S (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.033
+ Phase Shift                   6.000
= Required Time                 5.967
- Arrival Time                  3.771
= Slack Time                    2.196
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    3.296 | 
     | U10                                        | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    3.460 | 
     | I0/FE_OFC0_nn_rst                          | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.213 | 
     | I0/FE_OFC4_nn_rst                          | A v -> Y ^     | INVX8  | 1.078 | 0.837 |   2.854 |    5.050 | 
     | I0/FE_OFC8_nn_rst                          | A ^ -> Y ^     | BUFX2  | 0.724 | 0.905 |   3.759 |    5.955 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[14] | S ^            | DFFSR  | 0.725 | 0.012 |   3.771 |    5.967 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.000 |       |   0.000 |   -2.196 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.196 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[14] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.196 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 8: MET Recovery Check with Pin I0/SD/myFIFO/ReadCnt/\cur_count_reg[11] /
CLK 
Endpoint:   I0/SD/myFIFO/ReadCnt/\cur_count_reg[11] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.104
+ Phase Shift                   6.000
= Required Time                 6.104
- Arrival Time                  3.778
= Slack Time                    2.326
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    3.426 | 
     | U10                                     | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    3.590 | 
     | I0/FE_OFC0_nn_rst                       | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.343 | 
     | I0/FE_OFC4_nn_rst                       | A v -> Y ^     | INVX8  | 1.078 | 0.837 |   2.854 |    5.180 | 
     | I0/FE_OFC8_nn_rst                       | A ^ -> Y ^     | BUFX2  | 0.724 | 0.905 |   3.759 |    6.086 | 
     | I0/SD/myFIFO/ReadCnt/\cur_count_reg[11] | R ^            | DFFSR  | 0.724 | 0.018 |   3.778 |    6.104 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.000 |       |   0.000 |   -2.326 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.326 | 
     | I0/SD/myFIFO/ReadCnt/\cur_count_reg[11] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.326 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 9: MET Recovery Check with Pin I0/SD/myFIFO/ReadCnt/\cur_count_reg[9] /CLK 
Endpoint:   I0/SD/myFIFO/ReadCnt/\cur_count_reg[9] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.104
+ Phase Shift                   6.000
= Required Time                 6.104
- Arrival Time                  3.776
= Slack Time                    2.327
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                        |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                        | n_rst ^        |        | 0.161 |       |   1.100 |    3.427 | 
     | U10                                    | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    3.591 | 
     | I0/FE_OFC0_nn_rst                      | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.344 | 
     | I0/FE_OFC4_nn_rst                      | A v -> Y ^     | INVX8  | 1.078 | 0.837 |   2.854 |    5.181 | 
     | I0/FE_OFC8_nn_rst                      | A ^ -> Y ^     | BUFX2  | 0.724 | 0.905 |   3.759 |    6.087 | 
     | I0/SD/myFIFO/ReadCnt/\cur_count_reg[9] | R ^            | DFFSR  | 0.724 | 0.017 |   3.776 |    6.104 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                        |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                        | clk ^          |        | 0.000 |       |   0.000 |   -2.327 | 
     | U7                                     | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.327 | 
     | I0/SD/myFIFO/ReadCnt/\cur_count_reg[9] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.327 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 10: MET Recovery Check with Pin I0/SD/myFIFO/ReadCnt/\cur_count_reg[8] /
CLK 
Endpoint:   I0/SD/myFIFO/ReadCnt/\cur_count_reg[8] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.104
+ Phase Shift                   6.000
= Required Time                 6.104
- Arrival Time                  3.776
= Slack Time                    2.328
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                        |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                        | n_rst ^        |        | 0.161 |       |   1.100 |    3.428 | 
     | U10                                    | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    3.592 | 
     | I0/FE_OFC0_nn_rst                      | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.345 | 
     | I0/FE_OFC4_nn_rst                      | A v -> Y ^     | INVX8  | 1.078 | 0.837 |   2.854 |    5.182 | 
     | I0/FE_OFC8_nn_rst                      | A ^ -> Y ^     | BUFX2  | 0.724 | 0.905 |   3.759 |    6.088 | 
     | I0/SD/myFIFO/ReadCnt/\cur_count_reg[8] | R ^            | DFFSR  | 0.725 | 0.016 |   3.776 |    6.104 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                        |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                        | clk ^          |        | 0.000 |       |   0.000 |   -2.328 | 
     | U7                                     | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.328 | 
     | I0/SD/myFIFO/ReadCnt/\cur_count_reg[8] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.328 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 11: MET Recovery Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_
reg[14] /CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[14] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                             (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.073
+ Phase Shift                   6.000
= Required Time                 5.927
- Arrival Time                  3.136
= Slack Time                    2.792
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | n_rst ^        |        | 0.161 |       |   1.100 |    3.892 | 
     | U10                                            | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    4.056 | 
     | I0/FE_OFC0_nn_rst                              | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.808 | 
     | I0/FE_OFC6_nn_rst                              | A v -> Y ^     | INVX8  | 1.081 | 0.822 |   2.839 |    5.630 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[14] | R ^            | DFFSR  | 1.239 | 0.297 |   3.136 |    5.927 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | clk ^          |        | 0.000 |       |   0.000 |   -2.792 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.792 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[14] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.792 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Recovery Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_
reg[12] /CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[12] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                             (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.073
+ Phase Shift                   6.000
= Required Time                 5.927
- Arrival Time                  3.136
= Slack Time                    2.792
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | n_rst ^        |        | 0.161 |       |   1.100 |    3.892 | 
     | U10                                            | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    4.056 | 
     | I0/FE_OFC0_nn_rst                              | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.808 | 
     | I0/FE_OFC6_nn_rst                              | A v -> Y ^     | INVX8  | 1.081 | 0.822 |   2.839 |    5.630 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[12] | R ^            | DFFSR  | 1.239 | 0.297 |   3.136 |    5.927 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | clk ^          |        | 0.000 |       |   0.000 |   -2.792 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.792 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[12] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.792 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Recovery Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_
reg[13] /CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[13] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                             (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.072
+ Phase Shift                   6.000
= Required Time                 5.928
- Arrival Time                  3.135
= Slack Time                    2.793
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | n_rst ^        |        | 0.161 |       |   1.100 |    3.893 | 
     | U10                                            | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    4.057 | 
     | I0/FE_OFC0_nn_rst                              | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.809 | 
     | I0/FE_OFC6_nn_rst                              | A v -> Y ^     | INVX8  | 1.081 | 0.822 |   2.839 |    5.632 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[13] | R ^            | DFFSR  | 1.238 | 0.296 |   3.135 |    5.928 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | clk ^          |        | 0.000 |       |   0.000 |   -2.793 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.793 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[13] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.793 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Recovery Check with Pin I0/SD/myFIFO/WriteCnt/\cur_count_reg[0] /
CLK 
Endpoint:   I0/SD/myFIFO/WriteCnt/\cur_count_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.072
+ Phase Shift                   6.000
= Required Time                 5.928
- Arrival Time                  3.134
= Slack Time                    2.794
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    3.894 | 
     | U10                                     | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    4.058 | 
     | I0/FE_OFC0_nn_rst                       | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.810 | 
     | I0/FE_OFC6_nn_rst                       | A v -> Y ^     | INVX8  | 1.081 | 0.822 |   2.839 |    5.632 | 
     | I0/SD/myFIFO/WriteCnt/\cur_count_reg[0] | R ^            | DFFSR  | 1.238 | 0.295 |   3.134 |    5.928 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.000 |       |   0.000 |   -2.794 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.794 | 
     | I0/SD/myFIFO/WriteCnt/\cur_count_reg[0] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.794 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 15: MET Recovery Check with Pin I0/SD/myFIFO/WriteCnt/\cur_count_reg[2] /
CLK 
Endpoint:   I0/SD/myFIFO/WriteCnt/\cur_count_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.072
+ Phase Shift                   6.000
= Required Time                 5.928
- Arrival Time                  3.132
= Slack Time                    2.796
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    3.896 | 
     | U10                                     | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    4.060 | 
     | I0/FE_OFC0_nn_rst                       | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.812 | 
     | I0/FE_OFC6_nn_rst                       | A v -> Y ^     | INVX8  | 1.081 | 0.822 |   2.839 |    5.635 | 
     | I0/SD/myFIFO/WriteCnt/\cur_count_reg[2] | R ^            | DFFSR  | 1.238 | 0.293 |   3.132 |    5.928 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.000 |       |   0.000 |   -2.796 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.796 | 
     | I0/SD/myFIFO/WriteCnt/\cur_count_reg[2] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.796 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 16: MET Recovery Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_
reg[10] /CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[10] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                             (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.072
+ Phase Shift                   6.000
= Required Time                 5.928
- Arrival Time                  3.131
= Slack Time                    2.797
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | n_rst ^        |        | 0.161 |       |   1.100 |    3.897 | 
     | U10                                            | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    4.061 | 
     | I0/FE_OFC0_nn_rst                              | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.814 | 
     | I0/FE_OFC6_nn_rst                              | A v -> Y ^     | INVX8  | 1.081 | 0.822 |   2.839 |    5.636 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[10] | R ^            | DFFSR  | 1.237 | 0.292 |   3.131 |    5.928 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | clk ^          |        | 0.000 |       |   0.000 |   -2.797 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.797 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[10] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.797 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Recovery Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_
reg[15] /CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[15] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                             (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.072
+ Phase Shift                   6.000
= Required Time                 5.928
- Arrival Time                  3.130
= Slack Time                    2.798
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | n_rst ^        |        | 0.161 |       |   1.100 |    3.898 | 
     | U10                                            | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    4.062 | 
     | I0/FE_OFC0_nn_rst                              | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.814 | 
     | I0/FE_OFC6_nn_rst                              | A v -> Y ^     | INVX8  | 1.081 | 0.822 |   2.839 |    5.636 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[15] | R ^            | DFFSR  | 1.237 | 0.291 |   3.130 |    5.928 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | clk ^          |        | 0.000 |       |   0.000 |   -2.798 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.798 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[15] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.798 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Recovery Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_
reg[11] /CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[11] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                             (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.072
+ Phase Shift                   6.000
= Required Time                 5.928
- Arrival Time                  3.130
= Slack Time                    2.798
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | n_rst ^        |        | 0.161 |       |   1.100 |    3.898 | 
     | U10                                            | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    4.062 | 
     | I0/FE_OFC0_nn_rst                              | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.815 | 
     | I0/FE_OFC6_nn_rst                              | A v -> Y ^     | INVX8  | 1.081 | 0.822 |   2.839 |    5.637 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[11] | R ^            | DFFSR  | 1.237 | 0.291 |   3.130 |    5.928 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | clk ^          |        | 0.000 |       |   0.000 |   -2.798 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.798 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[11] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.798 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Recovery Check with Pin I0/SD/myFIFO/WriteCnt/\cur_count_reg[1] /
CLK 
Endpoint:   I0/SD/myFIFO/WriteCnt/\cur_count_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.072
+ Phase Shift                   6.000
= Required Time                 5.928
- Arrival Time                  3.130
= Slack Time                    2.798
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    3.898 | 
     | U10                                     | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    4.062 | 
     | I0/FE_OFC0_nn_rst                       | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.815 | 
     | I0/FE_OFC6_nn_rst                       | A v -> Y ^     | INVX8  | 1.081 | 0.822 |   2.839 |    5.637 | 
     | I0/SD/myFIFO/WriteCnt/\cur_count_reg[1] | R ^            | DFFSR  | 1.237 | 0.291 |   3.130 |    5.928 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.000 |       |   0.000 |   -2.798 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.798 | 
     | I0/SD/myFIFO/WriteCnt/\cur_count_reg[1] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.798 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 20: MET Recovery Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_
reg[8] /CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[8] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.072
+ Phase Shift                   6.000
= Required Time                 5.928
- Arrival Time                  3.129
= Slack Time                    2.799
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    3.899 | 
     | U10                                           | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    4.063 | 
     | I0/FE_OFC0_nn_rst                             | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.815 | 
     | I0/FE_OFC6_nn_rst                             | A v -> Y ^     | INVX8  | 1.081 | 0.822 |   2.839 |    5.638 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[8] | R ^            | DFFSR  | 1.237 | 0.290 |   3.129 |    5.928 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.000 |       |   0.000 |   -2.799 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.799 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[8] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.799 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Recovery Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_
reg[9] /CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[9] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.072
+ Phase Shift                   6.000
= Required Time                 5.928
- Arrival Time                  3.129
= Slack Time                    2.799
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    3.899 | 
     | U10                                           | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    4.063 | 
     | I0/FE_OFC0_nn_rst                             | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.816 | 
     | I0/FE_OFC6_nn_rst                             | A v -> Y ^     | INVX8  | 1.081 | 0.822 |   2.839 |    5.638 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[9] | R ^            | DFFSR  | 1.237 | 0.290 |   3.129 |    5.928 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.000 |       |   0.000 |   -2.799 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.799 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[9] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.799 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Recovery Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_
reg[7] /CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[7] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.072
+ Phase Shift                   6.000
= Required Time                 5.928
- Arrival Time                  3.128
= Slack Time                    2.800
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    3.900 | 
     | U10                                           | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    4.064 | 
     | I0/FE_OFC0_nn_rst                             | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.816 | 
     | I0/FE_OFC6_nn_rst                             | A v -> Y ^     | INVX8  | 1.081 | 0.822 |   2.839 |    5.638 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[7] | R ^            | DFFSR  | 1.237 | 0.290 |   3.128 |    5.928 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.000 |       |   0.000 |   -2.800 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.800 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[7] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.800 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Recovery Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_
reg[5] /CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[5] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.072
+ Phase Shift                   6.000
= Required Time                 5.928
- Arrival Time                  3.126
= Slack Time                    2.802
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    3.902 | 
     | U10                                           | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    4.066 | 
     | I0/FE_OFC0_nn_rst                             | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.819 | 
     | I0/FE_OFC6_nn_rst                             | A v -> Y ^     | INVX8  | 1.081 | 0.822 |   2.839 |    5.641 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[5] | R ^            | DFFSR  | 1.236 | 0.287 |   3.126 |    5.928 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.000 |       |   0.000 |   -2.802 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.802 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[5] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.802 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Recovery Check with Pin I0/SD/myFIFO/ReadCnt/\cur_count_reg[1] /
CLK 
Endpoint:   I0/SD/myFIFO/ReadCnt/\cur_count_reg[1] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.072
+ Phase Shift                   6.000
= Required Time                 5.928
- Arrival Time                  3.126
= Slack Time                    2.803
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                        |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                        | n_rst ^        |        | 0.161 |       |   1.100 |    3.903 | 
     | U10                                    | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    4.067 | 
     | I0/FE_OFC0_nn_rst                      | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.819 | 
     | I0/FE_OFC6_nn_rst                      | A v -> Y ^     | INVX8  | 1.081 | 0.822 |   2.839 |    5.641 | 
     | I0/SD/myFIFO/ReadCnt/\cur_count_reg[1] | R ^            | DFFSR  | 1.236 | 0.287 |   3.126 |    5.928 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                        |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                        | clk ^          |        | 0.000 |       |   0.000 |   -2.803 | 
     | U7                                     | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.803 | 
     | I0/SD/myFIFO/ReadCnt/\cur_count_reg[1] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.803 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 25: MET Recovery Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_
reg[3] /CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.072
+ Phase Shift                   6.000
= Required Time                 5.928
- Arrival Time                  3.125
= Slack Time                    2.803
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    3.903 | 
     | U10                                           | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    4.067 | 
     | I0/FE_OFC0_nn_rst                             | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.820 | 
     | I0/FE_OFC6_nn_rst                             | A v -> Y ^     | INVX8  | 1.081 | 0.822 |   2.839 |    5.642 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[3] | R ^            | DFFSR  | 1.236 | 0.286 |   3.125 |    5.928 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.000 |       |   0.000 |   -2.803 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.803 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[3] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.803 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Recovery Check with Pin I0/SD/myFIFO/ReadCnt/\cur_count_reg[2] /
CLK 
Endpoint:   I0/SD/myFIFO/ReadCnt/\cur_count_reg[2] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.072
+ Phase Shift                   6.000
= Required Time                 5.928
- Arrival Time                  3.124
= Slack Time                    2.805
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                        |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                        | n_rst ^        |        | 0.161 |       |   1.100 |    3.905 | 
     | U10                                    | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    4.069 | 
     | I0/FE_OFC0_nn_rst                      | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.821 | 
     | I0/FE_OFC6_nn_rst                      | A v -> Y ^     | INVX8  | 1.081 | 0.822 |   2.839 |    5.643 | 
     | I0/SD/myFIFO/ReadCnt/\cur_count_reg[2] | R ^            | DFFSR  | 1.236 | 0.285 |   3.124 |    5.928 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                        |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                        | clk ^          |        | 0.000 |       |   0.000 |   -2.805 | 
     | U7                                     | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.805 | 
     | I0/SD/myFIFO/ReadCnt/\cur_count_reg[2] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.805 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 27: MET Recovery Check with Pin I0/SD/myFIFO/ReadCnt/\cur_count_reg[0] /
CLK 
Endpoint:   I0/SD/myFIFO/ReadCnt/\cur_count_reg[0] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.071
+ Phase Shift                   6.000
= Required Time                 5.929
- Arrival Time                  3.121
= Slack Time                    2.807
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                        |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                        | n_rst ^        |        | 0.161 |       |   1.100 |    3.907 | 
     | U10                                    | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    4.071 | 
     | I0/FE_OFC0_nn_rst                      | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.824 | 
     | I0/FE_OFC6_nn_rst                      | A v -> Y ^     | INVX8  | 1.081 | 0.822 |   2.839 |    5.646 | 
     | I0/SD/myFIFO/ReadCnt/\cur_count_reg[0] | R ^            | DFFSR  | 1.235 | 0.282 |   3.121 |    5.929 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                        |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                        | clk ^          |        | 0.000 |       |   0.000 |   -2.807 | 
     | U7                                     | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.807 | 
     | I0/SD/myFIFO/ReadCnt/\cur_count_reg[0] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.807 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 28: MET Recovery Check with Pin I0/transmit/TCU/\current_state_reg[2] /CLK 
Endpoint:   I0/transmit/TCU/\current_state_reg[2] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.071
+ Phase Shift                   6.000
= Required Time                 5.929
- Arrival Time                  3.119
= Slack Time                    2.810
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                       |                |        |       |       |  Time   |   Time   | 
     |---------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                       | n_rst ^        |        | 0.161 |       |   1.100 |    3.910 | 
     | U10                                   | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    4.074 | 
     | I0/FE_OFC0_nn_rst                     | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.826 | 
     | I0/FE_OFC6_nn_rst                     | A v -> Y ^     | INVX8  | 1.081 | 0.822 |   2.839 |    5.648 | 
     | I0/transmit/TCU/\current_state_reg[2] | R ^            | DFFSR  | 1.234 | 0.280 |   3.119 |    5.929 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                       |                |        |       |       |  Time   |   Time   | 
     |---------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                       | clk ^          |        | 0.000 |       |   0.000 |   -2.810 | 
     | U7                                    | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.810 | 
     | I0/transmit/TCU/\current_state_reg[2] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.810 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 29: MET Recovery Check with Pin I0/transmit/TCU/\current_state_reg[1] /CLK 
Endpoint:   I0/transmit/TCU/\current_state_reg[1] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.071
+ Phase Shift                   6.000
= Required Time                 5.929
- Arrival Time                  3.119
= Slack Time                    2.810
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                       |                |        |       |       |  Time   |   Time   | 
     |---------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                       | n_rst ^        |        | 0.161 |       |   1.100 |    3.910 | 
     | U10                                   | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    4.074 | 
     | I0/FE_OFC0_nn_rst                     | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.826 | 
     | I0/FE_OFC6_nn_rst                     | A v -> Y ^     | INVX8  | 1.081 | 0.822 |   2.839 |    5.649 | 
     | I0/transmit/TCU/\current_state_reg[1] | R ^            | DFFSR  | 1.234 | 0.280 |   3.119 |    5.929 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                       |                |        |       |       |  Time   |   Time   | 
     |---------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                       | clk ^          |        | 0.000 |       |   0.000 |   -2.810 | 
     | U7                                    | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.810 | 
     | I0/transmit/TCU/\current_state_reg[1] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.810 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 30: MET Recovery Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_
reg[6] /CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[6] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.071
+ Phase Shift                   6.000
= Required Time                 5.929
- Arrival Time                  3.115
= Slack Time                    2.814
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    3.914 | 
     | U10                                           | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    4.078 | 
     | I0/FE_OFC0_nn_rst                             | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.831 | 
     | I0/FE_OFC6_nn_rst                             | A v -> Y ^     | INVX8  | 1.081 | 0.822 |   2.839 |    5.653 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[6] | R ^            | DFFSR  | 1.233 | 0.276 |   3.115 |    5.929 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.000 |       |   0.000 |   -2.814 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.814 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[6] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.814 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Recovery Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_
reg[4] /CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[4] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.071
+ Phase Shift                   6.000
= Required Time                 5.929
- Arrival Time                  3.114
= Slack Time                    2.815
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    3.915 | 
     | U10                                           | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    4.079 | 
     | I0/FE_OFC0_nn_rst                             | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.832 | 
     | I0/FE_OFC6_nn_rst                             | A v -> Y ^     | INVX8  | 1.081 | 0.822 |   2.839 |    5.654 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[4] | R ^            | DFFSR  | 1.233 | 0.275 |   3.114 |    5.929 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.000 |       |   0.000 |   -2.815 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.815 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[4] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.815 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Recovery Check with Pin I0/transmit/TCU/\current_state_reg[0] /CLK 
Endpoint:   I0/transmit/TCU/\current_state_reg[0] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.071
+ Phase Shift                   6.000
= Required Time                 5.929
- Arrival Time                  3.113
= Slack Time                    2.816
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                       |                |        |       |       |  Time   |   Time   | 
     |---------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                       | n_rst ^        |        | 0.161 |       |   1.100 |    3.916 | 
     | U10                                   | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    4.080 | 
     | I0/FE_OFC0_nn_rst                     | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.833 | 
     | I0/FE_OFC6_nn_rst                     | A v -> Y ^     | INVX8  | 1.081 | 0.822 |   2.839 |    5.655 | 
     | I0/transmit/TCU/\current_state_reg[0] | R ^            | DFFSR  | 1.232 | 0.275 |   3.113 |    5.929 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                       |                |        |       |       |  Time   |   Time   | 
     |---------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                       | clk ^          |        | 0.000 |       |   0.000 |   -2.816 | 
     | U7                                    | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.816 | 
     | I0/transmit/TCU/\current_state_reg[0] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.816 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 33: MET Recovery Check with Pin I0/transmit/TCU/\current_state_reg[3] /CLK 
Endpoint:   I0/transmit/TCU/\current_state_reg[3] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.070
+ Phase Shift                   6.000
= Required Time                 5.930
- Arrival Time                  3.110
= Slack Time                    2.820
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                       |                |        |       |       |  Time   |   Time   | 
     |---------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                       | n_rst ^        |        | 0.161 |       |   1.100 |    3.920 | 
     | U10                                   | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    4.084 | 
     | I0/FE_OFC0_nn_rst                     | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.836 | 
     | I0/FE_OFC6_nn_rst                     | A v -> Y ^     | INVX8  | 1.081 | 0.822 |   2.839 |    5.658 | 
     | I0/transmit/TCU/\current_state_reg[3] | R ^            | DFFSR  | 1.231 | 0.271 |   3.110 |    5.930 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                       |                |        |       |       |  Time   |   Time   | 
     |---------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                       | clk ^          |        | 0.000 |       |   0.000 |   -2.820 | 
     | U7                                    | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.820 | 
     | I0/transmit/TCU/\current_state_reg[3] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.820 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 34: MET Recovery Check with Pin I0/transmit/TCU/\reg_data_reg[4] /CLK 
Endpoint:   I0/transmit/TCU/\reg_data_reg[4] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                               (^) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.069
+ Phase Shift                   6.000
= Required Time                 5.931
- Arrival Time                  3.102
= Slack Time                    2.829
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                  |                |        |       |       |  Time   |   Time   | 
     |----------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                  | n_rst ^        |        | 0.161 |       |   1.100 |    3.929 | 
     | U10                              | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    4.093 | 
     | I0/FE_OFC0_nn_rst                | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.845 | 
     | I0/FE_OFC6_nn_rst                | A v -> Y ^     | INVX8  | 1.081 | 0.822 |   2.839 |    5.667 | 
     | I0/transmit/TCU/\reg_data_reg[4] | R ^            | DFFSR  | 1.227 | 0.264 |   3.102 |    5.931 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                  |                |        |       |       |  Time   |   Time   | 
     |----------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                  | clk ^          |        | 0.000 |       |   0.000 |   -2.829 | 
     | U7                               | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.829 | 
     | I0/transmit/TCU/\reg_data_reg[4] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.829 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 35: MET Recovery Check with Pin I0/transmit/CRC_GENERATOR/\out_tmp_reg[11] 
/CLK 
Endpoint:   I0/transmit/CRC_GENERATOR/\out_tmp_reg[11] /S (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.067
+ Phase Shift                   6.000
= Required Time                 5.933
- Arrival Time                  3.099
= Slack Time                    2.834
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    3.934 | 
     | U10                                        | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    4.098 | 
     | I0/FE_OFC0_nn_rst                          | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.851 | 
     | I0/FE_OFC6_nn_rst                          | A v -> Y ^     | INVX8  | 1.081 | 0.822 |   2.839 |    5.673 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[11] | S ^            | DFFSR  | 1.225 | 0.260 |   3.099 |    5.933 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.000 |       |   0.000 |   -2.834 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.834 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[11] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.834 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 36: MET Recovery Check with Pin I0/transmit/CRC_GENERATOR/\out_tmp_reg[4] /
CLK 
Endpoint:   I0/transmit/CRC_GENERATOR/\out_tmp_reg[4] /S (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                        (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.067
+ Phase Shift                   6.000
= Required Time                 5.933
- Arrival Time                  3.094
= Slack Time                    2.840
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | n_rst ^        |        | 0.161 |       |   1.100 |    3.940 | 
     | U10                                       | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    4.104 | 
     | I0/FE_OFC0_nn_rst                         | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.856 | 
     | I0/FE_OFC6_nn_rst                         | A v -> Y ^     | INVX8  | 1.081 | 0.822 |   2.839 |    5.678 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[4] | S ^            | DFFSR  | 1.222 | 0.255 |   3.094 |    5.933 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.000 |       |   0.000 |   -2.840 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.840 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[4] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.840 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 37: MET Recovery Check with Pin I0/receiveTOP/OFIF/WriteCnt/\cur_count_
reg[11] /CLK 
Endpoint:   I0/receiveTOP/OFIF/WriteCnt/\cur_count_reg[11] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                             (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.043
+ Phase Shift                   6.000
= Required Time                 5.957
- Arrival Time                  3.105
= Slack Time                    2.852
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | n_rst ^        |        | 0.161 |       |   1.100 |    3.952 | 
     | U10                                            | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    4.116 | 
     | I0/FE_OFC0_nn_rst                              | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.869 | 
     | I0/FE_OFC4_nn_rst                              | A v -> Y ^     | INVX8  | 1.078 | 0.837 |   2.854 |    5.706 | 
     | I0/receiveTOP/OFIF/WriteCnt/\cur_count_reg[11] | R ^            | DFFSR  | 1.158 | 0.251 |   3.105 |    5.957 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | clk ^          |        | 0.000 |       |   0.000 |   -2.852 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.852 | 
     | I0/receiveTOP/OFIF/WriteCnt/\cur_count_reg[11] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.852 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Recovery Check with Pin I0/transmit/SHIFT_ENABLE_GEN/load_enable_
gen/\cur_count_reg[1] /CLK 
Endpoint:   I0/transmit/SHIFT_ENABLE_GEN/load_enable_gen/\cur_count_reg[1] /R 
(^) checked with  leading edge of 'clk'
Beginpoint: n_rst                                                             
(^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.043
+ Phase Shift                   6.000
= Required Time                 5.957
- Arrival Time                  3.105
= Slack Time                    2.852
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                    | n_rst ^        |        | 0.161 |       |   1.100 |    3.952 | 
     | U10                                                | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    4.116 | 
     | I0/FE_OFC0_nn_rst                                  | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.869 | 
     | I0/FE_OFC4_nn_rst                                  | A v -> Y ^     | INVX8  | 1.078 | 0.837 |   2.854 |    5.706 | 
     | I0/transmit/SHIFT_ENABLE_GEN/load_enable_gen/\cur_ | R ^            | DFFSR  | 1.158 | 0.251 |   3.105 |    5.957 | 
     | count_reg[1]                                       |                |        |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                    | clk ^          |        | 0.000 |       |   0.000 |   -2.852 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.852 | 
     | I0/transmit/SHIFT_ENABLE_GEN/load_enable_gen/\cur_ | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.852 | 
     | count_reg[1]                                       |                |        |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Recovery Check with Pin I0/transmit/CRC_GENERATOR/\out_tmp_reg[12] 
/CLK 
Endpoint:   I0/transmit/CRC_GENERATOR/\out_tmp_reg[12] /S (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.065
+ Phase Shift                   6.000
= Required Time                 5.935
- Arrival Time                  3.083
= Slack Time                    2.852
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    3.952 | 
     | U10                                        | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    4.116 | 
     | I0/FE_OFC0_nn_rst                          | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.869 | 
     | I0/FE_OFC6_nn_rst                          | A v -> Y ^     | INVX8  | 1.081 | 0.822 |   2.839 |    5.691 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[12] | S ^            | DFFSR  | 1.215 | 0.244 |   3.083 |    5.935 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.000 |       |   0.000 |   -2.852 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.852 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[12] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.852 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 40: MET Recovery Check with Pin I0/receiveTOP/OFIF/WriteCnt/\cur_count_
reg[8] /CLK 
Endpoint:   I0/receiveTOP/OFIF/WriteCnt/\cur_count_reg[8] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.043
+ Phase Shift                   6.000
= Required Time                 5.957
- Arrival Time                  3.104
= Slack Time                    2.852
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    3.952 | 
     | U10                                           | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    4.116 | 
     | I0/FE_OFC0_nn_rst                             | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.869 | 
     | I0/FE_OFC4_nn_rst                             | A v -> Y ^     | INVX8  | 1.078 | 0.837 |   2.854 |    5.706 | 
     | I0/receiveTOP/OFIF/WriteCnt/\cur_count_reg[8] | R ^            | DFFSR  | 1.158 | 0.250 |   3.104 |    5.957 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.000 |       |   0.000 |   -2.852 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.852 | 
     | I0/receiveTOP/OFIF/WriteCnt/\cur_count_reg[8] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.852 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Recovery Check with Pin I0/transmit/SHIFT_ENABLE_GEN/load_enable_
gen/\cur_count_reg[2] /CLK 
Endpoint:   I0/transmit/SHIFT_ENABLE_GEN/load_enable_gen/\cur_count_reg[2] /R 
(^) checked with  leading edge of 'clk'
Beginpoint: n_rst                                                             
(^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.043
+ Phase Shift                   6.000
= Required Time                 5.957
- Arrival Time                  3.104
= Slack Time                    2.852
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                    | n_rst ^        |        | 0.161 |       |   1.100 |    3.952 | 
     | U10                                                | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    4.116 | 
     | I0/FE_OFC0_nn_rst                                  | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.869 | 
     | I0/FE_OFC4_nn_rst                                  | A v -> Y ^     | INVX8  | 1.078 | 0.837 |   2.854 |    5.706 | 
     | I0/transmit/SHIFT_ENABLE_GEN/load_enable_gen/\cur_ | R ^            | DFFSR  | 1.158 | 0.250 |   3.104 |    5.957 | 
     | count_reg[2]                                       |                |        |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                    | clk ^          |        | 0.000 |       |   0.000 |   -2.852 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.852 | 
     | I0/transmit/SHIFT_ENABLE_GEN/load_enable_gen/\cur_ | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.852 | 
     | count_reg[2]                                       |                |        |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Recovery Check with Pin I0/transmit/SHIFT_ENABLE_GEN/load_enable_
gen/\cur_count_reg[0] /CLK 
Endpoint:   I0/transmit/SHIFT_ENABLE_GEN/load_enable_gen/\cur_count_reg[0] /R 
(^) checked with  leading edge of 'clk'
Beginpoint: n_rst                                                             
(^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.042
+ Phase Shift                   6.000
= Required Time                 5.958
- Arrival Time                  3.102
= Slack Time                    2.856
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                    | n_rst ^        |        | 0.161 |       |   1.100 |    3.956 | 
     | U10                                                | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    4.120 | 
     | I0/FE_OFC0_nn_rst                                  | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.873 | 
     | I0/FE_OFC4_nn_rst                                  | A v -> Y ^     | INVX8  | 1.078 | 0.837 |   2.854 |    5.710 | 
     | I0/transmit/SHIFT_ENABLE_GEN/load_enable_gen/\cur_ | R ^            | DFFSR  | 1.156 | 0.248 |   3.102 |    5.958 | 
     | count_reg[0]                                       |                |        |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                    | clk ^          |        | 0.000 |       |   0.000 |   -2.856 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.856 | 
     | I0/transmit/SHIFT_ENABLE_GEN/load_enable_gen/\cur_ | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.856 | 
     | count_reg[0]                                       |                |        |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Recovery Check with Pin I0/transmit/STOP_CLOCK_GEN/CLOCKS/cur_flag_
reg/CLK 
Endpoint:   I0/transmit/STOP_CLOCK_GEN/CLOCKS/cur_flag_reg/R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.042
+ Phase Shift                   6.000
= Required Time                 5.958
- Arrival Time                  3.100
= Slack Time                    2.858
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | n_rst ^        |        | 0.161 |       |   1.100 |    3.958 | 
     | U10                                            | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    4.122 | 
     | I0/FE_OFC0_nn_rst                              | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.875 | 
     | I0/FE_OFC4_nn_rst                              | A v -> Y ^     | INVX8  | 1.078 | 0.837 |   2.854 |    5.712 | 
     | I0/transmit/STOP_CLOCK_GEN/CLOCKS/cur_flag_reg | R ^            | DFFSR  | 1.154 | 0.246 |   3.100 |    5.958 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | clk ^          |        | 0.000 |       |   0.000 |   -2.858 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.858 | 
     | I0/transmit/STOP_CLOCK_GEN/CLOCKS/cur_flag_reg | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.858 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Recovery Check with Pin I0/transmit/STOP_CLOCK_GEN/\cur_state_
reg[1] /CLK 
Endpoint:   I0/transmit/STOP_CLOCK_GEN/\cur_state_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.041
+ Phase Shift                   6.000
= Required Time                 5.959
- Arrival Time                  3.097
= Slack Time                    2.862
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                              |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                              | n_rst ^        |        | 0.161 |       |   1.100 |    3.962 | 
     | U10                                          | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    4.126 | 
     | I0/FE_OFC0_nn_rst                            | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.878 | 
     | I0/FE_OFC4_nn_rst                            | A v -> Y ^     | INVX8  | 1.078 | 0.837 |   2.854 |    5.716 | 
     | I0/transmit/STOP_CLOCK_GEN/\cur_state_reg[1] | R ^            | DFFSR  | 1.152 | 0.243 |   3.097 |    5.959 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                              |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                              | clk ^          |        | 0.000 |       |   0.000 |   -2.862 | 
     | U7                                           | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.862 | 
     | I0/transmit/STOP_CLOCK_GEN/\cur_state_reg[1] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.862 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Recovery Check with Pin I0/transmit/SHIFT_ENABLE_GEN/load_enable_
gen/\cur_count_reg[3] /CLK 
Endpoint:   I0/transmit/SHIFT_ENABLE_GEN/load_enable_gen/\cur_count_reg[3] /R 
(^) checked with  leading edge of 'clk'
Beginpoint: n_rst                                                             
(^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   6.000
= Required Time                 5.960
- Arrival Time                  3.095
= Slack Time                    2.864
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                    | n_rst ^        |        | 0.161 |       |   1.100 |    3.964 | 
     | U10                                                | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    4.128 | 
     | I0/FE_OFC0_nn_rst                                  | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.881 | 
     | I0/FE_OFC4_nn_rst                                  | A v -> Y ^     | INVX8  | 1.078 | 0.837 |   2.854 |    5.718 | 
     | I0/transmit/SHIFT_ENABLE_GEN/load_enable_gen/\cur_ | R ^            | DFFSR  | 1.151 | 0.241 |   3.095 |    5.960 | 
     | count_reg[3]                                       |                |        |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                    | clk ^          |        | 0.000 |       |   0.000 |   -2.864 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.864 | 
     | I0/transmit/SHIFT_ENABLE_GEN/load_enable_gen/\cur_ | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.864 | 
     | count_reg[3]                                       |                |        |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Recovery Check with Pin I0/transmit/STOP_CLOCK_GEN/GENERATE_STOP_
CLOCK/cur_flag_reg/CLK 
Endpoint:   I0/transmit/STOP_CLOCK_GEN/GENERATE_STOP_CLOCK/cur_flag_reg/R (^) 
checked with  leading edge of 'clk'
Beginpoint: n_rst                                                         (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   6.000
= Required Time                 5.960
- Arrival Time                  3.095
= Slack Time                    2.865
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                    | n_rst ^        |        | 0.161 |       |   1.100 |    3.965 | 
     | U10                                                | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    4.129 | 
     | I0/FE_OFC0_nn_rst                                  | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.882 | 
     | I0/FE_OFC4_nn_rst                                  | A v -> Y ^     | INVX8  | 1.078 | 0.837 |   2.854 |    5.719 | 
     | I0/transmit/STOP_CLOCK_GEN/GENERATE_STOP_CLOCK/cur | R ^            | DFFSR  | 1.150 | 0.241 |   3.095 |    5.960 | 
     | _flag_reg                                          |                |        |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                    | clk ^          |        | 0.000 |       |   0.000 |   -2.865 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.865 | 
     | I0/transmit/STOP_CLOCK_GEN/GENERATE_STOP_CLOCK/cur | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.865 | 
     | _flag_reg                                          |                |        |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Recovery Check with Pin I0/transmit/CRC_GENERATOR/\out_tmp_reg[3] /
CLK 
Endpoint:   I0/transmit/CRC_GENERATOR/\out_tmp_reg[3] /S (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                        (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.062
+ Phase Shift                   6.000
= Required Time                 5.938
- Arrival Time                  3.070
= Slack Time                    2.868
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | n_rst ^        |        | 0.161 |       |   1.100 |    3.968 | 
     | U10                                       | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    4.132 | 
     | I0/FE_OFC0_nn_rst                         | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.885 | 
     | I0/FE_OFC6_nn_rst                         | A v -> Y ^     | INVX8  | 1.081 | 0.822 |   2.839 |    5.707 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[3] | S ^            | DFFSR  | 1.204 | 0.231 |   3.070 |    5.938 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.000 |       |   0.000 |   -2.868 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.868 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[3] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.868 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 48: MET Recovery Check with Pin I0/transmit/STOP_CLOCK_GEN/GENERATE_STOP_
CLOCK/\cur_count_reg[0] /CLK 
Endpoint:   I0/transmit/STOP_CLOCK_GEN/GENERATE_STOP_CLOCK/\cur_count_reg[0] /R 
(^) checked with  leading edge of 'clk'
Beginpoint: n_rst                                                               
(^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   6.000
= Required Time                 5.960
- Arrival Time                  3.092
= Slack Time                    2.868
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                    | n_rst ^        |        | 0.161 |       |   1.100 |    3.968 | 
     | U10                                                | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    4.132 | 
     | I0/FE_OFC0_nn_rst                                  | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.885 | 
     | I0/FE_OFC4_nn_rst                                  | A v -> Y ^     | INVX8  | 1.078 | 0.837 |   2.854 |    5.722 | 
     | I0/transmit/STOP_CLOCK_GEN/GENERATE_STOP_CLOCK/\cu | R ^            | DFFSR  | 1.149 | 0.238 |   3.092 |    5.960 | 
     | r_count_reg[0]                                     |                |        |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                    | clk ^          |        | 0.000 |       |   0.000 |   -2.868 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.868 | 
     | I0/transmit/STOP_CLOCK_GEN/GENERATE_STOP_CLOCK/\cu | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.868 | 
     | r_count_reg[0]                                     |                |        |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Recovery Check with Pin I0/transmit/SHIFT_REGISTER/\Q_out_reg[2] /
CLK 
Endpoint:   I0/transmit/SHIFT_REGISTER/\Q_out_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                       (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   6.000
= Required Time                 5.960
- Arrival Time                  3.091
= Slack Time                    2.869
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | n_rst ^        |        | 0.161 |       |   1.100 |    3.969 | 
     | U10                                      | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    4.133 | 
     | I0/FE_OFC0_nn_rst                        | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.886 | 
     | I0/FE_OFC4_nn_rst                        | A v -> Y ^     | INVX8  | 1.078 | 0.837 |   2.854 |    5.723 | 
     | I0/transmit/SHIFT_REGISTER/\Q_out_reg[2] | R ^            | DFFSR  | 1.149 | 0.237 |   3.091 |    5.960 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.000 |       |   0.000 |   -2.869 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.869 | 
     | I0/transmit/SHIFT_REGISTER/\Q_out_reg[2] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.869 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 50: MET Recovery Check with Pin I0/transmit/SHIFT_ENABLE_GEN/shift_enable_
gen/\cur_count_reg[2] /CLK 
Endpoint:   I0/transmit/SHIFT_ENABLE_GEN/shift_enable_gen/\cur_count_reg[2] /R 
(^) checked with  leading edge of 'clk'
Beginpoint: n_rst                                                              
(^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.040
+ Phase Shift                   6.000
= Required Time                 5.960
- Arrival Time                  3.089
= Slack Time                    2.871
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                    | n_rst ^        |        | 0.161 |       |   1.100 |    3.971 | 
     | U10                                                | YPAD ^ -> DI ^ | PADINC | 0.110 | 0.164 |   1.264 |    4.135 | 
     | I0/FE_OFC0_nn_rst                                  | A ^ -> Y v     | INVX2  | 1.040 | 0.753 |   2.017 |    4.888 | 
     | I0/FE_OFC4_nn_rst                                  | A v -> Y ^     | INVX8  | 1.078 | 0.837 |   2.854 |    5.725 | 
     | I0/transmit/SHIFT_ENABLE_GEN/shift_enable_gen/\cur | R ^            | DFFSR  | 1.149 | 0.235 |   3.089 |    5.960 | 
     | _count_reg[2]                                      |                |        |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                    | clk ^          |        | 0.000 |       |   0.000 |   -2.871 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.871 | 
     | I0/transmit/SHIFT_ENABLE_GEN/shift_enable_gen/\cur | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.871 | 
     | _count_reg[2]                                      |                |        |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 

