// Seed: 81756442
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  module_0 modCall_1 ();
  inout wire id_3;
  input wire id_2;
  output logic [7:0] id_1;
  assign id_1[1] = 1;
  assign id_4 = id_2;
  initial begin : LABEL_0
    deassign id_8#(.id_4(1));
    fork
      id_9;
      $unsigned(99);
      ;
    join_none
    disable id_10;
  end
endmodule
