<!-- HTML header for doxygen 1.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Zephyr API Documentation: include/arch/arm/aarch32/mpu/arm_mpu_v8m.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="doxygen-awesome-darkmode-toggle.js"></script>
<script type="text/javascript" src="doxygen-awesome-zephyr.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only-darkmode-toggle.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-zephyr.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo.svg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Zephyr API Documentation
   &#160;<span id="projectnumber">3.0.99</span>
   </div>
   <div id="projectbrief">A Scalable Open Source RTOS</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('arm__mpu__v8m_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">arm_mpu_v8m.h</div></div>
</div><!--header-->
<div class="contents">
<a href="arm__mpu__v8m_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2018 Linaro Limited.</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> * Copyright (c) 2018 Nordic Semiconductor ASA.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> *</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> * SPDX-License-Identifier: Apache-2.0</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="preprocessor">#ifndef _ASMLANGUAGE</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span> </div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#include &lt;<a class="code" href="cortex__m_2cmsis_8h.html">arch/arm/aarch32/cortex_m/cmsis.h</a>&gt;</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">/* Convenience macros to represent the ARMv8-M-specific</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"> * configuration for memory access permission and</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"> * cache-ability attribution.</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"> */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span> </div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">/* Privileged No Access, Unprivileged No Access */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">/*#define NO_ACCESS       0x0 */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">/*#define NO_ACCESS_Msk   ((NO_ACCESS &lt;&lt; MPU_RASR_AP_Pos) &amp; MPU_RASR_AP_Msk) */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">/* Privileged No Access, Unprivileged No Access */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">/*#define P_NA_U_NA       0x0 */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">/*#define P_NA_U_NA_Msk   ((P_NA_U_NA &lt;&lt; MPU_RASR_AP_Pos) &amp; MPU_RASR_AP_Msk) */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">/* Privileged Read Write, Unprivileged No Access */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#a6632f2c0eba4d5aee046a86258100215">   24</a></span><span class="preprocessor">#define P_RW_U_NA       0x0</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#a8a5805b5b1a6ca5cf5f59b2874ec68d7">   25</a></span><span class="preprocessor">#define P_RW_U_NA_Msk   ((P_RW_U_NA &lt;&lt; MPU_RBAR_AP_Pos) &amp; MPU_RBAR_AP_Msk)</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">/* Privileged Read Write, Unprivileged Read Only */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">/*#define P_RW_U_RO       0x2 */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">/*#define P_RW_U_RO_Msk   ((P_RW_U_RO &lt;&lt; MPU_RASR_AP_Pos) &amp; MPU_RASR_AP_Msk)*/</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">/* Privileged Read Write, Unprivileged Read Write */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#a8faee650ae8cc79e1d3605f251c3df34">   30</a></span><span class="preprocessor">#define P_RW_U_RW       0x1</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#adc9ba826d1bf9a013724b7a24e9535db">   31</a></span><span class="preprocessor">#define P_RW_U_RW_Msk   ((P_RW_U_RW &lt;&lt; MPU_RBAR_AP_Pos) &amp; MPU_RBAR_AP_Msk)</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">/* Privileged Read Write, Unprivileged Read Write */</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#a4da15c917ab4e26cd3e5e39dbec83000">   33</a></span><span class="preprocessor">#define FULL_ACCESS     0x1</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#a1da8e3113a0446b3d2acbe78b4e40b0c">   34</a></span><span class="preprocessor">#define FULL_ACCESS_Msk ((FULL_ACCESS &lt;&lt; MPU_RBAR_AP_Pos) &amp; MPU_RBAR_AP_Msk)</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">/* Privileged Read Only, Unprivileged No Access */</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#ad3012e82dde223bbe84c9e4d7c46e7fd">   36</a></span><span class="preprocessor">#define P_RO_U_NA       0x2</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#aeec24407a5fffaf967a841a26ccf46ed">   37</a></span><span class="preprocessor">#define P_RO_U_NA_Msk   ((P_RO_U_NA &lt;&lt; MPU_RBAR_AP_Pos) &amp; MPU_RBAR_AP_Msk)</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">/* Privileged Read Only, Unprivileged Read Only */</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#a75fd88fb93da28e84017d4ba6fcb4211">   39</a></span><span class="preprocessor">#define P_RO_U_RO       0x3</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#a4ec38b9015a95b2aafca5e9aa35f1f46">   40</a></span><span class="preprocessor">#define P_RO_U_RO_Msk   ((P_RO_U_RO &lt;&lt; MPU_RBAR_AP_Pos) &amp; MPU_RBAR_AP_Msk)</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/* Privileged Read Only, Unprivileged Read Only */</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#a628642b04c07236ae1e986c248a79ae5">   42</a></span><span class="preprocessor">#define RO              0x3</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#a35e3f724856c6947c52885def2e3c0d6">   43</a></span><span class="preprocessor">#define RO_Msk          ((RO &lt;&lt; MPU_RBAR_AP_Pos) &amp; MPU_RBAR_AP_Msk)</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span> </div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">/* Attribute flag for not-allowing execution (eXecute Never) */</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#a74c8c1c16d8d613d7b32d5fe9bd5d08d">   46</a></span><span class="preprocessor">#define NOT_EXEC MPU_RBAR_XN_Msk</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span> </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">/* Attribute flags for share-ability */</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#ad2047a4b8dae13c488a331b1691000b5">   49</a></span><span class="preprocessor">#define NON_SHAREABLE       0x0</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#a5c302dfed348f344a036701d4b9c7ec8">   50</a></span><span class="preprocessor">#define NON_SHAREABLE_Msk \</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="preprocessor">        ((NON_SHAREABLE &lt;&lt; MPU_RBAR_SH_Pos) &amp; MPU_RBAR_SH_Msk)</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#a6d48175f63f47fcbe1fedbbdfcd56a85">   52</a></span><span class="preprocessor">#define OUTER_SHAREABLE 0x2</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#aa4f924c424fc141ffa32a9b5c1180d56">   53</a></span><span class="preprocessor">#define OUTER_SHAREABLE_Msk \</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="preprocessor">        ((OUTER_SHAREABLE &lt;&lt; MPU_RBAR_SH_Pos) &amp; MPU_RBAR_SH_Msk)</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#a8c245b5c485b439790459255fc645131">   55</a></span><span class="preprocessor">#define INNER_SHAREABLE 0x3</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#ab0d195350222b02d2d83ecd94a9ca395">   56</a></span><span class="preprocessor">#define INNER_SHAREABLE_Msk \</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="preprocessor">        ((INNER_SHAREABLE &lt;&lt; MPU_RBAR_SH_Pos) &amp; MPU_RBAR_SH_Msk)</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span> </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">/* Helper define to calculate the region limit address. */</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#adc21e54d67b5ad7688c15784e8b0459c">   60</a></span><span class="preprocessor">#define REGION_LIMIT_ADDR(base, size) \</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="preprocessor">        (((base &amp; MPU_RBAR_BASE_Msk) + size - 1) &amp; MPU_RLAR_LIMIT_Msk)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span> </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">/* Attribute flags for cache-ability */</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span> </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">/* Read/Write Allocation Configurations for Cacheable Memory */</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#a1160c997a66c9fd58dbc3dcfd65982a8">   67</a></span><span class="preprocessor">#define R_NON_W_NON     0x0 </span><span class="comment">/* Do not allocate Read/Write */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#a0696dfbe29563622fe76970f9d146ff5">   68</a></span><span class="preprocessor">#define R_NON_W_ALLOC   0x1 </span><span class="comment">/* Do not allocate Read, Allocate Write */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#a8476bb45227afc0236bc9f427793d6a9">   69</a></span><span class="preprocessor">#define R_ALLOC_W_NON   0x2 </span><span class="comment">/* Allocate Read, Do not allocate Write */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#a1815e3622467845af3b3083fa76f3314">   70</a></span><span class="preprocessor">#define R_ALLOC_W_ALLOC 0x3 </span><span class="comment">/* Allocate Read/Write */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span> </div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">/* Memory Attributes for Normal Memory */</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#a4720c776e51ea52fc8cfa2c1dc935d47">   73</a></span><span class="preprocessor">#define NORMAL_O_WT_NT  0x80 </span><span class="comment">/* Normal, Outer Write-through non-transient */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#a7d87ec111ffd79cddb9ce9f23e9f20d9">   74</a></span><span class="preprocessor">#define NORMAL_O_WB_NT  0xC0 </span><span class="comment">/* Normal, Outer Write-back non-transient */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#ae36bc21dc922e88f8d5d4ff0657d80b6">   75</a></span><span class="preprocessor">#define NORMAL_O_NON_C  0x40 </span><span class="comment">/* Normal, Outer Non-Cacheable  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span> </div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#a2d60ab7f15ac71d451a73758315eff07">   77</a></span><span class="preprocessor">#define NORMAL_I_WT_NT  0x08 </span><span class="comment">/* Normal, Inner Write-through non-transient */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#a28f31a1e2a47e2cafa7f41260780fd5f">   78</a></span><span class="preprocessor">#define NORMAL_I_WB_NT  0x0C </span><span class="comment">/* Normal, Inner Write-back non-transient */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#a8dda4d3d5f372f8ef3070fb492448992">   79</a></span><span class="preprocessor">#define NORMAL_I_NON_C  0x04 </span><span class="comment">/* Normal, Inner Non-Cacheable  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span> </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#a08d01129e0f1606f274cccd64c8560ef">   81</a></span><span class="preprocessor">#define NORMAL_OUTER_INNER_WRITE_THROUGH_READ_ALLOCATE_NON_TRANS \</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="preprocessor">        ((NORMAL_O_WT_NT | (R_ALLOC_W_NON &lt;&lt; 4)) \</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="preprocessor">         | \</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="preprocessor">         (NORMAL_I_WT_NT | R_ALLOC_W_NON)) \</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="preprocessor"></span> </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#ad99764b02ad6122b1a952d0f4e79c37f">   86</a></span><span class="preprocessor">#define NORMAL_OUTER_INNER_WRITE_BACK_WRITE_READ_ALLOCATE_NON_TRANS \</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="preprocessor">        ((NORMAL_O_WB_NT | (R_ALLOC_W_ALLOC &lt;&lt; 4)) \</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="preprocessor">         | \</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="preprocessor">         (NORMAL_I_WB_NT | R_ALLOC_W_ALLOC))</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span> </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#a45568f5e60950fbdb89b6e837b87aaac">   91</a></span><span class="preprocessor">#define NORMAL_OUTER_INNER_NON_CACHEABLE \</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="preprocessor">        ((NORMAL_O_NON_C | (R_NON_W_NON &lt;&lt; 4)) \</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="preprocessor">         | \</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="preprocessor">         (NORMAL_I_NON_C | R_NON_W_NON))</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span> </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment">/* Common cache-ability configuration for Flash, SRAM regions */</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#acc7f5f300029c52f64a585be8c18876b">   97</a></span><span class="preprocessor">#define MPU_CACHE_ATTRIBUTES_FLASH \</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="preprocessor">        NORMAL_OUTER_INNER_WRITE_THROUGH_READ_ALLOCATE_NON_TRANS</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#aaf4cfc11f9981eac67ea432c18edc384">   99</a></span><span class="preprocessor">#define MPU_CACHE_ATTRIBUTES_SRAM \</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="preprocessor">        NORMAL_OUTER_INNER_WRITE_BACK_WRITE_READ_ALLOCATE_NON_TRANS</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#a9637e9763b6b09741be5589eeceb3873">  101</a></span><span class="preprocessor">#define MPU_CACHE_ATTRIBUTES_SRAM_NOCACHE \</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="preprocessor">        NORMAL_OUTER_INNER_NON_CACHEABLE</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span> </div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment">/* Global MAIR configurations */</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#ad384c906ae7e1f4841c8ea98754acc1c">  105</a></span><span class="preprocessor">#define MPU_MAIR_ATTR_FLASH         MPU_CACHE_ATTRIBUTES_FLASH</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#ab1521fd2deea0bd6b88c73aed7159f8a">  106</a></span><span class="preprocessor">#define MPU_MAIR_INDEX_FLASH        0</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#aca50d2bc85d65c0ad231ecd7deb40c50">  107</a></span><span class="preprocessor">#define MPU_MAIR_ATTR_SRAM          MPU_CACHE_ATTRIBUTES_SRAM</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#a386bbcc650a8313774651212bda40d03">  108</a></span><span class="preprocessor">#define MPU_MAIR_INDEX_SRAM         1</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#ab6bce12dbd72d216cbb6bc748d801ce0">  109</a></span><span class="preprocessor">#define MPU_MAIR_ATTR_SRAM_NOCACHE  MPU_CACHE_ATTRIBUTES_SRAM_NOCACHE</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#a03e37d7769647008655338fe8359d946">  110</a></span><span class="preprocessor">#define MPU_MAIR_INDEX_SRAM_NOCACHE 2</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span> </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment">/* Some helper defines for common regions.</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment"> *</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment"> * Note that the ARMv8-M MPU architecture requires that the</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment"> * enabled MPU regions are non-overlapping. Therefore, it is</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment"> * recommended to use these helper defines only for configuring</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment"> * fixed MPU regions at build-time (i.e. regions that are not</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment"> * expected to be re-programmed or re-adjusted at run-time so</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment"> * that they do not overlap with other MPU regions).</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment"> */</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#a6017a9ca9983921e946771ea57dc4201">  121</a></span><span class="preprocessor">#define REGION_RAM_ATTR(base, size) \</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">        {\</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">                .rbar = NOT_EXEC | \</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">                        P_RW_U_NA_Msk | NON_SHAREABLE_Msk, </span><span class="comment">/* AP, XN, SH */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="preprocessor">                </span><span class="comment">/* Cache-ability */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">                .mair_idx = MPU_MAIR_INDEX_SRAM, \</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="preprocessor">                .r_limit = REGION_LIMIT_ADDR(base, size),  </span><span class="comment">/* Region Limit */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="preprocessor">        }</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span> </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#a8b4189f8ce0221dc34b199f3961aaf66">  130</a></span><span class="preprocessor">#define REGION_RAM_NOCACHE_ATTR(base, size) \</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">        {\</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="preprocessor">                .rbar = NOT_EXEC | \</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="preprocessor">                        P_RW_U_NA_Msk | NON_SHAREABLE_Msk, </span><span class="comment">/* AP, XN, SH */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="preprocessor">                </span><span class="comment">/* Cache-ability */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="preprocessor">                .mair_idx = MPU_MAIR_INDEX_SRAM_NOCACHE, \</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="preprocessor">                .r_limit = REGION_LIMIT_ADDR(base, size),  </span><span class="comment">/* Region Limit */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="preprocessor">        }</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span> </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="preprocessor">#if defined(CONFIG_MPU_ALLOW_FLASH_WRITE)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">/* Note that the access permissions allow for un-privileged writes, contrary</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment"> * to ARMv7-M where un-privileged code has Read-Only permissions.</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment"> */</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="preprocessor">#define REGION_FLASH_ATTR(base, size) \</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="preprocessor">        {\</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">                .rbar = P_RW_U_RW_Msk | NON_SHAREABLE_Msk, </span><span class="comment">/* AP, XN, SH */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="preprocessor">                </span><span class="comment">/* Cache-ability */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">                .mair_idx = MPU_MAIR_INDEX_FLASH, \</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="preprocessor">                .r_limit = REGION_LIMIT_ADDR(base, size),  </span><span class="comment">/* Region Limit */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="preprocessor">        }</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">#else </span><span class="comment">/* CONFIG_MPU_ALLOW_FLASH_WRITE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#a0293a2955ef2b9772d2ef4e1aaf9b24c">  151</a></span><span class="preprocessor">#define REGION_FLASH_ATTR(base, size) \</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="preprocessor">        {\</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">                .rbar = RO_Msk | NON_SHAREABLE_Msk, </span><span class="comment">/* AP, XN, SH */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">                </span><span class="comment">/* Cache-ability */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">                .mair_idx = MPU_MAIR_INDEX_FLASH, \</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">                .r_limit = REGION_LIMIT_ADDR(base, size),  </span><span class="comment">/* Region Limit */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="preprocessor">        }</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">#endif </span><span class="comment">/* CONFIG_MPU_ALLOW_FLASH_WRITE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span> </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span> </div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="keyword">struct </span><a class="code hl_struct" href="structarm__mpu__region__attr.html">arm_mpu_region_attr</a> {</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>        <span class="comment">/* Attributes belonging to RBAR */</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="structarm__mpu__region__attr.html#a02565921f84b5f03f9f86c67a935b17a">  163</a></span>        <a class="code hl_typedef" href="stdint_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a> <a class="code hl_variable" href="structarm__mpu__region__attr.html#a02565921f84b5f03f9f86c67a935b17a">rbar</a>: 5;</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>        <span class="comment">/* MAIR index for attribute indirection */</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="structarm__mpu__region__attr.html#a791b4f41df0ed0cb3eb5e69d944f038e">  165</a></span>        <a class="code hl_typedef" href="stdint_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a> <a class="code hl_variable" href="structarm__mpu__region__attr.html#a791b4f41df0ed0cb3eb5e69d944f038e">mair_idx</a>: 3;</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>        <span class="comment">/* Region Limit Address value to be written to the RLAR register. */</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="structarm__mpu__region__attr.html#a77b05b42da47d398373dd747112def37">  167</a></span>        <a class="code hl_typedef" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> <a class="code hl_variable" href="structarm__mpu__region__attr.html#a77b05b42da47d398373dd747112def37">r_limit</a>;</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>};</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span> </div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#a1bf1c09c9012aa693f7ce40b7af2dae6">  170</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="structarm__mpu__region__attr.html">arm_mpu_region_attr</a> <a class="code hl_struct" href="structarm__mpu__region__attr.html">arm_mpu_region_attr_t</a>;</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span> </div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment">/* Typedef for the k_mem_partition attribute */</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="structk__mem__partition__attr__t.html#a015f590fd186c7042386cbcce25b134f">  174</a></span>        <a class="code hl_typedef" href="stdint_8h.html#a5debae8b2a1ec20a6694c0c443ee399e">uint16_t</a> <a class="code hl_variable" href="structk__mem__partition__attr__t.html#a015f590fd186c7042386cbcce25b134f">rbar</a>;</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="structk__mem__partition__attr__t.html#acf7bbe6773a1273b29df31618602ed3c">  175</a></span>        <a class="code hl_typedef" href="stdint_8h.html#a5debae8b2a1ec20a6694c0c443ee399e">uint16_t</a> <a class="code hl_variable" href="structk__mem__partition__attr__t.html#acf7bbe6773a1273b29df31618602ed3c">mair_idx</a>;</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>} <a class="code hl_typedef" href="arc_2arch_8h.html#a58f790e348e5e1c4a3962a134cfb505f">k_mem_partition_attr_t</a>;</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span> </div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment">/* Kernel macros for memory attribution</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment"> * (access permissions and cache-ability).</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment"> *</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment"> * The macros are to be stored in k_mem_partition_attr_t</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment"> * objects. The format of a k_mem_partition_attr_t object</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment"> * is as follows: field &lt;rbar&gt; contains a direct mapping</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment"> * of the &lt;XN&gt; and &lt;AP&gt; bit-fields of the RBAR register;</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment"> * field &lt;mair_idx&gt; contains a direct mapping of AttrIdx</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment"> * bit-field, stored in RLAR register.</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment"> */</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span> </div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment">/* Read-Write access permission attributes */</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#a9b7cc3c51f518517031d76807470aa10">  190</a></span><span class="preprocessor">#define K_MEM_PARTITION_P_RW_U_RW ((k_mem_partition_attr_t) \</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="preprocessor">        {(P_RW_U_RW_Msk | NOT_EXEC), MPU_MAIR_INDEX_SRAM})</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#a3c52d13e42a66beb72d088ac56388951">  192</a></span><span class="preprocessor">#define K_MEM_PARTITION_P_RW_U_NA ((k_mem_partition_attr_t) \</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="preprocessor">        {(P_RW_U_NA_Msk | NOT_EXEC), MPU_MAIR_INDEX_SRAM})</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#a708338371e91b5a3f2d44f9ae48849db">  194</a></span><span class="preprocessor">#define K_MEM_PARTITION_P_RO_U_RO ((k_mem_partition_attr_t) \</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="preprocessor">        {(P_RO_U_RO_Msk | NOT_EXEC), MPU_MAIR_INDEX_SRAM})</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#a706eaa9c515f1cc859d97ef8455b2f2f">  196</a></span><span class="preprocessor">#define K_MEM_PARTITION_P_RO_U_NA ((k_mem_partition_attr_t) \</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="preprocessor">        {(P_RO_U_NA_Msk | NOT_EXEC), MPU_MAIR_INDEX_SRAM})</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span> </div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment">/* Execution-allowed attributes */</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#a29db5fb48087c0cae596ff212989ed24">  200</a></span><span class="preprocessor">#define K_MEM_PARTITION_P_RWX_U_RWX ((k_mem_partition_attr_t) \</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="preprocessor">        {(P_RW_U_RW_Msk), MPU_MAIR_INDEX_SRAM})</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#a78f9b21aa8b5c894db28328f5a1e2641">  202</a></span><span class="preprocessor">#define K_MEM_PARTITION_P_RX_U_RX ((k_mem_partition_attr_t) \</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="preprocessor">        {(P_RO_U_RO_Msk), MPU_MAIR_INDEX_SRAM})</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span> </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment">/*</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment"> * @brief Evaluate Write-ability</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment"> *</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment"> * Evaluate whether the access permissions include write-ability.</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment"> *</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment"> * @param attr The k_mem_partition_attr_t object holding the</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment"> *             MPU attributes to be checked against write-ability.</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment"> */</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#a7879968909ce2f0e33763ae1e2fc9d84">  213</a></span><span class="preprocessor">#define K_MEM_PARTITION_IS_WRITABLE(attr) \</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="preprocessor">        ({ \</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="preprocessor">                int __is_writable__; \</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="preprocessor">                switch (attr.rbar &amp; MPU_RBAR_AP_Msk) { \</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="preprocessor">                case P_RW_U_RW_Msk: \</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="preprocessor">                case P_RW_U_NA_Msk: \</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="preprocessor">                        __is_writable__ = 1; \</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="preprocessor">                        break; \</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="preprocessor">                default: \</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="preprocessor">                        __is_writable__ = 0; \</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="preprocessor">                } \</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="preprocessor">                __is_writable__; \</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="preprocessor">        })</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span> </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment">/*</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment"> * @brief Evaluate Execution allowance</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment"> *</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment"> * Evaluate whether the access permissions include execution.</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment"> *</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment"> * @param attr The k_mem_partition_attr_t object holding the</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment"> *             MPU attributes to be checked against execution</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment"> *             allowance.</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment"> */</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#ab6fb9b9c6c1c968a11ae80bfd70fec26">  236</a></span><span class="preprocessor">#define K_MEM_PARTITION_IS_EXECUTABLE(attr) \</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="preprocessor">        (!((attr.rbar) &amp; (NOT_EXEC)))</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span> </div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment">/* Attributes for no-cache enabling (share-ability is selected by default) */</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span> </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment">/* Read-Write access permission attributes */</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#afb811f7933ed0147b255c170427e0fb6">  242</a></span><span class="preprocessor">#define K_MEM_PARTITION_P_RW_U_RW_NOCACHE ((k_mem_partition_attr_t) \</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="preprocessor">        {(P_RW_U_RW_Msk | NOT_EXEC | OUTER_SHAREABLE_Msk), \</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="preprocessor">                MPU_MAIR_INDEX_SRAM_NOCACHE})</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#a8c982ab9a12ea1da0b7505c915832e89">  245</a></span><span class="preprocessor">#define K_MEM_PARTITION_P_RW_U_NA_NOCACHE ((k_mem_partition_attr_t) \</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="preprocessor">        {(P_RW_U_NA_Msk | NOT_EXEC | OUTER_SHAREABLE_Msk), \</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="preprocessor">                MPU_MAIR_INDEX_SRAM_NOCACHE})</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#a840d782e977d03ed4f9ca5858f61d1a5">  248</a></span><span class="preprocessor">#define K_MEM_PARTITION_P_RO_U_RO_NOCACHE ((k_mem_partition_attr_t) \</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="preprocessor">        {(P_RO_U_RO_Msk | NOT_EXEC | OUTER_SHAREABLE_Msk), \</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="preprocessor">                MPU_MAIR_INDEX_SRAM_NOCACHE})</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#ae47c158f93de002298e0c46a47c6337e">  251</a></span><span class="preprocessor">#define K_MEM_PARTITION_P_RO_U_NA_NOCACHE ((k_mem_partition_attr_t) \</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="preprocessor">        {(P_RO_U_NA_Msk | NOT_EXEC | OUTER_SHAREABLE_Msk), \</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="preprocessor">                MPU_MAIR_INDEX_SRAM_NOCACHE})</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span> </div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment">/* Execution-allowed attributes */</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#a5bcd5603dda3c2825a0eca8a7d994d83">  256</a></span><span class="preprocessor">#define K_MEM_PARTITION_P_RWX_U_RWX_NOCACHE ((k_mem_partition_attr_t) \</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="preprocessor">        {(P_RW_U_RW_Msk | OUTER_SHAREABLE_Msk), MPU_MAIR_INDEX_SRAM_NOCACHE})</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="arm__mpu__v8m_8h.html#a0b22795be27057cc03e6f49d1e1e455d">  258</a></span><span class="preprocessor">#define K_MEM_PARTITION_P_RX_U_RX_NOCACHE ((k_mem_partition_attr_t) \</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="preprocessor">        {(P_RO_U_RO_Msk | OUTER_SHAREABLE_Msk), MPU_MAIR_INDEX_SRAM_NOCACHE})</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span> </div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="preprocessor">#endif </span><span class="comment">/* _ASMLANGUAGE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span> </div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="preprocessor">#define _ARCH_MEM_PARTITION_ALIGN_CHECK(start, size) \</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="preprocessor">        BUILD_ASSERT((size &gt; 0) &amp;&amp; ((uint32_t)start % \</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="preprocessor">                        CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE == 0U) &amp;&amp; \</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="preprocessor">                ((size) % CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE == 0), \</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="preprocessor">                &quot; the start and size of the partition must align &quot;</span> \</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>                &quot;with the minimum MPU region size.&quot;)</div>
<div class="ttc" id="aarc_2arch_8h_html_a58f790e348e5e1c4a3962a134cfb505f"><div class="ttname"><a href="arc_2arch_8h.html#a58f790e348e5e1c4a3962a134cfb505f">k_mem_partition_attr_t</a></div><div class="ttdeci">uint32_t k_mem_partition_attr_t</div><div class="ttdef"><b>Definition:</b> arch.h:210</div></div>
<div class="ttc" id="acortex__m_2cmsis_8h_html"><div class="ttname"><a href="cortex__m_2cmsis_8h.html">cmsis.h</a></div><div class="ttdoc">CMSIS interface file.</div></div>
<div class="ttc" id="astdint_8h_html_a0a8582351ac627ee8bde2973c825e47f"><div class="ttname"><a href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></div><div class="ttdeci">__UINT32_TYPE__ uint32_t</div><div class="ttdef"><b>Definition:</b> stdint.h:60</div></div>
<div class="ttc" id="astdint_8h_html_a3cb4a16b0e8d6af0af86d4fd6ba5fd9d"><div class="ttname"><a href="stdint_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a></div><div class="ttdeci">__UINT8_TYPE__ uint8_t</div><div class="ttdef"><b>Definition:</b> stdint.h:58</div></div>
<div class="ttc" id="astdint_8h_html_a5debae8b2a1ec20a6694c0c443ee399e"><div class="ttname"><a href="stdint_8h.html#a5debae8b2a1ec20a6694c0c443ee399e">uint16_t</a></div><div class="ttdeci">__UINT16_TYPE__ uint16_t</div><div class="ttdef"><b>Definition:</b> stdint.h:59</div></div>
<div class="ttc" id="astructarm__mpu__region__attr_html"><div class="ttname"><a href="structarm__mpu__region__attr.html">arm_mpu_region_attr</a></div><div class="ttdef"><b>Definition:</b> arm_mpu_v7m.h:141</div></div>
<div class="ttc" id="astructarm__mpu__region__attr_html_a02565921f84b5f03f9f86c67a935b17a"><div class="ttname"><a href="structarm__mpu__region__attr.html#a02565921f84b5f03f9f86c67a935b17a">arm_mpu_region_attr::rbar</a></div><div class="ttdeci">uint8_t rbar</div><div class="ttdef"><b>Definition:</b> arm_mpu_v8m.h:163</div></div>
<div class="ttc" id="astructarm__mpu__region__attr_html_a77b05b42da47d398373dd747112def37"><div class="ttname"><a href="structarm__mpu__region__attr.html#a77b05b42da47d398373dd747112def37">arm_mpu_region_attr::r_limit</a></div><div class="ttdeci">uint32_t r_limit</div><div class="ttdef"><b>Definition:</b> arm_mpu_v8m.h:167</div></div>
<div class="ttc" id="astructarm__mpu__region__attr_html_a791b4f41df0ed0cb3eb5e69d944f038e"><div class="ttname"><a href="structarm__mpu__region__attr.html#a791b4f41df0ed0cb3eb5e69d944f038e">arm_mpu_region_attr::mair_idx</a></div><div class="ttdeci">uint8_t mair_idx</div><div class="ttdef"><b>Definition:</b> arm_mpu_v8m.h:165</div></div>
<div class="ttc" id="astructk__mem__partition__attr__t_html_a015f590fd186c7042386cbcce25b134f"><div class="ttname"><a href="structk__mem__partition__attr__t.html#a015f590fd186c7042386cbcce25b134f">k_mem_partition_attr_t::rbar</a></div><div class="ttdeci">uint16_t rbar</div><div class="ttdef"><b>Definition:</b> arm_mpu_v8m.h:174</div></div>
<div class="ttc" id="astructk__mem__partition__attr__t_html_acf7bbe6773a1273b29df31618602ed3c"><div class="ttname"><a href="structk__mem__partition__attr__t.html#acf7bbe6773a1273b29df31618602ed3c">k_mem_partition_attr_t::mair_idx</a></div><div class="ttdeci">uint16_t mair_idx</div><div class="ttdef"><b>Definition:</b> arm_mpu_v8m.h:175</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.9.1-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_7c40e03ac1dfef8b430578d46da2b8fd.html">arch</a></li><li class="navelem"><a class="el" href="dir_9781f966b74666fe2a685038130e4557.html">arm</a></li><li class="navelem"><a class="el" href="dir_b193b5ea49ea3ac1f9e27dd09717d0f0.html">aarch32</a></li><li class="navelem"><a class="el" href="dir_95a803cff4b1e33ba82ee614a54a5b61.html">mpu</a></li><li class="navelem"><a class="el" href="arm__mpu__v8m_8h.html">arm_mpu_v8m.h</a></li>
    <li class="footer">Generated on Sat Mar 5 2022 05:00:44 for Zephyr API Documentation by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2 </li>
  </ul>
</div>
<script type="text/javascript">
  $(function() {
    toggleButton = document.createElement('doxygen-awesome-dark-mode-toggle')
    toggleButton.title = "Toggle Light/Dark Mode"
    $(document).ready(function(){
      document.getElementById("MSearchBox").parentNode.appendChild(toggleButton)
    })
    // every resize will remove the button, which is why it has to be added again:
    $(window).resize(function(){
      document.getElementById("MSearchBox").parentNode.appendChild(toggleButton)
    })
  })
</script>
</body>
</html>
