Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto dd429faf13654bdbaa58cc108d99a37b --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rcvrTEST_behav xil_defaultlib.rcvrTEST xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port rst on this module [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/KD_ZH/imports/Lab_5 mx_rcvr Testbench/rcvrTEST.sv:28]
Completed static elaboration
Starting simulation data flow analysis
ERROR: [XSIM 43-3250] File C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/sources_1/new/mx_rcvr.sv, line 23. Unsupported named port connection association : .rst(rst) where formal is alias port.
