--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3
-s 3 -n 3 -fastpaths -xml exampleVerilog.twx exampleVerilog.ncd -o
exampleVerilog.twr exampleVerilog.pcf

Design file:              exampleVerilog.ncd
Physical constraint file: exampleVerilog.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_P2P = MAXDELAY FROM TIMEGRP "FFS" TO TIMEGRP "FFS" 10 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 3966 paths analyzed, 802 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.536ns.
--------------------------------------------------------------------------------

Paths for end point Val3_0 (SLICE_X32Y15.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          Val3_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.479ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.464 - 0.486)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to Val3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y35.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X30Y29.A5      net (fanout=7)        1.370   processor/bank
    SLICE_X30Y29.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X31Y31.D3      net (fanout=2)        0.878   processor/sy<1>
    SLICE_X31Y31.D       Tilo                  0.259   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X18Y25.D4      net (fanout=16)       1.462   port_id<1>
    SLICE_X18Y25.DMUX    Tilo                  0.261   in_port<4>
                                                       _n0085_inv1
    SLICE_X32Y15.CE      net (fanout=1)        1.303   _n0085_inv
    SLICE_X32Y15.CLK     Tceck                 0.335   Val3<3>
                                                       Val3_0
    -------------------------------------------------  ---------------------------
    Total                                      6.479ns (1.466ns logic, 5.013ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          Val3_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.284ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.464 - 0.486)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to Val3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y35.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X30Y29.A5      net (fanout=7)        1.370   processor/bank
    SLICE_X30Y29.AMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA
    SLICE_X31Y31.D5      net (fanout=2)        0.432   processor/sy<0>
    SLICE_X31Y31.DMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5
    SLICE_X18Y25.D2      net (fanout=16)       1.601   port_id<0>
    SLICE_X18Y25.DMUX    Tilo                  0.261   in_port<4>
                                                       _n0085_inv1
    SLICE_X32Y15.CE      net (fanout=1)        1.303   _n0085_inv
    SLICE_X32Y15.CLK     Tceck                 0.335   Val3<3>
                                                       Val3_0
    -------------------------------------------------  ---------------------------
    Total                                      6.284ns (1.578ns logic, 4.706ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          Val3_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.036ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.464 - 0.486)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to Val3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y35.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X30Y29.C5      net (fanout=7)        1.333   processor/bank
    SLICE_X30Y29.CMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMC
    SLICE_X31Y31.C3      net (fanout=2)        0.513   processor/sy<2>
    SLICE_X31Y31.CMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X18Y25.D5      net (fanout=12)       1.309   port_id<2>
    SLICE_X18Y25.DMUX    Tilo                  0.261   in_port<4>
                                                       _n0085_inv1
    SLICE_X32Y15.CE      net (fanout=1)        1.303   _n0085_inv
    SLICE_X32Y15.CLK     Tceck                 0.335   Val3<3>
                                                       Val3_0
    -------------------------------------------------  ---------------------------
    Total                                      6.036ns (1.578ns logic, 4.458ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point Val3_3 (SLICE_X32Y15.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          Val3_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.459ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.464 - 0.486)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to Val3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y35.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X30Y29.A5      net (fanout=7)        1.370   processor/bank
    SLICE_X30Y29.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X31Y31.D3      net (fanout=2)        0.878   processor/sy<1>
    SLICE_X31Y31.D       Tilo                  0.259   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X18Y25.D4      net (fanout=16)       1.462   port_id<1>
    SLICE_X18Y25.DMUX    Tilo                  0.261   in_port<4>
                                                       _n0085_inv1
    SLICE_X32Y15.CE      net (fanout=1)        1.303   _n0085_inv
    SLICE_X32Y15.CLK     Tceck                 0.315   Val3<3>
                                                       Val3_3
    -------------------------------------------------  ---------------------------
    Total                                      6.459ns (1.446ns logic, 5.013ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          Val3_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.264ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.464 - 0.486)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to Val3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y35.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X30Y29.A5      net (fanout=7)        1.370   processor/bank
    SLICE_X30Y29.AMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA
    SLICE_X31Y31.D5      net (fanout=2)        0.432   processor/sy<0>
    SLICE_X31Y31.DMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5
    SLICE_X18Y25.D2      net (fanout=16)       1.601   port_id<0>
    SLICE_X18Y25.DMUX    Tilo                  0.261   in_port<4>
                                                       _n0085_inv1
    SLICE_X32Y15.CE      net (fanout=1)        1.303   _n0085_inv
    SLICE_X32Y15.CLK     Tceck                 0.315   Val3<3>
                                                       Val3_3
    -------------------------------------------------  ---------------------------
    Total                                      6.264ns (1.558ns logic, 4.706ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          Val3_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.016ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.464 - 0.486)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to Val3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y35.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X30Y29.C5      net (fanout=7)        1.333   processor/bank
    SLICE_X30Y29.CMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMC
    SLICE_X31Y31.C3      net (fanout=2)        0.513   processor/sy<2>
    SLICE_X31Y31.CMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X18Y25.D5      net (fanout=12)       1.309   port_id<2>
    SLICE_X18Y25.DMUX    Tilo                  0.261   in_port<4>
                                                       _n0085_inv1
    SLICE_X32Y15.CE      net (fanout=1)        1.303   _n0085_inv
    SLICE_X32Y15.CLK     Tceck                 0.315   Val3<3>
                                                       Val3_3
    -------------------------------------------------  ---------------------------
    Total                                      6.016ns (1.558ns logic, 4.458ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point Val3_2 (SLICE_X32Y15.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          Val3_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.458ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.464 - 0.486)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to Val3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y35.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X30Y29.A5      net (fanout=7)        1.370   processor/bank
    SLICE_X30Y29.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X31Y31.D3      net (fanout=2)        0.878   processor/sy<1>
    SLICE_X31Y31.D       Tilo                  0.259   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X18Y25.D4      net (fanout=16)       1.462   port_id<1>
    SLICE_X18Y25.DMUX    Tilo                  0.261   in_port<4>
                                                       _n0085_inv1
    SLICE_X32Y15.CE      net (fanout=1)        1.303   _n0085_inv
    SLICE_X32Y15.CLK     Tceck                 0.314   Val3<3>
                                                       Val3_2
    -------------------------------------------------  ---------------------------
    Total                                      6.458ns (1.445ns logic, 5.013ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          Val3_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.263ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.464 - 0.486)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to Val3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y35.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X30Y29.A5      net (fanout=7)        1.370   processor/bank
    SLICE_X30Y29.AMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA
    SLICE_X31Y31.D5      net (fanout=2)        0.432   processor/sy<0>
    SLICE_X31Y31.DMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5
    SLICE_X18Y25.D2      net (fanout=16)       1.601   port_id<0>
    SLICE_X18Y25.DMUX    Tilo                  0.261   in_port<4>
                                                       _n0085_inv1
    SLICE_X32Y15.CE      net (fanout=1)        1.303   _n0085_inv
    SLICE_X32Y15.CLK     Tceck                 0.314   Val3<3>
                                                       Val3_2
    -------------------------------------------------  ---------------------------
    Total                                      6.263ns (1.557ns logic, 4.706ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          Val3_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.015ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.464 - 0.486)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to Val3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y35.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X30Y29.C5      net (fanout=7)        1.333   processor/bank
    SLICE_X30Y29.CMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMC
    SLICE_X31Y31.C3      net (fanout=2)        0.513   processor/sy<2>
    SLICE_X31Y31.CMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X18Y25.D5      net (fanout=12)       1.309   port_id<2>
    SLICE_X18Y25.DMUX    Tilo                  0.261   in_port<4>
                                                       _n0085_inv1
    SLICE_X32Y15.CE      net (fanout=1)        1.303   _n0085_inv
    SLICE_X32Y15.CLK     Tceck                 0.314   Val3<3>
                                                       Val3_2
    -------------------------------------------------  ---------------------------
    Total                                      6.015ns (1.557ns logic, 4.458ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_P2P = MAXDELAY FROM TIMEGRP "FFS" TO TIMEGRP "FFS" 10 ns;
--------------------------------------------------------------------------------

Paths for end point in_port_1 (SLICE_X19Y25.C6), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keypad/sel_1 (FF)
  Destination:          in_port_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.464ns (Levels of Logic = 2)
  Positive Clock Path Skew: 1.359ns (2.681 - 1.322)
  Source Clock:         DivBy100000/clk_out rising
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: keypad/sel_1 to in_port_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y24.BQ      Tcko                  0.421   keypad/sel<1>
                                                       keypad/sel_1
    SLICE_X19Y25.D4      net (fanout=5)        0.395   keypad/sel<1>
    SLICE_X19Y25.D       Tilo                  0.244   in_port<1>
                                                       port_id[1]_GND_1_o_select_4_OUT<6>_SW0
    SLICE_X19Y25.C6      net (fanout=1)        0.112   N7
    SLICE_X19Y25.CLK     Tah         (-Th)    -0.292   in_port<1>
                                                       port_id[1]_GND_1_o_select_4_OUT<6>
                                                       in_port_1
    -------------------------------------------------  ---------------------------
    Total                                      1.464ns (0.957ns logic, 0.507ns route)
                                                       (65.4% logic, 34.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.158ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keypad/sel_0 (FF)
  Destination:          in_port_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.552ns (Levels of Logic = 2)
  Positive Clock Path Skew: 1.359ns (2.681 - 1.322)
  Source Clock:         DivBy100000/clk_out rising
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: keypad/sel_0 to in_port_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y24.AQ      Tcko                  0.421   keypad/sel<1>
                                                       keypad/sel_0
    SLICE_X19Y25.D3      net (fanout=7)        0.483   keypad/sel<0>
    SLICE_X19Y25.D       Tilo                  0.244   in_port<1>
                                                       port_id[1]_GND_1_o_select_4_OUT<6>_SW0
    SLICE_X19Y25.C6      net (fanout=1)        0.112   N7
    SLICE_X19Y25.CLK     Tah         (-Th)    -0.292   in_port<1>
                                                       port_id[1]_GND_1_o_select_4_OUT<6>
                                                       in_port_1
    -------------------------------------------------  ---------------------------
    Total                                      1.552ns (0.957ns logic, 0.595ns route)
                                                       (61.7% logic, 38.3% route)
--------------------------------------------------------------------------------

Paths for end point in_port_3 (SLICE_X18Y25.B4), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.139ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keypad/sel_1 (FF)
  Destination:          in_port_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.533ns (Levels of Logic = 2)
  Positive Clock Path Skew: 1.359ns (2.681 - 1.322)
  Source Clock:         DivBy100000/clk_out rising
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: keypad/sel_1 to in_port_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y24.BQ      Tcko                  0.421   keypad/sel<1>
                                                       keypad/sel_1
    SLICE_X18Y25.C4      net (fanout=5)        0.425   keypad/sel<1>
    SLICE_X18Y25.C       Tilo                  0.192   in_port<4>
                                                       port_id[1]_GND_1_o_select_4_OUT<4>_SW0
    SLICE_X18Y25.B4      net (fanout=1)        0.254   N3
    SLICE_X18Y25.CLK     Tah         (-Th)    -0.241   in_port<4>
                                                       port_id[1]_GND_1_o_select_4_OUT<4>
                                                       in_port_3
    -------------------------------------------------  ---------------------------
    Total                                      1.533ns (0.854ns logic, 0.679ns route)
                                                       (55.7% logic, 44.3% route)
--------------------------------------------------------------------------------

Paths for end point in_port_3 (SLICE_X18Y25.B4), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.188ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keypad/sel_0 (FF)
  Destination:          in_port_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.582ns (Levels of Logic = 2)
  Positive Clock Path Skew: 1.359ns (2.681 - 1.322)
  Source Clock:         DivBy100000/clk_out rising
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: keypad/sel_0 to in_port_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y24.AQ      Tcko                  0.421   keypad/sel<1>
                                                       keypad/sel_0
    SLICE_X18Y25.C3      net (fanout=7)        0.474   keypad/sel<0>
    SLICE_X18Y25.C       Tilo                  0.192   in_port<4>
                                                       port_id[1]_GND_1_o_select_4_OUT<4>_SW0
    SLICE_X18Y25.B4      net (fanout=1)        0.254   N3
    SLICE_X18Y25.CLK     Tah         (-Th)    -0.241   in_port<4>
                                                       port_id[1]_GND_1_o_select_4_OUT<4>
                                                       in_port_3
    -------------------------------------------------  ---------------------------
    Total                                      1.582ns (0.854ns logic, 0.728ns route)
                                                       (54.0% logic, 46.0% route)
--------------------------------------------------------------------------------

Paths for end point in_port_2 (SLICE_X18Y25.A1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.330ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keypad/sel_1 (FF)
  Destination:          in_port_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.724ns (Levels of Logic = 2)
  Positive Clock Path Skew: 1.359ns (2.681 - 1.322)
  Source Clock:         DivBy100000/clk_out rising
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: keypad/sel_1 to in_port_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y24.BQ      Tcko                  0.421   keypad/sel<1>
                                                       keypad/sel_1
    SLICE_X18Y24.B5      net (fanout=5)        0.191   keypad/sel<1>
    SLICE_X18Y24.BMUX    Tilo                  0.246   keypad/sel<1>
                                                       port_id[1]_GND_1_o_select_4_OUT<5>_SW0
    SLICE_X18Y25.A1      net (fanout=1)        0.625   N5
    SLICE_X18Y25.CLK     Tah         (-Th)    -0.241   in_port<4>
                                                       port_id[1]_GND_1_o_select_4_OUT<5>
                                                       in_port_2
    -------------------------------------------------  ---------------------------
    Total                                      1.724ns (0.908ns logic, 0.816ns route)
                                                       (52.7% logic, 47.3% route)
--------------------------------------------------------------------------------

Paths for end point in_port_2 (SLICE_X18Y25.A1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.586ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keypad/sel_0 (FF)
  Destination:          in_port_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.980ns (Levels of Logic = 2)
  Positive Clock Path Skew: 1.359ns (2.681 - 1.322)
  Source Clock:         DivBy100000/clk_out rising
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: keypad/sel_0 to in_port_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y24.AQ      Tcko                  0.421   keypad/sel<1>
                                                       keypad/sel_0
    SLICE_X18Y24.B2      net (fanout=7)        0.447   keypad/sel<0>
    SLICE_X18Y24.BMUX    Tilo                  0.246   keypad/sel<1>
                                                       port_id[1]_GND_1_o_select_4_OUT<5>_SW0
    SLICE_X18Y25.A1      net (fanout=1)        0.625   N5
    SLICE_X18Y25.CLK     Tah         (-Th)    -0.241   in_port<4>
                                                       port_id[1]_GND_1_o_select_4_OUT<5>
                                                       in_port_2
    -------------------------------------------------  ---------------------------
    Total                                      1.980ns (0.908ns logic, 1.072ns route)
                                                       (45.9% logic, 54.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6837 paths analyzed, 793 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.207ns.
--------------------------------------------------------------------------------

Paths for end point Val3_0 (SLICE_X32Y15.CE), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SIMPLE/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          Val3_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.153ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.464 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SIMPLE/ram_1k_generate.s6.kcpsm6_rom to Val3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA5    Trcko_DOA             1.850   SIMPLE/ram_1k_generate.s6.kcpsm6_rom
                                                       SIMPLE/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X30Y29.A2      net (fanout=7)        1.602   instruction<5>
    SLICE_X30Y29.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X31Y31.D3      net (fanout=2)        0.878   processor/sy<1>
    SLICE_X31Y31.D       Tilo                  0.259   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X18Y25.D4      net (fanout=16)       1.462   port_id<1>
    SLICE_X18Y25.DMUX    Tilo                  0.261   in_port<4>
                                                       _n0085_inv1
    SLICE_X32Y15.CE      net (fanout=1)        1.303   _n0085_inv
    SLICE_X32Y15.CLK     Tceck                 0.335   Val3<3>
                                                       Val3_0
    -------------------------------------------------  ---------------------------
    Total                                      8.153ns (2.908ns logic, 5.245ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SIMPLE/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          Val3_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.958ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.464 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SIMPLE/ram_1k_generate.s6.kcpsm6_rom to Val3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA5    Trcko_DOA             1.850   SIMPLE/ram_1k_generate.s6.kcpsm6_rom
                                                       SIMPLE/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X30Y29.A2      net (fanout=7)        1.602   instruction<5>
    SLICE_X30Y29.AMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA
    SLICE_X31Y31.D5      net (fanout=2)        0.432   processor/sy<0>
    SLICE_X31Y31.DMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5
    SLICE_X18Y25.D2      net (fanout=16)       1.601   port_id<0>
    SLICE_X18Y25.DMUX    Tilo                  0.261   in_port<4>
                                                       _n0085_inv1
    SLICE_X32Y15.CE      net (fanout=1)        1.303   _n0085_inv
    SLICE_X32Y15.CLK     Tceck                 0.335   Val3<3>
                                                       Val3_0
    -------------------------------------------------  ---------------------------
    Total                                      7.958ns (3.020ns logic, 4.938ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SIMPLE/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          Val3_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.876ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.464 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SIMPLE/ram_1k_generate.s6.kcpsm6_rom to Val3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA6    Trcko_DOA             1.850   SIMPLE/ram_1k_generate.s6.kcpsm6_rom
                                                       SIMPLE/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X30Y29.A3      net (fanout=7)        1.325   instruction<6>
    SLICE_X30Y29.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X31Y31.D3      net (fanout=2)        0.878   processor/sy<1>
    SLICE_X31Y31.D       Tilo                  0.259   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X18Y25.D4      net (fanout=16)       1.462   port_id<1>
    SLICE_X18Y25.DMUX    Tilo                  0.261   in_port<4>
                                                       _n0085_inv1
    SLICE_X32Y15.CE      net (fanout=1)        1.303   _n0085_inv
    SLICE_X32Y15.CLK     Tceck                 0.335   Val3<3>
                                                       Val3_0
    -------------------------------------------------  ---------------------------
    Total                                      7.876ns (2.908ns logic, 4.968ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point Val3_3 (SLICE_X32Y15.CE), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SIMPLE/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          Val3_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.133ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.464 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SIMPLE/ram_1k_generate.s6.kcpsm6_rom to Val3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA5    Trcko_DOA             1.850   SIMPLE/ram_1k_generate.s6.kcpsm6_rom
                                                       SIMPLE/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X30Y29.A2      net (fanout=7)        1.602   instruction<5>
    SLICE_X30Y29.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X31Y31.D3      net (fanout=2)        0.878   processor/sy<1>
    SLICE_X31Y31.D       Tilo                  0.259   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X18Y25.D4      net (fanout=16)       1.462   port_id<1>
    SLICE_X18Y25.DMUX    Tilo                  0.261   in_port<4>
                                                       _n0085_inv1
    SLICE_X32Y15.CE      net (fanout=1)        1.303   _n0085_inv
    SLICE_X32Y15.CLK     Tceck                 0.315   Val3<3>
                                                       Val3_3
    -------------------------------------------------  ---------------------------
    Total                                      8.133ns (2.888ns logic, 5.245ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SIMPLE/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          Val3_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.938ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.464 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SIMPLE/ram_1k_generate.s6.kcpsm6_rom to Val3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA5    Trcko_DOA             1.850   SIMPLE/ram_1k_generate.s6.kcpsm6_rom
                                                       SIMPLE/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X30Y29.A2      net (fanout=7)        1.602   instruction<5>
    SLICE_X30Y29.AMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA
    SLICE_X31Y31.D5      net (fanout=2)        0.432   processor/sy<0>
    SLICE_X31Y31.DMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5
    SLICE_X18Y25.D2      net (fanout=16)       1.601   port_id<0>
    SLICE_X18Y25.DMUX    Tilo                  0.261   in_port<4>
                                                       _n0085_inv1
    SLICE_X32Y15.CE      net (fanout=1)        1.303   _n0085_inv
    SLICE_X32Y15.CLK     Tceck                 0.315   Val3<3>
                                                       Val3_3
    -------------------------------------------------  ---------------------------
    Total                                      7.938ns (3.000ns logic, 4.938ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SIMPLE/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          Val3_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.856ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.464 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SIMPLE/ram_1k_generate.s6.kcpsm6_rom to Val3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA6    Trcko_DOA             1.850   SIMPLE/ram_1k_generate.s6.kcpsm6_rom
                                                       SIMPLE/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X30Y29.A3      net (fanout=7)        1.325   instruction<6>
    SLICE_X30Y29.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X31Y31.D3      net (fanout=2)        0.878   processor/sy<1>
    SLICE_X31Y31.D       Tilo                  0.259   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X18Y25.D4      net (fanout=16)       1.462   port_id<1>
    SLICE_X18Y25.DMUX    Tilo                  0.261   in_port<4>
                                                       _n0085_inv1
    SLICE_X32Y15.CE      net (fanout=1)        1.303   _n0085_inv
    SLICE_X32Y15.CLK     Tceck                 0.315   Val3<3>
                                                       Val3_3
    -------------------------------------------------  ---------------------------
    Total                                      7.856ns (2.888ns logic, 4.968ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point Val3_2 (SLICE_X32Y15.CE), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SIMPLE/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          Val3_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.132ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.464 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SIMPLE/ram_1k_generate.s6.kcpsm6_rom to Val3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA5    Trcko_DOA             1.850   SIMPLE/ram_1k_generate.s6.kcpsm6_rom
                                                       SIMPLE/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X30Y29.A2      net (fanout=7)        1.602   instruction<5>
    SLICE_X30Y29.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X31Y31.D3      net (fanout=2)        0.878   processor/sy<1>
    SLICE_X31Y31.D       Tilo                  0.259   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X18Y25.D4      net (fanout=16)       1.462   port_id<1>
    SLICE_X18Y25.DMUX    Tilo                  0.261   in_port<4>
                                                       _n0085_inv1
    SLICE_X32Y15.CE      net (fanout=1)        1.303   _n0085_inv
    SLICE_X32Y15.CLK     Tceck                 0.314   Val3<3>
                                                       Val3_2
    -------------------------------------------------  ---------------------------
    Total                                      8.132ns (2.887ns logic, 5.245ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SIMPLE/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          Val3_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.937ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.464 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SIMPLE/ram_1k_generate.s6.kcpsm6_rom to Val3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA5    Trcko_DOA             1.850   SIMPLE/ram_1k_generate.s6.kcpsm6_rom
                                                       SIMPLE/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X30Y29.A2      net (fanout=7)        1.602   instruction<5>
    SLICE_X30Y29.AMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA
    SLICE_X31Y31.D5      net (fanout=2)        0.432   processor/sy<0>
    SLICE_X31Y31.DMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5
    SLICE_X18Y25.D2      net (fanout=16)       1.601   port_id<0>
    SLICE_X18Y25.DMUX    Tilo                  0.261   in_port<4>
                                                       _n0085_inv1
    SLICE_X32Y15.CE      net (fanout=1)        1.303   _n0085_inv
    SLICE_X32Y15.CLK     Tceck                 0.314   Val3<3>
                                                       Val3_2
    -------------------------------------------------  ---------------------------
    Total                                      7.937ns (2.999ns logic, 4.938ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SIMPLE/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          Val3_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.855ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.464 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SIMPLE/ram_1k_generate.s6.kcpsm6_rom to Val3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA6    Trcko_DOA             1.850   SIMPLE/ram_1k_generate.s6.kcpsm6_rom
                                                       SIMPLE/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X30Y29.A3      net (fanout=7)        1.325   instruction<6>
    SLICE_X30Y29.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X31Y31.D3      net (fanout=2)        0.878   processor/sy<1>
    SLICE_X31Y31.D       Tilo                  0.259   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X18Y25.D4      net (fanout=16)       1.462   port_id<1>
    SLICE_X18Y25.DMUX    Tilo                  0.261   in_port<4>
                                                       _n0085_inv1
    SLICE_X32Y15.CE      net (fanout=1)        1.303   _n0085_inv
    SLICE_X32Y15.CLK     Tceck                 0.314   Val3<3>
                                                       Val3_2
    -------------------------------------------------  ---------------------------
    Total                                      7.855ns (2.887ns logic, 4.968ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point processor/stack_ram_high_RAMD (SLICE_X30Y33.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.355ns (requirement - (clock path skew + uncertainty - data path))
  Source:               processor/address_loop[10].pc_flop (FF)
  Destination:          processor/stack_ram_high_RAMD (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.356ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.118 - 0.117)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: processor/address_loop[10].pc_flop to processor/stack_ram_high_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y33.CQ      Tcko                  0.200   processor/KCPSM6_PC2
                                                       processor/address_loop[10].pc_flop
    SLICE_X30Y33.DX      net (fanout=3)        0.237   address<10>
    SLICE_X30Y33.CLK     Tdh         (-Th)     0.081   processor/KCPSM6_STACK_RAM1
                                                       processor/stack_ram_high_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      0.356ns (0.119ns logic, 0.237ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Paths for end point processor/stack_ram_high_RAMC_D1 (SLICE_X30Y33.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.361ns (requirement - (clock path skew + uncertainty - data path))
  Source:               processor/address_loop[9].pc_flop (FF)
  Destination:          processor/stack_ram_high_RAMC_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.362ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.118 - 0.117)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: processor/address_loop[9].pc_flop to processor/stack_ram_high_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y33.BQ      Tcko                  0.200   processor/KCPSM6_PC2
                                                       processor/address_loop[9].pc_flop
    SLICE_X30Y33.CI      net (fanout=3)        0.138   address<9>
    SLICE_X30Y33.CLK     Tdh         (-Th)    -0.024   processor/KCPSM6_STACK_RAM1
                                                       processor/stack_ram_high_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.362ns (0.224ns logic, 0.138ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------

Paths for end point processor/stack_ram_high_RAMA (SLICE_X30Y33.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               processor/stack_loop[1].upper_stack.pointer_flop (FF)
  Destination:          processor/stack_ram_high_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.409ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.118 - 0.116)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: processor/stack_loop[1].upper_stack.pointer_flop to processor/stack_ram_high_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y34.BQ      Tcko                  0.200   processor/KCPSM6_STACK0
                                                       processor/stack_loop[1].upper_stack.pointer_flop
    SLICE_X30Y33.D2      net (fanout=9)        0.504   processor/stack_pointer<1>
    SLICE_X30Y33.CLK     Tah         (-Th)     0.295   processor/KCPSM6_STACK_RAM1
                                                       processor/stack_ram_high_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.409ns (-0.095ns logic, 0.504ns route)
                                                       (-23.2% logic, 123.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: SIMPLE/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Logical resource: SIMPLE/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.962ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: processor/KCPSM6_SPM0/CLK
  Logical resource: processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram_RAMA/CLK
  Location pin: SLICE_X18Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.207|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10803 paths, 0 nets, and 856 connections

Design statistics:
   Minimum period:   8.207ns{1}   (Maximum frequency: 121.847MHz)
   Maximum path delay from/to any node:   6.536ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Feb 20 21:58:15 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 244 MB



