Array size: 14 x 14 logic blocks.

Routing:

Net 0 (net1_2)

SOURCE (11,0)  Pad: 1  
  OPIN (11,0)  Pad: 1  
 CHANX (11,0)  Track: 1  
 CHANY (11,1)  Track: 1  
 CHANY (11,2)  Track: 1  
  IPIN (11,2)  Pin: 6  
  SINK (11,2)  Class: 6  


Net 1 (net2_2)

SOURCE (11,2)  Class: 24  
  OPIN (11,2)  Pin: 24  
 CHANX (11,2)  Track: 15  
 CHANY (11,2)  Track: 15  
 CHANY (11,1)  Track: 15  
 CHANX (12,0)  Track: 15  
  IPIN (12,0)  Pad: 9  
  SINK (12,0)  Pad: 9  


Net 2 (net1_1)

SOURCE (9,0)  Pad: 1  
  OPIN (9,0)  Pad: 1  
 CHANX (9,0)  Track: 0  
 CHANX (10,0)  Track: 0  
 CHANX (11,0)  Track: 0  
 CHANY (11,1)  Track: 0  
  IPIN (11,1)  Pin: 6  
  SINK (11,1)  Class: 6  


Net 3 (net2_1)

SOURCE (11,1)  Class: 24  
  OPIN (11,1)  Pin: 24  
 CHANX (11,1)  Track: 16  
 CHANY (11,1)  Track: 16  
 CHANX (12,0)  Track: 16  
  IPIN (12,0)  Pad: 0  
  SINK (12,0)  Pad: 0  
