TimeQuest Timing Analyzer report for pc
Sun Mar 18 00:28:36 2012
Quartus II 32-bit Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 12. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 13. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 14. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Propagation Delay
 21. Minimum Propagation Delay
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 30. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 31. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 32. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Propagation Delay
 39. Minimum Propagation Delay
 40. Slow 1200mV 0C Model Metastability Report
 41. Fast 1200mV 0C Model Setup Summary
 42. Fast 1200mV 0C Model Hold Summary
 43. Fast 1200mV 0C Model Recovery Summary
 44. Fast 1200mV 0C Model Removal Summary
 45. Fast 1200mV 0C Model Minimum Pulse Width Summary
 46. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 47. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 48. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 49. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Propagation Delay
 56. Minimum Propagation Delay
 57. Fast 1200mV 0C Model Metastability Report
 58. Multicorner Timing Analysis Summary
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Progagation Delay
 64. Minimum Progagation Delay
 65. Board Trace Model Assignments
 66. Input Transition Times
 67. Slow Corner Signal Integrity Metrics
 68. Fast Corner Signal Integrity Metrics
 69. Setup Transfers
 70. Hold Transfers
 71. Recovery Transfers
 72. Removal Transfers
 73. Report TCCS
 74. Report RSKM
 75. Unconstrained Paths
 76. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition ;
; Revision Name      ; pc                                                              ;
; Device Family      ; Cyclone III                                                     ;
; Device Name        ; EP3C16F484C6                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                       ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 93.25 MHz ; 93.25 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 44.638 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.358 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.324 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.089 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; altera_reserved_tck ; 49.485 ; 0.000              ;
+---------------------+--------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.638 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 5.576      ;
; 45.197 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 5.018      ;
; 45.424 ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.204      ; 4.795      ;
; 45.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.176      ; 4.676      ;
; 45.519 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 4.695      ;
; 45.554 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 4.663      ;
; 45.624 ; sld_hub:auto_hub|irf_reg[3][7]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.204      ; 4.595      ;
; 45.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 4.537      ;
; 45.699 ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.204      ; 4.520      ;
; 45.810 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 4.406      ;
; 45.934 ; sld_hub:auto_hub|irf_reg[3][3]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.204      ; 4.285      ;
; 46.019 ; sld_hub:auto_hub|irf_reg[3][6]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.204      ; 4.200      ;
; 46.143 ; sld_hub:auto_hub|irf_reg[3][5]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.204      ; 4.076      ;
; 46.236 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 3.967      ;
; 46.242 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 3.976      ;
; 46.254 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 3.964      ;
; 46.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.181      ; 3.849      ;
; 46.420 ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 3.791      ;
; 46.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 3.786      ;
; 46.480 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.204      ; 3.739      ;
; 46.500 ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 3.716      ;
; 46.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 3.583      ;
; 46.732 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 3.482      ;
; 46.985 ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 3.229      ;
; 47.018 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 3.198      ;
; 47.148 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 3.068      ;
; 47.275 ; sld_hub:auto_hub|irsr_reg[9]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 2.942      ;
; 47.303 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 2.911      ;
; 47.329 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 2.876      ;
; 47.431 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 2.783      ;
; 47.452 ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 2.763      ;
; 47.517 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 2.698      ;
; 47.535 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 2.679      ;
; 47.542 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 2.672      ;
; 47.856 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 2.358      ;
; 93.107 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a5~portb_we_reg                                                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.315     ; 6.593      ;
; 93.222 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a13~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.313     ; 6.480      ;
; 93.419 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a17~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.312     ; 6.284      ;
; 93.598 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a9~portb_we_reg                                                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.323     ; 6.094      ;
; 93.756 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a16~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.328     ; 5.931      ;
; 93.867 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a14~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.306     ; 5.842      ;
; 93.903 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a17~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.164      ; 6.309      ;
; 93.906 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a0~portb_we_reg                                                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.313     ; 5.796      ;
; 93.919 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a1~portb_we_reg                                                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.324     ; 5.772      ;
; 94.003 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a22~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.162      ; 6.207      ;
; 94.062 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a17~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.161      ; 6.147      ;
; 94.097 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a4~portb_we_reg                                                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.319     ; 5.599      ;
; 94.102 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a17~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.163      ; 6.109      ;
; 94.105 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a7~portb_we_reg                                                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.317     ; 5.593      ;
; 94.127 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a22~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.310     ; 5.578      ;
; 94.131 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a11~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.310     ; 5.574      ;
; 94.160 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a22~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.159      ; 6.047      ;
; 94.200 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a22~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.161      ; 6.009      ;
; 94.271 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a28~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.321     ; 5.423      ;
; 94.283 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a2~portb_we_reg                                                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.316     ; 5.416      ;
; 94.336 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a18~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.305     ; 5.374      ;
; 94.336 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a5~portb_we_reg                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.164      ; 5.876      ;
; 94.377 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a2~portb_datain_reg0                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.170      ; 5.841      ;
; 94.378 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a2~portb_we_reg                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.165      ; 5.835      ;
; 94.378 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a2~portb_address_reg0                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.165      ; 5.835      ;
; 94.379 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a3~portb_we_reg                                                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.315     ; 5.321      ;
; 94.394 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a17~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.161      ; 5.815      ;
; 94.401 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a20~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.159      ; 5.806      ;
; 94.401 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a20~portb_address_reg0                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.159      ; 5.806      ;
; 94.402 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a20~portb_datain_reg0                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.164      ; 5.810      ;
; 94.414 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a26~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.305     ; 5.296      ;
; 94.417 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a20~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.162      ; 5.793      ;
; 94.418 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.538      ;
; 94.418 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a21~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.321     ; 5.276      ;
; 94.443 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.513      ;
; 94.444 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.512      ;
; 94.445 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.511      ;
; 94.445 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.511      ;
; 94.447 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.509      ;
; 94.447 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a8~portb_we_reg                                                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.328     ; 5.240      ;
; 94.452 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a20~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.310     ; 5.253      ;
; 94.452 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.504      ;
; 94.453 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.503      ;
; 94.456 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.500      ;
; 94.459 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a24~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.324     ; 5.232      ;
; 94.494 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a22~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.159      ; 5.713      ;
; 94.507 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a5~portb_we_reg                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.167      ; 5.708      ;
; 94.522 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a30~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.167      ; 5.693      ;
; 94.549 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a25~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.164      ; 5.663      ;
; 94.571 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.363      ;
; 94.572 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.362      ;
; 94.575 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.359      ;
; 94.576 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.358      ;
; 94.578 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a29~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.319     ; 5.118      ;
; 94.584 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.350      ;
; 94.589 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.345      ;
; 94.589 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.345      ;
; 94.598 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.336      ;
; 94.605 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.329      ;
; 94.605 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.329      ;
; 94.606 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.328      ;
; 94.611 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.323      ;
; 94.611 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a12~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.316     ; 5.088      ;
; 94.616 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.329      ;
; 94.616 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.329      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.358 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                          ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                     ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                         ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.362 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[268] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[267] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[271] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[270] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[265] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[264] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.324 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.204      ; 1.895      ;
; 96.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.584      ;
; 96.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.584      ;
; 96.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.584      ;
; 96.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.584      ;
; 96.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.584      ;
; 96.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.584      ;
; 96.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.584      ;
; 96.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.583      ;
; 96.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.583      ;
; 96.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.583      ;
; 96.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.583      ;
; 96.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.583      ;
; 96.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.583      ;
; 96.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.583      ;
; 96.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.583      ;
; 96.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.583      ;
; 96.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[224] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.590      ;
; 96.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[221] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.590      ;
; 96.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.590      ;
; 96.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[223] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.590      ;
; 96.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[222] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.590      ;
; 96.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[220] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.590      ;
; 96.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[219] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.590      ;
; 96.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.590      ;
; 96.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[217] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.590      ;
; 96.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.594      ;
; 96.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.594      ;
; 96.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.594      ;
; 96.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[227] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.590      ;
; 96.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[230] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.590      ;
; 96.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.589      ;
; 96.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.589      ;
; 96.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.589      ;
; 96.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.594      ;
; 96.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.594      ;
; 96.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.594      ;
; 96.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.594      ;
; 96.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.594      ;
; 96.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[225] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.590      ;
; 96.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[226] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.590      ;
; 96.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[229] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.590      ;
; 96.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[228] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.590      ;
; 96.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.590      ;
; 96.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.589      ;
; 96.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.589      ;
; 96.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.589      ;
; 96.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.589      ;
; 96.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.589      ;
; 96.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.594      ;
; 96.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.594      ;
; 96.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.594      ;
; 96.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.594      ;
; 96.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.594      ;
; 96.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.594      ;
; 96.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.594      ;
; 96.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.594      ;
; 96.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.594      ;
; 96.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.594      ;
; 96.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.594      ;
; 96.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.594      ;
; 96.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.594      ;
; 96.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.594      ;
; 96.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.594      ;
; 96.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.594      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[233] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.587      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[236] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.587      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[239] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.587      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[232] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.587      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[234] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.587      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[235] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.587      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[238] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.587      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[237] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.587      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.589      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.589      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.589      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.589      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.589      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.589      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.589      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.589      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.589      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.589      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.589      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.589      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.589      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.589      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.589      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.589      ;
; 96.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[248] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.581      ;
; 96.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[245] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.581      ;
; 96.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[242] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.581      ;
; 96.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[247] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.581      ;
; 96.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[246] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.581      ;
; 96.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[244] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.581      ;
; 96.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[243] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.581      ;
; 96.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[240] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.581      ;
; 96.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[241] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.581      ;
; 96.349 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[254] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.581      ;
; 96.349 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[251] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.581      ;
+--------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.089 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.307      ;
; 1.089 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.307      ;
; 1.089 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.307      ;
; 1.089 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.307      ;
; 1.089 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.307      ;
; 1.089 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.307      ;
; 1.089 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.307      ;
; 1.089 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.307      ;
; 1.089 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.307      ;
; 1.089 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.307      ;
; 1.299 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.519      ;
; 1.299 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.519      ;
; 1.299 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.519      ;
; 1.299 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.519      ;
; 1.305 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.522      ;
; 1.305 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.522      ;
; 1.305 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.522      ;
; 1.305 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.522      ;
; 1.305 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.522      ;
; 1.305 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.522      ;
; 1.305 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.522      ;
; 1.305 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.522      ;
; 1.305 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.522      ;
; 1.305 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.522      ;
; 1.305 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][5]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.522      ;
; 1.305 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.522      ;
; 1.309 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.527      ;
; 1.309 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.527      ;
; 1.311 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.531      ;
; 1.311 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.531      ;
; 1.311 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.531      ;
; 1.311 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.531      ;
; 1.311 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.531      ;
; 1.311 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.531      ;
; 1.311 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.531      ;
; 1.311 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.531      ;
; 1.311 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.531      ;
; 1.311 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.531      ;
; 1.311 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.531      ;
; 1.311 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.531      ;
; 1.311 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.531      ;
; 1.311 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.531      ;
; 1.311 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.531      ;
; 1.317 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.531      ;
; 1.317 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.531      ;
; 1.317 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.531      ;
; 1.317 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.531      ;
; 1.317 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.531      ;
; 1.317 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][7]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.531      ;
; 1.317 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][5]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.531      ;
; 1.317 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][6]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.531      ;
; 1.317 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.531      ;
; 1.498 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.721      ;
; 1.498 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.721      ;
; 1.498 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.721      ;
; 1.498 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.721      ;
; 1.498 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.721      ;
; 1.498 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.721      ;
; 1.498 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.721      ;
; 1.498 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.721      ;
; 1.498 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.721      ;
; 1.498 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.721      ;
; 1.498 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.721      ;
; 1.498 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.721      ;
; 1.555 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.770      ;
; 1.555 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.770      ;
; 1.555 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.770      ;
; 1.555 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.770      ;
; 1.555 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.770      ;
; 1.555 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.770      ;
; 1.555 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.770      ;
; 1.555 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.770      ;
; 1.555 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.770      ;
; 1.555 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.770      ;
; 1.555 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.770      ;
; 1.562 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][6]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.775      ;
; 1.562 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.775      ;
; 1.562 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][7]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.775      ;
; 1.562 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.775      ;
; 1.575 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[9]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.791      ;
; 1.575 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.791      ;
; 1.575 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.791      ;
; 1.575 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.791      ;
; 1.575 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[7]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.791      ;
; 1.600 ; sld_hub:auto_hub|irf_reg[2][3]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.823      ;
; 1.600 ; sld_hub:auto_hub|irf_reg[2][3]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.823      ;
; 1.600 ; sld_hub:auto_hub|irf_reg[2][3]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.823      ;
; 1.600 ; sld_hub:auto_hub|irf_reg[2][3]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.823      ;
; 1.671 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.882      ;
; 1.682 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.893      ;
; 1.682 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.893      ;
; 1.682 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.893      ;
; 1.682 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.893      ;
; 1.757 ; sld_hub:auto_hub|irf_reg[1][4]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.968      ;
; 1.757 ; sld_hub:auto_hub|irf_reg[1][4]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.968      ;
; 1.757 ; sld_hub:auto_hub|irf_reg[1][4]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.968      ;
; 1.757 ; sld_hub:auto_hub|irf_reg[1][4]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.968      ;
; 1.794 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.008      ;
; 1.794 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.008      ;
; 1.828 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.047      ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                   ;
+--------+--------------+----------------+-----------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock               ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+-----------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.485 ; 49.715       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a14~portb_address_reg0                                         ;
; 49.485 ; 49.715       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a14~portb_we_reg                                               ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a12~portb_address_reg0                                         ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a12~portb_we_reg                                               ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a18~portb_address_reg0                                         ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a18~portb_we_reg                                               ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a26~portb_address_reg0                                         ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a26~portb_we_reg                                               ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a024:auto_generated|ram_block1a27~portb_address_reg0 ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a024:auto_generated|ram_block1a90~portb_address_reg0 ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a3~portb_address_reg0                              ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a3~portb_we_reg                                    ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a0~portb_address_reg0                                          ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a0~portb_we_reg                                                ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a10~portb_address_reg0                                         ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a10~portb_we_reg                                               ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a11~portb_address_reg0                                         ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a11~portb_we_reg                                               ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a13~portb_address_reg0                                         ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a13~portb_we_reg                                               ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a15~portb_address_reg0                                         ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a15~portb_we_reg                                               ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a17~portb_address_reg0                                         ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a17~portb_we_reg                                               ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a19~portb_address_reg0                                         ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a19~portb_we_reg                                               ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a1~portb_address_reg0                                          ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a1~portb_we_reg                                                ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a20~portb_address_reg0                                         ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a20~portb_we_reg                                               ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a21~portb_address_reg0                                         ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a21~portb_we_reg                                               ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a22~portb_address_reg0                                         ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a22~portb_we_reg                                               ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a23~portb_address_reg0                                         ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a23~portb_we_reg                                               ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a24~portb_address_reg0                                         ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a24~portb_we_reg                                               ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a25~portb_address_reg0                                         ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a25~portb_we_reg                                               ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a27~portb_address_reg0                                         ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a27~portb_we_reg                                               ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a28~portb_address_reg0                                         ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a28~portb_we_reg                                               ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a29~portb_address_reg0                                         ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a29~portb_we_reg                                               ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a2~portb_address_reg0                                          ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a2~portb_we_reg                                                ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a30~portb_address_reg0                                         ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a30~portb_we_reg                                               ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a31~portb_address_reg0                                         ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a31~portb_we_reg                                               ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a3~portb_address_reg0                                          ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a3~portb_we_reg                                                ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a4~portb_address_reg0                                          ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a4~portb_we_reg                                                ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a5~portb_address_reg0                                          ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a5~portb_we_reg                                                ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a6~portb_address_reg0                                          ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a6~portb_we_reg                                                ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a024:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a024:auto_generated|ram_block1a36~portb_address_reg0 ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a024:auto_generated|ram_block1a45~portb_address_reg0 ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a024:auto_generated|ram_block1a54~portb_address_reg0 ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a024:auto_generated|ram_block1a63~portb_address_reg0 ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a0~portb_address_reg0                              ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a0~portb_we_reg                                    ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a2~portb_address_reg0                              ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a2~portb_we_reg                                    ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a4~portb_address_reg0                              ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a4~portb_we_reg                                    ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a14~portb_datain_reg0                                          ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a16~portb_address_reg0                                         ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a16~portb_we_reg                                               ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a7~portb_address_reg0                                          ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a7~portb_we_reg                                                ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a8~portb_address_reg0                                          ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a8~portb_we_reg                                                ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a9~portb_address_reg0                                          ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a9~portb_we_reg                                                ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a024:auto_generated|ram_block1a18~portb_address_reg0 ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a024:auto_generated|ram_block1a81~portb_address_reg0 ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a024:auto_generated|ram_block1a9~portb_address_reg0  ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a12~portb_datain_reg0                                          ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a18~portb_datain_reg0                                          ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a26~portb_datain_reg0                                          ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a024:auto_generated|ram_block1a72~portb_address_reg0 ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a3~portb_datain_reg0                               ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a0~portb_datain_reg0                                           ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a10~portb_datain_reg0                                          ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a11~portb_datain_reg0                                          ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a13~portb_datain_reg0                                          ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a15~portb_datain_reg0                                          ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a17~portb_datain_reg0                                          ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a19~portb_datain_reg0                                          ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a1~portb_datain_reg0                                           ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a20~portb_datain_reg0                                          ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a21~portb_datain_reg0                                          ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a22~portb_datain_reg0                                          ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a23~portb_datain_reg0                                          ;
+--------+--------------+----------------+-----------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.230 ; 3.347 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 8.699 ; 8.983 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.883  ; 0.727  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -2.134 ; -2.341 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.166 ; 13.173 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 9.956 ; 10.965 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+--------+------------+---------------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+------------+---------------+--------+--------+--------+--------+
; Input Port ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+------------+---------------+--------+--------+--------+--------+
; I_FL_DQ[0] ; O_FL_ADDR[0]  ; 17.587 ; 17.540 ; 18.294 ; 18.247 ;
; I_FL_DQ[0] ; O_FL_ADDR[1]  ; 17.227 ; 17.273 ; 17.865 ; 17.900 ;
; I_FL_DQ[0] ; O_FL_ADDR[2]  ; 17.762 ; 17.813 ; 18.469 ; 18.520 ;
; I_FL_DQ[0] ; O_FL_ADDR[3]  ; 18.001 ; 18.063 ; 18.593 ; 18.633 ;
; I_FL_DQ[0] ; O_FL_ADDR[4]  ; 17.178 ; 17.195 ; 17.879 ; 17.836 ;
; I_FL_DQ[0] ; O_FL_ADDR[5]  ; 17.211 ; 17.266 ; 17.782 ; 17.846 ;
; I_FL_DQ[0] ; O_FL_ADDR[6]  ; 16.465 ; 16.369 ; 17.077 ; 17.016 ;
; I_FL_DQ[0] ; O_FL_ADDR[7]  ; 18.251 ; 18.266 ; 18.958 ; 18.973 ;
; I_FL_DQ[0] ; O_FL_ADDR[8]  ; 16.853 ; 16.735 ; 17.560 ; 17.442 ;
; I_FL_DQ[0] ; O_FL_ADDR[9]  ; 16.627 ; 16.542 ; 17.334 ; 17.240 ;
; I_FL_DQ[0] ; O_FL_ADDR[10] ; 16.477 ; 16.465 ; 17.203 ; 17.194 ;
; I_FL_DQ[0] ; O_FL_ADDR[11] ; 18.466 ; 18.445 ; 19.063 ; 19.042 ;
; I_FL_DQ[0] ; O_FL_ADDR[12] ; 16.417 ; 16.309 ; 17.124 ; 17.016 ;
; I_FL_DQ[0] ; O_FL_ADDR[13] ; 17.314 ; 17.230 ; 18.021 ; 17.937 ;
; I_FL_DQ[0] ; O_FL_ADDR[14] ; 17.696 ; 17.747 ; 18.383 ; 18.434 ;
; I_FL_DQ[0] ; O_FL_CE_N     ; 10.393 ; 10.296 ; 10.960 ; 10.854 ;
; I_FL_DQ[1] ; O_FL_ADDR[0]  ; 17.528 ; 17.481 ; 18.209 ; 18.162 ;
; I_FL_DQ[1] ; O_FL_ADDR[1]  ; 17.168 ; 17.214 ; 17.780 ; 17.815 ;
; I_FL_DQ[1] ; O_FL_ADDR[2]  ; 17.703 ; 17.754 ; 18.384 ; 18.435 ;
; I_FL_DQ[1] ; O_FL_ADDR[3]  ; 17.942 ; 18.004 ; 18.508 ; 18.548 ;
; I_FL_DQ[1] ; O_FL_ADDR[4]  ; 17.119 ; 17.136 ; 17.794 ; 17.751 ;
; I_FL_DQ[1] ; O_FL_ADDR[5]  ; 17.152 ; 17.207 ; 17.697 ; 17.761 ;
; I_FL_DQ[1] ; O_FL_ADDR[6]  ; 16.406 ; 16.310 ; 16.992 ; 16.931 ;
; I_FL_DQ[1] ; O_FL_ADDR[7]  ; 18.192 ; 18.207 ; 18.873 ; 18.888 ;
; I_FL_DQ[1] ; O_FL_ADDR[8]  ; 16.794 ; 16.676 ; 17.475 ; 17.357 ;
; I_FL_DQ[1] ; O_FL_ADDR[9]  ; 16.568 ; 16.483 ; 17.249 ; 17.155 ;
; I_FL_DQ[1] ; O_FL_ADDR[10] ; 16.418 ; 16.406 ; 17.118 ; 17.109 ;
; I_FL_DQ[1] ; O_FL_ADDR[11] ; 18.407 ; 18.386 ; 18.978 ; 18.957 ;
; I_FL_DQ[1] ; O_FL_ADDR[12] ; 16.358 ; 16.250 ; 17.039 ; 16.931 ;
; I_FL_DQ[1] ; O_FL_ADDR[13] ; 17.255 ; 17.171 ; 17.936 ; 17.852 ;
; I_FL_DQ[1] ; O_FL_ADDR[14] ; 17.637 ; 17.688 ; 18.298 ; 18.349 ;
; I_FL_DQ[1] ; O_FL_CE_N     ; 10.334 ; 10.237 ; 10.875 ; 10.769 ;
; I_FL_DQ[2] ; O_FL_ADDR[0]  ; 17.482 ; 17.435 ; 18.164 ; 18.117 ;
; I_FL_DQ[2] ; O_FL_ADDR[1]  ; 17.122 ; 17.168 ; 17.735 ; 17.770 ;
; I_FL_DQ[2] ; O_FL_ADDR[2]  ; 17.657 ; 17.708 ; 18.339 ; 18.390 ;
; I_FL_DQ[2] ; O_FL_ADDR[3]  ; 17.896 ; 17.958 ; 18.463 ; 18.503 ;
; I_FL_DQ[2] ; O_FL_ADDR[4]  ; 17.073 ; 17.090 ; 17.749 ; 17.706 ;
; I_FL_DQ[2] ; O_FL_ADDR[5]  ; 17.106 ; 17.161 ; 17.652 ; 17.716 ;
; I_FL_DQ[2] ; O_FL_ADDR[6]  ; 16.360 ; 16.264 ; 16.947 ; 16.886 ;
; I_FL_DQ[2] ; O_FL_ADDR[7]  ; 18.146 ; 18.161 ; 18.828 ; 18.843 ;
; I_FL_DQ[2] ; O_FL_ADDR[8]  ; 16.748 ; 16.630 ; 17.430 ; 17.312 ;
; I_FL_DQ[2] ; O_FL_ADDR[9]  ; 16.522 ; 16.437 ; 17.204 ; 17.110 ;
; I_FL_DQ[2] ; O_FL_ADDR[10] ; 16.372 ; 16.360 ; 17.073 ; 17.064 ;
; I_FL_DQ[2] ; O_FL_ADDR[11] ; 18.361 ; 18.340 ; 18.933 ; 18.912 ;
; I_FL_DQ[2] ; O_FL_ADDR[12] ; 16.312 ; 16.204 ; 16.994 ; 16.886 ;
; I_FL_DQ[2] ; O_FL_ADDR[13] ; 17.209 ; 17.125 ; 17.891 ; 17.807 ;
; I_FL_DQ[2] ; O_FL_ADDR[14] ; 17.591 ; 17.642 ; 18.253 ; 18.304 ;
; I_FL_DQ[2] ; O_FL_CE_N     ; 10.288 ; 10.191 ; 10.830 ; 10.724 ;
; I_FL_DQ[3] ; O_FL_ADDR[0]  ; 17.522 ; 17.475 ; 18.186 ; 18.139 ;
; I_FL_DQ[3] ; O_FL_ADDR[1]  ; 17.162 ; 17.208 ; 17.757 ; 17.792 ;
; I_FL_DQ[3] ; O_FL_ADDR[2]  ; 17.697 ; 17.748 ; 18.361 ; 18.412 ;
; I_FL_DQ[3] ; O_FL_ADDR[3]  ; 17.936 ; 17.998 ; 18.485 ; 18.525 ;
; I_FL_DQ[3] ; O_FL_ADDR[4]  ; 17.113 ; 17.130 ; 17.771 ; 17.728 ;
; I_FL_DQ[3] ; O_FL_ADDR[5]  ; 17.146 ; 17.201 ; 17.674 ; 17.738 ;
; I_FL_DQ[3] ; O_FL_ADDR[6]  ; 16.400 ; 16.304 ; 16.969 ; 16.908 ;
; I_FL_DQ[3] ; O_FL_ADDR[7]  ; 18.186 ; 18.201 ; 18.850 ; 18.865 ;
; I_FL_DQ[3] ; O_FL_ADDR[8]  ; 16.788 ; 16.670 ; 17.452 ; 17.334 ;
; I_FL_DQ[3] ; O_FL_ADDR[9]  ; 16.562 ; 16.477 ; 17.226 ; 17.132 ;
; I_FL_DQ[3] ; O_FL_ADDR[10] ; 16.412 ; 16.400 ; 17.095 ; 17.086 ;
; I_FL_DQ[3] ; O_FL_ADDR[11] ; 18.401 ; 18.380 ; 18.955 ; 18.934 ;
; I_FL_DQ[3] ; O_FL_ADDR[12] ; 16.352 ; 16.244 ; 17.016 ; 16.908 ;
; I_FL_DQ[3] ; O_FL_ADDR[13] ; 17.249 ; 17.165 ; 17.913 ; 17.829 ;
; I_FL_DQ[3] ; O_FL_ADDR[14] ; 17.631 ; 17.682 ; 18.275 ; 18.326 ;
; I_FL_DQ[3] ; O_FL_CE_N     ; 10.328 ; 10.231 ; 10.852 ; 10.746 ;
; I_FL_DQ[4] ; O_FL_ADDR[0]  ; 17.811 ; 17.764 ; 18.525 ; 18.478 ;
; I_FL_DQ[4] ; O_FL_ADDR[1]  ; 17.451 ; 17.497 ; 18.096 ; 18.131 ;
; I_FL_DQ[4] ; O_FL_ADDR[2]  ; 17.986 ; 18.037 ; 18.700 ; 18.751 ;
; I_FL_DQ[4] ; O_FL_ADDR[3]  ; 18.225 ; 18.287 ; 18.824 ; 18.864 ;
; I_FL_DQ[4] ; O_FL_ADDR[4]  ; 17.402 ; 17.419 ; 18.110 ; 18.067 ;
; I_FL_DQ[4] ; O_FL_ADDR[5]  ; 17.435 ; 17.490 ; 18.013 ; 18.077 ;
; I_FL_DQ[4] ; O_FL_ADDR[6]  ; 16.689 ; 16.593 ; 17.308 ; 17.247 ;
; I_FL_DQ[4] ; O_FL_ADDR[7]  ; 18.475 ; 18.490 ; 19.189 ; 19.204 ;
; I_FL_DQ[4] ; O_FL_ADDR[8]  ; 17.077 ; 16.959 ; 17.791 ; 17.673 ;
; I_FL_DQ[4] ; O_FL_ADDR[9]  ; 16.851 ; 16.766 ; 17.565 ; 17.471 ;
; I_FL_DQ[4] ; O_FL_ADDR[10] ; 16.701 ; 16.689 ; 17.434 ; 17.425 ;
; I_FL_DQ[4] ; O_FL_ADDR[11] ; 18.690 ; 18.669 ; 19.294 ; 19.273 ;
; I_FL_DQ[4] ; O_FL_ADDR[12] ; 16.641 ; 16.533 ; 17.355 ; 17.247 ;
; I_FL_DQ[4] ; O_FL_ADDR[13] ; 17.538 ; 17.454 ; 18.252 ; 18.168 ;
; I_FL_DQ[4] ; O_FL_ADDR[14] ; 17.920 ; 17.971 ; 18.614 ; 18.665 ;
; I_FL_DQ[4] ; O_FL_CE_N     ; 10.617 ; 10.520 ; 11.191 ; 11.085 ;
; I_FL_DQ[5] ; O_FL_ADDR[0]  ; 17.754 ; 17.707 ; 18.412 ; 18.365 ;
; I_FL_DQ[5] ; O_FL_ADDR[1]  ; 17.394 ; 17.440 ; 17.983 ; 18.018 ;
; I_FL_DQ[5] ; O_FL_ADDR[2]  ; 17.929 ; 17.980 ; 18.587 ; 18.638 ;
; I_FL_DQ[5] ; O_FL_ADDR[3]  ; 18.168 ; 18.230 ; 18.711 ; 18.751 ;
; I_FL_DQ[5] ; O_FL_ADDR[4]  ; 17.345 ; 17.362 ; 17.997 ; 17.954 ;
; I_FL_DQ[5] ; O_FL_ADDR[5]  ; 17.378 ; 17.433 ; 17.900 ; 17.964 ;
; I_FL_DQ[5] ; O_FL_ADDR[6]  ; 16.632 ; 16.536 ; 17.195 ; 17.134 ;
; I_FL_DQ[5] ; O_FL_ADDR[7]  ; 18.418 ; 18.433 ; 19.076 ; 19.091 ;
; I_FL_DQ[5] ; O_FL_ADDR[8]  ; 17.020 ; 16.902 ; 17.678 ; 17.560 ;
; I_FL_DQ[5] ; O_FL_ADDR[9]  ; 16.794 ; 16.709 ; 17.452 ; 17.358 ;
; I_FL_DQ[5] ; O_FL_ADDR[10] ; 16.644 ; 16.632 ; 17.321 ; 17.312 ;
; I_FL_DQ[5] ; O_FL_ADDR[11] ; 18.633 ; 18.612 ; 19.181 ; 19.160 ;
; I_FL_DQ[5] ; O_FL_ADDR[12] ; 16.584 ; 16.476 ; 17.242 ; 17.134 ;
; I_FL_DQ[5] ; O_FL_ADDR[13] ; 17.481 ; 17.397 ; 18.139 ; 18.055 ;
; I_FL_DQ[5] ; O_FL_ADDR[14] ; 17.863 ; 17.914 ; 18.501 ; 18.552 ;
; I_FL_DQ[5] ; O_FL_CE_N     ; 10.560 ; 10.463 ; 11.078 ; 10.972 ;
; I_FL_DQ[6] ; O_FL_ADDR[0]  ; 17.572 ; 17.525 ; 18.278 ; 18.231 ;
; I_FL_DQ[6] ; O_FL_ADDR[1]  ; 17.212 ; 17.258 ; 17.849 ; 17.884 ;
; I_FL_DQ[6] ; O_FL_ADDR[2]  ; 17.747 ; 17.798 ; 18.453 ; 18.504 ;
; I_FL_DQ[6] ; O_FL_ADDR[3]  ; 17.986 ; 18.048 ; 18.577 ; 18.617 ;
; I_FL_DQ[6] ; O_FL_ADDR[4]  ; 17.163 ; 17.180 ; 17.863 ; 17.820 ;
; I_FL_DQ[6] ; O_FL_ADDR[5]  ; 17.196 ; 17.251 ; 17.766 ; 17.830 ;
; I_FL_DQ[6] ; O_FL_ADDR[6]  ; 16.450 ; 16.354 ; 17.061 ; 17.000 ;
; I_FL_DQ[6] ; O_FL_ADDR[7]  ; 18.236 ; 18.251 ; 18.942 ; 18.957 ;
; I_FL_DQ[6] ; O_FL_ADDR[8]  ; 16.838 ; 16.720 ; 17.544 ; 17.426 ;
; I_FL_DQ[6] ; O_FL_ADDR[9]  ; 16.612 ; 16.527 ; 17.318 ; 17.224 ;
; I_FL_DQ[6] ; O_FL_ADDR[10] ; 16.462 ; 16.450 ; 17.187 ; 17.178 ;
; I_FL_DQ[6] ; O_FL_ADDR[11] ; 18.451 ; 18.430 ; 19.047 ; 19.026 ;
; I_FL_DQ[6] ; O_FL_ADDR[12] ; 16.402 ; 16.294 ; 17.108 ; 17.000 ;
; I_FL_DQ[6] ; O_FL_ADDR[13] ; 17.299 ; 17.215 ; 18.005 ; 17.921 ;
; I_FL_DQ[6] ; O_FL_ADDR[14] ; 17.681 ; 17.732 ; 18.367 ; 18.418 ;
; I_FL_DQ[6] ; O_FL_CE_N     ; 10.378 ; 10.281 ; 10.944 ; 10.838 ;
; I_FL_DQ[7] ; O_FL_ADDR[0]  ; 18.034 ; 17.987 ; 18.729 ; 18.682 ;
; I_FL_DQ[7] ; O_FL_ADDR[1]  ; 17.674 ; 17.720 ; 18.300 ; 18.335 ;
; I_FL_DQ[7] ; O_FL_ADDR[2]  ; 18.209 ; 18.260 ; 18.904 ; 18.955 ;
; I_FL_DQ[7] ; O_FL_ADDR[3]  ; 18.448 ; 18.510 ; 19.028 ; 19.068 ;
; I_FL_DQ[7] ; O_FL_ADDR[4]  ; 17.625 ; 17.642 ; 18.314 ; 18.271 ;
; I_FL_DQ[7] ; O_FL_ADDR[5]  ; 17.658 ; 17.713 ; 18.217 ; 18.281 ;
; I_FL_DQ[7] ; O_FL_ADDR[6]  ; 16.912 ; 16.816 ; 17.512 ; 17.451 ;
; I_FL_DQ[7] ; O_FL_ADDR[7]  ; 18.698 ; 18.713 ; 19.393 ; 19.408 ;
; I_FL_DQ[7] ; O_FL_ADDR[8]  ; 17.300 ; 17.182 ; 17.995 ; 17.877 ;
; I_FL_DQ[7] ; O_FL_ADDR[9]  ; 17.074 ; 16.989 ; 17.769 ; 17.675 ;
; I_FL_DQ[7] ; O_FL_ADDR[10] ; 16.924 ; 16.912 ; 17.638 ; 17.629 ;
; I_FL_DQ[7] ; O_FL_ADDR[11] ; 18.913 ; 18.892 ; 19.498 ; 19.477 ;
; I_FL_DQ[7] ; O_FL_ADDR[12] ; 16.864 ; 16.756 ; 17.559 ; 17.451 ;
; I_FL_DQ[7] ; O_FL_ADDR[13] ; 17.761 ; 17.677 ; 18.456 ; 18.372 ;
; I_FL_DQ[7] ; O_FL_ADDR[14] ; 18.143 ; 18.194 ; 18.818 ; 18.869 ;
; I_FL_DQ[7] ; O_FL_CE_N     ; 10.840 ; 10.743 ; 11.395 ; 11.289 ;
+------------+---------------+--------+--------+--------+--------+


+----------------------------------------------------------------+
; Minimum Propagation Delay                                      ;
+------------+---------------+--------+--------+--------+--------+
; Input Port ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+------------+---------------+--------+--------+--------+--------+
; I_FL_DQ[0] ; O_FL_ADDR[0]  ; 9.795  ; 9.720  ; 10.331 ; 10.287 ;
; I_FL_DQ[0] ; O_FL_ADDR[1]  ; 9.311  ; 9.302  ; 9.952  ; 9.794  ;
; I_FL_DQ[0] ; O_FL_ADDR[2]  ; 9.729  ; 9.782  ; 10.353 ; 10.303 ;
; I_FL_DQ[0] ; O_FL_ADDR[3]  ; 10.766 ; 10.668 ; 11.291 ; 11.263 ;
; I_FL_DQ[0] ; O_FL_ADDR[4]  ; 9.490  ; 9.450  ; 10.042 ; 9.993  ;
; I_FL_DQ[0] ; O_FL_ADDR[5]  ; 9.890  ; 9.823  ; 10.449 ; 10.373 ;
; I_FL_DQ[0] ; O_FL_ADDR[6]  ; 9.620  ; 9.598  ; 10.237 ; 10.066 ;
; I_FL_DQ[0] ; O_FL_ADDR[7]  ; 10.016 ; 9.883  ; 10.542 ; 10.471 ;
; I_FL_DQ[0] ; O_FL_ADDR[8]  ; 10.058 ; 9.940  ; 10.634 ; 10.547 ;
; I_FL_DQ[0] ; O_FL_ADDR[9]  ; 9.853  ; 9.754  ; 10.430 ; 10.362 ;
; I_FL_DQ[0] ; O_FL_ADDR[10] ; 8.706  ; 8.613  ; 9.247  ; 9.185  ;
; I_FL_DQ[0] ; O_FL_ADDR[11] ; 8.887  ; 8.766  ; 9.438  ; 9.354  ;
; I_FL_DQ[0] ; O_FL_ADDR[12] ; 9.322  ; 9.185  ; 9.879  ; 9.733  ;
; I_FL_DQ[0] ; O_FL_ADDR[13] ; 9.396  ; 9.309  ; 9.929  ; 9.873  ;
; I_FL_DQ[0] ; O_FL_ADDR[14] ; 9.359  ; 9.301  ; 9.907  ; 9.840  ;
; I_FL_DQ[0] ; O_FL_CE_N     ; 9.719  ; 9.667  ; 10.299 ; 10.238 ;
; I_FL_DQ[1] ; O_FL_ADDR[0]  ; 9.737  ; 9.662  ; 10.250 ; 10.206 ;
; I_FL_DQ[1] ; O_FL_ADDR[1]  ; 9.253  ; 9.244  ; 9.871  ; 9.713  ;
; I_FL_DQ[1] ; O_FL_ADDR[2]  ; 9.671  ; 9.724  ; 10.272 ; 10.222 ;
; I_FL_DQ[1] ; O_FL_ADDR[3]  ; 10.708 ; 10.610 ; 11.210 ; 11.182 ;
; I_FL_DQ[1] ; O_FL_ADDR[4]  ; 9.432  ; 9.392  ; 9.961  ; 9.912  ;
; I_FL_DQ[1] ; O_FL_ADDR[5]  ; 9.832  ; 9.765  ; 10.368 ; 10.292 ;
; I_FL_DQ[1] ; O_FL_ADDR[6]  ; 9.562  ; 9.540  ; 10.156 ; 9.985  ;
; I_FL_DQ[1] ; O_FL_ADDR[7]  ; 9.958  ; 9.825  ; 10.461 ; 10.390 ;
; I_FL_DQ[1] ; O_FL_ADDR[8]  ; 10.000 ; 9.882  ; 10.553 ; 10.466 ;
; I_FL_DQ[1] ; O_FL_ADDR[9]  ; 9.795  ; 9.696  ; 10.349 ; 10.281 ;
; I_FL_DQ[1] ; O_FL_ADDR[10] ; 8.648  ; 8.555  ; 9.166  ; 9.104  ;
; I_FL_DQ[1] ; O_FL_ADDR[11] ; 8.829  ; 8.708  ; 9.357  ; 9.273  ;
; I_FL_DQ[1] ; O_FL_ADDR[12] ; 9.264  ; 9.127  ; 9.798  ; 9.652  ;
; I_FL_DQ[1] ; O_FL_ADDR[13] ; 9.338  ; 9.251  ; 9.848  ; 9.792  ;
; I_FL_DQ[1] ; O_FL_ADDR[14] ; 9.301  ; 9.243  ; 9.826  ; 9.759  ;
; I_FL_DQ[1] ; O_FL_CE_N     ; 9.661  ; 9.609  ; 10.218 ; 10.157 ;
; I_FL_DQ[2] ; O_FL_ADDR[0]  ; 9.693  ; 9.618  ; 10.206 ; 10.162 ;
; I_FL_DQ[2] ; O_FL_ADDR[1]  ; 9.209  ; 9.200  ; 9.827  ; 9.669  ;
; I_FL_DQ[2] ; O_FL_ADDR[2]  ; 9.627  ; 9.680  ; 10.228 ; 10.178 ;
; I_FL_DQ[2] ; O_FL_ADDR[3]  ; 10.664 ; 10.566 ; 11.166 ; 11.138 ;
; I_FL_DQ[2] ; O_FL_ADDR[4]  ; 9.388  ; 9.348  ; 9.917  ; 9.868  ;
; I_FL_DQ[2] ; O_FL_ADDR[5]  ; 9.788  ; 9.721  ; 10.324 ; 10.248 ;
; I_FL_DQ[2] ; O_FL_ADDR[6]  ; 9.518  ; 9.496  ; 10.112 ; 9.941  ;
; I_FL_DQ[2] ; O_FL_ADDR[7]  ; 9.914  ; 9.781  ; 10.417 ; 10.346 ;
; I_FL_DQ[2] ; O_FL_ADDR[8]  ; 9.956  ; 9.838  ; 10.509 ; 10.422 ;
; I_FL_DQ[2] ; O_FL_ADDR[9]  ; 9.751  ; 9.652  ; 10.305 ; 10.237 ;
; I_FL_DQ[2] ; O_FL_ADDR[10] ; 8.604  ; 8.511  ; 9.122  ; 9.060  ;
; I_FL_DQ[2] ; O_FL_ADDR[11] ; 8.785  ; 8.664  ; 9.313  ; 9.229  ;
; I_FL_DQ[2] ; O_FL_ADDR[12] ; 9.220  ; 9.083  ; 9.754  ; 9.608  ;
; I_FL_DQ[2] ; O_FL_ADDR[13] ; 9.294  ; 9.207  ; 9.804  ; 9.748  ;
; I_FL_DQ[2] ; O_FL_ADDR[14] ; 9.257  ; 9.199  ; 9.782  ; 9.715  ;
; I_FL_DQ[2] ; O_FL_CE_N     ; 9.617  ; 9.565  ; 10.174 ; 10.113 ;
; I_FL_DQ[3] ; O_FL_ADDR[0]  ; 9.734  ; 9.659  ; 10.229 ; 10.185 ;
; I_FL_DQ[3] ; O_FL_ADDR[1]  ; 9.250  ; 9.241  ; 9.850  ; 9.692  ;
; I_FL_DQ[3] ; O_FL_ADDR[2]  ; 9.668  ; 9.721  ; 10.251 ; 10.201 ;
; I_FL_DQ[3] ; O_FL_ADDR[3]  ; 10.705 ; 10.607 ; 11.189 ; 11.161 ;
; I_FL_DQ[3] ; O_FL_ADDR[4]  ; 9.429  ; 9.389  ; 9.940  ; 9.891  ;
; I_FL_DQ[3] ; O_FL_ADDR[5]  ; 9.829  ; 9.762  ; 10.347 ; 10.271 ;
; I_FL_DQ[3] ; O_FL_ADDR[6]  ; 9.559  ; 9.537  ; 10.135 ; 9.964  ;
; I_FL_DQ[3] ; O_FL_ADDR[7]  ; 9.955  ; 9.822  ; 10.440 ; 10.369 ;
; I_FL_DQ[3] ; O_FL_ADDR[8]  ; 9.997  ; 9.879  ; 10.532 ; 10.445 ;
; I_FL_DQ[3] ; O_FL_ADDR[9]  ; 9.792  ; 9.693  ; 10.328 ; 10.260 ;
; I_FL_DQ[3] ; O_FL_ADDR[10] ; 8.645  ; 8.552  ; 9.145  ; 9.083  ;
; I_FL_DQ[3] ; O_FL_ADDR[11] ; 8.826  ; 8.705  ; 9.336  ; 9.252  ;
; I_FL_DQ[3] ; O_FL_ADDR[12] ; 9.261  ; 9.124  ; 9.777  ; 9.631  ;
; I_FL_DQ[3] ; O_FL_ADDR[13] ; 9.335  ; 9.248  ; 9.827  ; 9.771  ;
; I_FL_DQ[3] ; O_FL_ADDR[14] ; 9.298  ; 9.240  ; 9.805  ; 9.738  ;
; I_FL_DQ[3] ; O_FL_CE_N     ; 9.658  ; 9.606  ; 10.197 ; 10.136 ;
; I_FL_DQ[4] ; O_FL_ADDR[0]  ; 10.011 ; 9.936  ; 10.556 ; 10.512 ;
; I_FL_DQ[4] ; O_FL_ADDR[1]  ; 9.527  ; 9.518  ; 10.177 ; 10.019 ;
; I_FL_DQ[4] ; O_FL_ADDR[2]  ; 9.945  ; 9.998  ; 10.578 ; 10.528 ;
; I_FL_DQ[4] ; O_FL_ADDR[3]  ; 10.982 ; 10.884 ; 11.516 ; 11.488 ;
; I_FL_DQ[4] ; O_FL_ADDR[4]  ; 9.706  ; 9.666  ; 10.267 ; 10.218 ;
; I_FL_DQ[4] ; O_FL_ADDR[5]  ; 10.106 ; 10.039 ; 10.674 ; 10.598 ;
; I_FL_DQ[4] ; O_FL_ADDR[6]  ; 9.836  ; 9.814  ; 10.462 ; 10.291 ;
; I_FL_DQ[4] ; O_FL_ADDR[7]  ; 10.232 ; 10.099 ; 10.767 ; 10.696 ;
; I_FL_DQ[4] ; O_FL_ADDR[8]  ; 10.274 ; 10.156 ; 10.859 ; 10.772 ;
; I_FL_DQ[4] ; O_FL_ADDR[9]  ; 10.069 ; 9.970  ; 10.655 ; 10.587 ;
; I_FL_DQ[4] ; O_FL_ADDR[10] ; 8.922  ; 8.829  ; 9.472  ; 9.410  ;
; I_FL_DQ[4] ; O_FL_ADDR[11] ; 9.103  ; 8.982  ; 9.663  ; 9.579  ;
; I_FL_DQ[4] ; O_FL_ADDR[12] ; 9.538  ; 9.401  ; 10.104 ; 9.958  ;
; I_FL_DQ[4] ; O_FL_ADDR[13] ; 9.612  ; 9.525  ; 10.154 ; 10.098 ;
; I_FL_DQ[4] ; O_FL_ADDR[14] ; 9.575  ; 9.517  ; 10.132 ; 10.065 ;
; I_FL_DQ[4] ; O_FL_CE_N     ; 9.935  ; 9.883  ; 10.524 ; 10.463 ;
; I_FL_DQ[5] ; O_FL_ADDR[0]  ; 9.955  ; 9.880  ; 10.445 ; 10.401 ;
; I_FL_DQ[5] ; O_FL_ADDR[1]  ; 9.471  ; 9.462  ; 10.066 ; 9.908  ;
; I_FL_DQ[5] ; O_FL_ADDR[2]  ; 9.889  ; 9.942  ; 10.467 ; 10.417 ;
; I_FL_DQ[5] ; O_FL_ADDR[3]  ; 10.926 ; 10.828 ; 11.405 ; 11.377 ;
; I_FL_DQ[5] ; O_FL_ADDR[4]  ; 9.650  ; 9.610  ; 10.156 ; 10.107 ;
; I_FL_DQ[5] ; O_FL_ADDR[5]  ; 10.050 ; 9.983  ; 10.563 ; 10.487 ;
; I_FL_DQ[5] ; O_FL_ADDR[6]  ; 9.780  ; 9.758  ; 10.351 ; 10.180 ;
; I_FL_DQ[5] ; O_FL_ADDR[7]  ; 10.176 ; 10.043 ; 10.656 ; 10.585 ;
; I_FL_DQ[5] ; O_FL_ADDR[8]  ; 10.218 ; 10.100 ; 10.748 ; 10.661 ;
; I_FL_DQ[5] ; O_FL_ADDR[9]  ; 10.013 ; 9.914  ; 10.544 ; 10.476 ;
; I_FL_DQ[5] ; O_FL_ADDR[10] ; 8.866  ; 8.773  ; 9.361  ; 9.299  ;
; I_FL_DQ[5] ; O_FL_ADDR[11] ; 9.047  ; 8.926  ; 9.552  ; 9.468  ;
; I_FL_DQ[5] ; O_FL_ADDR[12] ; 9.482  ; 9.345  ; 9.993  ; 9.847  ;
; I_FL_DQ[5] ; O_FL_ADDR[13] ; 9.556  ; 9.469  ; 10.043 ; 9.987  ;
; I_FL_DQ[5] ; O_FL_ADDR[14] ; 9.519  ; 9.461  ; 10.021 ; 9.954  ;
; I_FL_DQ[5] ; O_FL_CE_N     ; 9.879  ; 9.827  ; 10.413 ; 10.352 ;
; I_FL_DQ[6] ; O_FL_ADDR[0]  ; 9.781  ; 9.706  ; 10.318 ; 10.274 ;
; I_FL_DQ[6] ; O_FL_ADDR[1]  ; 9.297  ; 9.288  ; 9.939  ; 9.781  ;
; I_FL_DQ[6] ; O_FL_ADDR[2]  ; 9.715  ; 9.768  ; 10.340 ; 10.290 ;
; I_FL_DQ[6] ; O_FL_ADDR[3]  ; 10.752 ; 10.654 ; 11.278 ; 11.250 ;
; I_FL_DQ[6] ; O_FL_ADDR[4]  ; 9.476  ; 9.436  ; 10.029 ; 9.980  ;
; I_FL_DQ[6] ; O_FL_ADDR[5]  ; 9.876  ; 9.809  ; 10.436 ; 10.360 ;
; I_FL_DQ[6] ; O_FL_ADDR[6]  ; 9.606  ; 9.584  ; 10.224 ; 10.053 ;
; I_FL_DQ[6] ; O_FL_ADDR[7]  ; 10.002 ; 9.869  ; 10.529 ; 10.458 ;
; I_FL_DQ[6] ; O_FL_ADDR[8]  ; 10.044 ; 9.926  ; 10.621 ; 10.534 ;
; I_FL_DQ[6] ; O_FL_ADDR[9]  ; 9.839  ; 9.740  ; 10.417 ; 10.349 ;
; I_FL_DQ[6] ; O_FL_ADDR[10] ; 8.692  ; 8.599  ; 9.234  ; 9.172  ;
; I_FL_DQ[6] ; O_FL_ADDR[11] ; 8.873  ; 8.752  ; 9.425  ; 9.341  ;
; I_FL_DQ[6] ; O_FL_ADDR[12] ; 9.308  ; 9.171  ; 9.866  ; 9.720  ;
; I_FL_DQ[6] ; O_FL_ADDR[13] ; 9.382  ; 9.295  ; 9.916  ; 9.860  ;
; I_FL_DQ[6] ; O_FL_ADDR[14] ; 9.345  ; 9.287  ; 9.894  ; 9.827  ;
; I_FL_DQ[6] ; O_FL_CE_N     ; 9.705  ; 9.653  ; 10.286 ; 10.225 ;
; I_FL_DQ[7] ; O_FL_ADDR[0]  ; 10.226 ; 10.151 ; 10.752 ; 10.708 ;
; I_FL_DQ[7] ; O_FL_ADDR[1]  ; 9.742  ; 9.733  ; 10.373 ; 10.215 ;
; I_FL_DQ[7] ; O_FL_ADDR[2]  ; 10.160 ; 10.213 ; 10.774 ; 10.724 ;
; I_FL_DQ[7] ; O_FL_ADDR[3]  ; 11.197 ; 11.099 ; 11.712 ; 11.684 ;
; I_FL_DQ[7] ; O_FL_ADDR[4]  ; 9.921  ; 9.881  ; 10.463 ; 10.414 ;
; I_FL_DQ[7] ; O_FL_ADDR[5]  ; 10.321 ; 10.254 ; 10.870 ; 10.794 ;
; I_FL_DQ[7] ; O_FL_ADDR[6]  ; 10.051 ; 10.029 ; 10.658 ; 10.487 ;
; I_FL_DQ[7] ; O_FL_ADDR[7]  ; 10.447 ; 10.314 ; 10.963 ; 10.892 ;
; I_FL_DQ[7] ; O_FL_ADDR[8]  ; 10.489 ; 10.371 ; 11.055 ; 10.968 ;
; I_FL_DQ[7] ; O_FL_ADDR[9]  ; 10.284 ; 10.185 ; 10.851 ; 10.783 ;
; I_FL_DQ[7] ; O_FL_ADDR[10] ; 9.137  ; 9.044  ; 9.668  ; 9.606  ;
; I_FL_DQ[7] ; O_FL_ADDR[11] ; 9.318  ; 9.197  ; 9.859  ; 9.775  ;
; I_FL_DQ[7] ; O_FL_ADDR[12] ; 9.753  ; 9.616  ; 10.300 ; 10.154 ;
; I_FL_DQ[7] ; O_FL_ADDR[13] ; 9.827  ; 9.740  ; 10.350 ; 10.294 ;
; I_FL_DQ[7] ; O_FL_ADDR[14] ; 9.790  ; 9.732  ; 10.328 ; 10.261 ;
; I_FL_DQ[7] ; O_FL_CE_N     ; 10.150 ; 10.098 ; 10.720 ; 10.659 ;
+------------+---------------+--------+--------+--------+--------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 106.61 MHz ; 106.61 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 45.310 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.311 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.568 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.991 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.424 ; 0.000             ;
+---------------------+--------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                        ; To Node                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.310 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 4.961      ;
; 45.771 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 4.501      ;
; 45.937 ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 4.340      ;
; 46.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 4.182      ;
; 46.084 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 4.187      ;
; 46.115 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 4.161      ;
; 46.127 ; sld_hub:auto_hub|irf_reg[3][7]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 4.150      ;
; 46.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 4.040      ;
; 46.269 ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 4.008      ;
; 46.377 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 3.899      ;
; 46.420 ; sld_hub:auto_hub|irf_reg[3][3]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 3.857      ;
; 46.534 ; sld_hub:auto_hub|irf_reg[3][6]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 3.743      ;
; 46.646 ; sld_hub:auto_hub|irf_reg[3][5]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 3.631      ;
; 46.716 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 3.560      ;
; 46.731 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 3.545      ;
; 46.759 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 3.504      ;
; 46.830 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 3.429      ;
; 46.878 ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 3.391      ;
; 46.892 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 3.381      ;
; 46.936 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 3.342      ;
; 46.964 ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 3.312      ;
; 47.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 3.200      ;
; 47.172 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 3.099      ;
; 47.395 ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 2.876      ;
; 47.433 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 2.840      ;
; 47.544 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 2.732      ;
; 47.635 ; sld_hub:auto_hub|irsr_reg[9]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 2.641      ;
; 47.680 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 2.594      ;
; 47.694 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                          ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 2.568      ;
; 47.789 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 2.485      ;
; 47.811 ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]              ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 2.461      ;
; 47.873 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 2.402      ;
; 47.884 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 2.389      ;
; 47.895 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 2.379      ;
; 48.167 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 2.104      ;
; 93.840 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a5~portb_we_reg                                                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.276     ; 5.899      ;
; 93.934 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a13~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.274     ; 5.807      ;
; 94.071 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a17~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.273     ; 5.671      ;
; 94.283 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a9~portb_we_reg                                                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.284     ; 5.448      ;
; 94.393 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a16~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.289     ; 5.333      ;
; 94.400 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a17~portb_we_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.138      ; 5.778      ;
; 94.493 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a22~portb_we_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.138      ; 5.685      ;
; 94.495 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a14~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.269     ; 5.251      ;
; 94.560 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a0~portb_we_reg                                                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.275     ; 5.180      ;
; 94.574 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a1~portb_we_reg                                                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.285     ; 5.156      ;
; 94.589 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a17~portb_we_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.137      ; 5.588      ;
; 94.631 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a17~portb_we_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.140      ; 5.549      ;
; 94.682 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a22~portb_we_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.137      ; 5.495      ;
; 94.692 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a7~portb_we_reg                                                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.280     ; 5.043      ;
; 94.724 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a22~portb_we_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.140      ; 5.456      ;
; 94.733 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a4~portb_we_reg                                                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.281     ; 5.001      ;
; 94.745 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a11~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.272     ; 4.998      ;
; 94.761 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a22~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.272     ; 4.982      ;
; 94.840 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a5~portb_we_reg                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.140      ; 5.340      ;
; 94.857 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a2~portb_we_reg                                                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.277     ; 4.881      ;
; 94.870 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a28~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.281     ; 4.864      ;
; 94.873 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a17~portb_we_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.137      ; 5.304      ;
; 94.875 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a20~portb_we_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.138      ; 5.303      ;
; 94.891 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a2~portb_we_reg                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.141      ; 5.290      ;
; 94.891 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a2~portb_datain_reg0                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.146      ; 5.295      ;
; 94.891 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a2~portb_address_reg0                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.141      ; 5.290      ;
; 94.903 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a18~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.270     ; 4.842      ;
; 94.955 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a20~portb_we_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.137      ; 5.222      ;
; 94.955 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a20~portb_address_reg0                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.137      ; 5.222      ;
; 94.957 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a20~portb_datain_reg0                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.142      ; 5.225      ;
; 94.962 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a3~portb_we_reg                                                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.276     ; 4.777      ;
; 94.963 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a5~portb_we_reg                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.141      ; 5.218      ;
; 94.966 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a22~portb_we_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.137      ; 5.211      ;
; 94.971 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a26~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.270     ; 4.774      ;
; 94.983 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a30~portb_we_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.142      ; 5.199      ;
; 95.001 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a25~portb_we_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.138      ; 5.177      ;
; 95.001 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a21~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.281     ; 4.733      ;
; 95.036 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a20~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.272     ; 4.707      ;
; 95.039 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a24~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.286     ; 4.690      ;
; 95.048 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a8~portb_we_reg                                                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.289     ; 4.678      ;
; 95.058 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.903      ;
; 95.070 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.891      ;
; 95.075 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.886      ;
; 95.081 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.880      ;
; 95.082 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.879      ;
; 95.083 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.878      ;
; 95.083 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.878      ;
; 95.086 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.875      ;
; 95.092 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a5~portb_we_reg                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.140      ; 5.088      ;
; 95.094 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.867      ;
; 95.106 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a20~portb_we_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.140      ; 5.074      ;
; 95.143 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a2~portb_we_reg                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.141      ; 5.038      ;
; 95.143 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a2~portb_datain_reg0                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.146      ; 5.043      ;
; 95.143 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a2~portb_address_reg0                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.141      ; 5.038      ;
; 95.156 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.787      ;
; 95.156 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.787      ;
; 95.160 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.783      ;
; 95.160 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.783      ;
; 95.161 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a29~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.281     ; 4.573      ;
; 95.164 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.779      ;
; 95.166 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a12~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.278     ; 4.571      ;
; 95.168 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.775      ;
; 95.169 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a30~portb_we_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.141      ; 5.012      ;
; 95.178 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.765      ;
; 95.178 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.765      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                          ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                     ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                         ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.319 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.335 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.535      ;
; 0.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.536      ;
; 0.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.536      ;
; 0.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.538      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[268] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[267] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|irf_reg[2][6]                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[2][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[271] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[270] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[265] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[264] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.568 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.710      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.204      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.204      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.204      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[224] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.199      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[227] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.200      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[221] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.199      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[230] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.200      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.199      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.199      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.199      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.199      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.204      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.204      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.204      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.204      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.204      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[223] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.199      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[222] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.199      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[225] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.200      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[226] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.200      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[220] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.199      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[219] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.199      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[229] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.200      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[228] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.200      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.200      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.199      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[217] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.199      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.199      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.199      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.199      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.199      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.199      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.204      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.204      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.204      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.204      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.204      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.204      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.204      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.204      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.204      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.204      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.204      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.204      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.204      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.204      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.204      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.204      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.193      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.193      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.192      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.192      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.192      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.193      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.193      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.193      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.193      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.192      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.192      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.192      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.192      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.193      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.192      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.192      ;
; 96.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[233] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.195      ;
; 96.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[236] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.195      ;
; 96.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[239] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.195      ;
; 96.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[232] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.195      ;
; 96.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[234] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.195      ;
; 96.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[235] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.195      ;
; 96.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[238] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.195      ;
; 96.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[237] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.195      ;
; 96.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.197      ;
; 96.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.197      ;
; 96.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.197      ;
; 96.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.197      ;
; 96.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.197      ;
; 96.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.197      ;
; 96.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.197      ;
; 96.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.197      ;
; 96.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.197      ;
; 96.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.197      ;
; 96.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.197      ;
; 96.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.197      ;
; 96.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.197      ;
; 96.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.197      ;
; 96.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.197      ;
; 96.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.197      ;
; 96.749 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[254] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.190      ;
; 96.749 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[251] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.190      ;
; 96.749 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[253] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.190      ;
; 96.749 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[252] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.190      ;
; 96.749 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[249] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.190      ;
; 96.749 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[250] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.190      ;
; 96.749 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[255] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.190      ;
; 96.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[248] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.189      ;
; 96.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[245] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.189      ;
; 96.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[242] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.189      ;
; 96.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[247] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.189      ;
+--------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.991 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.190      ;
; 0.991 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.190      ;
; 0.991 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.190      ;
; 0.991 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.190      ;
; 0.991 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.190      ;
; 0.991 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.190      ;
; 0.991 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.190      ;
; 0.991 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.190      ;
; 0.991 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.190      ;
; 0.991 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.190      ;
; 1.175 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.378      ;
; 1.175 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.378      ;
; 1.175 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.378      ;
; 1.175 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.378      ;
; 1.188 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.391      ;
; 1.188 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.391      ;
; 1.188 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.391      ;
; 1.188 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.391      ;
; 1.188 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.391      ;
; 1.188 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.391      ;
; 1.188 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.391      ;
; 1.188 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.391      ;
; 1.188 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.391      ;
; 1.188 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.391      ;
; 1.188 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.391      ;
; 1.188 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.391      ;
; 1.188 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.391      ;
; 1.188 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.391      ;
; 1.188 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.391      ;
; 1.189 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.385      ;
; 1.189 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.385      ;
; 1.189 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.385      ;
; 1.189 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.385      ;
; 1.189 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.385      ;
; 1.189 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.385      ;
; 1.189 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.385      ;
; 1.189 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.385      ;
; 1.189 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.385      ;
; 1.189 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.385      ;
; 1.189 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][5]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.385      ;
; 1.189 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.385      ;
; 1.195 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.390      ;
; 1.195 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.390      ;
; 1.195 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.390      ;
; 1.195 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.390      ;
; 1.195 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.390      ;
; 1.195 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][7]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.390      ;
; 1.195 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][5]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.390      ;
; 1.195 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][6]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.390      ;
; 1.195 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.390      ;
; 1.197 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.397      ;
; 1.197 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.397      ;
; 1.360 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.567      ;
; 1.360 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.567      ;
; 1.360 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.567      ;
; 1.360 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.567      ;
; 1.360 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.567      ;
; 1.360 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.567      ;
; 1.360 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.567      ;
; 1.360 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.567      ;
; 1.360 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.567      ;
; 1.360 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.567      ;
; 1.360 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.567      ;
; 1.360 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.567      ;
; 1.417 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.613      ;
; 1.417 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.613      ;
; 1.417 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.613      ;
; 1.417 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.613      ;
; 1.417 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.613      ;
; 1.417 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.613      ;
; 1.417 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.613      ;
; 1.417 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.613      ;
; 1.417 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.613      ;
; 1.417 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.613      ;
; 1.417 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.613      ;
; 1.427 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][6]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.621      ;
; 1.427 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.621      ;
; 1.427 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][7]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.621      ;
; 1.427 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.621      ;
; 1.433 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[9]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.629      ;
; 1.433 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.629      ;
; 1.433 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.629      ;
; 1.433 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.629      ;
; 1.433 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[7]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.629      ;
; 1.451 ; sld_hub:auto_hub|irf_reg[2][3]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.659      ;
; 1.451 ; sld_hub:auto_hub|irf_reg[2][3]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.659      ;
; 1.451 ; sld_hub:auto_hub|irf_reg[2][3]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.659      ;
; 1.451 ; sld_hub:auto_hub|irf_reg[2][3]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.659      ;
; 1.526 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.718      ;
; 1.527 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.722      ;
; 1.527 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.722      ;
; 1.527 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.722      ;
; 1.527 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.722      ;
; 1.592 ; sld_hub:auto_hub|irf_reg[1][4]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.787      ;
; 1.592 ; sld_hub:auto_hub|irf_reg[1][4]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.787      ;
; 1.592 ; sld_hub:auto_hub|irf_reg[1][4]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.787      ;
; 1.592 ; sld_hub:auto_hub|irf_reg[1][4]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.787      ;
; 1.638 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.832      ;
; 1.638 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.832      ;
; 1.664 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.865      ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                    ;
+--------+--------------+----------------+-----------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock               ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+-----------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.424 ; 49.654       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a6~portb_address_reg0                                          ;
; 49.424 ; 49.654       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a6~portb_we_reg                                                ;
; 49.424 ; 49.654       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a024:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.425 ; 49.655       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a0~portb_address_reg0                                          ;
; 49.425 ; 49.655       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a0~portb_we_reg                                                ;
; 49.425 ; 49.655       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a13~portb_address_reg0                                         ;
; 49.425 ; 49.655       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a13~portb_we_reg                                               ;
; 49.425 ; 49.655       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a2~portb_address_reg0                                          ;
; 49.425 ; 49.655       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a2~portb_we_reg                                                ;
; 49.425 ; 49.655       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a024:auto_generated|ram_block1a90~portb_address_reg0 ;
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a17~portb_address_reg0                                         ;
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a17~portb_we_reg                                               ;
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a1~portb_address_reg0                                          ;
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a1~portb_we_reg                                                ;
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a21~portb_address_reg0                                         ;
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a21~portb_we_reg                                               ;
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a25~portb_address_reg0                                         ;
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a25~portb_we_reg                                               ;
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a28~portb_address_reg0                                         ;
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a28~portb_we_reg                                               ;
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a3~portb_address_reg0                                          ;
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a3~portb_we_reg                                                ;
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a5~portb_address_reg0                                          ;
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a5~portb_we_reg                                                ;
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a6~portb_datain_reg0                                           ;
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a7~portb_address_reg0                                          ;
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a7~portb_we_reg                                                ;
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a9~portb_address_reg0                                          ;
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a9~portb_we_reg                                                ;
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a024:auto_generated|ram_block1a27~portb_address_reg0 ;
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a024:auto_generated|ram_block1a36~portb_address_reg0 ;
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a024:auto_generated|ram_block1a45~portb_address_reg0 ;
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a024:auto_generated|ram_block1a54~portb_address_reg0 ;
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a024:auto_generated|ram_block1a63~portb_address_reg0 ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a2~portb_address_reg0                              ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a2~portb_we_reg                                    ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a3~portb_address_reg0                              ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a3~portb_we_reg                                    ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a0~portb_datain_reg0                                           ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a10~portb_address_reg0                                         ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a10~portb_we_reg                                               ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a11~portb_address_reg0                                         ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a11~portb_we_reg                                               ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a13~portb_datain_reg0                                          ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a14~portb_address_reg0                                         ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a14~portb_we_reg                                               ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a15~portb_address_reg0                                         ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a15~portb_we_reg                                               ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a16~portb_address_reg0                                         ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a16~portb_we_reg                                               ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a18~portb_address_reg0                                         ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a18~portb_we_reg                                               ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a19~portb_address_reg0                                         ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a19~portb_we_reg                                               ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a23~portb_address_reg0                                         ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a23~portb_we_reg                                               ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a26~portb_address_reg0                                         ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a26~portb_we_reg                                               ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a27~portb_address_reg0                                         ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a27~portb_we_reg                                               ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a2~portb_datain_reg0                                           ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a31~portb_address_reg0                                         ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a31~portb_we_reg                                               ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a8~portb_address_reg0                                          ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a8~portb_we_reg                                                ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a024:auto_generated|ram_block1a9~portb_address_reg0  ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a0~portb_address_reg0                              ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a0~portb_we_reg                                    ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a4~portb_address_reg0                              ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a4~portb_we_reg                                    ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a12~portb_address_reg0                                         ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a12~portb_we_reg                                               ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a17~portb_datain_reg0                                          ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a1~portb_datain_reg0                                           ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a21~portb_datain_reg0                                          ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a25~portb_datain_reg0                                          ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a28~portb_datain_reg0                                          ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a3~portb_datain_reg0                                           ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a5~portb_datain_reg0                                           ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a7~portb_datain_reg0                                           ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a9~portb_datain_reg0                                           ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a024:auto_generated|ram_block1a18~portb_address_reg0 ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a024:auto_generated|ram_block1a72~portb_address_reg0 ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a024:auto_generated|ram_block1a81~portb_address_reg0 ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a2~portb_datain_reg0                               ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a3~portb_datain_reg0                               ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a10~portb_datain_reg0                                          ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a11~portb_datain_reg0                                          ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a14~portb_datain_reg0                                          ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a15~portb_datain_reg0                                          ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a16~portb_datain_reg0                                          ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a18~portb_datain_reg0                                          ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a19~portb_datain_reg0                                          ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a20~portb_address_reg0                                         ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a20~portb_we_reg                                               ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a22~portb_address_reg0                                         ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a22~portb_we_reg                                               ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a23~portb_datain_reg0                                          ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a24~portb_address_reg0                                         ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a24~portb_we_reg                                               ;
+--------+--------------+----------------+-----------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.198 ; 3.336 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 8.452 ; 8.704 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.671  ; 0.467  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -2.238 ; -2.513 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.638 ; 12.626 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 9.451 ; 10.441 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+--------+------------+---------------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+------------+---------------+--------+--------+--------+--------+
; Input Port ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+------------+---------------+--------+--------+--------+--------+
; I_FL_DQ[0] ; O_FL_ADDR[0]  ; 16.237 ; 16.015 ; 16.723 ; 16.493 ;
; I_FL_DQ[0] ; O_FL_ADDR[1]  ; 15.890 ; 15.748 ; 16.378 ; 16.217 ;
; I_FL_DQ[0] ; O_FL_ADDR[2]  ; 16.395 ; 16.265 ; 16.881 ; 16.747 ;
; I_FL_DQ[0] ; O_FL_ADDR[3]  ; 16.612 ; 16.478 ; 17.058 ; 16.903 ;
; I_FL_DQ[0] ; O_FL_ADDR[4]  ; 15.767 ; 15.717 ; 16.254 ; 16.138 ;
; I_FL_DQ[0] ; O_FL_ADDR[5]  ; 15.874 ; 15.744 ; 16.309 ; 16.187 ;
; I_FL_DQ[0] ; O_FL_ADDR[6]  ; 15.167 ; 15.009 ; 15.631 ; 15.504 ;
; I_FL_DQ[0] ; O_FL_ADDR[7]  ; 16.890 ; 16.637 ; 17.364 ; 17.111 ;
; I_FL_DQ[0] ; O_FL_ADDR[8]  ; 15.505 ; 15.305 ; 15.991 ; 15.791 ;
; I_FL_DQ[0] ; O_FL_ADDR[9]  ; 15.381 ; 15.194 ; 15.867 ; 15.680 ;
; I_FL_DQ[0] ; O_FL_ADDR[10] ; 15.180 ; 15.084 ; 15.675 ; 15.591 ;
; I_FL_DQ[0] ; O_FL_ADDR[11] ; 16.918 ; 16.822 ; 17.409 ; 17.267 ;
; I_FL_DQ[0] ; O_FL_ADDR[12] ; 15.131 ; 14.951 ; 15.605 ; 15.417 ;
; I_FL_DQ[0] ; O_FL_ADDR[13] ; 15.965 ; 15.827 ; 16.422 ; 16.284 ;
; I_FL_DQ[0] ; O_FL_ADDR[14] ; 16.319 ; 16.286 ; 16.776 ; 16.743 ;
; I_FL_DQ[0] ; O_FL_CE_N     ; 9.614  ; 9.457  ; 10.094 ; 9.929  ;
; I_FL_DQ[1] ; O_FL_ADDR[0]  ; 16.179 ; 15.957 ; 16.654 ; 16.424 ;
; I_FL_DQ[1] ; O_FL_ADDR[1]  ; 15.832 ; 15.690 ; 16.309 ; 16.148 ;
; I_FL_DQ[1] ; O_FL_ADDR[2]  ; 16.337 ; 16.207 ; 16.812 ; 16.678 ;
; I_FL_DQ[1] ; O_FL_ADDR[3]  ; 16.554 ; 16.420 ; 16.989 ; 16.834 ;
; I_FL_DQ[1] ; O_FL_ADDR[4]  ; 15.709 ; 15.659 ; 16.185 ; 16.069 ;
; I_FL_DQ[1] ; O_FL_ADDR[5]  ; 15.816 ; 15.686 ; 16.240 ; 16.118 ;
; I_FL_DQ[1] ; O_FL_ADDR[6]  ; 15.109 ; 14.951 ; 15.562 ; 15.435 ;
; I_FL_DQ[1] ; O_FL_ADDR[7]  ; 16.832 ; 16.579 ; 17.295 ; 17.042 ;
; I_FL_DQ[1] ; O_FL_ADDR[8]  ; 15.447 ; 15.247 ; 15.922 ; 15.722 ;
; I_FL_DQ[1] ; O_FL_ADDR[9]  ; 15.323 ; 15.136 ; 15.798 ; 15.611 ;
; I_FL_DQ[1] ; O_FL_ADDR[10] ; 15.122 ; 15.026 ; 15.606 ; 15.522 ;
; I_FL_DQ[1] ; O_FL_ADDR[11] ; 16.860 ; 16.764 ; 17.340 ; 17.198 ;
; I_FL_DQ[1] ; O_FL_ADDR[12] ; 15.073 ; 14.893 ; 15.536 ; 15.348 ;
; I_FL_DQ[1] ; O_FL_ADDR[13] ; 15.907 ; 15.769 ; 16.353 ; 16.215 ;
; I_FL_DQ[1] ; O_FL_ADDR[14] ; 16.261 ; 16.228 ; 16.707 ; 16.674 ;
; I_FL_DQ[1] ; O_FL_CE_N     ; 9.556  ; 9.399  ; 10.025 ; 9.860  ;
; I_FL_DQ[2] ; O_FL_ADDR[0]  ; 16.134 ; 15.912 ; 16.599 ; 16.369 ;
; I_FL_DQ[2] ; O_FL_ADDR[1]  ; 15.787 ; 15.645 ; 16.254 ; 16.093 ;
; I_FL_DQ[2] ; O_FL_ADDR[2]  ; 16.292 ; 16.162 ; 16.757 ; 16.623 ;
; I_FL_DQ[2] ; O_FL_ADDR[3]  ; 16.509 ; 16.375 ; 16.934 ; 16.779 ;
; I_FL_DQ[2] ; O_FL_ADDR[4]  ; 15.664 ; 15.614 ; 16.130 ; 16.014 ;
; I_FL_DQ[2] ; O_FL_ADDR[5]  ; 15.771 ; 15.641 ; 16.185 ; 16.063 ;
; I_FL_DQ[2] ; O_FL_ADDR[6]  ; 15.064 ; 14.906 ; 15.507 ; 15.380 ;
; I_FL_DQ[2] ; O_FL_ADDR[7]  ; 16.787 ; 16.534 ; 17.240 ; 16.987 ;
; I_FL_DQ[2] ; O_FL_ADDR[8]  ; 15.402 ; 15.202 ; 15.867 ; 15.667 ;
; I_FL_DQ[2] ; O_FL_ADDR[9]  ; 15.278 ; 15.091 ; 15.743 ; 15.556 ;
; I_FL_DQ[2] ; O_FL_ADDR[10] ; 15.077 ; 14.981 ; 15.551 ; 15.467 ;
; I_FL_DQ[2] ; O_FL_ADDR[11] ; 16.815 ; 16.719 ; 17.285 ; 17.143 ;
; I_FL_DQ[2] ; O_FL_ADDR[12] ; 15.028 ; 14.848 ; 15.481 ; 15.293 ;
; I_FL_DQ[2] ; O_FL_ADDR[13] ; 15.862 ; 15.724 ; 16.298 ; 16.160 ;
; I_FL_DQ[2] ; O_FL_ADDR[14] ; 16.216 ; 16.183 ; 16.652 ; 16.619 ;
; I_FL_DQ[2] ; O_FL_CE_N     ; 9.511  ; 9.354  ; 9.970  ; 9.805  ;
; I_FL_DQ[3] ; O_FL_ADDR[0]  ; 16.180 ; 15.958 ; 16.618 ; 16.388 ;
; I_FL_DQ[3] ; O_FL_ADDR[1]  ; 15.833 ; 15.691 ; 16.273 ; 16.112 ;
; I_FL_DQ[3] ; O_FL_ADDR[2]  ; 16.338 ; 16.208 ; 16.776 ; 16.642 ;
; I_FL_DQ[3] ; O_FL_ADDR[3]  ; 16.555 ; 16.421 ; 16.953 ; 16.798 ;
; I_FL_DQ[3] ; O_FL_ADDR[4]  ; 15.710 ; 15.660 ; 16.149 ; 16.033 ;
; I_FL_DQ[3] ; O_FL_ADDR[5]  ; 15.817 ; 15.687 ; 16.204 ; 16.082 ;
; I_FL_DQ[3] ; O_FL_ADDR[6]  ; 15.110 ; 14.952 ; 15.526 ; 15.399 ;
; I_FL_DQ[3] ; O_FL_ADDR[7]  ; 16.833 ; 16.580 ; 17.259 ; 17.006 ;
; I_FL_DQ[3] ; O_FL_ADDR[8]  ; 15.448 ; 15.248 ; 15.886 ; 15.686 ;
; I_FL_DQ[3] ; O_FL_ADDR[9]  ; 15.324 ; 15.137 ; 15.762 ; 15.575 ;
; I_FL_DQ[3] ; O_FL_ADDR[10] ; 15.123 ; 15.027 ; 15.570 ; 15.486 ;
; I_FL_DQ[3] ; O_FL_ADDR[11] ; 16.861 ; 16.765 ; 17.304 ; 17.162 ;
; I_FL_DQ[3] ; O_FL_ADDR[12] ; 15.074 ; 14.894 ; 15.500 ; 15.312 ;
; I_FL_DQ[3] ; O_FL_ADDR[13] ; 15.908 ; 15.770 ; 16.317 ; 16.179 ;
; I_FL_DQ[3] ; O_FL_ADDR[14] ; 16.262 ; 16.229 ; 16.671 ; 16.638 ;
; I_FL_DQ[3] ; O_FL_CE_N     ; 9.557  ; 9.400  ; 9.989  ; 9.824  ;
; I_FL_DQ[4] ; O_FL_ADDR[0]  ; 16.442 ; 16.220 ; 16.946 ; 16.716 ;
; I_FL_DQ[4] ; O_FL_ADDR[1]  ; 16.095 ; 15.953 ; 16.601 ; 16.440 ;
; I_FL_DQ[4] ; O_FL_ADDR[2]  ; 16.600 ; 16.470 ; 17.104 ; 16.970 ;
; I_FL_DQ[4] ; O_FL_ADDR[3]  ; 16.817 ; 16.683 ; 17.281 ; 17.126 ;
; I_FL_DQ[4] ; O_FL_ADDR[4]  ; 15.972 ; 15.922 ; 16.477 ; 16.361 ;
; I_FL_DQ[4] ; O_FL_ADDR[5]  ; 16.079 ; 15.949 ; 16.532 ; 16.410 ;
; I_FL_DQ[4] ; O_FL_ADDR[6]  ; 15.372 ; 15.214 ; 15.854 ; 15.727 ;
; I_FL_DQ[4] ; O_FL_ADDR[7]  ; 17.095 ; 16.842 ; 17.587 ; 17.334 ;
; I_FL_DQ[4] ; O_FL_ADDR[8]  ; 15.710 ; 15.510 ; 16.214 ; 16.014 ;
; I_FL_DQ[4] ; O_FL_ADDR[9]  ; 15.586 ; 15.399 ; 16.090 ; 15.903 ;
; I_FL_DQ[4] ; O_FL_ADDR[10] ; 15.385 ; 15.289 ; 15.898 ; 15.814 ;
; I_FL_DQ[4] ; O_FL_ADDR[11] ; 17.123 ; 17.027 ; 17.632 ; 17.490 ;
; I_FL_DQ[4] ; O_FL_ADDR[12] ; 15.336 ; 15.156 ; 15.828 ; 15.640 ;
; I_FL_DQ[4] ; O_FL_ADDR[13] ; 16.170 ; 16.032 ; 16.645 ; 16.507 ;
; I_FL_DQ[4] ; O_FL_ADDR[14] ; 16.524 ; 16.491 ; 16.999 ; 16.966 ;
; I_FL_DQ[4] ; O_FL_CE_N     ; 9.819  ; 9.662  ; 10.317 ; 10.152 ;
; I_FL_DQ[5] ; O_FL_ADDR[0]  ; 16.384 ; 16.162 ; 16.819 ; 16.589 ;
; I_FL_DQ[5] ; O_FL_ADDR[1]  ; 16.037 ; 15.895 ; 16.474 ; 16.313 ;
; I_FL_DQ[5] ; O_FL_ADDR[2]  ; 16.542 ; 16.412 ; 16.977 ; 16.843 ;
; I_FL_DQ[5] ; O_FL_ADDR[3]  ; 16.759 ; 16.625 ; 17.154 ; 16.999 ;
; I_FL_DQ[5] ; O_FL_ADDR[4]  ; 15.914 ; 15.864 ; 16.350 ; 16.234 ;
; I_FL_DQ[5] ; O_FL_ADDR[5]  ; 16.021 ; 15.891 ; 16.405 ; 16.283 ;
; I_FL_DQ[5] ; O_FL_ADDR[6]  ; 15.314 ; 15.156 ; 15.727 ; 15.600 ;
; I_FL_DQ[5] ; O_FL_ADDR[7]  ; 17.037 ; 16.784 ; 17.460 ; 17.207 ;
; I_FL_DQ[5] ; O_FL_ADDR[8]  ; 15.652 ; 15.452 ; 16.087 ; 15.887 ;
; I_FL_DQ[5] ; O_FL_ADDR[9]  ; 15.528 ; 15.341 ; 15.963 ; 15.776 ;
; I_FL_DQ[5] ; O_FL_ADDR[10] ; 15.327 ; 15.231 ; 15.771 ; 15.687 ;
; I_FL_DQ[5] ; O_FL_ADDR[11] ; 17.065 ; 16.969 ; 17.505 ; 17.363 ;
; I_FL_DQ[5] ; O_FL_ADDR[12] ; 15.278 ; 15.098 ; 15.701 ; 15.513 ;
; I_FL_DQ[5] ; O_FL_ADDR[13] ; 16.112 ; 15.974 ; 16.518 ; 16.380 ;
; I_FL_DQ[5] ; O_FL_ADDR[14] ; 16.466 ; 16.433 ; 16.872 ; 16.839 ;
; I_FL_DQ[5] ; O_FL_CE_N     ; 9.761  ; 9.604  ; 10.190 ; 10.025 ;
; I_FL_DQ[6] ; O_FL_ADDR[0]  ; 16.237 ; 16.015 ; 16.705 ; 16.475 ;
; I_FL_DQ[6] ; O_FL_ADDR[1]  ; 15.890 ; 15.748 ; 16.360 ; 16.199 ;
; I_FL_DQ[6] ; O_FL_ADDR[2]  ; 16.395 ; 16.265 ; 16.863 ; 16.729 ;
; I_FL_DQ[6] ; O_FL_ADDR[3]  ; 16.612 ; 16.478 ; 17.040 ; 16.885 ;
; I_FL_DQ[6] ; O_FL_ADDR[4]  ; 15.767 ; 15.717 ; 16.236 ; 16.120 ;
; I_FL_DQ[6] ; O_FL_ADDR[5]  ; 15.874 ; 15.744 ; 16.291 ; 16.169 ;
; I_FL_DQ[6] ; O_FL_ADDR[6]  ; 15.167 ; 15.009 ; 15.613 ; 15.486 ;
; I_FL_DQ[6] ; O_FL_ADDR[7]  ; 16.890 ; 16.637 ; 17.346 ; 17.093 ;
; I_FL_DQ[6] ; O_FL_ADDR[8]  ; 15.505 ; 15.305 ; 15.973 ; 15.773 ;
; I_FL_DQ[6] ; O_FL_ADDR[9]  ; 15.381 ; 15.194 ; 15.849 ; 15.662 ;
; I_FL_DQ[6] ; O_FL_ADDR[10] ; 15.180 ; 15.084 ; 15.657 ; 15.573 ;
; I_FL_DQ[6] ; O_FL_ADDR[11] ; 16.918 ; 16.822 ; 17.391 ; 17.249 ;
; I_FL_DQ[6] ; O_FL_ADDR[12] ; 15.131 ; 14.951 ; 15.587 ; 15.399 ;
; I_FL_DQ[6] ; O_FL_ADDR[13] ; 15.965 ; 15.827 ; 16.404 ; 16.266 ;
; I_FL_DQ[6] ; O_FL_ADDR[14] ; 16.319 ; 16.286 ; 16.758 ; 16.725 ;
; I_FL_DQ[6] ; O_FL_CE_N     ; 9.614  ; 9.457  ; 10.076 ; 9.911  ;
; I_FL_DQ[7] ; O_FL_ADDR[0]  ; 16.649 ; 16.427 ; 17.096 ; 16.866 ;
; I_FL_DQ[7] ; O_FL_ADDR[1]  ; 16.302 ; 16.160 ; 16.751 ; 16.590 ;
; I_FL_DQ[7] ; O_FL_ADDR[2]  ; 16.807 ; 16.677 ; 17.254 ; 17.120 ;
; I_FL_DQ[7] ; O_FL_ADDR[3]  ; 17.024 ; 16.890 ; 17.431 ; 17.276 ;
; I_FL_DQ[7] ; O_FL_ADDR[4]  ; 16.179 ; 16.129 ; 16.627 ; 16.511 ;
; I_FL_DQ[7] ; O_FL_ADDR[5]  ; 16.286 ; 16.156 ; 16.682 ; 16.560 ;
; I_FL_DQ[7] ; O_FL_ADDR[6]  ; 15.579 ; 15.421 ; 16.004 ; 15.877 ;
; I_FL_DQ[7] ; O_FL_ADDR[7]  ; 17.302 ; 17.049 ; 17.737 ; 17.484 ;
; I_FL_DQ[7] ; O_FL_ADDR[8]  ; 15.917 ; 15.717 ; 16.364 ; 16.164 ;
; I_FL_DQ[7] ; O_FL_ADDR[9]  ; 15.793 ; 15.606 ; 16.240 ; 16.053 ;
; I_FL_DQ[7] ; O_FL_ADDR[10] ; 15.592 ; 15.496 ; 16.048 ; 15.964 ;
; I_FL_DQ[7] ; O_FL_ADDR[11] ; 17.330 ; 17.234 ; 17.782 ; 17.640 ;
; I_FL_DQ[7] ; O_FL_ADDR[12] ; 15.543 ; 15.363 ; 15.978 ; 15.790 ;
; I_FL_DQ[7] ; O_FL_ADDR[13] ; 16.377 ; 16.239 ; 16.795 ; 16.657 ;
; I_FL_DQ[7] ; O_FL_ADDR[14] ; 16.731 ; 16.698 ; 17.149 ; 17.116 ;
; I_FL_DQ[7] ; O_FL_CE_N     ; 10.026 ; 9.869  ; 10.467 ; 10.302 ;
+------------+---------------+--------+--------+--------+--------+


+----------------------------------------------------------------+
; Minimum Propagation Delay                                      ;
+------------+---------------+--------+--------+--------+--------+
; Input Port ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+------------+---------------+--------+--------+--------+--------+
; I_FL_DQ[0] ; O_FL_ADDR[0]  ; 9.080  ; 8.916  ; 9.536  ; 9.400  ;
; I_FL_DQ[0] ; O_FL_ADDR[1]  ; 8.615  ; 8.528  ; 9.182  ; 8.962  ;
; I_FL_DQ[0] ; O_FL_ADDR[2]  ; 9.006  ; 8.965  ; 9.562  ; 9.423  ;
; I_FL_DQ[0] ; O_FL_ADDR[3]  ; 9.984  ; 9.789  ; 10.428 ; 10.292 ;
; I_FL_DQ[0] ; O_FL_ADDR[4]  ; 8.773  ; 8.648  ; 9.243  ; 9.112  ;
; I_FL_DQ[0] ; O_FL_ADDR[5]  ; 9.164  ; 9.011  ; 9.637  ; 9.478  ;
; I_FL_DQ[0] ; O_FL_ADDR[6]  ; 8.898  ; 8.837  ; 9.423  ; 9.229  ;
; I_FL_DQ[0] ; O_FL_ADDR[7]  ; 9.290  ; 9.055  ; 9.730  ; 9.549  ;
; I_FL_DQ[0] ; O_FL_ADDR[8]  ; 9.332  ; 9.134  ; 9.799  ; 9.629  ;
; I_FL_DQ[0] ; O_FL_ADDR[9]  ; 9.139  ; 8.959  ; 9.606  ; 9.454  ;
; I_FL_DQ[0] ; O_FL_ADDR[10] ; 8.063  ; 7.930  ; 8.535  ; 8.430  ;
; I_FL_DQ[0] ; O_FL_ADDR[11] ; 8.211  ; 8.053  ; 8.699  ; 8.576  ;
; I_FL_DQ[0] ; O_FL_ADDR[12] ; 8.624  ; 8.453  ; 9.093  ; 8.916  ;
; I_FL_DQ[0] ; O_FL_ADDR[13] ; 8.700  ; 8.561  ; 9.144  ; 9.033  ;
; I_FL_DQ[0] ; O_FL_ADDR[14] ; 8.653  ; 8.552  ; 9.126  ; 9.019  ;
; I_FL_DQ[0] ; O_FL_CE_N     ; 9.046  ; 8.897  ; 9.532  ; 9.377  ;
; I_FL_DQ[1] ; O_FL_ADDR[0]  ; 9.024  ; 8.860  ; 9.470  ; 9.334  ;
; I_FL_DQ[1] ; O_FL_ADDR[1]  ; 8.559  ; 8.472  ; 9.116  ; 8.896  ;
; I_FL_DQ[1] ; O_FL_ADDR[2]  ; 8.950  ; 8.909  ; 9.496  ; 9.357  ;
; I_FL_DQ[1] ; O_FL_ADDR[3]  ; 9.928  ; 9.733  ; 10.362 ; 10.226 ;
; I_FL_DQ[1] ; O_FL_ADDR[4]  ; 8.717  ; 8.592  ; 9.177  ; 9.046  ;
; I_FL_DQ[1] ; O_FL_ADDR[5]  ; 9.108  ; 8.955  ; 9.571  ; 9.412  ;
; I_FL_DQ[1] ; O_FL_ADDR[6]  ; 8.842  ; 8.781  ; 9.357  ; 9.163  ;
; I_FL_DQ[1] ; O_FL_ADDR[7]  ; 9.234  ; 8.999  ; 9.664  ; 9.483  ;
; I_FL_DQ[1] ; O_FL_ADDR[8]  ; 9.276  ; 9.078  ; 9.733  ; 9.563  ;
; I_FL_DQ[1] ; O_FL_ADDR[9]  ; 9.083  ; 8.903  ; 9.540  ; 9.388  ;
; I_FL_DQ[1] ; O_FL_ADDR[10] ; 8.007  ; 7.874  ; 8.469  ; 8.364  ;
; I_FL_DQ[1] ; O_FL_ADDR[11] ; 8.155  ; 7.997  ; 8.633  ; 8.510  ;
; I_FL_DQ[1] ; O_FL_ADDR[12] ; 8.568  ; 8.397  ; 9.027  ; 8.850  ;
; I_FL_DQ[1] ; O_FL_ADDR[13] ; 8.644  ; 8.505  ; 9.078  ; 8.967  ;
; I_FL_DQ[1] ; O_FL_ADDR[14] ; 8.597  ; 8.496  ; 9.060  ; 8.953  ;
; I_FL_DQ[1] ; O_FL_CE_N     ; 8.990  ; 8.841  ; 9.466  ; 9.311  ;
; I_FL_DQ[2] ; O_FL_ADDR[0]  ; 8.980  ; 8.816  ; 9.417  ; 9.281  ;
; I_FL_DQ[2] ; O_FL_ADDR[1]  ; 8.515  ; 8.428  ; 9.063  ; 8.843  ;
; I_FL_DQ[2] ; O_FL_ADDR[2]  ; 8.906  ; 8.865  ; 9.443  ; 9.304  ;
; I_FL_DQ[2] ; O_FL_ADDR[3]  ; 9.884  ; 9.689  ; 10.309 ; 10.173 ;
; I_FL_DQ[2] ; O_FL_ADDR[4]  ; 8.673  ; 8.548  ; 9.124  ; 8.993  ;
; I_FL_DQ[2] ; O_FL_ADDR[5]  ; 9.064  ; 8.911  ; 9.518  ; 9.359  ;
; I_FL_DQ[2] ; O_FL_ADDR[6]  ; 8.798  ; 8.737  ; 9.304  ; 9.110  ;
; I_FL_DQ[2] ; O_FL_ADDR[7]  ; 9.190  ; 8.955  ; 9.611  ; 9.430  ;
; I_FL_DQ[2] ; O_FL_ADDR[8]  ; 9.232  ; 9.034  ; 9.680  ; 9.510  ;
; I_FL_DQ[2] ; O_FL_ADDR[9]  ; 9.039  ; 8.859  ; 9.487  ; 9.335  ;
; I_FL_DQ[2] ; O_FL_ADDR[10] ; 7.963  ; 7.830  ; 8.416  ; 8.311  ;
; I_FL_DQ[2] ; O_FL_ADDR[11] ; 8.111  ; 7.953  ; 8.580  ; 8.457  ;
; I_FL_DQ[2] ; O_FL_ADDR[12] ; 8.524  ; 8.353  ; 8.974  ; 8.797  ;
; I_FL_DQ[2] ; O_FL_ADDR[13] ; 8.600  ; 8.461  ; 9.025  ; 8.914  ;
; I_FL_DQ[2] ; O_FL_ADDR[14] ; 8.553  ; 8.452  ; 9.007  ; 8.900  ;
; I_FL_DQ[2] ; O_FL_CE_N     ; 8.946  ; 8.797  ; 9.413  ; 9.258  ;
; I_FL_DQ[3] ; O_FL_ADDR[0]  ; 9.026  ; 8.862  ; 9.437  ; 9.301  ;
; I_FL_DQ[3] ; O_FL_ADDR[1]  ; 8.561  ; 8.474  ; 9.083  ; 8.863  ;
; I_FL_DQ[3] ; O_FL_ADDR[2]  ; 8.952  ; 8.911  ; 9.463  ; 9.324  ;
; I_FL_DQ[3] ; O_FL_ADDR[3]  ; 9.930  ; 9.735  ; 10.329 ; 10.193 ;
; I_FL_DQ[3] ; O_FL_ADDR[4]  ; 8.719  ; 8.594  ; 9.144  ; 9.013  ;
; I_FL_DQ[3] ; O_FL_ADDR[5]  ; 9.110  ; 8.957  ; 9.538  ; 9.379  ;
; I_FL_DQ[3] ; O_FL_ADDR[6]  ; 8.844  ; 8.783  ; 9.324  ; 9.130  ;
; I_FL_DQ[3] ; O_FL_ADDR[7]  ; 9.236  ; 9.001  ; 9.631  ; 9.450  ;
; I_FL_DQ[3] ; O_FL_ADDR[8]  ; 9.278  ; 9.080  ; 9.700  ; 9.530  ;
; I_FL_DQ[3] ; O_FL_ADDR[9]  ; 9.085  ; 8.905  ; 9.507  ; 9.355  ;
; I_FL_DQ[3] ; O_FL_ADDR[10] ; 8.009  ; 7.876  ; 8.436  ; 8.331  ;
; I_FL_DQ[3] ; O_FL_ADDR[11] ; 8.157  ; 7.999  ; 8.600  ; 8.477  ;
; I_FL_DQ[3] ; O_FL_ADDR[12] ; 8.570  ; 8.399  ; 8.994  ; 8.817  ;
; I_FL_DQ[3] ; O_FL_ADDR[13] ; 8.646  ; 8.507  ; 9.045  ; 8.934  ;
; I_FL_DQ[3] ; O_FL_ADDR[14] ; 8.599  ; 8.498  ; 9.027  ; 8.920  ;
; I_FL_DQ[3] ; O_FL_CE_N     ; 8.992  ; 8.843  ; 9.433  ; 9.278  ;
; I_FL_DQ[4] ; O_FL_ADDR[0]  ; 9.279  ; 9.115  ; 9.752  ; 9.616  ;
; I_FL_DQ[4] ; O_FL_ADDR[1]  ; 8.814  ; 8.727  ; 9.398  ; 9.178  ;
; I_FL_DQ[4] ; O_FL_ADDR[2]  ; 9.205  ; 9.164  ; 9.778  ; 9.639  ;
; I_FL_DQ[4] ; O_FL_ADDR[3]  ; 10.183 ; 9.988  ; 10.644 ; 10.508 ;
; I_FL_DQ[4] ; O_FL_ADDR[4]  ; 8.972  ; 8.847  ; 9.459  ; 9.328  ;
; I_FL_DQ[4] ; O_FL_ADDR[5]  ; 9.363  ; 9.210  ; 9.853  ; 9.694  ;
; I_FL_DQ[4] ; O_FL_ADDR[6]  ; 9.097  ; 9.036  ; 9.639  ; 9.445  ;
; I_FL_DQ[4] ; O_FL_ADDR[7]  ; 9.489  ; 9.254  ; 9.946  ; 9.765  ;
; I_FL_DQ[4] ; O_FL_ADDR[8]  ; 9.531  ; 9.333  ; 10.015 ; 9.845  ;
; I_FL_DQ[4] ; O_FL_ADDR[9]  ; 9.338  ; 9.158  ; 9.822  ; 9.670  ;
; I_FL_DQ[4] ; O_FL_ADDR[10] ; 8.262  ; 8.129  ; 8.751  ; 8.646  ;
; I_FL_DQ[4] ; O_FL_ADDR[11] ; 8.410  ; 8.252  ; 8.915  ; 8.792  ;
; I_FL_DQ[4] ; O_FL_ADDR[12] ; 8.823  ; 8.652  ; 9.309  ; 9.132  ;
; I_FL_DQ[4] ; O_FL_ADDR[13] ; 8.899  ; 8.760  ; 9.360  ; 9.249  ;
; I_FL_DQ[4] ; O_FL_ADDR[14] ; 8.852  ; 8.751  ; 9.342  ; 9.235  ;
; I_FL_DQ[4] ; O_FL_CE_N     ; 9.245  ; 9.096  ; 9.748  ; 9.593  ;
; I_FL_DQ[5] ; O_FL_ADDR[0]  ; 9.222  ; 9.058  ; 9.629  ; 9.493  ;
; I_FL_DQ[5] ; O_FL_ADDR[1]  ; 8.757  ; 8.670  ; 9.275  ; 9.055  ;
; I_FL_DQ[5] ; O_FL_ADDR[2]  ; 9.148  ; 9.107  ; 9.655  ; 9.516  ;
; I_FL_DQ[5] ; O_FL_ADDR[3]  ; 10.126 ; 9.931  ; 10.521 ; 10.385 ;
; I_FL_DQ[5] ; O_FL_ADDR[4]  ; 8.915  ; 8.790  ; 9.336  ; 9.205  ;
; I_FL_DQ[5] ; O_FL_ADDR[5]  ; 9.306  ; 9.153  ; 9.730  ; 9.571  ;
; I_FL_DQ[5] ; O_FL_ADDR[6]  ; 9.040  ; 8.979  ; 9.516  ; 9.322  ;
; I_FL_DQ[5] ; O_FL_ADDR[7]  ; 9.432  ; 9.197  ; 9.823  ; 9.642  ;
; I_FL_DQ[5] ; O_FL_ADDR[8]  ; 9.474  ; 9.276  ; 9.892  ; 9.722  ;
; I_FL_DQ[5] ; O_FL_ADDR[9]  ; 9.281  ; 9.101  ; 9.699  ; 9.547  ;
; I_FL_DQ[5] ; O_FL_ADDR[10] ; 8.205  ; 8.072  ; 8.628  ; 8.523  ;
; I_FL_DQ[5] ; O_FL_ADDR[11] ; 8.353  ; 8.195  ; 8.792  ; 8.669  ;
; I_FL_DQ[5] ; O_FL_ADDR[12] ; 8.766  ; 8.595  ; 9.186  ; 9.009  ;
; I_FL_DQ[5] ; O_FL_ADDR[13] ; 8.842  ; 8.703  ; 9.237  ; 9.126  ;
; I_FL_DQ[5] ; O_FL_ADDR[14] ; 8.795  ; 8.694  ; 9.219  ; 9.112  ;
; I_FL_DQ[5] ; O_FL_CE_N     ; 9.188  ; 9.039  ; 9.625  ; 9.470  ;
; I_FL_DQ[6] ; O_FL_ADDR[0]  ; 9.082  ; 8.918  ; 9.521  ; 9.385  ;
; I_FL_DQ[6] ; O_FL_ADDR[1]  ; 8.617  ; 8.530  ; 9.167  ; 8.947  ;
; I_FL_DQ[6] ; O_FL_ADDR[2]  ; 9.008  ; 8.967  ; 9.547  ; 9.408  ;
; I_FL_DQ[6] ; O_FL_ADDR[3]  ; 9.986  ; 9.791  ; 10.413 ; 10.277 ;
; I_FL_DQ[6] ; O_FL_ADDR[4]  ; 8.775  ; 8.650  ; 9.228  ; 9.097  ;
; I_FL_DQ[6] ; O_FL_ADDR[5]  ; 9.166  ; 9.013  ; 9.622  ; 9.463  ;
; I_FL_DQ[6] ; O_FL_ADDR[6]  ; 8.900  ; 8.839  ; 9.408  ; 9.214  ;
; I_FL_DQ[6] ; O_FL_ADDR[7]  ; 9.292  ; 9.057  ; 9.715  ; 9.534  ;
; I_FL_DQ[6] ; O_FL_ADDR[8]  ; 9.334  ; 9.136  ; 9.784  ; 9.614  ;
; I_FL_DQ[6] ; O_FL_ADDR[9]  ; 9.141  ; 8.961  ; 9.591  ; 9.439  ;
; I_FL_DQ[6] ; O_FL_ADDR[10] ; 8.065  ; 7.932  ; 8.520  ; 8.415  ;
; I_FL_DQ[6] ; O_FL_ADDR[11] ; 8.213  ; 8.055  ; 8.684  ; 8.561  ;
; I_FL_DQ[6] ; O_FL_ADDR[12] ; 8.626  ; 8.455  ; 9.078  ; 8.901  ;
; I_FL_DQ[6] ; O_FL_ADDR[13] ; 8.702  ; 8.563  ; 9.129  ; 9.018  ;
; I_FL_DQ[6] ; O_FL_ADDR[14] ; 8.655  ; 8.554  ; 9.111  ; 9.004  ;
; I_FL_DQ[6] ; O_FL_CE_N     ; 9.048  ; 8.899  ; 9.517  ; 9.362  ;
; I_FL_DQ[7] ; O_FL_ADDR[0]  ; 9.478  ; 9.314  ; 9.897  ; 9.761  ;
; I_FL_DQ[7] ; O_FL_ADDR[1]  ; 9.013  ; 8.926  ; 9.543  ; 9.323  ;
; I_FL_DQ[7] ; O_FL_ADDR[2]  ; 9.404  ; 9.363  ; 9.923  ; 9.784  ;
; I_FL_DQ[7] ; O_FL_ADDR[3]  ; 10.382 ; 10.187 ; 10.789 ; 10.653 ;
; I_FL_DQ[7] ; O_FL_ADDR[4]  ; 9.171  ; 9.046  ; 9.604  ; 9.473  ;
; I_FL_DQ[7] ; O_FL_ADDR[5]  ; 9.562  ; 9.409  ; 9.998  ; 9.839  ;
; I_FL_DQ[7] ; O_FL_ADDR[6]  ; 9.296  ; 9.235  ; 9.784  ; 9.590  ;
; I_FL_DQ[7] ; O_FL_ADDR[7]  ; 9.688  ; 9.453  ; 10.091 ; 9.910  ;
; I_FL_DQ[7] ; O_FL_ADDR[8]  ; 9.730  ; 9.532  ; 10.160 ; 9.990  ;
; I_FL_DQ[7] ; O_FL_ADDR[9]  ; 9.537  ; 9.357  ; 9.967  ; 9.815  ;
; I_FL_DQ[7] ; O_FL_ADDR[10] ; 8.461  ; 8.328  ; 8.896  ; 8.791  ;
; I_FL_DQ[7] ; O_FL_ADDR[11] ; 8.609  ; 8.451  ; 9.060  ; 8.937  ;
; I_FL_DQ[7] ; O_FL_ADDR[12] ; 9.022  ; 8.851  ; 9.454  ; 9.277  ;
; I_FL_DQ[7] ; O_FL_ADDR[13] ; 9.098  ; 8.959  ; 9.505  ; 9.394  ;
; I_FL_DQ[7] ; O_FL_ADDR[14] ; 9.051  ; 8.950  ; 9.487  ; 9.380  ;
; I_FL_DQ[7] ; O_FL_CE_N     ; 9.444  ; 9.295  ; 9.893  ; 9.738  ;
+------------+---------------+--------+--------+--------+--------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 47.208 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.185 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 49.358 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.588 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.283 ; 0.000             ;
+---------------------+--------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                        ; To Node                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.208 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 3.247      ;
; 47.583 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 2.873      ;
; 47.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 2.729      ;
; 47.757 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 2.698      ;
; 47.775 ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 2.684      ;
; 47.795 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 2.663      ;
; 47.847 ; sld_hub:auto_hub|irf_reg[3][7]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 2.612      ;
; 47.856 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 2.598      ;
; 47.868 ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 2.591      ;
; 47.956 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 2.502      ;
; 48.050 ; sld_hub:auto_hub|irf_reg[3][6]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 2.409      ;
; 48.050 ; sld_hub:auto_hub|irf_reg[3][3]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 2.409      ;
; 48.125 ; sld_hub:auto_hub|irf_reg[3][5]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 2.334      ;
; 48.167 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 2.280      ;
; 48.227 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 2.231      ;
; 48.230 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 2.215      ;
; 48.234 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 2.224      ;
; 48.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 2.136      ;
; 48.320 ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 2.133      ;
; 48.367 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 2.094      ;
; 48.370 ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 2.088      ;
; 48.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 2.046      ;
; 48.501 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.954      ;
; 48.664 ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.791      ;
; 48.686 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.770      ;
; 48.734 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 1.724      ;
; 48.795 ; sld_hub:auto_hub|irsr_reg[9]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 1.663      ;
; 48.814 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.642      ;
; 48.815 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                          ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.635      ;
; 48.892 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.564      ;
; 48.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.532      ;
; 48.926 ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]              ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.530      ;
; 48.942 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.514      ;
; 48.964 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 1.493      ;
; 49.147 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.308      ;
; 96.207 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a5~portb_we_reg                                                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.177     ; 3.623      ;
; 96.256 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a13~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.176     ; 3.575      ;
; 96.265 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a17~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.174     ; 3.568      ;
; 96.339 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a17~portb_we_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.084      ; 3.774      ;
; 96.367 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a22~portb_we_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.082      ; 3.744      ;
; 96.377 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a17~portb_we_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.082      ; 3.734      ;
; 96.388 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a17~portb_we_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.084      ; 3.725      ;
; 96.405 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a22~portb_we_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.080      ; 3.704      ;
; 96.416 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a22~portb_we_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.082      ; 3.695      ;
; 96.522 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a20~portb_we_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.080      ; 3.587      ;
; 96.522 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a20~portb_address_reg0                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.080      ; 3.587      ;
; 96.524 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a20~portb_datain_reg0                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.083      ; 3.588      ;
; 96.532 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a9~portb_we_reg                                                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.182     ; 3.293      ;
; 96.577 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a14~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.170     ; 3.260      ;
; 96.603 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a16~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.183     ; 3.221      ;
; 96.649 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a5~portb_we_reg                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.085      ; 3.465      ;
; 96.653 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.319      ;
; 96.656 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a17~portb_we_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.082      ; 3.455      ;
; 96.659 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a2~portb_we_reg                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.086      ; 3.456      ;
; 96.659 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a2~portb_address_reg0                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.086      ; 3.456      ;
; 96.660 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a20~portb_we_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.082      ; 3.451      ;
; 96.661 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a2~portb_datain_reg0                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.089      ; 3.457      ;
; 96.665 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.307      ;
; 96.666 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.306      ;
; 96.667 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.305      ;
; 96.670 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.302      ;
; 96.671 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.301      ;
; 96.675 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.297      ;
; 96.676 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.296      ;
; 96.679 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.293      ;
; 96.684 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a22~portb_we_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.080      ; 3.425      ;
; 96.687 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a5~portb_we_reg                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.087      ; 3.429      ;
; 96.708 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a0~portb_we_reg                                                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.176     ; 3.123      ;
; 96.709 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a30~portb_we_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.084      ; 3.404      ;
; 96.709 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a20~portb_we_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.082      ; 3.402      ;
; 96.715 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a1~portb_we_reg                                                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.183     ; 3.109      ;
; 96.736 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a5~portb_we_reg                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.087      ; 3.380      ;
; 96.740 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a25~portb_we_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.084      ; 3.373      ;
; 96.741 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.218      ;
; 96.742 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.217      ;
; 96.743 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.216      ;
; 96.746 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a30~portb_we_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.082      ; 3.365      ;
; 96.747 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.212      ;
; 96.749 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.210      ;
; 96.751 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.208      ;
; 96.752 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.207      ;
; 96.758 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a30~portb_we_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.084      ; 3.355      ;
; 96.760 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.199      ;
; 96.764 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.195      ;
; 96.767 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.192      ;
; 96.769 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.190      ;
; 96.773 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.186      ;
; 96.777 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a25~portb_we_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.082      ; 3.334      ;
; 96.789 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a25~portb_we_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.084      ; 3.324      ;
; 96.801 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a20~portb_we_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.080      ; 3.308      ;
; 96.801 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a20~portb_address_reg0                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.080      ; 3.308      ;
; 96.802 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a5~portb_we_reg                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.085      ; 3.312      ;
; 96.803 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a20~portb_datain_reg0                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.083      ; 3.309      ;
; 96.810 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a4~portb_we_reg                                                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.178     ; 3.019      ;
; 96.812 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a2~portb_we_reg                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.086      ; 3.303      ;
; 96.812 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a2~portb_address_reg0                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.086      ; 3.303      ;
; 96.814 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a2~portb_datain_reg0                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.089      ; 3.304      ;
; 96.821 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a7~portb_we_reg                                                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.180     ; 3.006      ;
; 96.823 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a17~portb_address_reg0                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.082      ; 3.288      ;
; 96.825 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.147      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.185 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                          ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                     ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                         ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.312      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[268] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[267] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|irf_reg[2][6]                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[2][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[238] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[237] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[271] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[270] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[265] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[264] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.358 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 1.103      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.112      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.112      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.111      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.111      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[224] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.119      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[221] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.119      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.119      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.119      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.119      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.119      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.111      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.112      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.112      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.112      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.112      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.111      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.111      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.111      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.111      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.112      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[223] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.119      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[222] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.119      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[220] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.119      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[219] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.119      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.119      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[217] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.119      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.119      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.119      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.119      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.119      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.119      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.111      ;
; 97.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.111      ;
; 97.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.122      ;
; 97.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.122      ;
; 97.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.122      ;
; 97.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[227] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.119      ;
; 97.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[230] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.119      ;
; 97.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.122      ;
; 97.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.122      ;
; 97.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.122      ;
; 97.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.122      ;
; 97.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.122      ;
; 97.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[225] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.119      ;
; 97.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[226] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.119      ;
; 97.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[229] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.119      ;
; 97.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[228] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.119      ;
; 97.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.119      ;
; 97.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.122      ;
; 97.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.122      ;
; 97.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.122      ;
; 97.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.122      ;
; 97.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.122      ;
; 97.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.122      ;
; 97.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.122      ;
; 97.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.122      ;
; 97.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.122      ;
; 97.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.122      ;
; 97.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.122      ;
; 97.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.122      ;
; 97.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.122      ;
; 97.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.122      ;
; 97.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.122      ;
; 97.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.122      ;
; 97.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[233] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.116      ;
; 97.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[236] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.116      ;
; 97.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[239] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.116      ;
; 97.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[232] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.116      ;
; 97.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[234] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.116      ;
; 97.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[235] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.116      ;
; 97.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[238] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.116      ;
; 97.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[237] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.116      ;
; 97.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.117      ;
; 97.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.117      ;
; 97.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.117      ;
; 97.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.117      ;
; 97.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.117      ;
; 97.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.117      ;
; 97.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.117      ;
; 97.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.117      ;
; 97.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.117      ;
; 97.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.117      ;
; 97.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.117      ;
; 97.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.117      ;
; 97.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.117      ;
; 97.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.117      ;
; 97.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.117      ;
; 97.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.117      ;
; 97.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[254] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.109      ;
; 97.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[251] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.109      ;
; 97.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[248] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.108      ;
; 97.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[245] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.108      ;
; 97.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[242] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.108      ;
; 97.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[253] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.109      ;
; 97.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[252] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.109      ;
; 97.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[249] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.109      ;
; 97.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[250] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.109      ;
; 97.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[247] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.108      ;
; 97.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[246] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.108      ;
+--------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.588 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.707      ;
; 0.588 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.707      ;
; 0.588 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.707      ;
; 0.588 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.707      ;
; 0.588 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.707      ;
; 0.588 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.707      ;
; 0.588 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.707      ;
; 0.588 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.707      ;
; 0.588 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.707      ;
; 0.588 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.707      ;
; 0.699 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.818      ;
; 0.699 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.818      ;
; 0.717 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.839      ;
; 0.717 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.839      ;
; 0.717 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.839      ;
; 0.717 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.839      ;
; 0.720 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.842      ;
; 0.720 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.842      ;
; 0.720 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.842      ;
; 0.720 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.842      ;
; 0.720 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.842      ;
; 0.720 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.842      ;
; 0.720 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.842      ;
; 0.720 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.842      ;
; 0.720 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.842      ;
; 0.720 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.842      ;
; 0.720 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.842      ;
; 0.720 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.842      ;
; 0.720 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.842      ;
; 0.720 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.842      ;
; 0.720 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.842      ;
; 0.734 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.851      ;
; 0.734 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.851      ;
; 0.734 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.851      ;
; 0.734 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.851      ;
; 0.734 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.851      ;
; 0.734 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.851      ;
; 0.734 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.851      ;
; 0.734 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.851      ;
; 0.734 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.851      ;
; 0.734 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.851      ;
; 0.734 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][5]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.851      ;
; 0.734 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.851      ;
; 0.746 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.862      ;
; 0.746 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.862      ;
; 0.746 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.862      ;
; 0.746 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.862      ;
; 0.746 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.862      ;
; 0.746 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][7]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.862      ;
; 0.746 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][5]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.862      ;
; 0.746 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][6]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.862      ;
; 0.746 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.862      ;
; 0.834 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.958      ;
; 0.834 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.958      ;
; 0.834 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.958      ;
; 0.834 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.958      ;
; 0.834 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.958      ;
; 0.834 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.958      ;
; 0.834 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.958      ;
; 0.834 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.958      ;
; 0.834 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.958      ;
; 0.834 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.958      ;
; 0.834 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.958      ;
; 0.834 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.958      ;
; 0.872 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.989      ;
; 0.872 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.989      ;
; 0.872 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.989      ;
; 0.872 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.989      ;
; 0.872 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.989      ;
; 0.872 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.989      ;
; 0.872 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.989      ;
; 0.872 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.989      ;
; 0.872 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.989      ;
; 0.872 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.989      ;
; 0.872 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.989      ;
; 0.879 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][6]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.993      ;
; 0.879 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.993      ;
; 0.879 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][7]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.993      ;
; 0.879 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.993      ;
; 0.882 ; sld_hub:auto_hub|irf_reg[2][3]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.007      ;
; 0.882 ; sld_hub:auto_hub|irf_reg[2][3]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.007      ;
; 0.882 ; sld_hub:auto_hub|irf_reg[2][3]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.007      ;
; 0.882 ; sld_hub:auto_hub|irf_reg[2][3]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.007      ;
; 0.883 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[9]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.000      ;
; 0.883 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.000      ;
; 0.883 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.000      ;
; 0.883 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.000      ;
; 0.883 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[7]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.000      ;
; 0.929 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.042      ;
; 0.938 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.051      ;
; 0.938 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.051      ;
; 0.938 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.051      ;
; 0.938 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.051      ;
; 0.979 ; sld_hub:auto_hub|irf_reg[1][4]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.092      ;
; 0.979 ; sld_hub:auto_hub|irf_reg[1][4]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.092      ;
; 0.979 ; sld_hub:auto_hub|irf_reg[1][4]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.092      ;
; 0.979 ; sld_hub:auto_hub|irf_reg[1][4]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.092      ;
; 1.012 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.126      ;
; 1.012 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.126      ;
; 1.034 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.152      ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                    ;
+--------+--------------+----------------+-----------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock               ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+-----------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a024:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a6~portb_address_reg0                                          ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a6~portb_we_reg                                                ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a0~portb_address_reg0                                          ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a0~portb_we_reg                                                ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a13~portb_address_reg0                                         ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a13~portb_we_reg                                               ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a17~portb_address_reg0                                         ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a17~portb_we_reg                                               ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a21~portb_address_reg0                                         ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a21~portb_we_reg                                               ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a25~portb_address_reg0                                         ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a25~portb_we_reg                                               ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a28~portb_address_reg0                                         ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a28~portb_we_reg                                               ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a7~portb_address_reg0                                          ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a7~portb_we_reg                                                ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a9~portb_address_reg0                                          ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a9~portb_we_reg                                                ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a0~portb_address_reg0                              ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a0~portb_we_reg                                    ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a3~portb_address_reg0                              ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a3~portb_we_reg                                    ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a10~portb_address_reg0                                         ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a10~portb_we_reg                                               ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a15~portb_address_reg0                                         ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a15~portb_we_reg                                               ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a18~portb_address_reg0                                         ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a18~portb_we_reg                                               ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a1~portb_address_reg0                                          ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a1~portb_we_reg                                                ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a20~portb_address_reg0                                         ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a20~portb_we_reg                                               ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a22~portb_address_reg0                                         ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a22~portb_we_reg                                               ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a23~portb_address_reg0                                         ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a23~portb_we_reg                                               ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a24~portb_address_reg0                                         ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a24~portb_we_reg                                               ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a26~portb_address_reg0                                         ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a26~portb_we_reg                                               ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a29~portb_address_reg0                                         ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a29~portb_we_reg                                               ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a2~portb_address_reg0                                          ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a2~portb_we_reg                                                ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a30~portb_address_reg0                                         ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a30~portb_we_reg                                               ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a31~portb_address_reg0                                         ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a31~portb_we_reg                                               ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a3~portb_address_reg0                                          ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a3~portb_we_reg                                                ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a4~portb_address_reg0                                          ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a4~portb_we_reg                                                ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a5~portb_address_reg0                                          ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a5~portb_we_reg                                                ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a6~portb_datain_reg0                                           ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a024:auto_generated|ram_block1a18~portb_address_reg0 ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a024:auto_generated|ram_block1a27~portb_address_reg0 ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a024:auto_generated|ram_block1a36~portb_address_reg0 ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a024:auto_generated|ram_block1a45~portb_address_reg0 ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a024:auto_generated|ram_block1a54~portb_address_reg0 ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a024:auto_generated|ram_block1a63~portb_address_reg0 ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a024:auto_generated|ram_block1a72~portb_address_reg0 ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a024:auto_generated|ram_block1a81~portb_address_reg0 ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a024:auto_generated|ram_block1a90~portb_address_reg0 ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a024:auto_generated|ram_block1a9~portb_address_reg0  ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a2~portb_address_reg0                              ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a2~portb_we_reg                                    ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a4~portb_address_reg0                              ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a4~portb_we_reg                                    ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a0~portb_datain_reg0                                           ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a11~portb_address_reg0                                         ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a11~portb_we_reg                                               ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a12~portb_address_reg0                                         ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a12~portb_we_reg                                               ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a13~portb_datain_reg0                                          ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a14~portb_address_reg0                                         ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a14~portb_we_reg                                               ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a16~portb_address_reg0                                         ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a16~portb_we_reg                                               ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a17~portb_datain_reg0                                          ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a19~portb_address_reg0                                         ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a19~portb_we_reg                                               ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a21~portb_datain_reg0                                          ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a25~portb_datain_reg0                                          ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a27~portb_address_reg0                                         ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a27~portb_we_reg                                               ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a28~portb_datain_reg0                                          ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a7~portb_datain_reg0                                           ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a8~portb_address_reg0                                          ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a8~portb_we_reg                                                ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a9~portb_datain_reg0                                           ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a0~portb_datain_reg0                               ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a3~portb_datain_reg0                               ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a10~portb_datain_reg0                                          ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a15~portb_datain_reg0                                          ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a18~portb_datain_reg0                                          ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a1~portb_datain_reg0                                           ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a20~portb_datain_reg0                                          ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ram_block3a22~portb_datain_reg0                                          ;
+--------+--------------+----------------+-----------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.409 ; 1.872 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 4.023 ; 4.474 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.832  ; 0.361  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.699 ; -1.085 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 7.129 ; 7.945 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.961 ; 6.778 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+------------+---------------+--------+--------+--------+--------+
; Input Port ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+------------+---------------+--------+--------+--------+--------+
; I_FL_DQ[0] ; O_FL_ADDR[0]  ; 10.133 ; 10.317 ; 11.305 ; 11.489 ;
; I_FL_DQ[0] ; O_FL_ADDR[1]  ; 9.926  ; 10.085 ; 11.058 ; 11.217 ;
; I_FL_DQ[0] ; O_FL_ADDR[2]  ; 10.244 ; 10.483 ; 11.416 ; 11.655 ;
; I_FL_DQ[0] ; O_FL_ADDR[3]  ; 10.365 ; 10.662 ; 11.392 ; 11.676 ;
; I_FL_DQ[0] ; O_FL_ADDR[4]  ; 10.040 ; 10.064 ; 10.986 ; 11.010 ;
; I_FL_DQ[0] ; O_FL_ADDR[5]  ; 9.910  ; 10.116 ; 10.925 ; 11.138 ;
; I_FL_DQ[0] ; O_FL_ADDR[6]  ; 9.557  ; 9.656  ; 10.479 ; 10.578 ;
; I_FL_DQ[0] ; O_FL_ADDR[7]  ; 10.438 ; 10.699 ; 11.610 ; 11.871 ;
; I_FL_DQ[0] ; O_FL_ADDR[8]  ; 9.717  ; 9.762  ; 10.889 ; 10.934 ;
; I_FL_DQ[0] ; O_FL_ADDR[9]  ; 9.556  ; 9.619  ; 10.728 ; 10.791 ;
; I_FL_DQ[0] ; O_FL_ADDR[10] ; 9.545  ; 9.587  ; 10.638 ; 10.680 ;
; I_FL_DQ[0] ; O_FL_ADDR[11] ; 10.712 ; 10.827 ; 11.731 ; 11.846 ;
; I_FL_DQ[0] ; O_FL_ADDR[12] ; 9.407  ; 9.493  ; 10.579 ; 10.665 ;
; I_FL_DQ[0] ; O_FL_ADDR[13] ; 10.068 ; 10.091 ; 11.240 ; 11.263 ;
; I_FL_DQ[0] ; O_FL_ADDR[14] ; 10.214 ; 10.431 ; 11.386 ; 11.603 ;
; I_FL_DQ[0] ; O_FL_CE_N     ; 6.051  ; 6.121  ; 6.905  ; 6.964  ;
; I_FL_DQ[1] ; O_FL_ADDR[0]  ; 10.110 ; 10.294 ; 11.255 ; 11.439 ;
; I_FL_DQ[1] ; O_FL_ADDR[1]  ; 9.903  ; 10.062 ; 11.008 ; 11.167 ;
; I_FL_DQ[1] ; O_FL_ADDR[2]  ; 10.221 ; 10.460 ; 11.366 ; 11.605 ;
; I_FL_DQ[1] ; O_FL_ADDR[3]  ; 10.342 ; 10.639 ; 11.342 ; 11.626 ;
; I_FL_DQ[1] ; O_FL_ADDR[4]  ; 10.017 ; 10.041 ; 10.936 ; 10.960 ;
; I_FL_DQ[1] ; O_FL_ADDR[5]  ; 9.887  ; 10.093 ; 10.875 ; 11.088 ;
; I_FL_DQ[1] ; O_FL_ADDR[6]  ; 9.534  ; 9.633  ; 10.429 ; 10.528 ;
; I_FL_DQ[1] ; O_FL_ADDR[7]  ; 10.415 ; 10.676 ; 11.560 ; 11.821 ;
; I_FL_DQ[1] ; O_FL_ADDR[8]  ; 9.694  ; 9.739  ; 10.839 ; 10.884 ;
; I_FL_DQ[1] ; O_FL_ADDR[9]  ; 9.533  ; 9.596  ; 10.678 ; 10.741 ;
; I_FL_DQ[1] ; O_FL_ADDR[10] ; 9.522  ; 9.564  ; 10.588 ; 10.630 ;
; I_FL_DQ[1] ; O_FL_ADDR[11] ; 10.689 ; 10.804 ; 11.681 ; 11.796 ;
; I_FL_DQ[1] ; O_FL_ADDR[12] ; 9.384  ; 9.470  ; 10.529 ; 10.615 ;
; I_FL_DQ[1] ; O_FL_ADDR[13] ; 10.045 ; 10.068 ; 11.190 ; 11.213 ;
; I_FL_DQ[1] ; O_FL_ADDR[14] ; 10.191 ; 10.408 ; 11.336 ; 11.553 ;
; I_FL_DQ[1] ; O_FL_CE_N     ; 6.028  ; 6.098  ; 6.855  ; 6.914  ;
; I_FL_DQ[2] ; O_FL_ADDR[0]  ; 10.059 ; 10.243 ; 11.214 ; 11.398 ;
; I_FL_DQ[2] ; O_FL_ADDR[1]  ; 9.852  ; 10.011 ; 10.967 ; 11.126 ;
; I_FL_DQ[2] ; O_FL_ADDR[2]  ; 10.170 ; 10.409 ; 11.325 ; 11.564 ;
; I_FL_DQ[2] ; O_FL_ADDR[3]  ; 10.291 ; 10.588 ; 11.301 ; 11.585 ;
; I_FL_DQ[2] ; O_FL_ADDR[4]  ; 9.966  ; 9.990  ; 10.895 ; 10.919 ;
; I_FL_DQ[2] ; O_FL_ADDR[5]  ; 9.836  ; 10.042 ; 10.834 ; 11.047 ;
; I_FL_DQ[2] ; O_FL_ADDR[6]  ; 9.483  ; 9.582  ; 10.388 ; 10.487 ;
; I_FL_DQ[2] ; O_FL_ADDR[7]  ; 10.364 ; 10.625 ; 11.519 ; 11.780 ;
; I_FL_DQ[2] ; O_FL_ADDR[8]  ; 9.643  ; 9.688  ; 10.798 ; 10.843 ;
; I_FL_DQ[2] ; O_FL_ADDR[9]  ; 9.482  ; 9.545  ; 10.637 ; 10.700 ;
; I_FL_DQ[2] ; O_FL_ADDR[10] ; 9.471  ; 9.513  ; 10.547 ; 10.589 ;
; I_FL_DQ[2] ; O_FL_ADDR[11] ; 10.638 ; 10.753 ; 11.640 ; 11.755 ;
; I_FL_DQ[2] ; O_FL_ADDR[12] ; 9.333  ; 9.419  ; 10.488 ; 10.574 ;
; I_FL_DQ[2] ; O_FL_ADDR[13] ; 9.994  ; 10.017 ; 11.149 ; 11.172 ;
; I_FL_DQ[2] ; O_FL_ADDR[14] ; 10.140 ; 10.357 ; 11.295 ; 11.512 ;
; I_FL_DQ[2] ; O_FL_CE_N     ; 5.977  ; 6.047  ; 6.814  ; 6.873  ;
; I_FL_DQ[3] ; O_FL_ADDR[0]  ; 10.109 ; 10.293 ; 11.248 ; 11.432 ;
; I_FL_DQ[3] ; O_FL_ADDR[1]  ; 9.902  ; 10.061 ; 11.001 ; 11.160 ;
; I_FL_DQ[3] ; O_FL_ADDR[2]  ; 10.220 ; 10.459 ; 11.359 ; 11.598 ;
; I_FL_DQ[3] ; O_FL_ADDR[3]  ; 10.341 ; 10.638 ; 11.335 ; 11.619 ;
; I_FL_DQ[3] ; O_FL_ADDR[4]  ; 10.016 ; 10.040 ; 10.929 ; 10.953 ;
; I_FL_DQ[3] ; O_FL_ADDR[5]  ; 9.886  ; 10.092 ; 10.868 ; 11.081 ;
; I_FL_DQ[3] ; O_FL_ADDR[6]  ; 9.533  ; 9.632  ; 10.422 ; 10.521 ;
; I_FL_DQ[3] ; O_FL_ADDR[7]  ; 10.414 ; 10.675 ; 11.553 ; 11.814 ;
; I_FL_DQ[3] ; O_FL_ADDR[8]  ; 9.693  ; 9.738  ; 10.832 ; 10.877 ;
; I_FL_DQ[3] ; O_FL_ADDR[9]  ; 9.532  ; 9.595  ; 10.671 ; 10.734 ;
; I_FL_DQ[3] ; O_FL_ADDR[10] ; 9.521  ; 9.563  ; 10.581 ; 10.623 ;
; I_FL_DQ[3] ; O_FL_ADDR[11] ; 10.688 ; 10.803 ; 11.674 ; 11.789 ;
; I_FL_DQ[3] ; O_FL_ADDR[12] ; 9.383  ; 9.469  ; 10.522 ; 10.608 ;
; I_FL_DQ[3] ; O_FL_ADDR[13] ; 10.044 ; 10.067 ; 11.183 ; 11.206 ;
; I_FL_DQ[3] ; O_FL_ADDR[14] ; 10.190 ; 10.407 ; 11.329 ; 11.546 ;
; I_FL_DQ[3] ; O_FL_CE_N     ; 6.027  ; 6.097  ; 6.848  ; 6.907  ;
; I_FL_DQ[4] ; O_FL_ADDR[0]  ; 10.324 ; 10.508 ; 11.509 ; 11.693 ;
; I_FL_DQ[4] ; O_FL_ADDR[1]  ; 10.117 ; 10.276 ; 11.262 ; 11.421 ;
; I_FL_DQ[4] ; O_FL_ADDR[2]  ; 10.435 ; 10.674 ; 11.620 ; 11.859 ;
; I_FL_DQ[4] ; O_FL_ADDR[3]  ; 10.556 ; 10.853 ; 11.596 ; 11.880 ;
; I_FL_DQ[4] ; O_FL_ADDR[4]  ; 10.231 ; 10.255 ; 11.190 ; 11.214 ;
; I_FL_DQ[4] ; O_FL_ADDR[5]  ; 10.101 ; 10.307 ; 11.129 ; 11.342 ;
; I_FL_DQ[4] ; O_FL_ADDR[6]  ; 9.748  ; 9.847  ; 10.683 ; 10.782 ;
; I_FL_DQ[4] ; O_FL_ADDR[7]  ; 10.629 ; 10.890 ; 11.814 ; 12.075 ;
; I_FL_DQ[4] ; O_FL_ADDR[8]  ; 9.908  ; 9.953  ; 11.093 ; 11.138 ;
; I_FL_DQ[4] ; O_FL_ADDR[9]  ; 9.747  ; 9.810  ; 10.932 ; 10.995 ;
; I_FL_DQ[4] ; O_FL_ADDR[10] ; 9.736  ; 9.778  ; 10.842 ; 10.884 ;
; I_FL_DQ[4] ; O_FL_ADDR[11] ; 10.903 ; 11.018 ; 11.935 ; 12.050 ;
; I_FL_DQ[4] ; O_FL_ADDR[12] ; 9.598  ; 9.684  ; 10.783 ; 10.869 ;
; I_FL_DQ[4] ; O_FL_ADDR[13] ; 10.259 ; 10.282 ; 11.444 ; 11.467 ;
; I_FL_DQ[4] ; O_FL_ADDR[14] ; 10.405 ; 10.622 ; 11.590 ; 11.807 ;
; I_FL_DQ[4] ; O_FL_CE_N     ; 6.242  ; 6.312  ; 7.109  ; 7.168  ;
; I_FL_DQ[5] ; O_FL_ADDR[0]  ; 10.212 ; 10.396 ; 11.360 ; 11.544 ;
; I_FL_DQ[5] ; O_FL_ADDR[1]  ; 10.005 ; 10.164 ; 11.113 ; 11.272 ;
; I_FL_DQ[5] ; O_FL_ADDR[2]  ; 10.323 ; 10.562 ; 11.471 ; 11.710 ;
; I_FL_DQ[5] ; O_FL_ADDR[3]  ; 10.444 ; 10.741 ; 11.447 ; 11.731 ;
; I_FL_DQ[5] ; O_FL_ADDR[4]  ; 10.119 ; 10.143 ; 11.041 ; 11.065 ;
; I_FL_DQ[5] ; O_FL_ADDR[5]  ; 9.989  ; 10.195 ; 10.980 ; 11.193 ;
; I_FL_DQ[5] ; O_FL_ADDR[6]  ; 9.636  ; 9.735  ; 10.534 ; 10.633 ;
; I_FL_DQ[5] ; O_FL_ADDR[7]  ; 10.517 ; 10.778 ; 11.665 ; 11.926 ;
; I_FL_DQ[5] ; O_FL_ADDR[8]  ; 9.796  ; 9.841  ; 10.944 ; 10.989 ;
; I_FL_DQ[5] ; O_FL_ADDR[9]  ; 9.635  ; 9.698  ; 10.783 ; 10.846 ;
; I_FL_DQ[5] ; O_FL_ADDR[10] ; 9.624  ; 9.666  ; 10.693 ; 10.735 ;
; I_FL_DQ[5] ; O_FL_ADDR[11] ; 10.791 ; 10.906 ; 11.786 ; 11.901 ;
; I_FL_DQ[5] ; O_FL_ADDR[12] ; 9.486  ; 9.572  ; 10.634 ; 10.720 ;
; I_FL_DQ[5] ; O_FL_ADDR[13] ; 10.147 ; 10.170 ; 11.295 ; 11.318 ;
; I_FL_DQ[5] ; O_FL_ADDR[14] ; 10.293 ; 10.510 ; 11.441 ; 11.658 ;
; I_FL_DQ[5] ; O_FL_CE_N     ; 6.130  ; 6.200  ; 6.960  ; 7.019  ;
; I_FL_DQ[6] ; O_FL_ADDR[0]  ; 10.157 ; 10.341 ; 11.303 ; 11.487 ;
; I_FL_DQ[6] ; O_FL_ADDR[1]  ; 9.950  ; 10.109 ; 11.056 ; 11.215 ;
; I_FL_DQ[6] ; O_FL_ADDR[2]  ; 10.268 ; 10.507 ; 11.414 ; 11.653 ;
; I_FL_DQ[6] ; O_FL_ADDR[3]  ; 10.389 ; 10.686 ; 11.390 ; 11.674 ;
; I_FL_DQ[6] ; O_FL_ADDR[4]  ; 10.064 ; 10.088 ; 10.984 ; 11.008 ;
; I_FL_DQ[6] ; O_FL_ADDR[5]  ; 9.934  ; 10.140 ; 10.923 ; 11.136 ;
; I_FL_DQ[6] ; O_FL_ADDR[6]  ; 9.581  ; 9.680  ; 10.477 ; 10.576 ;
; I_FL_DQ[6] ; O_FL_ADDR[7]  ; 10.462 ; 10.723 ; 11.608 ; 11.869 ;
; I_FL_DQ[6] ; O_FL_ADDR[8]  ; 9.741  ; 9.786  ; 10.887 ; 10.932 ;
; I_FL_DQ[6] ; O_FL_ADDR[9]  ; 9.580  ; 9.643  ; 10.726 ; 10.789 ;
; I_FL_DQ[6] ; O_FL_ADDR[10] ; 9.569  ; 9.611  ; 10.636 ; 10.678 ;
; I_FL_DQ[6] ; O_FL_ADDR[11] ; 10.736 ; 10.851 ; 11.729 ; 11.844 ;
; I_FL_DQ[6] ; O_FL_ADDR[12] ; 9.431  ; 9.517  ; 10.577 ; 10.663 ;
; I_FL_DQ[6] ; O_FL_ADDR[13] ; 10.092 ; 10.115 ; 11.238 ; 11.261 ;
; I_FL_DQ[6] ; O_FL_ADDR[14] ; 10.238 ; 10.455 ; 11.384 ; 11.601 ;
; I_FL_DQ[6] ; O_FL_CE_N     ; 6.075  ; 6.145  ; 6.903  ; 6.962  ;
; I_FL_DQ[7] ; O_FL_ADDR[0]  ; 10.453 ; 10.637 ; 11.602 ; 11.786 ;
; I_FL_DQ[7] ; O_FL_ADDR[1]  ; 10.246 ; 10.405 ; 11.355 ; 11.514 ;
; I_FL_DQ[7] ; O_FL_ADDR[2]  ; 10.564 ; 10.803 ; 11.713 ; 11.952 ;
; I_FL_DQ[7] ; O_FL_ADDR[3]  ; 10.685 ; 10.982 ; 11.689 ; 11.973 ;
; I_FL_DQ[7] ; O_FL_ADDR[4]  ; 10.360 ; 10.384 ; 11.283 ; 11.307 ;
; I_FL_DQ[7] ; O_FL_ADDR[5]  ; 10.230 ; 10.436 ; 11.222 ; 11.435 ;
; I_FL_DQ[7] ; O_FL_ADDR[6]  ; 9.877  ; 9.976  ; 10.776 ; 10.875 ;
; I_FL_DQ[7] ; O_FL_ADDR[7]  ; 10.758 ; 11.019 ; 11.907 ; 12.168 ;
; I_FL_DQ[7] ; O_FL_ADDR[8]  ; 10.037 ; 10.082 ; 11.186 ; 11.231 ;
; I_FL_DQ[7] ; O_FL_ADDR[9]  ; 9.876  ; 9.939  ; 11.025 ; 11.088 ;
; I_FL_DQ[7] ; O_FL_ADDR[10] ; 9.865  ; 9.907  ; 10.935 ; 10.977 ;
; I_FL_DQ[7] ; O_FL_ADDR[11] ; 11.032 ; 11.147 ; 12.028 ; 12.143 ;
; I_FL_DQ[7] ; O_FL_ADDR[12] ; 9.727  ; 9.813  ; 10.876 ; 10.962 ;
; I_FL_DQ[7] ; O_FL_ADDR[13] ; 10.388 ; 10.411 ; 11.537 ; 11.560 ;
; I_FL_DQ[7] ; O_FL_ADDR[14] ; 10.534 ; 10.751 ; 11.683 ; 11.900 ;
; I_FL_DQ[7] ; O_FL_CE_N     ; 6.371  ; 6.441  ; 7.202  ; 7.261  ;
+------------+---------------+--------+--------+--------+--------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+------------+---------------+-------+-------+-------+-------+
; Input Port ; Output Port   ; RR    ; RF    ; FR    ; FF    ;
+------------+---------------+-------+-------+-------+-------+
; I_FL_DQ[0] ; O_FL_ADDR[0]  ; 5.716 ; 5.764 ; 6.521 ; 6.588 ;
; I_FL_DQ[0] ; O_FL_ADDR[1]  ; 5.451 ; 5.510 ; 6.299 ; 6.270 ;
; I_FL_DQ[0] ; O_FL_ADDR[2]  ; 5.693 ; 5.828 ; 6.529 ; 6.605 ;
; I_FL_DQ[0] ; O_FL_ADDR[3]  ; 6.295 ; 6.341 ; 7.132 ; 7.218 ;
; I_FL_DQ[0] ; O_FL_ADDR[4]  ; 5.533 ; 5.555 ; 6.372 ; 6.387 ;
; I_FL_DQ[0] ; O_FL_ADDR[5]  ; 5.780 ; 5.829 ; 6.619 ; 6.661 ;
; I_FL_DQ[0] ; O_FL_ADDR[6]  ; 5.606 ; 5.659 ; 6.495 ; 6.460 ;
; I_FL_DQ[0] ; O_FL_ADDR[7]  ; 5.803 ; 5.808 ; 6.634 ; 6.678 ;
; I_FL_DQ[0] ; O_FL_ADDR[8]  ; 5.851 ; 5.882 ; 6.692 ; 6.742 ;
; I_FL_DQ[0] ; O_FL_ADDR[9]  ; 5.745 ; 5.772 ; 6.586 ; 6.632 ;
; I_FL_DQ[0] ; O_FL_ADDR[10] ; 5.114 ; 5.098 ; 5.911 ; 5.915 ;
; I_FL_DQ[0] ; O_FL_ADDR[11] ; 5.186 ; 5.178 ; 5.978 ; 5.993 ;
; I_FL_DQ[0] ; O_FL_ADDR[12] ; 5.419 ; 5.417 ; 6.262 ; 6.253 ;
; I_FL_DQ[0] ; O_FL_ADDR[13] ; 5.487 ; 5.496 ; 6.304 ; 6.332 ;
; I_FL_DQ[0] ; O_FL_ADDR[14] ; 5.457 ; 5.512 ; 6.278 ; 6.326 ;
; I_FL_DQ[0] ; O_FL_CE_N     ; 5.660 ; 5.784 ; 6.501 ; 6.618 ;
; I_FL_DQ[1] ; O_FL_ADDR[0]  ; 5.693 ; 5.741 ; 6.473 ; 6.540 ;
; I_FL_DQ[1] ; O_FL_ADDR[1]  ; 5.428 ; 5.487 ; 6.251 ; 6.222 ;
; I_FL_DQ[1] ; O_FL_ADDR[2]  ; 5.670 ; 5.805 ; 6.481 ; 6.557 ;
; I_FL_DQ[1] ; O_FL_ADDR[3]  ; 6.272 ; 6.318 ; 7.084 ; 7.170 ;
; I_FL_DQ[1] ; O_FL_ADDR[4]  ; 5.510 ; 5.532 ; 6.324 ; 6.339 ;
; I_FL_DQ[1] ; O_FL_ADDR[5]  ; 5.757 ; 5.806 ; 6.571 ; 6.613 ;
; I_FL_DQ[1] ; O_FL_ADDR[6]  ; 5.583 ; 5.636 ; 6.447 ; 6.412 ;
; I_FL_DQ[1] ; O_FL_ADDR[7]  ; 5.780 ; 5.785 ; 6.586 ; 6.630 ;
; I_FL_DQ[1] ; O_FL_ADDR[8]  ; 5.828 ; 5.859 ; 6.644 ; 6.694 ;
; I_FL_DQ[1] ; O_FL_ADDR[9]  ; 5.722 ; 5.749 ; 6.538 ; 6.584 ;
; I_FL_DQ[1] ; O_FL_ADDR[10] ; 5.091 ; 5.075 ; 5.863 ; 5.867 ;
; I_FL_DQ[1] ; O_FL_ADDR[11] ; 5.163 ; 5.155 ; 5.930 ; 5.945 ;
; I_FL_DQ[1] ; O_FL_ADDR[12] ; 5.396 ; 5.394 ; 6.214 ; 6.205 ;
; I_FL_DQ[1] ; O_FL_ADDR[13] ; 5.464 ; 5.473 ; 6.256 ; 6.284 ;
; I_FL_DQ[1] ; O_FL_ADDR[14] ; 5.434 ; 5.489 ; 6.230 ; 6.278 ;
; I_FL_DQ[1] ; O_FL_CE_N     ; 5.637 ; 5.761 ; 6.453 ; 6.570 ;
; I_FL_DQ[2] ; O_FL_ADDR[0]  ; 5.644 ; 5.692 ; 6.433 ; 6.500 ;
; I_FL_DQ[2] ; O_FL_ADDR[1]  ; 5.379 ; 5.438 ; 6.211 ; 6.182 ;
; I_FL_DQ[2] ; O_FL_ADDR[2]  ; 5.621 ; 5.756 ; 6.441 ; 6.517 ;
; I_FL_DQ[2] ; O_FL_ADDR[3]  ; 6.223 ; 6.269 ; 7.044 ; 7.130 ;
; I_FL_DQ[2] ; O_FL_ADDR[4]  ; 5.461 ; 5.483 ; 6.284 ; 6.299 ;
; I_FL_DQ[2] ; O_FL_ADDR[5]  ; 5.708 ; 5.757 ; 6.531 ; 6.573 ;
; I_FL_DQ[2] ; O_FL_ADDR[6]  ; 5.534 ; 5.587 ; 6.407 ; 6.372 ;
; I_FL_DQ[2] ; O_FL_ADDR[7]  ; 5.731 ; 5.736 ; 6.546 ; 6.590 ;
; I_FL_DQ[2] ; O_FL_ADDR[8]  ; 5.779 ; 5.810 ; 6.604 ; 6.654 ;
; I_FL_DQ[2] ; O_FL_ADDR[9]  ; 5.673 ; 5.700 ; 6.498 ; 6.544 ;
; I_FL_DQ[2] ; O_FL_ADDR[10] ; 5.042 ; 5.026 ; 5.823 ; 5.827 ;
; I_FL_DQ[2] ; O_FL_ADDR[11] ; 5.114 ; 5.106 ; 5.890 ; 5.905 ;
; I_FL_DQ[2] ; O_FL_ADDR[12] ; 5.347 ; 5.345 ; 6.174 ; 6.165 ;
; I_FL_DQ[2] ; O_FL_ADDR[13] ; 5.415 ; 5.424 ; 6.216 ; 6.244 ;
; I_FL_DQ[2] ; O_FL_ADDR[14] ; 5.385 ; 5.440 ; 6.190 ; 6.238 ;
; I_FL_DQ[2] ; O_FL_CE_N     ; 5.588 ; 5.712 ; 6.413 ; 6.530 ;
; I_FL_DQ[3] ; O_FL_ADDR[0]  ; 5.693 ; 5.741 ; 6.467 ; 6.534 ;
; I_FL_DQ[3] ; O_FL_ADDR[1]  ; 5.428 ; 5.487 ; 6.245 ; 6.216 ;
; I_FL_DQ[3] ; O_FL_ADDR[2]  ; 5.670 ; 5.805 ; 6.475 ; 6.551 ;
; I_FL_DQ[3] ; O_FL_ADDR[3]  ; 6.272 ; 6.318 ; 7.078 ; 7.164 ;
; I_FL_DQ[3] ; O_FL_ADDR[4]  ; 5.510 ; 5.532 ; 6.318 ; 6.333 ;
; I_FL_DQ[3] ; O_FL_ADDR[5]  ; 5.757 ; 5.806 ; 6.565 ; 6.607 ;
; I_FL_DQ[3] ; O_FL_ADDR[6]  ; 5.583 ; 5.636 ; 6.441 ; 6.406 ;
; I_FL_DQ[3] ; O_FL_ADDR[7]  ; 5.780 ; 5.785 ; 6.580 ; 6.624 ;
; I_FL_DQ[3] ; O_FL_ADDR[8]  ; 5.828 ; 5.859 ; 6.638 ; 6.688 ;
; I_FL_DQ[3] ; O_FL_ADDR[9]  ; 5.722 ; 5.749 ; 6.532 ; 6.578 ;
; I_FL_DQ[3] ; O_FL_ADDR[10] ; 5.091 ; 5.075 ; 5.857 ; 5.861 ;
; I_FL_DQ[3] ; O_FL_ADDR[11] ; 5.163 ; 5.155 ; 5.924 ; 5.939 ;
; I_FL_DQ[3] ; O_FL_ADDR[12] ; 5.396 ; 5.394 ; 6.208 ; 6.199 ;
; I_FL_DQ[3] ; O_FL_ADDR[13] ; 5.464 ; 5.473 ; 6.250 ; 6.278 ;
; I_FL_DQ[3] ; O_FL_ADDR[14] ; 5.434 ; 5.489 ; 6.224 ; 6.272 ;
; I_FL_DQ[3] ; O_FL_CE_N     ; 5.637 ; 5.761 ; 6.447 ; 6.564 ;
; I_FL_DQ[4] ; O_FL_ADDR[0]  ; 5.901 ; 5.949 ; 6.719 ; 6.786 ;
; I_FL_DQ[4] ; O_FL_ADDR[1]  ; 5.636 ; 5.695 ; 6.497 ; 6.468 ;
; I_FL_DQ[4] ; O_FL_ADDR[2]  ; 5.878 ; 6.013 ; 6.727 ; 6.803 ;
; I_FL_DQ[4] ; O_FL_ADDR[3]  ; 6.480 ; 6.526 ; 7.330 ; 7.416 ;
; I_FL_DQ[4] ; O_FL_ADDR[4]  ; 5.718 ; 5.740 ; 6.570 ; 6.585 ;
; I_FL_DQ[4] ; O_FL_ADDR[5]  ; 5.965 ; 6.014 ; 6.817 ; 6.859 ;
; I_FL_DQ[4] ; O_FL_ADDR[6]  ; 5.791 ; 5.844 ; 6.693 ; 6.658 ;
; I_FL_DQ[4] ; O_FL_ADDR[7]  ; 5.988 ; 5.993 ; 6.832 ; 6.876 ;
; I_FL_DQ[4] ; O_FL_ADDR[8]  ; 6.036 ; 6.067 ; 6.890 ; 6.940 ;
; I_FL_DQ[4] ; O_FL_ADDR[9]  ; 5.930 ; 5.957 ; 6.784 ; 6.830 ;
; I_FL_DQ[4] ; O_FL_ADDR[10] ; 5.299 ; 5.283 ; 6.109 ; 6.113 ;
; I_FL_DQ[4] ; O_FL_ADDR[11] ; 5.371 ; 5.363 ; 6.176 ; 6.191 ;
; I_FL_DQ[4] ; O_FL_ADDR[12] ; 5.604 ; 5.602 ; 6.460 ; 6.451 ;
; I_FL_DQ[4] ; O_FL_ADDR[13] ; 5.672 ; 5.681 ; 6.502 ; 6.530 ;
; I_FL_DQ[4] ; O_FL_ADDR[14] ; 5.642 ; 5.697 ; 6.476 ; 6.524 ;
; I_FL_DQ[4] ; O_FL_CE_N     ; 5.845 ; 5.969 ; 6.699 ; 6.816 ;
; I_FL_DQ[5] ; O_FL_ADDR[0]  ; 5.792 ; 5.840 ; 6.575 ; 6.642 ;
; I_FL_DQ[5] ; O_FL_ADDR[1]  ; 5.527 ; 5.586 ; 6.353 ; 6.324 ;
; I_FL_DQ[5] ; O_FL_ADDR[2]  ; 5.769 ; 5.904 ; 6.583 ; 6.659 ;
; I_FL_DQ[5] ; O_FL_ADDR[3]  ; 6.371 ; 6.417 ; 7.186 ; 7.272 ;
; I_FL_DQ[5] ; O_FL_ADDR[4]  ; 5.609 ; 5.631 ; 6.426 ; 6.441 ;
; I_FL_DQ[5] ; O_FL_ADDR[5]  ; 5.856 ; 5.905 ; 6.673 ; 6.715 ;
; I_FL_DQ[5] ; O_FL_ADDR[6]  ; 5.682 ; 5.735 ; 6.549 ; 6.514 ;
; I_FL_DQ[5] ; O_FL_ADDR[7]  ; 5.879 ; 5.884 ; 6.688 ; 6.732 ;
; I_FL_DQ[5] ; O_FL_ADDR[8]  ; 5.927 ; 5.958 ; 6.746 ; 6.796 ;
; I_FL_DQ[5] ; O_FL_ADDR[9]  ; 5.821 ; 5.848 ; 6.640 ; 6.686 ;
; I_FL_DQ[5] ; O_FL_ADDR[10] ; 5.190 ; 5.174 ; 5.965 ; 5.969 ;
; I_FL_DQ[5] ; O_FL_ADDR[11] ; 5.262 ; 5.254 ; 6.032 ; 6.047 ;
; I_FL_DQ[5] ; O_FL_ADDR[12] ; 5.495 ; 5.493 ; 6.316 ; 6.307 ;
; I_FL_DQ[5] ; O_FL_ADDR[13] ; 5.563 ; 5.572 ; 6.358 ; 6.386 ;
; I_FL_DQ[5] ; O_FL_ADDR[14] ; 5.533 ; 5.588 ; 6.332 ; 6.380 ;
; I_FL_DQ[5] ; O_FL_CE_N     ; 5.736 ; 5.860 ; 6.555 ; 6.672 ;
; I_FL_DQ[6] ; O_FL_ADDR[0]  ; 5.740 ; 5.788 ; 6.521 ; 6.588 ;
; I_FL_DQ[6] ; O_FL_ADDR[1]  ; 5.475 ; 5.534 ; 6.299 ; 6.270 ;
; I_FL_DQ[6] ; O_FL_ADDR[2]  ; 5.717 ; 5.852 ; 6.529 ; 6.605 ;
; I_FL_DQ[6] ; O_FL_ADDR[3]  ; 6.319 ; 6.365 ; 7.132 ; 7.218 ;
; I_FL_DQ[6] ; O_FL_ADDR[4]  ; 5.557 ; 5.579 ; 6.372 ; 6.387 ;
; I_FL_DQ[6] ; O_FL_ADDR[5]  ; 5.804 ; 5.853 ; 6.619 ; 6.661 ;
; I_FL_DQ[6] ; O_FL_ADDR[6]  ; 5.630 ; 5.683 ; 6.495 ; 6.460 ;
; I_FL_DQ[6] ; O_FL_ADDR[7]  ; 5.827 ; 5.832 ; 6.634 ; 6.678 ;
; I_FL_DQ[6] ; O_FL_ADDR[8]  ; 5.875 ; 5.906 ; 6.692 ; 6.742 ;
; I_FL_DQ[6] ; O_FL_ADDR[9]  ; 5.769 ; 5.796 ; 6.586 ; 6.632 ;
; I_FL_DQ[6] ; O_FL_ADDR[10] ; 5.138 ; 5.122 ; 5.911 ; 5.915 ;
; I_FL_DQ[6] ; O_FL_ADDR[11] ; 5.210 ; 5.202 ; 5.978 ; 5.993 ;
; I_FL_DQ[6] ; O_FL_ADDR[12] ; 5.443 ; 5.441 ; 6.262 ; 6.253 ;
; I_FL_DQ[6] ; O_FL_ADDR[13] ; 5.511 ; 5.520 ; 6.304 ; 6.332 ;
; I_FL_DQ[6] ; O_FL_ADDR[14] ; 5.481 ; 5.536 ; 6.278 ; 6.326 ;
; I_FL_DQ[6] ; O_FL_CE_N     ; 5.684 ; 5.808 ; 6.501 ; 6.618 ;
; I_FL_DQ[7] ; O_FL_ADDR[0]  ; 6.024 ; 6.072 ; 6.809 ; 6.876 ;
; I_FL_DQ[7] ; O_FL_ADDR[1]  ; 5.759 ; 5.818 ; 6.587 ; 6.558 ;
; I_FL_DQ[7] ; O_FL_ADDR[2]  ; 6.001 ; 6.136 ; 6.817 ; 6.893 ;
; I_FL_DQ[7] ; O_FL_ADDR[3]  ; 6.603 ; 6.649 ; 7.420 ; 7.506 ;
; I_FL_DQ[7] ; O_FL_ADDR[4]  ; 5.841 ; 5.863 ; 6.660 ; 6.675 ;
; I_FL_DQ[7] ; O_FL_ADDR[5]  ; 6.088 ; 6.137 ; 6.907 ; 6.949 ;
; I_FL_DQ[7] ; O_FL_ADDR[6]  ; 5.914 ; 5.967 ; 6.783 ; 6.748 ;
; I_FL_DQ[7] ; O_FL_ADDR[7]  ; 6.111 ; 6.116 ; 6.922 ; 6.966 ;
; I_FL_DQ[7] ; O_FL_ADDR[8]  ; 6.159 ; 6.190 ; 6.980 ; 7.030 ;
; I_FL_DQ[7] ; O_FL_ADDR[9]  ; 6.053 ; 6.080 ; 6.874 ; 6.920 ;
; I_FL_DQ[7] ; O_FL_ADDR[10] ; 5.422 ; 5.406 ; 6.199 ; 6.203 ;
; I_FL_DQ[7] ; O_FL_ADDR[11] ; 5.494 ; 5.486 ; 6.266 ; 6.281 ;
; I_FL_DQ[7] ; O_FL_ADDR[12] ; 5.727 ; 5.725 ; 6.550 ; 6.541 ;
; I_FL_DQ[7] ; O_FL_ADDR[13] ; 5.795 ; 5.804 ; 6.592 ; 6.620 ;
; I_FL_DQ[7] ; O_FL_ADDR[14] ; 5.765 ; 5.820 ; 6.566 ; 6.614 ;
; I_FL_DQ[7] ; O_FL_CE_N     ; 5.968 ; 6.092 ; 6.789 ; 6.906 ;
+------------+---------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 44.638 ; 0.185 ; 48.324   ; 0.588   ; 49.283              ;
;  altera_reserved_tck ; 44.638 ; 0.185 ; 48.324   ; 0.588   ; 49.283              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.230 ; 3.347 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 8.699 ; 8.983 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.883  ; 0.727  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.699 ; -1.085 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.166 ; 13.173 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.961 ; 6.778 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------+
; Progagation Delay                                              ;
+------------+---------------+--------+--------+--------+--------+
; Input Port ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+------------+---------------+--------+--------+--------+--------+
; I_FL_DQ[0] ; O_FL_ADDR[0]  ; 17.587 ; 17.540 ; 18.294 ; 18.247 ;
; I_FL_DQ[0] ; O_FL_ADDR[1]  ; 17.227 ; 17.273 ; 17.865 ; 17.900 ;
; I_FL_DQ[0] ; O_FL_ADDR[2]  ; 17.762 ; 17.813 ; 18.469 ; 18.520 ;
; I_FL_DQ[0] ; O_FL_ADDR[3]  ; 18.001 ; 18.063 ; 18.593 ; 18.633 ;
; I_FL_DQ[0] ; O_FL_ADDR[4]  ; 17.178 ; 17.195 ; 17.879 ; 17.836 ;
; I_FL_DQ[0] ; O_FL_ADDR[5]  ; 17.211 ; 17.266 ; 17.782 ; 17.846 ;
; I_FL_DQ[0] ; O_FL_ADDR[6]  ; 16.465 ; 16.369 ; 17.077 ; 17.016 ;
; I_FL_DQ[0] ; O_FL_ADDR[7]  ; 18.251 ; 18.266 ; 18.958 ; 18.973 ;
; I_FL_DQ[0] ; O_FL_ADDR[8]  ; 16.853 ; 16.735 ; 17.560 ; 17.442 ;
; I_FL_DQ[0] ; O_FL_ADDR[9]  ; 16.627 ; 16.542 ; 17.334 ; 17.240 ;
; I_FL_DQ[0] ; O_FL_ADDR[10] ; 16.477 ; 16.465 ; 17.203 ; 17.194 ;
; I_FL_DQ[0] ; O_FL_ADDR[11] ; 18.466 ; 18.445 ; 19.063 ; 19.042 ;
; I_FL_DQ[0] ; O_FL_ADDR[12] ; 16.417 ; 16.309 ; 17.124 ; 17.016 ;
; I_FL_DQ[0] ; O_FL_ADDR[13] ; 17.314 ; 17.230 ; 18.021 ; 17.937 ;
; I_FL_DQ[0] ; O_FL_ADDR[14] ; 17.696 ; 17.747 ; 18.383 ; 18.434 ;
; I_FL_DQ[0] ; O_FL_CE_N     ; 10.393 ; 10.296 ; 10.960 ; 10.854 ;
; I_FL_DQ[1] ; O_FL_ADDR[0]  ; 17.528 ; 17.481 ; 18.209 ; 18.162 ;
; I_FL_DQ[1] ; O_FL_ADDR[1]  ; 17.168 ; 17.214 ; 17.780 ; 17.815 ;
; I_FL_DQ[1] ; O_FL_ADDR[2]  ; 17.703 ; 17.754 ; 18.384 ; 18.435 ;
; I_FL_DQ[1] ; O_FL_ADDR[3]  ; 17.942 ; 18.004 ; 18.508 ; 18.548 ;
; I_FL_DQ[1] ; O_FL_ADDR[4]  ; 17.119 ; 17.136 ; 17.794 ; 17.751 ;
; I_FL_DQ[1] ; O_FL_ADDR[5]  ; 17.152 ; 17.207 ; 17.697 ; 17.761 ;
; I_FL_DQ[1] ; O_FL_ADDR[6]  ; 16.406 ; 16.310 ; 16.992 ; 16.931 ;
; I_FL_DQ[1] ; O_FL_ADDR[7]  ; 18.192 ; 18.207 ; 18.873 ; 18.888 ;
; I_FL_DQ[1] ; O_FL_ADDR[8]  ; 16.794 ; 16.676 ; 17.475 ; 17.357 ;
; I_FL_DQ[1] ; O_FL_ADDR[9]  ; 16.568 ; 16.483 ; 17.249 ; 17.155 ;
; I_FL_DQ[1] ; O_FL_ADDR[10] ; 16.418 ; 16.406 ; 17.118 ; 17.109 ;
; I_FL_DQ[1] ; O_FL_ADDR[11] ; 18.407 ; 18.386 ; 18.978 ; 18.957 ;
; I_FL_DQ[1] ; O_FL_ADDR[12] ; 16.358 ; 16.250 ; 17.039 ; 16.931 ;
; I_FL_DQ[1] ; O_FL_ADDR[13] ; 17.255 ; 17.171 ; 17.936 ; 17.852 ;
; I_FL_DQ[1] ; O_FL_ADDR[14] ; 17.637 ; 17.688 ; 18.298 ; 18.349 ;
; I_FL_DQ[1] ; O_FL_CE_N     ; 10.334 ; 10.237 ; 10.875 ; 10.769 ;
; I_FL_DQ[2] ; O_FL_ADDR[0]  ; 17.482 ; 17.435 ; 18.164 ; 18.117 ;
; I_FL_DQ[2] ; O_FL_ADDR[1]  ; 17.122 ; 17.168 ; 17.735 ; 17.770 ;
; I_FL_DQ[2] ; O_FL_ADDR[2]  ; 17.657 ; 17.708 ; 18.339 ; 18.390 ;
; I_FL_DQ[2] ; O_FL_ADDR[3]  ; 17.896 ; 17.958 ; 18.463 ; 18.503 ;
; I_FL_DQ[2] ; O_FL_ADDR[4]  ; 17.073 ; 17.090 ; 17.749 ; 17.706 ;
; I_FL_DQ[2] ; O_FL_ADDR[5]  ; 17.106 ; 17.161 ; 17.652 ; 17.716 ;
; I_FL_DQ[2] ; O_FL_ADDR[6]  ; 16.360 ; 16.264 ; 16.947 ; 16.886 ;
; I_FL_DQ[2] ; O_FL_ADDR[7]  ; 18.146 ; 18.161 ; 18.828 ; 18.843 ;
; I_FL_DQ[2] ; O_FL_ADDR[8]  ; 16.748 ; 16.630 ; 17.430 ; 17.312 ;
; I_FL_DQ[2] ; O_FL_ADDR[9]  ; 16.522 ; 16.437 ; 17.204 ; 17.110 ;
; I_FL_DQ[2] ; O_FL_ADDR[10] ; 16.372 ; 16.360 ; 17.073 ; 17.064 ;
; I_FL_DQ[2] ; O_FL_ADDR[11] ; 18.361 ; 18.340 ; 18.933 ; 18.912 ;
; I_FL_DQ[2] ; O_FL_ADDR[12] ; 16.312 ; 16.204 ; 16.994 ; 16.886 ;
; I_FL_DQ[2] ; O_FL_ADDR[13] ; 17.209 ; 17.125 ; 17.891 ; 17.807 ;
; I_FL_DQ[2] ; O_FL_ADDR[14] ; 17.591 ; 17.642 ; 18.253 ; 18.304 ;
; I_FL_DQ[2] ; O_FL_CE_N     ; 10.288 ; 10.191 ; 10.830 ; 10.724 ;
; I_FL_DQ[3] ; O_FL_ADDR[0]  ; 17.522 ; 17.475 ; 18.186 ; 18.139 ;
; I_FL_DQ[3] ; O_FL_ADDR[1]  ; 17.162 ; 17.208 ; 17.757 ; 17.792 ;
; I_FL_DQ[3] ; O_FL_ADDR[2]  ; 17.697 ; 17.748 ; 18.361 ; 18.412 ;
; I_FL_DQ[3] ; O_FL_ADDR[3]  ; 17.936 ; 17.998 ; 18.485 ; 18.525 ;
; I_FL_DQ[3] ; O_FL_ADDR[4]  ; 17.113 ; 17.130 ; 17.771 ; 17.728 ;
; I_FL_DQ[3] ; O_FL_ADDR[5]  ; 17.146 ; 17.201 ; 17.674 ; 17.738 ;
; I_FL_DQ[3] ; O_FL_ADDR[6]  ; 16.400 ; 16.304 ; 16.969 ; 16.908 ;
; I_FL_DQ[3] ; O_FL_ADDR[7]  ; 18.186 ; 18.201 ; 18.850 ; 18.865 ;
; I_FL_DQ[3] ; O_FL_ADDR[8]  ; 16.788 ; 16.670 ; 17.452 ; 17.334 ;
; I_FL_DQ[3] ; O_FL_ADDR[9]  ; 16.562 ; 16.477 ; 17.226 ; 17.132 ;
; I_FL_DQ[3] ; O_FL_ADDR[10] ; 16.412 ; 16.400 ; 17.095 ; 17.086 ;
; I_FL_DQ[3] ; O_FL_ADDR[11] ; 18.401 ; 18.380 ; 18.955 ; 18.934 ;
; I_FL_DQ[3] ; O_FL_ADDR[12] ; 16.352 ; 16.244 ; 17.016 ; 16.908 ;
; I_FL_DQ[3] ; O_FL_ADDR[13] ; 17.249 ; 17.165 ; 17.913 ; 17.829 ;
; I_FL_DQ[3] ; O_FL_ADDR[14] ; 17.631 ; 17.682 ; 18.275 ; 18.326 ;
; I_FL_DQ[3] ; O_FL_CE_N     ; 10.328 ; 10.231 ; 10.852 ; 10.746 ;
; I_FL_DQ[4] ; O_FL_ADDR[0]  ; 17.811 ; 17.764 ; 18.525 ; 18.478 ;
; I_FL_DQ[4] ; O_FL_ADDR[1]  ; 17.451 ; 17.497 ; 18.096 ; 18.131 ;
; I_FL_DQ[4] ; O_FL_ADDR[2]  ; 17.986 ; 18.037 ; 18.700 ; 18.751 ;
; I_FL_DQ[4] ; O_FL_ADDR[3]  ; 18.225 ; 18.287 ; 18.824 ; 18.864 ;
; I_FL_DQ[4] ; O_FL_ADDR[4]  ; 17.402 ; 17.419 ; 18.110 ; 18.067 ;
; I_FL_DQ[4] ; O_FL_ADDR[5]  ; 17.435 ; 17.490 ; 18.013 ; 18.077 ;
; I_FL_DQ[4] ; O_FL_ADDR[6]  ; 16.689 ; 16.593 ; 17.308 ; 17.247 ;
; I_FL_DQ[4] ; O_FL_ADDR[7]  ; 18.475 ; 18.490 ; 19.189 ; 19.204 ;
; I_FL_DQ[4] ; O_FL_ADDR[8]  ; 17.077 ; 16.959 ; 17.791 ; 17.673 ;
; I_FL_DQ[4] ; O_FL_ADDR[9]  ; 16.851 ; 16.766 ; 17.565 ; 17.471 ;
; I_FL_DQ[4] ; O_FL_ADDR[10] ; 16.701 ; 16.689 ; 17.434 ; 17.425 ;
; I_FL_DQ[4] ; O_FL_ADDR[11] ; 18.690 ; 18.669 ; 19.294 ; 19.273 ;
; I_FL_DQ[4] ; O_FL_ADDR[12] ; 16.641 ; 16.533 ; 17.355 ; 17.247 ;
; I_FL_DQ[4] ; O_FL_ADDR[13] ; 17.538 ; 17.454 ; 18.252 ; 18.168 ;
; I_FL_DQ[4] ; O_FL_ADDR[14] ; 17.920 ; 17.971 ; 18.614 ; 18.665 ;
; I_FL_DQ[4] ; O_FL_CE_N     ; 10.617 ; 10.520 ; 11.191 ; 11.085 ;
; I_FL_DQ[5] ; O_FL_ADDR[0]  ; 17.754 ; 17.707 ; 18.412 ; 18.365 ;
; I_FL_DQ[5] ; O_FL_ADDR[1]  ; 17.394 ; 17.440 ; 17.983 ; 18.018 ;
; I_FL_DQ[5] ; O_FL_ADDR[2]  ; 17.929 ; 17.980 ; 18.587 ; 18.638 ;
; I_FL_DQ[5] ; O_FL_ADDR[3]  ; 18.168 ; 18.230 ; 18.711 ; 18.751 ;
; I_FL_DQ[5] ; O_FL_ADDR[4]  ; 17.345 ; 17.362 ; 17.997 ; 17.954 ;
; I_FL_DQ[5] ; O_FL_ADDR[5]  ; 17.378 ; 17.433 ; 17.900 ; 17.964 ;
; I_FL_DQ[5] ; O_FL_ADDR[6]  ; 16.632 ; 16.536 ; 17.195 ; 17.134 ;
; I_FL_DQ[5] ; O_FL_ADDR[7]  ; 18.418 ; 18.433 ; 19.076 ; 19.091 ;
; I_FL_DQ[5] ; O_FL_ADDR[8]  ; 17.020 ; 16.902 ; 17.678 ; 17.560 ;
; I_FL_DQ[5] ; O_FL_ADDR[9]  ; 16.794 ; 16.709 ; 17.452 ; 17.358 ;
; I_FL_DQ[5] ; O_FL_ADDR[10] ; 16.644 ; 16.632 ; 17.321 ; 17.312 ;
; I_FL_DQ[5] ; O_FL_ADDR[11] ; 18.633 ; 18.612 ; 19.181 ; 19.160 ;
; I_FL_DQ[5] ; O_FL_ADDR[12] ; 16.584 ; 16.476 ; 17.242 ; 17.134 ;
; I_FL_DQ[5] ; O_FL_ADDR[13] ; 17.481 ; 17.397 ; 18.139 ; 18.055 ;
; I_FL_DQ[5] ; O_FL_ADDR[14] ; 17.863 ; 17.914 ; 18.501 ; 18.552 ;
; I_FL_DQ[5] ; O_FL_CE_N     ; 10.560 ; 10.463 ; 11.078 ; 10.972 ;
; I_FL_DQ[6] ; O_FL_ADDR[0]  ; 17.572 ; 17.525 ; 18.278 ; 18.231 ;
; I_FL_DQ[6] ; O_FL_ADDR[1]  ; 17.212 ; 17.258 ; 17.849 ; 17.884 ;
; I_FL_DQ[6] ; O_FL_ADDR[2]  ; 17.747 ; 17.798 ; 18.453 ; 18.504 ;
; I_FL_DQ[6] ; O_FL_ADDR[3]  ; 17.986 ; 18.048 ; 18.577 ; 18.617 ;
; I_FL_DQ[6] ; O_FL_ADDR[4]  ; 17.163 ; 17.180 ; 17.863 ; 17.820 ;
; I_FL_DQ[6] ; O_FL_ADDR[5]  ; 17.196 ; 17.251 ; 17.766 ; 17.830 ;
; I_FL_DQ[6] ; O_FL_ADDR[6]  ; 16.450 ; 16.354 ; 17.061 ; 17.000 ;
; I_FL_DQ[6] ; O_FL_ADDR[7]  ; 18.236 ; 18.251 ; 18.942 ; 18.957 ;
; I_FL_DQ[6] ; O_FL_ADDR[8]  ; 16.838 ; 16.720 ; 17.544 ; 17.426 ;
; I_FL_DQ[6] ; O_FL_ADDR[9]  ; 16.612 ; 16.527 ; 17.318 ; 17.224 ;
; I_FL_DQ[6] ; O_FL_ADDR[10] ; 16.462 ; 16.450 ; 17.187 ; 17.178 ;
; I_FL_DQ[6] ; O_FL_ADDR[11] ; 18.451 ; 18.430 ; 19.047 ; 19.026 ;
; I_FL_DQ[6] ; O_FL_ADDR[12] ; 16.402 ; 16.294 ; 17.108 ; 17.000 ;
; I_FL_DQ[6] ; O_FL_ADDR[13] ; 17.299 ; 17.215 ; 18.005 ; 17.921 ;
; I_FL_DQ[6] ; O_FL_ADDR[14] ; 17.681 ; 17.732 ; 18.367 ; 18.418 ;
; I_FL_DQ[6] ; O_FL_CE_N     ; 10.378 ; 10.281 ; 10.944 ; 10.838 ;
; I_FL_DQ[7] ; O_FL_ADDR[0]  ; 18.034 ; 17.987 ; 18.729 ; 18.682 ;
; I_FL_DQ[7] ; O_FL_ADDR[1]  ; 17.674 ; 17.720 ; 18.300 ; 18.335 ;
; I_FL_DQ[7] ; O_FL_ADDR[2]  ; 18.209 ; 18.260 ; 18.904 ; 18.955 ;
; I_FL_DQ[7] ; O_FL_ADDR[3]  ; 18.448 ; 18.510 ; 19.028 ; 19.068 ;
; I_FL_DQ[7] ; O_FL_ADDR[4]  ; 17.625 ; 17.642 ; 18.314 ; 18.271 ;
; I_FL_DQ[7] ; O_FL_ADDR[5]  ; 17.658 ; 17.713 ; 18.217 ; 18.281 ;
; I_FL_DQ[7] ; O_FL_ADDR[6]  ; 16.912 ; 16.816 ; 17.512 ; 17.451 ;
; I_FL_DQ[7] ; O_FL_ADDR[7]  ; 18.698 ; 18.713 ; 19.393 ; 19.408 ;
; I_FL_DQ[7] ; O_FL_ADDR[8]  ; 17.300 ; 17.182 ; 17.995 ; 17.877 ;
; I_FL_DQ[7] ; O_FL_ADDR[9]  ; 17.074 ; 16.989 ; 17.769 ; 17.675 ;
; I_FL_DQ[7] ; O_FL_ADDR[10] ; 16.924 ; 16.912 ; 17.638 ; 17.629 ;
; I_FL_DQ[7] ; O_FL_ADDR[11] ; 18.913 ; 18.892 ; 19.498 ; 19.477 ;
; I_FL_DQ[7] ; O_FL_ADDR[12] ; 16.864 ; 16.756 ; 17.559 ; 17.451 ;
; I_FL_DQ[7] ; O_FL_ADDR[13] ; 17.761 ; 17.677 ; 18.456 ; 18.372 ;
; I_FL_DQ[7] ; O_FL_ADDR[14] ; 18.143 ; 18.194 ; 18.818 ; 18.869 ;
; I_FL_DQ[7] ; O_FL_CE_N     ; 10.840 ; 10.743 ; 11.395 ; 11.289 ;
+------------+---------------+--------+--------+--------+--------+


+------------------------------------------------------------+
; Minimum Progagation Delay                                  ;
+------------+---------------+-------+-------+-------+-------+
; Input Port ; Output Port   ; RR    ; RF    ; FR    ; FF    ;
+------------+---------------+-------+-------+-------+-------+
; I_FL_DQ[0] ; O_FL_ADDR[0]  ; 5.716 ; 5.764 ; 6.521 ; 6.588 ;
; I_FL_DQ[0] ; O_FL_ADDR[1]  ; 5.451 ; 5.510 ; 6.299 ; 6.270 ;
; I_FL_DQ[0] ; O_FL_ADDR[2]  ; 5.693 ; 5.828 ; 6.529 ; 6.605 ;
; I_FL_DQ[0] ; O_FL_ADDR[3]  ; 6.295 ; 6.341 ; 7.132 ; 7.218 ;
; I_FL_DQ[0] ; O_FL_ADDR[4]  ; 5.533 ; 5.555 ; 6.372 ; 6.387 ;
; I_FL_DQ[0] ; O_FL_ADDR[5]  ; 5.780 ; 5.829 ; 6.619 ; 6.661 ;
; I_FL_DQ[0] ; O_FL_ADDR[6]  ; 5.606 ; 5.659 ; 6.495 ; 6.460 ;
; I_FL_DQ[0] ; O_FL_ADDR[7]  ; 5.803 ; 5.808 ; 6.634 ; 6.678 ;
; I_FL_DQ[0] ; O_FL_ADDR[8]  ; 5.851 ; 5.882 ; 6.692 ; 6.742 ;
; I_FL_DQ[0] ; O_FL_ADDR[9]  ; 5.745 ; 5.772 ; 6.586 ; 6.632 ;
; I_FL_DQ[0] ; O_FL_ADDR[10] ; 5.114 ; 5.098 ; 5.911 ; 5.915 ;
; I_FL_DQ[0] ; O_FL_ADDR[11] ; 5.186 ; 5.178 ; 5.978 ; 5.993 ;
; I_FL_DQ[0] ; O_FL_ADDR[12] ; 5.419 ; 5.417 ; 6.262 ; 6.253 ;
; I_FL_DQ[0] ; O_FL_ADDR[13] ; 5.487 ; 5.496 ; 6.304 ; 6.332 ;
; I_FL_DQ[0] ; O_FL_ADDR[14] ; 5.457 ; 5.512 ; 6.278 ; 6.326 ;
; I_FL_DQ[0] ; O_FL_CE_N     ; 5.660 ; 5.784 ; 6.501 ; 6.618 ;
; I_FL_DQ[1] ; O_FL_ADDR[0]  ; 5.693 ; 5.741 ; 6.473 ; 6.540 ;
; I_FL_DQ[1] ; O_FL_ADDR[1]  ; 5.428 ; 5.487 ; 6.251 ; 6.222 ;
; I_FL_DQ[1] ; O_FL_ADDR[2]  ; 5.670 ; 5.805 ; 6.481 ; 6.557 ;
; I_FL_DQ[1] ; O_FL_ADDR[3]  ; 6.272 ; 6.318 ; 7.084 ; 7.170 ;
; I_FL_DQ[1] ; O_FL_ADDR[4]  ; 5.510 ; 5.532 ; 6.324 ; 6.339 ;
; I_FL_DQ[1] ; O_FL_ADDR[5]  ; 5.757 ; 5.806 ; 6.571 ; 6.613 ;
; I_FL_DQ[1] ; O_FL_ADDR[6]  ; 5.583 ; 5.636 ; 6.447 ; 6.412 ;
; I_FL_DQ[1] ; O_FL_ADDR[7]  ; 5.780 ; 5.785 ; 6.586 ; 6.630 ;
; I_FL_DQ[1] ; O_FL_ADDR[8]  ; 5.828 ; 5.859 ; 6.644 ; 6.694 ;
; I_FL_DQ[1] ; O_FL_ADDR[9]  ; 5.722 ; 5.749 ; 6.538 ; 6.584 ;
; I_FL_DQ[1] ; O_FL_ADDR[10] ; 5.091 ; 5.075 ; 5.863 ; 5.867 ;
; I_FL_DQ[1] ; O_FL_ADDR[11] ; 5.163 ; 5.155 ; 5.930 ; 5.945 ;
; I_FL_DQ[1] ; O_FL_ADDR[12] ; 5.396 ; 5.394 ; 6.214 ; 6.205 ;
; I_FL_DQ[1] ; O_FL_ADDR[13] ; 5.464 ; 5.473 ; 6.256 ; 6.284 ;
; I_FL_DQ[1] ; O_FL_ADDR[14] ; 5.434 ; 5.489 ; 6.230 ; 6.278 ;
; I_FL_DQ[1] ; O_FL_CE_N     ; 5.637 ; 5.761 ; 6.453 ; 6.570 ;
; I_FL_DQ[2] ; O_FL_ADDR[0]  ; 5.644 ; 5.692 ; 6.433 ; 6.500 ;
; I_FL_DQ[2] ; O_FL_ADDR[1]  ; 5.379 ; 5.438 ; 6.211 ; 6.182 ;
; I_FL_DQ[2] ; O_FL_ADDR[2]  ; 5.621 ; 5.756 ; 6.441 ; 6.517 ;
; I_FL_DQ[2] ; O_FL_ADDR[3]  ; 6.223 ; 6.269 ; 7.044 ; 7.130 ;
; I_FL_DQ[2] ; O_FL_ADDR[4]  ; 5.461 ; 5.483 ; 6.284 ; 6.299 ;
; I_FL_DQ[2] ; O_FL_ADDR[5]  ; 5.708 ; 5.757 ; 6.531 ; 6.573 ;
; I_FL_DQ[2] ; O_FL_ADDR[6]  ; 5.534 ; 5.587 ; 6.407 ; 6.372 ;
; I_FL_DQ[2] ; O_FL_ADDR[7]  ; 5.731 ; 5.736 ; 6.546 ; 6.590 ;
; I_FL_DQ[2] ; O_FL_ADDR[8]  ; 5.779 ; 5.810 ; 6.604 ; 6.654 ;
; I_FL_DQ[2] ; O_FL_ADDR[9]  ; 5.673 ; 5.700 ; 6.498 ; 6.544 ;
; I_FL_DQ[2] ; O_FL_ADDR[10] ; 5.042 ; 5.026 ; 5.823 ; 5.827 ;
; I_FL_DQ[2] ; O_FL_ADDR[11] ; 5.114 ; 5.106 ; 5.890 ; 5.905 ;
; I_FL_DQ[2] ; O_FL_ADDR[12] ; 5.347 ; 5.345 ; 6.174 ; 6.165 ;
; I_FL_DQ[2] ; O_FL_ADDR[13] ; 5.415 ; 5.424 ; 6.216 ; 6.244 ;
; I_FL_DQ[2] ; O_FL_ADDR[14] ; 5.385 ; 5.440 ; 6.190 ; 6.238 ;
; I_FL_DQ[2] ; O_FL_CE_N     ; 5.588 ; 5.712 ; 6.413 ; 6.530 ;
; I_FL_DQ[3] ; O_FL_ADDR[0]  ; 5.693 ; 5.741 ; 6.467 ; 6.534 ;
; I_FL_DQ[3] ; O_FL_ADDR[1]  ; 5.428 ; 5.487 ; 6.245 ; 6.216 ;
; I_FL_DQ[3] ; O_FL_ADDR[2]  ; 5.670 ; 5.805 ; 6.475 ; 6.551 ;
; I_FL_DQ[3] ; O_FL_ADDR[3]  ; 6.272 ; 6.318 ; 7.078 ; 7.164 ;
; I_FL_DQ[3] ; O_FL_ADDR[4]  ; 5.510 ; 5.532 ; 6.318 ; 6.333 ;
; I_FL_DQ[3] ; O_FL_ADDR[5]  ; 5.757 ; 5.806 ; 6.565 ; 6.607 ;
; I_FL_DQ[3] ; O_FL_ADDR[6]  ; 5.583 ; 5.636 ; 6.441 ; 6.406 ;
; I_FL_DQ[3] ; O_FL_ADDR[7]  ; 5.780 ; 5.785 ; 6.580 ; 6.624 ;
; I_FL_DQ[3] ; O_FL_ADDR[8]  ; 5.828 ; 5.859 ; 6.638 ; 6.688 ;
; I_FL_DQ[3] ; O_FL_ADDR[9]  ; 5.722 ; 5.749 ; 6.532 ; 6.578 ;
; I_FL_DQ[3] ; O_FL_ADDR[10] ; 5.091 ; 5.075 ; 5.857 ; 5.861 ;
; I_FL_DQ[3] ; O_FL_ADDR[11] ; 5.163 ; 5.155 ; 5.924 ; 5.939 ;
; I_FL_DQ[3] ; O_FL_ADDR[12] ; 5.396 ; 5.394 ; 6.208 ; 6.199 ;
; I_FL_DQ[3] ; O_FL_ADDR[13] ; 5.464 ; 5.473 ; 6.250 ; 6.278 ;
; I_FL_DQ[3] ; O_FL_ADDR[14] ; 5.434 ; 5.489 ; 6.224 ; 6.272 ;
; I_FL_DQ[3] ; O_FL_CE_N     ; 5.637 ; 5.761 ; 6.447 ; 6.564 ;
; I_FL_DQ[4] ; O_FL_ADDR[0]  ; 5.901 ; 5.949 ; 6.719 ; 6.786 ;
; I_FL_DQ[4] ; O_FL_ADDR[1]  ; 5.636 ; 5.695 ; 6.497 ; 6.468 ;
; I_FL_DQ[4] ; O_FL_ADDR[2]  ; 5.878 ; 6.013 ; 6.727 ; 6.803 ;
; I_FL_DQ[4] ; O_FL_ADDR[3]  ; 6.480 ; 6.526 ; 7.330 ; 7.416 ;
; I_FL_DQ[4] ; O_FL_ADDR[4]  ; 5.718 ; 5.740 ; 6.570 ; 6.585 ;
; I_FL_DQ[4] ; O_FL_ADDR[5]  ; 5.965 ; 6.014 ; 6.817 ; 6.859 ;
; I_FL_DQ[4] ; O_FL_ADDR[6]  ; 5.791 ; 5.844 ; 6.693 ; 6.658 ;
; I_FL_DQ[4] ; O_FL_ADDR[7]  ; 5.988 ; 5.993 ; 6.832 ; 6.876 ;
; I_FL_DQ[4] ; O_FL_ADDR[8]  ; 6.036 ; 6.067 ; 6.890 ; 6.940 ;
; I_FL_DQ[4] ; O_FL_ADDR[9]  ; 5.930 ; 5.957 ; 6.784 ; 6.830 ;
; I_FL_DQ[4] ; O_FL_ADDR[10] ; 5.299 ; 5.283 ; 6.109 ; 6.113 ;
; I_FL_DQ[4] ; O_FL_ADDR[11] ; 5.371 ; 5.363 ; 6.176 ; 6.191 ;
; I_FL_DQ[4] ; O_FL_ADDR[12] ; 5.604 ; 5.602 ; 6.460 ; 6.451 ;
; I_FL_DQ[4] ; O_FL_ADDR[13] ; 5.672 ; 5.681 ; 6.502 ; 6.530 ;
; I_FL_DQ[4] ; O_FL_ADDR[14] ; 5.642 ; 5.697 ; 6.476 ; 6.524 ;
; I_FL_DQ[4] ; O_FL_CE_N     ; 5.845 ; 5.969 ; 6.699 ; 6.816 ;
; I_FL_DQ[5] ; O_FL_ADDR[0]  ; 5.792 ; 5.840 ; 6.575 ; 6.642 ;
; I_FL_DQ[5] ; O_FL_ADDR[1]  ; 5.527 ; 5.586 ; 6.353 ; 6.324 ;
; I_FL_DQ[5] ; O_FL_ADDR[2]  ; 5.769 ; 5.904 ; 6.583 ; 6.659 ;
; I_FL_DQ[5] ; O_FL_ADDR[3]  ; 6.371 ; 6.417 ; 7.186 ; 7.272 ;
; I_FL_DQ[5] ; O_FL_ADDR[4]  ; 5.609 ; 5.631 ; 6.426 ; 6.441 ;
; I_FL_DQ[5] ; O_FL_ADDR[5]  ; 5.856 ; 5.905 ; 6.673 ; 6.715 ;
; I_FL_DQ[5] ; O_FL_ADDR[6]  ; 5.682 ; 5.735 ; 6.549 ; 6.514 ;
; I_FL_DQ[5] ; O_FL_ADDR[7]  ; 5.879 ; 5.884 ; 6.688 ; 6.732 ;
; I_FL_DQ[5] ; O_FL_ADDR[8]  ; 5.927 ; 5.958 ; 6.746 ; 6.796 ;
; I_FL_DQ[5] ; O_FL_ADDR[9]  ; 5.821 ; 5.848 ; 6.640 ; 6.686 ;
; I_FL_DQ[5] ; O_FL_ADDR[10] ; 5.190 ; 5.174 ; 5.965 ; 5.969 ;
; I_FL_DQ[5] ; O_FL_ADDR[11] ; 5.262 ; 5.254 ; 6.032 ; 6.047 ;
; I_FL_DQ[5] ; O_FL_ADDR[12] ; 5.495 ; 5.493 ; 6.316 ; 6.307 ;
; I_FL_DQ[5] ; O_FL_ADDR[13] ; 5.563 ; 5.572 ; 6.358 ; 6.386 ;
; I_FL_DQ[5] ; O_FL_ADDR[14] ; 5.533 ; 5.588 ; 6.332 ; 6.380 ;
; I_FL_DQ[5] ; O_FL_CE_N     ; 5.736 ; 5.860 ; 6.555 ; 6.672 ;
; I_FL_DQ[6] ; O_FL_ADDR[0]  ; 5.740 ; 5.788 ; 6.521 ; 6.588 ;
; I_FL_DQ[6] ; O_FL_ADDR[1]  ; 5.475 ; 5.534 ; 6.299 ; 6.270 ;
; I_FL_DQ[6] ; O_FL_ADDR[2]  ; 5.717 ; 5.852 ; 6.529 ; 6.605 ;
; I_FL_DQ[6] ; O_FL_ADDR[3]  ; 6.319 ; 6.365 ; 7.132 ; 7.218 ;
; I_FL_DQ[6] ; O_FL_ADDR[4]  ; 5.557 ; 5.579 ; 6.372 ; 6.387 ;
; I_FL_DQ[6] ; O_FL_ADDR[5]  ; 5.804 ; 5.853 ; 6.619 ; 6.661 ;
; I_FL_DQ[6] ; O_FL_ADDR[6]  ; 5.630 ; 5.683 ; 6.495 ; 6.460 ;
; I_FL_DQ[6] ; O_FL_ADDR[7]  ; 5.827 ; 5.832 ; 6.634 ; 6.678 ;
; I_FL_DQ[6] ; O_FL_ADDR[8]  ; 5.875 ; 5.906 ; 6.692 ; 6.742 ;
; I_FL_DQ[6] ; O_FL_ADDR[9]  ; 5.769 ; 5.796 ; 6.586 ; 6.632 ;
; I_FL_DQ[6] ; O_FL_ADDR[10] ; 5.138 ; 5.122 ; 5.911 ; 5.915 ;
; I_FL_DQ[6] ; O_FL_ADDR[11] ; 5.210 ; 5.202 ; 5.978 ; 5.993 ;
; I_FL_DQ[6] ; O_FL_ADDR[12] ; 5.443 ; 5.441 ; 6.262 ; 6.253 ;
; I_FL_DQ[6] ; O_FL_ADDR[13] ; 5.511 ; 5.520 ; 6.304 ; 6.332 ;
; I_FL_DQ[6] ; O_FL_ADDR[14] ; 5.481 ; 5.536 ; 6.278 ; 6.326 ;
; I_FL_DQ[6] ; O_FL_CE_N     ; 5.684 ; 5.808 ; 6.501 ; 6.618 ;
; I_FL_DQ[7] ; O_FL_ADDR[0]  ; 6.024 ; 6.072 ; 6.809 ; 6.876 ;
; I_FL_DQ[7] ; O_FL_ADDR[1]  ; 5.759 ; 5.818 ; 6.587 ; 6.558 ;
; I_FL_DQ[7] ; O_FL_ADDR[2]  ; 6.001 ; 6.136 ; 6.817 ; 6.893 ;
; I_FL_DQ[7] ; O_FL_ADDR[3]  ; 6.603 ; 6.649 ; 7.420 ; 7.506 ;
; I_FL_DQ[7] ; O_FL_ADDR[4]  ; 5.841 ; 5.863 ; 6.660 ; 6.675 ;
; I_FL_DQ[7] ; O_FL_ADDR[5]  ; 6.088 ; 6.137 ; 6.907 ; 6.949 ;
; I_FL_DQ[7] ; O_FL_ADDR[6]  ; 5.914 ; 5.967 ; 6.783 ; 6.748 ;
; I_FL_DQ[7] ; O_FL_ADDR[7]  ; 6.111 ; 6.116 ; 6.922 ; 6.966 ;
; I_FL_DQ[7] ; O_FL_ADDR[8]  ; 6.159 ; 6.190 ; 6.980 ; 7.030 ;
; I_FL_DQ[7] ; O_FL_ADDR[9]  ; 6.053 ; 6.080 ; 6.874 ; 6.920 ;
; I_FL_DQ[7] ; O_FL_ADDR[10] ; 5.422 ; 5.406 ; 6.199 ; 6.203 ;
; I_FL_DQ[7] ; O_FL_ADDR[11] ; 5.494 ; 5.486 ; 6.266 ; 6.281 ;
; I_FL_DQ[7] ; O_FL_ADDR[12] ; 5.727 ; 5.725 ; 6.550 ; 6.541 ;
; I_FL_DQ[7] ; O_FL_ADDR[13] ; 5.795 ; 5.804 ; 6.592 ; 6.620 ;
; I_FL_DQ[7] ; O_FL_ADDR[14] ; 5.765 ; 5.820 ; 6.566 ; 6.614 ;
; I_FL_DQ[7] ; O_FL_CE_N     ; 5.968 ; 6.092 ; 6.789 ; 6.906 ;
+------------+---------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; vtune               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk_out             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ind                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[13]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[14]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[15]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[16]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[17]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[18]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[19]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[20]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[21]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_OE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_CE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_R[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_R[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_R[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_R[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_G[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_G[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_G[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_G[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_B[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_B[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_B[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_B[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_HS            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_VS            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; y_out[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; y_out[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; y_out[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; y_out[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; c_out[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; c_out[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; c_out[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; c_out[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; beep_out            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; motor               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; debug[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; debug[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; debug[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; debug[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; debug[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; debug[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; debug[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; debug[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_USB_DP           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_USB_DM           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; I_SW_0                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_SW_1                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IO_USB_DP               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IO_USB_DM               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_FL_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_FL_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_FL_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_FL_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_FL_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_FL_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_FL_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_FL_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_CLK_50M               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_nRESET                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vtune               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; clk_out             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; ind                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0394 V           ; 0.292 V                              ; 0.189 V                              ; 9.15e-10 s                  ; 8.34e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0394 V          ; 0.292 V                             ; 0.189 V                             ; 9.15e-10 s                 ; 8.34e-10 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0394 V           ; 0.292 V                              ; 0.189 V                              ; 9.15e-10 s                  ; 8.34e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0394 V          ; 0.292 V                             ; 0.189 V                             ; 9.15e-10 s                 ; 8.34e-10 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0394 V           ; 0.292 V                              ; 0.189 V                              ; 9.15e-10 s                  ; 8.34e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0394 V          ; 0.292 V                             ; 0.189 V                             ; 9.15e-10 s                 ; 8.34e-10 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.08 V              ; -0.00513 V          ; 0.274 V                              ; 0.267 V                              ; 5.67e-09 s                  ; 4.62e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.08 V             ; -0.00513 V         ; 0.274 V                             ; 0.267 V                             ; 5.67e-09 s                 ; 4.62e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[20]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[21]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_R[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_R[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_R[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_R[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_G[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_G[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_G[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_G[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_B[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_B[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_B[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_B[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_HS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_VS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; y_out[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; y_out[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; y_out[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; y_out[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; c_out[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; c_out[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; c_out[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; c_out[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; beep_out            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; motor               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; debug[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; debug[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; debug[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; debug[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; debug[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; debug[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; debug[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; debug[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; IO_USB_DP           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; IO_USB_DM           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.08e-06 V                   ; 3.1 V               ; 9.08e-06 V          ; 0.109 V                              ; 0.153 V                              ; 1.19e-09 s                  ; 3.37e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.08e-06 V                  ; 3.1 V              ; 9.08e-06 V         ; 0.109 V                             ; 0.153 V                             ; 1.19e-09 s                 ; 3.37e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.0402 V           ; 0.146 V                              ; 0.156 V                              ; 4.62e-10 s                  ; 4.36e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.0402 V          ; 0.146 V                             ; 0.156 V                             ; 4.62e-10 s                 ; 4.36e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vtune               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; clk_out             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; ind                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; O_FL_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.57 V              ; -0.0645 V           ; 0.332 V                              ; 0.165 V                              ; 6.78e-10 s                  ; 6.19e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.29e-07 V                  ; 3.57 V             ; -0.0645 V          ; 0.332 V                             ; 0.165 V                             ; 6.78e-10 s                 ; 6.19e-10 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.57 V              ; -0.0645 V           ; 0.332 V                              ; 0.165 V                              ; 6.78e-10 s                  ; 6.19e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.29e-07 V                  ; 3.57 V             ; -0.0645 V          ; 0.332 V                             ; 0.165 V                             ; 6.78e-10 s                 ; 6.19e-10 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.57 V              ; -0.0645 V           ; 0.332 V                              ; 0.165 V                              ; 6.78e-10 s                  ; 6.19e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.29e-07 V                  ; 3.57 V             ; -0.0645 V          ; 0.332 V                             ; 0.165 V                             ; 6.78e-10 s                 ; 6.19e-10 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.48 V              ; -0.0136 V           ; 0.352 V                              ; 0.346 V                              ; 4.12e-09 s                  ; 3.34e-09 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.29e-07 V                  ; 3.48 V             ; -0.0136 V          ; 0.352 V                             ; 0.346 V                             ; 4.12e-09 s                 ; 3.34e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[20]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[21]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_R[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_R[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_R[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_R[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_G[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_G[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_G[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_G[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_B[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_B[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_B[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_B[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_HS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_VS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; y_out[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; y_out[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; y_out[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; y_out[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; c_out[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; c_out[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; c_out[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; c_out[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; beep_out            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; motor               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; debug[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; debug[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; debug[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; debug[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; debug[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; debug[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; debug[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; debug[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; IO_USB_DP           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; IO_USB_DM           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.66e-07 V                   ; 3.51 V              ; -0.00919 V          ; 0.247 V                              ; 0.285 V                              ; 8.78e-10 s                  ; 2.48e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 5.66e-07 V                  ; 3.51 V             ; -0.00919 V         ; 0.247 V                             ; 0.285 V                             ; 8.78e-10 s                 ; 2.48e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.52e-08 V                   ; 3.58 V              ; -0.0651 V           ; 0.234 V                              ; 0.087 V                              ; 2.93e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.52e-08 V                  ; 3.58 V             ; -0.0651 V          ; 0.234 V                             ; 0.087 V                             ; 2.93e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 7658     ; 0        ; 45       ; 1        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 7658     ; 0        ; 45       ; 1        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 582      ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 582      ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 13    ; 13   ;
; Unconstrained Input Port Paths  ; 3713  ; 3713 ;
; Unconstrained Output Ports      ; 39    ; 39   ;
; Unconstrained Output Port Paths ; 1545  ; 1545 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Mar 18 00:28:30 2012
Info: Command: quartus_sta pc-8001onDE0 -c pc
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'pc.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332125): Found combinational loop of 336 nodes
    Warning (332126): Node "Z80|i[3]~8|combout"
    Warning (332126): Node "Z80|comb~25|datac"
    Warning (332126): Node "Z80|comb~25|combout"
    Warning (332126): Node "Z80|comb~26|datac"
    Warning (332126): Node "Z80|comb~26|combout"
    Warning (332126): Node "Z80|comb~28|dataa"
    Warning (332126): Node "Z80|comb~28|combout"
    Warning (332126): Node "Z80|selal[0]~1|datac"
    Warning (332126): Node "Z80|selal[0]~1|combout"
    Warning (332126): Node "Z80|selah[0]~1|datad"
    Warning (332126): Node "Z80|selah[0]~1|combout"
    Warning (332126): Node "Z80|Mux8~2|datac"
    Warning (332126): Node "Z80|Mux8~2|combout"
    Warning (332126): Node "Z80|Mux8~3|datad"
    Warning (332126): Node "Z80|Mux8~3|combout"
    Warning (332126): Node "w_ram_ce~1|datac"
    Warning (332126): Node "w_ram_ce~1|combout"
    Warning (332126): Node "w_ram_ce~2|datad"
    Warning (332126): Node "w_ram_ce~2|combout"
    Warning (332126): Node "cpu_data_in[6]~1|dataa"
    Warning (332126): Node "cpu_data_in[6]~1|combout"
    Warning (332126): Node "Z80|reg_adrl|q[6]~6|datac"
    Warning (332126): Node "Z80|reg_adrl|q[6]~6|combout"
    Warning (332126): Node "Z80|res~0|datac"
    Warning (332126): Node "Z80|res~0|combout"
    Warning (332126): Node "Z80|comb~21|datab"
    Warning (332126): Node "Z80|comb~21|combout"
    Warning (332126): Node "Z80|comb~24|datab"
    Warning (332126): Node "Z80|comb~24|combout"
    Warning (332126): Node "Z80|sela_hl~0|dataa"
    Warning (332126): Node "Z80|sela_hl~0|combout"
    Warning (332126): Node "Z80|selal[1]~0|datab"
    Warning (332126): Node "Z80|selal[1]~0|combout"
    Warning (332126): Node "Z80|selah[1]~3|datac"
    Warning (332126): Node "Z80|selah[1]~3|combout"
    Warning (332126): Node "Z80|Mux8~2|datab"
    Warning (332126): Node "Z80|Mux8~0|datab"
    Warning (332126): Node "Z80|Mux8~0|combout"
    Warning (332126): Node "Z80|Mux8~1|datad"
    Warning (332126): Node "Z80|Mux8~1|combout"
    Warning (332126): Node "w_ram_ce~1|dataa"
    Warning (332126): Node "Z80|Mux8~3|datac"
    Warning (332126): Node "Z80|selal[2]~6|datab"
    Warning (332126): Node "Z80|selal[2]~6|combout"
    Warning (332126): Node "w_ram_ce~1|datab"
    Warning (332126): Node "Z80|i[6]~2|datac"
    Warning (332126): Node "Z80|i[6]~2|combout"
    Warning (332126): Node "Z80|comb~20|dataa"
    Warning (332126): Node "Z80|comb~20|combout"
    Warning (332126): Node "Z80|comb~21|datac"
    Warning (332126): Node "Z80|i_rs_hl~0|dataa"
    Warning (332126): Node "Z80|i_rs_hl~0|combout"
    Warning (332126): Node "Z80|comb~18|dataa"
    Warning (332126): Node "Z80|comb~18|combout"
    Warning (332126): Node "Z80|comb~19|datac"
    Warning (332126): Node "Z80|comb~19|combout"
    Warning (332126): Node "Z80|comb~24|datad"
    Warning (332126): Node "Z80|Decoder0~4|dataa"
    Warning (332126): Node "Z80|Decoder0~4|combout"
    Warning (332126): Node "Z80|selah[1]~2|datad"
    Warning (332126): Node "Z80|selah[1]~2|combout"
    Warning (332126): Node "Z80|selah[1]~3|datab"
    Warning (332126): Node "Z80|i_halt~3|datad"
    Warning (332126): Node "Z80|i_halt~3|combout"
    Warning (332126): Node "Z80|comb~17|datac"
    Warning (332126): Node "Z80|comb~17|combout"
    Warning (332126): Node "Z80|sela_hl~0|datad"
    Warning (332126): Node "Z80|i_ldrhl~1|datac"
    Warning (332126): Node "Z80|i_ldrhl~1|combout"
    Warning (332126): Node "Z80|comb~30|datad"
    Warning (332126): Node "Z80|comb~30|combout"
    Warning (332126): Node "Z80|reg_l|q~2|datac"
    Warning (332126): Node "Z80|reg_l|q~2|combout"
    Warning (332126): Node "Z80|reg_h|Mux0~0|datab"
    Warning (332126): Node "Z80|reg_h|Mux0~0|combout"
    Warning (332126): Node "Z80|reg_h|Mux0~1|datab"
    Warning (332126): Node "Z80|reg_h|Mux0~1|combout"
    Warning (332126): Node "Z80|Mux8~0|datac"
    Warning (332126): Node "Z80|reg_h|Mux0~1|dataa"
    Warning (332126): Node "Z80|reg_l|q~1|datac"
    Warning (332126): Node "Z80|reg_l|q~1|combout"
    Warning (332126): Node "Z80|reg_h|Mux0~0|datad"
    Warning (332126): Node "Z80|i_ldhlr~0|datac"
    Warning (332126): Node "Z80|i_ldhlr~0|combout"
    Warning (332126): Node "Z80|comb~30|datac"
    Warning (332126): Node "Z80|comb~23|datab"
    Warning (332126): Node "Z80|comb~23|combout"
    Warning (332126): Node "Z80|sela_hl~1|dataa"
    Warning (332126): Node "Z80|sela_hl~1|combout"
    Warning (332126): Node "Z80|sela_hl~2|datad"
    Warning (332126): Node "Z80|sela_hl~2|combout"
    Warning (332126): Node "Z80|selal[1]~0|dataa"
    Warning (332126): Node "Z80|i_inblock|dataa"
    Warning (332126): Node "Z80|i_inblock|combout"
    Warning (332126): Node "Z80|sela_hl~2|dataa"
    Warning (332126): Node "Z80|i_cpblock|dataa"
    Warning (332126): Node "Z80|i_cpblock|combout"
    Warning (332126): Node "Z80|comb~24|dataa"
    Warning (332126): Node "Z80|i_ldblock|dataa"
    Warning (332126): Node "Z80|i_ldblock|combout"
    Warning (332126): Node "Z80|sela_de~0|dataa"
    Warning (332126): Node "Z80|sela_de~0|combout"
    Warning (332126): Node "Z80|sela_de~1|dataa"
    Warning (332126): Node "Z80|sela_de~1|combout"
    Warning (332126): Node "Z80|selal[0]~1|dataa"
    Warning (332126): Node "Z80|selal[2]~6|dataa"
    Warning (332126): Node "Z80|xy3|datac"
    Warning (332126): Node "Z80|xy3|combout"
    Warning (332126): Node "Z80|selal[2]~5|datac"
    Warning (332126): Node "Z80|selal[2]~5|combout"
    Warning (332126): Node "Z80|selal[2]~6|datad"
    Warning (332126): Node "Z80|hv2~2|datad"
    Warning (332126): Node "Z80|hv2~2|combout"
    Warning (332126): Node "Z80|comb~17|datab"
    Warning (332126): Node "Z80|incdec8|dataa"
    Warning (332126): Node "Z80|incdec8|combout"
    Warning (332126): Node "Z80|comb~18|datad"
    Warning (332126): Node "Z80|i_ldade~0|dataa"
    Warning (332126): Node "Z80|i_ldade~0|combout"
    Warning (332126): Node "Z80|sela_de~0|datab"
    Warning (332126): Node "Z80|selah[0]~0|datab"
    Warning (332126): Node "Z80|selah[0]~0|combout"
    Warning (332126): Node "Z80|selah[0]~1|datac"
    Warning (332126): Node "Z80|selal[2]~4|datac"
    Warning (332126): Node "Z80|selal[2]~4|combout"
    Warning (332126): Node "Z80|selal[2]~6|datac"
    Warning (332126): Node "Z80|sela_de~1|datac"
    Warning (332126): Node "Z80|mw2~0|datab"
    Warning (332126): Node "Z80|mw2~0|combout"
    Warning (332126): Node "Z80|selah[0]~0|datad"
    Warning (332126): Node "Z80|comb~58|datad"
    Warning (332126): Node "Z80|comb~58|combout"
    Warning (332126): Node "Z80|mr2~4|datad"
    Warning (332126): Node "Z80|mr2~4|combout"
    Warning (332126): Node "Z80|comb~28|datab"
    Warning (332126): Node "Z80|comb~26|datab"
    Warning (332126): Node "Z80|selah[1]~2|datac"
    Warning (332126): Node "Z80|imm2~0|datad"
    Warning (332126): Node "Z80|imm2~0|combout"
    Warning (332126): Node "Z80|comb~27|datab"
    Warning (332126): Node "Z80|comb~27|combout"
    Warning (332126): Node "Z80|comb~28|datac"
    Warning (332126): Node "Z80|comb~27|datad"
    Warning (332126): Node "Z80|asu_ci~0|datab"
    Warning (332126): Node "Z80|asu_ci~0|combout"
    Warning (332126): Node "Z80|mr2~4|dataa"
    Warning (332126): Node "Z80|comb~22|datab"
    Warning (332126): Node "Z80|comb~22|combout"
    Warning (332126): Node "Z80|i_rd|datad"
    Warning (332126): Node "Z80|i_rd|combout"
    Warning (332126): Node "Z80|comb~24|datac"
    Warning (332126): Node "Z80|selal[2]~3|datac"
    Warning (332126): Node "Z80|selal[2]~3|combout"
    Warning (332126): Node "Z80|selal[2]~4|dataa"
    Warning (332126): Node "Z80|i_ldnndd|datac"
    Warning (332126): Node "Z80|i_ldnndd|combout"
    Warning (332126): Node "Z80|mw2~0|datad"
    Warning (332126): Node "Z80|retin~0|dataa"
    Warning (332126): Node "Z80|retin~0|combout"
    Warning (332126): Node "Z80|asu_ci~0|datad"
    Warning (332126): Node "Z80|i_lddd_nn|datac"
    Warning (332126): Node "Z80|i_lddd_nn|combout"
    Warning (332126): Node "Z80|selah[0]~0|datac"
    Warning (332126): Node "cpu_data_in[7]~0|dataa"
    Warning (332126): Node "cpu_data_in[7]~0|combout"
    Warning (332126): Node "Z80|reg_adrl|q[7]~7|datab"
    Warning (332126): Node "Z80|reg_adrl|q[7]~7|combout"
    Warning (332126): Node "Z80|Decoder0~4|datab"
    Warning (332126): Node "Z80|i[7]~1|datab"
    Warning (332126): Node "Z80|i[7]~1|combout"
    Warning (332126): Node "Z80|comb~20|datad"
    Warning (332126): Node "Z80|res~0|datab"
    Warning (332126): Node "Z80|i_rs_hl~0|datab"
    Warning (332126): Node "Z80|comb~19|datab"
    Warning (332126): Node "Z80|i_halt~3|datab"
    Warning (332126): Node "Z80|comb~23|datad"
    Warning (332126): Node "Z80|hv2~2|datab"
    Warning (332126): Node "Z80|comb~58|datab"
    Warning (332126): Node "Z80|comb~22|dataa"
    Warning (332126): Node "cpu_data_in[1]~3|datac"
    Warning (332126): Node "cpu_data_in[1]~3|combout"
    Warning (332126): Node "Z80|reg_adrl|q[1]~1|datad"
    Warning (332126): Node "Z80|reg_adrl|q[1]~1|combout"
    Warning (332126): Node "Z80|i[1]~4|datac"
    Warning (332126): Node "Z80|i[1]~4|combout"
    Warning (332126): Node "Z80|comb~25|datad"
    Warning (332126): Node "Z80|sela_hl~1|datad"
    Warning (332126): Node "Z80|i_inblock|datad"
    Warning (332126): Node "Z80|i_cpblock|datad"
    Warning (332126): Node "Z80|incdec8|datad"
    Warning (332126): Node "Z80|Decoder2~1|datad"
    Warning (332126): Node "Z80|Decoder2~1|combout"
    Warning (332126): Node "Z80|comb~21|dataa"
    Warning (332126): Node "Z80|i_rs_hl~0|datad"
    Warning (332126): Node "Z80|comb~17|datad"
    Warning (332126): Node "Z80|comb~19|dataa"
    Warning (332126): Node "Z80|i_ldrhl~1|datad"
    Warning (332126): Node "Z80|i_ldhlr~0|datad"
    Warning (332126): Node "Z80|i_ldblock|datad"
    Warning (332126): Node "Z80|i_ldade~0|datad"
    Warning (332126): Node "Z80|i_neg~0|datad"
    Warning (332126): Node "Z80|i_neg~0|combout"
    Warning (332126): Node "Z80|imm2~0|datac"
    Warning (332126): Node "Z80|Decoder2~2|datad"
    Warning (332126): Node "Z80|Decoder2~2|combout"
    Warning (332126): Node "Z80|i_rd|datac"
    Warning (332126): Node "Z80|comb~27|datac"
    Warning (332126): Node "Z80|Decoder2~4|datad"
    Warning (332126): Node "Z80|Decoder2~4|combout"
    Warning (332126): Node "Z80|imm2~0|dataa"
    Warning (332126): Node "Z80|retin~0|datad"
    Warning (332126): Node "Z80|Decoder2~6|datad"
    Warning (332126): Node "Z80|Decoder2~6|combout"
    Warning (332126): Node "Z80|selal[2]~3|datab"
    Warning (332126): Node "Z80|Decoder2~3|datad"
    Warning (332126): Node "Z80|Decoder2~3|combout"
    Warning (332126): Node "Z80|selal[2]~3|dataa"
    Warning (332126): Node "Z80|asu_ci~0|datac"
    Warning (332126): Node "Z80|xy3|datad"
    Warning (332126): Node "Z80|Decoder2~5|datad"
    Warning (332126): Node "Z80|Decoder2~5|combout"
    Warning (332126): Node "Z80|mr2~4|datac"
    Warning (332126): Node "Z80|selah[1]~3|datad"
    Warning (332126): Node "Z80|i_ldnndd|datab"
    Warning (332126): Node "Z80|i_lddd_nn|datab"
    Warning (332126): Node "cpu_data_in[2]~2|datac"
    Warning (332126): Node "cpu_data_in[2]~2|combout"
    Warning (332126): Node "Z80|reg_adrl|q[2]~2|datad"
    Warning (332126): Node "Z80|reg_adrl|q[2]~2|combout"
    Warning (332126): Node "Z80|i[2]~3|datac"
    Warning (332126): Node "Z80|i[2]~3|combout"
    Warning (332126): Node "Z80|comb~25|datab"
    Warning (332126): Node "Z80|sela_hl~1|datac"
    Warning (332126): Node "Z80|i_inblock|datac"
    Warning (332126): Node "Z80|i_cpblock|datac"
    Warning (332126): Node "Z80|incdec8|datab"
    Warning (332126): Node "Z80|Decoder2~1|datab"
    Warning (332126): Node "Z80|i_ldblock|datac"
    Warning (332126): Node "Z80|i_ldade~0|datac"
    Warning (332126): Node "Z80|i_neg~0|datac"
    Warning (332126): Node "Z80|Decoder2~2|datab"
    Warning (332126): Node "Z80|Decoder2~4|datab"
    Warning (332126): Node "Z80|Decoder2~6|datab"
    Warning (332126): Node "Z80|Decoder2~3|datab"
    Warning (332126): Node "Z80|xy3|datab"
    Warning (332126): Node "Z80|Decoder2~5|datac"
    Warning (332126): Node "cpu_data_in[5]~5|datad"
    Warning (332126): Node "cpu_data_in[5]~5|combout"
    Warning (332126): Node "Z80|reg_adrl|q[5]~5|dataa"
    Warning (332126): Node "Z80|reg_adrl|q[5]~5|combout"
    Warning (332126): Node "Z80|Decoder1~15|datac"
    Warning (332126): Node "Z80|Decoder1~15|combout"
    Warning (332126): Node "Z80|selal[2]~4|datab"
    Warning (332126): Node "Z80|comb~57|datac"
    Warning (332126): Node "Z80|comb~57|combout"
    Warning (332126): Node "Z80|i_rd|datab"
    Warning (332126): Node "Z80|i[5]~6|datac"
    Warning (332126): Node "Z80|i[5]~6|combout"
    Warning (332126): Node "Z80|comb~29|datac"
    Warning (332126): Node "Z80|comb~29|combout"
    Warning (332126): Node "Z80|selah[0]~0|dataa"
    Warning (332126): Node "Z80|Decoder1~8|datac"
    Warning (332126): Node "Z80|Decoder1~8|combout"
    Warning (332126): Node "Z80|comb~17|dataa"
    Warning (332126): Node "Z80|comb~18|datac"
    Warning (332126): Node "Z80|i_ldrhl~1|dataa"
    Warning (332126): Node "Z80|i_ldhlr~0|dataa"
    Warning (332126): Node "Z80|Decoder1~11|datab"
    Warning (332126): Node "Z80|Decoder1~11|combout"
    Warning (332126): Node "Z80|selah[1]~2|datab"
    Warning (332126): Node "Z80|sela_de~0|datac"
    Warning (332126): Node "Z80|Decoder1~12|dataa"
    Warning (332126): Node "Z80|Decoder1~12|combout"
    Warning (332126): Node "Z80|selah[1]~2|dataa"
    Warning (332126): Node "Z80|sela_de~1|datab"
    Warning (332126): Node "Z80|comb~23|dataa"
    Warning (332126): Node "Z80|Decoder1~10|datad"
    Warning (332126): Node "Z80|Decoder1~10|combout"
    Warning (332126): Node "Z80|mr2~4|datab"
    Warning (332126): Node "Z80|mw2~0|datac"
    Warning (332126): Node "Z80|Decoder1~9|datac"
    Warning (332126): Node "Z80|Decoder1~9|combout"
    Warning (332126): Node "Z80|imm2~0|datab"
    Warning (332126): Node "Z80|asu_ci~0|dataa"
    Warning (332126): Node "Z80|retin~0|datab"
    Warning (332126): Node "cpu_data_in[4]~6|datab"
    Warning (332126): Node "cpu_data_in[4]~6|combout"
    Warning (332126): Node "Z80|reg_adrl|q[4]~4|datab"
    Warning (332126): Node "Z80|reg_adrl|q[4]~4|combout"
    Warning (332126): Node "Z80|i[4]~7|datac"
    Warning (332126): Node "Z80|i[4]~7|combout"
    Warning (332126): Node "Z80|comb~29|datab"
    Warning (332126): Node "Z80|Decoder1~8|datab"
    Warning (332126): Node "Z80|Decoder1~15|datab"
    Warning (332126): Node "Z80|Decoder1~11|datac"
    Warning (332126): Node "Z80|comb~57|datab"
    Warning (332126): Node "Z80|Decoder1~12|datac"
    Warning (332126): Node "Z80|Decoder1~10|datac"
    Warning (332126): Node "Z80|Decoder1~9|datab"
    Warning (332126): Node "Z80|retin~0|datac"
    Warning (332126): Node "cpu_data_in[3]~7|dataa"
    Warning (332126): Node "cpu_data_in[3]~7|combout"
    Warning (332126): Node "Z80|reg_adrl|q[3]~3|datad"
    Warning (332126): Node "Z80|reg_adrl|q[3]~3|combout"
    Warning (332126): Node "Z80|i[3]~8|datab"
    Warning (332126): Node "cpu_data_in[0]~4|datac"
    Warning (332126): Node "cpu_data_in[0]~4|combout"
    Warning (332126): Node "Z80|reg_adrl|q[0]~0|datad"
    Warning (332126): Node "Z80|reg_adrl|q[0]~0|combout"
    Warning (332126): Node "Z80|i[0]~5|datac"
    Warning (332126): Node "Z80|i[0]~5|combout"
    Warning (332126): Node "Z80|comb~25|dataa"
    Warning (332126): Node "Z80|sela_hl~1|datab"
    Warning (332126): Node "Z80|i_inblock|datab"
    Warning (332126): Node "Z80|i_cpblock|datab"
    Warning (332126): Node "Z80|Decoder2~1|dataa"
    Warning (332126): Node "Z80|selal[2]~5|datab"
    Warning (332126): Node "Z80|i_ldblock|datab"
    Warning (332126): Node "Z80|i_ldade~0|datab"
    Warning (332126): Node "Z80|i_neg~0|datab"
    Warning (332126): Node "Z80|Decoder2~2|dataa"
    Warning (332126): Node "Z80|Decoder2~4|dataa"
    Warning (332126): Node "Z80|Decoder2~6|dataa"
    Warning (332126): Node "Z80|Decoder2~3|dataa"
    Warning (332126): Node "Z80|Decoder2~5|datab"
    Warning (332126): Node "Z80|Mux8~0|dataa"
    Warning (332126): Node "Z80|Mux8~1|dataa"
    Warning (332126): Node "Z80|selal[1]~0|datac"
    Warning (332126): Node "Z80|comb~29|datad"
    Warning (332126): Node "Z80|Decoder1~8|datad"
    Warning (332126): Node "Z80|Decoder1~11|datad"
    Warning (332126): Node "Z80|i_ldnndd|datad"
    Warning (332126): Node "Z80|Decoder1~12|datab"
    Warning (332126): Node "Z80|Decoder1~10|datab"
    Warning (332126): Node "Z80|Decoder1~9|datad"
    Warning (332126): Node "Z80|i_lddd_nn|datad"
Critical Warning (332081): Design contains combinational loop of 336 nodes. Estimating the delays through the loop.
Warning (332060): Node: I_CLK_50M was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ukp:ukp|clockgen:clockgen|carry_a was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ukp:ukp|clockgen:clockgen|carry_b was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: system_clk|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 44.638
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    44.638         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.358         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.324
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.324         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.089
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.089         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.485
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.485         0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: I_CLK_50M was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ukp:ukp|clockgen:clockgen|carry_a was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ukp:ukp|clockgen:clockgen|carry_b was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: system_clk|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 45.310
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    45.310         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.311         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.568
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.568         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.991
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.991         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.424
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.424         0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: I_CLK_50M was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ukp:ukp|clockgen:clockgen|carry_a was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ukp:ukp|clockgen:clockgen|carry_b was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: system_clk|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 47.208
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    47.208         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.185
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.185         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 49.358
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.358         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.588
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.588         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.283
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.283         0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 367 warnings
    Info: Peak virtual memory: 332 megabytes
    Info: Processing ended: Sun Mar 18 00:28:36 2012
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


