//////////////////////////////////////////////////////////////
//                                                          //
// This testbench has been generated by the Verilog         //
// testbench generator                .                     //
// Copyright (c) 2012-2022 EDAUtils LLP                 //
// Contact help@edautils.com  for support/info.//
//                                                          //
//                                                          //
//////////////////////////////////////////////////////////////
//
//
// Generated by : protim on 4/24/25, 4:14 AM
//
//
module testbench;
	reg [0:106] indata_array;
	reg bench_reset;
	wire bench_sys_clk_i;
	wire bench_sys_rstn_i;
	wire [31:0]bench_sys_addr_i;
	wire [31:0]bench_sys_wdata_i;
	wire [3:0]bench_sys_sel_i;
	wire bench_sys_wen_i;
	wire bench_sys_ren_i;
	wire [31:0]bench_sys_rdata_o;
	wire bench_sys_err_o;
	wire bench_sys_ack_o;
	wire bench_clk_i;
	wire bench_rstn_i;
	wire [31:0]bench_addr_o;
	wire [31:0]bench_wdata_o;
	wire bench_wen_o;
	wire bench_ren_o;
	wire [31:0]bench_rdata_i;
	wire bench_err_i;
	wire bench_ack_i;



	assign bench_sys_clk_i = indata_array[0:0];
	assign bench_sys_rstn_i = indata_array[1:1];
	assign bench_sys_addr_i = indata_array[2:33];
	assign bench_sys_wdata_i = indata_array[34:65];
	assign bench_sys_sel_i = indata_array[66:69];
	assign bench_sys_wen_i = indata_array[70:70];
	assign bench_sys_ren_i = indata_array[71:71];
	assign bench_clk_i = indata_array[72:72];
	assign bench_rstn_i = indata_array[73:73];
	assign bench_rdata_i = indata_array[74:105];
	assign bench_err_i = indata_array[106:106];
	assign bench_ack_i = indata_array[107:107];

	initial
	begin
    $dumpfile("70.vcd");
    $dumpvars(1, testbench);
		#10 bench_reset = 1'b0;
	end

	always
	begin
		#5  indata_array = $random;
	end

	bus_clk_bridge inst(
        .sys_clk_i(bench_sys_clk_i), 
        .sys_rstn_i(bench_sys_rstn_i), 
        .sys_addr_i(bench_sys_addr_i), 
        .sys_wdata_i(bench_sys_wdata_i), 
        .sys_sel_i(bench_sys_sel_i), 
        .sys_wen_i(bench_sys_wen_i), 
        .sys_ren_i(bench_sys_ren_i), 
        .sys_rdata_o(bench_sys_rdata_o), 
        .sys_err_o(bench_sys_err_o), 
        .sys_ack_o(bench_sys_ack_o), 
        .clk_i(bench_clk_i), 
        .rstn_i(bench_rstn_i), 
        .addr_o(bench_addr_o), 
        .wdata_o(bench_wdata_o), 
        .wen_o(bench_wen_o), 
        .ren_o(bench_ren_o), 
        .rdata_i(bench_rdata_i), 
        .err_i(bench_err_i), 
        .ack_i(bench_ack_i)
    );

	initial
	begin
		$monitor($time, " bench_reset = %b, sys_clk_i = %b , sys_rstn_i = %b , sys_addr_i = %b , sys_wdata_i = %b , sys_sel_i = %b , sys_wen_i = %b , sys_ren_i = %b , clk_i = %b , rstn_i = %b , rdata_i = %b , err_i = %b , ack_i = %b , sys_rdata_o = %b , sys_err_o = %b , sys_ack_o = %b , addr_o = %b , wdata_o = %b , wen_o = %b , ren_o = %b  ",
			bench_reset, bench_sys_clk_i, bench_sys_rstn_i, bench_sys_addr_i, bench_sys_wdata_i, bench_sys_sel_i, bench_sys_wen_i, bench_sys_ren_i, bench_clk_i, bench_rstn_i, bench_rdata_i, bench_err_i, bench_ack_i, bench_sys_rdata_o, bench_sys_err_o, bench_sys_ack_o, bench_addr_o, bench_wdata_o, bench_wen_o, bench_ren_o);
	end

	initial
	begin
		#199 $finish;
	end

endmodule
