[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Decode|Decode>io_use_rs2",
    "sources":[
      "~Decode|Decode>io_inst"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Decode|Decode>io_id_rs1",
    "sources":[
      "~Decode|Decode>io_inst"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Decode|Decode>io_id_rs2",
    "sources":[
      "~Decode|Decode>io_inst"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Decode|Decode>io_use_rs1",
    "sources":[
      "~Decode|Decode>io_inst"
    ]
  }
]