C:/Efinity/2022.1\bin\efx_map.exe --project Ti180BramPrimitiveV100 --family Titanium --device Ti180M484 --output-dir outflow --v src/common/EfxRam10Primitive.v,t:default --v src/common/EfxRamFifoController.v,t:default --v src/MTopTi180BramV100.v,t:default --project-xml D:\workspace\Efinix\Titanium\Ti180BramPrimitiveV100\.\Ti180BramPrimitiveV100.xml --binary-db outflow\Ti180BramPrimitiveV100.vdb --root=MTopTi180BramV100 --veri_options=verilog_mode=verilog_2k,vhdl_mode=vhdl_2008 --work-dir=work_syn --write-efx-verilog=outflow\Ti180BramPrimitiveV100.map.v --mode=speed --max_ram=-1 --max_mult=-1 --infer-clk-enable=3 --infer-sync-set-reset=1 --min-sr-fanout=0 --fanout-limit=0 --bram_output_regs_packing=1 --retiming=1 --seq_opt=1 --blast_const_operand_adders=1 --operator-sharing=0 --optimize-adder-tree=0 --seq-opt-sync-only=0 --blackbox-error=1 --allow-const-ram-index=0 --hdl-compile-unit=1 --create-onehot-fsms=0 --dsp-mac-packing=1 --dsp-output-regs-packing=1 --dsp-input-regs-packing=1 --pack-luts-to-comb4=0
