//==================================================
// This file contains the Excluded objects
// Generated By User: chencindy
// Format Version: 2
// Date: Sun Nov  3 18:49:28 2019
// ExclMode: default
//==================================================
CHECKSUM: "2443667993 4232397943"
INSTANCE: tb.dut.u_sha2.u_pad
ANNOTATION: "[UNR]"
Block 48 "1336235969" "st_d = StLenHi;"
Block 51 "1401847624" "st_d = StLenLo;"
CHECKSUM: "3109872245 3727953184"
INSTANCE: tb.dut.u_reg.u_msg_length_lower
ANNOTATION: "[UNR] de is a constant, the coverage tool did not recognize it"
Block 1 "0" "assign wr_en = de;"
CHECKSUM: "3109872245 3727953184"
INSTANCE: tb.dut.u_reg.u_msg_length_upper
ANNOTATION: "[UNR]"
Block 1 "0" "assign wr_en = de;"
CHECKSUM: "2330220405 3466268034"
INSTANCE: tb.dut.u_tlul_adapter.u_rspfifo
ANNOTATION: "[UNR] u_rspfifo is not used in tlul_adapter"
Block 17 "3894529251" "gen_normal_fifo.fifo_wptr <= (gen_normal_fifo.fifo_wptr + {{(gen_normal_fifo.PTR_WIDTH - 1) {1'b0}}, 1'b1});"
Block 16 "1403547534" "gen_normal_fifo.fifo_wptr <= {(~gen_normal_fifo.fifo_wptr[(gen_normal_fifo.PTR_WIDTH - 1)]), {(gen_normal_fifo.PTR_WIDTH - 1) {1'b0}}};"
Block 15 "1874817428" "if ((gen_normal_fifo.fifo_wptr[0] == (Depth - 1)))"
Block 26 "3968208487" "gen_normal_fifo.fifo_rptr <= (gen_normal_fifo.fifo_rptr + {{(gen_normal_fifo.PTR_WIDTH - 1) {1'b0}}, 1'b1});"
Block 25 "3085096792" "gen_normal_fifo.fifo_rptr <= {(~gen_normal_fifo.fifo_rptr[(gen_normal_fifo.PTR_WIDTH - 1)]), {(gen_normal_fifo.PTR_WIDTH - 1) {1'b0}}};"
Block 24 "2927261095" "if ((gen_normal_fifo.fifo_rptr[0] == (Depth - 1)))"
Block 32 "2823775765" "gen_normal_fifo.storage[0] <= wdata;"
Block 30 "0" "assign gen_normal_fifo.storage_rdata = gen_normal_fifo.storage[0];"
CHECKSUM: "2330220405 3466268034"
INSTANCE: tb.dut.u_reg.u_socket.fifo_h.reqfifo
ANNOTATION: "[UNR] ptr_width is 2, so it always reaches the previous condition"
Block 17 "3894529251" "gen_normal_fifo.fifo_wptr <= (gen_normal_fifo.fifo_wptr + {{(gen_normal_fifo.PTR_WIDTH - 1) {1'b0}}, 1'b1});"
Block 26 "3968208487" "gen_normal_fifo.fifo_rptr <= (gen_normal_fifo.fifo_rptr + {{(gen_normal_fifo.PTR_WIDTH - 1) {1'b0}}, 1'b1});"
CHECKSUM: "2330220405 3466268034"
INSTANCE: tb.dut.u_reg.u_socket.fifo_h.rspfifo
ANNOTATION: "[UNR] ptr_width is 2, so it always reaches the previous condition"
Block 17 "3894529251" "gen_normal_fifo.fifo_wptr <= (gen_normal_fifo.fifo_wptr + {{(gen_normal_fifo.PTR_WIDTH - 1) {1'b0}}, 1'b1});"
Block 26 "3968208487" "gen_normal_fifo.fifo_rptr <= (gen_normal_fifo.fifo_rptr + {{(gen_normal_fifo.PTR_WIDTH - 1) {1'b0}}, 1'b1});"
CHECKSUM: "2330220405 3466268034"
INSTANCE: tb.dut.u_reg.u_socket.gen_dfifo[0].fifo_d.reqfifo
ANNOTATION: "[UNR] ptr_width is 2, so it always reaches the previous condition"
Block 17 "3894529251" "gen_normal_fifo.fifo_wptr <= (gen_normal_fifo.fifo_wptr + {{(gen_normal_fifo.PTR_WIDTH - 1) {1'b0}}, 1'b1});"
Block 26 "3968208487" "gen_normal_fifo.fifo_rptr <= (gen_normal_fifo.fifo_rptr + {{(gen_normal_fifo.PTR_WIDTH - 1) {1'b0}}, 1'b1});"
CHECKSUM: "2330220405 3466268034"
INSTANCE: tb.dut.u_reg.u_socket.gen_dfifo[0].fifo_d.rspfifo
ANNOTATION: "[UNR] ptr_width is 2, so it always reaches the previous condition"
Block 17 "3894529251" "gen_normal_fifo.fifo_wptr <= (gen_normal_fifo.fifo_wptr + {{(gen_normal_fifo.PTR_WIDTH - 1) {1'b0}}, 1'b1});"
Block 26 "3968208487" "gen_normal_fifo.fifo_rptr <= (gen_normal_fifo.fifo_rptr + {{(gen_normal_fifo.PTR_WIDTH - 1) {1'b0}}, 1'b1});"
CHECKSUM: "2330220405 3466268034"
INSTANCE: tb.dut.u_reg.u_socket.gen_dfifo[1].fifo_d.reqfifo
ANNOTATION: "[UNR] ptr_width is 2, so it always reaches the previous condition"
Block 17 "3894529251" "gen_normal_fifo.fifo_wptr <= (gen_normal_fifo.fifo_wptr + {{(gen_normal_fifo.PTR_WIDTH - 1) {1'b0}}, 1'b1});"
Block 26 "3968208487" "gen_normal_fifo.fifo_rptr <= (gen_normal_fifo.fifo_rptr + {{(gen_normal_fifo.PTR_WIDTH - 1) {1'b0}}, 1'b1});"
CHECKSUM: "2330220405 3466268034"
INSTANCE: tb.dut.u_reg.u_socket.gen_dfifo[1].fifo_d.rspfifo
ANNOTATION: "[UNR] ptr_width is 2, so it always reaches the previous condition"
Block 17 "3894529251" "gen_normal_fifo.fifo_wptr <= (gen_normal_fifo.fifo_wptr + {{(gen_normal_fifo.PTR_WIDTH - 1) {1'b0}}, 1'b1});"
Block 26 "3968208487" "gen_normal_fifo.fifo_rptr <= (gen_normal_fifo.fifo_rptr + {{(gen_normal_fifo.PTR_WIDTH - 1) {1'b0}}, 1'b1});"
CHECKSUM: "2182036441 727450487"
INSTANCE: tb.dut.u_reg.u_socket.err_resp
ANNOTATION: "[UNR] Error response is captured in tlul_interface level, no error will land here in hmac"
Block 4 "1937570221" "err_req_pending <= 1'b1;"
Block 15 "2498388664" "err_rsp_pending <= 1'b1;"
CHECKSUM: "2768112785 1107844223"
INSTANCE: tb.dut.u_tlul_adapter
ANNOTATION: "[UNR]"
Block 8 "2813655191" "d_valid = rspfifo_rvalid;"
CHECKSUM: "2494051891 751563062"
INSTANCE: tb.dut.u_sha2
ANNOTATION: "[UNSUPPORTED] FUTURE_ITEM: wipe secret"
Block 4 "3089879024" "w <= (w ^ {16 {wipe_v}});"
Block 28 "4026637440" "digest[i] <= (digest[i] ^ wipe_v);"
Block 27 "2439061171" "for (i = 0; (i < 8); i += 1)"
Block 18 "2459274912" "hash[i] <= (hash[i] ^ wipe_v);"
Block 17 "2439061171" "for (i = 0; (i < 8); i += 1)"
Block 93 "1772964417" "init_hash = 1'b1;"
Block 66 "1188562731" "fifo_st_d = FifoIdle;"
CHECKSUM: "2951258608 742538552"
INSTANCE: tb.dut
ANNOTATION: "[UNSUPPORTED]"
Toggle tl_i.a_user.parity "logic tl_i.a_user.parity[7:0]"
Toggle tl_i.a_user.parity_en "logic tl_i.a_user.parity_en"
Toggle tl_i.a_user.rsvd1 "logic tl_i.a_user.rsvd1[6:0]"
Toggle tl_o.d_opcode [1] "logic tl_o.d_opcode[2:0]"
Toggle tl_o.d_opcode [2] "logic tl_o.d_opcode[2:0]"
Toggle tl_o.d_param "logic tl_o.d_param[2:0]"
Toggle tl_o.d_sink "logic tl_o.d_sink[0:0]"
Toggle tl_o.d_user "logic tl_o.d_user[15:0]"
Toggle tl_i.a_param "logic tl_i.a_param[2:0]"
CHECKSUM: "2182036441 3584308528"
INSTANCE: tb.dut.u_reg.u_socket.err_resp
ANNOTATION: "[UNR] hmac msg fifo is WO and error response is handle in the tlul interface level"
Condition 4 "3386663962" "((err_opcode == Get) ? AccessAckData : AccessAck) 1 -1" (1 "0")
Condition 1 "88665867" "(tl_h_i.a_valid && tl_h_o.a_ready) 1 -1" (2 "10")
Condition 1 "88665867" "(tl_h_i.a_valid && tl_h_o.a_ready) 1 -1" (3 "11")
Condition 3 "1227183287" "(err_req_pending || err_rsp_pending) 1 -1" (2 "01")
Condition 3 "1227183287" "(err_req_pending || err_rsp_pending) 1 -1" (3 "10")
Condition 2 "668656366" "((err_req_pending || err_rsp_pending) && ((!tl_h_i.d_ready))) 1 -1" (2 "10")
Condition 2 "668656366" "((err_req_pending || err_rsp_pending) && ((!tl_h_i.d_ready))) 1 -1" (3 "11")
CHECKSUM: "2494051891 4119019890"
INSTANCE: tb.dut.u_sha2
ANNOTATION: "[UNSUPPORTED] FUTURE_ITEM: disable sha_en in between write msg and wipe secret"
Condition 1 "3552747080" "(((!run_hash)) && update_w_from_fifo) 1 -1" (1 "01")
Condition 2 "343463824" "(((!sha_en)) || clear_digest) 1 -1" (2 "01")
CHECKSUM: "2443667993 330663518"
INSTANCE: tb.dut.u_sha2.u_pad
ANNOTATION: "[UNSUPPORTED]: FUTURE ITEM: disable sha_en in between write msg in the future"
Condition 2 "4019777591" "(sha_en && hash_start) 1 -1" (1 "01")
Condition 5 "2249151938" "(shaf_rready && txcnt_eq_1a0) 1 -1" (1 "01")
Condition 6 "4245900456" "(shaf_rready && ((!txcnt_eq_1a0))) 1 -1" (2 "10")
CHECKSUM: "1534835248 4183345787"
INSTANCE: tb.dut.u_hmac
ANNOTATION: "[UNR]"
Condition 7 "4243391834" "(fifo_wready && (fifo_wdata_sel == 3'h7)) 1 -1" (1 "01")
Condition 16 "614067625" "((sel_rdata == SelFifo) ? fifo_rdata : ('{default:'0, (*adjust*)default:'0, (*adjust*)default:'0})) 1 -1" (1 "0")
Condition 19 "268116615" "((sel_msglen == SelOPadMsg) ? ((BlockSize + 256)) : '0) 1 -1" (1 "0")
Condition 2 "1671356253" "(fifo_wsel && fifo_wvalid) 1 -1" (1 "01")
Condition 2 "1671356253" "(fifo_wsel && fifo_wvalid) 1 -1" (2 "10")
Condition 20 "2274840451" "(sha_rready && sha_rvalid) 1 -1" (2 "10")
CHECKSUM: "3657904030 2694722743"
INSTANCE: tb.dut.u_packer
ANNOTATION: "[UNR]"
Condition 2 "2611056762" "(flush_i && ready_i) 1 -1" (2 "10")
CHECKSUM: "2768112785 1802779848"
INSTANCE: tb.dut.u_tlul_adapter
ANNOTATION: "[UNR] hmac msg fifo is WO"
Condition 7 "4228513916" "((((reqfifo_rdata.op == OpRead) & (~reqfifo_rdata.error))) ? reqfifo_rready : 1'b0) 1 -1" (2 "1")
CHECKSUM: "2330220405 3474300272"
INSTANCE: tb.dut.u_reg.u_socket.gen_dfifo[1].fifo_d.reqfifo
ANNOTATION: "[UNR] wptr_msb always equal to rptr_msb"
Condition 2 "3256391329" "((gen_normal_fifo.wptr_msb == gen_normal_fifo.rptr_msb) ? ((1'(gen_normal_fifo.wptr_value) - 1'(gen_normal_fifo.rptr_value))) : (((1'(Depth) - 1'(gen_normal_fifo.rptr_value)) + 1'(gen_normal_fifo.wptr_value)))) 1 -1" (1 "0")
CHECKSUM: "2330220405 3474300272"
INSTANCE: tb.dut.u_reg.u_socket.gen_dfifo[0].fifo_d.reqfifo
ANNOTATION: "[UNR] wptr_msb always equal to rptr_msb"
Condition 2 "3256391329" "((gen_normal_fifo.wptr_msb == gen_normal_fifo.rptr_msb) ? ((1'(gen_normal_fifo.wptr_value) - 1'(gen_normal_fifo.rptr_value))) : (((1'(Depth) - 1'(gen_normal_fifo.rptr_value)) + 1'(gen_normal_fifo.wptr_value)))) 1 -1" (1 "0")
CHECKSUM: "2330220405 1388721872"
INSTANCE: tb.dut.u_reg.u_socket.fifo_h.reqfifo
ANNOTATION: "[UNR] wptr_msb always equal to rptr_msb"
Condition 2 "3256391329" "((gen_normal_fifo.wptr_msb == gen_normal_fifo.rptr_msb) ? ((1'(gen_normal_fifo.wptr_value) - 1'(gen_normal_fifo.rptr_value))) : (((1'(Depth) - 1'(gen_normal_fifo.rptr_value)) + 1'(gen_normal_fifo.wptr_value)))) 1 -1" (1 "0")
CHECKSUM: "2330220405 2794541280"
INSTANCE: tb.dut.u_reg.u_socket.gen_dfifo[1].fifo_d.rspfifo
ANNOTATION: "[UNR] wptr_msb always equal to rptr_msb"
Condition 2 "3256391329" "((gen_normal_fifo.wptr_msb == gen_normal_fifo.rptr_msb) ? ((1'(gen_normal_fifo.wptr_value) - 1'(gen_normal_fifo.rptr_value))) : (((1'(Depth) - 1'(gen_normal_fifo.rptr_value)) + 1'(gen_normal_fifo.wptr_value)))) 1 -1" (1 "0")
CHECKSUM: "2330220405 2794541280"
INSTANCE: tb.dut.u_reg.u_socket.gen_dfifo[0].fifo_d.rspfifo
ANNOTATION: "[UNR] wptr_msb always equal to rptr_msb"
Condition 2 "3256391329" "((gen_normal_fifo.wptr_msb == gen_normal_fifo.rptr_msb) ? ((1'(gen_normal_fifo.wptr_value) - 1'(gen_normal_fifo.rptr_value))) : (((1'(Depth) - 1'(gen_normal_fifo.rptr_value)) + 1'(gen_normal_fifo.wptr_value)))) 1 -1" (1 "0")
CHECKSUM: "2330220405 2794541280"
ANNOTATION: "[UNR] wptr_msb always equal to rptr_msb"
INSTANCE: tb.dut.u_reg.u_socket.fifo_h.rspfifo
Condition 2 "3256391329" "((gen_normal_fifo.wptr_msb == gen_normal_fifo.rptr_msb) ? ((1'(gen_normal_fifo.wptr_value) - 1'(gen_normal_fifo.rptr_value))) : (((1'(Depth) - 1'(gen_normal_fifo.rptr_value)) + 1'(gen_normal_fifo.wptr_value)))) 1 -1" (1 "0")
CHECKSUM: "2330220405 1217716452"
INSTANCE: tb.dut.u_tlul_adapter.u_rspfifo
ANNOTATION: "[UNR] u_rspfifo is not used in tlul adapter"
Condition 1 "1864599383" "(gen_normal_fifo.full ? (1'(Depth)) : ((gen_normal_fifo.wptr_msb == gen_normal_fifo.rptr_msb) ? ((1'(gen_normal_fifo.wptr_value) - 1'(gen_normal_fifo.rptr_value))) : (((1'(Depth) - 1'(gen_normal_fifo.rptr_value)) + 1'(gen_normal_fifo.wptr_value))))) 1 -1" (2 "1")
Condition 4 "1115643068" "(gen_normal_fifo.fifo_empty && wvalid) 1 -1" (1 "01")
Condition 4 "1115643068" "(gen_normal_fifo.fifo_empty && wvalid) 1 -1" (3 "11")
Condition 2 "3256391329" "((gen_normal_fifo.wptr_msb == gen_normal_fifo.rptr_msb) ? ((1'(gen_normal_fifo.wptr_value) - 1'(gen_normal_fifo.rptr_value))) : (((1'(Depth) - 1'(gen_normal_fifo.rptr_value)) + 1'(gen_normal_fifo.wptr_value)))) 1 -1" (1 "0")
Condition 3 "3985904135" "((gen_normal_fifo.fifo_empty && wvalid) ? wdata : gen_normal_fifo.storage_rdata) 1 -1" (2 "1")
CHECKSUM: "2951258608 3264379853"
INSTANCE: tb.dut
ANNOTATION: "[UNR]"
Condition 3 "1718103215" "(hmac_fifo_wsel && fifo_wready) 1 -1" (2 "10")
Condition 1 "157377054" "(reg_fifo_wvalid && fifo_wready && ((!hmac_fifo_wsel))) 1 -1" (3 "110")
CHECKSUM: "2182036441 4271210983"
INSTANCE: tb.dut.u_reg.u_socket.err_resp
ANNOTATION: "[UNR] hmac msg fifo is WO, and error resp is handled at tlul interface level"
Branch 0 "2051317344" "(err_opcode == Get)" (1) "(err_opcode == Get) 0"
Branch 2 "2710626646" "(!rst_ni)" (1) "(!rst_ni) 0,1"
Branch 1 "2688379704" "(!rst_ni)" (1) "(!rst_ni) 0,1,-"
Branch 1 "2688379704" "(!rst_ni)" (3) "(!rst_ni) 0,0,0"
CHECKSUM: "2494051891 720836556"
INSTANCE: tb.dut.u_sha2
ANNOTATION: "[UNR] FUTURE ITEM: throughput optimization"
Branch 7 "2566632963" "fifo_st_q" (2) "fifo_st_q FifoLoadFromFifo ,-,1,-,-,-,-"
Branch 9 "1372145373" "sha_st_q" (6) "sha_st_q ShaUpdateDigest ,-,-,-,1"
CHECKSUM: "2443667993 1561326489"
INSTANCE: tb.dut.u_sha2.u_pad
ANNOTATION: "[UNR]"
Branch 1 "2204272441" "sel_data" (5) "sel_data Pad80 ,default"
Branch 1 "2204272441" "sel_data" (9) "sel_data default,-"
Branch 3 "1711935383" "st_q" (13) "st_q StLenHi ,-,-,-,-,-,-,-,-,0,-"
Branch 3 "1711935383" "st_q" (15) "st_q StLenLo ,-,-,-,-,-,-,-,-,-,0"
CHECKSUM: "1534835248 306896618"
INSTANCE: tb.dut.u_hmac
ANNOTATION: "[UNR]"
Branch 5 "247440950" "(!hmac_en)" (4) "(!hmac_en) 0,0,0,0"
Branch 11 "3771009903" "(!rst_ni)" (3) "(!rst_ni) 0,0,0"
Branch 6 "112861967" "(!hmac_en)" (3) "(!hmac_en) 0,0,0"
CHECKSUM: "2330220405 3304381560"
INSTANCE: tb.dut.u_msg_fifo
ANNOTATION: "[UNR] tool detect missing ELSE statement"
Branch 1 "3111323956" "(!rst_ni)" (1) "(!rst_ni) 0,1,-,-"
Branch 2 "3307923597" "(!rst_ni)" (1) "(!rst_ni) 0,1,-,-"
CHECKSUM: "2330220405 775615818"
INSTANCE: tb.dut.u_tlul_adapter.u_rspfifo
ANNOTATION: "[UNR] u_rspfifo is not used in tlul_adapter"
Branch 0 "1862733684" "gen_normal_fifo.full" (0) "gen_normal_fifo.full 1,-"
Branch 0 "1862733684" "gen_normal_fifo.full" (2) "gen_normal_fifo.full 0,0"
Branch 4 "2429929352" "gen_normal_fifo.fifo_incr_wptr" (0) "gen_normal_fifo.fifo_incr_wptr 1"
Branch 3 "3736627057" "(!rst_ni)" (1) "(!rst_ni) 0,1,-,-"
Branch 3 "3736627057" "(!rst_ni)" (3) "(!rst_ni) 0,0,1,0"
Branch 3 "3736627057" "(!rst_ni)" (2) "(!rst_ni) 0,0,1,1"
Branch 2 "2323268504" "(!rst_ni)" (1) "(!rst_ni) 0,1,-,-"
Branch 2 "2323268504" "(!rst_ni)" (3) "(!rst_ni) 0,0,1,0"
Branch 2 "2323268504" "(!rst_ni)" (2) "(!rst_ni) 0,0,1,1"
Branch 1 "1900425597" "(gen_normal_fifo.fifo_empty && wvalid)" (0) "(gen_normal_fifo.fifo_empty && wvalid) 1"
CHECKSUM: "2330220405 775615818"
INSTANCE: tb.dut.u_reg.u_socket.fifo_h.reqfifo
ANNOTATION: "[UNR]"
Branch 0 "1862733684" "gen_normal_fifo.full" (2) "gen_normal_fifo.full 0,0"
Branch 3 "3736627057" "(!rst_ni)" (1) "(!rst_ni) 0,1,-,-"
Branch 3 "3736627057" "(!rst_ni)" (3) "(!rst_ni) 0,0,1,0"
Branch 2 "2323268504" "(!rst_ni)" (1) "(!rst_ni) 0,1,-,-"
Branch 2 "2323268504" "(!rst_ni)" (3) "(!rst_ni) 0,0,1,0"
CHECKSUM: "2330220405 775615818"
INSTANCE: tb.dut.u_reg.u_socket.fifo_h.rspfifo
ANNOTATION: "[UNR]"
Branch 0 "1862733684" "gen_normal_fifo.full" (2) "gen_normal_fifo.full 0,0"
Branch 3 "3736627057" "(!rst_ni)" (1) "(!rst_ni) 0,1,-,-"
Branch 3 "3736627057" "(!rst_ni)" (3) "(!rst_ni) 0,0,1,0"
Branch 2 "2323268504" "(!rst_ni)" (1) "(!rst_ni) 0,1,-,-"
Branch 2 "2323268504" "(!rst_ni)" (3) "(!rst_ni) 0,0,1,0"
CHECKSUM: "2330220405 775615818"
INSTANCE: tb.dut.u_reg.u_socket.gen_dfifo[0].fifo_d.rspfifo
ANNOTATION: "[UNR]"
Branch 0 "1862733684" "gen_normal_fifo.full" (2) "gen_normal_fifo.full 0,0"
Branch 3 "3736627057" "(!rst_ni)" (1) "(!rst_ni) 0,1,-,-"
Branch 3 "3736627057" "(!rst_ni)" (3) "(!rst_ni) 0,0,1,0"
Branch 2 "2323268504" "(!rst_ni)" (1) "(!rst_ni) 0,1,-,-"
Branch 2 "2323268504" "(!rst_ni)" (3) "(!rst_ni) 0,0,1,0"
CHECKSUM: "2330220405 775615818"
INSTANCE: tb.dut.u_reg.u_socket.gen_dfifo[1].fifo_d.rspfifo
ANNOTATION: "[UNR]"
Branch 0 "1862733684" "gen_normal_fifo.full" (2) "gen_normal_fifo.full 0,0"
Branch 3 "3736627057" "(!rst_ni)" (1) "(!rst_ni) 0,1,-,-"
Branch 3 "3736627057" "(!rst_ni)" (3) "(!rst_ni) 0,0,1,0"
Branch 2 "2323268504" "(!rst_ni)" (1) "(!rst_ni) 0,1,-,-"
Branch 2 "2323268504" "(!rst_ni)" (3) "(!rst_ni) 0,0,1,0"
CHECKSUM: "2330220405 775615818"
INSTANCE: tb.dut.u_reg.u_socket.gen_dfifo[0].fifo_d.reqfifo
ANNOTATION: "[UNR]"
Branch 0 "1862733684" "gen_normal_fifo.full" (2) "gen_normal_fifo.full 0,0"
Branch 3 "3736627057" "(!rst_ni)" (1) "(!rst_ni) 0,1,-,-"
Branch 3 "3736627057" "(!rst_ni)" (3) "(!rst_ni) 0,0,1,0"
Branch 2 "2323268504" "(!rst_ni)" (1) "(!rst_ni) 0,1,-,-"
Branch 2 "2323268504" "(!rst_ni)" (3) "(!rst_ni) 0,0,1,0"
CHECKSUM: "2330220405 775615818"
INSTANCE: tb.dut.u_reg.u_socket.gen_dfifo[1].fifo_d.reqfifo
ANNOTATION: "[UNR]"
Branch 0 "1862733684" "gen_normal_fifo.full" (2) "gen_normal_fifo.full 0,0"
Branch 3 "3736627057" "(!rst_ni)" (1) "(!rst_ni) 0,1,-,-"
Branch 3 "3736627057" "(!rst_ni)" (3) "(!rst_ni) 0,0,1,0"
Branch 2 "2323268504" "(!rst_ni)" (1) "(!rst_ni) 0,1,-,-"
Branch 2 "2323268504" "(!rst_ni)" (3) "(!rst_ni) 0,0,1,0"
CHECKSUM: "2330220405 1341275977"
INSTANCE: tb.dut.u_tlul_adapter.u_reqfifo
ANNOTATION: "[UNR]"
Branch 1 "2323268504" "(!rst_ni)" (1) "(!rst_ni) 0,1,-,-"
Branch 2 "3736627057" "(!rst_ni)" (1) "(!rst_ni) 0,1,-,-"
CHECKSUM: "2768112785 4121761780"
INSTANCE: tb.dut.u_tlul_adapter
ANNOTATION: "[UNR] hmac msg fifo is WO"
Branch 2 "1984420262" "((reqfifo_rdata.op == OpRead) & (~reqfifo_rdata.error))" (0) "((reqfifo_rdata.op == OpRead) & (~reqfifo_rdata.error)) 1"
Branch 3 "744749108" "reqfifo_rvalid" (1) "reqfifo_rvalid 1,0,1"
CHECKSUM: "3109872245 1595801502"
INSTANCE: tb.dut.u_reg.u_msg_length_lower
ANNOTATION: "[UNR]"
Branch 1 "1017474648" "(!rst_ni)" (2) "(!rst_ni) 0,0"
CHECKSUM: "3109872245 1595801502"
INSTANCE: tb.dut.u_reg.u_msg_length_upper
ANNOTATION: "[UNR]"
Branch 1 "1017474648" "(!rst_ni)" (2) "(!rst_ni) 0,0"
CHECKSUM: "2494051891 1581044118"
INSTANCE: tb.dut.u_sha2
ANNOTATION: "[UNR] FUTURE ITEM: throughput optimization"
Fsm sha_st_q "2028159779"
Transition ShaUpdateDigest->ShaCompress "2->1"
CHECKSUM: "2768112785"
INSTANCE: tb.dut.u_tlul_adapter
ANNOTATION: "[UNR]"
Assert rvalidHighReqFifoEmpty "assertion"
Assert rvalidHighWhenRspFifoFull "assertion"
CHECKSUM: "2330220405"
INSTANCE: tb.dut.u_tlul_adapter.u_rspfifo
ANNOTATION: "[UNR] u_rspfifo is not used in tlul_adapter"
Assert gen_normal_fifo.depthShallNotExceedParamDepth "assertion"
