// Seed: 165595147
module module_0 (
    output wor id_0,
    input supply1 id_1,
    output wire id_2,
    input wor id_3,
    output supply1 id_4
);
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    output uwire id_2,
    input supply1 id_3,
    input tri1 id_4,
    input uwire id_5,
    output supply1 id_6
);
  wire id_8;
  module_0(
      id_2, id_5, id_6, id_0, id_6
  );
endmodule
module module_2 (
    output tri id_0,
    input tri1 id_1,
    input supply0 id_2,
    input tri id_3,
    output supply0 id_4,
    output tri0 id_5,
    input tri0 id_6,
    input supply0 id_7,
    input supply1 id_8,
    output tri0 id_9,
    output tri0 id_10,
    output supply1 id_11,
    output uwire id_12,
    output supply1 id_13,
    input wor id_14
);
  wire id_16;
  wire id_17;
  wire id_18;
  nand (id_0, id_20, id_8, id_18, id_17, id_6, id_1, id_7, id_21, id_14, id_19, id_16);
  assign id_5  = 1;
  assign id_11 = 1;
  tri1 id_19 = 1, id_20;
  wire id_21;
  module_0(
      id_0, id_1, id_4, id_8, id_0
  );
endmodule
