INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/git/verilog/my/my_project/my_project.srcs/sources_1/new/my_project.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_project
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/git/verilog/my/my_project/my_project.srcs/sim_1/new/my_project_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_project_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/git/verilog/my/my_project/my_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
