// Seed: 1122317370
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_3[1];
endmodule
module module_1;
  id_1(
      {1, 1, id_1, 1, 1}
  );
  logic [7:0] id_2;
  always @(*) id_2[1'b0] <= 1;
  module_0(
      id_1, id_1, id_2, id_1, id_1, id_1, id_1, id_1
  );
  logic [7:0] id_3 = id_3[1];
  wire id_4;
endmodule
