{
  "module_name": "dpu_hw_intf.h",
  "hash_id": "0ea091760db305fa5bd0b3ae177236fc97f7f0448d499d5650e216fe3aa0c0a4",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_intf.h",
  "human_readable_source": " \n \n\n#ifndef _DPU_HW_INTF_H\n#define _DPU_HW_INTF_H\n\n#include \"dpu_hw_catalog.h\"\n#include \"dpu_hw_mdss.h\"\n#include \"dpu_hw_util.h\"\n\nstruct dpu_hw_intf;\n\n \nstruct dpu_hw_intf_timing_params {\n\tu32 width;\t\t \n\tu32 height;\t\t \n\tu32 xres;\t\t \n\tu32 yres;\t\t \n\n\tu32 h_back_porch;\n\tu32 h_front_porch;\n\tu32 v_back_porch;\n\tu32 v_front_porch;\n\tu32 hsync_pulse_width;\n\tu32 vsync_pulse_width;\n\tu32 hsync_polarity;\n\tu32 vsync_polarity;\n\tu32 border_clr;\n\tu32 underflow_clr;\n\tu32 hsync_skew;\n\n\tbool wide_bus_en;\n};\n\nstruct dpu_hw_intf_prog_fetch {\n\tu8 enable;\n\t \n\tu32 fetch_start;\n};\n\nstruct dpu_hw_intf_status {\n\tu8 is_en;\t\t \n\tu8 is_prog_fetch_en;\t \n\tu32 frame_count;\t \n\tu32 line_count;\t\t \n};\n\nstruct dpu_hw_intf_cmd_mode_cfg {\n\tu8 data_compress;\t \n};\n\n \nstruct dpu_hw_intf_ops {\n\tvoid (*setup_timing_gen)(struct dpu_hw_intf *intf,\n\t\t\tconst struct dpu_hw_intf_timing_params *p,\n\t\t\tconst struct dpu_format *fmt);\n\n\tvoid (*setup_prg_fetch)(struct dpu_hw_intf *intf,\n\t\t\tconst struct dpu_hw_intf_prog_fetch *fetch);\n\n\tvoid (*enable_timing)(struct dpu_hw_intf *intf,\n\t\t\tu8 enable);\n\n\tvoid (*get_status)(struct dpu_hw_intf *intf,\n\t\t\tstruct dpu_hw_intf_status *status);\n\n\tu32 (*get_line_count)(struct dpu_hw_intf *intf);\n\n\tvoid (*bind_pingpong_blk)(struct dpu_hw_intf *intf,\n\t\t\tconst enum dpu_pingpong pp);\n\tvoid (*setup_misr)(struct dpu_hw_intf *intf);\n\tint (*collect_misr)(struct dpu_hw_intf *intf, u32 *misr_value);\n\n\t\n\n\tint (*enable_tearcheck)(struct dpu_hw_intf *intf, struct dpu_hw_tear_check *cfg);\n\n\tint (*disable_tearcheck)(struct dpu_hw_intf *intf);\n\n\tint (*connect_external_te)(struct dpu_hw_intf *intf, bool enable_external_te);\n\n\tvoid (*vsync_sel)(struct dpu_hw_intf *intf, u32 vsync_source);\n\n\t \n\tvoid (*disable_autorefresh)(struct dpu_hw_intf *intf, uint32_t encoder_id, u16 vdisplay);\n\n\tvoid (*program_intf_cmd_cfg)(struct dpu_hw_intf *intf,\n\t\t\t\t     struct dpu_hw_intf_cmd_mode_cfg *cmd_mode_cfg);\n};\n\nstruct dpu_hw_intf {\n\tstruct dpu_hw_blk_reg_map hw;\n\n\t \n\tenum dpu_intf idx;\n\tconst struct dpu_intf_cfg *cap;\n\n\t \n\tstruct dpu_hw_intf_ops ops;\n};\n\n \nstruct dpu_hw_intf *dpu_hw_intf_init(const struct dpu_intf_cfg *cfg,\n\t\tvoid __iomem *addr, const struct dpu_mdss_version *mdss_rev);\n\n \nvoid dpu_hw_intf_destroy(struct dpu_hw_intf *intf);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}