# Mainboard Specifications:

The mainboard is a 6 Layer 1.6mm PCB and uses the JLCPCB JLC06161H-3313 stackup. The layer distribution used is: [SIG/PWR : GND : SIG/PWR : PWR(5V) : GND : SIG/PWR]

## Layer 1 (Top):
![Screenshot 2025-06-29 at 16 07 25](https://github.com/user-attachments/assets/0b5a2c92-d31b-42ac-a280-cbafbe49e0d5)

## Layer 2:
![Screenshot 2025-06-29 at 16 07 45](https://github.com/user-attachments/assets/be8a961e-82d2-4f53-ac5b-b577c179d5fb)

## Layer 3:
![Screenshot 2025-06-29 at 16 08 19](https://github.com/user-attachments/assets/1d261995-39f2-4178-868c-4127cccd263a)

## Layer 4:
![Screenshot 2025-06-29 at 16 08 38](https://github.com/user-attachments/assets/f7595894-c019-473e-a84d-ddaa037eca4a)

## Layer 5:
![Screenshot 2025-06-29 at 16 08 53](https://github.com/user-attachments/assets/56b58a26-8e28-49bb-b622-5a4665a187ee)

## Layer 6 (Bottom):
![Screenshot 2025-06-29 at 16 09 07](https://github.com/user-attachments/assets/bb49a8d3-6923-422c-a2b3-0edbcb39b512)



