Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto d5894e8e3316436a9d12ab5bf4f946c0 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot uart_transmitter_tb_func_impl xil_defaultlib.uart_transmitter_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.baud_controller
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.sync_reest_module
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.transmit_module
Compiling module xil_defaultlib.transmitter_WR_module
Compiling module unisims_ver.FDPE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.trasmitter_baud
Compiling module xil_defaultlib.uart_transmitter
Compiling module xil_defaultlib.uart_transmitter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_transmitter_tb_func_impl
