<node id="SERV">
  <node id="SI5344"  address="0x00" permission="r">
    <node id="OE" address="0x0" permission="rw" mask="0x1" description="Enable Si5344 outputs" parameters="Table=CLOCKING;Column=_3;Row=_2;Status=2;default=0x1"/>
    <node id="EN" address="0x0" permission="rw" mask="0x2" description="Power on Si5344" parameters="Table=CLOCKING;Column=_3;Row=_2;Status=2;default=0x1"/>
    <node id="FPGA_PLL_RESET" address="0x0" permission="rw" mask="0x4"/>
    <node id="INT" address="0x0" permission="r" mask="0x10" description="Si5344 i2c interrupt"/>
    <node id="LOL" address="0x0" permission="r" mask="0x20" description="Si5344 Loss of lock" parameters="Table=CLOCKING;Column=_3;Row=_2;Status=2;Show=nz"/>
    <node id="LOS" address="0x0" permission="r" mask="0x40" description="Si5344 Loss of signal" parameters="Table=CLOCKING;Column=_3;Row=_2;Status=2;Show=nz"/>
  </node>
  <node id="TCDS" address="0x04" permission="r">
    <node id="TTC_SOURCE" address="0x0" permission="rw" mask="0x1" description="TTC source select (0:TCDS,1:TTC_FAKE" parameters="default=0x1"/>
    <node id="REFCLK_LOCKED" address="0x0" permission="r" mask="0x10" description="TCDS refclk locked"/>
  </node>
  <node id="CLOCKING" address="0x05" permission="r">
    <node id="LHC_LOS_BP" permission="r" mask="0x1" description="Backplane LHC clk LOS" parameters="Table=CLOCKING;Column=LOS;Row=LHC_BP;Status=2;Show=nz" />
    <node id="LHC_LOS_OSC" permission="r" mask="0x2" description="Local Si LHC clk LOS" parameters="Table=CLOCKING;Column=LOS;Row=LHC_OSC;Status=2;Show=nz"/>
    <node id="LHC_SEL" permission="rw" mask="0x10" description="LHC clk source select"      parameters="Table=CLOCKING;Column=SOURCE;Row=LHC;Status=2;default=0x1"/>
    <node id="HQ_LOS_BP" permission="r" mask="0x100" description="Backplane HQ clk LOS" parameters="Table=CLOCKING;Column=LOS;Row=HQ_BP;Status=2;Show=nz" />
    <node id="HQ_LOS_OSC" permission="r" mask="0x200" description="Local Si HQ clk LOS" parameters="Table=CLOCKING;Column=LOS;Row=HQ_OSC;Status=2;Show=nz"/>
    <node id="HQ_SEL" permission="rw" mask="0x1000" description="HQ clk source select"     parameters="Table=CLOCKING;Column=SOURCE;Row=HQ;Status=2;default=0x1"/>
  </node>
  <node id="FP_LEDS" address="0x08">
    <node id="RESET"        mask="0x00000001" permission="rw" description="reset FP LEDs"/>
    <node id="PAGE0_FORCE"  mask="0x00000002" permission="rw" description="override FP LED page 0"/>
    <node id="PAGE0_MODE"   mask="0x0000001C" permission="rw" description="override FP LED page 0 pattern"/>
    <node id="BUTTON"       mask="0x00000020" permission="r"  description="FP button (not debounced)"/>
    <node id="PAGE0_SPEED"  mask="0x00000F00" permission="rw" description="page 0 speed" parameters="default=0x8"/>
    <node id="FORCED_PAGE"  mask="0x003F0000" permission="rw" description="Page to display"/>
    <node id="FORCE_PAGE"   mask="0x00400000" permission="rw" description="Force the display of a page (override button UI)"/>
    <node id="PAGE"         mask="0x3F000000" permission="rw" description="Page to display"/>
    <node id="FP_SHDWN_REQ" mask="0x80000000" permission="r"  description="FP button shutdown request"/>    
  </node>
  <node id="SWITCH" address="0x09">
    <node id="STATUS" address="0x00" mask="0x0000FFFF" permission="r" description="Ethernet switch LEDs"/>
  </node>
  <node id="SGMII" address="0x0C" permission="r">
    <node id="RESET" mask="0x1" permission="rw" description="Reset SGMII + SGMII clocking"/>
    <node id="PMA_RESET" mask="0x2" permission="r" description="SGMII pma reset"/>
    <node id="MMCM_RESET" mask="0x4" permission="r" description="SGMII mmcm reset"/>
    <node id="RESET_DONE" mask="0x8" permission="r" description="SGMII reset sequence done"/>
    <node id="CPLL_LOCK"  mask="0x10" permission="r" description="SGMII GT CPLL locked" parameters="Table=CLOCKING;Column=GT_LOCK;Row=SGMII;Status=2"/>
    <node id="MMCM_LOCK"  mask="0x20" permission="r" description="SGMII MMCM locked"  parameters="Table=CLOCKING;Column=MMCM_LOCK;Row=SGMII;Status=2"/>
    <node id="SV_LINK_STATUS" mask="0x10000" permission="r" description="This signal indicates the status of the link. When High, the link is valid:
									synchronization of the link has been obtained and Auto-Negotiation (if present and enabled)
									has successfully completed and the reset sequence of the transceiver (if present) has
									completed."/>
    <node id="SV_LINK_SYNC" mask="0x20000" permission="r" description="When High, link synchronization has been obtained and in the synchronization state machine,
								      sync_status=OK. When Low, synchronization has failed" />
    <node id="SV_RUDI_AUTONEG" mask="0x40000" permission="r" description="The core is receiving /C/ ordered sets (Auto-Negotiation Configuration sequences)
									 as defined in IEEE 802.3-2008 clause 36.2.4.10." />
    <node id="SV_RUDI_IDLE" mask="0x80000" permission="r" description="The core is receiving /I/ ordered sets (Idles) as defined in IEEE 802.3-2008 clause
								      36.2.4.12."/>
    <node id="SV_RUDI_INVALID" mask="0x100000" permission="r" description="The core has received invalid data while receiving/C/ or /I/ ordered set as
									  defined in IEEE 802.3-2008 clause 36.2.5.1.6. This can be caused, for example, by bit errors
									  occurring in any clock cycle of the /C/ or /I/ ordered set."/>
    <node id="SV_RX_DISP_ERR" mask="0x200000" permission="r" description="The core has received a running disparity error during the 8B/10B decoding
									 function."/>
    <node id="SV_RX_NOT_IN_TABLE" mask="0x400000" permission="r" description="The core has received a code group which is not recognized from the 8B/10B
									     coding tables."/>
    <node id="SV_PHY_LINK_STATUS" mask="0x800000" permission="r" description="this bit represents the
									     link status of the external PHY device attached to the other end of the SGMII link (High
									     indicates that the PHY has obtained a link with its link partner; Low indicates that is has not
									     linked with its link partner). The value reflected is Link Partner Base AN Register 5 bit 15 in
									     SGMII MAC mode and the Advertisement Ability register 4 bit 15 in PHY mode. However, this
									     bit is only valid after successful completion of auto-negotiation across the SGMII link."/>
    <node id="SV_DUPLEX" mask="0x10000000" permission="r" description="1/0 Full/Half duplex"/>
    <node id="SV_REMOTE_FAULT" mask="0x20000000" permission="r" description=" When this bit is logic one, it indicates that a remote fault is detected and the
									    type of remote fault is indicated by status_vector bits[9:8]. This bit reflects MDIO
									    register bit 1.4."/>
  </node>
</node>
