

================================================================
== Synthesis Summary Report of 'example'
================================================================
+ General Information: 
    * Date:           Sun Jan 22 12:18:56 2023
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        axi_stream_to_master_example
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z010i-clg225-1L
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+----------+----+-----------+------------+-----+
    |                         Modules                         | Issue|      | Latency | Latency| Iteration|         | Trip |          |          |    |           |            |     |
    |                         & Loops                         | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|   BRAM   | DSP|     FF    |     LUT    | URAM|
    +---------------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+----------+----+-----------+------------+-----+
    |+ example*                                               |     -|  0.00|        -|       -|         -|        -|     -|  dataflow|  18 (15%)|   -|  1835 (5%)|  3511 (19%)|    -|
    | + getinstream                                           |     -|  1.31|        -|       -|         -|        -|     -|        no|         -|   -|   69 (~0%)|   135 (~0%)|    -|
    |  o VITIS_LOOP_38_1                                      |     -|  7.30|        -|       -|         2|        1|     -|       yes|         -|   -|          -|           -|    -|
    | + entry_proc                                            |     -|  3.67|        0|   0.000|         -|        0|     -|        no|         -|   -|    3 (~0%)|    29 (~0%)|    -|
    | + streamtoparallelwithburst                             |     -|  0.00|        -|       -|         -|        -|     -|        no|         -|   -|   441 (1%)|    590 (3%)|    -|
    |  o VITIS_LOOP_22_1                                      |     -|  7.30|        -|       -|         -|        -|     -|        no|         -|   -|          -|           -|    -|
    |   + streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2  |     -|  0.00|        -|       -|         -|        -|     -|        no|         -|   -|  166 (~0%)|   117 (~0%)|    -|
    |    o VITIS_LOOP_24_2                                    |     -|  7.30|        -|       -|         3|        1|     -|       yes|         -|   -|          -|           -|    -|
    +---------------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+----------+----+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem0 | 64 -> 64   | 64            | 10      | slave  | 0        | 0         | 16           | 256          | 16          | 16          |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 5             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | outTop_1 | 0x10   | 32    | W      | Data signal of outTop            |                                                                      |
| s_axi_control | outTop_2 | 0x14   | 32    | W      | Data signal of outTop            |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AXIS
+-------------+---------------+-------+-------+-------+--------+-------+--------+
| Interface   | Register Mode | TDATA | TKEEP | TLAST | TREADY | TSTRB | TVALID |
+-------------+---------------+-------+-------+-------+--------+-------+--------+
| inStreamTop | both          | 64    | 8     | 1     | 1      | 8     | 1      |
+-------------+---------------+-------+-------+-------+--------+-------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+---------------------------------------------+
| Argument    | Direction | Datatype                                    |
+-------------+-----------+---------------------------------------------+
| inStreamTop | in        | stream<hls::axis<ap_uint<64>, 0, 0, 0>, 0>& |
| outTop      | out       | ap_uint<64>*                                |
+-------------+-----------+---------------------------------------------+

* SW-to-HW Mapping
+-------------+---------------+-----------+----------+------------------------------------+
| Argument    | HW Interface  | HW Type   | HW Usage | HW Info                            |
+-------------+---------------+-----------+----------+------------------------------------+
| inStreamTop | inStreamTop   | interface |          |                                    |
| outTop      | m_axi_gmem0   | interface |          |                                    |
| outTop      | s_axi_control | register  | offset   | name=outTop_1 offset=0x10 range=32 |
| outTop      | s_axi_control | register  | offset   | name=outTop_2 offset=0x14 range=32 |
+-------------+---------------+-----------+----------+------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------------+-----------+----------+-------+-------------------+
| HW Interface | Loop            | Direction | Length   | Width | Location          |
+--------------+-----------------+-----------+----------+-------+-------------------+
| m_axi_gmem0  | VITIS_LOOP_24_2 | write     | variable | 64    | example.cpp:24:22 |
+--------------+-----------------+-----------+----------+-------+-------------------+

* Inferred Bursts and Widening Missed
+--------------+------------+-----------------+-------------------------------------------------------------------------------------------------------+------------+-------------------+
| HW Interface | Variable   | Loop            | Problem                                                                                               | Resolution | Location          |
+--------------+------------+-----------------+-------------------------------------------------------------------------------------------------------+------------+-------------------+
| m_axi_gmem0  | out_memory | VITIS_LOOP_24_2 | Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | example.cpp:24:22 |
+--------------+------------+-----------------+-------------------------------------------------------------------------------------------------------+------------+-------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+--------------------------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                                                   | DSP | Pragma | Variable | Op  | Impl   | Latency |
+--------------------------------------------------------+-----+--------+----------+-----+--------+---------+
| + example                                              | 0   |        |          |     |        |         |
|  + getinstream                                         | 0   |        |          |     |        |         |
|    count_2_fu_105_p2                                   | -   |        | count_2  | add | fabric | 0       |
|  + streamtoparallelwithburst                           | 0   |        |          |     |        |         |
|    add_ln24_fu_136_p2                                  | -   |        | add_ln24 | add | fabric | 0       |
|    add_ln29_fu_187_p2                                  | -   |        | add_ln29 | add | fabric | 0       |
|   + streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2 | 0   |        |          |     |        |         |
|     add_ln24_fu_125_p2                                 | -   |        | add_ln24 | add | fabric | 0       |
+--------------------------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------+------+------+--------+----------+---------+--------+---------+
| Name         | BRAM | URAM | Pragma | Variable | Storage | Impl   | Latency |
+--------------+------+------+--------+----------+---------+--------+---------+
| + example    | 18   | 0    |        |          |         |        |         |
|   outTop_c_U | -    | -    |        | outTop_c | fifo    | srl    | 0       |
|   buf_U      | 16   | -    |        | buf      | fifo    | memory | 0       |
|   count_U    | 2    | -    |        | count    | fifo    | memory | 0       |
+--------------+------+------+--------+----------+---------+--------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+---------------------------------------------------------------------------------+---------------------------------------------+
| Type      | Options                                                                         | Location                                    |
+-----------+---------------------------------------------------------------------------------+---------------------------------------------+
| pipeline  |                                                                                 | example.cpp:25 in streamtoparallelwithburst |
| pipeline  |                                                                                 | example.cpp:39 in getinstream               |
| interface | axis register_mode=both register port=inStreamTop                               | example.cpp:53 in example, inStreamTop      |
| interface | m_axi max_write_burst_length=256 latency=10 depth=1024 bundle=gmem0 port=outTop | example.cpp:54 in example, outTop           |
| interface | s_axilite port = outTop bundle = control                                        | example.cpp:55 in example                   |
| interface | s_axilite port = return bundle = control                                        | example.cpp:56 in example                   |
| dataflow  |                                                                                 | example.cpp:58 in example                   |
+-----------+---------------------------------------------------------------------------------+---------------------------------------------+


