{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1490963249827 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1490963249833 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 31 13:27:29 2017 " "Processing started: Fri Mar 31 13:27:29 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1490963249833 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1490963249833 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off fase3 -c fase3 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off fase3 -c fase3" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1490963249833 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fase3_7_1200mv_85c_slow.vho C:/Users/jcoel/Desktop/LSD2/MiniProjeto/fase3/simulation/modelsim/ simulation " "Generated file fase3_7_1200mv_85c_slow.vho in folder \"C:/Users/jcoel/Desktop/LSD2/MiniProjeto/fase3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1490963250661 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fase3_7_1200mv_0c_slow.vho C:/Users/jcoel/Desktop/LSD2/MiniProjeto/fase3/simulation/modelsim/ simulation " "Generated file fase3_7_1200mv_0c_slow.vho in folder \"C:/Users/jcoel/Desktop/LSD2/MiniProjeto/fase3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1490963250738 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fase3_min_1200mv_0c_fast.vho C:/Users/jcoel/Desktop/LSD2/MiniProjeto/fase3/simulation/modelsim/ simulation " "Generated file fase3_min_1200mv_0c_fast.vho in folder \"C:/Users/jcoel/Desktop/LSD2/MiniProjeto/fase3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1490963250845 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fase3.vho C:/Users/jcoel/Desktop/LSD2/MiniProjeto/fase3/simulation/modelsim/ simulation " "Generated file fase3.vho in folder \"C:/Users/jcoel/Desktop/LSD2/MiniProjeto/fase3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1490963250964 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fase3_7_1200mv_85c_vhd_slow.sdo C:/Users/jcoel/Desktop/LSD2/MiniProjeto/fase3/simulation/modelsim/ simulation " "Generated file fase3_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/jcoel/Desktop/LSD2/MiniProjeto/fase3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1490963251081 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fase3_7_1200mv_0c_vhd_slow.sdo C:/Users/jcoel/Desktop/LSD2/MiniProjeto/fase3/simulation/modelsim/ simulation " "Generated file fase3_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/jcoel/Desktop/LSD2/MiniProjeto/fase3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1490963251176 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fase3_min_1200mv_0c_vhd_fast.sdo C:/Users/jcoel/Desktop/LSD2/MiniProjeto/fase3/simulation/modelsim/ simulation " "Generated file fase3_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/jcoel/Desktop/LSD2/MiniProjeto/fase3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1490963251548 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fase3_vhd.sdo C:/Users/jcoel/Desktop/LSD2/MiniProjeto/fase3/simulation/modelsim/ simulation " "Generated file fase3_vhd.sdo in folder \"C:/Users/jcoel/Desktop/LSD2/MiniProjeto/fase3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1490963251634 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "715 " "Peak virtual memory: 715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1490963252096 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 31 13:27:32 2017 " "Processing ended: Fri Mar 31 13:27:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1490963252096 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1490963252096 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1490963252096 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1490963252096 ""}
