Info: Starting: Create simulation model
Info: ip-generate --project-directory=C:/home/workspace_sigasi/altera_soc/altera_examples/qsys_vip/qsys_vip/qwork/ --output-directory=C:/home/workspace_sigasi/altera_soc/altera_examples/qsys_vip/qsys_vip/qwork/qsys_vip/simulation/ --file-set=SIM_VERILOG --report-file=html:C:/home/workspace_sigasi/altera_soc/altera_examples/qsys_vip/qsys_vip/qwork/qsys_vip.html --report-file=sopcinfo:C:/home/workspace_sigasi/altera_soc/altera_examples/qsys_vip/qsys_vip/qwork/qsys_vip.sopcinfo --report-file=csv:C:/home/workspace_sigasi/altera_soc/altera_examples/qsys_vip/qsys_vip/qwork/qsys_vip.csv --report-file=spd:C:/home/workspace_sigasi/altera_soc/altera_examples/qsys_vip/qsys_vip/qwork/qsys_vip.spd --report-file=sip:C:/home/workspace_sigasi/altera_soc/altera_examples/qsys_vip/qsys_vip/qwork/qsys_vip/simulation/qsys_vip.sip --report-file=cmp:C:/home/workspace_sigasi/altera_soc/altera_examples/qsys_vip/qsys_vip/qwork/qsys_vip.cmp --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSEBA2U19C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/home/workspace_sigasi/altera_soc/altera_examples/qsys_vip/qsys_vip/qwork/qsys_vip.qsys
Progress: Loading qwork/qsys_vip.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.1]
Progress: Parameterizing module clk
Progress: Adding master_bfm [altera_avalon_mm_master_bfm 13.1]
Progress: Parameterizing module master_bfm
Progress: Adding slave_bfm [altera_avalon_mm_slave_bfm 13.1]
Progress: Parameterizing module slave_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys_vip: Generating qsys_vip "qsys_vip" for SIM_VERILOG
Info: pipeline_bridge_swap_transform: After transform: 3 modules, 5 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 3 modules, 5 connections
Info: merlin_translator_transform: After transform: 5 modules, 11 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 7 modules, 17 connections
Info: merlin_hierarchy_transform: After transform: 4 modules, 8 connections
Info: merlin_mm_transform: After transform: 4 modules, 8 connections
Info: reset_adaptation_transform: After transform: 5 modules, 10 connections
Info: master_bfm: "qsys_vip" instantiated altera_avalon_mm_master_bfm "master_bfm"
Info: slave_bfm: "qsys_vip" instantiated altera_avalon_mm_slave_bfm "slave_bfm"
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/qsys_vip/qsys_vip/qwork/qsys_vip/simulation/submodules/verbosity_pkg.sv
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/qsys_vip/qsys_vip/qwork/qsys_vip/simulation/submodules/avalon_mm_pkg.sv
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/qsys_vip/qsys_vip/qwork/qsys_vip/simulation/submodules/avalon_utilities_pkg.sv
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 6 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 4 modules, 6 connections
Info: mm_interconnect_0: "qsys_vip" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: rst_controller: "qsys_vip" instantiated altera_reset_controller "rst_controller"
Info: master_bfm_m0_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "master_bfm_m0_translator"
Info: slave_bfm_s0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "slave_bfm_s0_translator"
Info: qsys_vip: Done "qsys_vip" with 7 modules, 12 files, 264010 bytes
Info: ip-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:/home/workspace_sigasi/altera_soc/altera_examples/qsys_vip/qsys_vip/qwork/qsys_vip.spd --output-directory=C:/home/workspace_sigasi/altera_soc/altera_examples/qsys_vip/qsys_vip/qwork/qsys_vip/simulation/
Info: Doing: ip-make-simscript --spd=C:/home/workspace_sigasi/altera_soc/altera_examples/qsys_vip/qsys_vip/qwork/qsys_vip.spd --output-directory=C:/home/workspace_sigasi/altera_soc/altera_examples/qsys_vip/qsys_vip/qwork/qsys_vip/simulation/
Info: Generating the following file(s) for MODELSIM simulator in C:/home/workspace_sigasi/altera_soc/altera_examples/qsys_vip/qsys_vip/qwork/qsys_vip/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/home/workspace_sigasi/altera_soc/altera_examples/qsys_vip/qsys_vip/qwork/qsys_vip/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/home/workspace_sigasi/altera_soc/altera_examples/qsys_vip/qsys_vip/qwork/qsys_vip/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/home/workspace_sigasi/altera_soc/altera_examples/qsys_vip/qsys_vip/qwork/qsys_vip/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	7 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/home/workspace_sigasi/altera_soc/altera_examples/qsys_vip/qsys_vip/qwork/qsys_vip/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
