Block Name			X	Y		#Block ID
---------------------------
b_b_stencil$d_reg__U1$reg0		18	11		#r28
b_b_stencil$d_reg__U2$reg0		18	13		#r29
b_b_stencil$ub_b_b_stencil_BANK_0_garnet		23	12		#m30
b_gr_stencil$d_reg__U3$reg0		32	15		#r54
g_b_stencil$d_reg__U5$reg0		10	13		#r55
g_b_stencil$d_reg__U6$reg0		10	15		#r56
g_b_stencil$ub_g_b_stencil_BANK_0_garnet		7	18		#m57
g_gb_stencil$d_reg__U8$reg0		56	9		#r62
g_gb_stencil$d_reg__U9$reg0		52	11		#r63
g_gb_stencil$ub_g_gb_stencil_BANK_0_garnet		55	10		#m64
g_gr_stencil$d_reg__U11$reg0		30	15		#r65
g_gr_stencil$d_reg__U12$reg0		46	17		#r66
g_gr_stencil$ub_g_gr_stencil_BANK_0_garnet		47	18		#m67
g_r_stencil$d_reg__U14$reg0		38	5		#r82
g_r_stencil$d_reg__U15$reg0		34	3		#r83
g_r_stencil$ub_g_r_stencil_BANK_0_garnet		47	4		#m84
hw_input_global_wrapper_global_wrapper_stencil$d_reg__U23$reg0		38	7		#r85
hw_input_global_wrapper_global_wrapper_stencil$d_reg__U24$reg0		24	21		#r86
hw_input_global_wrapper_global_wrapper_stencil$d_reg__U25$reg0		28	15		#r87
hw_input_global_wrapper_global_wrapper_stencil$d_reg__U26$reg0		42	7		#r88
hw_input_global_wrapper_global_wrapper_stencil$d_reg__U27$reg0		22	19		#r89
hw_input_global_wrapper_global_wrapper_stencil$d_reg__U28$reg0		20	19		#r90
hw_input_global_wrapper_global_wrapper_stencil$d_reg__U29$reg0		50	13		#r91
hw_input_global_wrapper_global_wrapper_stencil$d_reg__U30$reg0		48	13		#r92
hw_input_global_wrapper_global_wrapper_stencil$d_reg__U31$reg0		48	5		#r93
hw_input_global_wrapper_global_wrapper_stencil$d_reg__U32$reg0		50	5		#r94
hw_input_global_wrapper_global_wrapper_stencil$d_reg__U33$reg0		48	15		#r95
hw_input_global_wrapper_global_wrapper_stencil$d_reg__U34$reg0		46	15		#r96
hw_input_global_wrapper_global_wrapper_stencil$ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_2_garnet		55	14		#m97
hw_input_global_wrapper_global_wrapper_stencil$ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_3_garnet		15	14		#m98
hw_input_global_wrapper_global_wrapper_stencil$ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_4_garnet		39	6		#m99
hw_input_global_wrapper_global_wrapper_stencil$ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_5_garnet		39	8		#m100
hw_input_global_wrapper_global_wrapper_stencil$ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_6_garnet		47	12		#m101
hw_input_global_wrapper_global_wrapper_stencil$ub_hw_input_global_wrapper_global_wrapper_stencil_BANK_7_garnet		23	6		#m102
hw_input_global_wrapper_global_wrapper_stencil$ub_hw_input_global_wrapper_global_wrapper_stencil_bank_8_garnet		23	20		#m103
io16_hw_output_global_wrapper_stencil_clkwrk_10_op_hcompute_hw_output_global_wrapper_stencil_6_write_0		23	0		#I0
io16_hw_output_global_wrapper_stencil_clkwrk_10_op_hcompute_hw_output_global_wrapper_stencil_6_write_0$reg0		34	11		#r311
io16_hw_output_global_wrapper_stencil_clkwrk_11_op_hcompute_hw_output_global_wrapper_stencil_7_write_0		19	0		#I2
io16_hw_output_global_wrapper_stencil_clkwrk_11_op_hcompute_hw_output_global_wrapper_stencil_7_write_0$reg2		18	5		#r313
io16_hw_output_global_wrapper_stencil_clkwrk_12_op_hcompute_hw_output_global_wrapper_stencil_8_write_0		15	0		#I4
io16_hw_output_global_wrapper_stencil_clkwrk_12_op_hcompute_hw_output_global_wrapper_stencil_8_write_0$reg4		28	5		#r315
io16_hw_output_global_wrapper_stencil_clkwrk_13_op_hcompute_hw_output_global_wrapper_stencil_9_write_0		11	0		#I6
io16_hw_output_global_wrapper_stencil_clkwrk_13_op_hcompute_hw_output_global_wrapper_stencil_9_write_0$reg6		22	1		#r317
io16_hw_output_global_wrapper_stencil_clkwrk_14_op_hcompute_hw_output_global_wrapper_stencil_10_write_0		7	0		#I8
io16_hw_output_global_wrapper_stencil_clkwrk_14_op_hcompute_hw_output_global_wrapper_stencil_10_write_0$reg8		8	13		#r319
io16_hw_output_global_wrapper_stencil_clkwrk_15_op_hcompute_hw_output_global_wrapper_stencil_11_write_0		3	0		#I10
io16_hw_output_global_wrapper_stencil_clkwrk_15_op_hcompute_hw_output_global_wrapper_stencil_11_write_0$reg10		10	1		#r321
io16_hw_output_global_wrapper_stencil_clkwrk_4_op_hcompute_hw_output_global_wrapper_stencil_write_0		1	0		#I12
io16_hw_output_global_wrapper_stencil_clkwrk_4_op_hcompute_hw_output_global_wrapper_stencil_write_0$reg12		12	1		#r323
io16_hw_output_global_wrapper_stencil_clkwrk_5_op_hcompute_hw_output_global_wrapper_stencil_1_write_0		5	0		#I14
io16_hw_output_global_wrapper_stencil_clkwrk_5_op_hcompute_hw_output_global_wrapper_stencil_1_write_0$reg14		18	3		#r325
io16_hw_output_global_wrapper_stencil_clkwrk_6_op_hcompute_hw_output_global_wrapper_stencil_2_write_0		9	0		#I16
io16_hw_output_global_wrapper_stencil_clkwrk_6_op_hcompute_hw_output_global_wrapper_stencil_2_write_0$reg16		28	1		#r327
io16_hw_output_global_wrapper_stencil_clkwrk_7_op_hcompute_hw_output_global_wrapper_stencil_3_write_0		13	0		#I18
io16_hw_output_global_wrapper_stencil_clkwrk_7_op_hcompute_hw_output_global_wrapper_stencil_3_write_0$reg18		14	9		#r329
io16_hw_output_global_wrapper_stencil_clkwrk_8_op_hcompute_hw_output_global_wrapper_stencil_4_write_0		17	0		#I20
io16_hw_output_global_wrapper_stencil_clkwrk_8_op_hcompute_hw_output_global_wrapper_stencil_4_write_0$reg20		28	9		#r331
io16_hw_output_global_wrapper_stencil_clkwrk_9_op_hcompute_hw_output_global_wrapper_stencil_5_write_0		21	0		#I22
io16_hw_output_global_wrapper_stencil_clkwrk_9_op_hcompute_hw_output_global_wrapper_stencil_5_write_0$reg22		18	1		#r333
io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_0		25	0		#I335
io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_0$reg24		28	3		#r336
io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_0$reg25		30	7		#r337
io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_0$reg26		30	11		#r338
io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_0$reg27		38	11		#r339
io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_0$reg28		40	11		#r340
io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_0$reg29		28	11		#r341
io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_0		27	0		#I342
io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_0$reg30		26	5		#r343
io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_0$reg31		26	11		#r344
io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_0$reg32		26	17		#r345
io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_0$reg33		26	21		#r346
io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_0$reg34		26	19		#r347
io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_glb_stencil_2_read_0		29	0		#I348
io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_glb_stencil_2_read_0$reg35		30	3		#r349
io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_glb_stencil_2_read_0$reg36		30	9		#r350
io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_glb_stencil_2_read_0$reg37		30	13		#r351
io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_glb_stencil_2_read_0$reg38		28	13		#r352
io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_glb_stencil_2_read_0$reg39		40	13		#r353
io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_glb_stencil_2_read_0$reg40		26	13		#r354
io16in_hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_glb_stencil_3_read_0		31	0		#I355
io16in_hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_glb_stencil_3_read_0$reg41		30	1		#r356
io16in_hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_glb_stencil_3_read_0$reg42		30	5		#r357
io16in_hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_glb_stencil_3_read_0$reg43		34	5		#r358
io16in_hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_glb_stencil_3_read_0$reg44		36	7		#r359
io16in_hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_glb_stencil_3_read_0$reg45		36	5		#r360
io16in_hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_glb_stencil_3_read_0$reg46		34	7		#r361
io1_hw_output_global_wrapper_stencil_clkwrk_10_op_hcompute_hw_output_global_wrapper_stencil_6_write_valid		5	0		#i1
io1_hw_output_global_wrapper_stencil_clkwrk_10_op_hcompute_hw_output_global_wrapper_stencil_6_write_valid$reg1		12	15		#r312
io1_hw_output_global_wrapper_stencil_clkwrk_11_op_hcompute_hw_output_global_wrapper_stencil_7_write_valid		9	0		#i3
io1_hw_output_global_wrapper_stencil_clkwrk_11_op_hcompute_hw_output_global_wrapper_stencil_7_write_valid$reg3		32	1		#r314
io1_hw_output_global_wrapper_stencil_clkwrk_12_op_hcompute_hw_output_global_wrapper_stencil_8_write_valid		13	0		#i5
io1_hw_output_global_wrapper_stencil_clkwrk_12_op_hcompute_hw_output_global_wrapper_stencil_8_write_valid$reg5		16	3		#r316
io1_hw_output_global_wrapper_stencil_clkwrk_13_op_hcompute_hw_output_global_wrapper_stencil_9_write_valid		17	0		#i7
io1_hw_output_global_wrapper_stencil_clkwrk_13_op_hcompute_hw_output_global_wrapper_stencil_9_write_valid$reg7		20	11		#r318
io1_hw_output_global_wrapper_stencil_clkwrk_14_op_hcompute_hw_output_global_wrapper_stencil_10_write_valid		21	0		#i9
io1_hw_output_global_wrapper_stencil_clkwrk_14_op_hcompute_hw_output_global_wrapper_stencil_10_write_valid$reg9		16	5		#r320
io1_hw_output_global_wrapper_stencil_clkwrk_15_op_hcompute_hw_output_global_wrapper_stencil_11_write_valid		25	0		#i11
io1_hw_output_global_wrapper_stencil_clkwrk_15_op_hcompute_hw_output_global_wrapper_stencil_11_write_valid$reg11		24	3		#r322
io1_hw_output_global_wrapper_stencil_clkwrk_4_op_hcompute_hw_output_global_wrapper_stencil_write_valid		23	0		#i13
io1_hw_output_global_wrapper_stencil_clkwrk_4_op_hcompute_hw_output_global_wrapper_stencil_write_valid$reg13		20	5		#r324
io1_hw_output_global_wrapper_stencil_clkwrk_5_op_hcompute_hw_output_global_wrapper_stencil_1_write_valid		19	0		#i15
io1_hw_output_global_wrapper_stencil_clkwrk_5_op_hcompute_hw_output_global_wrapper_stencil_1_write_valid$reg15		20	7		#r326
io1_hw_output_global_wrapper_stencil_clkwrk_6_op_hcompute_hw_output_global_wrapper_stencil_2_write_valid		15	0		#i17
io1_hw_output_global_wrapper_stencil_clkwrk_6_op_hcompute_hw_output_global_wrapper_stencil_2_write_valid$reg17		22	3		#r328
io1_hw_output_global_wrapper_stencil_clkwrk_7_op_hcompute_hw_output_global_wrapper_stencil_3_write_valid		11	0		#i19
io1_hw_output_global_wrapper_stencil_clkwrk_7_op_hcompute_hw_output_global_wrapper_stencil_3_write_valid$reg19		8	1		#r330
io1_hw_output_global_wrapper_stencil_clkwrk_8_op_hcompute_hw_output_global_wrapper_stencil_4_write_valid		7	0		#i21
io1_hw_output_global_wrapper_stencil_clkwrk_8_op_hcompute_hw_output_global_wrapper_stencil_4_write_valid$reg21		6	1		#r332
io1_hw_output_global_wrapper_stencil_clkwrk_9_op_hcompute_hw_output_global_wrapper_stencil_5_write_valid		3	0		#i23
io1_hw_output_global_wrapper_stencil_clkwrk_9_op_hcompute_hw_output_global_wrapper_stencil_5_write_valid$reg23		20	3		#r334
op_hcompute_b_gb_stencil$inner_compute$add_b_b_stencil_1_b_b_stencil_2_545_i2138_i1808		21	12		#p141
op_hcompute_b_gb_stencil$inner_compute$add_g_b_stencil_1_g_b_stencil_2_549_i2145_i1808		13	14		#p139
op_hcompute_b_gb_stencil$inner_compute$lshr_545_546_547_i2140_i1730		33	14		#p142
op_hcompute_b_gb_stencil$inner_compute$lshr_549_546_550_i2147_i1730		27	16		#p140
op_hcompute_b_gb_stencil$inner_compute$sub_548_550_551_i2148_i1230		45	16		#p143
op_hcompute_b_gr_stencil$inner_compute$add_b_b_stencil_3_b_b_stencil_4_573_i2165_i1808		21	14		#p51
op_hcompute_b_gr_stencil$inner_compute$add_g_b_stencil_3_g_b_stencil_4_577_i2172_i1808		13	18		#p49
op_hcompute_b_gr_stencil$inner_compute$lshr_573_574_575_i2167_i1730		27	18		#p52
op_hcompute_b_gr_stencil$inner_compute$lshr_577_574_578_i2174_i1730		25	18		#p50
op_hcompute_b_gr_stencil$inner_compute$sub_576_578_579_i2175_i1230		35	18		#p53
op_hcompute_b_r_stencil$inner_compute$absd_b_b_stencil_5_b_b_stencil_6_669$abs$is_pos_i2219_i1575		1	12		#p246
op_hcompute_b_r_stencil$inner_compute$absd_b_b_stencil_5_b_b_stencil_6_669$abs$mult_i2217_i1461		3	12		#p245
op_hcompute_b_r_stencil$inner_compute$absd_b_b_stencil_5_b_b_stencil_6_669$abs$out_mux_i2220_i1269		5	12		#p247
op_hcompute_b_r_stencil$inner_compute$absd_b_b_stencil_5_b_b_stencil_6_669$sub_i2216_i440		11	12		#p244
op_hcompute_b_r_stencil$inner_compute$absd_b_b_stencil_7_b_b_stencil_8_670$abs$is_pos_i2225_i1575		11	18		#p242
op_hcompute_b_r_stencil$inner_compute$absd_b_b_stencil_7_b_b_stencil_8_670$abs$mult_i2223_i1461		5	18		#p241
op_hcompute_b_r_stencil$inner_compute$absd_b_b_stencil_7_b_b_stencil_8_670$abs$out_mux_i2226_i1269		5	16		#p243
op_hcompute_b_r_stencil$inner_compute$absd_b_b_stencil_7_b_b_stencil_8_670$sub_i2222_i440		17	16		#p240
op_hcompute_b_r_stencil$inner_compute$add_b_b_stencil_5_b_b_stencil_6_672_i2205_i1808		17	12		#p232
op_hcompute_b_r_stencil$inner_compute$add_b_b_stencil_7_b_b_stencil_8_679_i2192_i1808		17	10		#p237
op_hcompute_b_r_stencil$inner_compute$add_g_b_stencil_5_g_b_stencil_6_676_i2211_i1808		13	10		#p230
op_hcompute_b_r_stencil$inner_compute$add_g_b_stencil_7_g_b_stencil_8_682_i2199_i1808		9	14		#p235
op_hcompute_b_r_stencil$inner_compute$lshr_672_673_674_i2207_i1730		21	6		#p233
op_hcompute_b_r_stencil$inner_compute$lshr_676_673_677_i2213_i1730		17	4		#p231
op_hcompute_b_r_stencil$inner_compute$lshr_679_673_680_i2194_i1730		19	6		#p238
op_hcompute_b_r_stencil$inner_compute$lshr_682_673_683_i2201_i1730		9	2		#p236
op_hcompute_b_r_stencil$inner_compute$mux_671_678_684_i2228_i1269		11	2		#p249
op_hcompute_b_r_stencil$inner_compute$sub_675_677_678_i2214_i1230		25	2		#p234
op_hcompute_b_r_stencil$inner_compute$sub_681_683_684_i2202_i1230		21	2		#p239
op_hcompute_b_r_stencil$inner_compute$ult_669_670_671_i2227_i1385		5	6		#p248
op_hcompute_corrected_stencil$inner_compute$add_949_950_951_tree$_join_i2295_i364		33	12		#p111
op_hcompute_corrected_stencil$inner_compute$add_949_950_951_tree$opN_1$_join_i2294_i1808		33	20		#p110
op_hcompute_corrected_stencil$inner_compute$mult_middle_940549_941_i2279_i1968		35	16		#p105
op_hcompute_corrected_stencil$inner_compute$mult_middle_943n103_944_i2285_i1968		43	14		#p107
op_hcompute_corrected_stencil$inner_compute$mult_middle_9477_948_i2292_i1968		35	20		#p109
op_hcompute_corrected_stencil$inner_compute$umin_demosaicked_1_stencil_1_938_939$min_mux_i2277_i829		41	18		#p104
op_hcompute_corrected_stencil$inner_compute$umin_demosaicked_1_stencil_2_938_942$min_mux_i2283_i829		49	16		#p106
op_hcompute_corrected_stencil$inner_compute$umin_demosaicked_1_stencil_3_938_946$min_mux_i2290_i829		33	16		#p108
op_hcompute_corrected_stencil_1$inner_compute$add_1008_1009_1010_tree$_join_i2347_i364		43	8		#p122
op_hcompute_corrected_stencil_1$inner_compute$add_1008_1009_1010_tree$opN_1$_join_i2346_i1808		43	16		#p121
op_hcompute_corrected_stencil_1$inner_compute$mult_middle_1002373_1003_i2337_i1968		53	8		#p118
op_hcompute_corrected_stencil_1$inner_compute$mult_middle_100662_1007_i2344_i1968		41	8		#p120
op_hcompute_corrected_stencil_1$inner_compute$mult_middle_999n96_1000_i2331_i1968		51	8		#p116
op_hcompute_corrected_stencil_1$inner_compute$umin_demosaicked_1_stencil_4_997_998$min_mux_i2329_i829		51	18		#p115
op_hcompute_corrected_stencil_1$inner_compute$umin_demosaicked_1_stencil_5_997_1001$min_mux_i2335_i829		53	16		#p117
op_hcompute_corrected_stencil_1$inner_compute$umin_demosaicked_1_stencil_6_997_1005$min_mux_i2342_i829		33	6		#p119
op_hcompute_corrected_stencil_10$inner_compute$add_1547_1548_1549_tree$_join_i2399_i364		41	20		#p147
op_hcompute_corrected_stencil_10$inner_compute$add_1547_1548_1549_tree$opN_1$_join_i2398_i1808		49	20		#p146
op_hcompute_corrected_stencil_10$inner_compute$mult_middle_1538n96_1539_i2383_i1968		53	20		#p136
op_hcompute_corrected_stencil_10$inner_compute$mult_middle_1541373_1542_i2389_i1968		43	20		#p138
op_hcompute_corrected_stencil_10$inner_compute$mult_middle_154562_1546_i2396_i1968		57	20		#p145
op_hcompute_corrected_stencil_10$inner_compute$umin_demosaicked_1_stencil_31_1536_1537$min_mux_i2381_i829		57	14		#p135
op_hcompute_corrected_stencil_10$inner_compute$umin_demosaicked_1_stencil_32_1536_1540$min_mux_i2387_i829		45	14		#p137
op_hcompute_corrected_stencil_10$inner_compute$umin_demosaicked_1_stencil_33_1536_1544$min_mux_i2394_i829		59	18		#p144
op_hcompute_corrected_stencil_11$inner_compute$add_1608_1609_1610_tree$_join_i2451_i364		41	4		#p158
op_hcompute_corrected_stencil_11$inner_compute$add_1608_1609_1610_tree$opN_1$_join_i2450_i1808		51	4		#p157
op_hcompute_corrected_stencil_11$inner_compute$mult_middle_1599n31_1600_i2435_i1968		45	4		#p152
op_hcompute_corrected_stencil_11$inner_compute$mult_middle_1602n261_1603_i2441_i1968		53	4		#p154
op_hcompute_corrected_stencil_11$inner_compute$mult_middle_1606883_1607_i2448_i1968		57	8		#p156
op_hcompute_corrected_stencil_11$inner_compute$umin_demosaicked_1_stencil_34_1597_1598$min_mux_i2433_i829		53	6		#p151
op_hcompute_corrected_stencil_11$inner_compute$umin_demosaicked_1_stencil_35_1597_1601$min_mux_i2439_i829		53	14		#p153
op_hcompute_corrected_stencil_11$inner_compute$umin_demosaicked_1_stencil_36_1597_1605$min_mux_i2446_i829		57	18		#p155
op_hcompute_corrected_stencil_2$inner_compute$add_1067_1068_1069_tree$_join_i2503_i364		45	20		#p169
op_hcompute_corrected_stencil_2$inner_compute$add_1067_1068_1069_tree$opN_1$_join_i2502_i1808		37	20		#p168
op_hcompute_corrected_stencil_2$inner_compute$mult_middle_1058n31_1059_i2487_i1968		51	20		#p163
op_hcompute_corrected_stencil_2$inner_compute$mult_middle_1061n261_1062_i2493_i1968		51	16		#p165
op_hcompute_corrected_stencil_2$inner_compute$mult_middle_1065883_1066_i2500_i1968		27	20		#p167
op_hcompute_corrected_stencil_2$inner_compute$umin_demosaicked_1_stencil_7_1056_1057$min_mux_i2485_i829		53	18		#p162
op_hcompute_corrected_stencil_2$inner_compute$umin_demosaicked_1_stencil_8_1056_1060$min_mux_i2491_i829		57	16		#p164
op_hcompute_corrected_stencil_2$inner_compute$umin_demosaicked_1_stencil_9_1056_1064$min_mux_i2498_i829		29	16		#p166
op_hcompute_corrected_stencil_3$inner_compute$add_1126_1127_1128_tree$_join_i2555_i364		3	20		#p200
op_hcompute_corrected_stencil_3$inner_compute$add_1126_1127_1128_tree$opN_1$_join_i2554_i1808		5	20		#p199
op_hcompute_corrected_stencil_3$inner_compute$mult_middle_1117549_1118_i2539_i1968		3	18		#p194
op_hcompute_corrected_stencil_3$inner_compute$mult_middle_1120n103_1121_i2545_i1968		1	16		#p196
op_hcompute_corrected_stencil_3$inner_compute$mult_middle_11247_1125_i2552_i1968		11	20		#p198
op_hcompute_corrected_stencil_3$inner_compute$umin_demosaicked_1_stencil_10_1115_1116$min_mux_i2537_i829		3	16		#p193
op_hcompute_corrected_stencil_3$inner_compute$umin_demosaicked_1_stencil_11_1115_1119$min_mux_i2543_i829		3	10		#p195
op_hcompute_corrected_stencil_3$inner_compute$umin_demosaicked_1_stencil_12_1115_1123$min_mux_i2550_i829		11	10		#p197
op_hcompute_corrected_stencil_4$inner_compute$add_1186_1187_1188_tree$_join_i2607_i364		21	16		#p211
op_hcompute_corrected_stencil_4$inner_compute$add_1186_1187_1188_tree$opN_1$_join_i2606_i1808		11	14		#p210
op_hcompute_corrected_stencil_4$inner_compute$mult_middle_1177n96_1178_i2591_i1968		11	16		#p205
op_hcompute_corrected_stencil_4$inner_compute$mult_middle_1180373_1181_i2597_i1968		9	16		#p207
op_hcompute_corrected_stencil_4$inner_compute$mult_middle_118462_1185_i2604_i1968		5	10		#p209
op_hcompute_corrected_stencil_4$inner_compute$umin_demosaicked_1_stencil_13_1175_1176$min_mux_i2589_i829		5	14		#p204
op_hcompute_corrected_stencil_4$inner_compute$umin_demosaicked_1_stencil_14_1175_1179$min_mux_i2595_i829		3	14		#p206
op_hcompute_corrected_stencil_4$inner_compute$umin_demosaicked_1_stencil_15_1175_1183$min_mux_i2602_i829		9	12		#p208
op_hcompute_corrected_stencil_5$inner_compute$add_1246_1247_1248_tree$_join_i2659_i364		3	4		#p222
op_hcompute_corrected_stencil_5$inner_compute$add_1246_1247_1248_tree$opN_1$_join_i2658_i1808		3	6		#p221
op_hcompute_corrected_stencil_5$inner_compute$mult_middle_1237n31_1238_i2643_i1968		13	4		#p216
op_hcompute_corrected_stencil_5$inner_compute$mult_middle_1240n261_1241_i2649_i1968		1	6		#p218
op_hcompute_corrected_stencil_5$inner_compute$mult_middle_1244883_1245_i2656_i1968		5	8		#p220
op_hcompute_corrected_stencil_5$inner_compute$umin_demosaicked_1_stencil_16_1235_1236$min_mux_i2641_i829		13	16		#p215
op_hcompute_corrected_stencil_5$inner_compute$umin_demosaicked_1_stencil_17_1235_1239$min_mux_i2647_i829		3	8		#p217
op_hcompute_corrected_stencil_5$inner_compute$umin_demosaicked_1_stencil_18_1235_1243$min_mux_i2654_i829		9	10		#p219
op_hcompute_corrected_stencil_6$inner_compute$add_1306_1307_1308_tree$_join_i2711_i364		27	12		#p253
op_hcompute_corrected_stencil_6$inner_compute$add_1306_1307_1308_tree$opN_1$_join_i2710_i1808		19	8		#p252
op_hcompute_corrected_stencil_6$inner_compute$mult_middle_1297549_1298_i2695_i1968		25	10		#p227
op_hcompute_corrected_stencil_6$inner_compute$mult_middle_1300n103_1301_i2701_i1968		25	8		#p229
op_hcompute_corrected_stencil_6$inner_compute$mult_middle_13047_1305_i2708_i1968		11	6		#p251
op_hcompute_corrected_stencil_6$inner_compute$umin_demosaicked_1_stencil_19_1295_1296$min_mux_i2693_i829		29	8		#p226
op_hcompute_corrected_stencil_6$inner_compute$umin_demosaicked_1_stencil_20_1295_1299$min_mux_i2699_i829		25	4		#p228
op_hcompute_corrected_stencil_6$inner_compute$umin_demosaicked_1_stencil_21_1295_1303$min_mux_i2706_i829		5	4		#p250
op_hcompute_corrected_stencil_7$inner_compute$add_1366_1367_1368_tree$_join_i2763_i364		9	18		#p264
op_hcompute_corrected_stencil_7$inner_compute$add_1366_1367_1368_tree$opN_1$_join_i2762_i1808		1	18		#p263
op_hcompute_corrected_stencil_7$inner_compute$mult_middle_1357n96_1358_i2747_i1968		21	18		#p258
op_hcompute_corrected_stencil_7$inner_compute$mult_middle_1360373_1361_i2753_i1968		9	6		#p260
op_hcompute_corrected_stencil_7$inner_compute$mult_middle_136462_1365_i2760_i1968		1	10		#p262
op_hcompute_corrected_stencil_7$inner_compute$umin_demosaicked_1_stencil_22_1355_1356$min_mux_i2745_i829		27	10		#p257
op_hcompute_corrected_stencil_7$inner_compute$umin_demosaicked_1_stencil_23_1355_1359$min_mux_i2751_i829		21	4		#p259
op_hcompute_corrected_stencil_7$inner_compute$umin_demosaicked_1_stencil_24_1355_1363$min_mux_i2758_i829		1	2		#p261
op_hcompute_corrected_stencil_8$inner_compute$add_1426_1427_1428_tree$_join_i2815_i364		27	6		#p275
op_hcompute_corrected_stencil_8$inner_compute$add_1426_1427_1428_tree$opN_1$_join_i2814_i1808		17	6		#p274
op_hcompute_corrected_stencil_8$inner_compute$mult_middle_1417n31_1418_i2799_i1968		25	6		#p269
op_hcompute_corrected_stencil_8$inner_compute$mult_middle_1420n261_1421_i2805_i1968		27	4		#p271
op_hcompute_corrected_stencil_8$inner_compute$mult_middle_1424883_1425_i2812_i1968		9	4		#p273
op_hcompute_corrected_stencil_8$inner_compute$umin_demosaicked_1_stencil_25_1415_1416$min_mux_i2797_i829		27	8		#p268
op_hcompute_corrected_stencil_8$inner_compute$umin_demosaicked_1_stencil_26_1415_1419$min_mux_i2803_i829		27	2		#p270
op_hcompute_corrected_stencil_8$inner_compute$umin_demosaicked_1_stencil_27_1415_1423$min_mux_i2810_i829		1	4		#p272
op_hcompute_corrected_stencil_9$inner_compute$add_1486_1487_1488_tree$_join_i2867_i364		51	2		#p286
op_hcompute_corrected_stencil_9$inner_compute$add_1486_1487_1488_tree$opN_1$_join_i2866_i1808		59	2		#p285
op_hcompute_corrected_stencil_9$inner_compute$mult_middle_1477549_1478_i2851_i1968		57	2		#p280
op_hcompute_corrected_stencil_9$inner_compute$mult_middle_1480n103_1481_i2857_i1968		57	4		#p282
op_hcompute_corrected_stencil_9$inner_compute$mult_middle_14847_1485_i2864_i1968		59	8		#p284
op_hcompute_corrected_stencil_9$inner_compute$umin_demosaicked_1_stencil_28_1475_1476$min_mux_i2849_i829		57	6		#p279
op_hcompute_corrected_stencil_9$inner_compute$umin_demosaicked_1_stencil_29_1475_1479$min_mux_i2855_i829		51	10		#p281
op_hcompute_corrected_stencil_9$inner_compute$umin_demosaicked_1_stencil_30_1475_1483$min_mux_i2862_i829		59	16		#p283
op_hcompute_curved_stencil$inner_compute$i2911_i2912_i1653		17	2		#p113
op_hcompute_curved_stencil$inner_compute$rom_curvea0_garnet		23	2		#m114
op_hcompute_curved_stencil$inner_compute$smax_3694_3695_3696$max_mux_i2904_i1850		33	2		#p112
op_hcompute_curved_stencil_1$inner_compute$i2933_i2934_i1653		41	2		#p124
op_hcompute_curved_stencil_1$inner_compute$rom_curvea0$1_garnet		31	4		#m125
op_hcompute_curved_stencil_1$inner_compute$smax_4741_4742_4743$max_mux_i2926_i1850		43	4		#p123
op_hcompute_curved_stencil_10$inner_compute$i2955_i2956_i1653		17	8		#p149
op_hcompute_curved_stencil_10$inner_compute$rom_curvea0$10_garnet		23	14		#m150
op_hcompute_curved_stencil_10$inner_compute$smax_14172_14173_14174$max_mux_i2948_i1850		29	20		#p148
op_hcompute_curved_stencil_11$inner_compute$i2977_i2978_i1653		11	4		#p160
op_hcompute_curved_stencil_11$inner_compute$rom_curvea0$11_garnet		15	4		#m161
op_hcompute_curved_stencil_11$inner_compute$smax_15221_15222_15223$max_mux_i2970_i1850		29	4		#p159
op_hcompute_curved_stencil_2$inner_compute$i2999_i3000_i1653		49	2		#p171
op_hcompute_curved_stencil_2$inner_compute$rom_curvea0$2_garnet		47	2		#m172
op_hcompute_curved_stencil_2$inner_compute$smax_5788_5789_5790$max_mux_i2992_i1850		45	8		#p170
op_hcompute_curved_stencil_3$inner_compute$i3021_i3022_i1653		13	20		#p202
op_hcompute_curved_stencil_3$inner_compute$rom_curvea0$3_garnet		15	18		#m203
op_hcompute_curved_stencil_3$inner_compute$smax_6835_6836_6837$max_mux_i3014_i1850		9	20		#p201
op_hcompute_curved_stencil_4$inner_compute$i3043_i3044_i1653		57	10		#p213
op_hcompute_curved_stencil_4$inner_compute$rom_curvea0$4_garnet		47	10		#m214
op_hcompute_curved_stencil_4$inner_compute$smax_7883_7884_7885$max_mux_i3036_i1850		35	14		#p212
op_hcompute_curved_stencil_5$inner_compute$i3065_i3066_i1653		13	2		#p224
op_hcompute_curved_stencil_5$inner_compute$rom_curvea0$5_garnet		15	2		#m225
op_hcompute_curved_stencil_5$inner_compute$smax_8931_8932_8933$max_mux_i3058_i1850		5	2		#p223
op_hcompute_curved_stencil_6$inner_compute$i3087_i3088_i1653		59	10		#p255
op_hcompute_curved_stencil_6$inner_compute$rom_curvea0$6_garnet		55	12		#m256
op_hcompute_curved_stencil_6$inner_compute$smax_9979_9980_9981$max_mux_i3080_i1850		43	12		#p254
op_hcompute_curved_stencil_7$inner_compute$i3109_i3110_i1653		13	6		#p266
op_hcompute_curved_stencil_7$inner_compute$rom_curvea0$7_garnet		15	8		#m267
op_hcompute_curved_stencil_7$inner_compute$smax_11027_11028_11029$max_mux_i3102_i1850		9	8		#p265
op_hcompute_curved_stencil_8$inner_compute$i3131_i3132_i1653		59	6		#p277
op_hcompute_curved_stencil_8$inner_compute$rom_curvea0$8_garnet		47	6		#m278
op_hcompute_curved_stencil_8$inner_compute$smax_12075_12076_12077$max_mux_i3124_i1850		37	6		#p276
op_hcompute_curved_stencil_9$inner_compute$i3153_i3154_i1653		29	2		#p288
op_hcompute_curved_stencil_9$inner_compute$rom_curvea0$9_garnet		31	2		#m289
op_hcompute_curved_stencil_9$inner_compute$smax_13123_13124_13125$max_mux_i3146_i1850		43	2		#p287
op_hcompute_denoised_1_stencil$inner_compute$umax_hw_input_global_wrapper_global_wrapper_stencil_2_377_378_tree$_join$max_mux_i3195_i559		43	10		#p35
op_hcompute_denoised_1_stencil$inner_compute$umax_hw_input_global_wrapper_global_wrapper_stencil_2_377_378_tree$opN_0$_join$max_mux_i3193_i559		35	6		#p34
op_hcompute_denoised_1_stencil$inner_compute$umax_hw_input_global_wrapper_global_wrapper_stencil_2_377_378_tree$opN_1$_join$max_mux_i3189_i559		49	14		#p33
op_hcompute_denoised_1_stencil$inner_compute$umin_hw_input_global_wrapper_global_wrapper_stencil_1_378_379$min_mux_i3198_i829		45	18		#p36
op_hcompute_denoised_1_stencil_1$inner_compute$umax_hw_input_global_wrapper_global_wrapper_stencil_7_400_401_tree$_join$max_mux_i3213_i559		19	20		#p26
op_hcompute_denoised_1_stencil_1$inner_compute$umax_hw_input_global_wrapper_global_wrapper_stencil_7_400_401_tree$opN_0$_join$max_mux_i3211_i559		25	20		#p25
op_hcompute_denoised_1_stencil_1$inner_compute$umax_hw_input_global_wrapper_global_wrapper_stencil_7_400_401_tree$opN_1$_join$max_mux_i3207_i559		21	20		#p24
op_hcompute_denoised_1_stencil_1$inner_compute$umin_hw_input_global_wrapper_global_wrapper_stencil_6_401_402$min_mux_i3216_i829		19	16		#p27
op_hcompute_denoised_1_stencil_2$inner_compute$umax_hw_input_global_wrapper_global_wrapper_stencil_12_424_425_tree$_join$max_mux_i3231_i559		37	18		#p130
op_hcompute_denoised_1_stencil_2$inner_compute$umax_hw_input_global_wrapper_global_wrapper_stencil_12_424_425_tree$opN_0$_join$max_mux_i3229_i559		27	14		#p129
op_hcompute_denoised_1_stencil_2$inner_compute$umax_hw_input_global_wrapper_global_wrapper_stencil_12_424_425_tree$opN_1$_join$max_mux_i3225_i559		49	18		#p128
op_hcompute_denoised_1_stencil_2$inner_compute$umin_hw_input_global_wrapper_global_wrapper_stencil_11_425_426$min_mux_i3234_i829		41	14		#p131
op_hcompute_denoised_1_stencil_3$inner_compute$umax_hw_input_global_wrapper_global_wrapper_stencil_17_448_449_tree$_join$max_mux_i3249_i559		49	4		#p60
op_hcompute_denoised_1_stencil_3$inner_compute$umax_hw_input_global_wrapper_global_wrapper_stencil_17_448_449_tree$opN_0$_join$max_mux_i3247_i559		45	6		#p59
op_hcompute_denoised_1_stencil_3$inner_compute$umax_hw_input_global_wrapper_global_wrapper_stencil_17_448_449_tree$opN_1$_join$max_mux_i3243_i559		49	6		#p58
op_hcompute_denoised_1_stencil_3$inner_compute$umin_hw_input_global_wrapper_global_wrapper_stencil_16_449_450$min_mux_i3252_i829		59	4		#p61
op_hcompute_g_b_stencil$inner_compute$absd_g_gb_stencil_1_g_gb_stencil_2_505$abs$is_pos_i3273_i1575		35	10		#p45
op_hcompute_g_b_stencil$inner_compute$absd_g_gb_stencil_1_g_gb_stencil_2_505$abs$mult_i3271_i1461		37	10		#p44
op_hcompute_g_b_stencil$inner_compute$absd_g_gb_stencil_1_g_gb_stencil_2_505$abs$out_mux_i3274_i1269		33	10		#p46
op_hcompute_g_b_stencil$inner_compute$absd_g_gb_stencil_1_g_gb_stencil_2_505$sub_i3270_i440		45	10		#p43
op_hcompute_g_b_stencil$inner_compute$absd_g_gr_stencil_1_g_gr_stencil_2_506$abs$is_pos_i3279_i1575		17	20		#p41
op_hcompute_g_b_stencil$inner_compute$absd_g_gr_stencil_1_g_gr_stencil_2_506$abs$mult_i3277_i1461		17	18		#p40
op_hcompute_g_b_stencil$inner_compute$absd_g_gr_stencil_1_g_gr_stencil_2_506$abs$out_mux_i3280_i1269		19	18		#p42
op_hcompute_g_b_stencil$inner_compute$absd_g_gr_stencil_1_g_gr_stencil_2_506$sub_i3276_i440		29	18		#p39
op_hcompute_g_b_stencil$inner_compute$add_g_gb_stencil_1_g_gb_stencil_2_508_i3266_i1808		45	12		#p31
op_hcompute_g_b_stencil$inner_compute$add_g_gr_stencil_1_g_gr_stencil_2_511_i3260_i1808		33	18		#p37
op_hcompute_g_b_stencil$inner_compute$lshr_508_509_510_i3268_i1730		29	12		#p32
op_hcompute_g_b_stencil$inner_compute$lshr_511_509_512_i3262_i1730		25	16		#p38
op_hcompute_g_b_stencil$inner_compute$mux_507_510_512_i3282_i1269		17	14		#p48
op_hcompute_g_b_stencil$inner_compute$ult_505_506_507_i3281_i1385		21	10		#p47
op_hcompute_g_r_stencil$inner_compute$absd_g_gb_stencil_4_g_gb_stencil_5_612$abs$is_pos_i3341_i1575		57	12		#p74
op_hcompute_g_r_stencil$inner_compute$absd_g_gb_stencil_4_g_gb_stencil_5_612$abs$mult_i3339_i1461		59	12		#p73
op_hcompute_g_r_stencil$inner_compute$absd_g_gb_stencil_4_g_gb_stencil_5_612$abs$out_mux_i3342_i1269		49	12		#p75
op_hcompute_g_r_stencil$inner_compute$absd_g_gb_stencil_4_g_gb_stencil_5_612$sub_i3338_i440		53	12		#p72
op_hcompute_g_r_stencil$inner_compute$absd_g_gr_stencil_4_g_gr_stencil_5_611$abs$is_pos_i3335_i1575		19	14		#p78
op_hcompute_g_r_stencil$inner_compute$absd_g_gr_stencil_4_g_gr_stencil_5_611$abs$mult_i3333_i1461		19	12		#p77
op_hcompute_g_r_stencil$inner_compute$absd_g_gr_stencil_4_g_gr_stencil_5_611$abs$out_mux_i3336_i1269		25	14		#p79
op_hcompute_g_r_stencil$inner_compute$absd_g_gr_stencil_4_g_gr_stencil_5_611$sub_i3332_i440		29	14		#p76
op_hcompute_g_r_stencil$inner_compute$add_g_gb_stencil_4_g_gb_stencil_5_617_i3322_i1808		51	14		#p70
op_hcompute_g_r_stencil$inner_compute$add_g_gr_stencil_4_g_gr_stencil_5_614_i3328_i1808		37	14		#p68
op_hcompute_g_r_stencil$inner_compute$lshr_614_615_616_i3330_i1730		37	2		#p69
op_hcompute_g_r_stencil$inner_compute$lshr_617_615_618_i3324_i1730		51	6		#p71
op_hcompute_g_r_stencil$inner_compute$mux_613_616_618_i3344_i1269		41	6		#p81
op_hcompute_g_r_stencil$inner_compute$ult_611_612_613_i3343_i1385		37	12		#p80
op_hcompute_hw_output_global_wrapper_stencil_10_port_controller_garnet		7	6		#m290
op_hcompute_hw_output_global_wrapper_stencil_11_port_controller_garnet		23	8		#m291
op_hcompute_hw_output_global_wrapper_stencil_1_port_controller_garnet		23	10		#m292
op_hcompute_hw_output_global_wrapper_stencil_2_port_controller_garnet		31	6		#m293
op_hcompute_hw_output_global_wrapper_stencil_3_port_controller_garnet		7	2		#m294
op_hcompute_hw_output_global_wrapper_stencil_4_port_controller_garnet		7	4		#m295
op_hcompute_hw_output_global_wrapper_stencil_5_port_controller_garnet		39	4		#m296
op_hcompute_hw_output_global_wrapper_stencil_6_port_controller_garnet		31	16		#m297
op_hcompute_hw_output_global_wrapper_stencil_7_port_controller_garnet		47	8		#m298
op_hcompute_hw_output_global_wrapper_stencil_8_port_controller_garnet		23	4		#m299
op_hcompute_hw_output_global_wrapper_stencil_9_port_controller_garnet		31	12		#m300
op_hcompute_hw_output_global_wrapper_stencil_port_controller_garnet		15	6		#m301
op_hcompute_r_b_stencil$inner_compute$absd_r_r_stencil_1_r_r_stencil_2_753$abs$is_pos_i3473_i1575		35	4		#p189
op_hcompute_r_b_stencil$inner_compute$absd_r_r_stencil_1_r_r_stencil_2_753$abs$mult_i3471_i1461		37	4		#p188
op_hcompute_r_b_stencil$inner_compute$absd_r_r_stencil_1_r_r_stencil_2_753$abs$out_mux_i3474_i1269		29	6		#p190
op_hcompute_r_b_stencil$inner_compute$absd_r_r_stencil_1_r_r_stencil_2_753$sub_i3470_i440		35	8		#p187
op_hcompute_r_b_stencil$inner_compute$absd_r_r_stencil_3_r_r_stencil_4_754$abs$is_pos_i3479_i1575		51	12		#p185
op_hcompute_r_b_stencil$inner_compute$absd_r_r_stencil_3_r_r_stencil_4_754$abs$mult_i3477_i1461		49	10		#p184
op_hcompute_r_b_stencil$inner_compute$absd_r_r_stencil_3_r_r_stencil_4_754$abs$out_mux_i3480_i1269		41	12		#p186
op_hcompute_r_b_stencil$inner_compute$absd_r_r_stencil_3_r_r_stencil_4_754$sub_i3476_i440		41	10		#p183
op_hcompute_r_b_stencil$inner_compute$add_g_r_stencil_2_g_r_stencil_3_760_i3465_i1808		33	4		#p173
op_hcompute_r_b_stencil$inner_compute$add_g_r_stencil_4_g_r_stencil_5_766_i3453_i1808		35	2		#p178
op_hcompute_r_b_stencil$inner_compute$add_r_r_stencil_1_r_r_stencil_2_756_i3459_i1808		29	10		#p175
op_hcompute_r_b_stencil$inner_compute$add_r_r_stencil_3_r_r_stencil_4_763_i3446_i1808		33	8		#p180
op_hcompute_r_b_stencil$inner_compute$lshr_756_757_758_i3461_i1730		19	10		#p176
op_hcompute_r_b_stencil$inner_compute$lshr_760_757_761_i3467_i1730		19	4		#p174
op_hcompute_r_b_stencil$inner_compute$lshr_763_757_764_i3448_i1730		21	8		#p181
op_hcompute_r_b_stencil$inner_compute$lshr_766_757_767_i3455_i1730		19	2		#p179
op_hcompute_r_b_stencil$inner_compute$mux_755_762_768_i3482_i1269		13	12		#p192
op_hcompute_r_b_stencil$inner_compute$sub_759_761_762_i3468_i1230		11	8		#p177
op_hcompute_r_b_stencil$inner_compute$sub_765_767_768_i3456_i1230		13	8		#p182
op_hcompute_r_b_stencil$inner_compute$ult_753_754_755_i3481_i1385		25	12		#p191
op_hcompute_r_gb_stencil$inner_compute$add_g_r_stencil_6_g_r_stencil_7_817_i3539_i1808		45	2		#p126
op_hcompute_r_gb_stencil$inner_compute$add_r_r_stencil_5_r_r_stencil_6_813_i3532_i1808		37	8		#p132
op_hcompute_r_gb_stencil$inner_compute$lshr_813_814_815_i3534_i1730		49	8		#p133
op_hcompute_r_gb_stencil$inner_compute$lshr_817_814_818_i3541_i1730		53	2		#p127
op_hcompute_r_gb_stencil$inner_compute$sub_816_818_819_i3542_i1230		53	10		#p134
op_hcompute_r_gr_stencil$inner_compute$add_g_r_stencil_8_g_r_stencil_9_845_i3566_i1808		43	6		#p302
op_hcompute_r_gr_stencil$inner_compute$add_r_r_stencil_7_r_r_stencil_8_841_i3559_i1808		35	12		#p304
op_hcompute_r_gr_stencil$inner_compute$lshr_841_842_843_i3561_i1730		41	16		#p305
op_hcompute_r_gr_stencil$inner_compute$lshr_845_842_846_i3568_i1730		43	18		#p303
op_hcompute_r_gr_stencil$inner_compute$sub_844_846_847_i3569_i1230		37	16		#p306
r_gr_stencil$ub_r_gr_stencil_BANK_0_garnet		39	18		#m307
r_r_stencil$d_reg__U37$reg0		34	9		#r308
r_r_stencil$d_reg__U38$reg0		36	9		#r309
r_r_stencil$ub_r_r_stencil_BANK_0_garnet		39	10		#m310
