
---------- Begin Simulation Statistics ----------
final_tick                                  550373500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                               67385324                       # Number of bytes of host memory used
host_seconds                                     4.92                       # Real time elapsed on the host
host_tick_rate                              111927204                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.000550                       # Number of seconds simulated
sim_ticks                                   550373500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                    933485                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   579791                       # number of cc regfile writes
system.cpu.committedInsts::0                   332566                       # Number of Instructions Simulated
system.cpu.committedInsts::1                   332566                       # Number of Instructions Simulated
system.cpu.committedInsts::total               665132                       # Number of Instructions Simulated
system.cpu.committedOps::0                     628046                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                     628046                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total                1256092                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            3.309863                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            3.309863                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.654932                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                     96659                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    52288                       # number of floating regfile writes
system.cpu.idleCycles                           76112                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                22022                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0                 86757                       # Number of branches executed
system.cpu.iew.exec_branches::1                 87021                       # Number of branches executed
system.cpu.iew.exec_branches::total            173778                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.513249                       # Inst execution rate
system.cpu.iew.exec_refs::0                    157397                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                    157790                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total                315187                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                   41477                       # Number of stores executed
system.cpu.iew.exec_stores::1                   41700                       # Number of stores executed
system.cpu.iew.exec_stores::total               83177                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  162556                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                249745                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                624                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                94981                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1875257                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0             115920                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1             116090                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total         232010                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             31232                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1665706                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   2465                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9036                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  19609                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 13579                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            129                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        16697                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           5325                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0                1024111                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1                1027835                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total            2051946                       # num instructions consuming a value
system.cpu.iew.wb_count::0                     818756                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                     821723                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total                1640479                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.599011                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.598707                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.598859                       # average fanout of values written-back
system.cpu.iew.wb_producers::0                 613454                       # num instructions producing a value
system.cpu.iew.wb_producers::1                 615372                       # num instructions producing a value
system.cpu.iew.wb_producers::total            1228826                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    0.743818                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    0.746513                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                1.490331                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                      820719                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                      823729                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total                 1644448                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  2417665                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1328943                       # number of integer regfile writes
system.cpu.ipc::0                            0.302127                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.302127                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.604255                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             12279      1.43%      1.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                646715     75.53%     76.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   76      0.01%     76.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  2987      0.35%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2538      0.30%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 578      0.07%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2185      0.26%     77.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 5193      0.61%     78.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     78.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 5340      0.62%     79.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3662      0.43%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1071      0.13%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               119303     13.93%     93.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               36431      4.25%     97.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           11204      1.31%     99.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           6704      0.78%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 856272                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass             12502      1.45%      1.45% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu                648744     75.47%     76.93% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult                   74      0.01%     76.93% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                  2986      0.35%     77.28% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd                2503      0.29%     77.57% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     77.57% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                 587      0.07%     77.64% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                 2204      0.26%     77.90% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     77.90% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu                 5304      0.62%     78.52% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                    6      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                 5473      0.64%     79.15% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc                3705      0.43%     79.58% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     79.58% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     79.58% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift               1081      0.13%     79.71% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd               0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt               0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv               0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult              0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead               119440     13.90%     93.60% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite               36611      4.26%     97.86% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead           11487      1.34%     99.20% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite           6879      0.80%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total                 859586                       # Type of FU issued
system.cpu.iq.FU_type::total                  1715858      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                   93167                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              174740                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        71025                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             136754                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                   172658                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                   172429                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total               345087                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.100625                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.100491                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.201116                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  154559     44.79%     44.79% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     70      0.02%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                   10042      2.91%     47.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   907      0.26%     47.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     47.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   266      0.08%     48.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     48.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     48.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     48.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     48.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     48.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    546      0.16%     48.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     48.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1679      0.49%     48.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     48.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   1613      0.47%     49.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   912      0.26%     49.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     49.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     49.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  583      0.17%     49.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     49.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     49.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     49.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     49.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     49.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     49.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     49.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     49.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     49.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     49.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     49.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     49.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     49.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     49.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     49.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     49.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     49.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     49.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     49.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     49.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     49.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     49.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     49.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     49.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     49.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     49.60% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 142667     41.34%     90.95% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 31243      9.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                2287139                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            4987101                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1569454                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           2357764                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1874492                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1715858                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 765                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          619144                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             16262                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             68                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       775615                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1024636                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.674602                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.939041                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              493346     48.15%     48.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               91679      8.95%     57.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               90617      8.84%     65.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               97034      9.47%     75.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              136295     13.30%     88.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               93261      9.10%     97.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               17720      1.73%     99.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                3434      0.34%     99.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1250      0.12%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1024636                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.558811                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              1834                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2017                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               124528                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               47314                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads              1649                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores             1373                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads               125217                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores               47667                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  702209                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    540                       # number of misc regfile writes
system.cpu.numCycles                          1100748                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1563                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                  104                       # Number of system calls
system.cpu.workload1.numSyscalls                  104                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11755                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           35                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        25086                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        50939                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
sim_insts                                      665132                       # Number of instructions simulated
sim_ops                                       1256092                       # Number of ops (including micro ops) simulated
host_inst_rate                                 135217                       # Simulator instruction rate (inst/s)
host_op_rate                                   255355                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  257413                       # Number of BP lookups
system.cpu.branchPred.condPredicted            209147                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             22684                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                88115                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   77189                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             87.600295                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    8579                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 41                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            6583                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               1459                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             5124                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1480                       # Number of mispredicted indirect branches.
system.cpu.branchPred.power_state.pwrStateResidencyTicks::UNDEFINED    550373500                       # Cumulative time (in ticks) in various power states
system.cpu.commit.commitSquashedInsts          582290                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             696                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             18857                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      1020932                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.230339                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.385593                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0          702627     68.82%     68.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1           85062      8.33%     77.15% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2           47259      4.63%     81.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3           46503      4.55%     86.34% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4           25475      2.50%     88.83% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           15138      1.48%     90.32% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           11165      1.09%     91.41% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7            9201      0.90%     92.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8           78502      7.69%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      1020932                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0            332566                       # Number of instructions committed
system.cpu.commit.instsCommitted::1            332566                       # Number of instructions committed
system.cpu.commit.instsCommitted::total        665132                       # Number of instructions committed
system.cpu.commit.opsCommitted::0              628046                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1              628046                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total         1256092                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                   116090                       # Number of memory references committed
system.cpu.commit.memRefs::1                   116090                       # Number of memory references committed
system.cpu.commit.memRefs::total               232180                       # Number of memory references committed
system.cpu.commit.loads::0                      83536                       # Number of loads committed
system.cpu.commit.loads::1                      83536                       # Number of loads committed
system.cpu.commit.loads::total                 167072                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                       52                       # Number of memory barriers committed
system.cpu.commit.membars::1                       52                       # Number of memory barriers committed
system.cpu.commit.membars::total                  104                       # Number of memory barriers committed
system.cpu.commit.branches::0                   70663                       # Number of branches committed
system.cpu.commit.branches::1                   70663                       # Number of branches committed
system.cpu.commit.branches::total              141326                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                   26194                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                   26194                       # Number of committed floating point instructions.
system.cpu.commit.floating::total               52388                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                   609276                       # Number of committed integer instructions.
system.cpu.commit.integer::1                   609276                       # Number of committed integer instructions.
system.cpu.commit.integer::total              1218552                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0               2470                       # Number of function calls committed.
system.cpu.commit.functionCalls::1               2470                       # Number of function calls committed.
system.cpu.commit.functionCalls::total           4940                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass         6845      1.09%      1.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu       487874     77.68%     78.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           58      0.01%     78.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         2792      0.44%     79.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          992      0.16%     79.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt          480      0.08%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         1788      0.28%     79.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu         3133      0.50%     80.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     80.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         3990      0.64%     80.88% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         3131      0.50%     81.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          867      0.14%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead        77795     12.39%     93.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite        27200      4.33%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead         5741      0.91%     99.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         5354      0.85%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total       628046                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass         6845      1.09%      1.09% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu       487874     77.68%     78.77% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult           58      0.01%     78.78% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv         2792      0.44%     79.22% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd          992      0.16%     79.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt          480      0.08%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd         1788      0.28%     79.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     79.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu         3133      0.50%     80.24% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp            6      0.00%     80.24% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt         3990      0.64%     80.88% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc         3131      0.50%     81.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     81.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     81.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift          867      0.14%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead        77795     12.39%     93.90% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite        27200      4.33%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead         5741      0.91%     99.15% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite         5354      0.85%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total       628046                       # Class of committed instruction
system.cpu.commit.committedInstType::total      1256092      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples         78502                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data       227372                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           227372                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       227372                       # number of overall hits
system.cpu.dcache.overall_hits::total          227372                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        48283                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          48283                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        48283                       # number of overall misses
system.cpu.dcache.overall_misses::total         48283                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2051223871                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2051223871                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2051223871                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2051223871                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       275655                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       275655                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       275655                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       275655                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.175157                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.175157                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.175157                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.175157                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42483.355860                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42483.355860                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42483.355860                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42483.355860                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        97302                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1129                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    86.184234                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        20160                       # number of writebacks
system.cpu.dcache.writebacks::total             20160                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        27870                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        27870                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        27870                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        27870                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        20413                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        20413                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        20413                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        20413                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    722453871                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    722453871                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    722453871                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    722453871                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.074053                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.074053                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.074053                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.074053                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35391.851810                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35391.851810                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35391.851810                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35391.851810                       # average overall mshr miss latency
system.cpu.dcache.replacements                    742                       # number of replacements
system.cpu.dcache.expired                       19418                       # dead blocks evicted
system.cpu.dcache.ReadReq_hits::.cpu.data       165619                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          165619                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        44912                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         44912                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1884501500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1884501500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       210531                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       210531                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.213327                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.213327                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41959.865960                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41959.865960                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        27850                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        27850                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        17062                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17062                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    559603000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    559603000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.081043                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.081043                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32798.206541                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32798.206541                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        61753                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          61753                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3371                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3371                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    166722371                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    166722371                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        65124                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        65124                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.051763                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.051763                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49457.837734                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49457.837734                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           20                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3351                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3351                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    162850871                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    162850871                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.051456                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.051456                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48597.693524                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48597.693524                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    550373500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           209.811395                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              247785                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             20412                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.139183                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   209.811395                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.409788                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.409788                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          252                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          240                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.492188                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2225652                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2225652                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    550373500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   535738                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles                926915                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                    500142                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                 66868                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  19609                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved                72561                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  4214                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts                1974951                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 90585                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                      221836                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       83481                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         17907                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1142                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    550373500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    550373500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    550373500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles              18751                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        1203761                       # Number of instructions fetch has processed
system.cpu.fetch.branches                      257413                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              87227                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                        896670                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   23733                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                       1375                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                  174                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                    371573                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  3253                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                      624                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.SMTDist::samples             1024636                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::mean               0.345310                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::stdev              0.660474                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::underflows                0      0.00%      0.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::-1                   107666     10.51%     10.51% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::0                    455487     44.45%     54.96% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::1                    461483     45.04%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::2                         0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::overflows                 0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::min_value                -1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::max_value                 1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::total               1024636                       # Number of Cycles each Thread Fetched
system.cpu.fetch.nisnDist::samples            1024636                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.228230                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.927566                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                   564491     55.09%     55.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    41766      4.08%     59.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                    46701      4.56%     63.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                    54848      5.35%     69.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                    57553      5.62%     74.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                    58887      5.75%     80.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    47117      4.60%     85.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                    50120      4.89%     89.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   103153     10.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              1024636                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.233853                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.093585                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst       364815                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           364815                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       364815                       # number of overall hits
system.cpu.icache.overall_hits::total          364815                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         6753                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6753                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         6753                       # number of overall misses
system.cpu.icache.overall_misses::total          6753                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    313601999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    313601999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    313601999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    313601999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       371568                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       371568                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       371568                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       371568                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.018174                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.018174                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.018174                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.018174                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 46438.915889                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46438.915889                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 46438.915889                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46438.915889                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          366                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              13                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    28.153846                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         4926                       # number of writebacks
system.cpu.icache.writebacks::total              4926                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1313                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1313                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1313                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1313                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         5440                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5440                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5440                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5440                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    254560000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    254560000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    254560000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    254560000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.014641                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.014641                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.014641                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.014641                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46794.117647                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46794.117647                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46794.117647                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46794.117647                       # average overall mshr miss latency
system.cpu.icache.replacements                   4926                       # number of replacements
system.cpu.icache.expired                           0                       # dead blocks evicted
system.cpu.icache.ReadReq_hits::.cpu.inst       364815                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          364815                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         6753                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6753                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    313601999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    313601999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       371568                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       371568                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.018174                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.018174                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 46438.915889                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46438.915889                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1313                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1313                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5440                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5440                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    254560000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    254560000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.014641                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.014641                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46794.117647                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46794.117647                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    550373500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           500.147733                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              370254                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5439                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             68.073911                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   500.147733                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.976851                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.976851                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          201                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          261                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2977983                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2977983                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    550373500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      372503                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1905                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    550373500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    550373500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    550373500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                        3743                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   40992                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   17                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  60                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  14760                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    6                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    529                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                        3717                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                   41681                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                   17                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation                  69                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                  15113                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                    4                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                    530                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON    550373500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  19609                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                   603055                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  755435                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          14322                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                    492171                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                164680                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts                1906967                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                 28540                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents::0               2473                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::1               2305                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::total           4778                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents::0                5474                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::1                5584                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::total           11058                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents::0                 353                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::1                 314                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::total             667                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents::0               58043                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::1               57714                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::total          115757                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents::0        10305                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::1        10523                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::total        20828                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands             2299664                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                     4895852                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                  2826045                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    141827                       # Number of floating rename lookups
system.cpu.rename.committedMaps               1531794                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   767850                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     624                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 586                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    139579                       # count of insts added to the skid buffer
system.cpu.rob.reads                          6807389                       # The number of ROB reads
system.cpu.rob.writes                         3764740                       # The number of ROB writes
system.cpu.thread22088.numInsts                332566                       # Number of Instructions committed
system.cpu.thread22088.numOps                  628046                       # Number of Ops committed
system.cpu.thread22088.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 2093                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                12066                       # number of demand (read+write) hits
system.l2.demand_hits::total                    14159                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2093                       # number of overall hits
system.l2.overall_hits::.cpu.data               12066                       # number of overall hits
system.l2.overall_hits::total                   14159                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3341                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               8346                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11687                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3341                       # number of overall misses
system.l2.overall_misses::.cpu.data              8346                       # number of overall misses
system.l2.overall_misses::total                 11687                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    234389000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    586400500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        820789500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    234389000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    586400500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       820789500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             5434                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            20412                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25846                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            5434                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           20412                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25846                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.614833                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.408877                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.452178                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.614833                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.408877                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.452178                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 70155.342712                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 70261.262880                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 70230.983144                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 70155.342712                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 70261.262880                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 70230.983144                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          3341                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          8340                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11681                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3341                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         8340                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher           75                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11756                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    214349000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    536148500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    750497500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    214349000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    536148500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher      5050415                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    755547915                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.614833                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.408583                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.451946                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.614833                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.408583                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.454848                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64157.138581                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 64286.390887                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64249.422139                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64157.138581                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 64286.390887                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 67338.866667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64269.131933                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.expired                                   0                       # dead blocks evicted
system.l2.WritebackDirty_hits::.writebacks        10347                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            10347                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        10347                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        10347                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        14711                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            14711                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        14711                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        14711                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher           75                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             75                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher      5050415                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      5050415                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 67338.866667                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 67338.866667                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1271                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1271                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2082                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2082                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    145482000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     145482000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3353                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3353                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.620936                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.620936                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 69876.080692                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69876.080692                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2082                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2082                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    132990000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    132990000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.620936                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.620936                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 63876.080692                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63876.080692                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2093                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2093                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3341                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3341                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    234389000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    234389000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         5434                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           5434                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.614833                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.614833                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 70155.342712                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 70155.342712                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3341                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3341                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    214349000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    214349000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.614833                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.614833                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64157.138581                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64157.138581                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         10795                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             10795                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6264                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6264                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    440918500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    440918500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        17059                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         17059                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.367196                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.367196                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 70389.287995                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 70389.287995                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6258                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6258                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    403158500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    403158500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.366844                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.366844                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64422.898690                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64422.898690                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    550373500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                     110                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 110                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    58                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    550373500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6289.513189                       # Cycle average of tags in use
system.l2.tags.total_refs                       50973                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     11755                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.336282                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     85000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1767.514285                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4452.373819                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    69.625085                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.026970                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.067938                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.001062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.095970                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            75                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         11680                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          166                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1905                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         9609                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.001144                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.178223                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    826235                       # Number of tag accesses
system.l2.tags.data_accesses                   826235                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    550373500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.avgPriority_.cpu.inst::samples      1664.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.data::samples      4185.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.l2.prefetcher::samples        37.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000000764972                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState              11872                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                       5886                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                     5886                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.avgRdQLen                      1.73                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                 5886                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                   3534                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                   2027                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                    250                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     57                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     11                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesReadSys                 376704                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBWSys                   684.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.totGap                    550189000                       # Total gap between requests
system.mem_ctrls0.avgGap                     93474.18                       # Average gap between requests
system.mem_ctrls0.requestorReadBytes::.cpu.inst       106496                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.cpu.data       267840                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.l2.prefetcher         2368                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadRate::.cpu.inst 193497688.387976527214                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.cpu.data 486651337.682501077652                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.l2.prefetcher 4302532.734588420019                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadAccesses::.cpu.inst         1664                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.cpu.data         4185                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.l2.prefetcher           37                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadTotalLat::.cpu.inst     43150604                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.cpu.data    110635301                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.l2.prefetcher      1045423                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.inst     25931.85                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.data     26436.15                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.l2.prefetcher     28254.68                       # Per-requestor read average memory access latency
system.mem_ctrls0.dram.bytes_read::.cpu.inst       106496                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.cpu.data       267840                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.l2.prefetcher         2368                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::total       376704                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::.cpu.inst       106496                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::total       106496                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.num_reads::.cpu.inst         1664                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.cpu.data         4185                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.l2.prefetcher           37                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::total          5886                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.bw_read::.cpu.inst    193497688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.cpu.data    486651338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.l2.prefetcher      4302533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::total       684451559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::.cpu.inst    193497688                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::total    193497688                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.inst    193497688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.data    486651338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.l2.prefetcher      4302533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::total      684451559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.readBursts                5886                       # Number of DRAM read bursts
system.mem_ctrls0.dram.writeBursts                  0                       # Number of DRAM write bursts
system.mem_ctrls0.dram.perBankRdBursts::0          178                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::1          157                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::2          253                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::3          117                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::4          110                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::5          250                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::6          359                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::7          188                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::8          205                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::9          355                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::10          315                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::11          252                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::12          217                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::13          216                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::14          135                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::15          298                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::16          181                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::17          262                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::18           88                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::19           70                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::20          299                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::21          271                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::22          131                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::23          136                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::24          199                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::25           62                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::26           92                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::27           51                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::28           95                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::29           86                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::30           87                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::31          171                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::16            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::17            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::18            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::19            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::20            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::21            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::22            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::23            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::24            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::25            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::26            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::27            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::28            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::29            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::30            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::31            0                       # Per bank write bursts
system.mem_ctrls0.dram.totQLat               51873416                       # Total ticks spent queuing
system.mem_ctrls0.dram.totBusLat             19612152                       # Total ticks spent in databus transfers
system.mem_ctrls0.dram.totMemAccLat         154831328                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.dram.avgQLat                8813.02                       # Average queueing delay per DRAM burst
system.mem_ctrls0.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.dram.avgMemAccLat          26305.02                       # Average memory access latency per DRAM burst
system.mem_ctrls0.dram.readRowHits               4867                       # Number of row buffer hits during reads
system.mem_ctrls0.dram.writeRowHits                 0                       # Number of row buffer hits during writes
system.mem_ctrls0.dram.readRowHitRate           82.69                       # Row buffer hit rate for reads
system.mem_ctrls0.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes
system.mem_ctrls0.dram.bytesPerActivate::samples         1007                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::mean   371.860973                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::gmean   239.484746                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::stdev   336.392977                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::0-127          201     19.96%     19.96% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::128-255          285     28.30%     48.26% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::256-383          132     13.11%     61.37% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::384-511           86      8.54%     69.91% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::512-639           64      6.36%     76.27% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::640-767           46      4.57%     80.83% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::768-895           32      3.18%     84.01% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::896-1023           16      1.59%     85.60% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::1024-1151          145     14.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::total         1007                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesRead               376704                       # Total number of bytes read from DRAM
system.mem_ctrls0.dram.bytesWritten                 0                       # Total number of bytes written to DRAM
system.mem_ctrls0.dram.avgRdBW             684.451559                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls0.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls0.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.dram.busUtil                   3.56                       # Data bus utilization in percentage
system.mem_ctrls0.dram.busUtilRead               3.56                       # Data bus utilization in percentage for reads
system.mem_ctrls0.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.dram.pageHitRate              82.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED    550373500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.dram.rank0.actEnergy   1961695.008000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank0.preEnergy   2591463.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank0.readEnergy  15163772.064000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank0.refreshEnergy 96976433.904000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank0.actBackEnergy 439434100.022400                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank0.preBackEnergy 21639820.608000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank0.totalEnergy 577767284.606400                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank0.averagePower  1049.773081                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE     31043541                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::REF     24500000                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT    494829959                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.actEnergy   1216313.280000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank1.preEnergy   1583902.185600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank1.readEnergy  9594608.620800                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank1.refreshEnergy 96976433.904000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank1.actBackEnergy 384182649.446400                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank1.preBackEnergy 64092912.576000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank1.totalEnergy 557646820.012800                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank1.averagePower  1013.215244                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE     95961344                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::REF     24500000                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT    429912156                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED    550373500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.avgPriority_.cpu.inst::samples      1676.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.data::samples      4155.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.l2.prefetcher::samples        38.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000923932                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState              11822                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                       5869                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                     5869                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.avgRdQLen                      1.76                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                 5869                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                   3493                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                   2002                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    269                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                     84                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     12                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      6                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesReadSys                 375616                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBWSys                   682.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.totGap                    550193500                       # Total gap between requests
system.mem_ctrls1.avgGap                     93745.70                       # Average gap between requests
system.mem_ctrls1.requestorReadBytes::.cpu.inst       107264                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.cpu.data       265920                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.l2.prefetcher         2432                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadRate::.cpu.inst 194893104.410005211830                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.cpu.data 483162797.627429366112                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.l2.prefetcher 4418817.403090810403                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadAccesses::.cpu.inst         1676                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.cpu.data         4155                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.l2.prefetcher           38                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadTotalLat::.cpu.inst     45491381                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.cpu.data    109348050                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.l2.prefetcher      1113080                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.inst     27142.83                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.data     26317.22                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.l2.prefetcher     29291.58                       # Per-requestor read average memory access latency
system.mem_ctrls1.dram.bytes_read::.cpu.inst       107264                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.cpu.data       265920                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.l2.prefetcher         2432                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::total       375616                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::.cpu.inst       107264                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::total       107264                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.num_reads::.cpu.inst         1676                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.cpu.data         4155                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.l2.prefetcher           38                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::total          5869                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.bw_read::.cpu.inst    194893104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.cpu.data    483162798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.l2.prefetcher      4418817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::total       682474719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::.cpu.inst    194893104                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::total    194893104                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.inst    194893104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.data    483162798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.l2.prefetcher      4418817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::total      682474719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.readBursts                5869                       # Number of DRAM read bursts
system.mem_ctrls1.dram.writeBursts                  0                       # Number of DRAM write bursts
system.mem_ctrls1.dram.perBankRdBursts::0          181                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::1          164                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::2          247                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::3          124                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::4          114                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::5          246                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::6          356                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::7          186                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::8          207                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::9          354                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::10          321                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::11          246                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::12          221                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::13          214                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::14          113                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::15          296                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::16          190                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::17          249                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::18          103                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::19           77                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::20          301                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::21          266                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::22          130                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::23          137                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::24          195                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::25           58                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::26           88                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::27           48                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::28          106                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::29           78                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::30           83                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::31          170                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::16            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::17            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::18            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::19            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::20            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::21            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::22            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::23            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::24            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::25            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::26            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::27            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::28            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::29            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::30            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::31            0                       # Per bank write bursts
system.mem_ctrls1.dram.totQLat               53291963                       # Total ticks spent queuing
system.mem_ctrls1.dram.totBusLat             19555508                       # Total ticks spent in databus transfers
system.mem_ctrls1.dram.totMemAccLat         155952511                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.dram.avgQLat                9080.25                       # Average queueing delay per DRAM burst
system.mem_ctrls1.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.dram.avgMemAccLat          26572.25                       # Average memory access latency per DRAM burst
system.mem_ctrls1.dram.readRowHits               4839                       # Number of row buffer hits during reads
system.mem_ctrls1.dram.writeRowHits                 0                       # Number of row buffer hits during writes
system.mem_ctrls1.dram.readRowHitRate           82.45                       # Row buffer hit rate for reads
system.mem_ctrls1.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes
system.mem_ctrls1.dram.bytesPerActivate::samples         1019                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::mean   366.414132                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::gmean   234.716739                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::stdev   338.151216                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::0-127          201     19.73%     19.73% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::128-255          310     30.42%     50.15% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::256-383          137     13.44%     63.59% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::384-511           73      7.16%     70.76% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::512-639           54      5.30%     76.05% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::640-767           45      4.42%     80.47% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::768-895           29      2.85%     83.32% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::896-1023           23      2.26%     85.57% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::1024-1151          147     14.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::total         1019                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesRead               375616                       # Total number of bytes read from DRAM
system.mem_ctrls1.dram.bytesWritten                 0                       # Total number of bytes written to DRAM
system.mem_ctrls1.dram.avgRdBW             682.474719                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls1.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls1.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.dram.busUtil                   3.55                       # Data bus utilization in percentage
system.mem_ctrls1.dram.busUtilRead               3.55                       # Data bus utilization in percentage for reads
system.mem_ctrls1.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.dram.pageHitRate              82.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED    550373500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.dram.rank0.actEnergy   1980407.520000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank0.preEnergy   2620487.385600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank0.readEnergy  15100677.312000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank0.refreshEnergy 96976433.904000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank0.actBackEnergy 441591928.545600                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank0.preBackEnergy 19981828.070400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank0.totalEnergy 578251762.737600                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank0.averagePower  1050.653352                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE     28549820                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::REF     24500000                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT    497323680                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.actEnergy   1231907.040000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank1.preEnergy   1604633.889600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank1.readEnergy  9586195.987200                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank1.refreshEnergy 96976433.904000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank1.actBackEnergy 389806167.139200                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank1.preBackEnergy 59772017.625600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank1.totalEnergy 558977355.585600                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank1.averagePower  1015.632758                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE     89376982                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::REF     24500000                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT    436496518                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED    550373500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               9673                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2082                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2082                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9673                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls0.port        11772                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls1.port        11738                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        23510                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  23510                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls0.port       376704                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls1.port       375616                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       752320                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  752320                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             11755                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   11755    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               11755                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    550373500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy             7235969                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.3                       # Layer utilization (%)
system.membus.reqLayer5.occupancy             7233476                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           62513726                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             22498                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        10347                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        14739                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              119                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3353                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3353                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          5440                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        17059                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        15799                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        60986                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 76785                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       662976                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2596608                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                3259584                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                             125                       # Total snoops (count)
system.tol2bus.snoopTraffic                       384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            25972                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001348                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.036686                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  25937     99.87%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     35      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              25972                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    550373500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           50555500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           8186943                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          30628979                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
