TimeQuest Timing Analyzer report for ratatouille
Thu Nov 21 01:15:37 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[2]'
 13. Slow 1200mV 85C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[2]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'inclk0'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'inst4|altpll_component|auto_generated|pll1|clk[2]'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Slow 1200mV 85C Model Metastability Report
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[2]'
 31. Slow 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[2]'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'inclk0'
 35. Slow 1200mV 0C Model Minimum Pulse Width: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Minimum Pulse Width: 'inst4|altpll_component|auto_generated|pll1|clk[2]'
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Slow 1200mV 0C Model Metastability Report
 42. Fast 1200mV 0C Model Setup Summary
 43. Fast 1200mV 0C Model Hold Summary
 44. Fast 1200mV 0C Model Recovery Summary
 45. Fast 1200mV 0C Model Removal Summary
 46. Fast 1200mV 0C Model Minimum Pulse Width Summary
 47. Fast 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[2]'
 48. Fast 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 50. Fast 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[2]'
 51. Fast 1200mV 0C Model Minimum Pulse Width: 'inclk0'
 52. Fast 1200mV 0C Model Minimum Pulse Width: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 53. Fast 1200mV 0C Model Minimum Pulse Width: 'inst4|altpll_component|auto_generated|pll1|clk[2]'
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Fast 1200mV 0C Model Metastability Report
 59. Multicorner Timing Analysis Summary
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Signal Integrity Metrics (Slow 1200mv 0c Model)
 67. Signal Integrity Metrics (Slow 1200mv 85c Model)
 68. Signal Integrity Metrics (Fast 1200mv 0c Model)
 69. Setup Transfers
 70. Hold Transfers
 71. Report TCCS
 72. Report RSKM
 73. Unconstrained Paths
 74. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; ratatouille                                                       ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE22F17C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------+-----------+------------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period     ; Frequency ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+------------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; inclk0                                            ; Base      ; 20.000     ; 50.0 MHz  ; 0.000 ; 10.000    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { inclk0 }                                            ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 1000.000   ; 1.0 MHz   ; 0.000 ; 500.000   ; 50.00      ; 50        ; 1           ;       ;        ;           ;            ; false    ; inclk0 ; inst4|altpll_component|auto_generated|pll1|inclk[0] ; { inst4|altpll_component|auto_generated|pll1|clk[0] } ;
; inst4|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 25000.000  ; 0.04 MHz  ; 0.000 ; 18750.000 ; 75.00      ; 1250      ; 1           ;       ;        ;           ;            ; false    ; inclk0 ; inst4|altpll_component|auto_generated|pll1|inclk[0] ; { inst4|altpll_component|auto_generated|pll1|clk[1] } ;
; inst4|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 100000.000 ; 0.01 MHz  ; 0.000 ; 50000.000 ; 50.00      ; 5000      ; 1           ;       ;        ;           ;            ; false    ; inclk0 ; inst4|altpll_component|auto_generated|pll1|inclk[0] ; { inst4|altpll_component|auto_generated|pll1|clk[2] } ;
+---------------------------------------------------+-----------+------------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 216.4 MHz  ; 216.4 MHz       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 311.72 MHz ; 311.72 MHz      ; inst4|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                         ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; inst4|altpll_component|auto_generated|pll1|clk[2] ; 995.018 ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; 996.792 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.358 ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.358 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+---------------------------------------------------+-----------+---------------+
; Clock                                             ; Slack     ; End Point TNS ;
+---------------------------------------------------+-----------+---------------+
; inclk0                                            ; 9.835     ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; 499.747   ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[2] ; 49999.747 ; 0.000         ;
+---------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                         ;
+---------+---------------------------------------------+---------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                   ; To Node                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------+---------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 995.018 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[11] ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.149     ; 4.828      ;
; 995.024 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[8]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.149     ; 4.822      ;
; 995.075 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[5]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.149     ; 4.771      ;
; 995.083 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[4]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.149     ; 4.763      ;
; 995.301 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[9]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.149     ; 4.545      ;
; 995.317 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[6]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.149     ; 4.529      ;
; 995.351 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[10] ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.149     ; 4.495      ;
; 995.364 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[7]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.149     ; 4.482      ;
; 995.450 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[1]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.151     ; 4.394      ;
; 995.527 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[2]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.151     ; 4.317      ;
; 995.562 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[0]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.151     ; 4.282      ;
; 995.653 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[2]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.150     ; 4.192      ;
; 995.736 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[10] ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.150     ; 4.109      ;
; 995.758 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[4]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.150     ; 4.087      ;
; 995.771 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[3]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.151     ; 4.073      ;
; 995.784 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[0]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.151     ; 4.060      ;
; 995.818 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[1]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.151     ; 4.026      ;
; 995.868 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[6]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.151     ; 3.976      ;
; 995.895 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[3]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.150     ; 3.950      ;
; 995.898 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[11] ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.150     ; 3.947      ;
; 996.012 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[8]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.151     ; 3.832      ;
; 996.035 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[9]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.150     ; 3.810      ;
; 996.056 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[5]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.150     ; 3.789      ;
; 996.072 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[7]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.151     ; 3.772      ;
; 996.246 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[5]  ; Motores:inst|fstate.Gira_90_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.149     ; 3.600      ;
; 996.247 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[11] ; Motores:inst|fstate.Gira_90_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.149     ; 3.599      ;
; 996.253 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[8]  ; Motores:inst|fstate.Gira_90_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.149     ; 3.593      ;
; 996.254 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[4]  ; Motores:inst|fstate.Gira_90_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.149     ; 3.592      ;
; 996.295 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[1]  ; Motores:inst|fstate.Corrige_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.151     ; 3.549      ;
; 996.357 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[1]  ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.151     ; 3.487      ;
; 996.357 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[1]  ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.151     ; 3.487      ;
; 996.458 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[2]  ; Motores:inst|fstate.Gira_90_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.151     ; 3.386      ;
; 996.488 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[6]  ; Motores:inst|fstate.Gira_90_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.149     ; 3.358      ;
; 996.493 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[0]  ; Motores:inst|fstate.Gira_90_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.151     ; 3.351      ;
; 996.498 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[2]  ; Motores:inst|fstate.Corrige_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.150     ; 3.347      ;
; 996.530 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[9]  ; Motores:inst|fstate.Gira_90_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.149     ; 3.316      ;
; 996.535 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[7]  ; Motores:inst|fstate.Gira_90_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.149     ; 3.311      ;
; 996.560 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[2]  ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.150     ; 3.285      ;
; 996.560 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[2]  ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.150     ; 3.285      ;
; 996.580 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[10] ; Motores:inst|fstate.Gira_90_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.149     ; 3.266      ;
; 996.581 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[10] ; Motores:inst|fstate.Corrige_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.150     ; 3.264      ;
; 996.591 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[5]  ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.149     ; 3.255      ;
; 996.591 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[5]  ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.149     ; 3.255      ;
; 996.592 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[11] ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.149     ; 3.254      ;
; 996.592 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[11] ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.149     ; 3.254      ;
; 996.598 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[8]  ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.149     ; 3.248      ;
; 996.598 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[8]  ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.149     ; 3.248      ;
; 996.599 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[4]  ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.149     ; 3.247      ;
; 996.599 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[4]  ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.149     ; 3.247      ;
; 996.603 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[4]  ; Motores:inst|fstate.Corrige_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.150     ; 3.242      ;
; 996.605 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[1]  ; Motores:inst|fstate.Corrige_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.151     ; 3.239      ;
; 996.629 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[0]  ; Motores:inst|fstate.Corrige_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.151     ; 3.215      ;
; 996.643 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[10] ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.150     ; 3.202      ;
; 996.643 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[10] ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.150     ; 3.202      ;
; 996.665 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[4]  ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.150     ; 3.180      ;
; 996.665 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[4]  ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.150     ; 3.180      ;
; 996.691 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[0]  ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.151     ; 3.153      ;
; 996.691 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[0]  ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.151     ; 3.153      ;
; 996.702 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[3]  ; Motores:inst|fstate.Gira_90_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.151     ; 3.142      ;
; 996.713 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[6]  ; Motores:inst|fstate.Corrige_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.151     ; 3.131      ;
; 996.740 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[3]  ; Motores:inst|fstate.Corrige_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.150     ; 3.105      ;
; 996.743 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[11] ; Motores:inst|fstate.Corrige_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.150     ; 3.102      ;
; 996.749 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[1]  ; Motores:inst|fstate.Gira_90_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.151     ; 3.095      ;
; 996.772 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[5]  ; Motores:inst|fstate.Corrige_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.149     ; 3.074      ;
; 996.773 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[11] ; Motores:inst|fstate.Corrige_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.149     ; 3.073      ;
; 996.775 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[6]  ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.151     ; 3.069      ;
; 996.775 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[6]  ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.151     ; 3.069      ;
; 996.779 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[8]  ; Motores:inst|fstate.Corrige_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.149     ; 3.067      ;
; 996.780 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[4]  ; Motores:inst|fstate.Corrige_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.149     ; 3.066      ;
; 996.802 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[3]  ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.150     ; 3.043      ;
; 996.802 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[3]  ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.150     ; 3.043      ;
; 996.803 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[2]  ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.151     ; 3.041      ;
; 996.803 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[2]  ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.151     ; 3.041      ;
; 996.805 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[11] ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.150     ; 3.040      ;
; 996.805 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[11] ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.150     ; 3.040      ;
; 996.808 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[2]  ; Motores:inst|fstate.Corrige_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.150     ; 3.037      ;
; 996.826 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[11] ; Motores:inst|fstate.Corrige_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.149     ; 3.020      ;
; 996.832 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[8]  ; Motores:inst|fstate.Corrige_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.149     ; 3.014      ;
; 996.833 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[6]  ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.149     ; 3.013      ;
; 996.833 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[6]  ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.149     ; 3.013      ;
; 996.838 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[0]  ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.151     ; 3.006      ;
; 996.838 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[0]  ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.151     ; 3.006      ;
; 996.857 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[8]  ; Motores:inst|fstate.Corrige_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.151     ; 2.987      ;
; 996.875 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[9]  ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.149     ; 2.971      ;
; 996.875 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[9]  ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.149     ; 2.971      ;
; 996.880 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[9]  ; Motores:inst|fstate.Corrige_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.150     ; 2.965      ;
; 996.880 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[7]  ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.149     ; 2.966      ;
; 996.880 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[7]  ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.149     ; 2.966      ;
; 996.883 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[5]  ; Motores:inst|fstate.Corrige_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.149     ; 2.963      ;
; 996.891 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[10] ; Motores:inst|fstate.Corrige_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.150     ; 2.954      ;
; 996.891 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[4]  ; Motores:inst|fstate.Corrige_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.149     ; 2.955      ;
; 996.894 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[1]  ; Motores:inst|fstate.Gira_90_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.151     ; 2.950      ;
; 996.901 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[5]  ; Motores:inst|fstate.Corrige_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.150     ; 2.944      ;
; 996.913 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[4]  ; Motores:inst|fstate.Corrige_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.150     ; 2.932      ;
; 996.917 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[7]  ; Motores:inst|fstate.Corrige_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.151     ; 2.927      ;
; 996.919 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[8]  ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.151     ; 2.925      ;
; 996.919 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[8]  ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.151     ; 2.925      ;
; 996.925 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[10] ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.149     ; 2.921      ;
; 996.925 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[10] ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.149     ; 2.921      ;
; 996.939 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[0]  ; Motores:inst|fstate.Corrige_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.151     ; 2.905      ;
+---------+---------------------------------------------+---------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                  ;
+---------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                        ; To Node                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 996.792 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.146      ;
; 996.792 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.146      ;
; 996.792 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.146      ;
; 996.792 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.146      ;
; 996.792 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.146      ;
; 996.792 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.146      ;
; 996.792 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.146      ;
; 996.792 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.146      ;
; 996.792 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.146      ;
; 996.792 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.146      ;
; 996.792 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.146      ;
; 996.799 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.139      ;
; 996.799 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.139      ;
; 996.799 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.139      ;
; 996.799 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.139      ;
; 996.799 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.139      ;
; 996.799 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.139      ;
; 996.799 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.139      ;
; 996.799 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.139      ;
; 996.799 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.139      ;
; 996.799 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.139      ;
; 996.799 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.139      ;
; 996.869 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 3.068      ;
; 996.869 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 3.068      ;
; 996.869 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 3.068      ;
; 996.869 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 3.068      ;
; 996.869 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 3.068      ;
; 996.869 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 3.068      ;
; 996.869 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 3.068      ;
; 996.869 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 3.068      ;
; 996.870 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.068      ;
; 996.870 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.068      ;
; 996.870 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.068      ;
; 996.870 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.068      ;
; 996.870 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.068      ;
; 996.870 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.068      ;
; 996.870 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.068      ;
; 996.870 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.068      ;
; 996.870 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.068      ;
; 996.870 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.068      ;
; 996.870 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.068      ;
; 996.920 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.019      ;
; 996.920 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.019      ;
; 996.920 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.019      ;
; 996.920 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.019      ;
; 996.920 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.019      ;
; 996.920 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.019      ;
; 996.920 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.019      ;
; 996.928 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 3.009      ;
; 996.928 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 3.009      ;
; 996.928 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 3.009      ;
; 996.928 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 3.009      ;
; 996.928 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 3.009      ;
; 996.928 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 3.009      ;
; 996.928 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 3.009      ;
; 996.928 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 3.009      ;
; 996.932 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.006      ;
; 996.932 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.006      ;
; 996.932 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.006      ;
; 996.932 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.006      ;
; 996.932 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.006      ;
; 996.935 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 3.002      ;
; 996.935 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 3.002      ;
; 996.935 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 3.002      ;
; 996.935 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 3.002      ;
; 996.935 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 3.002      ;
; 996.935 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 3.002      ;
; 996.935 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 3.002      ;
; 996.935 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 3.002      ;
; 996.939 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 2.999      ;
; 996.939 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 2.999      ;
; 996.939 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 2.999      ;
; 996.939 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 2.999      ;
; 996.939 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 2.999      ;
; 996.939 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 2.999      ;
; 996.939 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 2.999      ;
; 996.939 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 2.999      ;
; 996.939 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 2.999      ;
; 996.939 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 2.999      ;
; 996.939 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 2.999      ;
; 996.955 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.984      ;
; 996.955 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.984      ;
; 996.955 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.984      ;
; 996.955 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.984      ;
; 996.973 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.966      ;
; 996.973 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.966      ;
; 996.973 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.966      ;
; 996.973 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.966      ;
; 996.973 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.966      ;
; 996.973 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.966      ;
; 996.973 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.966      ;
; 996.974 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 2.964      ;
; 996.974 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 2.964      ;
; 996.974 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 2.964      ;
; 996.974 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 2.964      ;
; 996.974 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 2.964      ;
; 996.980 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.959      ;
; 996.980 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.959      ;
; 996.980 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.959      ;
; 996.980 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.959      ;
+---------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.358 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.387 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.606      ;
; 0.394 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.613      ;
; 0.400 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.619      ;
; 0.401 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.620      ;
; 0.402 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.621      ;
; 0.402 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.621      ;
; 0.407 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.626      ;
; 0.411 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.630      ;
; 0.414 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.633      ;
; 0.423 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.642      ;
; 0.431 ; adc:inst8|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.649      ;
; 0.433 ; adc:inst8|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.651      ;
; 0.434 ; adc:inst8|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.652      ;
; 0.434 ; adc:inst8|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.652      ;
; 0.480 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.698      ;
; 0.481 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.700      ;
; 0.482 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.701      ;
; 0.483 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.701      ;
; 0.483 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.701      ;
; 0.500 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.719      ;
; 0.510 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.728      ;
; 0.511 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.730      ;
; 0.515 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.734      ;
; 0.524 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.743      ;
; 0.531 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.749      ;
; 0.536 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.755      ;
; 0.537 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.756      ;
; 0.543 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.762      ;
; 0.544 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.763      ;
; 0.544 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.763      ;
; 0.545 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.764      ;
; 0.548 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.767      ;
; 0.551 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.770      ;
; 0.553 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.772      ;
; 0.554 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.555 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.774      ;
; 0.556 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.774      ;
; 0.556 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.774      ;
; 0.556 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.774      ;
; 0.557 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.776      ;
; 0.558 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.776      ;
; 0.558 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.776      ;
; 0.558 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.777      ;
; 0.558 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.777      ;
; 0.558 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.777      ;
; 0.558 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.777      ;
; 0.559 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.559 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.560 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.779      ;
; 0.562 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.781      ;
; 0.564 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.783      ;
; 0.566 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.784      ;
; 0.567 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.785      ;
; 0.568 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.787      ;
; 0.568 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.786      ;
; 0.572 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.575 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.575 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.576 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.795      ;
; 0.576 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.795      ;
; 0.582 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.801      ;
; 0.585 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.804      ;
; 0.591 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.809      ;
; 0.591 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.809      ;
; 0.591 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.810      ;
; 0.592 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.811      ;
; 0.593 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.811      ;
; 0.593 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.812      ;
; 0.593 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.812      ;
; 0.602 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.821      ;
; 0.624 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.843      ;
; 0.643 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.862      ;
; 0.660 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.878      ;
; 0.661 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.879      ;
; 0.662 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.880      ;
; 0.668 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.887      ;
; 0.669 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.888      ;
; 0.677 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.895      ;
; 0.683 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.902      ;
; 0.686 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.905      ;
; 0.703 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.922      ;
; 0.703 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.921      ;
; 0.704 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.922      ;
; 0.709 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.928      ;
; 0.717 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.936      ;
; 0.718 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.936      ;
; 0.720 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.939      ;
; 0.726 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.944      ;
; 0.729 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.949      ;
; 0.749 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.967      ;
; 0.749 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.967      ;
; 0.750 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.968      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                  ;
+-------+--------------------------------------------+--------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.358 ; temporizador_doble:inst2|fin_reg           ; temporizador_doble:inst2|fin_reg           ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Motores:inst|fstate.Corrige_izq            ; Motores:inst|fstate.Corrige_izq            ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Motores:inst|fstate.Gira_90_der            ; Motores:inst|fstate.Gira_90_der            ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Motores:inst|fstate.Gira_180               ; Motores:inst|fstate.Gira_180               ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Motores:inst|fstate.Gira_90_izq            ; Motores:inst|fstate.Gira_90_izq            ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; temporizador_doble:inst2|contador[15]      ; temporizador_doble:inst2|contador[15]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; temporizador_doble:inst2|contador[16]      ; temporizador_doble:inst2|contador[16]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Motores:inst|fstate.Ganamos                ; Motores:inst|fstate.Ganamos                ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.601 ; temporizador_doble:inst2|fin_reg           ; Motores:inst|fstate.Gira_90_der            ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.820      ;
; 0.602 ; temporizador_doble:inst2|fin_reg           ; Motores:inst|fstate.Gira_180               ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.821      ;
; 0.603 ; temporizador_doble:inst2|fin_reg           ; Motores:inst|fstate.Avanza                 ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.822      ;
; 0.615 ; temporizador_doble:inst2|contador[16]      ; temporizador_doble:inst2|contador[15]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.834      ;
; 0.628 ; temporizador_doble:inst2|fin_reg           ; Motores:inst|fstate.Gira_90_izq            ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.847      ;
; 0.647 ; Motores:inst|fstate.Gira_90_der            ; temporizador_doble:inst2|tiempo_limite[10] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.866      ;
; 0.743 ; Motores:inst|fstate.Gira_180               ; temporizador_doble:inst2|tiempo_limite[10] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.962      ;
; 0.794 ; Motores:inst|fstate.Gira_90_izq            ; temporizador_doble:inst2|tiempo_limite[10] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.013      ;
; 0.806 ; Motores:inst|fstate.Corrige_der            ; Motores:inst|fstate.Corrige_der            ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.025      ;
; 0.826 ; temporizador_doble:inst2|contador[15]      ; temporizador_doble:inst2|contador[16]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.045      ;
; 0.844 ; temporizador_doble:inst2|contador[1]       ; temporizador_doble:inst2|contador[1]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.063      ;
; 0.863 ; temporizador_doble:inst2|contador[13]      ; temporizador_doble:inst2|contador[13]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.082      ;
; 0.865 ; temporizador_doble:inst2|contador[6]       ; temporizador_doble:inst2|contador[6]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.084      ;
; 0.865 ; temporizador_doble:inst2|contador[9]       ; temporizador_doble:inst2|contador[9]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.084      ;
; 0.865 ; temporizador_doble:inst2|contador[0]       ; temporizador_doble:inst2|contador[0]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.084      ;
; 0.866 ; temporizador_doble:inst2|contador[2]       ; temporizador_doble:inst2|contador[2]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.085      ;
; 0.867 ; temporizador_doble:inst2|contador[14]      ; temporizador_doble:inst2|contador[14]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.086      ;
; 0.869 ; temporizador_doble:inst2|contador[8]       ; temporizador_doble:inst2|contador[8]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.088      ;
; 0.934 ; Motores:inst|fstate.Avanza                 ; Motores:inst|fstate.Corrige_der            ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.153      ;
; 0.937 ; Motores:inst|fstate.Gira_90_der            ; temporizador_doble:inst2|tiempo_limite[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.156      ;
; 0.944 ; temporizador_doble:inst2|tiempo_limite[14] ; temporizador_doble:inst2|contador[16]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.163      ;
; 0.955 ; Motores:inst|fstate.Corrige_der            ; Motores:inst|fstate.Ganamos                ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.174      ;
; 0.967 ; temporizador_doble:inst2|contador[3]       ; temporizador_doble:inst2|contador[3]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.186      ;
; 0.967 ; Motores:inst|fstate.Gira_90_der            ; temporizador_doble:inst2|contador[15]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.186      ;
; 0.970 ; temporizador_doble:inst2|contador[7]       ; temporizador_doble:inst2|contador[7]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.189      ;
; 0.971 ; temporizador_doble:inst2|contador[10]      ; temporizador_doble:inst2|contador[10]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.190      ;
; 0.972 ; temporizador_doble:inst2|contador[5]       ; temporizador_doble:inst2|contador[5]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.191      ;
; 0.972 ; temporizador_doble:inst2|contador[12]      ; temporizador_doble:inst2|contador[12]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.191      ;
; 0.996 ; Motores:inst|fstate.Avanza                 ; Motores:inst|fstate.Corrige_izq            ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.215      ;
; 1.012 ; temporizador_doble:inst2|contador[16]      ; temporizador_doble:inst2|fin_reg           ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.231      ;
; 1.052 ; Motores:inst|fstate.Gira_180               ; temporizador_doble:inst2|contador[15]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.271      ;
; 1.053 ; Motores:inst|fstate.Gira_180               ; temporizador_doble:inst2|tiempo_limite[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.272      ;
; 1.060 ; Motores:inst|fstate.Avanza                 ; Motores:inst|fstate.Ganamos                ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.279      ;
; 1.084 ; Motores:inst|fstate.Gira_90_izq            ; temporizador_doble:inst2|tiempo_limite[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.303      ;
; 1.107 ; temporizador_doble:inst2|contador[11]      ; temporizador_doble:inst2|contador[11]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.326      ;
; 1.110 ; Motores:inst|fstate.Gira_90_izq            ; temporizador_doble:inst2|contador[15]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.329      ;
; 1.112 ; temporizador_doble:inst2|contador[4]       ; temporizador_doble:inst2|contador[4]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.331      ;
; 1.112 ; temporizador_doble:inst2|contador[15]      ; temporizador_doble:inst2|fin_reg           ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.331      ;
; 1.119 ; temporizador_doble:inst2|contador[1]       ; temporizador_doble:inst2|contador[2]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.338      ;
; 1.120 ; temporizador_doble:inst2|tiempo_limite[14] ; temporizador_doble:inst2|contador[15]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.339      ;
; 1.131 ; temporizador_doble:inst2|contador[0]       ; temporizador_doble:inst2|contador[1]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.350      ;
; 1.133 ; temporizador_doble:inst2|contador[0]       ; temporizador_doble:inst2|contador[2]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.352      ;
; 1.138 ; temporizador_doble:inst2|contador[13]      ; temporizador_doble:inst2|contador[14]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.357      ;
; 1.139 ; Motores:inst|fstate.Corrige_izq            ; Motores:inst|fstate.Ganamos                ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.358      ;
; 1.140 ; temporizador_doble:inst2|contador[7]       ; temporizador_doble:inst2|contador[8]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.359      ;
; 1.141 ; temporizador_doble:inst2|contador[5]       ; temporizador_doble:inst2|contador[6]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.360      ;
; 1.155 ; temporizador_doble:inst2|contador[12]      ; temporizador_doble:inst2|contador[13]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.374      ;
; 1.155 ; temporizador_doble:inst2|contador[6]       ; temporizador_doble:inst2|contador[8]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.374      ;
; 1.156 ; temporizador_doble:inst2|contador[12]      ; temporizador_doble:inst2|contador[14]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.375      ;
; 1.157 ; temporizador_doble:inst2|contador[8]       ; temporizador_doble:inst2|contador[9]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.376      ;
; 1.158 ; temporizador_doble:inst2|contador[4]       ; temporizador_doble:inst2|contador[6]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.377      ;
; 1.169 ; Motores:inst|fstate.Avanza                 ; Motores:inst|fstate.Gira_180               ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.388      ;
; 1.170 ; Motores:inst|fstate.Avanza                 ; Motores:inst|fstate.Gira_90_izq            ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.389      ;
; 1.183 ; Motores:inst|fstate.Corrige_izq            ; Motores:inst|fstate.Avanza                 ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.402      ;
; 1.242 ; temporizador_doble:inst2|contador[11]      ; temporizador_doble:inst2|contador[12]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.461      ;
; 1.244 ; temporizador_doble:inst2|contador[9]       ; temporizador_doble:inst2|contador[10]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.463      ;
; 1.248 ; temporizador_doble:inst2|contador[11]      ; temporizador_doble:inst2|contador[13]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.467      ;
; 1.249 ; temporizador_doble:inst2|contador[11]      ; temporizador_doble:inst2|contador[14]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.468      ;
; 1.250 ; temporizador_doble:inst2|contador[3]       ; temporizador_doble:inst2|contador[6]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.469      ;
; 1.251 ; temporizador_doble:inst2|contador[7]       ; temporizador_doble:inst2|contador[9]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.470      ;
; 1.253 ; temporizador_doble:inst2|contador[5]       ; temporizador_doble:inst2|contador[8]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.472      ;
; 1.258 ; temporizador_doble:inst2|contador[6]       ; temporizador_doble:inst2|contador[7]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.477      ;
; 1.259 ; temporizador_doble:inst2|contador[2]       ; temporizador_doble:inst2|contador[3]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.478      ;
; 1.260 ; temporizador_doble:inst2|contador[10]      ; temporizador_doble:inst2|contador[12]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.479      ;
; 1.262 ; temporizador_doble:inst2|contador[4]       ; temporizador_doble:inst2|contador[5]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.481      ;
; 1.262 ; temporizador_doble:inst2|contador[8]       ; temporizador_doble:inst2|contador[10]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.481      ;
; 1.266 ; temporizador_doble:inst2|contador[10]      ; temporizador_doble:inst2|contador[13]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.485      ;
; 1.266 ; temporizador_doble:inst2|contador[6]       ; temporizador_doble:inst2|contador[9]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.485      ;
; 1.267 ; temporizador_doble:inst2|contador[10]      ; temporizador_doble:inst2|contador[14]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.486      ;
; 1.268 ; temporizador_doble:inst2|contador[2]       ; temporizador_doble:inst2|contador[6]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.487      ;
; 1.270 ; temporizador_doble:inst2|contador[4]       ; temporizador_doble:inst2|contador[8]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.489      ;
; 1.322 ; temporizador_doble:inst2|contador[16]      ; temporizador_doble:inst2|contador[5]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.541      ;
; 1.323 ; temporizador_doble:inst2|contador[16]      ; temporizador_doble:inst2|contador[3]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.542      ;
; 1.323 ; temporizador_doble:inst2|contador[16]      ; temporizador_doble:inst2|contador[7]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.542      ;
; 1.333 ; temporizador_doble:inst2|contador[16]      ; temporizador_doble:inst2|contador[12]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.552      ;
; 1.334 ; temporizador_doble:inst2|contador[16]      ; temporizador_doble:inst2|contador[10]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.553      ;
; 1.335 ; temporizador_doble:inst2|contador[1]       ; temporizador_doble:inst2|contador[3]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.554      ;
; 1.340 ; temporizador_doble:inst2|contador[14]      ; temporizador_doble:inst2|contador[15]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.559      ;
; 1.344 ; temporizador_doble:inst2|contador[1]       ; temporizador_doble:inst2|contador[6]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.563      ;
; 1.349 ; temporizador_doble:inst2|contador[0]       ; temporizador_doble:inst2|contador[3]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.568      ;
; 1.354 ; temporizador_doble:inst2|contador[3]       ; temporizador_doble:inst2|contador[5]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.573      ;
; 1.356 ; temporizador_doble:inst2|contador[5]       ; temporizador_doble:inst2|contador[7]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.575      ;
; 1.356 ; temporizador_doble:inst2|contador[9]       ; temporizador_doble:inst2|contador[12]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.575      ;
; 1.356 ; temporizador_doble:inst2|contador[7]       ; temporizador_doble:inst2|contador[10]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.575      ;
; 1.358 ; temporizador_doble:inst2|contador[0]       ; temporizador_doble:inst2|contador[6]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.577      ;
; 1.362 ; temporizador_doble:inst2|contador[9]       ; temporizador_doble:inst2|contador[13]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.581      ;
; 1.362 ; temporizador_doble:inst2|contador[3]       ; temporizador_doble:inst2|contador[8]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.581      ;
; 1.363 ; temporizador_doble:inst2|contador[9]       ; temporizador_doble:inst2|contador[14]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.582      ;
; 1.364 ; temporizador_doble:inst2|contador[5]       ; temporizador_doble:inst2|contador[9]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.583      ;
; 1.371 ; temporizador_doble:inst2|contador[6]       ; temporizador_doble:inst2|contador[10]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.590      ;
; 1.372 ; temporizador_doble:inst2|contador[2]       ; temporizador_doble:inst2|contador[5]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.591      ;
; 1.373 ; temporizador_doble:inst2|contador[4]       ; temporizador_doble:inst2|contador[7]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.592      ;
+-------+--------------------------------------------+--------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inclk0'                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------+
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~input|o                                              ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.859  ; 9.859        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~input|i                                              ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~input|o                                              ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; inclk0 ; Rise       ; inclk0                                                      ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                           ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                     ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|go                                                     ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ;
; 499.851 ; 500.035      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; 499.851 ; 500.035      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; 499.851 ; 500.035      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; 499.851 ; 500.035      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; 499.851 ; 500.035      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
; 499.851 ; 500.035      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; 499.851 ; 500.035      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ;
; 499.851 ; 500.035      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ;
; 499.851 ; 500.035      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; 499.851 ; 500.035      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst4|altpll_component|auto_generated|pll1|clk[2]'                                                                                                          ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 49999.747 ; 49999.963    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Motores:inst|fstate.Avanza                                              ;
; 49999.747 ; 49999.963    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Motores:inst|fstate.Corrige_der                                         ;
; 49999.747 ; 49999.963    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Motores:inst|fstate.Corrige_izq                                         ;
; 49999.747 ; 49999.963    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Motores:inst|fstate.Ganamos                                             ;
; 49999.747 ; 49999.963    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Motores:inst|fstate.Gira_180                                            ;
; 49999.747 ; 49999.963    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Motores:inst|fstate.Gira_90_der                                         ;
; 49999.747 ; 49999.963    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Motores:inst|fstate.Gira_90_izq                                         ;
; 49999.747 ; 49999.963    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[0]                                    ;
; 49999.747 ; 49999.963    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[10]                                   ;
; 49999.747 ; 49999.963    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[11]                                   ;
; 49999.747 ; 49999.963    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[12]                                   ;
; 49999.747 ; 49999.963    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[13]                                   ;
; 49999.747 ; 49999.963    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[14]                                   ;
; 49999.747 ; 49999.963    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[15]                                   ;
; 49999.747 ; 49999.963    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[16]                                   ;
; 49999.747 ; 49999.963    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[1]                                    ;
; 49999.747 ; 49999.963    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[2]                                    ;
; 49999.747 ; 49999.963    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[3]                                    ;
; 49999.747 ; 49999.963    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[4]                                    ;
; 49999.747 ; 49999.963    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[5]                                    ;
; 49999.747 ; 49999.963    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[6]                                    ;
; 49999.747 ; 49999.963    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[7]                                    ;
; 49999.747 ; 49999.963    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[8]                                    ;
; 49999.747 ; 49999.963    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[9]                                    ;
; 49999.747 ; 49999.963    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|fin_reg                                        ;
; 49999.747 ; 49999.963    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|tiempo_limite[10]                              ;
; 49999.747 ; 49999.963    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|tiempo_limite[14]                              ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Motores:inst|fstate.Ganamos                                             ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[10]                                   ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[11]                                   ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[12]                                   ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[13]                                   ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[14]                                   ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[15]                                   ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[16]                                   ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[8]                                    ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[9]                                    ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|tiempo_limite[10]                              ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|tiempo_limite[14]                              ;
; 49999.852 ; 50000.036    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Motores:inst|fstate.Avanza                                              ;
; 49999.852 ; 50000.036    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Motores:inst|fstate.Corrige_der                                         ;
; 49999.852 ; 50000.036    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Motores:inst|fstate.Corrige_izq                                         ;
; 49999.852 ; 50000.036    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Motores:inst|fstate.Gira_180                                            ;
; 49999.852 ; 50000.036    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Motores:inst|fstate.Gira_90_der                                         ;
; 49999.852 ; 50000.036    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Motores:inst|fstate.Gira_90_izq                                         ;
; 49999.852 ; 50000.036    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[0]                                    ;
; 49999.852 ; 50000.036    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[1]                                    ;
; 49999.852 ; 50000.036    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[2]                                    ;
; 49999.852 ; 50000.036    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[3]                                    ;
; 49999.852 ; 50000.036    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[4]                                    ;
; 49999.852 ; 50000.036    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[5]                                    ;
; 49999.852 ; 50000.036    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[6]                                    ;
; 49999.852 ; 50000.036    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[7]                                    ;
; 49999.852 ; 50000.036    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|fin_reg                                        ;
; 49999.982 ; 49999.982    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst4|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 49999.982 ; 49999.982    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst4|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 49999.986 ; 49999.986    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[0]|clk                                                   ;
; 49999.986 ; 49999.986    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[1]|clk                                                   ;
; 49999.986 ; 49999.986    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[2]|clk                                                   ;
; 49999.986 ; 49999.986    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[3]|clk                                                   ;
; 49999.986 ; 49999.986    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[4]|clk                                                   ;
; 49999.986 ; 49999.986    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[5]|clk                                                   ;
; 49999.986 ; 49999.986    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[6]|clk                                                   ;
; 49999.986 ; 49999.986    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[7]|clk                                                   ;
; 49999.986 ; 49999.986    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|fin_reg|clk                                                       ;
; 49999.986 ; 49999.986    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst|fstate.Avanza|clk                                                  ;
; 49999.986 ; 49999.986    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst|fstate.Corrige_der|clk                                             ;
; 49999.986 ; 49999.986    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst|fstate.Corrige_izq|clk                                             ;
; 49999.986 ; 49999.986    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst|fstate.Gira_180|clk                                                ;
; 49999.986 ; 49999.986    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst|fstate.Gira_90_der|clk                                             ;
; 49999.986 ; 49999.986    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst|fstate.Gira_90_izq|clk                                             ;
; 49999.987 ; 49999.987    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[10]|clk                                                  ;
; 49999.987 ; 49999.987    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[11]|clk                                                  ;
; 49999.987 ; 49999.987    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[12]|clk                                                  ;
; 49999.987 ; 49999.987    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[13]|clk                                                  ;
; 49999.987 ; 49999.987    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[14]|clk                                                  ;
; 49999.987 ; 49999.987    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[15]|clk                                                  ;
; 49999.987 ; 49999.987    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[16]|clk                                                  ;
; 49999.987 ; 49999.987    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[8]|clk                                                   ;
; 49999.987 ; 49999.987    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[9]|clk                                                   ;
; 49999.987 ; 49999.987    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|tiempo_limite[10]|clk                                             ;
; 49999.987 ; 49999.987    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|tiempo_limite[14]|clk                                             ;
; 49999.987 ; 49999.987    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst|fstate.Ganamos|clk                                                 ;
; 50000.013 ; 50000.013    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[0]|clk                                                   ;
; 50000.013 ; 50000.013    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[10]|clk                                                  ;
; 50000.013 ; 50000.013    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[11]|clk                                                  ;
; 50000.013 ; 50000.013    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[12]|clk                                                  ;
; 50000.013 ; 50000.013    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[13]|clk                                                  ;
; 50000.013 ; 50000.013    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[14]|clk                                                  ;
; 50000.013 ; 50000.013    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[15]|clk                                                  ;
; 50000.013 ; 50000.013    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[16]|clk                                                  ;
; 50000.013 ; 50000.013    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[1]|clk                                                   ;
; 50000.013 ; 50000.013    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[2]|clk                                                   ;
; 50000.013 ; 50000.013    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[3]|clk                                                   ;
; 50000.013 ; 50000.013    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[4]|clk                                                   ;
; 50000.013 ; 50000.013    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[5]|clk                                                   ;
; 50000.013 ; 50000.013    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[6]|clk                                                   ;
; 50000.013 ; 50000.013    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[7]|clk                                                   ;
; 50000.013 ; 50000.013    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[8]|clk                                                   ;
; 50000.013 ; 50000.013    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[9]|clk                                                   ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; ADC_DOUT  ; inclk0     ; 2.301 ; 2.378 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; areset    ; inclk0     ; 6.090 ; 6.499 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; SEL[*]    ; inclk0     ; 5.618 ; 6.122 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
;  SEL[0]   ; inclk0     ; 5.498 ; 5.955 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
;  SEL[1]   ; inclk0     ; 5.618 ; 6.122 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; areset    ; inclk0     ; 5.745 ; 6.197 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; llego     ; inclk0     ; 4.377 ; 4.776 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; ADC_DOUT  ; inclk0     ; -1.674 ; -1.754 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; areset    ; inclk0     ; -3.466 ; -3.918 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; SEL[*]    ; inclk0     ; -3.274 ; -3.716 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
;  SEL[0]   ; inclk0     ; -3.383 ; -3.777 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
;  SEL[1]   ; inclk0     ; -3.274 ; -3.716 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; areset    ; inclk0     ; -5.026 ; -5.461 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; llego     ; inclk0     ; -3.100 ; -3.505 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; ADC_CS_N  ; inclk0     ; 5.428 ; 5.355 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN   ; inclk0     ; 4.736 ; 4.795 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK  ; inclk0     ; 3.981 ; 3.967 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; VELD      ; inclk0     ; 2.691 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; VELI      ; inclk0     ; 2.689 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; VELD      ; inclk0     ;       ; 2.651 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; VELI      ; inclk0     ;       ; 2.649 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; CLK10KHz  ; inclk0     ; 2.693 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; MD0       ; inclk0     ; 5.566 ; 5.518 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; MD1       ; inclk0     ; 4.574 ; 4.657 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; MI0       ; inclk0     ; 5.404 ; 5.268 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; MI1       ; inclk0     ; 5.147 ; 5.232 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; CLK10KHz  ; inclk0     ;       ; 2.654 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; ADC_CS_N  ; inclk0     ; 4.784 ; 4.720 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN   ; inclk0     ; 4.197 ; 4.252 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK  ; inclk0     ; 3.470 ; 3.457 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; VELD      ; inclk0     ; 2.242 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; VELI      ; inclk0     ; 2.240 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; VELD      ; inclk0     ;       ; 2.203 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; VELI      ; inclk0     ;       ; 2.201 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; CLK10KHz  ; inclk0     ; 2.245 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; MD0       ; inclk0     ; 4.639 ; 4.690 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; MD1       ; inclk0     ; 3.787 ; 3.810 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; MI0       ; inclk0     ; 4.398 ; 4.312 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; MI1       ; inclk0     ; 4.422 ; 4.508 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; CLK10KHz  ; inclk0     ;       ; 2.205 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 237.59 MHz ; 237.59 MHz      ; inst4|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 345.78 MHz ; 345.78 MHz      ; inst4|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                          ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; inst4|altpll_component|auto_generated|pll1|clk[2] ; 995.563 ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; 997.108 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.312 ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.312 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+---------------------------------------------------+-----------+---------------+
; Clock                                             ; Slack     ; End Point TNS ;
+---------------------------------------------------+-----------+---------------+
; inclk0                                            ; 9.818     ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; 499.743   ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[2] ; 49999.743 ; 0.000         ;
+---------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                          ;
+---------+---------------------------------------------+---------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                   ; To Node                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------+---------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 995.563 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[11] ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.133     ; 4.299      ;
; 995.568 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[8]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.133     ; 4.294      ;
; 995.639 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[5]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.133     ; 4.223      ;
; 995.646 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[4]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.133     ; 4.216      ;
; 995.814 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[9]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.133     ; 4.048      ;
; 995.853 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[6]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.133     ; 4.009      ;
; 995.861 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[10] ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.133     ; 4.001      ;
; 995.897 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[7]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.133     ; 3.965      ;
; 995.971 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[1]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 3.890      ;
; 996.034 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[2]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 3.827      ;
; 996.064 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[0]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 3.797      ;
; 996.148 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[2]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 3.713      ;
; 996.216 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[10] ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 3.645      ;
; 996.235 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[4]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 3.626      ;
; 996.250 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[3]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 3.611      ;
; 996.264 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[0]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 3.597      ;
; 996.294 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[1]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 3.567      ;
; 996.333 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[6]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 3.528      ;
; 996.354 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[11] ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 3.507      ;
; 996.362 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[3]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 3.499      ;
; 996.467 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[8]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 3.394      ;
; 996.481 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[9]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 3.380      ;
; 996.500 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[5]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 3.361      ;
; 996.522 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[7]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 3.339      ;
; 996.657 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[11] ; Motores:inst|fstate.Gira_90_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.133     ; 3.205      ;
; 996.662 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[8]  ; Motores:inst|fstate.Gira_90_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.133     ; 3.200      ;
; 996.680 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[5]  ; Motores:inst|fstate.Gira_90_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.133     ; 3.182      ;
; 996.687 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[4]  ; Motores:inst|fstate.Gira_90_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.133     ; 3.175      ;
; 996.729 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[1]  ; Motores:inst|fstate.Corrige_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 3.132      ;
; 996.779 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[1]  ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 3.082      ;
; 996.779 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[1]  ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 3.082      ;
; 996.864 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[2]  ; Motores:inst|fstate.Gira_90_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 2.997      ;
; 996.894 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[6]  ; Motores:inst|fstate.Gira_90_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.133     ; 2.968      ;
; 996.894 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[0]  ; Motores:inst|fstate.Gira_90_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 2.967      ;
; 996.906 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[2]  ; Motores:inst|fstate.Corrige_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 2.955      ;
; 996.908 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[9]  ; Motores:inst|fstate.Gira_90_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.133     ; 2.954      ;
; 996.938 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[7]  ; Motores:inst|fstate.Gira_90_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.133     ; 2.924      ;
; 996.955 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[10] ; Motores:inst|fstate.Gira_90_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.133     ; 2.907      ;
; 996.956 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[11] ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.133     ; 2.906      ;
; 996.956 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[2]  ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 2.905      ;
; 996.956 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[11] ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.133     ; 2.906      ;
; 996.956 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[2]  ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 2.905      ;
; 996.961 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[8]  ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.133     ; 2.901      ;
; 996.961 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[8]  ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.133     ; 2.901      ;
; 996.974 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[10] ; Motores:inst|fstate.Corrige_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 2.887      ;
; 996.979 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[5]  ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.133     ; 2.883      ;
; 996.979 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[5]  ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.133     ; 2.883      ;
; 996.986 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[4]  ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.133     ; 2.876      ;
; 996.986 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[4]  ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.133     ; 2.876      ;
; 996.993 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[1]  ; Motores:inst|fstate.Corrige_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 2.868      ;
; 996.993 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[4]  ; Motores:inst|fstate.Corrige_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 2.868      ;
; 997.022 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[0]  ; Motores:inst|fstate.Corrige_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 2.839      ;
; 997.024 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[10] ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 2.837      ;
; 997.024 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[10] ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 2.837      ;
; 997.043 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[4]  ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 2.818      ;
; 997.043 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[4]  ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 2.818      ;
; 997.072 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[0]  ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 2.789      ;
; 997.072 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[0]  ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 2.789      ;
; 997.080 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[3]  ; Motores:inst|fstate.Gira_90_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 2.781      ;
; 997.091 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[6]  ; Motores:inst|fstate.Corrige_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 2.770      ;
; 997.112 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[11] ; Motores:inst|fstate.Corrige_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 2.749      ;
; 997.120 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[3]  ; Motores:inst|fstate.Corrige_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 2.741      ;
; 997.124 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[1]  ; Motores:inst|fstate.Gira_90_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 2.737      ;
; 997.125 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[11] ; Motores:inst|fstate.Corrige_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.133     ; 2.737      ;
; 997.130 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[8]  ; Motores:inst|fstate.Corrige_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.133     ; 2.732      ;
; 997.141 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[6]  ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 2.720      ;
; 997.141 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[6]  ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 2.720      ;
; 997.148 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[5]  ; Motores:inst|fstate.Corrige_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.133     ; 2.714      ;
; 997.155 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[4]  ; Motores:inst|fstate.Corrige_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.133     ; 2.707      ;
; 997.162 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[11] ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 2.699      ;
; 997.162 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[11] ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 2.699      ;
; 997.163 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[11] ; Motores:inst|fstate.Corrige_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.133     ; 2.699      ;
; 997.163 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[2]  ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 2.698      ;
; 997.163 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[2]  ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 2.698      ;
; 997.168 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[8]  ; Motores:inst|fstate.Corrige_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.133     ; 2.694      ;
; 997.170 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[3]  ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 2.691      ;
; 997.170 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[3]  ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 2.691      ;
; 997.170 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[2]  ; Motores:inst|fstate.Corrige_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 2.691      ;
; 997.193 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[6]  ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.133     ; 2.669      ;
; 997.193 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[6]  ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.133     ; 2.669      ;
; 997.193 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[0]  ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 2.668      ;
; 997.193 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[0]  ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 2.668      ;
; 997.207 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[9]  ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.133     ; 2.655      ;
; 997.207 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[9]  ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.133     ; 2.655      ;
; 997.225 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[8]  ; Motores:inst|fstate.Corrige_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 2.636      ;
; 997.237 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[7]  ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.133     ; 2.625      ;
; 997.237 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[7]  ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.133     ; 2.625      ;
; 997.238 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[10] ; Motores:inst|fstate.Corrige_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 2.623      ;
; 997.239 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[9]  ; Motores:inst|fstate.Corrige_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 2.622      ;
; 997.239 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[5]  ; Motores:inst|fstate.Corrige_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.133     ; 2.623      ;
; 997.246 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[4]  ; Motores:inst|fstate.Corrige_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.133     ; 2.616      ;
; 997.254 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[10] ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.133     ; 2.608      ;
; 997.254 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[10] ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.133     ; 2.608      ;
; 997.255 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[1]  ; Motores:inst|fstate.Gira_90_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 2.606      ;
; 997.257 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[4]  ; Motores:inst|fstate.Corrige_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 2.604      ;
; 997.258 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[5]  ; Motores:inst|fstate.Corrige_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 2.603      ;
; 997.275 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[8]  ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 2.586      ;
; 997.275 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[8]  ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 2.586      ;
; 997.280 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[7]  ; Motores:inst|fstate.Corrige_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 2.581      ;
; 997.286 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[0]  ; Motores:inst|fstate.Corrige_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.134     ; 2.575      ;
+---------+---------------------------------------------+---------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                   ;
+---------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                        ; To Node                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 997.108 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.837      ;
; 997.108 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.837      ;
; 997.108 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.837      ;
; 997.108 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.837      ;
; 997.108 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.837      ;
; 997.108 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.837      ;
; 997.108 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.837      ;
; 997.108 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.837      ;
; 997.108 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.837      ;
; 997.108 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.837      ;
; 997.108 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.837      ;
; 997.115 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.830      ;
; 997.115 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.830      ;
; 997.115 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.830      ;
; 997.115 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.830      ;
; 997.115 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.830      ;
; 997.115 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.830      ;
; 997.115 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.830      ;
; 997.115 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.830      ;
; 997.115 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.830      ;
; 997.115 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.830      ;
; 997.115 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.830      ;
; 997.196 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.749      ;
; 997.196 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.749      ;
; 997.196 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.749      ;
; 997.196 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.749      ;
; 997.196 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.749      ;
; 997.196 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.749      ;
; 997.196 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.749      ;
; 997.196 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.749      ;
; 997.196 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.749      ;
; 997.196 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.749      ;
; 997.196 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.749      ;
; 997.205 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.740      ;
; 997.205 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.740      ;
; 997.205 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.740      ;
; 997.205 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.740      ;
; 997.205 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.740      ;
; 997.205 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.740      ;
; 997.205 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.740      ;
; 997.205 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.740      ;
; 997.228 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.717      ;
; 997.228 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.717      ;
; 997.228 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.717      ;
; 997.228 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.717      ;
; 997.228 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.717      ;
; 997.228 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.717      ;
; 997.228 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.717      ;
; 997.228 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.717      ;
; 997.234 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.711      ;
; 997.234 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.711      ;
; 997.234 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.711      ;
; 997.234 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.711      ;
; 997.234 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.711      ;
; 997.234 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.711      ;
; 997.234 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.711      ;
; 997.234 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.711      ;
; 997.234 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.711      ;
; 997.234 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.711      ;
; 997.234 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.711      ;
; 997.235 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.710      ;
; 997.235 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.710      ;
; 997.235 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.710      ;
; 997.235 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.710      ;
; 997.235 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.710      ;
; 997.235 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.710      ;
; 997.235 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.710      ;
; 997.235 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.710      ;
; 997.244 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.701      ;
; 997.244 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.701      ;
; 997.244 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.701      ;
; 997.244 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.701      ;
; 997.244 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.701      ;
; 997.245 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 2.701      ;
; 997.245 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 2.701      ;
; 997.245 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 2.701      ;
; 997.245 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 2.701      ;
; 997.245 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 2.701      ;
; 997.245 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 2.701      ;
; 997.245 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 2.701      ;
; 997.269 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.676      ;
; 997.269 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.676      ;
; 997.269 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.676      ;
; 997.269 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.676      ;
; 997.269 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.676      ;
; 997.270 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 2.676      ;
; 997.270 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 2.676      ;
; 997.270 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 2.676      ;
; 997.270 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 2.676      ;
; 997.270 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 2.676      ;
; 997.270 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 2.676      ;
; 997.270 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 2.676      ;
; 997.276 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.669      ;
; 997.276 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.669      ;
; 997.276 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.669      ;
; 997.276 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.669      ;
; 997.276 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 2.669      ;
; 997.277 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 2.669      ;
; 997.277 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 2.669      ;
; 997.277 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 2.669      ;
+---------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.312 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.342 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.541      ;
; 0.358 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.557      ;
; 0.360 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.559      ;
; 0.363 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.562      ;
; 0.364 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.563      ;
; 0.365 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.564      ;
; 0.365 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.564      ;
; 0.370 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.569      ;
; 0.373 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.572      ;
; 0.375 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.574      ;
; 0.385 ; adc:inst8|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.583      ;
; 0.387 ; adc:inst8|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.585      ;
; 0.388 ; adc:inst8|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.586      ;
; 0.388 ; adc:inst8|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.586      ;
; 0.432 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.631      ;
; 0.434 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.633      ;
; 0.435 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.634      ;
; 0.435 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.634      ;
; 0.435 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.634      ;
; 0.451 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.650      ;
; 0.454 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.653      ;
; 0.457 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.656      ;
; 0.466 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.664      ;
; 0.481 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.681      ;
; 0.483 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.682      ;
; 0.490 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.689      ;
; 0.490 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.689      ;
; 0.490 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.689      ;
; 0.491 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.690      ;
; 0.491 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.690      ;
; 0.494 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.694      ;
; 0.496 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.695      ;
; 0.498 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.697      ;
; 0.499 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.500 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.698      ;
; 0.501 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.700      ;
; 0.501 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.700      ;
; 0.502 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.503 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.703      ;
; 0.506 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.705      ;
; 0.506 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.705      ;
; 0.507 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.705      ;
; 0.511 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.711      ;
; 0.512 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.710      ;
; 0.512 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.710      ;
; 0.513 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.514 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.712      ;
; 0.515 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.517 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.518 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.717      ;
; 0.520 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.720      ;
; 0.521 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.720      ;
; 0.529 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.728      ;
; 0.529 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.728      ;
; 0.529 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.728      ;
; 0.529 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.728      ;
; 0.532 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.731      ;
; 0.532 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.731      ;
; 0.533 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.732      ;
; 0.533 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.732      ;
; 0.533 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.732      ;
; 0.534 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.733      ;
; 0.538 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.737      ;
; 0.556 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.755      ;
; 0.575 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.774      ;
; 0.592 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.791      ;
; 0.594 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.793      ;
; 0.595 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.793      ;
; 0.595 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.793      ;
; 0.596 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.794      ;
; 0.607 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.806      ;
; 0.620 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.819      ;
; 0.623 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.823      ;
; 0.642 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.842      ;
; 0.643 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.842      ;
; 0.647 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.846      ;
; 0.647 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.846      ;
; 0.649 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.847      ;
; 0.655 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.854      ;
; 0.657 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.856      ;
; 0.667 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.866      ;
; 0.668 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.868      ;
; 0.687 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.885      ;
; 0.688 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.886      ;
; 0.689 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.887      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                   ;
+-------+--------------------------------------------+--------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.312 ; temporizador_doble:inst2|fin_reg           ; temporizador_doble:inst2|fin_reg           ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Motores:inst|fstate.Corrige_izq            ; Motores:inst|fstate.Corrige_izq            ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Motores:inst|fstate.Gira_90_der            ; Motores:inst|fstate.Gira_90_der            ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Motores:inst|fstate.Gira_180               ; Motores:inst|fstate.Gira_180               ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Motores:inst|fstate.Gira_90_izq            ; Motores:inst|fstate.Gira_90_izq            ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; temporizador_doble:inst2|contador[15]      ; temporizador_doble:inst2|contador[15]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; temporizador_doble:inst2|contador[16]      ; temporizador_doble:inst2|contador[16]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Motores:inst|fstate.Ganamos                ; Motores:inst|fstate.Ganamos                ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.536 ; temporizador_doble:inst2|fin_reg           ; Motores:inst|fstate.Avanza                 ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.735      ;
; 0.536 ; temporizador_doble:inst2|fin_reg           ; Motores:inst|fstate.Gira_90_der            ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.735      ;
; 0.536 ; temporizador_doble:inst2|fin_reg           ; Motores:inst|fstate.Gira_180               ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.735      ;
; 0.546 ; temporizador_doble:inst2|contador[16]      ; temporizador_doble:inst2|contador[15]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.745      ;
; 0.556 ; temporizador_doble:inst2|fin_reg           ; Motores:inst|fstate.Gira_90_izq            ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.755      ;
; 0.591 ; Motores:inst|fstate.Gira_90_der            ; temporizador_doble:inst2|tiempo_limite[10] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.790      ;
; 0.668 ; Motores:inst|fstate.Gira_180               ; temporizador_doble:inst2|tiempo_limite[10] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.867      ;
; 0.708 ; Motores:inst|fstate.Gira_90_izq            ; temporizador_doble:inst2|tiempo_limite[10] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.907      ;
; 0.729 ; Motores:inst|fstate.Corrige_der            ; Motores:inst|fstate.Corrige_der            ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.928      ;
; 0.743 ; temporizador_doble:inst2|contador[15]      ; temporizador_doble:inst2|contador[16]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.942      ;
; 0.764 ; temporizador_doble:inst2|contador[1]       ; temporizador_doble:inst2|contador[1]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.963      ;
; 0.775 ; temporizador_doble:inst2|contador[0]       ; temporizador_doble:inst2|contador[0]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.974      ;
; 0.780 ; temporizador_doble:inst2|contador[13]      ; temporizador_doble:inst2|contador[13]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.979      ;
; 0.782 ; temporizador_doble:inst2|contador[6]       ; temporizador_doble:inst2|contador[6]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.981      ;
; 0.783 ; temporizador_doble:inst2|contador[9]       ; temporizador_doble:inst2|contador[9]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.982      ;
; 0.784 ; temporizador_doble:inst2|contador[2]       ; temporizador_doble:inst2|contador[2]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.983      ;
; 0.784 ; temporizador_doble:inst2|contador[14]      ; temporizador_doble:inst2|contador[14]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.983      ;
; 0.786 ; temporizador_doble:inst2|contador[8]       ; temporizador_doble:inst2|contador[8]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.985      ;
; 0.829 ; Motores:inst|fstate.Avanza                 ; Motores:inst|fstate.Corrige_der            ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.028      ;
; 0.850 ; Motores:inst|fstate.Gira_90_der            ; temporizador_doble:inst2|tiempo_limite[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.049      ;
; 0.854 ; temporizador_doble:inst2|tiempo_limite[14] ; temporizador_doble:inst2|contador[16]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.053      ;
; 0.869 ; Motores:inst|fstate.Corrige_der            ; Motores:inst|fstate.Ganamos                ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.068      ;
; 0.872 ; temporizador_doble:inst2|contador[3]       ; temporizador_doble:inst2|contador[3]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.071      ;
; 0.876 ; temporizador_doble:inst2|contador[7]       ; temporizador_doble:inst2|contador[7]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.075      ;
; 0.876 ; temporizador_doble:inst2|contador[10]      ; temporizador_doble:inst2|contador[10]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.075      ;
; 0.877 ; temporizador_doble:inst2|contador[5]       ; temporizador_doble:inst2|contador[5]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.076      ;
; 0.878 ; temporizador_doble:inst2|contador[12]      ; temporizador_doble:inst2|contador[12]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.077      ;
; 0.881 ; Motores:inst|fstate.Avanza                 ; Motores:inst|fstate.Corrige_izq            ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.080      ;
; 0.881 ; Motores:inst|fstate.Gira_90_der            ; temporizador_doble:inst2|contador[15]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.080      ;
; 0.917 ; temporizador_doble:inst2|contador[16]      ; temporizador_doble:inst2|fin_reg           ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.116      ;
; 0.944 ; Motores:inst|fstate.Avanza                 ; Motores:inst|fstate.Ganamos                ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.143      ;
; 0.949 ; Motores:inst|fstate.Gira_180               ; temporizador_doble:inst2|tiempo_limite[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.148      ;
; 0.953 ; Motores:inst|fstate.Gira_180               ; temporizador_doble:inst2|contador[15]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.152      ;
; 0.967 ; Motores:inst|fstate.Gira_90_izq            ; temporizador_doble:inst2|tiempo_limite[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.166      ;
; 0.995 ; temporizador_doble:inst2|contador[15]      ; temporizador_doble:inst2|fin_reg           ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.194      ;
; 0.997 ; Motores:inst|fstate.Gira_90_izq            ; temporizador_doble:inst2|contador[15]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.196      ;
; 1.005 ; temporizador_doble:inst2|contador[11]      ; temporizador_doble:inst2|contador[11]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.204      ;
; 1.007 ; temporizador_doble:inst2|tiempo_limite[14] ; temporizador_doble:inst2|contador[15]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.206      ;
; 1.009 ; temporizador_doble:inst2|contador[0]       ; temporizador_doble:inst2|contador[1]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.208      ;
; 1.010 ; temporizador_doble:inst2|contador[1]       ; temporizador_doble:inst2|contador[2]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.209      ;
; 1.011 ; temporizador_doble:inst2|contador[4]       ; temporizador_doble:inst2|contador[4]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.210      ;
; 1.018 ; temporizador_doble:inst2|contador[0]       ; temporizador_doble:inst2|contador[2]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.217      ;
; 1.024 ; temporizador_doble:inst2|contador[13]      ; temporizador_doble:inst2|contador[14]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.223      ;
; 1.029 ; temporizador_doble:inst2|contador[5]       ; temporizador_doble:inst2|contador[6]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.228      ;
; 1.029 ; temporizador_doble:inst2|contador[7]       ; temporizador_doble:inst2|contador[8]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.228      ;
; 1.033 ; temporizador_doble:inst2|contador[12]      ; temporizador_doble:inst2|contador[13]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.232      ;
; 1.034 ; temporizador_doble:inst2|contador[8]       ; temporizador_doble:inst2|contador[9]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.233      ;
; 1.038 ; temporizador_doble:inst2|contador[6]       ; temporizador_doble:inst2|contador[8]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.237      ;
; 1.041 ; temporizador_doble:inst2|contador[12]      ; temporizador_doble:inst2|contador[14]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.240      ;
; 1.042 ; temporizador_doble:inst2|contador[4]       ; temporizador_doble:inst2|contador[6]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.241      ;
; 1.043 ; Motores:inst|fstate.Avanza                 ; Motores:inst|fstate.Gira_180               ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.242      ;
; 1.043 ; Motores:inst|fstate.Avanza                 ; Motores:inst|fstate.Gira_90_izq            ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.242      ;
; 1.046 ; Motores:inst|fstate.Corrige_izq            ; Motores:inst|fstate.Ganamos                ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.245      ;
; 1.062 ; Motores:inst|fstate.Corrige_izq            ; Motores:inst|fstate.Avanza                 ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.261      ;
; 1.111 ; temporizador_doble:inst2|contador[11]      ; temporizador_doble:inst2|contador[13]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.310      ;
; 1.116 ; temporizador_doble:inst2|contador[11]      ; temporizador_doble:inst2|contador[12]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.315      ;
; 1.117 ; temporizador_doble:inst2|contador[7]       ; temporizador_doble:inst2|contador[9]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.316      ;
; 1.118 ; temporizador_doble:inst2|contador[9]       ; temporizador_doble:inst2|contador[10]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.317      ;
; 1.119 ; temporizador_doble:inst2|contador[11]      ; temporizador_doble:inst2|contador[14]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.318      ;
; 1.120 ; temporizador_doble:inst2|contador[3]       ; temporizador_doble:inst2|contador[6]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.319      ;
; 1.125 ; temporizador_doble:inst2|contador[5]       ; temporizador_doble:inst2|contador[8]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.324      ;
; 1.126 ; temporizador_doble:inst2|contador[6]       ; temporizador_doble:inst2|contador[9]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.325      ;
; 1.127 ; temporizador_doble:inst2|contador[10]      ; temporizador_doble:inst2|contador[13]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.326      ;
; 1.129 ; temporizador_doble:inst2|contador[6]       ; temporizador_doble:inst2|contador[7]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.328      ;
; 1.132 ; temporizador_doble:inst2|contador[2]       ; temporizador_doble:inst2|contador[3]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.331      ;
; 1.132 ; temporizador_doble:inst2|contador[10]      ; temporizador_doble:inst2|contador[12]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.331      ;
; 1.134 ; temporizador_doble:inst2|contador[4]       ; temporizador_doble:inst2|contador[5]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.333      ;
; 1.134 ; temporizador_doble:inst2|contador[8]       ; temporizador_doble:inst2|contador[10]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.333      ;
; 1.135 ; temporizador_doble:inst2|contador[10]      ; temporizador_doble:inst2|contador[14]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.334      ;
; 1.137 ; temporizador_doble:inst2|contador[2]       ; temporizador_doble:inst2|contador[6]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.336      ;
; 1.138 ; temporizador_doble:inst2|contador[4]       ; temporizador_doble:inst2|contador[8]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.337      ;
; 1.197 ; temporizador_doble:inst2|contador[16]      ; temporizador_doble:inst2|contador[12]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.396      ;
; 1.198 ; temporizador_doble:inst2|contador[16]      ; temporizador_doble:inst2|contador[3]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.397      ;
; 1.198 ; temporizador_doble:inst2|contador[16]      ; temporizador_doble:inst2|contador[10]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.397      ;
; 1.198 ; temporizador_doble:inst2|contador[1]       ; temporizador_doble:inst2|contador[3]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.397      ;
; 1.199 ; temporizador_doble:inst2|contador[16]      ; temporizador_doble:inst2|contador[5]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.398      ;
; 1.201 ; temporizador_doble:inst2|contador[16]      ; temporizador_doble:inst2|contador[7]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.400      ;
; 1.203 ; temporizador_doble:inst2|contador[1]       ; temporizador_doble:inst2|contador[6]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.402      ;
; 1.205 ; temporizador_doble:inst2|contador[14]      ; temporizador_doble:inst2|contador[15]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.404      ;
; 1.206 ; temporizador_doble:inst2|contador[0]       ; temporizador_doble:inst2|contador[3]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.405      ;
; 1.209 ; temporizador_doble:inst2|contador[9]       ; temporizador_doble:inst2|contador[13]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.408      ;
; 1.211 ; temporizador_doble:inst2|contador[0]       ; temporizador_doble:inst2|contador[6]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.410      ;
; 1.212 ; temporizador_doble:inst2|contador[3]       ; temporizador_doble:inst2|contador[5]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.411      ;
; 1.213 ; temporizador_doble:inst2|contador[5]       ; temporizador_doble:inst2|contador[9]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.412      ;
; 1.214 ; temporizador_doble:inst2|contador[9]       ; temporizador_doble:inst2|contador[12]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.413      ;
; 1.216 ; temporizador_doble:inst2|contador[5]       ; temporizador_doble:inst2|contador[7]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.415      ;
; 1.216 ; temporizador_doble:inst2|contador[3]       ; temporizador_doble:inst2|contador[8]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.415      ;
; 1.217 ; temporizador_doble:inst2|contador[7]       ; temporizador_doble:inst2|contador[10]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.416      ;
; 1.217 ; temporizador_doble:inst2|contador[9]       ; temporizador_doble:inst2|contador[14]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.416      ;
; 1.225 ; temporizador_doble:inst2|contador[8]       ; temporizador_doble:inst2|contador[13]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.424      ;
; 1.226 ; temporizador_doble:inst2|contador[4]       ; temporizador_doble:inst2|contador[9]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.425      ;
; 1.226 ; temporizador_doble:inst2|contador[6]       ; temporizador_doble:inst2|contador[10]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.425      ;
+-------+--------------------------------------------+--------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inclk0'                                                                                            ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------+
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~input|o                                              ;
; 9.879  ; 9.879        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~input|i                                              ;
; 10.120 ; 10.120       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~input|o                                              ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; inclk0 ; Rise       ; inclk0                                                      ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                            ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                     ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|go                                                     ;
; 499.855 ; 500.039      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; 499.855 ; 500.039      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; 499.855 ; 500.039      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; 499.855 ; 500.039      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ;
; 499.855 ; 500.039      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ;
; 499.855 ; 500.039      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ;
; 499.855 ; 500.039      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ;
; 499.855 ; 500.039      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ;
; 499.855 ; 500.039      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ;
; 499.855 ; 500.039      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst4|altpll_component|auto_generated|pll1|clk[2]'                                                                                                           ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 49999.743 ; 49999.959    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Motores:inst|fstate.Avanza                                              ;
; 49999.743 ; 49999.959    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Motores:inst|fstate.Corrige_der                                         ;
; 49999.743 ; 49999.959    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Motores:inst|fstate.Corrige_izq                                         ;
; 49999.743 ; 49999.959    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Motores:inst|fstate.Gira_180                                            ;
; 49999.743 ; 49999.959    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Motores:inst|fstate.Gira_90_der                                         ;
; 49999.743 ; 49999.959    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Motores:inst|fstate.Gira_90_izq                                         ;
; 49999.743 ; 49999.959    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[0]                                    ;
; 49999.743 ; 49999.959    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[1]                                    ;
; 49999.743 ; 49999.959    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[2]                                    ;
; 49999.743 ; 49999.959    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[3]                                    ;
; 49999.743 ; 49999.959    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[4]                                    ;
; 49999.743 ; 49999.959    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[5]                                    ;
; 49999.743 ; 49999.959    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[6]                                    ;
; 49999.743 ; 49999.959    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[7]                                    ;
; 49999.743 ; 49999.959    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|fin_reg                                        ;
; 49999.744 ; 49999.960    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Motores:inst|fstate.Ganamos                                             ;
; 49999.744 ; 49999.960    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[10]                                   ;
; 49999.744 ; 49999.960    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[11]                                   ;
; 49999.744 ; 49999.960    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[12]                                   ;
; 49999.744 ; 49999.960    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[13]                                   ;
; 49999.744 ; 49999.960    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[14]                                   ;
; 49999.744 ; 49999.960    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[15]                                   ;
; 49999.744 ; 49999.960    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[16]                                   ;
; 49999.744 ; 49999.960    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[8]                                    ;
; 49999.744 ; 49999.960    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[9]                                    ;
; 49999.744 ; 49999.960    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|tiempo_limite[10]                              ;
; 49999.744 ; 49999.960    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|tiempo_limite[14]                              ;
; 49999.856 ; 50000.040    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Motores:inst|fstate.Avanza                                              ;
; 49999.856 ; 50000.040    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Motores:inst|fstate.Corrige_der                                         ;
; 49999.856 ; 50000.040    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Motores:inst|fstate.Corrige_izq                                         ;
; 49999.856 ; 50000.040    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Motores:inst|fstate.Ganamos                                             ;
; 49999.856 ; 50000.040    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Motores:inst|fstate.Gira_180                                            ;
; 49999.856 ; 50000.040    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Motores:inst|fstate.Gira_90_der                                         ;
; 49999.856 ; 50000.040    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Motores:inst|fstate.Gira_90_izq                                         ;
; 49999.856 ; 50000.040    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[0]                                    ;
; 49999.856 ; 50000.040    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[10]                                   ;
; 49999.856 ; 50000.040    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[11]                                   ;
; 49999.856 ; 50000.040    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[12]                                   ;
; 49999.856 ; 50000.040    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[13]                                   ;
; 49999.856 ; 50000.040    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[14]                                   ;
; 49999.856 ; 50000.040    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[15]                                   ;
; 49999.856 ; 50000.040    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[16]                                   ;
; 49999.856 ; 50000.040    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[1]                                    ;
; 49999.856 ; 50000.040    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[2]                                    ;
; 49999.856 ; 50000.040    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[3]                                    ;
; 49999.856 ; 50000.040    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[4]                                    ;
; 49999.856 ; 50000.040    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[5]                                    ;
; 49999.856 ; 50000.040    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[6]                                    ;
; 49999.856 ; 50000.040    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[7]                                    ;
; 49999.856 ; 50000.040    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[8]                                    ;
; 49999.856 ; 50000.040    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[9]                                    ;
; 49999.856 ; 50000.040    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|fin_reg                                        ;
; 49999.856 ; 50000.040    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|tiempo_limite[10]                              ;
; 49999.856 ; 50000.040    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|tiempo_limite[14]                              ;
; 49999.981 ; 49999.981    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst4|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 49999.981 ; 49999.981    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst4|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 49999.983 ; 49999.983    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[0]|clk                                                   ;
; 49999.983 ; 49999.983    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[1]|clk                                                   ;
; 49999.983 ; 49999.983    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[2]|clk                                                   ;
; 49999.983 ; 49999.983    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[3]|clk                                                   ;
; 49999.983 ; 49999.983    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[4]|clk                                                   ;
; 49999.983 ; 49999.983    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[5]|clk                                                   ;
; 49999.983 ; 49999.983    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[6]|clk                                                   ;
; 49999.983 ; 49999.983    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[7]|clk                                                   ;
; 49999.983 ; 49999.983    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|fin_reg|clk                                                       ;
; 49999.983 ; 49999.983    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst|fstate.Avanza|clk                                                  ;
; 49999.983 ; 49999.983    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst|fstate.Corrige_der|clk                                             ;
; 49999.983 ; 49999.983    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst|fstate.Corrige_izq|clk                                             ;
; 49999.983 ; 49999.983    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst|fstate.Gira_180|clk                                                ;
; 49999.983 ; 49999.983    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst|fstate.Gira_90_der|clk                                             ;
; 49999.983 ; 49999.983    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst|fstate.Gira_90_izq|clk                                             ;
; 49999.984 ; 49999.984    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[10]|clk                                                  ;
; 49999.984 ; 49999.984    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[11]|clk                                                  ;
; 49999.984 ; 49999.984    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[12]|clk                                                  ;
; 49999.984 ; 49999.984    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[13]|clk                                                  ;
; 49999.984 ; 49999.984    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[14]|clk                                                  ;
; 49999.984 ; 49999.984    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[15]|clk                                                  ;
; 49999.984 ; 49999.984    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[16]|clk                                                  ;
; 49999.984 ; 49999.984    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[8]|clk                                                   ;
; 49999.984 ; 49999.984    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[9]|clk                                                   ;
; 49999.984 ; 49999.984    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|tiempo_limite[10]|clk                                             ;
; 49999.984 ; 49999.984    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|tiempo_limite[14]|clk                                             ;
; 49999.984 ; 49999.984    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst|fstate.Ganamos|clk                                                 ;
; 50000.016 ; 50000.016    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[0]|clk                                                   ;
; 50000.016 ; 50000.016    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[10]|clk                                                  ;
; 50000.016 ; 50000.016    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[11]|clk                                                  ;
; 50000.016 ; 50000.016    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[12]|clk                                                  ;
; 50000.016 ; 50000.016    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[13]|clk                                                  ;
; 50000.016 ; 50000.016    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[14]|clk                                                  ;
; 50000.016 ; 50000.016    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[15]|clk                                                  ;
; 50000.016 ; 50000.016    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[16]|clk                                                  ;
; 50000.016 ; 50000.016    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[1]|clk                                                   ;
; 50000.016 ; 50000.016    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[2]|clk                                                   ;
; 50000.016 ; 50000.016    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[3]|clk                                                   ;
; 50000.016 ; 50000.016    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[4]|clk                                                   ;
; 50000.016 ; 50000.016    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[5]|clk                                                   ;
; 50000.016 ; 50000.016    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[6]|clk                                                   ;
; 50000.016 ; 50000.016    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[7]|clk                                                   ;
; 50000.016 ; 50000.016    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[8]|clk                                                   ;
; 50000.016 ; 50000.016    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[9]|clk                                                   ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; ADC_DOUT  ; inclk0     ; 2.044 ; 2.129 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; areset    ; inclk0     ; 5.388 ; 5.662 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; SEL[*]    ; inclk0     ; 4.897 ; 5.288 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
;  SEL[0]   ; inclk0     ; 4.794 ; 5.149 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
;  SEL[1]   ; inclk0     ; 4.897 ; 5.288 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; areset    ; inclk0     ; 5.037 ; 5.418 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; llego     ; inclk0     ; 3.797 ; 4.105 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; ADC_DOUT  ; inclk0     ; -1.483 ; -1.572 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; areset    ; inclk0     ; -2.997 ; -3.350 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; SEL[*]    ; inclk0     ; -2.816 ; -3.148 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
;  SEL[0]   ; inclk0     ; -2.924 ; -3.221 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
;  SEL[1]   ; inclk0     ; -2.816 ; -3.148 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; areset    ; inclk0     ; -4.404 ; -4.765 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; llego     ; inclk0     ; -2.660 ; -2.970 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; ADC_CS_N  ; inclk0     ; 4.893 ; 4.893 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN   ; inclk0     ; 4.320 ; 4.330 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK  ; inclk0     ; 3.601 ; 3.595 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; VELD      ; inclk0     ; 2.433 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; VELI      ; inclk0     ; 2.431 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; VELD      ; inclk0     ;       ; 2.396 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; VELI      ; inclk0     ;       ; 2.394 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; CLK10KHz  ; inclk0     ; 2.435 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; MD0       ; inclk0     ; 5.052 ; 4.982 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; MD1       ; inclk0     ; 4.149 ; 4.190 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; MI0       ; inclk0     ; 4.871 ; 4.799 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; MI1       ; inclk0     ; 4.662 ; 4.751 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; CLK10KHz  ; inclk0     ;       ; 2.398 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; ADC_CS_N  ; inclk0     ; 4.301 ; 4.321 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN   ; inclk0     ; 3.828 ; 3.837 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK  ; inclk0     ; 3.135 ; 3.131 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; VELD      ; inclk0     ; 2.023 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; VELI      ; inclk0     ; 2.021 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; VELD      ; inclk0     ;       ; 1.987 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; VELI      ; inclk0     ;       ; 1.985 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; CLK10KHz  ; inclk0     ; 2.025 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; MD0       ; inclk0     ; 4.232 ; 4.218 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; MD1       ; inclk0     ; 3.445 ; 3.433 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; MI0       ; inclk0     ; 3.967 ; 3.925 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; MI1       ; inclk0     ; 4.019 ; 4.098 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; CLK10KHz  ; inclk0     ;       ; 1.990 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                          ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; inst4|altpll_component|auto_generated|pll1|clk[2] ; 997.158 ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; 998.218 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.186 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+---------------------------------------------------+-----------+---------------+
; Clock                                             ; Slack     ; End Point TNS ;
+---------------------------------------------------+-----------+---------------+
; inclk0                                            ; 9.587     ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; 499.782   ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[2] ; 49999.782 ; 0.000         ;
+---------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                          ;
+---------+---------------------------------------------+---------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                   ; To Node                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------+---------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 997.158 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[11] ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.087     ; 2.742      ;
; 997.162 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[8]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.087     ; 2.738      ;
; 997.194 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[5]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.087     ; 2.706      ;
; 997.196 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[4]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.087     ; 2.704      ;
; 997.312 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[9]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.087     ; 2.588      ;
; 997.331 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[6]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.087     ; 2.569      ;
; 997.336 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[10] ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.087     ; 2.564      ;
; 997.352 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[7]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.087     ; 2.548      ;
; 997.382 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[1]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.089     ; 2.516      ;
; 997.452 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[2]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.089     ; 2.446      ;
; 997.474 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[0]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.089     ; 2.424      ;
; 997.509 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[2]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.088     ; 2.390      ;
; 997.554 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[10] ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.088     ; 2.345      ;
; 997.573 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[4]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.088     ; 2.326      ;
; 997.580 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[0]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.089     ; 2.318      ;
; 997.591 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[3]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.089     ; 2.307      ;
; 997.612 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[1]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.089     ; 2.286      ;
; 997.635 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[6]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.089     ; 2.263      ;
; 997.644 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[3]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.088     ; 2.255      ;
; 997.650 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[11] ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.088     ; 2.249      ;
; 997.713 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[8]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.089     ; 2.185      ;
; 997.724 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[9]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.088     ; 2.175      ;
; 997.738 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[5]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.088     ; 2.161      ;
; 997.746 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[7]  ; Motores:inst|fstate.Avanza      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.089     ; 2.152      ;
; 997.834 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[11] ; Motores:inst|fstate.Gira_90_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.087     ; 2.066      ;
; 997.838 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[8]  ; Motores:inst|fstate.Gira_90_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.087     ; 2.062      ;
; 997.839 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[5]  ; Motores:inst|fstate.Gira_90_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.087     ; 2.061      ;
; 997.841 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[4]  ; Motores:inst|fstate.Gira_90_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.087     ; 2.059      ;
; 997.861 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[1]  ; Motores:inst|fstate.Corrige_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.089     ; 2.037      ;
; 997.889 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[1]  ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.089     ; 2.009      ;
; 997.890 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[1]  ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.089     ; 2.008      ;
; 997.961 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[2]  ; Motores:inst|fstate.Gira_90_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.089     ; 1.937      ;
; 997.976 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[6]  ; Motores:inst|fstate.Gira_90_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.087     ; 1.924      ;
; 997.983 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[0]  ; Motores:inst|fstate.Gira_90_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.089     ; 1.915      ;
; 997.988 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[9]  ; Motores:inst|fstate.Gira_90_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.087     ; 1.912      ;
; 997.988 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[2]  ; Motores:inst|fstate.Corrige_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.088     ; 1.911      ;
; 997.997 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[7]  ; Motores:inst|fstate.Gira_90_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.087     ; 1.903      ;
; 998.012 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[10] ; Motores:inst|fstate.Gira_90_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.087     ; 1.888      ;
; 998.016 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[2]  ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.088     ; 1.883      ;
; 998.017 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[2]  ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.088     ; 1.882      ;
; 998.025 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[1]  ; Motores:inst|fstate.Corrige_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.089     ; 1.873      ;
; 998.033 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[10] ; Motores:inst|fstate.Corrige_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.088     ; 1.866      ;
; 998.034 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[11] ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.087     ; 1.866      ;
; 998.035 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[11] ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.087     ; 1.865      ;
; 998.038 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[8]  ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.087     ; 1.862      ;
; 998.039 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[5]  ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.087     ; 1.861      ;
; 998.039 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[8]  ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.087     ; 1.861      ;
; 998.040 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[5]  ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.087     ; 1.860      ;
; 998.041 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[4]  ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.087     ; 1.859      ;
; 998.042 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[4]  ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.087     ; 1.858      ;
; 998.052 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[4]  ; Motores:inst|fstate.Corrige_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.088     ; 1.847      ;
; 998.059 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[0]  ; Motores:inst|fstate.Corrige_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.089     ; 1.839      ;
; 998.061 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[10] ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.088     ; 1.838      ;
; 998.062 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[10] ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.088     ; 1.837      ;
; 998.080 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[4]  ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.088     ; 1.819      ;
; 998.081 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[4]  ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.088     ; 1.818      ;
; 998.087 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[0]  ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.089     ; 1.811      ;
; 998.088 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[0]  ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.089     ; 1.810      ;
; 998.100 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[3]  ; Motores:inst|fstate.Gira_90_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.089     ; 1.798      ;
; 998.114 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[6]  ; Motores:inst|fstate.Corrige_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.089     ; 1.784      ;
; 998.121 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[1]  ; Motores:inst|fstate.Gira_90_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.089     ; 1.777      ;
; 998.123 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[3]  ; Motores:inst|fstate.Corrige_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.088     ; 1.776      ;
; 998.129 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[11] ; Motores:inst|fstate.Corrige_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.088     ; 1.770      ;
; 998.133 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[11] ; Motores:inst|fstate.Corrige_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.087     ; 1.767      ;
; 998.137 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[8]  ; Motores:inst|fstate.Corrige_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.087     ; 1.763      ;
; 998.138 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[5]  ; Motores:inst|fstate.Corrige_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.087     ; 1.762      ;
; 998.140 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[4]  ; Motores:inst|fstate.Corrige_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.087     ; 1.760      ;
; 998.142 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[6]  ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.089     ; 1.756      ;
; 998.143 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[6]  ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.089     ; 1.755      ;
; 998.151 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[3]  ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.088     ; 1.748      ;
; 998.152 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[3]  ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.088     ; 1.747      ;
; 998.152 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[2]  ; Motores:inst|fstate.Corrige_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.088     ; 1.747      ;
; 998.157 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[11] ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.088     ; 1.742      ;
; 998.158 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[11] ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.088     ; 1.741      ;
; 998.161 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[2]  ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.089     ; 1.737      ;
; 998.162 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[2]  ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.089     ; 1.736      ;
; 998.163 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[11] ; Motores:inst|fstate.Corrige_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.087     ; 1.737      ;
; 998.167 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[8]  ; Motores:inst|fstate.Corrige_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.087     ; 1.733      ;
; 998.176 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[6]  ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.087     ; 1.724      ;
; 998.177 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[6]  ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.087     ; 1.723      ;
; 998.183 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[0]  ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.089     ; 1.715      ;
; 998.184 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[0]  ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.089     ; 1.714      ;
; 998.188 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[9]  ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.087     ; 1.712      ;
; 998.189 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[9]  ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.087     ; 1.711      ;
; 998.191 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[1]  ; Motores:inst|fstate.Gira_90_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.089     ; 1.707      ;
; 998.192 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[8]  ; Motores:inst|fstate.Corrige_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.089     ; 1.706      ;
; 998.197 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[10] ; Motores:inst|fstate.Corrige_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.088     ; 1.702      ;
; 998.197 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[7]  ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.087     ; 1.703      ;
; 998.198 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[7]  ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.087     ; 1.702      ;
; 998.199 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[5]  ; Motores:inst|fstate.Corrige_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.087     ; 1.701      ;
; 998.201 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[4]  ; Motores:inst|fstate.Corrige_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.087     ; 1.699      ;
; 998.203 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[9]  ; Motores:inst|fstate.Corrige_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.088     ; 1.696      ;
; 998.212 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[10] ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.087     ; 1.688      ;
; 998.213 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[10] ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.087     ; 1.687      ;
; 998.216 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[4]  ; Motores:inst|fstate.Corrige_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.088     ; 1.683      ;
; 998.217 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[5]  ; Motores:inst|fstate.Corrige_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.088     ; 1.682      ;
; 998.220 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[8]  ; Motores:inst|fstate.Gira_90_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.089     ; 1.678      ;
; 998.221 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[8]  ; Motores:inst|fstate.Gira_180    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.089     ; 1.677      ;
; 998.223 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[0]  ; Motores:inst|fstate.Corrige_izq ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.089     ; 1.675      ;
; 998.225 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[7]  ; Motores:inst|fstate.Corrige_der ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1000.000     ; -0.089     ; 1.673      ;
+---------+---------------------------------------------+---------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                   ;
+---------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                        ; To Node                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 998.218 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.739      ;
; 998.218 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.739      ;
; 998.218 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.739      ;
; 998.218 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.739      ;
; 998.218 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.739      ;
; 998.218 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.739      ;
; 998.218 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.739      ;
; 998.218 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.739      ;
; 998.218 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.739      ;
; 998.218 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.739      ;
; 998.218 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.739      ;
; 998.224 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.733      ;
; 998.224 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.733      ;
; 998.224 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.733      ;
; 998.224 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.733      ;
; 998.224 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.733      ;
; 998.224 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.733      ;
; 998.224 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.733      ;
; 998.224 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.733      ;
; 998.224 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.733      ;
; 998.224 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.733      ;
; 998.224 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.733      ;
; 998.249 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.031     ; 1.707      ;
; 998.249 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.031     ; 1.707      ;
; 998.249 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.031     ; 1.707      ;
; 998.249 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.031     ; 1.707      ;
; 998.249 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.031     ; 1.707      ;
; 998.249 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.031     ; 1.707      ;
; 998.249 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.031     ; 1.707      ;
; 998.249 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.031     ; 1.707      ;
; 998.250 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.707      ;
; 998.250 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.707      ;
; 998.250 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.707      ;
; 998.250 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.707      ;
; 998.250 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.707      ;
; 998.250 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.707      ;
; 998.250 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.707      ;
; 998.250 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.707      ;
; 998.250 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.707      ;
; 998.250 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.707      ;
; 998.250 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.707      ;
; 998.277 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.680      ;
; 998.277 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.680      ;
; 998.277 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.680      ;
; 998.277 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.680      ;
; 998.277 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.680      ;
; 998.277 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.680      ;
; 998.277 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.680      ;
; 998.285 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.672      ;
; 998.285 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.672      ;
; 998.285 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.672      ;
; 998.285 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.672      ;
; 998.285 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.672      ;
; 998.302 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.031     ; 1.654      ;
; 998.302 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.031     ; 1.654      ;
; 998.302 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.031     ; 1.654      ;
; 998.302 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.031     ; 1.654      ;
; 998.302 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.031     ; 1.654      ;
; 998.302 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.031     ; 1.654      ;
; 998.302 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.031     ; 1.654      ;
; 998.302 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.031     ; 1.654      ;
; 998.303 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.654      ;
; 998.303 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.654      ;
; 998.303 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.654      ;
; 998.303 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.654      ;
; 998.303 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.654      ;
; 998.303 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.654      ;
; 998.303 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.654      ;
; 998.303 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.654      ;
; 998.303 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.654      ;
; 998.303 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.654      ;
; 998.303 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.654      ;
; 998.308 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.031     ; 1.648      ;
; 998.308 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.031     ; 1.648      ;
; 998.308 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.031     ; 1.648      ;
; 998.308 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.031     ; 1.648      ;
; 998.308 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.031     ; 1.648      ;
; 998.308 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.031     ; 1.648      ;
; 998.308 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.031     ; 1.648      ;
; 998.308 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.031     ; 1.648      ;
; 998.316 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.029     ; 1.642      ;
; 998.316 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.029     ; 1.642      ;
; 998.316 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.029     ; 1.642      ;
; 998.316 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.029     ; 1.642      ;
; 998.323 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.634      ;
; 998.323 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.634      ;
; 998.323 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.634      ;
; 998.323 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.634      ;
; 998.323 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.634      ;
; 998.323 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.634      ;
; 998.323 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.634      ;
; 998.326 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.631      ;
; 998.326 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.631      ;
; 998.326 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.631      ;
; 998.326 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.631      ;
; 998.326 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.030     ; 1.631      ;
; 998.327 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.031     ; 1.629      ;
; 998.327 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.031     ; 1.629      ;
; 998.327 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.031     ; 1.629      ;
; 998.327 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.031     ; 1.629      ;
+---------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.186 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.202 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.323      ;
; 0.206 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.210 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.210 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.211 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.331      ;
; 0.211 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.331      ;
; 0.212 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.333      ;
; 0.216 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.336      ;
; 0.218 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.338      ;
; 0.230 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.351      ;
; 0.233 ; adc:inst8|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.353      ;
; 0.233 ; adc:inst8|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.353      ;
; 0.234 ; adc:inst8|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.354      ;
; 0.235 ; adc:inst8|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.355      ;
; 0.252 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.372      ;
; 0.254 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.261 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.381      ;
; 0.265 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.386      ;
; 0.270 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.390      ;
; 0.274 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.393      ;
; 0.278 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.399      ;
; 0.278 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.399      ;
; 0.280 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.401      ;
; 0.283 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.403      ;
; 0.284 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.404      ;
; 0.284 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.404      ;
; 0.284 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.404      ;
; 0.284 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.404      ;
; 0.288 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.408      ;
; 0.289 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.409      ;
; 0.289 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.409      ;
; 0.289 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.408      ;
; 0.292 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.412      ;
; 0.293 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.295 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.416      ;
; 0.297 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.417      ;
; 0.299 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.302 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.422      ;
; 0.303 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.307 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.311 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.315 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.316 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.325 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.446      ;
; 0.337 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.458      ;
; 0.345 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.466      ;
; 0.347 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.467      ;
; 0.349 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.469      ;
; 0.350 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.469      ;
; 0.350 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.470      ;
; 0.354 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.474      ;
; 0.358 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.479      ;
; 0.359 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.480      ;
; 0.360 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.479      ;
; 0.361 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.481      ;
; 0.361 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.480      ;
; 0.365 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.486      ;
; 0.372 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.493      ;
; 0.374 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.495      ;
; 0.375 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.494      ;
; 0.376 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.497      ;
; 0.378 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.499      ;
; 0.379 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.499      ;
; 0.395 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.514      ;
; 0.396 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.515      ;
; 0.397 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.516      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                   ;
+-------+--------------------------------------------+--------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.186 ; temporizador_doble:inst2|contador[15]      ; temporizador_doble:inst2|contador[15]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; temporizador_doble:inst2|contador[16]      ; temporizador_doble:inst2|contador[16]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Motores:inst|fstate.Ganamos                ; Motores:inst|fstate.Ganamos                ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; temporizador_doble:inst2|fin_reg           ; temporizador_doble:inst2|fin_reg           ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Motores:inst|fstate.Corrige_izq            ; Motores:inst|fstate.Corrige_izq            ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Motores:inst|fstate.Gira_90_der            ; Motores:inst|fstate.Gira_90_der            ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Motores:inst|fstate.Gira_180               ; Motores:inst|fstate.Gira_180               ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Motores:inst|fstate.Gira_90_izq            ; Motores:inst|fstate.Gira_90_izq            ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.324 ; temporizador_doble:inst2|fin_reg           ; Motores:inst|fstate.Gira_90_der            ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.444      ;
; 0.325 ; temporizador_doble:inst2|fin_reg           ; Motores:inst|fstate.Avanza                 ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.445      ;
; 0.325 ; temporizador_doble:inst2|fin_reg           ; Motores:inst|fstate.Gira_180               ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.445      ;
; 0.330 ; temporizador_doble:inst2|contador[16]      ; temporizador_doble:inst2|contador[15]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.451      ;
; 0.339 ; Motores:inst|fstate.Gira_90_der            ; temporizador_doble:inst2|tiempo_limite[10] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.460      ;
; 0.339 ; temporizador_doble:inst2|fin_reg           ; Motores:inst|fstate.Gira_90_izq            ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.459      ;
; 0.394 ; Motores:inst|fstate.Gira_180               ; temporizador_doble:inst2|tiempo_limite[10] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.515      ;
; 0.415 ; Motores:inst|fstate.Gira_90_izq            ; temporizador_doble:inst2|tiempo_limite[10] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.536      ;
; 0.425 ; Motores:inst|fstate.Corrige_der            ; Motores:inst|fstate.Corrige_der            ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.545      ;
; 0.444 ; temporizador_doble:inst2|contador[15]      ; temporizador_doble:inst2|contador[16]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.565      ;
; 0.448 ; temporizador_doble:inst2|contador[1]       ; temporizador_doble:inst2|contador[1]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.568      ;
; 0.458 ; temporizador_doble:inst2|contador[13]      ; temporizador_doble:inst2|contador[13]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; temporizador_doble:inst2|contador[14]      ; temporizador_doble:inst2|contador[14]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; temporizador_doble:inst2|contador[2]       ; temporizador_doble:inst2|contador[2]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.579      ;
; 0.461 ; temporizador_doble:inst2|contador[6]       ; temporizador_doble:inst2|contador[6]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; temporizador_doble:inst2|contador[9]       ; temporizador_doble:inst2|contador[9]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.582      ;
; 0.463 ; temporizador_doble:inst2|contador[8]       ; temporizador_doble:inst2|contador[8]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.584      ;
; 0.469 ; temporizador_doble:inst2|contador[0]       ; temporizador_doble:inst2|contador[0]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.589      ;
; 0.495 ; Motores:inst|fstate.Gira_90_der            ; temporizador_doble:inst2|tiempo_limite[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.616      ;
; 0.498 ; Motores:inst|fstate.Corrige_der            ; Motores:inst|fstate.Ganamos                ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.619      ;
; 0.505 ; temporizador_doble:inst2|tiempo_limite[14] ; temporizador_doble:inst2|contador[16]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.626      ;
; 0.507 ; Motores:inst|fstate.Gira_90_der            ; temporizador_doble:inst2|contador[15]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.628      ;
; 0.507 ; Motores:inst|fstate.Avanza                 ; Motores:inst|fstate.Corrige_der            ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.627      ;
; 0.517 ; temporizador_doble:inst2|contador[3]       ; temporizador_doble:inst2|contador[3]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.637      ;
; 0.520 ; temporizador_doble:inst2|contador[10]      ; temporizador_doble:inst2|contador[10]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; temporizador_doble:inst2|contador[7]       ; temporizador_doble:inst2|contador[7]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; temporizador_doble:inst2|contador[12]      ; temporizador_doble:inst2|contador[12]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.642      ;
; 0.522 ; temporizador_doble:inst2|contador[5]       ; temporizador_doble:inst2|contador[5]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.642      ;
; 0.549 ; Motores:inst|fstate.Avanza                 ; Motores:inst|fstate.Corrige_izq            ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.669      ;
; 0.554 ; temporizador_doble:inst2|contador[16]      ; temporizador_doble:inst2|fin_reg           ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.674      ;
; 0.556 ; Motores:inst|fstate.Gira_180               ; temporizador_doble:inst2|contador[15]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.677      ;
; 0.561 ; Motores:inst|fstate.Gira_180               ; temporizador_doble:inst2|tiempo_limite[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.682      ;
; 0.571 ; Motores:inst|fstate.Gira_90_izq            ; temporizador_doble:inst2|tiempo_limite[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.692      ;
; 0.584 ; Motores:inst|fstate.Gira_90_izq            ; temporizador_doble:inst2|contador[15]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.705      ;
; 0.584 ; Motores:inst|fstate.Avanza                 ; Motores:inst|fstate.Ganamos                ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.705      ;
; 0.586 ; temporizador_doble:inst2|contador[11]      ; temporizador_doble:inst2|contador[11]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.707      ;
; 0.591 ; temporizador_doble:inst2|contador[4]       ; temporizador_doble:inst2|contador[4]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.711      ;
; 0.592 ; Motores:inst|fstate.Corrige_izq            ; Motores:inst|fstate.Ganamos                ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.713      ;
; 0.596 ; temporizador_doble:inst2|contador[1]       ; temporizador_doble:inst2|contador[2]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.716      ;
; 0.604 ; temporizador_doble:inst2|tiempo_limite[14] ; temporizador_doble:inst2|contador[15]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.725      ;
; 0.606 ; temporizador_doble:inst2|contador[0]       ; temporizador_doble:inst2|contador[1]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.726      ;
; 0.606 ; temporizador_doble:inst2|contador[13]      ; temporizador_doble:inst2|contador[14]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.727      ;
; 0.608 ; temporizador_doble:inst2|contador[0]       ; temporizador_doble:inst2|contador[2]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.728      ;
; 0.611 ; temporizador_doble:inst2|contador[5]       ; temporizador_doble:inst2|contador[6]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.731      ;
; 0.611 ; temporizador_doble:inst2|contador[7]       ; temporizador_doble:inst2|contador[8]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.732      ;
; 0.613 ; temporizador_doble:inst2|contador[15]      ; temporizador_doble:inst2|fin_reg           ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.733      ;
; 0.619 ; temporizador_doble:inst2|contador[12]      ; temporizador_doble:inst2|contador[13]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.740      ;
; 0.621 ; temporizador_doble:inst2|contador[8]       ; temporizador_doble:inst2|contador[9]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.742      ;
; 0.621 ; temporizador_doble:inst2|contador[12]      ; temporizador_doble:inst2|contador[14]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.742      ;
; 0.622 ; temporizador_doble:inst2|contador[6]       ; temporizador_doble:inst2|contador[8]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.743      ;
; 0.624 ; temporizador_doble:inst2|contador[4]       ; temporizador_doble:inst2|contador[6]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.744      ;
; 0.643 ; Motores:inst|fstate.Avanza                 ; Motores:inst|fstate.Gira_180               ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.763      ;
; 0.644 ; Motores:inst|fstate.Avanza                 ; Motores:inst|fstate.Gira_90_izq            ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.764      ;
; 0.649 ; Motores:inst|fstate.Corrige_izq            ; Motores:inst|fstate.Avanza                 ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.769      ;
; 0.667 ; temporizador_doble:inst2|contador[11]      ; temporizador_doble:inst2|contador[12]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.788      ;
; 0.668 ; temporizador_doble:inst2|contador[9]       ; temporizador_doble:inst2|contador[10]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.789      ;
; 0.670 ; temporizador_doble:inst2|contador[11]      ; temporizador_doble:inst2|contador[13]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.791      ;
; 0.672 ; temporizador_doble:inst2|contador[11]      ; temporizador_doble:inst2|contador[14]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.793      ;
; 0.674 ; temporizador_doble:inst2|contador[7]       ; temporizador_doble:inst2|contador[9]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.795      ;
; 0.674 ; temporizador_doble:inst2|contador[3]       ; temporizador_doble:inst2|contador[6]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.794      ;
; 0.677 ; temporizador_doble:inst2|contador[2]       ; temporizador_doble:inst2|contador[3]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.797      ;
; 0.677 ; temporizador_doble:inst2|contador[5]       ; temporizador_doble:inst2|contador[8]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.798      ;
; 0.678 ; temporizador_doble:inst2|contador[6]       ; temporizador_doble:inst2|contador[7]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.798      ;
; 0.681 ; temporizador_doble:inst2|contador[4]       ; temporizador_doble:inst2|contador[5]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.801      ;
; 0.681 ; temporizador_doble:inst2|contador[10]      ; temporizador_doble:inst2|contador[12]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.802      ;
; 0.682 ; temporizador_doble:inst2|contador[8]       ; temporizador_doble:inst2|contador[10]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.803      ;
; 0.684 ; temporizador_doble:inst2|contador[10]      ; temporizador_doble:inst2|contador[13]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.805      ;
; 0.685 ; temporizador_doble:inst2|contador[6]       ; temporizador_doble:inst2|contador[9]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.806      ;
; 0.686 ; temporizador_doble:inst2|contador[10]      ; temporizador_doble:inst2|contador[14]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.807      ;
; 0.688 ; temporizador_doble:inst2|contador[2]       ; temporizador_doble:inst2|contador[6]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.808      ;
; 0.690 ; temporizador_doble:inst2|contador[4]       ; temporizador_doble:inst2|contador[8]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.811      ;
; 0.719 ; temporizador_doble:inst2|contador[1]       ; temporizador_doble:inst2|contador[3]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.839      ;
; 0.722 ; temporizador_doble:inst2|contador[14]      ; temporizador_doble:inst2|contador[15]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.843      ;
; 0.730 ; temporizador_doble:inst2|contador[1]       ; temporizador_doble:inst2|contador[6]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.850      ;
; 0.731 ; temporizador_doble:inst2|contador[3]       ; temporizador_doble:inst2|contador[5]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.851      ;
; 0.731 ; temporizador_doble:inst2|contador[0]       ; temporizador_doble:inst2|contador[3]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.851      ;
; 0.733 ; temporizador_doble:inst2|contador[5]       ; temporizador_doble:inst2|contador[7]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.853      ;
; 0.734 ; temporizador_doble:inst2|contador[9]       ; temporizador_doble:inst2|contador[12]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.855      ;
; 0.735 ; temporizador_doble:inst2|contador[7]       ; temporizador_doble:inst2|contador[10]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.856      ;
; 0.736 ; temporizador_doble:inst2|contador[3]       ; temporizador_doble:inst2|contador[4]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.856      ;
; 0.737 ; temporizador_doble:inst2|contador[9]       ; temporizador_doble:inst2|contador[13]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.858      ;
; 0.739 ; temporizador_doble:inst2|contador[9]       ; temporizador_doble:inst2|contador[14]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.860      ;
; 0.740 ; temporizador_doble:inst2|contador[16]      ; temporizador_doble:inst2|contador[10]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.861      ;
; 0.740 ; temporizador_doble:inst2|contador[5]       ; temporizador_doble:inst2|contador[9]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.861      ;
; 0.740 ; temporizador_doble:inst2|contador[3]       ; temporizador_doble:inst2|contador[8]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.861      ;
; 0.741 ; temporizador_doble:inst2|contador[16]      ; temporizador_doble:inst2|contador[12]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.862      ;
; 0.742 ; temporizador_doble:inst2|contador[0]       ; temporizador_doble:inst2|contador[6]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.862      ;
; 0.744 ; temporizador_doble:inst2|contador[16]      ; temporizador_doble:inst2|contador[3]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.864      ;
; 0.744 ; temporizador_doble:inst2|contador[16]      ; temporizador_doble:inst2|contador[7]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.864      ;
; 0.744 ; temporizador_doble:inst2|contador[16]      ; temporizador_doble:inst2|contador[5]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.864      ;
; 0.745 ; temporizador_doble:inst2|contador[2]       ; temporizador_doble:inst2|contador[5]       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.865      ;
; 0.746 ; temporizador_doble:inst2|contador[10]      ; temporizador_doble:inst2|contador[11]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.867      ;
+-------+--------------------------------------------+--------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inclk0'                                                                                            ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------+
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.621  ; 9.621        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~input|o                                              ;
; 9.631  ; 9.631        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~input|i                                              ;
; 10.369 ; 10.369       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.379 ; 10.379       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~input|o                                              ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; inclk0 ; Rise       ; inclk0                                                      ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                            ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                     ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|go                                                     ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ;
; 499.784 ; 500.000      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ;
; 499.815 ; 499.999      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ;
; 499.815 ; 499.999      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ;
; 499.815 ; 499.999      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ;
; 499.815 ; 499.999      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ;
; 499.815 ; 499.999      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ;
; 499.815 ; 499.999      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ;
; 499.815 ; 499.999      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ;
; 499.815 ; 499.999      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ;
; 499.815 ; 499.999      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ;
; 499.815 ; 499.999      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst4|altpll_component|auto_generated|pll1|clk[2]'                                                                                                           ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Motores:inst|fstate.Avanza                                              ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Motores:inst|fstate.Corrige_der                                         ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Motores:inst|fstate.Corrige_izq                                         ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Motores:inst|fstate.Ganamos                                             ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Motores:inst|fstate.Gira_180                                            ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Motores:inst|fstate.Gira_90_der                                         ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Motores:inst|fstate.Gira_90_izq                                         ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[0]                                    ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[10]                                   ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[11]                                   ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[12]                                   ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[13]                                   ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[14]                                   ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[15]                                   ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[16]                                   ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[1]                                    ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[2]                                    ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[3]                                    ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[4]                                    ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[5]                                    ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[6]                                    ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[7]                                    ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[8]                                    ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[9]                                    ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|fin_reg                                        ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|tiempo_limite[10]                              ;
; 49999.782 ; 49999.998    ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|tiempo_limite[14]                              ;
; 49999.816 ; 50000.000    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Motores:inst|fstate.Avanza                                              ;
; 49999.816 ; 50000.000    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Motores:inst|fstate.Corrige_der                                         ;
; 49999.816 ; 50000.000    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Motores:inst|fstate.Corrige_izq                                         ;
; 49999.816 ; 50000.000    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Motores:inst|fstate.Gira_180                                            ;
; 49999.816 ; 50000.000    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Motores:inst|fstate.Gira_90_der                                         ;
; 49999.816 ; 50000.000    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Motores:inst|fstate.Gira_90_izq                                         ;
; 49999.816 ; 50000.000    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[0]                                    ;
; 49999.816 ; 50000.000    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[1]                                    ;
; 49999.816 ; 50000.000    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[2]                                    ;
; 49999.816 ; 50000.000    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[3]                                    ;
; 49999.816 ; 50000.000    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[4]                                    ;
; 49999.816 ; 50000.000    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[5]                                    ;
; 49999.816 ; 50000.000    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[6]                                    ;
; 49999.816 ; 50000.000    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[7]                                    ;
; 49999.816 ; 50000.000    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|fin_reg                                        ;
; 49999.817 ; 50000.001    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Motores:inst|fstate.Ganamos                                             ;
; 49999.817 ; 50000.001    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[10]                                   ;
; 49999.817 ; 50000.001    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[11]                                   ;
; 49999.817 ; 50000.001    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[12]                                   ;
; 49999.817 ; 50000.001    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[13]                                   ;
; 49999.817 ; 50000.001    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[14]                                   ;
; 49999.817 ; 50000.001    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[15]                                   ;
; 49999.817 ; 50000.001    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[16]                                   ;
; 49999.817 ; 50000.001    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[8]                                    ;
; 49999.817 ; 50000.001    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|contador[9]                                    ;
; 49999.817 ; 50000.001    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|tiempo_limite[10]                              ;
; 49999.817 ; 50000.001    ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; temporizador_doble:inst2|tiempo_limite[14]                              ;
; 49999.995 ; 49999.995    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst4|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 49999.995 ; 49999.995    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst4|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 49999.996 ; 49999.996    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[0]|clk                                                   ;
; 49999.996 ; 49999.996    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[10]|clk                                                  ;
; 49999.996 ; 49999.996    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[11]|clk                                                  ;
; 49999.996 ; 49999.996    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[12]|clk                                                  ;
; 49999.996 ; 49999.996    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[13]|clk                                                  ;
; 49999.996 ; 49999.996    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[14]|clk                                                  ;
; 49999.996 ; 49999.996    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[15]|clk                                                  ;
; 49999.996 ; 49999.996    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[16]|clk                                                  ;
; 49999.996 ; 49999.996    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[1]|clk                                                   ;
; 49999.996 ; 49999.996    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[2]|clk                                                   ;
; 49999.996 ; 49999.996    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[3]|clk                                                   ;
; 49999.996 ; 49999.996    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[4]|clk                                                   ;
; 49999.996 ; 49999.996    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[5]|clk                                                   ;
; 49999.996 ; 49999.996    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[6]|clk                                                   ;
; 49999.996 ; 49999.996    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[7]|clk                                                   ;
; 49999.996 ; 49999.996    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[8]|clk                                                   ;
; 49999.996 ; 49999.996    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[9]|clk                                                   ;
; 49999.996 ; 49999.996    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|fin_reg|clk                                                       ;
; 49999.996 ; 49999.996    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|tiempo_limite[10]|clk                                             ;
; 49999.996 ; 49999.996    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|tiempo_limite[14]|clk                                             ;
; 49999.996 ; 49999.996    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst|fstate.Avanza|clk                                                  ;
; 49999.996 ; 49999.996    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst|fstate.Corrige_der|clk                                             ;
; 49999.996 ; 49999.996    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst|fstate.Corrige_izq|clk                                             ;
; 49999.996 ; 49999.996    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst|fstate.Ganamos|clk                                                 ;
; 49999.996 ; 49999.996    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst|fstate.Gira_180|clk                                                ;
; 49999.996 ; 49999.996    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst|fstate.Gira_90_der|clk                                             ;
; 49999.996 ; 49999.996    ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst|fstate.Gira_90_izq|clk                                             ;
; 50000.003 ; 50000.003    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[10]|clk                                                  ;
; 50000.003 ; 50000.003    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[11]|clk                                                  ;
; 50000.003 ; 50000.003    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[12]|clk                                                  ;
; 50000.003 ; 50000.003    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[13]|clk                                                  ;
; 50000.003 ; 50000.003    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[14]|clk                                                  ;
; 50000.003 ; 50000.003    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[15]|clk                                                  ;
; 50000.003 ; 50000.003    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[16]|clk                                                  ;
; 50000.003 ; 50000.003    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[8]|clk                                                   ;
; 50000.003 ; 50000.003    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[9]|clk                                                   ;
; 50000.003 ; 50000.003    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|tiempo_limite[10]|clk                                             ;
; 50000.003 ; 50000.003    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|tiempo_limite[14]|clk                                             ;
; 50000.003 ; 50000.003    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst|fstate.Ganamos|clk                                                 ;
; 50000.004 ; 50000.004    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[0]|clk                                                   ;
; 50000.004 ; 50000.004    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[1]|clk                                                   ;
; 50000.004 ; 50000.004    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[2]|clk                                                   ;
; 50000.004 ; 50000.004    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[3]|clk                                                   ;
; 50000.004 ; 50000.004    ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst2|contador[4]|clk                                                   ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; ADC_DOUT  ; inclk0     ; 1.422 ; 1.666 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; areset    ; inclk0     ; 3.441 ; 4.148 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; SEL[*]    ; inclk0     ; 3.213 ; 3.843 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
;  SEL[0]   ; inclk0     ; 3.144 ; 3.759 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
;  SEL[1]   ; inclk0     ; 3.213 ; 3.843 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; areset    ; inclk0     ; 3.293 ; 3.917 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; llego     ; inclk0     ; 2.524 ; 3.097 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; ADC_DOUT  ; inclk0     ; -1.049 ; -1.301 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; areset    ; inclk0     ; -1.997 ; -2.623 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; SEL[*]    ; inclk0     ; -1.898 ; -2.489 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
;  SEL[0]   ; inclk0     ; -1.943 ; -2.528 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
;  SEL[1]   ; inclk0     ; -1.898 ; -2.489 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; areset    ; inclk0     ; -2.867 ; -3.475 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; llego     ; inclk0     ; -1.792 ; -2.371 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; ADC_CS_N  ; inclk0     ; 3.222 ; 3.044 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN   ; inclk0     ; 2.733 ; 2.875 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK  ; inclk0     ; 2.358 ; 2.286 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; VELD      ; inclk0     ; 1.577 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; VELI      ; inclk0     ; 1.575 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; VELD      ; inclk0     ;       ; 1.606 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; VELI      ; inclk0     ;       ; 1.603 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; CLK10KHz  ; inclk0     ; 1.580 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; MD0       ; inclk0     ; 3.216 ; 3.269 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; MD1       ; inclk0     ; 2.618 ; 2.743 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; MI0       ; inclk0     ; 3.202 ; 3.011 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; MI1       ; inclk0     ; 3.056 ; 3.016 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; CLK10KHz  ; inclk0     ;       ; 1.608 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; ADC_CS_N  ; inclk0     ; 2.833 ; 2.664 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN   ; inclk0     ; 2.409 ; 2.545 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK  ; inclk0     ; 2.047 ; 1.978 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; VELD      ; inclk0     ; 1.304 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; VELI      ; inclk0     ; 1.302 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; VELD      ; inclk0     ;       ; 1.333 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; VELI      ; inclk0     ;       ; 1.330 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; CLK10KHz  ; inclk0     ; 1.307 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; MD0       ; inclk0     ; 2.649 ; 2.803 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; MD1       ; inclk0     ; 2.156 ; 2.243 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; MI0       ; inclk0     ; 2.607 ; 2.461 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; MI1       ; inclk0     ; 2.635 ; 2.587 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; CLK10KHz  ; inclk0     ;       ; 1.335 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                             ;
+----------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                              ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 995.018 ; 0.186 ; N/A      ; N/A     ; 9.587               ;
;  inclk0                                            ; N/A     ; N/A   ; N/A      ; N/A     ; 9.587               ;
;  inst4|altpll_component|auto_generated|pll1|clk[0] ; 996.792 ; 0.186 ; N/A      ; N/A     ; 499.743             ;
;  inst4|altpll_component|auto_generated|pll1|clk[2] ; 995.018 ; 0.186 ; N/A      ; N/A     ; 49999.743           ;
; Design-wide TNS                                    ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  inclk0                                            ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+---------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; ADC_DOUT  ; inclk0     ; 2.301 ; 2.378 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; areset    ; inclk0     ; 6.090 ; 6.499 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; SEL[*]    ; inclk0     ; 5.618 ; 6.122 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
;  SEL[0]   ; inclk0     ; 5.498 ; 5.955 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
;  SEL[1]   ; inclk0     ; 5.618 ; 6.122 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; areset    ; inclk0     ; 5.745 ; 6.197 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; llego     ; inclk0     ; 4.377 ; 4.776 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; ADC_DOUT  ; inclk0     ; -1.049 ; -1.301 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; areset    ; inclk0     ; -1.997 ; -2.623 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; SEL[*]    ; inclk0     ; -1.898 ; -2.489 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
;  SEL[0]   ; inclk0     ; -1.943 ; -2.528 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
;  SEL[1]   ; inclk0     ; -1.898 ; -2.489 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; areset    ; inclk0     ; -2.867 ; -3.475 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; llego     ; inclk0     ; -1.792 ; -2.371 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; ADC_CS_N  ; inclk0     ; 5.428 ; 5.355 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN   ; inclk0     ; 4.736 ; 4.795 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK  ; inclk0     ; 3.981 ; 3.967 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; VELD      ; inclk0     ; 2.691 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; VELI      ; inclk0     ; 2.689 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; VELD      ; inclk0     ;       ; 2.651 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; VELI      ; inclk0     ;       ; 2.649 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; CLK10KHz  ; inclk0     ; 2.693 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; MD0       ; inclk0     ; 5.566 ; 5.518 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; MD1       ; inclk0     ; 4.574 ; 4.657 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; MI0       ; inclk0     ; 5.404 ; 5.268 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; MI1       ; inclk0     ; 5.147 ; 5.232 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; CLK10KHz  ; inclk0     ;       ; 2.654 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; ADC_CS_N  ; inclk0     ; 2.833 ; 2.664 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN   ; inclk0     ; 2.409 ; 2.545 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK  ; inclk0     ; 2.047 ; 1.978 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; VELD      ; inclk0     ; 1.304 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; VELI      ; inclk0     ; 1.302 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; VELD      ; inclk0     ;       ; 1.333 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; VELI      ; inclk0     ;       ; 1.330 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; CLK10KHz  ; inclk0     ; 1.307 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; MD0       ; inclk0     ; 2.649 ; 2.803 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; MD1       ; inclk0     ; 2.156 ; 2.243 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; MI0       ; inclk0     ; 2.607 ; 2.461 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; MI1       ; inclk0     ; 2.635 ; 2.587 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
; CLK10KHz  ; inclk0     ;       ; 1.335 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ADC_SCLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_DIN       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VELD          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VELI          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MD0           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MI0           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MD1           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MI1           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CLK10KHz      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; areset                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inclk0                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; llego                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SEL[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SEL[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DOUT                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ADC_CS_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ADC_DIN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; VELD          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; VELI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; MD0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; MI0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; MD1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; MI1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; CLK10KHz      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CS_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ADC_DIN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; VELD          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; VELI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MD0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MI0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MD1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; MI1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; CLK10KHz      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CS_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ADC_DIN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VELD          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VELI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MD0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MI0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MD1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; MI1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CLK10KHz      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 980      ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 182      ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1211     ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 980      ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 182      ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1211     ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 79    ; 79   ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 18    ; 18   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Nov 21 01:15:33 2024
Info: Command: quartus_sta ratatouille -c ratatouille
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ratatouille.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name inclk0 inclk0
    Info (332110): create_generated_clock -source {inst4|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -duty_cycle 50.00 -name {inst4|altpll_component|auto_generated|pll1|clk[0]} {inst4|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst4|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 1250 -duty_cycle 75.00 -name {inst4|altpll_component|auto_generated|pll1|clk[1]} {inst4|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {inst4|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5000 -duty_cycle 50.00 -name {inst4|altpll_component|auto_generated|pll1|clk[2]} {inst4|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 995.018
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   995.018         0.000 inst4|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   996.792         0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.358         0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.358         0.000 inst4|altpll_component|auto_generated|pll1|clk[2] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.835
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.835         0.000 inclk0 
    Info (332119):   499.747         0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 49999.747         0.000 inst4|altpll_component|auto_generated|pll1|clk[2] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 995.563
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   995.563         0.000 inst4|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   997.108         0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.312         0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.312         0.000 inst4|altpll_component|auto_generated|pll1|clk[2] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.818
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.818         0.000 inclk0 
    Info (332119):   499.743         0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 49999.743         0.000 inst4|altpll_component|auto_generated|pll1|clk[2] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 997.158
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   997.158         0.000 inst4|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   998.218         0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.186         0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186         0.000 inst4|altpll_component|auto_generated|pll1|clk[2] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.587
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.587         0.000 inclk0 
    Info (332119):   499.782         0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 49999.782         0.000 inst4|altpll_component|auto_generated|pll1|clk[2] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4624 megabytes
    Info: Processing ended: Thu Nov 21 01:15:37 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


