// Seed: 2109710648
module module_0 (
    output wire id_0,
    input  wor  id_1
);
  wire id_3;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input wor id_2,
    input supply1 id_3,
    input wand id_4,
    input supply1 id_5,
    output supply0 id_6,
    input supply0 id_7,
    input tri1 id_8,
    input tri id_9,
    output wand id_10,
    output supply1 id_11,
    input wand id_12,
    output wire id_13,
    input wand id_14,
    input tri id_15
);
  specify
    (id_17 => id_18) = 1;
    (id_19 *> id_20) = 1;
  endspecify
  nand (
      id_11,
      id_14,
      id_20,
      id_7,
      id_19,
      id_17,
      id_5,
      id_8,
      id_2,
      id_12,
      id_15,
      id_3,
      id_18,
      id_0,
      id_9,
      id_4
  );
  module_0(
      id_6, id_1
  );
endmodule
