Info: constrained 'usb_pu' to bel 'X6/Y33/io0'
Info: constrained 'usb_n' to bel 'X10/Y33/io1'
Info: constrained 'usb_p' to bel 'X9/Y33/io0'
Info: constrained 'led' to bel 'X5/Y33/io1'
Info: constrained 'clk' to bel 'X0/Y30/io0'
Info: constraining clock net 'clk' to 16.00 MHz
Info: constraining clock net 'clk_pll' to 48.00 MHz
Info: constraining clock net 'clk_1mhz' to 1.00 MHz
Info: constraining clock net 'clk_2mhz' to 2.00 MHz

Info: Packing constants..
Info: Packing IOs..
Info: usb_p feeds SB_IO u_usb_p, removing $nextpnr_iobuf usb_p.
Info: usb_n feeds SB_IO u_usb_n, removing $nextpnr_iobuf usb_n.
Info: usb_pu feeds SB_IO u_usb_pu, removing $nextpnr_obuf usb_pu.
Info: Packing LUT-FFs..
Info:      868 LCs used as LUT4 only
Info:      405 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      121 LCs used as DFF only
Info: Packing carries..
Info:       55 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:       15 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'u_pll' to X16/Y0/pll_3
Info: Packing special functions..
Info: Packing PLLs..
Info:     Input frequency of PLL 'u_pll' is constrained to 16.0 MHz
Info:     VCO frequency of PLL 'u_pll' is constrained to 768.0 MHz
Info:   PLL 'u_pll' has LOCK output, need to pass all outputs via LUT
Info:   constrained 'u_prescaler.rstn_i_SB_LUT4_I3_LC' to X1/Y1/lc0
Info: Promoting globals..
Info: promoting u_usb_cdc.rstn_SB_LUT4_I3_O [reset] (fanout 363)
Info: promoting u_usb_cdc.rstn_SB_LUT4_I3_1_O [reset] (fanout 73)
Info: promoting u_usb_cdc.clk_gate [cen] (fanout 181)
Info: promoting clk_2mhz (fanout 61)
Info: promoting u_app.rstn_SB_LUT4_I3_O [reset] (fanout 37)
Info: promoting clk_1mhz (fanout 25)
Info: promoting sleep_sq_SB_LUT4_I2_O [cen] (fanout 20)
Info: Constraining chains...
Info:       35 LCs used to legalise carry chains.
Info: Checksum: 0x4fb56fa2

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x181fd154

Info: Device utilisation:
Info: 	         ICESTORM_LC:  1472/ 7680    19%
Info: 	        ICESTORM_RAM:     0/   32     0%
Info: 	               SB_IO:     5/  256     1%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     1/    2    50%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 8 cells based on constraints.
Info: Creating initial analytic placement for 1326 cells, random placement wirelen = 41576.
Info:     at initial placer iter 0, wirelen = 269
Info:     at initial placer iter 1, wirelen = 285
Info:     at initial placer iter 2, wirelen = 242
Info:     at initial placer iter 3, wirelen = 259
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 248, spread = 5446, legal = 6048; time = 0.03s
Info:     at iteration #2, type ALL: wirelen solved = 596, spread = 4775, legal = 5343; time = 0.18s
Info:     at iteration #3, type ALL: wirelen solved = 853, spread = 4968, legal = 6453; time = 0.04s
Info:     at iteration #4, type ALL: wirelen solved = 1078, spread = 4849, legal = 5280; time = 0.03s
Info:     at iteration #5, type ALL: wirelen solved = 1413, spread = 4696, legal = 5145; time = 0.03s
Info:     at iteration #6, type ALL: wirelen solved = 1469, spread = 4595, legal = 5417; time = 0.03s
Info:     at iteration #7, type ALL: wirelen solved = 1581, spread = 4734, legal = 5805; time = 0.03s
Info:     at iteration #8, type ALL: wirelen solved = 1859, spread = 4950, legal = 5550; time = 0.41s
Info:     at iteration #9, type ALL: wirelen solved = 1974, spread = 4792, legal = 5843; time = 0.04s
Info:     at iteration #10, type ALL: wirelen solved = 2080, spread = 4703, legal = 5821; time = 0.43s
Info: HeAP Placer Time: 1.44s
Info:   of which solving equations: 0.31s
Info:   of which spreading cells: 0.04s
Info:   of which strict legalisation: 0.98s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 494, wirelen = 5145
Info:   at iteration #5: temp = 0.000000, timing cost = 446, wirelen = 4323
Info:   at iteration #10: temp = 0.000000, timing cost = 432, wirelen = 3971
Info:   at iteration #15: temp = 0.000000, timing cost = 462, wirelen = 3792
Info:   at iteration #18: temp = 0.000000, timing cost = 431, wirelen = 3731 
Info: SA placement time 0.76s

Info: Max frequency for clock 'clk_1mhz_$glb_clk': 95.18 MHz (PASS at 1.00 MHz)
Info: Max frequency for clock           'clk_pll': 51.65 MHz (PASS at 48.00 MHz)
Info: Max frequency for clock 'clk_2mhz_$glb_clk': 70.22 MHz (PASS at 2.00 MHz)
Info: Max frequency for clock      'clk$SB_IO_IN': 303.86 MHz (PASS at 16.00 MHz)

Info: Max delay <async>                   -> posedge clk_pll          : 2.65 ns
Info: Max delay posedge clk$SB_IO_IN      -> posedge clk_pll          : 2.35 ns
Info: Max delay posedge clk_1mhz_$glb_clk -> <async>                  : 5.52 ns
Info: Max delay posedge clk_1mhz_$glb_clk -> posedge clk_2mhz_$glb_clk: 4.27 ns
Info: Max delay posedge clk_1mhz_$glb_clk -> posedge clk_pll          : 5.48 ns
Info: Max delay posedge clk_2mhz_$glb_clk -> posedge clk_1mhz_$glb_clk: 3.88 ns
Info: Max delay posedge clk_2mhz_$glb_clk -> posedge clk_pll          : 6.34 ns
Info: Max delay posedge clk_pll           -> <async>                  : 6.07 ns
Info: Max delay posedge clk_pll           -> posedge clk_2mhz_$glb_clk: 9.77 ns

Info: Slack histogram:
Info:  legend: * represents 36 endpoint(s)
Info:          + represents [1,36) endpoint(s)
Info: [  1473,  51292) |************************************************************ 
Info: [ 51292, 101111) |+
Info: [101111, 150930) | 
Info: [150930, 200749) | 
Info: [200749, 250568) | 
Info: [250568, 300387) | 
Info: [300387, 350206) | 
Info: [350206, 400025) | 
Info: [400025, 449844) | 
Info: [449844, 499663) |*******+
Info: [499663, 549482) | 
Info: [549482, 599301) | 
Info: [599301, 649120) | 
Info: [649120, 698939) | 
Info: [698939, 748758) | 
Info: [748758, 798577) | 
Info: [798577, 848396) | 
Info: [848396, 898215) | 
Info: [898215, 948034) | 
Info: [948034, 997853) |**+
Info: Checksum: 0xc6f617b7

Info: Routing..
Info: Setting up routing queue.
Info: Routing 5047 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       73        926 |   73   926 |      4137|       0.32       0.32|
Info:       2000 |      234       1752 |  161   826 |      3362|       0.13       0.45|
Info:       3000 |      568       2369 |  334   617 |      2752|       0.13       0.58|
Info:       4000 |      878       3043 |  310   674 |      2116|       0.12       0.70|
Info:       5000 |     1241       3670 |  363   627 |      1589|       0.13       0.82|
Info:       6000 |     1602       4303 |  361   633 |      1043|       0.12       0.95|
Info:       7000 |     1976       4904 |  374   601 |       518|       0.11       1.06|
Info:       7684 |     2113       5452 |  137   548 |         0|       0.22       1.28|
Info: Routing complete.
Info: Router1 time 1.28s
Info: Checksum: 0x6d912d51

Info: Critical path report for clock 'clk_1mhz_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_19_LC.O
Info:  1.4  2.2    Net sleep_sq_SB_LUT4_I0_I3[1] budget 0.000000 ns (1,26) -> (1,24)
Info:                Sink $nextpnr_ICESTORM_LC_4.I1
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:81.21-81.27
Info:  0.4  2.6  Source $nextpnr_ICESTORM_LC_4.COUT
Info:  0.0  2.6    Net $nextpnr_ICESTORM_LC_4$O budget 0.000000 ns (1,24) -> (1,24)
Info:                Sink up_cnt_SB_CARRY_CI$CARRY.CIN
Info:  0.2  2.8  Source up_cnt_SB_CARRY_CI$CARRY.COUT
Info:  0.0  2.8    Net sleep_sq_SB_LUT4_I0_I3[2] budget 0.000000 ns (1,24) -> (1,24)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_7_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:93.22-93.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  3.0  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_7_LC.COUT
Info:  0.0  3.0    Net sleep_sq_SB_LUT4_I0_I3[3] budget 0.000000 ns (1,24) -> (1,24)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_6_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:93.22-93.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  3.1  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_6_LC.COUT
Info:  0.0  3.1    Net sleep_sq_SB_LUT4_I0_I3[4] budget 0.000000 ns (1,24) -> (1,24)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_5_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:93.22-93.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  3.3  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_5_LC.COUT
Info:  0.0  3.3    Net sleep_sq_SB_LUT4_I0_I3[5] budget 0.000000 ns (1,24) -> (1,24)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_4_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:93.22-93.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  3.5  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_4_LC.COUT
Info:  0.0  3.5    Net sleep_sq_SB_LUT4_I0_I3[6] budget 0.000000 ns (1,24) -> (1,24)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_3_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:93.22-93.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  3.7  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_3_LC.COUT
Info:  0.0  3.7    Net sleep_sq_SB_LUT4_I0_I3[7] budget 0.000000 ns (1,24) -> (1,24)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_2_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:93.22-93.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  3.9  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_2_LC.COUT
Info:  0.3  4.2    Net sleep_sq_SB_LUT4_I0_I3[8] budget 0.290000 ns (1,24) -> (1,25)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_1_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:93.22-93.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  4.4  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_1_LC.COUT
Info:  0.0  4.4    Net sleep_sq_SB_LUT4_I0_I3[9] budget 0.000000 ns (1,25) -> (1,25)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:93.22-93.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  4.6  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_LC.COUT
Info:  0.0  4.6    Net sleep_sq_SB_LUT4_I0_I3[10] budget 0.000000 ns (1,25) -> (1,25)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_18_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:93.22-93.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  4.7  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_18_LC.COUT
Info:  0.0  4.7    Net sleep_sq_SB_LUT4_I0_I3[11] budget 0.000000 ns (1,25) -> (1,25)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_17_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:93.22-93.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  4.9  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_17_LC.COUT
Info:  0.0  4.9    Net sleep_sq_SB_LUT4_I0_I3[12] budget 0.000000 ns (1,25) -> (1,25)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_16_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:93.22-93.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  5.1  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_16_LC.COUT
Info:  0.0  5.1    Net sleep_sq_SB_LUT4_I0_I3[13] budget 0.000000 ns (1,25) -> (1,25)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_15_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:93.22-93.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  5.3  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_15_LC.COUT
Info:  0.0  5.3    Net sleep_sq_SB_LUT4_I0_I3[14] budget 0.000000 ns (1,25) -> (1,25)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_14_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:93.22-93.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  5.5  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_14_LC.COUT
Info:  0.0  5.5    Net sleep_sq_SB_LUT4_I0_I3[15] budget 0.000000 ns (1,25) -> (1,25)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_13_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:93.22-93.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  5.7  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_13_LC.COUT
Info:  0.3  6.0    Net sleep_sq_SB_LUT4_I0_I3[16] budget 0.290000 ns (1,25) -> (1,26)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_12_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:93.22-93.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  6.1  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_12_LC.COUT
Info:  0.0  6.1    Net sleep_sq_SB_LUT4_I0_I3[17] budget 0.000000 ns (1,26) -> (1,26)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_11_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:93.22-93.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  6.3  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_11_LC.COUT
Info:  0.0  6.3    Net sleep_sq_SB_LUT4_I0_I3[18] budget 0.000000 ns (1,26) -> (1,26)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_10_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:93.22-93.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  6.5  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_10_LC.COUT
Info:  0.0  6.5    Net sleep_sq_SB_LUT4_I0_I3[19] budget 0.000000 ns (1,26) -> (1,26)
Info:                Sink sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_9_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:93.22-93.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  6.7  Source sleep_sq_SB_LUT4_I0_O_SB_LUT4_O_9_LC.COUT
Info:  0.4  7.1    Net $nextpnr_ICESTORM_LC_5$I3 budget 0.380000 ns (1,26) -> (1,26)
Info:                Sink $nextpnr_ICESTORM_LC_5.I3
Info:  0.5  7.6  Source $nextpnr_ICESTORM_LC_5.O
Info:  0.9  8.4    Net sleep_sq_SB_LUT4_I0_I3[20] budget 994.328979 ns (1,26) -> (2,25)
Info:                Sink sleep_sq_SB_LUT4_I0_LC.I3
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:93.22-93.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.5  8.9  Setup sleep_sq_SB_LUT4_I0_LC.I3
Info: 5.7 ns logic, 3.2 ns routing

Info: Critical path report for clock 'clk_pll' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source u_usb_cdc.u_ctrl_endp.byte_cnt_q_SB_DFFER_Q_4_D_SB_LUT4_O_LC.O
Info:  1.9  2.7    Net u_usb_cdc.u_ctrl_endp.byte_cnt_q[2] budget 1.361000 ns (7,27) -> (10,30)
Info:                Sink u_usb_cdc.u_sie.in_req_q_SB_LUT4_I3_2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7  3.3  Source u_usb_cdc.u_sie.in_req_q_SB_LUT4_I3_2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_LC.O
Info:  0.9  4.2    Net u_usb_cdc.u_sie.in_req_q_SB_LUT4_I3_2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0] budget 1.361000 ns (10,30) -> (9,30)
Info:                Sink u_usb_cdc.u_sie.in_req_q_SB_LUT4_I3_2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7  4.9  Source u_usb_cdc.u_sie.in_req_q_SB_LUT4_I3_2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_LC.O
Info:  0.9  5.7    Net u_usb_cdc.u_sie.in_req_q_SB_LUT4_I3_2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0] budget 1.361000 ns (9,30) -> (9,29)
Info:                Sink u_usb_cdc.u_sie.in_req_q_SB_LUT4_I3_2_O_SB_LUT4_O_1_I0_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7  6.4  Source u_usb_cdc.u_sie.in_req_q_SB_LUT4_I3_2_O_SB_LUT4_O_1_I0_SB_LUT4_O_LC.O
Info:  2.4  8.8    Net u_usb_cdc.u_sie.in_req_q_SB_LUT4_I3_2_O_SB_LUT4_O_1_I0[0] budget 1.361000 ns (9,29) -> (9,21)
Info:                Sink u_usb_cdc.u_sie.in_req_q_SB_LUT4_I3_2_O_SB_LUT4_O_1_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7  9.5  Source u_usb_cdc.u_sie.in_req_q_SB_LUT4_I3_2_O_SB_LUT4_O_1_LC.O
Info:  0.9 10.3    Net u_usb_cdc.u_sie.in_req_q_SB_LUT4_I3_2_O[0] budget 1.360000 ns (9,21) -> (10,22)
Info:                Sink u_usb_cdc.u_sie.in_req_q_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7 11.0  Source u_usb_cdc.u_sie.in_req_q_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_LC.O
Info:  0.9 11.9    Net u_usb_cdc.u_ctrl_endp.state_q_SB_DFFR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1] budget 1.360000 ns (10,22) -> (10,23)
Info:                Sink u_usb_cdc.u_ctrl_endp.state_q_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 12.5  Source u_usb_cdc.u_ctrl_endp.state_q_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_LC.O
Info:  1.9 14.3    Net u_usb_cdc.u_ctrl_endp.class_q_SB_LUT4_I2_O_SB_LUT4_I3_O[0] budget 1.384000 ns (10,23) -> (11,25)
Info:                Sink u_usb_cdc.u_ctrl_endp.class_q_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 14.9  Source u_usb_cdc.u_ctrl_endp.class_q_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_LC.O
Info:  0.9 15.8    Net u_usb_cdc.u_ctrl_endp.class_q_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0] budget 1.384000 ns (11,25) -> (12,26)
Info:                Sink u_usb_cdc.u_ctrl_endp.class_q_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 16.4  Source u_usb_cdc.u_ctrl_endp.class_q_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_LC.O
Info:  0.9 17.2    Net u_usb_cdc.u_ctrl_endp.class_q_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0] budget 1.384000 ns (12,26) -> (12,26)
Info:                Sink u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7 17.9  Source u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_LC.O
Info:  0.9 18.8    Net u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[3] budget 1.384000 ns (12,26) -> (12,25)
Info:                Sink u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_5_D_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5 19.2  Setup u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_5_D_SB_LUT4_O_LC.I3
Info: 7.0 ns logic, 12.3 ns routing

Info: Critical path report for clock 'clk_2mhz_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source u_app.data_d_SB_LUT4_O_4_LC.O
Info:  1.9  2.7    Net u_app.data_q[3] budget 0.000000 ns (1,18) -> (3,17)
Info:                Sink u_app.data_d_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3$CARRY.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5  3.1  Source u_app.data_d_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3$CARRY.O
Info:  0.9  4.0    Net u_app.data_d_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[3] budget 0.000000 ns (3,17) -> (2,18)
Info:                Sink u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3$CARRY.I2
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:101.8-109.37
Info:                  ../hdl/soc/app.v:132.38-132.51
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:49.21-49.23
Info:  0.3  4.4  Source u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3$CARRY.COUT
Info:  0.0  4.4    Net u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[3] budget 0.000000 ns (2,18) -> (2,18)
Info:                Sink u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:101.8-109.37
Info:                  ../hdl/soc/app.v:132.21-132.34
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  4.5  Source u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.COUT
Info:  0.0  4.5    Net u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[4] budget 0.000000 ns (2,18) -> (2,18)
Info:                Sink u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:101.8-109.37
Info:                  ../hdl/soc/app.v:132.21-132.34
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  4.7  Source u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.COUT
Info:  0.0  4.7    Net u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[5] budget 0.000000 ns (2,18) -> (2,18)
Info:                Sink u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:101.8-109.37
Info:                  ../hdl/soc/app.v:132.21-132.34
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  4.9  Source u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.COUT
Info:  0.0  4.9    Net u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0[6] budget 0.000000 ns (2,18) -> (2,18)
Info:                Sink u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:101.8-109.37
Info:                  ../hdl/soc/app.v:132.21-132.34
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  5.1  Source u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_CARRY_CO$CARRY.COUT
Info:  0.7  5.8    Net $nextpnr_ICESTORM_LC_9$I3 budget 0.670000 ns (2,18) -> (2,19)
Info:                Sink $nextpnr_ICESTORM_LC_9.I3
Info:  0.5  6.2  Source $nextpnr_ICESTORM_LC_9.O
Info:  0.9  7.1    Net u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0] budget 21.429001 ns (2,19) -> (3,19)
Info:                Sink u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:101.8-109.37
Info:                  ../hdl/soc/app.v:132.21-132.34
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.7  7.8  Source u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_LC.O
Info:  0.9  8.6    Net u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3] budget 21.429001 ns (3,19) -> (2,19)
Info:                Sink u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5  9.1  Source u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_LC.O
Info:  0.9 10.0    Net u_app.data_d_SB_LUT4_O_1_I3[1] budget 14.286000 ns (2,19) -> (2,19)
Info:                Sink u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_LC.I1
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:101.8-109.37
Info:                  ../hdl/soc/app.v:133.23-133.33
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 10.6  Source u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1_SB_LUT4_O_1_LC.O
Info:  0.9 11.4    Net u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_I1[0] budget 14.285000 ns (2,19) -> (1,18)
Info:                Sink u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 12.0  Source u_app.data_q_SB_DFFER_Q_7_E_SB_LUT4_O_LC.O
Info:  2.9 14.9    Net u_app.data_q_SB_DFFER_Q_7_E[2] budget 70.598000 ns (1,18) -> (2,19)
Info:                Sink u_app.data_d_SB_LUT4_O_2_LC.CEN
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.1 15.0  Setup u_app.data_d_SB_LUT4_O_2_LC.CEN
Info: 5.2 ns logic, 9.8 ns routing

Info: Critical path report for clock 'clk$SB_IO_IN' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source u_prescaler.clk_div2_o_SB_LUT4_I3_LC.O
Info:  0.9  1.7    Net clk_8mhz budget 60.076000 ns (1,13) -> (1,13)
Info:                Sink $nextpnr_ICESTORM_LC_13.I1
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:60.14-65.49
Info:                  ../../common/hdl/prescaler.v:12.14-12.27
Info:  0.4  2.0  Source $nextpnr_ICESTORM_LC_13.COUT
Info:  0.0  2.0    Net $nextpnr_ICESTORM_LC_13$O budget 0.000000 ns (1,13) -> (1,13)
Info:                Sink u_prescaler.clk_div4_o_SB_CARRY_I1$CARRY.CIN
Info:  0.2  2.2  Source u_prescaler.clk_div4_o_SB_CARRY_I1$CARRY.COUT
Info:  0.0  2.2    Net u_prescaler.clk_div4_o_SB_CARRY_I1_CO[2] budget 0.000000 ns (1,13) -> (1,13)
Info:                Sink u_prescaler.clk_div2_o_SB_LUT4_I3_O_SB_LUT4_O_1_LC.CIN
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:60.14-65.49
Info:                  ../../common/hdl/prescaler.v:18.27-18.44
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  2.4  Source u_prescaler.clk_div2_o_SB_LUT4_I3_O_SB_LUT4_O_1_LC.COUT
Info:  0.4  2.8    Net u_prescaler.clk_div4_o_SB_CARRY_I1_CO[3] budget 0.380000 ns (1,13) -> (1,13)
Info:                Sink u_prescaler.clk_div2_o_SB_LUT4_I3_O_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:60.14-65.49
Info:                  ../../common/hdl/prescaler.v:18.27-18.44
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.5  3.3  Setup u_prescaler.clk_div2_o_SB_LUT4_I3_O_SB_LUT4_O_LC.I3
Info: 2.0 ns logic, 1.2 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk_pll':
Info: curr total
Info:  0.0  0.0  Source u_usb_n.D_IN_0
Info:  1.9  1.9    Net dn_rx budget 20.142000 ns (10,33) -> (12,32)
Info:                Sink u_usb_cdc.u_sie.u_phy_rx.dn_q_SB_DFFR_Q_DFFLC.I0
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:118.4-134.31
Info:                  ../../../usb_cdc/sie.v:647.4-659.32
Info:                  ../../../usb_cdc/phy_rx.v:62.18-62.25
Info:                  ../../../usb_cdc/usb_cdc.v:152.4-188.49
Info:  0.7  2.6  Setup u_usb_cdc.u_sie.u_phy_rx.dn_q_SB_DFFR_Q_DFFLC.I0
Info: 0.7 ns logic, 1.9 ns routing

Info: Critical path report for cross-domain path 'posedge clk$SB_IO_IN' -> 'posedge clk_pll':
Info: curr total
Info:  0.8  0.8  Source u_prescaler.clk_div2_o_SB_LUT4_I3_O_SB_LUT4_O_1_LC.O
Info:  0.9  1.7    Net clk_2mhz budget 19.347000 ns (1,13) -> (2,12)
Info:                Sink u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_clk_sq_SB_DFFR_Q_DFFLC.I0
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:118.4-134.31
Info:                  ../../../usb_cdc/bulk_endp.v:131.4-145.50
Info:                  ../../../usb_cdc/out_fifo.v:18.18-18.27
Info:                  ../../../usb_cdc/usb_cdc.v:242.10-262.56
Info:  0.7  2.4  Setup u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_clk_sq_SB_DFFR_Q_DFFLC.I0
Info: 1.5 ns logic, 0.9 ns routing

Info: Critical path report for cross-domain path 'posedge clk_1mhz_$glb_clk' -> '<async>':
Info: curr total
Info:  0.8  0.8  Source sleep_sq_SB_LUT4_I0_LC.O
Info:  2.4  3.2    Net up_cnt[20] budget 40.990002 ns (2,25) -> (5,31)
Info:                Sink led_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:81.21-81.27
Info:  0.6  3.8  Source led_SB_LUT4_O_LC.O
Info:  1.4  5.2    Net led$SB_IO_OUT budget 40.990002 ns (5,31) -> (5,33)
Info:                Sink led$sb_io.D_OUT_0
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:5.11-5.14
Info: 1.4 ns logic, 3.8 ns routing

Info: Critical path report for cross-domain path 'posedge clk_1mhz_$glb_clk' -> 'posedge clk_2mhz_$glb_clk':
Info: curr total
Info:  0.8  0.8  Source u_app.rstn_i_SB_DFFR_Q_DFFLC.O
Info:  0.9  1.7    Net rstn budget 9.737000 ns (1,14) -> (1,15)
Info:                Sink u_app.rstn_i_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:118.4-134.31
Info:                  ../../../usb_cdc/usb_cdc.v:20.29-20.35
Info:  0.5  2.1  Source u_app.rstn_i_SB_LUT4_I3_LC.O
Info:  2.3  4.4    Net u_app.rstn_i_SB_LUT4_I3_O budget 249.320007 ns (1,15) -> (1,20)
Info:                Sink u_app.rstn_SB_DFFR_Q_DFFLC.SR
Info:  0.1  4.5  Setup u_app.rstn_SB_DFFR_Q_DFFLC.SR
Info: 1.4 ns logic, 3.1 ns routing

Info: Critical path report for cross-domain path 'posedge clk_1mhz_$glb_clk' -> 'posedge clk_pll':
Info: curr total
Info:  0.8  0.8  Source u_app.rstn_i_SB_DFFR_Q_DFFLC.O
Info:  0.9  1.7    Net rstn budget 9.737000 ns (1,14) -> (1,15)
Info:                Sink u_app.rstn_i_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:118.4-134.31
Info:                  ../../../usb_cdc/usb_cdc.v:20.29-20.35
Info:  0.5  2.1  Source u_app.rstn_i_SB_LUT4_I3_LC.O
Info:  3.8  6.0    Net u_app.rstn_i_SB_LUT4_I3_O budget 9.736000 ns (1,15) -> (4,31)
Info:                Sink u_usb_cdc.rstn_SB_DFFR_Q_DFFLC.SR
Info:  0.1  6.1  Setup u_usb_cdc.rstn_SB_DFFR_Q_DFFLC.SR
Info: 1.4 ns logic, 4.7 ns routing

Info: Critical path report for cross-domain path 'posedge clk_2mhz_$glb_clk' -> 'posedge clk_1mhz_$glb_clk':
Info: curr total
Info:  0.8  0.8  Source u_app.status_d_SB_LUT4_O_1_LC.O
Info:  0.9  1.7    Net u_app.status_q[2] budget 41.667000 ns (1,22) -> (1,23)
Info:                Sink sleep_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:101.8-109.37
Info:                  ../hdl/soc/app.v:61.21-61.29
Info:  0.7  2.3  Source sleep_SB_LUT4_O_LC.O
Info:  0.9  3.2    Net sleep budget 498.925995 ns (1,23) -> (2,24)
Info:                Sink sleep_sq_SB_DFFR_Q_DFFLC.I0
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:101.8-109.37
Info:                  ../hdl/soc/app.v:32.17-32.24
Info:  0.7  3.9  Setup sleep_sq_SB_DFFR_Q_DFFLC.I0
Info: 2.1 ns logic, 1.7 ns routing

Info: Critical path report for cross-domain path 'posedge clk_2mhz_$glb_clk' -> 'posedge clk_pll':
Info: curr total
Info:  0.8  0.8  Source u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_consumed_q_SB_DFFR_Q_DFFLC.O
Info:  0.9  1.7    Net u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_clk_sq_SB_LUT4_I2_O[1] budget 4.491000 ns (3,15) -> (3,15)
Info:                Sink u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_consumed_q_SB_LUT4_I3_1_LC.I3
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:118.4-134.31
Info:                  ../../../usb_cdc/bulk_endp.v:131.4-145.50
Info:                  ../../../usb_cdc/out_fifo.v:178.21-178.39
Info:                  ../../../usb_cdc/usb_cdc.v:242.10-262.56
Info:  0.5  2.1  Source u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_consumed_q_SB_LUT4_I3_1_LC.O
Info:  1.4  3.5    Net u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_consumed_q_SB_LUT4_I3_1_O[3] budget 4.540000 ns (3,15) -> (4,17)
Info:                Sink u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_first_q_SB_DFFER_Q_E_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7  4.2  Source u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_first_q_SB_DFFER_Q_E_SB_LUT4_O_LC.O
Info:  2.2  6.4    Net u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_first_q_SB_DFFER_Q_E budget 4.540000 ns (4,17) -> (4,18)
Info:                Sink u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_first_q_SB_DFFER_Q_D_SB_LUT4_O_LC.CEN
Info:  0.1  6.5  Setup u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_first_q_SB_DFFER_Q_D_SB_LUT4_O_LC.CEN
Info: 2.0 ns logic, 4.4 ns routing

Info: Critical path report for cross-domain path 'posedge clk_pll' -> '<async>':
Info: curr total
Info:  0.8  0.8  Source u_usb_cdc.u_sie.u_phy_tx.tx_state_q_SB_DFFS_Q_D_SB_LUT4_O_LC.O
Info:  3.0  3.8    Net u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q_SB_LUT4_I1_O[2] budget 41.036999 ns (13,21) -> (11,31)
Info:                Sink tx_en_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5  4.2  Source tx_en_SB_LUT4_O_LC.O
Info:  1.9  6.1    Net tx_en budget 41.035999 ns (11,31) -> (10,33)
Info:                Sink u_usb_n.OUTPUT_ENABLE
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:118.4-134.31
Info:                  ../../../usb_cdc/sie.v:662.6-670.36
Info:                  ../../../usb_cdc/phy_tx.v:16.16-16.23
Info:                  ../../../usb_cdc/usb_cdc.v:152.4-188.49
Info: 1.3 ns logic, 4.9 ns routing

Info: Critical path report for cross-domain path 'posedge clk_pll' -> 'posedge clk_2mhz_$glb_clk':
Info: curr total
Info:  0.8  0.8  Source u_usb_cdc.rstn_SB_DFFR_Q_DFFLC.O
Info:  1.8  2.6    Net u_usb_cdc.rstn budget 6.157000 ns (4,31) -> (10,31)
Info:                Sink u_usb_cdc.rstn_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  ../hdl/soc/soc.v:118.4-134.31
Info:                  ../../../usb_cdc/sie.v:647.4-659.32
Info:                  ../../../usb_cdc/phy_rx.v:41.18-41.24
Info:                  ../../../usb_cdc/usb_cdc.v:152.4-188.49
Info:  0.5  3.1  Source u_usb_cdc.rstn_SB_LUT4_I3_LC.O
Info:  2.0  5.0    Net u_usb_cdc.rstn_SB_LUT4_I3_O budget 6.157000 ns (10,31) -> (16,33)
Info:                Sink $gbuf_u_usb_cdc.rstn_SB_LUT4_I3_O_$glb_sr.USER_SIGNAL_TO_GLOBAL_BUFFER
Info:  0.9  5.9  Source $gbuf_u_usb_cdc.rstn_SB_LUT4_I3_O_$glb_sr.GLOBAL_BUFFER_OUTPUT
Info:  0.7  6.6    Net u_usb_cdc.rstn_SB_LUT4_I3_O_$glb_sr budget 165.878998 ns (16,33) -> (1,31)
Info:                Sink u_usb_cdc.u_bulk_endps[0].u_bulk_endp.app_rstn_SB_DFFR_Q_DFFLC.SR
Info:  0.1  6.7  Setup u_usb_cdc.u_bulk_endps[0].u_bulk_endp.app_rstn_SB_DFFR_Q_DFFLC.SR
Info: 2.3 ns logic, 4.4 ns routing

Info: Max frequency for clock 'clk_1mhz_$glb_clk': 112.21 MHz (PASS at 1.00 MHz)
Info: Max frequency for clock           'clk_pll': 51.96 MHz (PASS at 48.00 MHz)
Info: Max frequency for clock 'clk_2mhz_$glb_clk': 66.48 MHz (PASS at 2.00 MHz)
Info: Max frequency for clock      'clk$SB_IO_IN': 303.86 MHz (PASS at 16.00 MHz)

Info: Max delay <async>                   -> posedge clk_pll          : 2.58 ns
Info: Max delay posedge clk$SB_IO_IN      -> posedge clk_pll          : 2.35 ns
Info: Max delay posedge clk_1mhz_$glb_clk -> <async>                  : 5.19 ns
Info: Max delay posedge clk_1mhz_$glb_clk -> posedge clk_2mhz_$glb_clk: 4.49 ns
Info: Max delay posedge clk_1mhz_$glb_clk -> posedge clk_pll          : 6.06 ns
Info: Max delay posedge clk_2mhz_$glb_clk -> posedge clk_1mhz_$glb_clk: 3.88 ns
Info: Max delay posedge clk_2mhz_$glb_clk -> posedge clk_pll          : 6.47 ns
Info: Max delay posedge clk_pll           -> <async>                  : 6.12 ns
Info: Max delay posedge clk_pll           -> posedge clk_2mhz_$glb_clk: 6.71 ns

Info: Slack histogram:
Info:  legend: * represents 36 endpoint(s)
Info:          + represents [1,36) endpoint(s)
Info: [  1588,  51401) |************************************************************ 
Info: [ 51401, 101214) |+
Info: [101214, 151027) | 
Info: [151027, 200840) | 
Info: [200840, 250653) | 
Info: [250653, 300466) | 
Info: [300466, 350279) | 
Info: [350279, 400092) | 
Info: [400092, 449905) | 
Info: [449905, 499718) |*******+
Info: [499718, 549531) | 
Info: [549531, 599344) | 
Info: [599344, 649157) | 
Info: [649157, 698970) | 
Info: [698970, 748783) | 
Info: [748783, 798596) | 
Info: [798596, 848409) | 
Info: [848409, 898222) | 
Info: [898222, 948035) | 
Info: [948035, 997848) |**+

Info: Program finished normally.
