Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Jul  1 21:03:23 2020
| Host         : wpc running 64-bit Linux Mint 19.3 Tricia
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s15-ftgb196
| Speed File   : -1IL  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.552        0.000                      0                  525        0.140        0.000                      0                  525        3.000        0.000                       0                   257  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_i                 {0.000 5.000}      10.000          100.000         
  clk_out_clk_wiz_0   {5.000 10.000}     10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out_clk_wiz_0         2.552        0.000                      0                  525        0.140        0.000                      0                  525        4.500        0.000                       0                   253  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 spi_driver_inst/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_rx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        2.128ns  (logic 0.648ns (30.450%)  route 1.480ns (69.550%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 3.647 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -4.075 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -2.452    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.356 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=251, routed)         1.615    -0.741    spi_driver_inst/clk_out
    SLICE_X28Y32         FDRE                                         r  spi_driver_inst/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.524    -0.217 f  spi_driver_inst/nss_reg/Q
                         net (fo=9, routed)           1.146     0.929    spi_driver_inst/nss
    SLICE_X30Y30         LUT5 (Prop_lut5_I2_O)        0.124     1.053 r  spi_driver_inst/data_rx[7]_i_1/O
                         net (fo=8, routed)           0.334     1.387    spi_driver_inst/data_rx
    SLICE_X31Y28         FDRE                                         r  spi_driver_inst/data_rx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362     6.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     0.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     2.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=251, routed)         1.494     3.647    spi_driver_inst/clk_out
    SLICE_X31Y28         FDRE                                         r  spi_driver_inst/data_rx_reg[0]/C
                         clock pessimism              0.571     4.218    
                         clock uncertainty           -0.074     4.144    
    SLICE_X31Y28         FDRE (Setup_fdre_C_CE)      -0.205     3.939    spi_driver_inst/data_rx_reg[0]
  -------------------------------------------------------------------
                         required time                          3.939    
                         arrival time                          -1.387    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 spi_driver_inst/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_rx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        2.128ns  (logic 0.648ns (30.450%)  route 1.480ns (69.550%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 3.647 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -4.075 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -2.452    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.356 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=251, routed)         1.615    -0.741    spi_driver_inst/clk_out
    SLICE_X28Y32         FDRE                                         r  spi_driver_inst/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.524    -0.217 f  spi_driver_inst/nss_reg/Q
                         net (fo=9, routed)           1.146     0.929    spi_driver_inst/nss
    SLICE_X30Y30         LUT5 (Prop_lut5_I2_O)        0.124     1.053 r  spi_driver_inst/data_rx[7]_i_1/O
                         net (fo=8, routed)           0.334     1.387    spi_driver_inst/data_rx
    SLICE_X31Y28         FDRE                                         r  spi_driver_inst/data_rx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362     6.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     0.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     2.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=251, routed)         1.494     3.647    spi_driver_inst/clk_out
    SLICE_X31Y28         FDRE                                         r  spi_driver_inst/data_rx_reg[1]/C
                         clock pessimism              0.571     4.218    
                         clock uncertainty           -0.074     4.144    
    SLICE_X31Y28         FDRE (Setup_fdre_C_CE)      -0.205     3.939    spi_driver_inst/data_rx_reg[1]
  -------------------------------------------------------------------
                         required time                          3.939    
                         arrival time                          -1.387    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 spi_driver_inst/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_rx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        2.128ns  (logic 0.648ns (30.450%)  route 1.480ns (69.550%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 3.647 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -4.075 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -2.452    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.356 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=251, routed)         1.615    -0.741    spi_driver_inst/clk_out
    SLICE_X28Y32         FDRE                                         r  spi_driver_inst/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.524    -0.217 f  spi_driver_inst/nss_reg/Q
                         net (fo=9, routed)           1.146     0.929    spi_driver_inst/nss
    SLICE_X30Y30         LUT5 (Prop_lut5_I2_O)        0.124     1.053 r  spi_driver_inst/data_rx[7]_i_1/O
                         net (fo=8, routed)           0.334     1.387    spi_driver_inst/data_rx
    SLICE_X31Y28         FDRE                                         r  spi_driver_inst/data_rx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362     6.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     0.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     2.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=251, routed)         1.494     3.647    spi_driver_inst/clk_out
    SLICE_X31Y28         FDRE                                         r  spi_driver_inst/data_rx_reg[2]/C
                         clock pessimism              0.571     4.218    
                         clock uncertainty           -0.074     4.144    
    SLICE_X31Y28         FDRE (Setup_fdre_C_CE)      -0.205     3.939    spi_driver_inst/data_rx_reg[2]
  -------------------------------------------------------------------
                         required time                          3.939    
                         arrival time                          -1.387    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 spi_driver_inst/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_rx_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        2.128ns  (logic 0.648ns (30.450%)  route 1.480ns (69.550%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 3.647 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -4.075 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -2.452    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.356 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=251, routed)         1.615    -0.741    spi_driver_inst/clk_out
    SLICE_X28Y32         FDRE                                         r  spi_driver_inst/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.524    -0.217 f  spi_driver_inst/nss_reg/Q
                         net (fo=9, routed)           1.146     0.929    spi_driver_inst/nss
    SLICE_X30Y30         LUT5 (Prop_lut5_I2_O)        0.124     1.053 r  spi_driver_inst/data_rx[7]_i_1/O
                         net (fo=8, routed)           0.334     1.387    spi_driver_inst/data_rx
    SLICE_X31Y28         FDRE                                         r  spi_driver_inst/data_rx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362     6.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     0.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     2.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=251, routed)         1.494     3.647    spi_driver_inst/clk_out
    SLICE_X31Y28         FDRE                                         r  spi_driver_inst/data_rx_reg[3]/C
                         clock pessimism              0.571     4.218    
                         clock uncertainty           -0.074     4.144    
    SLICE_X31Y28         FDRE (Setup_fdre_C_CE)      -0.205     3.939    spi_driver_inst/data_rx_reg[3]
  -------------------------------------------------------------------
                         required time                          3.939    
                         arrival time                          -1.387    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 spi_driver_inst/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_rx_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        2.128ns  (logic 0.648ns (30.450%)  route 1.480ns (69.550%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 3.647 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -4.075 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -2.452    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.356 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=251, routed)         1.615    -0.741    spi_driver_inst/clk_out
    SLICE_X28Y32         FDRE                                         r  spi_driver_inst/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.524    -0.217 f  spi_driver_inst/nss_reg/Q
                         net (fo=9, routed)           1.146     0.929    spi_driver_inst/nss
    SLICE_X30Y30         LUT5 (Prop_lut5_I2_O)        0.124     1.053 r  spi_driver_inst/data_rx[7]_i_1/O
                         net (fo=8, routed)           0.334     1.387    spi_driver_inst/data_rx
    SLICE_X31Y28         FDRE                                         r  spi_driver_inst/data_rx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362     6.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     0.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     2.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=251, routed)         1.494     3.647    spi_driver_inst/clk_out
    SLICE_X31Y28         FDRE                                         r  spi_driver_inst/data_rx_reg[4]/C
                         clock pessimism              0.571     4.218    
                         clock uncertainty           -0.074     4.144    
    SLICE_X31Y28         FDRE (Setup_fdre_C_CE)      -0.205     3.939    spi_driver_inst/data_rx_reg[4]
  -------------------------------------------------------------------
                         required time                          3.939    
                         arrival time                          -1.387    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 spi_driver_inst/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_rx_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        2.128ns  (logic 0.648ns (30.450%)  route 1.480ns (69.550%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 3.647 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -4.075 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -2.452    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.356 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=251, routed)         1.615    -0.741    spi_driver_inst/clk_out
    SLICE_X28Y32         FDRE                                         r  spi_driver_inst/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.524    -0.217 f  spi_driver_inst/nss_reg/Q
                         net (fo=9, routed)           1.146     0.929    spi_driver_inst/nss
    SLICE_X30Y30         LUT5 (Prop_lut5_I2_O)        0.124     1.053 r  spi_driver_inst/data_rx[7]_i_1/O
                         net (fo=8, routed)           0.334     1.387    spi_driver_inst/data_rx
    SLICE_X31Y28         FDRE                                         r  spi_driver_inst/data_rx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362     6.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     0.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     2.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=251, routed)         1.494     3.647    spi_driver_inst/clk_out
    SLICE_X31Y28         FDRE                                         r  spi_driver_inst/data_rx_reg[5]/C
                         clock pessimism              0.571     4.218    
                         clock uncertainty           -0.074     4.144    
    SLICE_X31Y28         FDRE (Setup_fdre_C_CE)      -0.205     3.939    spi_driver_inst/data_rx_reg[5]
  -------------------------------------------------------------------
                         required time                          3.939    
                         arrival time                          -1.387    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 spi_driver_inst/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_rx_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        2.128ns  (logic 0.648ns (30.450%)  route 1.480ns (69.550%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 3.647 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -4.075 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -2.452    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.356 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=251, routed)         1.615    -0.741    spi_driver_inst/clk_out
    SLICE_X28Y32         FDRE                                         r  spi_driver_inst/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.524    -0.217 f  spi_driver_inst/nss_reg/Q
                         net (fo=9, routed)           1.146     0.929    spi_driver_inst/nss
    SLICE_X30Y30         LUT5 (Prop_lut5_I2_O)        0.124     1.053 r  spi_driver_inst/data_rx[7]_i_1/O
                         net (fo=8, routed)           0.334     1.387    spi_driver_inst/data_rx
    SLICE_X31Y28         FDRE                                         r  spi_driver_inst/data_rx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362     6.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     0.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     2.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=251, routed)         1.494     3.647    spi_driver_inst/clk_out
    SLICE_X31Y28         FDRE                                         r  spi_driver_inst/data_rx_reg[6]/C
                         clock pessimism              0.571     4.218    
                         clock uncertainty           -0.074     4.144    
    SLICE_X31Y28         FDRE (Setup_fdre_C_CE)      -0.205     3.939    spi_driver_inst/data_rx_reg[6]
  -------------------------------------------------------------------
                         required time                          3.939    
                         arrival time                          -1.387    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 spi_driver_inst/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_rx_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        2.128ns  (logic 0.648ns (30.450%)  route 1.480ns (69.550%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 3.647 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -4.075 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -2.452    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.356 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=251, routed)         1.615    -0.741    spi_driver_inst/clk_out
    SLICE_X28Y32         FDRE                                         r  spi_driver_inst/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.524    -0.217 f  spi_driver_inst/nss_reg/Q
                         net (fo=9, routed)           1.146     0.929    spi_driver_inst/nss
    SLICE_X30Y30         LUT5 (Prop_lut5_I2_O)        0.124     1.053 r  spi_driver_inst/data_rx[7]_i_1/O
                         net (fo=8, routed)           0.334     1.387    spi_driver_inst/data_rx
    SLICE_X31Y28         FDRE                                         r  spi_driver_inst/data_rx_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362     6.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     0.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     2.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=251, routed)         1.494     3.647    spi_driver_inst/clk_out
    SLICE_X31Y28         FDRE                                         r  spi_driver_inst/data_rx_reg[7]/C
                         clock pessimism              0.571     4.218    
                         clock uncertainty           -0.074     4.144    
    SLICE_X31Y28         FDRE (Setup_fdre_C_CE)      -0.205     3.939    spi_driver_inst/data_rx_reg[7]
  -------------------------------------------------------------------
                         required time                          3.939    
                         arrival time                          -1.387    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.625ns  (required time - arrival time)
  Source:                 spi_driver_inst/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.772ns (33.695%)  route 1.519ns (66.305%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 3.648 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -4.075 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -2.452    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.356 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=251, routed)         1.615    -0.741    spi_driver_inst/clk_out
    SLICE_X28Y32         FDRE                                         r  spi_driver_inst/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.524    -0.217 f  spi_driver_inst/nss_reg/Q
                         net (fo=9, routed)           0.928     0.711    rst_driver_inst/nss
    SLICE_X30Y29         LUT3 (Prop_lut3_I2_O)        0.124     0.835 f  rst_driver_inst/bit_cnt[2]_i_2/O
                         net (fo=3, routed)           0.591     1.426    spi_driver_inst/bit_cnt_reg[2]_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124     1.550 r  spi_driver_inst/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.550    spi_driver_inst/bit_cnt[2]_i_1_n_0
    SLICE_X31Y30         FDRE                                         r  spi_driver_inst/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362     6.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     0.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     2.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=251, routed)         1.495     3.648    spi_driver_inst/clk_out
    SLICE_X31Y30         FDRE                                         r  spi_driver_inst/bit_cnt_reg[2]/C
                         clock pessimism              0.571     4.219    
                         clock uncertainty           -0.074     4.145    
    SLICE_X31Y30         FDRE (Setup_fdre_C_D)        0.031     4.176    spi_driver_inst/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          4.176    
                         arrival time                          -1.550    
  -------------------------------------------------------------------
                         slack                                  2.625    

Slack (MET) :             2.647ns  (required time - arrival time)
  Source:                 spi_driver_inst/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_tx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.772ns (33.299%)  route 1.546ns (66.701%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 3.651 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -4.075 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -2.452    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.356 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=251, routed)         1.615    -0.741    spi_driver_inst/clk_out
    SLICE_X28Y32         FDRE                                         r  spi_driver_inst/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.524    -0.217 f  spi_driver_inst/nss_reg/Q
                         net (fo=9, routed)           0.691     0.475    spi_driver_inst/nss
    SLICE_X30Y31         LUT6 (Prop_lut6_I2_O)        0.124     0.599 r  spi_driver_inst/data_tx[7]_i_3/O
                         net (fo=7, routed)           0.855     1.454    spi_driver_inst/data_tx[7]_i_3_n_0
    SLICE_X30Y32         LUT3 (Prop_lut3_I1_O)        0.124     1.578 r  spi_driver_inst/data_tx[2]_i_1/O
                         net (fo=1, routed)           0.000     1.578    spi_driver_inst/data_tx[2]_i_1_n_0
    SLICE_X30Y32         FDRE                                         r  spi_driver_inst/data_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362     6.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     0.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     2.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=251, routed)         1.498     3.651    spi_driver_inst/clk_out
    SLICE_X30Y32         FDRE                                         r  spi_driver_inst/data_tx_reg[2]/C
                         clock pessimism              0.571     4.222    
                         clock uncertainty           -0.074     4.148    
    SLICE_X30Y32         FDRE (Setup_fdre_C_D)        0.077     4.225    spi_driver_inst/data_tx_reg[2]
  -------------------------------------------------------------------
                         required time                          4.225    
                         arrival time                          -1.578    
  -------------------------------------------------------------------
                         slack                                  2.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 spi_driver_inst/buffer_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_tx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 4.224 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.541ns = ( 4.459 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=251, routed)         0.560     4.459    spi_driver_inst/clk_out
    SLICE_X31Y32         FDRE                                         r  spi_driver_inst/buffer_tx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141     4.600 r  spi_driver_inst/buffer_tx_reg[1]/Q
                         net (fo=1, routed)           0.087     4.687    spi_driver_inst/buffer_tx_reg_n_0_[1]
    SLICE_X30Y32         LUT3 (Prop_lut3_I2_O)        0.045     4.732 r  spi_driver_inst/data_tx[2]_i_1/O
                         net (fo=1, routed)           0.000     4.732    spi_driver_inst/data_tx[2]_i_1_n_0
    SLICE_X30Y32         FDRE                                         r  spi_driver_inst/data_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=251, routed)         0.827     4.224    spi_driver_inst/clk_out
    SLICE_X30Y32         FDRE                                         r  spi_driver_inst/data_tx_reg[2]/C
                         clock pessimism              0.248     4.472    
    SLICE_X30Y32         FDRE (Hold_fdre_C_D)         0.120     4.592    spi_driver_inst/data_tx_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.592    
                         arrival time                           4.732    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 spi_driver_inst/buffer_tx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_tx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 4.223 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 4.458 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=251, routed)         0.559     4.458    spi_driver_inst/clk_out
    SLICE_X31Y31         FDRE                                         r  spi_driver_inst/buffer_tx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141     4.599 r  spi_driver_inst/buffer_tx_reg[0]/Q
                         net (fo=1, routed)           0.091     4.690    spi_driver_inst/buffer_tx_reg_n_0_[0]
    SLICE_X30Y31         LUT6 (Prop_lut6_I0_O)        0.045     4.735 r  spi_driver_inst/data_tx[1]_i_1/O
                         net (fo=1, routed)           0.000     4.735    spi_driver_inst/data_tx[1]_i_1_n_0
    SLICE_X30Y31         FDRE                                         r  spi_driver_inst/data_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=251, routed)         0.826     4.223    spi_driver_inst/clk_out
    SLICE_X30Y31         FDRE                                         r  spi_driver_inst/data_tx_reg[1]/C
                         clock pessimism              0.248     4.471    
    SLICE_X30Y31         FDRE (Hold_fdre_C_D)         0.121     4.592    spi_driver_inst/data_tx_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.592    
                         arrival time                           4.735    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 sram_driver_inst/data_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            control_inst/ram_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 4.253 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.513ns = ( 4.487 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=251, routed)         0.588     4.487    sram_driver_inst/clk_out
    SLICE_X35Y33         FDRE                                         r  sram_driver_inst/data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.141     4.628 r  sram_driver_inst/data_o_reg[2]/Q
                         net (fo=1, routed)           0.100     4.728    control_inst/ram_data_reg[15]_0[2]
    SLICE_X32Y33         FDRE                                         r  control_inst/ram_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=251, routed)         0.856     4.253    control_inst/clk_out
    SLICE_X32Y33         FDRE                                         r  control_inst/ram_data_reg[2]/C
                         clock pessimism              0.248     4.501    
    SLICE_X32Y33         FDRE (Hold_fdre_C_D)         0.070     4.571    control_inst/ram_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.571    
                         arrival time                           4.728    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 sram_driver_inst/data_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            control_inst/ram_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.800%)  route 0.103ns (42.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 4.253 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.512ns = ( 4.488 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=251, routed)         0.589     4.488    sram_driver_inst/clk_out
    SLICE_X35Y34         FDRE                                         r  sram_driver_inst/data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     4.629 r  sram_driver_inst/data_o_reg[4]/Q
                         net (fo=1, routed)           0.103     4.732    control_inst/ram_data_reg[15]_0[4]
    SLICE_X32Y33         FDRE                                         r  control_inst/ram_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=251, routed)         0.856     4.253    control_inst/clk_out
    SLICE_X32Y33         FDRE                                         r  control_inst/ram_data_reg[4]/C
                         clock pessimism              0.248     4.501    
    SLICE_X32Y33         FDRE (Hold_fdre_C_D)         0.072     4.573    control_inst/ram_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.573    
                         arrival time                           4.732    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 control_inst/sram_address_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            sram_driver_inst/sram_address_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.889%)  route 0.116ns (45.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 4.249 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 4.482 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=251, routed)         0.583     4.482    control_inst/clk_out
    SLICE_X36Y28         FDRE                                         r  control_inst/sram_address_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.141     4.623 r  control_inst/sram_address_o_reg[11]/Q
                         net (fo=3, routed)           0.116     4.739    sram_driver_inst/D[11]
    SLICE_X38Y28         FDRE                                         r  sram_driver_inst/sram_address_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=251, routed)         0.852     4.249    sram_driver_inst/clk_out
    SLICE_X38Y28         FDRE                                         r  sram_driver_inst/sram_address_o_reg[11]/C
                         clock pessimism              0.247     4.496    
    SLICE_X38Y28         FDRE (Hold_fdre_C_D)         0.076     4.572    sram_driver_inst/sram_address_o_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.572    
                         arrival time                           4.739    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 control_inst/spi_byte_cmd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            control_inst/cmd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.670%)  route 0.093ns (33.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 4.249 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 4.483 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=251, routed)         0.584     4.483    control_inst/clk_out
    SLICE_X33Y29         FDRE                                         r  control_inst/spi_byte_cmd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.141     4.624 f  control_inst/spi_byte_cmd_reg[2]/Q
                         net (fo=6, routed)           0.093     4.717    control_inst/spi_byte_cmd_reg_n_0_[2]
    SLICE_X32Y29         LUT5 (Prop_lut5_I1_O)        0.045     4.762 r  control_inst/cmd[1]_i_1/O
                         net (fo=1, routed)           0.000     4.762    control_inst/cmd[1]_i_1_n_0
    SLICE_X32Y29         FDRE                                         r  control_inst/cmd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=251, routed)         0.852     4.249    control_inst/clk_out
    SLICE_X32Y29         FDRE                                         r  control_inst/cmd_reg[1]/C
                         clock pessimism              0.247     4.496    
    SLICE_X32Y29         FDRE (Hold_fdre_C_D)         0.092     4.588    control_inst/cmd_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.588    
                         arrival time                           4.762    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 control_inst/spi_byte_cmd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            control_inst/cmd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.432%)  route 0.094ns (33.568%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 4.249 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 4.483 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=251, routed)         0.584     4.483    control_inst/clk_out
    SLICE_X33Y29         FDRE                                         r  control_inst/spi_byte_cmd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.141     4.624 r  control_inst/spi_byte_cmd_reg[2]/Q
                         net (fo=6, routed)           0.094     4.718    control_inst/spi_byte_cmd_reg_n_0_[2]
    SLICE_X32Y29         LUT4 (Prop_lut4_I0_O)        0.045     4.763 r  control_inst/cmd[2]_i_1/O
                         net (fo=1, routed)           0.000     4.763    control_inst/cmd[2]_i_1_n_0
    SLICE_X32Y29         FDRE                                         r  control_inst/cmd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=251, routed)         0.852     4.249    control_inst/clk_out
    SLICE_X32Y29         FDRE                                         r  control_inst/cmd_reg[2]/C
                         clock pessimism              0.247     4.496    
    SLICE_X32Y29         FDRE (Hold_fdre_C_D)         0.091     4.587    control_inst/cmd_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.587    
                         arrival time                           4.763    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 control_inst/sram_data_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            sram_driver_inst/sram_data_io_tristate_oe_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.431%)  route 0.059ns (28.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns = ( 4.251 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.516ns = ( 4.484 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=251, routed)         0.585     4.484    control_inst/clk_out
    SLICE_X38Y30         FDRE                                         r  control_inst/sram_data_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.148     4.632 r  control_inst/sram_data_o_reg[6]/Q
                         net (fo=1, routed)           0.059     4.691    sram_driver_inst/sram_data_io_tristate_oe_reg[15]_1[6]
    SLICE_X39Y30         FDRE                                         r  sram_driver_inst/sram_data_io_tristate_oe_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=251, routed)         0.854     4.251    sram_driver_inst/clk_out
    SLICE_X39Y30         FDRE                                         r  sram_driver_inst/sram_data_io_tristate_oe_reg[6]/C
                         clock pessimism              0.246     4.497    
    SLICE_X39Y30         FDRE (Hold_fdre_C_D)         0.018     4.515    sram_driver_inst/sram_data_io_tristate_oe_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.515    
                         arrival time                           4.691    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 control_inst/sram_address_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            control_inst/sram_data_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.854%)  route 0.148ns (51.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns = ( 4.250 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.516ns = ( 4.484 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=251, routed)         0.585     4.484    control_inst/clk_out
    SLICE_X35Y30         FDRE                                         r  control_inst/sram_address_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141     4.625 r  control_inst/sram_address_cnt_reg[9]/Q
                         net (fo=4, routed)           0.148     4.772    control_inst/sram_address_cnt_reg_n_0_[9]
    SLICE_X36Y29         FDRE                                         r  control_inst/sram_data_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=251, routed)         0.853     4.250    control_inst/clk_out
    SLICE_X36Y29         FDRE                                         r  control_inst/sram_data_o_reg[9]/C
                         clock pessimism              0.268     4.518    
    SLICE_X36Y29         FDRE (Hold_fdre_C_D)         0.078     4.596    control_inst/sram_data_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.596    
                         arrival time                           4.772    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 control_inst/sram_address_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            control_inst/sram_data_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.626%)  route 0.143ns (50.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns = ( 4.250 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 4.483 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=251, routed)         0.584     4.483    control_inst/clk_out
    SLICE_X35Y29         FDRE                                         r  control_inst/sram_address_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141     4.624 r  control_inst/sram_address_cnt_reg[7]/Q
                         net (fo=4, routed)           0.143     4.767    control_inst/sram_address_cnt_reg_n_0_[7]
    SLICE_X36Y29         FDRE                                         r  control_inst/sram_data_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=251, routed)         0.853     4.250    control_inst/clk_out
    SLICE_X36Y29         FDRE                                         r  control_inst/sram_data_o_reg[7]/C
                         clock pessimism              0.268     4.518    
    SLICE_X36Y29         FDRE (Hold_fdre_C_D)         0.071     4.589    control_inst/sram_data_o_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.589    
                         arrival time                           4.767    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0
Waveform(ns):       { 5.000 10.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     FDRE/C              n/a            1.474         10.000      8.526      ILOGIC_X0Y8      adc_driver_inst/adc_ovrng_reg/C
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y8       adc_driver_inst/data_o_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y30     control_inst/FSM_onehot_opcode_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y31     control_inst/FSM_onehot_opcode_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y30     control_inst/FSM_onehot_opcode_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y31     control_inst/FSM_onehot_opcode_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y30     control_inst/FSM_onehot_opcode_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y27     control_inst/cmd_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y31     control_inst/FSM_onehot_opcode_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y31     control_inst/FSM_onehot_opcode_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y27     control_inst/cmd_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y29     control_inst/cmd_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y29     control_inst/cmd_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y28     control_inst/ram_start_read_address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y27     control_inst/ram_start_read_address_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y27     control_inst/ram_start_read_address_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y27     control_inst/ram_start_read_address_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y27     control_inst/ram_start_read_address_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y8       adc_driver_inst/data_o_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y30     control_inst/FSM_onehot_opcode_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y30     control_inst/FSM_onehot_opcode_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y30     control_inst/FSM_onehot_opcode_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y29     control_inst/cmd_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y29     control_inst/cmd_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y28     control_inst/ram_start_read_address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y28     control_inst/ram_start_read_address_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y28     control_inst/ram_start_read_address_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y28     control_inst/ram_start_read_address_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



