
---------- Begin Simulation Statistics ----------
final_tick                                99532405000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 155653                       # Simulator instruction rate (inst/s)
host_mem_usage                                 689060                       # Number of bytes of host memory used
host_op_rate                                   155659                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   642.45                       # Real time elapsed on the host
host_tick_rate                              154925424                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003637                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.099532                       # Number of seconds simulated
sim_ticks                                 99532405000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.496759                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  596892                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               599911                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               866                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            599977                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                167                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             410                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              243                       # Number of indirect misses.
system.cpu.branchPred.lookups                  602158                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     605                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          109                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003637                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.990648                       # CPI: cycles per instruction
system.cpu.discardedOps                          2669                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49412014                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          36901136                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13094547                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        85513182                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.502349                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        199064810                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                50006957     50.01%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::MemRead               36900878     36.90%     86.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13095693     13.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003637                       # Class of committed instruction
system.cpu.tickCycles                       113551628                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       363999                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        736255                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           49                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       372249                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           64                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       744816                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             65                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  99532405000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                284                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       363790                       # Transaction distribution
system.membus.trans_dist::CleanEvict              209                       # Transaction distribution
system.membus.trans_dist::ReadExReq            371972                       # Transaction distribution
system.membus.trans_dist::ReadExResp           371972                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           284                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1108511                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1108511                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    188427776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               188427776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            372256                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  372256    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              372256                       # Request fanout histogram
system.membus.respLayer1.occupancy         6448190000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6668559000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.7                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  99532405000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               596                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       735520                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          449                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             343                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           371972                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          371972                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           513                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           83                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1475                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1115909                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1117384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       246272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    190408960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              190655232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          364064                       # Total snoops (count)
system.tol2bus.snoopTraffic                  93130240                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           736632                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000157                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012656                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 736517     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    114      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             736632                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1861124000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1674248498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2308999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  99532405000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  284                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   25                       # number of demand (read+write) hits
system.l2.demand_hits::total                      309                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 284                       # number of overall hits
system.l2.overall_hits::.cpu.data                  25                       # number of overall hits
system.l2.overall_hits::total                     309                       # number of overall hits
system.l2.demand_misses::.cpu.inst                229                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             372030                       # number of demand (read+write) misses
system.l2.demand_misses::total                 372259                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               229                       # number of overall misses
system.l2.overall_misses::.cpu.data            372030                       # number of overall misses
system.l2.overall_misses::total                372259                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     21182000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  39166087000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      39187269000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     21182000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  39166087000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     39187269000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              513                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           372055                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               372568                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             513                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          372055                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              372568                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.446394                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999933                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999171                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.446394                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999933                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999171                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 92497.816594                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 105276.690052                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105268.828960                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 92497.816594                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 105276.690052                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105268.828960                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              363790                       # number of writebacks
system.l2.writebacks::total                    363790                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           228                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        372028                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            372256                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          228                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       372028                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           372256                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     18820500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  35445642500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  35464463000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     18820500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  35445642500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  35464463000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.444444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999927                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999163                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.444444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999927                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999163                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 82546.052632                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 95276.813842                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 95269.016483                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 82546.052632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 95276.813842                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95269.016483                       # average overall mshr miss latency
system.l2.replacements                         364064                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       371730                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           371730                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       371730                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       371730                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          410                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              410                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          410                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          410                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data          371972                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              371972                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  39159879500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   39159879500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        371972                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            371972                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 105276.417311                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105276.417311                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       371972                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         371972                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  35440159500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  35440159500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 95276.417311                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95276.417311                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            284                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                284                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          229                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              229                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     21182000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     21182000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          513                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            513                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.446394                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.446394                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 92497.816594                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92497.816594                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          228                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          228                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     18820500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     18820500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.444444                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.444444                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 82546.052632                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82546.052632                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            25                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                25                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           58                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              58                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      6207500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      6207500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           83                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            83                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.698795                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.698795                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 107025.862069                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107025.862069                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           56                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           56                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      5483000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      5483000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.674699                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.674699                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 97910.714286                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97910.714286                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  99532405000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8106.939062                       # Cycle average of tags in use
system.l2.tags.total_refs                      744764                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    372256                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.000677                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         4.559213                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8102.379849                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000557                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.989060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989617                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          337                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3362                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4456                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6330392                       # Number of tag accesses
system.l2.tags.data_accesses                  6330392                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  99532405000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          58368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95239168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95297536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        58368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         58368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     93130240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        93130240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             228                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          372028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              372256                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       363790                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             363790                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            586422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         956865937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             957452359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       586422                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           586422                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      935677582                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            935677582                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      935677582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           586422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        956865937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1893129941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1455160.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       912.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1488112.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000529542250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        72759                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        72759                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2250297                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1382423                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      372256                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     363790                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1489024                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1455160                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             93160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             92964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            92980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            92984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            92992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            93028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             90956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             90908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             90904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             90952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             91012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            90953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            90880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            90880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            90880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            90880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            90892                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  41537165750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7445120000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             69456365750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27895.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46645.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1338797                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1309611                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1489024                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1455160                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  372220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  372220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  372222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  372224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  72746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  72746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  72749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  72749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  72761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  72761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  72761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  72761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  72759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  72761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  72761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  72761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  72761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  72759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  72759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  72759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  72759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  72759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  72756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  72756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       295752                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    637.107414                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   513.451148                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   369.524490                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3429      1.16%      1.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3423      1.16%      2.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       125329     42.38%     44.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2279      0.77%     45.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15967      5.40%     50.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2276      0.77%     51.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8228      2.78%     54.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3409      1.15%     55.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       131412     44.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       295752                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        72759                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.465042                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.004079                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    117.145373                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        72757    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         72759                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        72759                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      19.999409                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.999315                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.058497                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               11      0.02%      0.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                6      0.01%      0.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            72738     99.97%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         72759                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95297536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                93128768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95297536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             93130240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       957.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       935.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    957.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    935.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   99532272000                       # Total gap between requests
system.mem_ctrls.avgGap                     135225.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        58368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95239168                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     93128768                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 586422.080326502677                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 956865937.279421687126                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 935662792.434283018112                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          912                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1488112                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1455160                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     30916000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  69425449750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2359513825750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33899.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46653.38                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1621480.68                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1055627580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            561075570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5315444400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3796928820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7856943120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23419153380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      18499051200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        60504224070                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        607.884679                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  47045221000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3323580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  49163604000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1056048840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            561303270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5316186960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3798886320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7856943120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23426931600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18492501120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        60508801230                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        607.930666                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  47027788250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3323580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  49181036750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     99532405000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  99532405000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2982607                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2982607                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2982607                       # number of overall hits
system.cpu.icache.overall_hits::total         2982607                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          513                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            513                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          513                       # number of overall misses
system.cpu.icache.overall_misses::total           513                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     25947500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     25947500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     25947500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     25947500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2983120                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2983120                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2983120                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2983120                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000172                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000172                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000172                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000172                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50579.922027                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50579.922027                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50579.922027                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50579.922027                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          449                       # number of writebacks
system.cpu.icache.writebacks::total               449                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          513                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          513                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          513                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          513                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     25434500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     25434500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     25434500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     25434500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000172                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000172                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000172                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000172                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49579.922027                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49579.922027                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49579.922027                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49579.922027                       # average overall mshr miss latency
system.cpu.icache.replacements                    449                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2982607                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2982607                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          513                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           513                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     25947500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     25947500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2983120                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2983120                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000172                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000172                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50579.922027                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50579.922027                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          513                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          513                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     25434500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     25434500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000172                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000172                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49579.922027                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49579.922027                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  99532405000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.995381                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2983120                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               513                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5815.048733                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.995381                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999928                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999928                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5966753                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5966753                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  99532405000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  99532405000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  99532405000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     48062550                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         48062550                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     48062593                       # number of overall hits
system.cpu.dcache.overall_hits::total        48062593                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       744019                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         744019                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       744028                       # number of overall misses
system.cpu.dcache.overall_misses::total        744028                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  79329909000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  79329909000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  79329909000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  79329909000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48806569                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48806569                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48806621                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48806621                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015244                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015244                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015244                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015244                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 106623.498862                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 106623.498862                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 106622.209110                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 106622.209110                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       371730                       # number of writebacks
system.cpu.dcache.writebacks::total            371730                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       371968                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       371968                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       371968                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       371968                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       372051                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       372051                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       372055                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       372055                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  39724041000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  39724041000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  39724462500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  39724462500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007623                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007623                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007623                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007623                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 106770.418572                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 106770.418572                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 106770.403569                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 106770.403569                       # average overall mshr miss latency
system.cpu.dcache.replacements                 371799                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35710906                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35710906                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           85                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            85                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      6904000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      6904000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35710991                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35710991                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 81223.529412                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81223.529412                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           79                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           79                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      6200500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6200500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78487.341772                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78487.341772                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12351644                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12351644                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       743934                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       743934                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  79323005000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  79323005000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13095578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13095578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.056808                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.056808                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 106626.400998                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 106626.400998                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       371962                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       371962                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       371972                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       371972                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  39717840500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  39717840500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.028404                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.028404                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 106776.425376                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 106776.425376                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           43                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            43                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.173077                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.173077                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       421500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       421500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.076923                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       105375                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       105375                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  99532405000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.862934                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48434676                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            372055                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            130.181495                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            210500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.862934                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999465                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999465                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          217                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          97985353                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         97985353                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  99532405000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  99532405000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
