`timescale 1 ns / 1 ns module H8MSmlOmA06X2uUrWBOlt (p0E5U5ysrwNYFWhaD6aOTT, DKtuEu8YDlDAVk5CGQsPXB, E7QNJoK4KvAThVFhUlvl2G, l30d1QakAt61ivcMw8sJQE, UKo8akspo4h0jsZ6g712NB, EYQG62ys4E6V8lISAdlW1C, HmVcl5yQin7hEovf3bwNG); parameter integer AddrWidth = 1; parameter integer DataWidth = 1; input p0E5U5ysrwNYFWhaD6aOTT; input DKtuEu8YDlDAVk5CGQsPXB; input E7QNJoK4KvAThVFhUlvl2G; input [AddrWidth - 1:0] l30d1QakAt61ivcMw8sJQE; input UKo8akspo4h0jsZ6g712NB; input [AddrWidth - 1:0] EYQG62ys4E6V8lISAdlW1C; output HmVcl5yQin7hEovf3bwNG; reg ram [2**AddrWidth - 1:0]; reg data_int; integer i; initial begin for (i=0; i<=2**AddrWidth - 1; i=i+1) begin ram[i] = 0; end data_int = 0; end wire qbWieytCuObrdfsS42gvpG; always @(posedge p0E5U5ysrwNYFWhaD6aOTT) begin : i1u0msi3MjWYynUdPGsHuBH_process if (DKtuEu8YDlDAVk5CGQsPXB == 1'b1) begin if (UKo8akspo4h0jsZ6g712NB == 1'b1) begin ram[l30d1QakAt61ivcMw8sJQE] <= E7QNJoK4KvAThVFhUlvl2G; end data_int <= ram[EYQG62ys4E6V8lISAdlW1C]; end end assign HmVcl5yQin7hEovf3bwNG = data_int; endmodule