vram_end	,	V_81
AMDGPU_VRAM_TYPE_DDR2	,	V_221
AMDGPU_VRAM_TYPE_DDR3	,	V_231
INVALIDATE_ALL_L1_TLBS	,	V_144
golden_settings_fiji_a10	,	V_10
dev	,	V_43
MEMORY_CLIENT_RW	,	V_216
mmVM_CONTEXT0_PAGE_TABLE_END_ADDR	,	V_167
mmMC_SEQ_TRAIN_WAKEUP_CNTL	,	V_68
ARRAY_SIZE	,	F_3
num_gpu_pages	,	V_201
"  HDP_MISC_CNTL=0x%08X\n"	,	L_55
"tonga"	,	L_3
gmc_v8_0_gart_funcs	,	V_278
KERN_WARNING	,	V_242
mmVM_CONTEXT1_CNTL	,	V_189
active	,	V_245
mmVM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR	,	V_171
BANK_SELECT	,	V_149
"  VM_CONTEXT1_PROTECTION_FAULT_ADDR   0x%08X\n"	,	L_23
ENABLE_L2_FRAGMENT_PROCESSING	,	V_137
RANGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_178
AMD_IS_APU	,	V_204
mmHDP_HOST_PATH_CNTL	,	V_97
EFFECTIVE_L2_QUEUE_SIZE	,	V_140
adev	,	V_2
gmc_v8_0_gart_enable	,	F_39
TRAIN_DONE_D1	,	V_71
golden_settings_tonga_a11	,	V_13
TRAIN_DONE_D0	,	V_70
SRBM_SOFT_RESET	,	V_251
golden_settings_iceland_a11	,	V_7
SRBM_STATUS__VMC_BUSY_MASK	,	V_20
MC_SEQ_SUP_CNTL	,	V_63
mmMC_SEQ_IO_DEBUG_INDEX	,	V_65
need_dma32	,	V_241
RREG32	,	F_5
amdgpu_interrupt_state	,	V_257
gmc_v8_0_vm_init	,	F_52
gmc_v8_0_mc_wait_for_idle	,	F_4
"  0x%04X=0x%08X\n"	,	L_58
mc_vram_size	,	V_73
ucode_size	,	V_51
PAGE_TABLE_DEPTH	,	V_177
AMDGPU_VRAM_TYPE_UNKNOWN	,	V_232
gmc_v8_0_hw_init	,	F_73
"  HDP_REG_COHERENCY_FLUSH_CNTL=0x%08X\n"	,	L_51
amd_powergating_state	,	V_276
MC_SEQ_TRAIN_WAKEUP_CNTL	,	V_69
real_vram_size	,	V_74
i	,	V_16
j	,	V_76
CONTEXT1_IDENTITY_ACCESS_MODE	,	V_141
mmHDP_MEM_COHERENCY_FLUSH_CNTL	,	V_116
gmc_v8_0_mc_resume	,	F_13
r	,	V_124
pci_resource_len	,	F_34
amdgpu_gart_size	,	V_112
"  VM_CONTEXT1_PROTECTION_FAULT_STATUS 0x%08X\n"	,	L_24
mc_seq_vram_type	,	V_217
MC_SEQ_MISC0__MT__GDDR1	,	V_218
MC_SEQ_MISC0__MT__GDDR3	,	V_222
MC_SEQ_MISC0__MT__GDDR4	,	V_224
mmBIF_FB_EN	,	V_34
"  VM_CONTEXT0_CNTL=0x%08X\n"	,	L_34
MC_SEQ_MISC0__MT__GDDR5	,	V_226
amdgpu_gem_fini	,	F_71
num_types	,	V_279
"  MC_VM_SYSTEM_APERTURE_HIGH_ADDR=0x%08X\n"	,	L_45
mmMC_SHARED_CHMAP	,	V_103
MC_VM_MX_L1_TLB_CNTL	,	V_128
WRITE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_195
mmMC_ARB_RAMCFG	,	V_100
AMDGPU_VRAM_TYPE_HBM	,	V_229
gart	,	V_125
mmMC_VM_AGP_BASE	,	V_89
gmc_v8_0_vram_gtt_location	,	F_26
DRM_ERROR	,	F_67
mmVM_CONTEXT1_CNTL2	,	V_188
BIF_FB_EN__FB_WRITE_EN_MASK	,	V_93
gmc_v8_0_convert_vram_type	,	F_55
amdgpu_display_stop_mc_access	,	F_8
VMC_TAP_CONTEXT1_PTE_REQUEST_PHYSICAL	,	V_162
BIF_FB_EN__FB_READ_EN_MASK	,	V_92
io_debug_array_offset_bytes	,	V_59
"Wait for MC idle timedout !\n"	,	L_8
fw	,	V_42
VMC_TAP_CONTEXT0_PTE_REQUEST_SHARED	,	V_157
"  VM_CONTEXT1_CNTL=0x%08X\n"	,	L_42
mmVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET	,	V_181
le32_to_cpu	,	F_24
EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_196
amdgpu_fence_unref	,	F_70
mmHDP_NONSURFACE_SIZE	,	V_88
gtt_end	,	V_168
MC_ARB_RAMCFG	,	V_101
"  VM_CONTEXT1_PAGE_TABLE_END_ADDR=0x%08X\n"	,	L_39
DMA_BIT_MASK	,	F_65
"  MC_VM_SYSTEM_APERTURE_LOW_ADDR=0x%08X\n"	,	L_44
pci_set_consistent_dma_mask	,	F_66
fiji_mgcg_cgcg_init	,	V_9
mmHDP_MISC_CNTL	,	V_94
mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_169
"  MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR=0x%08X\n"	,	L_46
gmc_v8_0_irq_funcs	,	V_281
DRM_DEBUG	,	F_16
mmMC_SEQ_SUP_PGM	,	V_67
fw_name	,	V_39
VM_L2_CNTL	,	V_135
SOFT_RESET_MC	,	V_253
VMC_TAP_CONTEXT1_PDE_REQUEST_SHARED	,	V_160
gmc_v8_0_gart_init	,	F_43
mmVM_CONTEXT1_PROTECTION_FAULT_ADDR	,	V_248
"  VM_CONTEXT0_PAGE_TABLE_END_ADDR=0x%08X\n"	,	L_31
"  %d:\n"	,	L_57
mmSRBM_STATUS2	,	V_247
tmp	,	V_17
gmc_v8_0_sw_fini	,	F_69
ENABLE_L1_FRAGMENT_PROCESSING	,	V_130
block	,	V_214
ENABLE_L2_CACHE	,	V_136
"  VM_L2_CNTL3=0x%08X\n"	,	L_28
amdgpu_mc	,	V_72
gmc_v8_0_wait_for_idle	,	F_79
vm_fault	,	V_237
mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR	,	V_82
vram_width	,	V_106
bits	,	V_259
handle	,	V_233
SRBM_STATUS__VMC1_BUSY_MASK	,	V_25
"Wait for GMC idle timed out !\n"	,	L_60
mmVM_CONTEXT1_PAGE_TABLE_END_ADDR	,	V_183
mmMC_VM_SYSTEM_APERTURE_LOW_ADDR	,	V_78
mmHDP_NONSURFACE_INFO	,	V_87
amdgpu_irq_add_id	,	F_63
gmc_v8_0_mc_stop	,	F_7
gmc_v8_0_hw_fini	,	F_74
mmVM_CONTEXT1_PROTECTION_FAULT_MCCLIENT	,	V_272
"  MC_VM_MX_L1_TLB_CNTL=0x%08X\n"	,	L_25
MEMORY_CLIENT_ID	,	V_215
amdgpu_asic_wait_for_mc_idle	,	F_9
pci_set_dma_mask	,	F_64
VM_CONTEXT1_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK	,	V_261
mmVM_L2_CNTL4	,	V_151
DRM_INFO	,	F_42
status	,	V_207
mmVM_L2_CNTL3	,	V_146
mmVM_L2_CNTL2	,	V_142
"  VM_L2_CNTL2=0x%08X\n"	,	L_27
save	,	V_27
"  SRBM_STATUS2=0x%08X\n"	,	L_22
"  HDP_NONSURFACE_SIZE=0x%08X\n"	,	L_54
vram_type	,	V_234
gmc_v8_0_early_init	,	F_56
amdgpu_iv_entry	,	V_270
amd_clockgating_state	,	V_275
VMC_TAP_CONTEXT0_PDE_REQUEST_SNOOP	,	V_155
ENABLE_L1_TLB	,	V_129
VM_CONTEXT1_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK	,	V_264
err	,	V_40
max	,	F_35
cz_mgcg_cgcg_init	,	V_15
"  VM_CONTEXT0_PAGE_TABLE_START_ADDR=0x%08X\n"	,	L_30
AMDGPU_IRQ_STATE_DISABLE	,	V_267
amdgpu_mode_mc_save	,	V_26
mmVM_CONTEXT0_CNTL	,	V_174
SYSTEM_APERTURE_UNMAPPED_ACCESS	,	V_133
"PCIE GART of %uM enabled (table at 0x%016llX).\n"	,	L_10
mmVM_CONTEXT1_PAGE_TABLE_START_ADDR	,	V_182
regs_size	,	V_52
gmc_v8_0_vm_decode_fault	,	F_54
VMC_TAP_CONTEXT0_PTE_REQUEST_SNOOP	,	V_158
max_pfn	,	V_185
gtt_base_align	,	V_75
"  VM_L2_CNTL=0x%08X\n"	,	L_26
io_mc_regs	,	V_49
VM_CONTEXT1_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK	,	V_263
pdev	,	V_108
u32	,	V_6
CHIP_FIJI	,	V_8
mc	,	V_41
amdgpu_program_register_sequence	,	F_2
WREG32_P	,	F_85
entry	,	V_271
AMDGPU_NUM_OF_VMIDS	,	V_203
gmc_v8_0_sw_init	,	F_61
header	,	V_55
gmc_v8_0_gart_flush_gpu_tlb	,	F_36
gtt_start	,	V_166
gmc_v8_0_set_gart_funcs	,	F_57
cpu_pt_addr	,	V_118
"SRBM_SOFT_RESET=0x%08X\n"	,	L_61
running	,	V_50
visible_vram_size	,	V_111
gmc_v8_0_is_idle	,	F_78
request_firmware	,	F_18
mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR	,	V_186
gmc_v8_0_suspend	,	F_76
VMC_TAP_CONTEXT0_PTE_REQUEST_PHYSICAL	,	V_156
gmc_v8_0_print_status	,	F_80
src	,	V_256
dev_warn	,	F_27
tonga_mgcg_cgcg_init	,	V_12
amdgpu_ucode_validate	,	F_19
MC_SEQ_MISC0__MT__HBM	,	V_228
amdgpu_gart_table_vram_alloc	,	F_46
u64	,	T_4
VMC_TAP_CONTEXT1_PDE_REQUEST_SNOOP	,	V_161
"  VM_L2_CNTL4=0x%08X\n"	,	L_29
writeq	,	F_38
"limiting VRAM\n"	,	L_7
gpu_page_idx	,	V_119
fw_version	,	V_56
aper_size	,	V_109
amdgpu_display_set_vga_render_state	,	F_31
READ_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_194
amdgpu_bo_fini	,	F_72
"read"	,	L_14
gmc_v8_0_resume	,	F_77
FB_READ_EN	,	V_36
vram_start	,	V_79
state	,	V_258
mmMC_VM_AGP_TOP	,	V_90
src_data	,	V_274
vmid	,	V_115
asic_type	,	V_3
"  BIF_FB_EN=0x%08X\n"	,	L_59
srbm_soft_reset	,	V_250
mmMC_VM_MX_L1_TLB_CNTL	,	V_127
AMDGPU_IRQ_STATE_ENABLE	,	V_268
gmc_v8_0_mc_program	,	F_30
FB_WRITE_EN	,	V_37
"  VM_CONTEXT1_CNTL2=0x%08X\n"	,	L_41
VM_CONTEXT1_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK	,	V_260
VMID	,	V_211
amdgpu_irq_get	,	F_60
"  VM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR=0x%08X\n"	,	L_36
gmc_v8_0_mc_init	,	F_32
VM_CONTEXT0_CNTL	,	V_175
VMC_TAP_CONTEXT0_PDE_REQUEST_SHARED	,	V_154
mmVM_INVALIDATE_REQUEST	,	V_117
BIF_FB_EN	,	V_35
VMC_TAP_CONTEXT0_PDE_REQUEST_PHYSICAL	,	V_153
mc_id	,	V_209
mmMC_VM_AGP_BOT	,	V_91
"  MC_VM_FB_LOCATION=0x%08X\n"	,	L_47
BUG	,	F_17
PDE0_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_192
MC_SEQ_MISC0__MT__DDR3	,	V_230
MC_SEQ_MISC0__MT__DDR2	,	V_220
CHANSIZE	,	V_102
uint32_t	,	T_2
amdgpu_gart_table_vram_free	,	F_50
RUN	,	V_64
protections	,	V_212
fw_data	,	V_48
mmMC_VM_SYSTEM_APERTURE_HIGH_ADDR	,	V_80
chip_name	,	V_38
"  mmVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET=0x%08X\n"	,	L_37
"Failed to load mc firmware!\n"	,	L_17
VMC_TAP_CONTEXT1_PDE_REQUEST_PHYSICAL	,	V_159
VM_CONTEXT1_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK	,	V_265
gmc_v8_0_set_clockgating_state	,	F_86
mmMC_VM_FB_LOCATION	,	V_85
gmc_v8_0_set_powergating_state	,	F_87
SOFT_RESET_VMC	,	V_252
__iomem	,	T_3
ucode_version	,	V_57
AMDGPU_VRAM_TYPE_GDDR5	,	V_227
AMDGPU_VRAM_TYPE_GDDR4	,	V_225
MC_SHARED_CHMAP	,	V_104
source	,	V_269
blackout	,	V_28
MC_SEQ_MISC0__MT__MASK	,	V_236
VMC_TAP_CONTEXT1_PTE_REQUEST_SHARED	,	V_163
AMDGPU_VRAM_TYPE_GDDR1	,	V_219
gmc_v8_0_vm_fault_interrupt_state	,	F_83
AMDGPU_VRAM_TYPE_GDDR3	,	V_223
mmMC_VM_FB_OFFSET	,	V_205
amdgpu_vram_location	,	F_28
mmMC_SHARED_BLACKOUT_CNTL	,	V_31
vram_base_offset	,	V_206
INVALIDATE_L2_CACHE	,	V_145
"  SRBM_STATUS=0x%08X\n"	,	L_21
WARN	,	F_44
mode_info	,	V_29
ETIMEDOUT	,	V_246
amdgpu_gart_table_vram_pin	,	F_41
mmMC_SEQ_SUP_CNTL	,	V_62
gmc_v8_0_gart_fini	,	F_49
"  HDP_HOST_PATH_CNTL=0x%08X\n"	,	L_56
gmc_v8_0_set_irq_funcs	,	F_58
MC_SHARED_BLACKOUT_CNTL	,	V_32
WREG32	,	F_11
ENABLE_CONTEXT	,	V_176
SRBM_STATUS__MCB_NON_DISPLAY_BUSY_MASK	,	V_22
gpu_addr	,	V_84
printk	,	F_20
ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE	,	V_138
gart_funcs	,	V_277
VM_L2_CNTL2	,	V_143
VM_L2_CNTL3	,	V_147
dev_err	,	F_40
io_debug_size_bytes	,	V_58
mmVM_CONTEXT1_PROTECTION_FAULT_STATUS	,	V_249
"  VM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR=0x%08X\n"	,	L_35
"write"	,	L_13
NOOFCHAN	,	V_105
"topaz"	,	L_2
VMC_TAP_CONTEXT1_PTE_REQUEST_SNOOP	,	V_164
amdgpu_irq_put	,	F_75
mmVM_CONTEXT0_CNTL2	,	V_173
CHIP_CARRIZO	,	V_14
mmHDP_REG_COHERENCY_FLUSH_CNTL	,	V_77
release_firmware	,	F_21
mmVM_CONTEXT0_PAGE_TABLE_START_ADDR	,	V_165
ptr	,	V_122
amdgpu_gtt_location	,	F_29
"  VM_CONTEXT%d_PAGE_TABLE_BASE_ADDR=0x%08X\n"	,	L_43
__le32	,	T_1
VM_L2_CNTL4	,	V_152
gmc_v8_0_init_microcode	,	F_15
hdr	,	V_47
CHIP_TOPAZ	,	V_4
amdgpu_vm_size	,	V_239
dummy_page	,	V_172
amdgpu_gart_init	,	F_45
mmMC_SEQ_MISC0	,	V_235
uint64_t	,	V_114
mmVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR	,	V_180
dma_bits	,	V_238
VM_CONTEXT1_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK	,	V_262
mmHDP_NONSURFACE_BASE	,	V_86
HDP_MISC_CNTL	,	V_95
dev_info	,	F_81
mmSRBM_STATUS	,	V_19
SRBM_STATUS__MCC_BUSY_MASK	,	V_23
amdgpu_display_resume_mc_access	,	F_14
"Failed to load MC firmware!\n"	,	L_19
CHIP_TONGA	,	V_11
numchan	,	V_99
gmc_v8_0_mc_load_microcode	,	F_22
gmc_v8_0_gart_set_pte_pde	,	F_37
"  MC_VM_AGP_BOT=0x%08X\n"	,	L_50
"mc: Failed to load firmware \"%s\"\n"	,	L_6
"No VRAM object for PCIE GART.\n"	,	L_9
aper_base	,	V_107
mc_client	,	V_208
SRBM_STATUS__MCB_BUSY_MASK	,	V_21
gmc_v8_0_soft_reset	,	F_82
chansize	,	V_98
PAGE_TABLE_BLOCK_SIZE	,	V_197
amdgpu_gart_table_vram_unpin	,	F_48
usec_timeout	,	V_18
flags	,	V_121
mc_firmware_header_v1_0	,	V_46
"vm manager initialization failed (%d).\n"	,	L_18
"  VM_CONTEXT1_PAGE_TABLE_START_ADDR=0x%08X\n"	,	L_38
enabled	,	V_243
"GMC 8.x registers\n"	,	L_20
"  HDP_NONSURFACE_BASE=0x%08X\n"	,	L_52
out	,	V_44
mmCONFIG_MEMSIZE	,	V_110
VM_CONTEXT1_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK	,	V_266
num_crtc	,	V_30
ucode_array_offset_bytes	,	V_61
VM_CONTEXT1_PROTECTION_FAULT_STATUS	,	V_210
ENABLE_ADVANCED_DRIVER_MODEL	,	V_132
gtt_size	,	V_113
amdgpu_bo_init	,	F_68
REG_GET_FIELD	,	F_10
"amdgpu: No suitable DMA available.\n"	,	L_15
SRBM_STATUS__MCD_BUSY_MASK	,	V_24
"  MC_VM_AGP_TOP=0x%08X\n"	,	L_49
"  VM_CONTEXT0_CNTL2=0x%08X\n"	,	L_33
EINVAL	,	V_53
robj	,	V_126
vm_manager	,	V_184
L2_CACHE_BIGK_ASSOCIATIVITY	,	V_148
udelay	,	F_6
mmVM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR	,	V_187
"\n"	,	L_1
table_size	,	V_200
data	,	V_54
le32_to_cpup	,	F_25
table_addr	,	V_170
BLACKOUT_MODE	,	V_33
"  VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR=0x%08X\n"	,	L_32
AMDGPU_NUM_VM	,	V_244
mc_mask	,	V_240
"amdgpu: No coherent DMA available.\n"	,	L_16
"VM fault (0x%02x, vmid %d) at page %u, %s from '%s' (0x%08x) (%d)\n"	,	L_12
"R600 PCIE GART already initialized\n"	,	L_11
gmc_v8_0_gart_disable	,	F_47
REG_SET_FIELD	,	F_12
mmVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR	,	V_179
nvm	,	V_202
gmc_v8_0_late_init	,	F_59
mmVM_L2_CNTL	,	V_134
gmc_v8_0_process_interrupt	,	F_84
pci_resource_start	,	F_33
vram_scratch	,	V_83
gmc_v8_0_init_golden_registers	,	F_1
"GPU fault detected: %d 0x%08x\n"	,	L_62
FLUSH_INVALIDATE_CACHE	,	V_96
VM_CONTEXT1_CNTL	,	V_190
PROTECTIONS	,	V_213
"  MC_VM_AGP_BASE=0x%08X\n"	,	L_48
mmMC_SEQ_IO_DEBUG_DATA	,	V_66
amdgpu_gart_fini	,	F_51
iceland_mgcg_cgcg_init	,	V_5
SYSTEM_ACCESS_MODE	,	V_131
L2_CACHE_BIGK_FRAGMENT_SIZE	,	V_150
amdgpu_irq_src	,	V_255
DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_191
VALID_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_193
"  HDP_NONSURFACE_INFO=0x%08X\n"	,	L_53
mmSRBM_SOFT_RESET	,	V_254
ready	,	V_199
addr	,	V_120
value	,	V_123
amdgpu_vm_block_size	,	V_198
amdgpu_device	,	V_1
src_id	,	V_273
amdgpu_ucode_print_mc_hdr	,	F_23
gmc_v8_0_vm_fini	,	F_53
ucode_size_bytes	,	V_60
"  VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR=0x%08X\n"	,	L_40
"fiji"	,	L_4
amdgpu_gem_init	,	F_62
KERN_ERR	,	V_45
"amdgpu/%s_mc.bin"	,	L_5
funcs	,	V_280
ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE	,	V_139
