// Seed: 3881512122
module module_0 (
    input  uwire id_0,
    output tri0  id_1,
    output wor   id_2,
    input  wor   id_3,
    input  tri1  id_4
);
  assign id_1 = 1;
  assign module_1.type_20 = 0;
  assign id_1 = -1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input supply0 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input wire id_5,
    output wor id_6,
    output supply1 id_7,
    input wire id_8,
    output wire id_9,
    output tri id_10,
    input wor id_11,
    input uwire id_12,
    input tri void id_13,
    input tri1 id_14,
    input supply0 id_15
);
  assign id_9 = id_5;
  wire id_17;
  module_0 modCall_1 (
      id_0,
      id_10,
      id_6,
      id_5,
      id_1
  );
endmodule
