#
# Basic instructions test
# different ld/st from/to scratchpad memory

	.word   248
	addi	r1 = r0, 255  # first instruction not executed
	addi	r1 = r0, 256 # r1 = 256
	addi	r2 = r0, 5
	addi    r4 = r0, 4
	swl	[r1 + 1] = r2 # memory address 260 (256 + (1 sl 2)) = 5 (all memory banks are updated)
	lwl	r10  = [r1 + 1] # register(10) = 5
	nop
	add	r2 = r2, r10 # r2 = 10

	swl     [r1 + 1] = r0	
	shl	[r1 + 2] = r2 # memory address 262 = 10 (two memory banks are updated)
	lhl	r11  = [r1 + 2] # register(11) = 10

	addi	r1 = r0, 255
	lbl	r12 = [r1 + 3] # r12 = 4

	addi    r1 = r0, 256
	lhul    r13 = [r1 + 3] # r13 = memory address (255 + (3 sl 1)) = 261 (10)
	lbul	r14 = [r1 + 3] # r14 = 4

	addi    r1 = r0 , 256
	addi    r5 = r0, 3
	sli	r5 = r5, 15
	swl     [r1 + 1] = r5 # memory address 
	lhl	r20 = [r1 + 2]   # r1 + 6 = r1 + 3 to check signed!

	addi    r5 = r0, 1
	sli	r5 = r5, 7
	swl     [r1 + 3] = r5 # memory address 267 =
	lbl	r19 = [r1 + 12]
	nop
	addi    r5 = r0, 5
	addi	r6 = r0, 6
	addi	r7 = r0, 7
	addi    r8 = r0, 8
	addi    r10 = r0, 10
	addi    r2 = r0, 64
	add     r1 = r1, r2
	sbl     [r1 + 0] = r5
	sbl     [r1 + 1] = r6
	sbl     [r1 + 2] = r7
	sbl	[r1 + 3] = r8
	lwl     r22 = [r1 + 1]

	addi    r5 = r0, 3
	sli     r5 = r5, 7
	addi    r10 = r0, 251
	swl     [r1 + 2] = r0
	shl	[r1 + 4] = r5 # 
	lwl	r21 = [r1 + 2]	# 
	nop
	addi    r16 = r0, 15
	addi    r30 = r0, 31
	addi    r29 = r0, 15
	addi    r31 = r0, 1
x1:	sl	r31 = r31, r30
	ori     r31 = r31, 384
	or	r21 = r21, r31
	subi    r30 = r30, 1
	cmpneq  p1 = r30, r29
(p1)	br	x1 #r20 equals to all upper bits 1 
	nop
	nop
	halt
	nop
	nop
	nop
