{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527532381797 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527532381817 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 28 15:33:01 2018 " "Processing started: Mon May 28 15:33:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527532381817 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527532381817 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCV -c RISCV " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV -c RISCV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527532381817 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1527532383969 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1527532383969 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "OPC_LOAD Imm_Generator.v(16) " "Verilog HDL Compiler Directive warning at Imm_Generator.v(16): text macro \"OPC_LOAD\" is undefined" {  } { { "CPU/Imm_Generator.v" "" { Text "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Imm_Generator.v" 16 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1527532401106 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting an operand Imm_Generator.v(16) " "Verilog HDL syntax error at Imm_Generator.v(16) near text: \",\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "CPU/Imm_Generator.v" "" { Text "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Imm_Generator.v" 16 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1527532401106 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "OPC_OP_IMM Imm_Generator.v(17) " "Verilog HDL Compiler Directive warning at Imm_Generator.v(17): text macro \"OPC_OP_IMM\" is undefined" {  } { { "CPU/Imm_Generator.v" "" { Text "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Imm_Generator.v" 17 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1527532401106 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "OPC_OP_IMM_32 Imm_Generator.v(18) " "Verilog HDL Compiler Directive warning at Imm_Generator.v(18): text macro \"OPC_OP_IMM_32\" is undefined" {  } { { "CPU/Imm_Generator.v" "" { Text "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Imm_Generator.v" 18 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1527532401106 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "OPC_JALR Imm_Generator.v(19) " "Verilog HDL Compiler Directive warning at Imm_Generator.v(19): text macro \"OPC_JALR\" is undefined" {  } { { "CPU/Imm_Generator.v" "" { Text "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Imm_Generator.v" 19 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1527532401106 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "OPC_STORE Imm_Generator.v(22) " "Verilog HDL Compiler Directive warning at Imm_Generator.v(22): text macro \"OPC_STORE\" is undefined" {  } { { "CPU/Imm_Generator.v" "" { Text "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Imm_Generator.v" 22 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1527532401106 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" Imm_Generator.v(22) " "Verilog HDL syntax error at Imm_Generator.v(22) near text: \":\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "CPU/Imm_Generator.v" "" { Text "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Imm_Generator.v" 22 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1527532401106 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "OPC_BRANCH Imm_Generator.v(25) " "Verilog HDL Compiler Directive warning at Imm_Generator.v(25): text macro \"OPC_BRANCH\" is undefined" {  } { { "CPU/Imm_Generator.v" "" { Text "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Imm_Generator.v" 25 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1527532401116 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" Imm_Generator.v(25) " "Verilog HDL syntax error at Imm_Generator.v(25) near text: \":\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "CPU/Imm_Generator.v" "" { Text "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Imm_Generator.v" 25 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1527532401116 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "OPC_AUIPC Imm_Generator.v(28) " "Verilog HDL Compiler Directive warning at Imm_Generator.v(28): text macro \"OPC_AUIPC\" is undefined" {  } { { "CPU/Imm_Generator.v" "" { Text "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Imm_Generator.v" 28 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1527532401116 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \"endcase\" Imm_Generator.v(28) " "Verilog HDL syntax error at Imm_Generator.v(28) near text: \",\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "CPU/Imm_Generator.v" "" { Text "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Imm_Generator.v" 28 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1527532401116 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "OPC_LUI Imm_Generator.v(29) " "Verilog HDL Compiler Directive warning at Imm_Generator.v(29): text macro \"OPC_LUI\" is undefined" {  } { { "CPU/Imm_Generator.v" "" { Text "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Imm_Generator.v" 29 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1527532401116 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "OPC_JAL Imm_Generator.v(32) " "Verilog HDL Compiler Directive warning at Imm_Generator.v(32): text macro \"OPC_JAL\" is undefined" {  } { { "CPU/Imm_Generator.v" "" { Text "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Imm_Generator.v" 32 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1527532401116 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" Imm_Generator.v(32) " "Verilog HDL syntax error at Imm_Generator.v(32) near text: \":\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "CPU/Imm_Generator.v" "" { Text "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Imm_Generator.v" 32 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1527532401116 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "imm_generator Imm_Generator.v(9) " "Ignored design unit \"imm_generator\" at Imm_Generator.v(9) due to previous errors" {  } { { "CPU/Imm_Generator.v" "" { Text "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Imm_Generator.v" 9 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1527532401116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/imm_generator.v 0 0 " "Found 0 design units, including 0 entities, in source file cpu/imm_generator.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527532401116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topde.v 1 1 " "Found 1 design units, including 1 entities, in source file topde.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopDE " "Found entity 1: TopDE" {  } { { "TopDE.v" "" { Text "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527532401126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527532401126 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR_EOF" ";  expecting an identifier Parametros.v(48) " "Verilog HDL syntax error at Parametros.v(48) near end of file ;  expecting an identifier" {  } { { "Parametros.v" "" { Text "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/Parametros.v" 48 0 0 } }  } 0 10171 "Verilog HDL syntax error at %2!s! near end of file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527532401126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parametros.v 0 0 " "Found 0 design units, including 0 entities, in source file parametros.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527532401126 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Registers.v(55) " "Verilog HDL warning at Registers.v(55): extended using \"x\" or \"z\"" {  } { { "CPU/Registers.v" "" { Text "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Registers.v" 55 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1527532401136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/registers.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "CPU/Registers.v" "" { Text "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Registers.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527532401136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527532401136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/hazardunitm.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/hazardunitm.v" { { "Info" "ISGN_ENTITY_NAME" "1 HazardUnitM " "Found entity 1: HazardUnitM" {  } { { "CPU/HazardUnitM.v" "" { Text "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/HazardUnitM.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527532401146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527532401146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/forwardunitm.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/forwardunitm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardUnitM " "Found entity 1: ForwardUnitM" {  } { { "CPU/ForwardUnitM.v" "" { Text "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/ForwardUnitM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527532401156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527532401156 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Datapath_UNI.v(369) " "Verilog HDL warning at Datapath_UNI.v(369): extended using \"x\" or \"z\"" {  } { { "CPU/Datapath_UNI.v" "" { Text "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Datapath_UNI.v" 369 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1527532401166 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Datapath_UNI.v(427) " "Verilog HDL warning at Datapath_UNI.v(427): extended using \"x\" or \"z\"" {  } { { "CPU/Datapath_UNI.v" "" { Text "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Datapath_UNI.v" 427 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1527532401167 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Datapath_UNI.v(462) " "Verilog HDL warning at Datapath_UNI.v(462): extended using \"x\" or \"z\"" {  } { { "CPU/Datapath_UNI.v" "" { Text "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Datapath_UNI.v" 462 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1527532401167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/datapath_uni.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/datapath_uni.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_UNI " "Found entity 1: Datapath_UNI" {  } { { "CPU/Datapath_UNI.v" "" { Text "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Datapath_UNI.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527532401171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527532401171 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "CPU/Datapath_PIPEM.v " "Can't analyze file -- file CPU/Datapath_PIPEM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1527532401175 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "CPU/Datapath_MULTI.v " "Can't analyze file -- file CPU/Datapath_MULTI.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1527532401179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU/CPU.v" "" { Text "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/CPU.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527532401187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527532401187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/control_uni.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/control_uni.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_UNI " "Found entity 1: Control_UNI" {  } { { "CPU/Control_UNI.v" "" { Text "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Control_UNI.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527532401197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527532401197 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "CPU/Control_PIPEM.v " "Can't analyze file -- file CPU/Control_PIPEM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1527532401197 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "CPU/Control_MULTI.v " "Can't analyze file -- file CPU/Control_MULTI.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1527532401207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/branch_pipem.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/branch_pipem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Branch_PIPEM " "Found entity 1: Branch_PIPEM" {  } { { "CPU/Branch_PIPEM.v" "" { Text "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Branch_PIPEM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527532401217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527532401217 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endcase\" ALUControl.v(100) " "Verilog HDL syntax error at ALUControl.v(100) near text: \"end\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "CPU/ALUControl.v" "" { Text "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/ALUControl.v" 100 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1527532401217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alucontrol.v 0 0 " "Found 0 design units, including 0 entities, in source file cpu/alucontrol.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527532401227 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ON Parametros.v(3) " "Verilog HDL Declaration error at Parametros.v(3): identifier \"ON\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/Parametros.v" 3 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1527532401227 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OFF Parametros.v(4) " "Verilog HDL Declaration error at Parametros.v(4): identifier \"OFF\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/Parametros.v" 4 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1527532401227 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ZERO Parametros.v(5) " "Verilog HDL Declaration error at Parametros.v(5): identifier \"ZERO\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/Parametros.v" 5 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1527532401227 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPAND Parametros.v(8) " "Verilog HDL Declaration error at Parametros.v(8): identifier \"OPAND\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/Parametros.v" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1527532401227 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPOR Parametros.v(9) " "Verilog HDL Declaration error at Parametros.v(9): identifier \"OPOR\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/Parametros.v" 9 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1527532401227 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPXOR Parametros.v(10) " "Verilog HDL Declaration error at Parametros.v(10): identifier \"OPXOR\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/Parametros.v" 10 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1527532401227 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPADD Parametros.v(11) " "Verilog HDL Declaration error at Parametros.v(11): identifier \"OPADD\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/Parametros.v" 11 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1527532401227 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSUB Parametros.v(12) " "Verilog HDL Declaration error at Parametros.v(12): identifier \"OPSUB\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/Parametros.v" 12 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1527532401227 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLT Parametros.v(13) " "Verilog HDL Declaration error at Parametros.v(13): identifier \"OPSLT\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/Parametros.v" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1527532401227 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLTU Parametros.v(14) " "Verilog HDL Declaration error at Parametros.v(14): identifier \"OPSLTU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/Parametros.v" 14 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1527532401227 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPGE Parametros.v(15) " "Verilog HDL Declaration error at Parametros.v(15): identifier \"OPGE\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/Parametros.v" 15 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1527532401227 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPGEU Parametros.v(16) " "Verilog HDL Declaration error at Parametros.v(16): identifier \"OPGEU\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/Parametros.v" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1527532401227 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSLL Parametros.v(17) " "Verilog HDL Declaration error at Parametros.v(17): identifier \"OPSLL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/Parametros.v" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1527532401227 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRL Parametros.v(18) " "Verilog HDL Declaration error at Parametros.v(18): identifier \"OPSRL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/Parametros.v" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1527532401227 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPSRA Parametros.v(19) " "Verilog HDL Declaration error at Parametros.v(19): identifier \"OPSRA\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/Parametros.v" 19 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1527532401227 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPBEQ Parametros.v(20) " "Verilog HDL Declaration error at Parametros.v(20): identifier \"OPBEQ\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/Parametros.v" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1527532401227 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "OPBNE Parametros.v(21) " "Verilog HDL Declaration error at Parametros.v(21): identifier \"OPBNE\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/Parametros.v" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1527532401227 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "FUNSLL Parametros.v(24) " "Verilog HDL Declaration error at Parametros.v(24): identifier \"FUNSLL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/Parametros.v" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1527532401227 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "FUNSRL Parametros.v(25) " "Verilog HDL Declaration error at Parametros.v(25): identifier \"FUNSRL\" is already declared in the present scope" {  } { { "Parametros.v" "" { Text "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/Parametros.v" 25 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1527532401227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alu.v 0 0 " "Found 0 design units, including 0 entities, in source file cpu/alu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527532401227 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/RISCV.map.smsg " "Generated suppressed messages file C:/Users/Danielle/Downloads/OAC-Labs/Lab3/RISCV-v1.0/Core2/RISCV.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527532401267 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 27 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 27 errors, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "679 " "Peak virtual memory: 679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527532401338 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 28 15:33:21 2018 " "Processing ended: Mon May 28 15:33:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527532401338 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527532401338 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527532401338 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527532401338 ""}
