// Seed: 1691977580
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri id_3,
    input tri id_4,
    output uwire id_5,
    output uwire id_6,
    input tri0 id_7,
    input supply1 id_8,
    input supply0 id_9,
    output supply1 id_10
);
  assign id_5 = -1;
  assign module_1.id_1 = 0;
  assign id_5 = 1;
  assign id_5 = {id_9};
endmodule
module module_1 (
    input  logic id_0,
    input  logic id_1,
    input  tri1  id_2,
    output wand  id_3,
    output wor   id_4,
    input  tri1  id_5,
    output logic id_6
);
  logic id_8 = id_0;
  assign id_3 = 1;
  wire id_9;
  assign id_8 = id_1;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_5,
      id_2,
      id_5,
      id_3,
      id_3,
      id_2,
      id_2,
      id_2,
      id_4
  );
  always id_6 <= id_8;
endmodule
