INFO     : Efinix FPGA Bitstream Generator.
INFO     : Version: 2024.2.294 
INFO     : Copyright (C) 2013 - 2024 Efinix, Inc. All rights reserved.
INFO     : Compiled: Nov 14 2024.
INFO     : Using source file "/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_pnr/verilog_learnings.lbf"
INFO     : Generating HEX programming file for device "T120F324", family "Trion"
INFO     : Using periphery source file "/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/outflow/verilog_learnings.lpf"
INFO     : Generating bit file: "/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/outflow/verilog_learnings.bit"
INFO     : HEX Generation Options Summary:
INFO     : 	Listing options specified to bitstream generation:
INFO     : 	spi_low_power_mode                       = on
INFO     : 	oscillator_clock_divider                 = DIV8
INFO     : 	io_weak_pullup                           = on
INFO     : 	enable_remote_update                     = off
INFO     : 	release_tri_then_reset                   = on
INFO     : Finished generating "/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/outflow/verilog_learnings.hex"
INFO     : Efinix Bitstream Generator took 2.27261 seconds.
INFO     : 	Efinix Bitstream Generator took 2 seconds (approximately) in total CPU time.
INFO     : Efinix Bitstream Generator virtual memory usage: begin = 34.98 MB, end = 332.644 MB, delta = 297.664 MB
INFO     : Efinix Bitstream Generator resident set memory usage: begin = 18.724 MB, end = 285.78 MB, delta = 267.056 MB
INFO     : 	Efinix Bitstream Generator peak resident set memory usage = 285.78 MB
