<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>PMEVTYPER&lt;n></title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">PMEVTYPER&lt;n>, Performance Monitors Event Type Registers, n =
      0 - 30</h1><p>The PMEVTYPER&lt;n> characteristics are:</p><h2>Purpose</h2><p>Configures event counter n, where n is 0 to 30.</p><h2>Configuration</h2><p>AArch32 System register PMEVTYPER&lt;n> bits [31:0]
            
                are architecturally mapped to
              AArch64 System register <a href="AArch64-pmevtypern_el0.html">PMEVTYPER&lt;n>_EL0[31:0]
            </a>.
          </p><p>AArch32 System register PMEVTYPER&lt;n> bits [31:0]
            
                are architecturally mapped to
              External register <a href="ext-pmevtypern_el0.html">PMEVTYPER&lt;n>_EL0[31:0]
            </a>.
          </p><p><del>
                RW fields in this register reset to architecturally </del><span class="arm-defined-word"><del>UNKNOWN</del></span><del> values.
              </del></p><p>This register is present only
    when <ins>AArch32 is supported at any Exception level and </ins>PMUv3 is implemented.
      
    Otherwise, direct accesses to PMEVTYPER&lt;n> are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2><p>PMEVTYPER&lt;n> is a 32-bit register.</p><h2>Field descriptions</h2><p>The PMEVTYPER&lt;n> bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#P_31">P</a></td><td class="lr" colspan="1"><a href="#U_30">U</a></td><td class="lr" colspan="1"><a href="#NSK_29">NSK</a></td><td class="lr" colspan="1"><a href="#NSU_28">NSU</a></td><td class="lr" colspan="1"><a href="#NSH_27">NSH</a></td><td class="lr" colspan="1"><a href="#0_26">RES0</a></td><td class="lr" colspan="1"><a href="#MT_25">MT</a></td><td class="lr" colspan="9"><a href="#0_24">RES0</a></td><td class="lr" colspan="6"><a href="#evtCount15:10_15">evtCount[15:10]</a></td><td class="lr" colspan="10"><a href="#evtCount9:0_9">evtCount[9:0]</a></td></tr></tbody></table><div class="text_before_fields"></div><h4 id="P_31">P, bit [31]
              </h4><p>Privileged filtering bit. Controls counting in EL1.</p><p>If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the PMEVTYPER&lt;n>.NSK bit.</p><table class="valuetable"><tr><th>P</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Count events in EL1.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Do not count events in EL1.</p></td></tr></table><p>On a Warm reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="U_30">U, bit [30]
              </h4><p>User filtering bit. Controls counting in EL0.</p><p>If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the PMEVTYPER&lt;n>.NSU bit.</p><table class="valuetable"><tr><th>U</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Count events in EL0.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Do not count events in EL0.</p></td></tr></table><p>On a Warm reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="NSK_29">NSK, bit [29]
              <div style="font-size:smaller;"><br/>When <del>HaveEL(</del>EL3<ins> is implemented:</ins><del>):</del>
                </div></h4><p>Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1.</p><p>If the value of this bit is equal to the value of PMEVTYPER&lt;n>.P, events in Non-secure EL1 are counted.</p><p>Otherwise, events in Non-secure EL1 are not counted.</p><p>On a Warm reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="0_29"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="NSU_28">NSU, bit [28]
              <div style="font-size:smaller;"><br/>When <del>HaveEL(</del>EL3<ins> is implemented:</ins><del>):</del>
                </div></h4><p>Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0.</p><p>If the value of this bit is equal to the value of PMEVTYPER&lt;n>.U, events in Non-secure EL0 are counted.</p><p>Otherwise, events in Non-secure EL0 are not counted.</p><p>On a Warm reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="0_28"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="NSH_27">NSH, bit [27]
              <div style="font-size:smaller;"><br/>When <del>HaveEL(</del>EL2<ins> is implemented:</ins><del>):</del>
                </div></h4><p><del>Non-secure </del>EL2 (Hyp mode) filtering bit. Controls counting in<del> Non-secure</del> EL2.</p><table class="valuetable"><tr><th>NSH</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Do not count events in EL2.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Count events in EL2.</p></td></tr></table><p>On a Warm reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="0_27"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="0_26">
                Bit [26]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="MT_25">MT, bit [25]
              <div style="font-size:smaller;"><br/>When <ins>(</ins>ARMv8.6-MTPMU is implemented <ins>and enabled) </ins>or<ins> an</ins> IMPLEMENTATION DEFINED multi-threaded PMU Extension is implemented:
                </div></h4><p>Multithreading.</p><table class="valuetable"><tr><th>MT</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Count events only on controlling PE.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Count events from any PE with the same affinity at level 1 and above as this PE.</p></td></tr></table><div class="note"><span class="note-header">Note</span><ul><li>When the lowest level of <span class="xref">affinity</span> consists of logical PEs that are implemented using a multi-threading type approach, an implementation is described as multi-threaded. That is, the performance of PEs at the lowest affinity level is highly interdependent.</li><li>Events from a different thread of a multithreaded implementation are not Attributable to the thread counting the event.</li></ul></div><p>On a Warm reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="0_25"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="0_24">
                Bits [24:16]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="evtCount15:10_15">evtCount[15:10], bits [15:10]
                  <div style="font-size:smaller;"><br/>When ARMv8.1-PMU is implemented:
                </div></h4><p>Extension to evtCount[9:0]. See evtCount[9:0] for more details.</p><p>On a Warm reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="0_15"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="evtCount9:0_9">evtCount[9:0], bits [9:0]
                  </h4><p>Event to count. The event number of the event that is counted by event counter <a href="AArch32-pmevcntrn.html">PMEVCNTR&lt;n></a>.</p><p>Software must program this field with an event that is supported by the PE being programmed.</p><p>The ranges of event numbers allocated to each type of event are shown in <span class="xref">Allocation of the PMU event number space</span>.</p><p>If evtCount is programmed to an event that is reserved or not supported by the PE, the behavior depends on the value written:</p><ul><li>For the range <span class="hexnumber">0x0000</span> to <span class="hexnumber">0x003F</span>, no events are counted, and the value returned by a direct or external read of the evtCount field is the value written to the field.
</li><li>If 16-bit evtCount is implemented, for the range <span class="hexnumber">0x4000</span> to <span class="hexnumber">0x403F</span>, no events are counted, and the value returned by a direct or external read of the evtCount field is the value written to the field.
</li><li>For <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> events, it is <span class="arm-defined-word">UNPREDICTABLE</span> what event, if any, is counted, and the value returned by a direct or external read of the evtCount field is <span class="arm-defined-word">UNKNOWN</span>.
</li></ul><div class="note"><span class="note-header">Note</span><p><span class="arm-defined-word">UNPREDICTABLE</span> means the event must not expose privileged information.</p></div><p>Arm recommends that the behavior across a family of implementations is defined such that if a given implementation does not include an event from a set of common <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> events, then no event is counted and the value read back on evtCount is the value written.</p><p>On a Warm reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><div class="text_after_fields"></div><div class="access_mechanisms"><h2>Accessing the PMEVTYPER&lt;n></h2><p>PMEVTYPER&lt;n> can also be accessed by using <a href="AArch32-pmxevtyper.html">PMXEVTYPER</a> with <a href="AArch32-pmselr.html">PMSELR</a>.SEL set to n.</p><p>If <span class="xref">ARMv8.6-FGT</span> is implemented<del>,</del> <ins>and</ins><del>EL2</del> <ins>&lt;n> </ins>is <ins>greater</ins><del>implemented</del> <ins>than</ins><del>and</del> <ins>or</ins><del>enabled</del> <ins>equal</ins><del>in</del> <ins>to </ins>the <ins>number</ins><del>current</del> <ins>of</ins><del>Security</del> <ins>accessible counters</ins><del>state</del>, <ins>then</ins><del>and</del> <ins>the</ins><del>EL1</del> <ins>behavior</ins><del>is</del> <ins>of</ins><del>using</del> <del>AArch64, for </del>permitted reads and writes <ins>of</ins><del>at EL0:</del> <a href="AArch32-pmevtypern.html"><ins>PMEVTYPER&lt;n></ins></a><ins> is as follows:</ins></p><ul><li>If &lt;n> is an unimplemented event counter, the access is <span class="arm-defined-word">UNDEFINED</span>.
</li><li>Otherwise, <ins>the</ins><del>if</del> <ins>access</ins><del>&lt;n></del> is <ins>trapped</ins><del>greater</del> <del>than or equal </del>to<ins> EL2.</ins>
<a href="AArch64-mdcr_el2.html"><del>MDCR_EL2</del></a><del>.HPMN, the access is trapped to EL2.
</del></li></ul><p>If <span class="xref">ARMv8.6-FGT</span> is not implemented<del>,</del> <ins>and &lt;n> is greater than </ins>or <ins>equal to </ins>the <ins>number</ins><del>above</del> <ins>of</ins><del>behaviors</del> <ins>accessible</ins><del>do</del> <ins>counters,</ins><del>not</del> <ins>then reads and writes of</ins><del>apply:</del> <a href="AArch32-pmevtypern.html"><ins>PMEVTYPER&lt;n></ins></a><ins> are </ins><span class="arm-defined-word"><ins>CONSTRAINED UNPREDICTABLE</ins></span><ins>, and the following behaviors are permitted:</ins></p><p>If &lt;n> is greater or equal to the number of accessible counters, <ins>then </ins>reads and writes of PMEVTYPER&lt;n> are <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span>, and the following behaviors are permitted:</p><ul><li>Accesses to the register are <span class="arm-defined-word">UNDEFINED</span>.
</li><li>Accesses to the register behave as RAZ/WI.
</li><li>Accesses to the register execute as a <span class="instruction">NOP</span>.
</li><li>If EL2 is implemented and enabled in the current Security state, and &lt;n> is less than the number of implemented counters, accesses from EL1 or permitted accesses from EL0 are trapped to EL2.
</li></ul><div class="note"><span class="note-header">Note</span><p>In EL0, an access is permitted if it is enabled by <a href="AArch32-pmuserenr.html">PMUSERENR</a>.EN or <a href="AArch64-pmuserenr_el0.html">PMUSERENR_EL0</a>.EN.</p><p>If EL2 is implemented and enabled in the current Security state, at EL0 and EL1:</p><ul><li>If EL2 is using AArch32, <a href="AArch32-hdcr.html">HDCR</a>.HPMN identifies the number of accessible counters.</li><li>If EL2 is using AArch64, <a href="AArch64-mdcr_el2.html">MDCR_EL2</a>.HPMN identifies the number of accessible counters.</li></ul><p>Otherwise, the number of accessible counters is the number of implemented counters. See <a href="AArch32-hdcr.html">HDCR</a>.HPMN and <a href="AArch64-mdcr_el2.html">MDCR_EL2</a>.HPMN for more details.</p></div><p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRC{&lt;c>}{&lt;q>} &lt;coproc>, {#}&lt;opc1>, &lt;Rt>, &lt;CRn>, &lt;CRm>{, {#}&lt;opc2>}</h4><table class="access_instructions"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>0b1111</td><td>0b000</td><td>0b1110</td><td>0b11:n[4:3]</td><td>n[2:0]</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    if !ELUsingAArch32(EL1) &amp;&amp; PMUSERENR_EL0.EN == '0' then
        if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.TGE == '1' then
            AArch64.AArch32SystemAccessTrap(EL2, 0x03);
        else
            AArch64.AArch32SystemAccessTrap(EL1, 0x03);
    elsif ELUsingAArch32(EL1) &amp;&amp; PMUSERENR.EN == '0' then
        if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.TGE == '1' then
            AArch64.AArch32SystemAccessTrap(EL2, 0x03);
        elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HCR.TGE == '1' then
            AArch32.TakeHypTrapException(0x00);
        else
            UNDEFINED;
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL1) &amp;&amp; HCR_EL2.&lt;E2H,TGE> != '11' &amp;&amp; (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') &amp;&amp; HDFGRTR_EL2.PMEVTYPERn_EL0 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; MDCR_EL2.TPM == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HDCR.TPM == '1' then
        AArch32.TakeHypTrapException(0x03);
    elsif HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TPM == '1' then
        AArch64.AArch32SystemAccessTrap(EL3, 0x03);
    else
        return PMEVTYPER[UInt(CRm&lt;1:0>:opc2&lt;2:0>)];
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; MDCR_EL2.TPM == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HDCR.TPM == '1' then
        AArch32.TakeHypTrapException(0x03);
    elsif HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TPM == '1' then
        AArch64.AArch32SystemAccessTrap(EL3, 0x03);
    else
        return PMEVTYPER[UInt(CRm&lt;1:0>:opc2&lt;2:0>)];
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TPM == '1' then
        AArch64.AArch32SystemAccessTrap(EL3, 0x03);
    else
        return PMEVTYPER[UInt(CRm&lt;1:0>:opc2&lt;2:0>)];
elsif PSTATE.EL == EL3 then
    return PMEVTYPER[UInt(CRm&lt;1:0>:opc2&lt;2:0>)];
              </p><h4 class="assembler">MCR{&lt;c>}{&lt;q>} &lt;coproc>, {#}&lt;opc1>, &lt;Rt>, &lt;CRn>, &lt;CRm>{, {#}&lt;opc2>}</h4><table class="access_instructions"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>0b1111</td><td>0b000</td><td>0b1110</td><td>0b11:n[4:3]</td><td>n[2:0]</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    if !ELUsingAArch32(EL1) &amp;&amp; PMUSERENR_EL0.EN == '0' then
        if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.TGE == '1' then
            AArch64.AArch32SystemAccessTrap(EL2, 0x03);
        else
            AArch64.AArch32SystemAccessTrap(EL1, 0x03);
    elsif ELUsingAArch32(EL1) &amp;&amp; PMUSERENR.EN == '0' then
        if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.TGE == '1' then
            AArch64.AArch32SystemAccessTrap(EL2, 0x03);
        elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HCR.TGE == '1' then
            AArch32.TakeHypTrapException(0x00);
        else
            UNDEFINED;
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL1) &amp;&amp; HCR_EL2.&lt;E2H,TGE> != '11' &amp;&amp; (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') &amp;&amp; HDFGWTR_EL2.PMEVTYPERn_EL0 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; MDCR_EL2.TPM == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HDCR.TPM == '1' then
        AArch32.TakeHypTrapException(0x03);
    elsif HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TPM == '1' then
        AArch64.AArch32SystemAccessTrap(EL3, 0x03);
    else
        PMEVTYPER[UInt(CRm&lt;1:0>:opc2&lt;2:0>)] = R[t];
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; MDCR_EL2.TPM == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HDCR.TPM == '1' then
        AArch32.TakeHypTrapException(0x03);
    elsif HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TPM == '1' then
        AArch64.AArch32SystemAccessTrap(EL3, 0x03);
    else
        PMEVTYPER[UInt(CRm&lt;1:0>:opc2&lt;2:0>)] = R[t];
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TPM == '1' then
        AArch64.AArch32SystemAccessTrap(EL3, 0x03);
    else
        PMEVTYPER[UInt(CRm&lt;1:0>:opc2&lt;2:0>)] = R[t];
elsif PSTATE.EL == EL3 then
    PMEVTYPER[UInt(CRm&lt;1:0>:opc2&lt;2:0>)] = R[t];
              </p></div><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>48</del>; <ins>391b5248b29fb2f001ef74792eaacbd6fc72f211</ins><del>6134483bd14dc8c12a99c984cbfe3431cc1c9707</del></p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>