set tool_name "Questa Intel FPGA (VHDL)"
set corner_file_list {
    {{"Slow -6 0.9V 0 Model"} {DP2_6_900mv_0c_slow.vho DP2_6_900mv_0c_vhd_slow.sdo}}
    {{"Slow -6 0.9V 85 Model"} {DP2_6_900mv_85c_slow.vho DP2_6_900mv_85c_vhd_slow.sdo}}
    {{"Fast -M 0.9V 0 Model"} {DP2_min_900mv_0c_fast.vho DP2_min_900mv_0c_vhd_fast.sdo}}
}
