Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Install/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 40ab74dd9a4346baa60b878de2819d54 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_v1_behav xil_defaultlib.pipeline_v1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.pipeline_reg
Compiling module xil_defaultlib.add_4
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.regs
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.branch_comp
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.pipeline_branch
Compiling module xil_defaultlib.w
Compiling module xil_defaultlib.r
Compiling module xil_defaultlib.forwading_pipeline
Compiling module xil_defaultlib.pipeline_v1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_v1_behav
