<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>UTK - Utility Kernel: Source/Kernel/Arch/CPU/x86_64/includes/cpu_interrupt.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">UTK - Utility Kernel
   &#160;<span id="projectnumber">ver. 0.1</span>
   </div>
   <div id="projectbrief">Utility Kernel</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_74389ed8173ad57b461b9d623a1f3867.html">Source</a></li><li class="navelem"><a class="el" href="dir_6130151139ac5df9513b64611b721a4c.html">Kernel</a></li><li class="navelem"><a class="el" href="dir_22cf87d2017e6009cfa70ca0ce248949.html">Arch</a></li><li class="navelem"><a class="el" href="dir_e1500cfd446ef12823088a43bb66ee41.html">CPU</a></li><li class="navelem"><a class="el" href="dir_e9e41772162b29b1bade3e0d11994df4.html">x86_64</a></li><li class="navelem"><a class="el" href="dir_e9bd3608804f8ba54a3b800265294aff.html">includes</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">cpu_interrupt.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="x86__64_2includes_2cpu__interrupt_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ac5ba6506506314600fc35d49780e0072"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__64_2includes_2cpu__interrupt_8h.html#ac5ba6506506314600fc35d49780e0072">IDT_ENTRY_COUNT</a>&#160;&#160;&#160;256</td></tr>
<tr class="memdesc:ac5ba6506506314600fc35d49780e0072"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of entries in the kernel's IDT.  <a href="x86__64_2includes_2cpu__interrupt_8h.html#ac5ba6506506314600fc35d49780e0072">More...</a><br /></td></tr>
<tr class="separator:ac5ba6506506314600fc35d49780e0072"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee75914180ff203cff9e6ecf303e2960"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__64_2includes_2cpu__interrupt_8h.html#aee75914180ff203cff9e6ecf303e2960">MIN_INTERRUPT_LINE</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="memdesc:aee75914180ff203cff9e6ecf303e2960"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimal customizable accepted interrupt line.  <a href="x86__64_2includes_2cpu__interrupt_8h.html#aee75914180ff203cff9e6ecf303e2960">More...</a><br /></td></tr>
<tr class="separator:aee75914180ff203cff9e6ecf303e2960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba5f096e5e5b08db75e0aedbb19b5d57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__64_2includes_2cpu__interrupt_8h.html#aba5f096e5e5b08db75e0aedbb19b5d57">MAX_INTERRUPT_LINE</a>&#160;&#160;&#160;(<a class="el" href="x86__64_2includes_2cpu__interrupt_8h.html#ac5ba6506506314600fc35d49780e0072">IDT_ENTRY_COUNT</a> - 1)</td></tr>
<tr class="memdesc:aba5f096e5e5b08db75e0aedbb19b5d57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximal customizable accepted interrupt line.  <a href="x86__64_2includes_2cpu__interrupt_8h.html#aba5f096e5e5b08db75e0aedbb19b5d57">More...</a><br /></td></tr>
<tr class="separator:aba5f096e5e5b08db75e0aedbb19b5d57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac18397cc284e384016e62c00f2d49107"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__64_2includes_2cpu__interrupt_8h.html#ac18397cc284e384016e62c00f2d49107">INT_ENTRY_COUNT</a>&#160;&#160;&#160;<a class="el" href="x86__64_2includes_2cpu__interrupt_8h.html#ac5ba6506506314600fc35d49780e0072">IDT_ENTRY_COUNT</a></td></tr>
<tr class="memdesc:ac18397cc284e384016e62c00f2d49107"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the number of possible interrupt on the x86_64 processor.  <a href="x86__64_2includes_2cpu__interrupt_8h.html#ac18397cc284e384016e62c00f2d49107">More...</a><br /></td></tr>
<tr class="separator:ac18397cc284e384016e62c00f2d49107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53288d4fa0188dba0c32e1d3b9c0d7ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__64_2includes_2cpu__interrupt_8h.html#a53288d4fa0188dba0c32e1d3b9c0d7ed">MIN_EXCEPTION_LINE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memdesc:a53288d4fa0188dba0c32e1d3b9c0d7ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimal customizable accepted exception line.  <a href="x86__64_2includes_2cpu__interrupt_8h.html#a53288d4fa0188dba0c32e1d3b9c0d7ed">More...</a><br /></td></tr>
<tr class="separator:a53288d4fa0188dba0c32e1d3b9c0d7ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a651271d7fcc56ee5562acca2878d9984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__64_2includes_2cpu__interrupt_8h.html#a651271d7fcc56ee5562acca2878d9984">MAX_EXCEPTION_LINE</a>&#160;&#160;&#160;0x1F</td></tr>
<tr class="memdesc:a651271d7fcc56ee5562acca2878d9984"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximal customizable accepted exception line.  <a href="x86__64_2includes_2cpu__interrupt_8h.html#a651271d7fcc56ee5562acca2878d9984">More...</a><br /></td></tr>
<tr class="separator:a651271d7fcc56ee5562acca2878d9984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51f8d242a37371878769cb00aa165c69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__64_2includes_2cpu__interrupt_8h.html#a51f8d242a37371878769cb00aa165c69">PIC_SPURIOUS_IRQ_MASTER</a>&#160;&#160;&#160;0x07</td></tr>
<tr class="memdesc:a51f8d242a37371878769cb00aa165c69"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master PIC spurious IRQ number.  <a href="x86__64_2includes_2cpu__interrupt_8h.html#a51f8d242a37371878769cb00aa165c69">More...</a><br /></td></tr>
<tr class="separator:a51f8d242a37371878769cb00aa165c69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39238effd9b0c9c624903ec59c903e17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__64_2includes_2cpu__interrupt_8h.html#a39238effd9b0c9c624903ec59c903e17">PIC_SPURIOUS_IRQ_SLAVE</a>&#160;&#160;&#160;0x0F</td></tr>
<tr class="memdesc:a39238effd9b0c9c624903ec59c903e17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave PIC spurious IRQ number.  <a href="x86__64_2includes_2cpu__interrupt_8h.html#a39238effd9b0c9c624903ec59c903e17">More...</a><br /></td></tr>
<tr class="separator:a39238effd9b0c9c624903ec59c903e17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafa6d23abc1c4c8992b802e090d4020c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__64_2includes_2cpu__interrupt_8h.html#aafa6d23abc1c4c8992b802e090d4020c">INT_PIC_IRQ_OFFSET</a>&#160;&#160;&#160;0x30</td></tr>
<tr class="memdesc:aafa6d23abc1c4c8992b802e090d4020c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of the first line of an IRQ interrupt from PIC.  <a href="x86__64_2includes_2cpu__interrupt_8h.html#aafa6d23abc1c4c8992b802e090d4020c">More...</a><br /></td></tr>
<tr class="separator:aafa6d23abc1c4c8992b802e090d4020c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad12181a991cf60d5404885165952d613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__64_2includes_2cpu__interrupt_8h.html#ad12181a991cf60d5404885165952d613">INT_IOAPIC_IRQ_OFFSET</a>&#160;&#160;&#160;0x40</td></tr>
<tr class="memdesc:ad12181a991cf60d5404885165952d613"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of the first line of an IRQ interrupt from IO-APIC.  <a href="x86__64_2includes_2cpu__interrupt_8h.html#ad12181a991cf60d5404885165952d613">More...</a><br /></td></tr>
<tr class="separator:ad12181a991cf60d5404885165952d613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c80e2b907ba9b849cfcb089da500408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__64_2includes_2cpu__interrupt_8h.html#a4c80e2b907ba9b849cfcb089da500408">PIC_MIN_IRQ_LINE</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:a4c80e2b907ba9b849cfcb089da500408"><td class="mdescLeft">&#160;</td><td class="mdescRight">PIC's minimal IRQ number.  <a href="x86__64_2includes_2cpu__interrupt_8h.html#a4c80e2b907ba9b849cfcb089da500408">More...</a><br /></td></tr>
<tr class="separator:a4c80e2b907ba9b849cfcb089da500408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab73bb12126056db85ed8e029dbd3d820"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__64_2includes_2cpu__interrupt_8h.html#ab73bb12126056db85ed8e029dbd3d820">PIC_MAX_IRQ_LINE</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:ab73bb12126056db85ed8e029dbd3d820"><td class="mdescLeft">&#160;</td><td class="mdescRight">PIC's maximal IRQ number.  <a href="x86__64_2includes_2cpu__interrupt_8h.html#ab73bb12126056db85ed8e029dbd3d820">More...</a><br /></td></tr>
<tr class="separator:ab73bb12126056db85ed8e029dbd3d820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a534ee48dd8d5bc1d3776c2a6332bf334"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__64_2includes_2cpu__interrupt_8h.html#a534ee48dd8d5bc1d3776c2a6332bf334">PIT_IRQ_LINE</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:a534ee48dd8d5bc1d3776c2a6332bf334"><td class="mdescLeft">&#160;</td><td class="mdescRight">PIT IRQ number.  <a href="x86__64_2includes_2cpu__interrupt_8h.html#a534ee48dd8d5bc1d3776c2a6332bf334">More...</a><br /></td></tr>
<tr class="separator:a534ee48dd8d5bc1d3776c2a6332bf334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1862e728098ddeac91aaacf6420fc2e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__64_2includes_2cpu__interrupt_8h.html#a1862e728098ddeac91aaacf6420fc2e7">KBD_IRQ_LINE</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:a1862e728098ddeac91aaacf6420fc2e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Keyboard IRQ number.  <a href="x86__64_2includes_2cpu__interrupt_8h.html#a1862e728098ddeac91aaacf6420fc2e7">More...</a><br /></td></tr>
<tr class="separator:a1862e728098ddeac91aaacf6420fc2e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a786d923a5a889f42631942cb9e2330c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__64_2includes_2cpu__interrupt_8h.html#a786d923a5a889f42631942cb9e2330c9">SERIAL_2_4_IRQ_LINE</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:a786d923a5a889f42631942cb9e2330c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial COM2-4 IRQ number.  <a href="x86__64_2includes_2cpu__interrupt_8h.html#a786d923a5a889f42631942cb9e2330c9">More...</a><br /></td></tr>
<tr class="separator:a786d923a5a889f42631942cb9e2330c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab043b3ede30bfd03c04ed2a5971c30a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__64_2includes_2cpu__interrupt_8h.html#ab043b3ede30bfd03c04ed2a5971c30a2">SERIAL_1_3_IRQ_LINE</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ab043b3ede30bfd03c04ed2a5971c30a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial COM1-3 IRQ number.  <a href="x86__64_2includes_2cpu__interrupt_8h.html#ab043b3ede30bfd03c04ed2a5971c30a2">More...</a><br /></td></tr>
<tr class="separator:ab043b3ede30bfd03c04ed2a5971c30a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f6b0bbf4271dd31625f92ec8314808c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__64_2includes_2cpu__interrupt_8h.html#a7f6b0bbf4271dd31625f92ec8314808c">RTC_IRQ_LINE</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:a7f6b0bbf4271dd31625f92ec8314808c"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC IRQ number.  <a href="x86__64_2includes_2cpu__interrupt_8h.html#a7f6b0bbf4271dd31625f92ec8314808c">More...</a><br /></td></tr>
<tr class="separator:a7f6b0bbf4271dd31625f92ec8314808c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af10b9efcb908230838524558bb05588a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__64_2includes_2cpu__interrupt_8h.html#af10b9efcb908230838524558bb05588a">MOUSE_IRQ_LINE</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:af10b9efcb908230838524558bb05588a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mouse IRQ number.  <a href="x86__64_2includes_2cpu__interrupt_8h.html#af10b9efcb908230838524558bb05588a">More...</a><br /></td></tr>
<tr class="separator:af10b9efcb908230838524558bb05588a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2771aa37ad5a6df615c271565a9e9de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__64_2includes_2cpu__interrupt_8h.html#ae2771aa37ad5a6df615c271565a9e9de">DIV_BY_ZERO_LINE</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:ae2771aa37ad5a6df615c271565a9e9de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Divide by zero exception line.  <a href="x86__64_2includes_2cpu__interrupt_8h.html#ae2771aa37ad5a6df615c271565a9e9de">More...</a><br /></td></tr>
<tr class="separator:ae2771aa37ad5a6df615c271565a9e9de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0619be3c83c09e4a39cc078f8640ced"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__64_2includes_2cpu__interrupt_8h.html#ae0619be3c83c09e4a39cc078f8640ced">DEVICE_NOT_FOUND_LINE</a>&#160;&#160;&#160;0x07</td></tr>
<tr class="memdesc:ae0619be3c83c09e4a39cc078f8640ced"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device not found exception line.  <a href="x86__64_2includes_2cpu__interrupt_8h.html#ae0619be3c83c09e4a39cc078f8640ced">More...</a><br /></td></tr>
<tr class="separator:ae0619be3c83c09e4a39cc078f8640ced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1c1d84d016b9cf17672818e14923905"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__64_2includes_2cpu__interrupt_8h.html#af1c1d84d016b9cf17672818e14923905">PAGE_FAULT_LINE</a>&#160;&#160;&#160;0x0E</td></tr>
<tr class="memdesc:af1c1d84d016b9cf17672818e14923905"><td class="mdescLeft">&#160;</td><td class="mdescRight">Page fault exception line.  <a href="x86__64_2includes_2cpu__interrupt_8h.html#af1c1d84d016b9cf17672818e14923905">More...</a><br /></td></tr>
<tr class="separator:af1c1d84d016b9cf17672818e14923905"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a320e182cf1289c149450d96a7ff1b513"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__64_2includes_2cpu__interrupt_8h.html#a320e182cf1289c149450d96a7ff1b513">LAPIC_TIMER_INTERRUPT_LINE</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="memdesc:a320e182cf1289c149450d96a7ff1b513"><td class="mdescLeft">&#160;</td><td class="mdescRight">LAPIC Timer interrupt line.  <a href="x86__64_2includes_2cpu__interrupt_8h.html#a320e182cf1289c149450d96a7ff1b513">More...</a><br /></td></tr>
<tr class="separator:a320e182cf1289c149450d96a7ff1b513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a500495e3a345d964f20bfd91256092f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__64_2includes_2cpu__interrupt_8h.html#a500495e3a345d964f20bfd91256092f5">SCHEDULER_SW_INT_LINE</a>&#160;&#160;&#160;0x21</td></tr>
<tr class="memdesc:a500495e3a345d964f20bfd91256092f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Scheduler software interrupt line.  <a href="x86__64_2includes_2cpu__interrupt_8h.html#a500495e3a345d964f20bfd91256092f5">More...</a><br /></td></tr>
<tr class="separator:a500495e3a345d964f20bfd91256092f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1df8885be5f40bed6cd9a2664642d368"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__64_2includes_2cpu__interrupt_8h.html#a1df8885be5f40bed6cd9a2664642d368">PANIC_INT_LINE</a>&#160;&#160;&#160;0x2A</td></tr>
<tr class="memdesc:a1df8885be5f40bed6cd9a2664642d368"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the panic interrupt line.  <a href="x86__64_2includes_2cpu__interrupt_8h.html#a1df8885be5f40bed6cd9a2664642d368">More...</a><br /></td></tr>
<tr class="separator:a1df8885be5f40bed6cd9a2664642d368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd7e0ac80969342f23122f8e9696d9cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__64_2includes_2cpu__interrupt_8h.html#acd7e0ac80969342f23122f8e9696d9cc">SYSCALL_INT_LINE</a>&#160;&#160;&#160;0x3B</td></tr>
<tr class="memdesc:acd7e0ac80969342f23122f8e9696d9cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the sys call interrupt line.  <a href="x86__64_2includes_2cpu__interrupt_8h.html#acd7e0ac80969342f23122f8e9696d9cc">More...</a><br /></td></tr>
<tr class="separator:acd7e0ac80969342f23122f8e9696d9cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a369a8fe6ebdc9e16974466e07f230dca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__64_2includes_2cpu__interrupt_8h.html#a369a8fe6ebdc9e16974466e07f230dca">LAPIC_SPURIOUS_INT_LINE</a>&#160;&#160;&#160;<a class="el" href="x86__64_2includes_2cpu__interrupt_8h.html#aba5f096e5e5b08db75e0aedbb19b5d57">MAX_INTERRUPT_LINE</a></td></tr>
<tr class="memdesc:a369a8fe6ebdc9e16974466e07f230dca"><td class="mdescLeft">&#160;</td><td class="mdescRight">LAPIC spurious interrupt vector.  <a href="x86__64_2includes_2cpu__interrupt_8h.html#a369a8fe6ebdc9e16974466e07f230dca">More...</a><br /></td></tr>
<tr class="separator:a369a8fe6ebdc9e16974466e07f230dca"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ae0619be3c83c09e4a39cc078f8640ced"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0619be3c83c09e4a39cc078f8640ced">&#9670;&nbsp;</a></span>DEVICE_NOT_FOUND_LINE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEVICE_NOT_FOUND_LINE&#160;&#160;&#160;0x07</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Device not found exception line. </p>

<p class="definition">Definition at line <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html#l00078">78</a> of file <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html">cpu_interrupt.h</a>.</p>

</div>
</div>
<a id="ae2771aa37ad5a6df615c271565a9e9de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2771aa37ad5a6df615c271565a9e9de">&#9670;&nbsp;</a></span>DIV_BY_ZERO_LINE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIV_BY_ZERO_LINE&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Divide by zero exception line. </p>

<p class="definition">Definition at line <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html#l00076">76</a> of file <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html">cpu_interrupt.h</a>.</p>

</div>
</div>
<a id="ac5ba6506506314600fc35d49780e0072"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5ba6506506314600fc35d49780e0072">&#9670;&nbsp;</a></span>IDT_ENTRY_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDT_ENTRY_COUNT&#160;&#160;&#160;256</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of entries in the kernel's IDT. </p>

<p class="definition">Definition at line <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html#l00032">32</a> of file <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html">cpu_interrupt.h</a>.</p>

</div>
</div>
<a id="ac18397cc284e384016e62c00f2d49107"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac18397cc284e384016e62c00f2d49107">&#9670;&nbsp;</a></span>INT_ENTRY_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT_ENTRY_COUNT&#160;&#160;&#160;<a class="el" href="x86__64_2includes_2cpu__interrupt_8h.html#ac5ba6506506314600fc35d49780e0072">IDT_ENTRY_COUNT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the number of possible interrupt on the x86_64 processor. </p>

<p class="definition">Definition at line <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html#l00040">40</a> of file <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html">cpu_interrupt.h</a>.</p>

</div>
</div>
<a id="ad12181a991cf60d5404885165952d613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad12181a991cf60d5404885165952d613">&#9670;&nbsp;</a></span>INT_IOAPIC_IRQ_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT_IOAPIC_IRQ_OFFSET&#160;&#160;&#160;0x40</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset of the first line of an IRQ interrupt from IO-APIC. </p>

<p class="definition">Definition at line <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html#l00055">55</a> of file <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html">cpu_interrupt.h</a>.</p>

</div>
</div>
<a id="aafa6d23abc1c4c8992b802e090d4020c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafa6d23abc1c4c8992b802e090d4020c">&#9670;&nbsp;</a></span>INT_PIC_IRQ_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT_PIC_IRQ_OFFSET&#160;&#160;&#160;0x30</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset of the first line of an IRQ interrupt from PIC. </p>

<p class="definition">Definition at line <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html#l00053">53</a> of file <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html">cpu_interrupt.h</a>.</p>

</div>
</div>
<a id="a1862e728098ddeac91aaacf6420fc2e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1862e728098ddeac91aaacf6420fc2e7">&#9670;&nbsp;</a></span>KBD_IRQ_LINE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define KBD_IRQ_LINE&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Keyboard IRQ number. </p>

<p class="definition">Definition at line <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html#l00065">65</a> of file <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html">cpu_interrupt.h</a>.</p>

</div>
</div>
<a id="a369a8fe6ebdc9e16974466e07f230dca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a369a8fe6ebdc9e16974466e07f230dca">&#9670;&nbsp;</a></span>LAPIC_SPURIOUS_INT_LINE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAPIC_SPURIOUS_INT_LINE&#160;&#160;&#160;<a class="el" href="x86__64_2includes_2cpu__interrupt_8h.html#aba5f096e5e5b08db75e0aedbb19b5d57">MAX_INTERRUPT_LINE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LAPIC spurious interrupt vector. </p>

<p class="definition">Definition at line <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html#l00091">91</a> of file <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html">cpu_interrupt.h</a>.</p>

</div>
</div>
<a id="a320e182cf1289c149450d96a7ff1b513"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a320e182cf1289c149450d96a7ff1b513">&#9670;&nbsp;</a></span>LAPIC_TIMER_INTERRUPT_LINE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAPIC_TIMER_INTERRUPT_LINE&#160;&#160;&#160;0x20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LAPIC Timer interrupt line. </p>

<p class="definition">Definition at line <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html#l00082">82</a> of file <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html">cpu_interrupt.h</a>.</p>

</div>
</div>
<a id="a651271d7fcc56ee5562acca2878d9984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a651271d7fcc56ee5562acca2878d9984">&#9670;&nbsp;</a></span>MAX_EXCEPTION_LINE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MAX_EXCEPTION_LINE&#160;&#160;&#160;0x1F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximal customizable accepted exception line. </p>

<p class="definition">Definition at line <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html#l00045">45</a> of file <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html">cpu_interrupt.h</a>.</p>

</div>
</div>
<a id="aba5f096e5e5b08db75e0aedbb19b5d57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba5f096e5e5b08db75e0aedbb19b5d57">&#9670;&nbsp;</a></span>MAX_INTERRUPT_LINE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MAX_INTERRUPT_LINE&#160;&#160;&#160;(<a class="el" href="x86__64_2includes_2cpu__interrupt_8h.html#ac5ba6506506314600fc35d49780e0072">IDT_ENTRY_COUNT</a> - 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximal customizable accepted interrupt line. </p>

<p class="definition">Definition at line <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html#l00037">37</a> of file <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html">cpu_interrupt.h</a>.</p>

</div>
</div>
<a id="a53288d4fa0188dba0c32e1d3b9c0d7ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53288d4fa0188dba0c32e1d3b9c0d7ed">&#9670;&nbsp;</a></span>MIN_EXCEPTION_LINE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MIN_EXCEPTION_LINE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimal customizable accepted exception line. </p>

<p class="definition">Definition at line <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html#l00043">43</a> of file <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html">cpu_interrupt.h</a>.</p>

</div>
</div>
<a id="aee75914180ff203cff9e6ecf303e2960"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee75914180ff203cff9e6ecf303e2960">&#9670;&nbsp;</a></span>MIN_INTERRUPT_LINE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MIN_INTERRUPT_LINE&#160;&#160;&#160;0x20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimal customizable accepted interrupt line. </p>

<p class="definition">Definition at line <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html#l00035">35</a> of file <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html">cpu_interrupt.h</a>.</p>

</div>
</div>
<a id="af10b9efcb908230838524558bb05588a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af10b9efcb908230838524558bb05588a">&#9670;&nbsp;</a></span>MOUSE_IRQ_LINE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MOUSE_IRQ_LINE&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mouse IRQ number. </p>

<p class="definition">Definition at line <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html#l00073">73</a> of file <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html">cpu_interrupt.h</a>.</p>

</div>
</div>
<a id="af1c1d84d016b9cf17672818e14923905"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1c1d84d016b9cf17672818e14923905">&#9670;&nbsp;</a></span>PAGE_FAULT_LINE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAGE_FAULT_LINE&#160;&#160;&#160;0x0E</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Page fault exception line. </p>

<p class="definition">Definition at line <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html#l00080">80</a> of file <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html">cpu_interrupt.h</a>.</p>

</div>
</div>
<a id="a1df8885be5f40bed6cd9a2664642d368"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1df8885be5f40bed6cd9a2664642d368">&#9670;&nbsp;</a></span>PANIC_INT_LINE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PANIC_INT_LINE&#160;&#160;&#160;0x2A</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the panic interrupt line. </p>

<p class="definition">Definition at line <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html#l00086">86</a> of file <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html">cpu_interrupt.h</a>.</p>

</div>
</div>
<a id="ab73bb12126056db85ed8e029dbd3d820"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab73bb12126056db85ed8e029dbd3d820">&#9670;&nbsp;</a></span>PIC_MAX_IRQ_LINE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIC_MAX_IRQ_LINE&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PIC's maximal IRQ number. </p>

<p class="definition">Definition at line <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html#l00060">60</a> of file <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html">cpu_interrupt.h</a>.</p>

</div>
</div>
<a id="a4c80e2b907ba9b849cfcb089da500408"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c80e2b907ba9b849cfcb089da500408">&#9670;&nbsp;</a></span>PIC_MIN_IRQ_LINE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIC_MIN_IRQ_LINE&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PIC's minimal IRQ number. </p>

<p class="definition">Definition at line <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html#l00058">58</a> of file <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html">cpu_interrupt.h</a>.</p>

</div>
</div>
<a id="a51f8d242a37371878769cb00aa165c69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51f8d242a37371878769cb00aa165c69">&#9670;&nbsp;</a></span>PIC_SPURIOUS_IRQ_MASTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIC_SPURIOUS_IRQ_MASTER&#160;&#160;&#160;0x07</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Master PIC spurious IRQ number. </p>

<p class="definition">Definition at line <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html#l00048">48</a> of file <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html">cpu_interrupt.h</a>.</p>

</div>
</div>
<a id="a39238effd9b0c9c624903ec59c903e17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39238effd9b0c9c624903ec59c903e17">&#9670;&nbsp;</a></span>PIC_SPURIOUS_IRQ_SLAVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIC_SPURIOUS_IRQ_SLAVE&#160;&#160;&#160;0x0F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Slave PIC spurious IRQ number. </p>

<p class="definition">Definition at line <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html#l00050">50</a> of file <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html">cpu_interrupt.h</a>.</p>

</div>
</div>
<a id="a534ee48dd8d5bc1d3776c2a6332bf334"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a534ee48dd8d5bc1d3776c2a6332bf334">&#9670;&nbsp;</a></span>PIT_IRQ_LINE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIT_IRQ_LINE&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PIT IRQ number. </p>

<p class="definition">Definition at line <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html#l00063">63</a> of file <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html">cpu_interrupt.h</a>.</p>

</div>
</div>
<a id="a7f6b0bbf4271dd31625f92ec8314808c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f6b0bbf4271dd31625f92ec8314808c">&#9670;&nbsp;</a></span>RTC_IRQ_LINE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_IRQ_LINE&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTC IRQ number. </p>

<p class="definition">Definition at line <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html#l00071">71</a> of file <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html">cpu_interrupt.h</a>.</p>

</div>
</div>
<a id="a500495e3a345d964f20bfd91256092f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a500495e3a345d964f20bfd91256092f5">&#9670;&nbsp;</a></span>SCHEDULER_SW_INT_LINE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCHEDULER_SW_INT_LINE&#160;&#160;&#160;0x21</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Scheduler software interrupt line. </p>

<p class="definition">Definition at line <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html#l00084">84</a> of file <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html">cpu_interrupt.h</a>.</p>

</div>
</div>
<a id="ab043b3ede30bfd03c04ed2a5971c30a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab043b3ede30bfd03c04ed2a5971c30a2">&#9670;&nbsp;</a></span>SERIAL_1_3_IRQ_LINE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERIAL_1_3_IRQ_LINE&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Serial COM1-3 IRQ number. </p>

<p class="definition">Definition at line <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html#l00069">69</a> of file <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html">cpu_interrupt.h</a>.</p>

</div>
</div>
<a id="a786d923a5a889f42631942cb9e2330c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a786d923a5a889f42631942cb9e2330c9">&#9670;&nbsp;</a></span>SERIAL_2_4_IRQ_LINE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERIAL_2_4_IRQ_LINE&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Serial COM2-4 IRQ number. </p>

<p class="definition">Definition at line <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html#l00067">67</a> of file <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html">cpu_interrupt.h</a>.</p>

</div>
</div>
<a id="acd7e0ac80969342f23122f8e9696d9cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd7e0ac80969342f23122f8e9696d9cc">&#9670;&nbsp;</a></span>SYSCALL_INT_LINE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCALL_INT_LINE&#160;&#160;&#160;0x3B</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the sys call interrupt line. </p>

<p class="definition">Definition at line <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html#l00088">88</a> of file <a class="el" href="x86__64_2includes_2cpu__interrupt_8h_source.html">cpu_interrupt.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
