-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    bckgndYUV_dout : IN STD_LOGIC_VECTOR (23 downto 0);
    bckgndYUV_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    bckgndYUV_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    bckgndYUV_empty_n : IN STD_LOGIC;
    bckgndYUV_read : OUT STD_LOGIC;
    ovrlayYUV_din : OUT STD_LOGIC_VECTOR (23 downto 0);
    ovrlayYUV_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    ovrlayYUV_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    ovrlayYUV_full_n : IN STD_LOGIC;
    ovrlayYUV_write : OUT STD_LOGIC;
    boxHCoord_loc_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    boxVCoord_loc_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    loopWidth : IN STD_LOGIC_VECTOR (15 downto 0);
    pixOut_9 : IN STD_LOGIC_VECTOR (7 downto 0);
    pixOut : IN STD_LOGIC_VECTOR (7 downto 0);
    pixOut_7 : IN STD_LOGIC_VECTOR (7 downto 0);
    and4_i : IN STD_LOGIC_VECTOR (0 downto 0);
    and26_i : IN STD_LOGIC_VECTOR (0 downto 0);
    tobool : IN STD_LOGIC_VECTOR (0 downto 0);
    and10_i : IN STD_LOGIC_VECTOR (0 downto 0);
    ovrlayId_load : IN STD_LOGIC_VECTOR (7 downto 0);
    boxSize_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    y : IN STD_LOGIC_VECTOR (15 downto 0);
    zext_ln1869 : IN STD_LOGIC_VECTOR (7 downto 0);
    vMax : IN STD_LOGIC_VECTOR (15 downto 0);
    hMax : IN STD_LOGIC_VECTOR (15 downto 0);
    zext_ln1869_1 : IN STD_LOGIC_VECTOR (8 downto 0);
    cmp101_i : IN STD_LOGIC_VECTOR (0 downto 0);
    boxColorG_1 : IN STD_LOGIC_VECTOR (7 downto 0);
    crossHairX_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cmp2_i : IN STD_LOGIC_VECTOR (0 downto 0);
    color : IN STD_LOGIC_VECTOR (7 downto 0);
    boxHCoord_loc_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    boxHCoord_loc_1_out_ap_vld : OUT STD_LOGIC;
    boxVCoord_loc_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    boxVCoord_loc_1_out_ap_vld : OUT STD_LOGIC;
    boxHCoord : OUT STD_LOGIC_VECTOR (15 downto 0);
    boxHCoord_ap_vld : OUT STD_LOGIC;
    boxVCoord : OUT STD_LOGIC_VECTOR (15 downto 0);
    boxVCoord_ap_vld : OUT STD_LOGIC );
end;


architecture behav of mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv8_F0 : STD_LOGIC_VECTOR (7 downto 0) := "11110000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal icmp_ln729_reg_916 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln729_fu_440_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal vDir : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal hDir : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal whiYuv_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal whiYuv_2_ce0 : STD_LOGIC;
    signal whiYuv_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ovrlayYUV_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal bckgndYUV_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal color_read_reg_786 : STD_LOGIC_VECTOR (7 downto 0);
    signal crossHairX_1_read_reg_795 : STD_LOGIC_VECTOR (15 downto 0);
    signal boxColorG_1_read_reg_800 : STD_LOGIC_VECTOR (7 downto 0);
    signal cmp101_i_read_reg_805 : STD_LOGIC_VECTOR (0 downto 0);
    signal hMax_read_reg_810 : STD_LOGIC_VECTOR (15 downto 0);
    signal vMax_read_reg_815 : STD_LOGIC_VECTOR (15 downto 0);
    signal boxSize_1_read_reg_827 : STD_LOGIC_VECTOR (15 downto 0);
    signal ovrlayId_load_read_reg_833 : STD_LOGIC_VECTOR (7 downto 0);
    signal and10_i_read_reg_837 : STD_LOGIC_VECTOR (0 downto 0);
    signal tobool_read_reg_842 : STD_LOGIC_VECTOR (0 downto 0);
    signal and26_i_read_reg_849 : STD_LOGIC_VECTOR (0 downto 0);
    signal and4_i_read_reg_854 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixOut_7_read_reg_859 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixOut_read_reg_864 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixOut_9_read_reg_870 : STD_LOGIC_VECTOR (7 downto 0);
    signal loopWidth_read_reg_876 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1869_1_cast_fu_404_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1869_1_cast_reg_881 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1869_cast_fu_408_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1869_cast_reg_887 : STD_LOGIC_VECTOR (15 downto 0);
    signal x_1_reg_895 : STD_LOGIC_VECTOR (15 downto 0);
    signal boxTop_load_reg_901 : STD_LOGIC_VECTOR (15 downto 0);
    signal boxLeft_load_reg_906 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln729_fu_436_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln729_reg_911 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln729_reg_916_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1839_fu_456_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal hDir_load_load_fu_462_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1844_fu_466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1849_fu_477_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal vDir_load_load_fu_488_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1856_fu_492_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1861_fu_503_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1918_fu_577_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1918_reg_948 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1918_reg_948_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1930_fu_582_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal pixIn_fu_595_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln1897_fu_679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixOut_8_fu_689_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_empty_67_phi_fu_305_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_67_reg_302 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_empty_66_phi_fu_322_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_66_reg_319 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1930_reg_336 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1930_reg_336 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1930_reg_336 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_pix_4_phi_fu_350_p12 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_4_reg_347 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_4_reg_347 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_pix_4_reg_347 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_pix_4_reg_347 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_pix_3_phi_fu_368_p12 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_3_reg_364 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_3_reg_364 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_pix_3_reg_364 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_pix_3_reg_364 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_pix_phi_fu_388_p12 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_reg_384 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_reg_384 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_pix_reg_384 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_pix_reg_384 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1930_fu_695_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln1866_fu_524_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1870_fu_548_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal x_fu_132 : STD_LOGIC_VECTOR (15 downto 0);
    signal x_2_fu_445_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal boxTop_fu_136 : STD_LOGIC_VECTOR (15 downto 0);
    signal boxLeft_fu_140 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal or_ln1839_fu_451_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln1869_fu_514_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1867_fu_519_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln1873_fu_538_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1871_fu_543_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1918_fu_572_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1887_fu_635_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal boxBottom_fu_630_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1892_fu_651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal boxRight_fu_625_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1892_1_fu_662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1892_fu_656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1887_fu_640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1887_1_fu_646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1897_1_fu_673_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1897_2_fu_667_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1902_fu_685_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixOut_14_fu_707_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixOut_13_fu_700_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1946_fu_728_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixOut_15_fu_714_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_fu_735_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixOut_16_fu_721_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_298 : BOOLEAN;
    signal ap_condition_371 : BOOLEAN;
    signal ap_condition_225 : BOOLEAN;
    signal ap_condition_388 : BOOLEAN;
    signal ap_condition_684 : BOOLEAN;
    signal ap_condition_423 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2_whiYuv_2_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component mpsoc_preset_v_tpg_0_0_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    whiYuv_2_U : component mpsoc_preset_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2_whiYuv_2_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => whiYuv_2_address0,
        ce0 => whiYuv_2_ce0,
        q0 => whiYuv_2_q0);

    flow_control_loop_pipe_sequential_init_U : component mpsoc_preset_v_tpg_0_0_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter2_phi_ln1930_reg_336_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_225)) then
                if ((ap_const_boolean_1 = ap_condition_371)) then 
                    ap_phi_reg_pp0_iter2_phi_ln1930_reg_336 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_condition_298)) then 
                    ap_phi_reg_pp0_iter2_phi_ln1930_reg_336 <= select_ln1930_fu_582_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_phi_ln1930_reg_336 <= ap_phi_reg_pp0_iter1_phi_ln1930_reg_336;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_pix_3_reg_364_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_225)) then
                if ((ap_const_boolean_1 = ap_condition_388)) then 
                    ap_phi_reg_pp0_iter2_pix_3_reg_364 <= ap_const_lv8_F0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_pix_3_reg_364 <= ap_phi_reg_pp0_iter1_pix_3_reg_364;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_pix_4_reg_347_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_225)) then
                if ((ap_const_boolean_1 = ap_condition_388)) then 
                    ap_phi_reg_pp0_iter2_pix_4_reg_347 <= pixOut_read_reg_864;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_pix_4_reg_347 <= ap_phi_reg_pp0_iter1_pix_4_reg_347;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_pix_reg_384_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_225)) then
                if ((ap_const_boolean_1 = ap_condition_388)) then 
                    ap_phi_reg_pp0_iter2_pix_reg_384 <= ap_const_lv8_F0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_pix_reg_384 <= ap_phi_reg_pp0_iter1_pix_reg_384;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_pix_3_reg_364_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln1897_fu_679_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln729_reg_916 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ovrlayId_load_read_reg_833 = ap_const_lv8_1))) then 
                ap_phi_reg_pp0_iter3_pix_3_reg_364 <= pixOut_8_fu_689_p3;
            elsif (((not((ovrlayId_load_read_reg_833 = ap_const_lv8_2)) and not((ovrlayId_load_read_reg_833 = ap_const_lv8_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln729_reg_916 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln729_reg_916 = ap_const_lv1_0) and (or_ln1918_reg_948 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ovrlayId_load_read_reg_833 = ap_const_lv8_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln1897_fu_679_p2) and (icmp_ln729_reg_916 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ovrlayId_load_read_reg_833 = ap_const_lv8_1)))) then 
                ap_phi_reg_pp0_iter3_pix_3_reg_364 <= bckgndYUV_dout(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_pix_3_reg_364 <= ap_phi_reg_pp0_iter2_pix_3_reg_364;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_pix_4_reg_347_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln1897_fu_679_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln729_reg_916 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ovrlayId_load_read_reg_833 = ap_const_lv8_1))) then 
                ap_phi_reg_pp0_iter3_pix_4_reg_347 <= pixOut_9_read_reg_870;
            elsif (((not((ovrlayId_load_read_reg_833 = ap_const_lv8_2)) and not((ovrlayId_load_read_reg_833 = ap_const_lv8_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln729_reg_916 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln729_reg_916 = ap_const_lv1_0) and (or_ln1918_reg_948 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ovrlayId_load_read_reg_833 = ap_const_lv8_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln1897_fu_679_p2) and (icmp_ln729_reg_916 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ovrlayId_load_read_reg_833 = ap_const_lv8_1)))) then 
                ap_phi_reg_pp0_iter3_pix_4_reg_347 <= bckgndYUV_dout(23 downto 16);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_pix_4_reg_347 <= ap_phi_reg_pp0_iter2_pix_4_reg_347;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_pix_reg_384_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln1897_fu_679_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln729_reg_916 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ovrlayId_load_read_reg_833 = ap_const_lv8_1))) then 
                ap_phi_reg_pp0_iter3_pix_reg_384 <= pixOut_7_read_reg_859;
            elsif (((not((ovrlayId_load_read_reg_833 = ap_const_lv8_2)) and not((ovrlayId_load_read_reg_833 = ap_const_lv8_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln729_reg_916 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln729_reg_916 = ap_const_lv1_0) and (or_ln1918_reg_948 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ovrlayId_load_read_reg_833 = ap_const_lv8_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln1897_fu_679_p2) and (icmp_ln729_reg_916 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ovrlayId_load_read_reg_833 = ap_const_lv8_1)))) then 
                ap_phi_reg_pp0_iter3_pix_reg_384 <= pixIn_fu_595_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter3_pix_reg_384 <= ap_phi_reg_pp0_iter2_pix_reg_384;
            end if; 
        end if;
    end process;

    boxLeft_fu_140_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    boxLeft_fu_140 <= boxHCoord_loc_0;
                elsif ((ap_const_boolean_1 = ap_condition_684)) then 
                    boxLeft_fu_140 <= select_ln1866_fu_524_p3;
                end if;
            end if; 
        end if;
    end process;

    boxTop_fu_136_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    boxTop_fu_136 <= boxVCoord_loc_0;
                elsif ((ap_const_boolean_1 = ap_condition_684)) then 
                    boxTop_fu_136 <= select_ln1870_fu_548_p3;
                end if;
            end if; 
        end if;
    end process;

    hDir_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_423)) then
                if (((icmp_ln1849_fu_477_p2 = ap_const_lv1_1) and (hDir_load_load_fu_462_p1 = ap_const_lv1_1))) then 
                    hDir <= ap_const_lv1_0;
                elsif (((icmp_ln1844_fu_466_p2 = ap_const_lv1_1) and (hDir_load_load_fu_462_p1 = ap_const_lv1_0))) then 
                    hDir <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    vDir_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_423)) then
                if (((icmp_ln1861_fu_503_p2 = ap_const_lv1_1) and (vDir_load_load_fu_488_p1 = ap_const_lv1_1))) then 
                    vDir <= ap_const_lv1_0;
                elsif (((icmp_ln1856_fu_492_p2 = ap_const_lv1_1) and (vDir_load_load_fu_488_p1 = ap_const_lv1_0))) then 
                    vDir <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    x_fu_132_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    x_fu_132 <= ap_const_lv16_0;
                elsif (((icmp_ln729_fu_440_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    x_fu_132 <= x_2_fu_445_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and10_i_read_reg_837 <= and10_i;
                and26_i_read_reg_849 <= and26_i;
                and4_i_read_reg_854 <= and4_i;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
                boxColorG_1_read_reg_800 <= boxColorG_1;
                boxSize_1_read_reg_827 <= boxSize_1;
                cmp101_i_read_reg_805 <= cmp101_i;
                color_read_reg_786 <= color;
                crossHairX_1_read_reg_795 <= crossHairX_1;
                hMax_read_reg_810 <= hMax;
                icmp_ln729_reg_916 <= icmp_ln729_fu_440_p2;
                loopWidth_read_reg_876 <= loopWidth;
                ovrlayId_load_read_reg_833 <= ovrlayId_load;
                pixOut_7_read_reg_859 <= pixOut_7;
                pixOut_9_read_reg_870 <= pixOut_9;
                pixOut_read_reg_864 <= pixOut;
                tobool_read_reg_842 <= tobool;
                trunc_ln729_reg_911 <= trunc_ln729_fu_436_p1;
                vMax_read_reg_815 <= vMax;
                x_1_reg_895 <= x_fu_132;
                    zext_ln1869_1_cast_reg_881(8 downto 0) <= zext_ln1869_1_cast_fu_404_p1(8 downto 0);
                    zext_ln1869_cast_reg_887(7 downto 0) <= zext_ln1869_cast_fu_408_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter1_phi_ln1930_reg_336 <= ap_phi_reg_pp0_iter0_phi_ln1930_reg_336;
                ap_phi_reg_pp0_iter1_pix_3_reg_364 <= ap_phi_reg_pp0_iter0_pix_3_reg_364;
                ap_phi_reg_pp0_iter1_pix_4_reg_347 <= ap_phi_reg_pp0_iter0_pix_4_reg_347;
                ap_phi_reg_pp0_iter1_pix_reg_384 <= ap_phi_reg_pp0_iter0_pix_reg_384;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                boxLeft_load_reg_906 <= boxLeft_fu_140;
                boxTop_load_reg_901 <= boxTop_fu_136;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                icmp_ln729_reg_916_pp0_iter2_reg <= icmp_ln729_reg_916;
                or_ln1918_reg_948_pp0_iter2_reg <= or_ln1918_reg_948;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln729_fu_440_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ovrlayId_load_read_reg_833 = ap_const_lv8_2))) then
                or_ln1918_reg_948 <= or_ln1918_fu_577_p2;
            end if;
        end if;
    end process;
    zext_ln1869_1_cast_reg_881(15 downto 9) <= "0000000";
    zext_ln1869_cast_reg_887(15 downto 8) <= "00000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln1867_fu_519_p2 <= std_logic_vector(unsigned(boxLeft_fu_140) + unsigned(zext_ln1869_cast_reg_887));
    add_ln1871_fu_543_p2 <= std_logic_vector(unsigned(boxTop_fu_136) + unsigned(zext_ln1869_cast_reg_887));
    and_ln1897_1_fu_673_p2 <= (xor_ln1887_fu_640_p2 and icmp_ln1887_1_fu_646_p2);
    and_ln1897_2_fu_667_p2 <= (xor_ln1892_fu_656_p2 and icmp_ln1892_1_fu_662_p2);
    and_ln1897_fu_679_p2 <= (and_ln1897_2_fu_667_p2 and and_ln1897_1_fu_673_p2);
    and_ln1902_fu_685_p2 <= (trunc_ln729_reg_911 and cmp101_i_read_reg_805);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, bckgndYUV_empty_n, icmp_ln729_reg_916, ovrlayYUV_full_n)
    begin
                ap_block_pp0_stage0_01001 <= (((ovrlayYUV_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((icmp_ln729_reg_916 = ap_const_lv1_0) and (bckgndYUV_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, bckgndYUV_empty_n, icmp_ln729_reg_916, ovrlayYUV_full_n)
    begin
                ap_block_pp0_stage0_11001 <= (((ovrlayYUV_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((icmp_ln729_reg_916 = ap_const_lv1_0) and (bckgndYUV_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, bckgndYUV_empty_n, icmp_ln729_reg_916, ovrlayYUV_full_n)
    begin
                ap_block_pp0_stage0_subdone <= (((ovrlayYUV_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((icmp_ln729_reg_916 = ap_const_lv1_0) and (bckgndYUV_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter2_assign_proc : process(bckgndYUV_empty_n, icmp_ln729_reg_916)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((icmp_ln729_reg_916 = ap_const_lv1_0) and (bckgndYUV_empty_n = ap_const_logic_0));
    end process;


    ap_block_state4_pp0_stage0_iter3_assign_proc : process(ovrlayYUV_full_n)
    begin
                ap_block_state4_pp0_stage0_iter3 <= (ovrlayYUV_full_n = ap_const_logic_0);
    end process;


    ap_condition_225_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_225 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_298_assign_proc : process(icmp_ln729_fu_440_p2, color_read_reg_786, ovrlayId_load_read_reg_833, or_ln1918_fu_577_p2)
    begin
                ap_condition_298 <= (not((color_read_reg_786 = ap_const_lv8_1)) and not((color_read_reg_786 = ap_const_lv8_0)) and (icmp_ln729_fu_440_p2 = ap_const_lv1_0) and (or_ln1918_fu_577_p2 = ap_const_lv1_1) and (ovrlayId_load_read_reg_833 = ap_const_lv8_2));
    end process;


    ap_condition_371_assign_proc : process(icmp_ln729_fu_440_p2, color_read_reg_786, ovrlayId_load_read_reg_833, or_ln1918_fu_577_p2)
    begin
                ap_condition_371 <= ((icmp_ln729_fu_440_p2 = ap_const_lv1_0) and (or_ln1918_fu_577_p2 = ap_const_lv1_1) and (ovrlayId_load_read_reg_833 = ap_const_lv8_2) and (color_read_reg_786 = ap_const_lv8_1));
    end process;


    ap_condition_388_assign_proc : process(icmp_ln729_fu_440_p2, color_read_reg_786, ovrlayId_load_read_reg_833, or_ln1918_fu_577_p2)
    begin
                ap_condition_388 <= ((icmp_ln729_fu_440_p2 = ap_const_lv1_0) and (or_ln1918_fu_577_p2 = ap_const_lv1_1) and (ovrlayId_load_read_reg_833 = ap_const_lv8_2) and (color_read_reg_786 = ap_const_lv8_0));
    end process;


    ap_condition_423_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln729_fu_440_p2, ap_block_pp0_stage0_11001, ovrlayId_load_read_reg_833, icmp_ln1839_fu_456_p2)
    begin
                ap_condition_423 <= ((icmp_ln729_fu_440_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1839_fu_456_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ovrlayId_load_read_reg_833 = ap_const_lv8_1));
    end process;


    ap_condition_684_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln729_fu_440_p2, ovrlayId_load_read_reg_833, icmp_ln1839_fu_456_p2)
    begin
                ap_condition_684 <= ((icmp_ln729_fu_440_p2 = ap_const_lv1_0) and (icmp_ln1839_fu_456_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ovrlayId_load_read_reg_833 = ap_const_lv8_1));
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln729_fu_440_p2)
    begin
        if (((icmp_ln729_fu_440_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;

    ap_phi_mux_empty_66_phi_fu_322_p8_assign_proc : process(icmp_ln729_fu_440_p2, ovrlayId_load_read_reg_833, icmp_ln1839_fu_456_p2, vDir_load_load_fu_488_p1, icmp_ln1856_fu_492_p2, icmp_ln1861_fu_503_p2, ap_phi_reg_pp0_iter1_empty_66_reg_319)
    begin
        if ((((icmp_ln729_fu_440_p2 = ap_const_lv1_0) and (icmp_ln1861_fu_503_p2 = ap_const_lv1_0) and (vDir_load_load_fu_488_p1 = ap_const_lv1_1) and (icmp_ln1839_fu_456_p2 = ap_const_lv1_1) and (ovrlayId_load_read_reg_833 = ap_const_lv8_1)) or ((icmp_ln729_fu_440_p2 = ap_const_lv1_0) and (icmp_ln1856_fu_492_p2 = ap_const_lv1_1) and (vDir_load_load_fu_488_p1 = ap_const_lv1_0) and (icmp_ln1839_fu_456_p2 = ap_const_lv1_1) and (ovrlayId_load_read_reg_833 = ap_const_lv8_1)))) then 
            ap_phi_mux_empty_66_phi_fu_322_p8 <= ap_const_lv1_1;
        elsif ((((icmp_ln729_fu_440_p2 = ap_const_lv1_0) and (icmp_ln1856_fu_492_p2 = ap_const_lv1_0) and (vDir_load_load_fu_488_p1 = ap_const_lv1_0) and (icmp_ln1839_fu_456_p2 = ap_const_lv1_1) and (ovrlayId_load_read_reg_833 = ap_const_lv8_1)) or ((icmp_ln729_fu_440_p2 = ap_const_lv1_0) and (icmp_ln1861_fu_503_p2 = ap_const_lv1_1) and (vDir_load_load_fu_488_p1 = ap_const_lv1_1) and (icmp_ln1839_fu_456_p2 = ap_const_lv1_1) and (ovrlayId_load_read_reg_833 = ap_const_lv8_1)))) then 
            ap_phi_mux_empty_66_phi_fu_322_p8 <= ap_const_lv1_0;
        else 
            ap_phi_mux_empty_66_phi_fu_322_p8 <= ap_phi_reg_pp0_iter1_empty_66_reg_319;
        end if; 
    end process;


    ap_phi_mux_empty_67_phi_fu_305_p8_assign_proc : process(icmp_ln729_fu_440_p2, ovrlayId_load_read_reg_833, icmp_ln1839_fu_456_p2, hDir_load_load_fu_462_p1, icmp_ln1844_fu_466_p2, icmp_ln1849_fu_477_p2, ap_phi_reg_pp0_iter1_empty_67_reg_302)
    begin
        if ((((icmp_ln729_fu_440_p2 = ap_const_lv1_0) and (icmp_ln1849_fu_477_p2 = ap_const_lv1_0) and (hDir_load_load_fu_462_p1 = ap_const_lv1_1) and (icmp_ln1839_fu_456_p2 = ap_const_lv1_1) and (ovrlayId_load_read_reg_833 = ap_const_lv8_1)) or ((icmp_ln729_fu_440_p2 = ap_const_lv1_0) and (icmp_ln1844_fu_466_p2 = ap_const_lv1_1) and (hDir_load_load_fu_462_p1 = ap_const_lv1_0) and (icmp_ln1839_fu_456_p2 = ap_const_lv1_1) and (ovrlayId_load_read_reg_833 = ap_const_lv8_1)))) then 
            ap_phi_mux_empty_67_phi_fu_305_p8 <= ap_const_lv1_1;
        elsif ((((icmp_ln729_fu_440_p2 = ap_const_lv1_0) and (icmp_ln1844_fu_466_p2 = ap_const_lv1_0) and (hDir_load_load_fu_462_p1 = ap_const_lv1_0) and (icmp_ln1839_fu_456_p2 = ap_const_lv1_1) and (ovrlayId_load_read_reg_833 = ap_const_lv8_1)) or ((icmp_ln729_fu_440_p2 = ap_const_lv1_0) and (icmp_ln1849_fu_477_p2 = ap_const_lv1_1) and (hDir_load_load_fu_462_p1 = ap_const_lv1_1) and (icmp_ln1839_fu_456_p2 = ap_const_lv1_1) and (ovrlayId_load_read_reg_833 = ap_const_lv8_1)))) then 
            ap_phi_mux_empty_67_phi_fu_305_p8 <= ap_const_lv1_0;
        else 
            ap_phi_mux_empty_67_phi_fu_305_p8 <= ap_phi_reg_pp0_iter1_empty_67_reg_302;
        end if; 
    end process;


    ap_phi_mux_pix_3_phi_fu_368_p12_assign_proc : process(whiYuv_2_q0, color_read_reg_786, ovrlayId_load_read_reg_833, icmp_ln729_reg_916_pp0_iter2_reg, or_ln1918_reg_948_pp0_iter2_reg, ap_phi_reg_pp0_iter3_pix_3_reg_364)
    begin
        if ((not((color_read_reg_786 = ap_const_lv8_0)) and (or_ln1918_reg_948_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln729_reg_916_pp0_iter2_reg = ap_const_lv1_0) and (ovrlayId_load_read_reg_833 = ap_const_lv8_2))) then 
            ap_phi_mux_pix_3_phi_fu_368_p12 <= whiYuv_2_q0;
        else 
            ap_phi_mux_pix_3_phi_fu_368_p12 <= ap_phi_reg_pp0_iter3_pix_3_reg_364;
        end if; 
    end process;


    ap_phi_mux_pix_4_phi_fu_350_p12_assign_proc : process(color_read_reg_786, ovrlayId_load_read_reg_833, pixOut_read_reg_864, icmp_ln729_reg_916_pp0_iter2_reg, or_ln1918_reg_948_pp0_iter2_reg, ap_phi_reg_pp0_iter3_pix_4_reg_347)
    begin
        if ((not((color_read_reg_786 = ap_const_lv8_0)) and (or_ln1918_reg_948_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln729_reg_916_pp0_iter2_reg = ap_const_lv1_0) and (ovrlayId_load_read_reg_833 = ap_const_lv8_2))) then 
            ap_phi_mux_pix_4_phi_fu_350_p12 <= pixOut_read_reg_864;
        else 
            ap_phi_mux_pix_4_phi_fu_350_p12 <= ap_phi_reg_pp0_iter3_pix_4_reg_347;
        end if; 
    end process;


    ap_phi_mux_pix_phi_fu_388_p12_assign_proc : process(color_read_reg_786, ovrlayId_load_read_reg_833, icmp_ln729_reg_916_pp0_iter2_reg, or_ln1918_reg_948_pp0_iter2_reg, ap_phi_reg_pp0_iter3_pix_reg_384)
    begin
        if ((not((color_read_reg_786 = ap_const_lv8_0)) and (or_ln1918_reg_948_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln729_reg_916_pp0_iter2_reg = ap_const_lv1_0) and (ovrlayId_load_read_reg_833 = ap_const_lv8_2))) then 
            ap_phi_mux_pix_phi_fu_388_p12 <= ap_const_lv8_F0;
        else 
            ap_phi_mux_pix_phi_fu_388_p12 <= ap_phi_reg_pp0_iter3_pix_reg_384;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_phi_ln1930_reg_336 <= "XX";
    ap_phi_reg_pp0_iter0_pix_3_reg_364 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_4_reg_347 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_reg_384 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter1_empty_66_reg_319 <= "X";
    ap_phi_reg_pp0_iter1_empty_67_reg_302 <= "X";

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    bckgndYUV_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, bckgndYUV_empty_n, icmp_ln729_reg_916, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln729_reg_916 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            bckgndYUV_blk_n <= bckgndYUV_empty_n;
        else 
            bckgndYUV_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    bckgndYUV_read_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln729_reg_916, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln729_reg_916 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            bckgndYUV_read <= ap_const_logic_1;
        else 
            bckgndYUV_read <= ap_const_logic_0;
        end if; 
    end process;

    boxBottom_fu_630_p2 <= std_logic_vector(unsigned(boxSize_1_read_reg_827) + unsigned(boxTop_fu_136));
    boxHCoord <= 
        sub_ln1869_fu_514_p2 when (ap_phi_mux_empty_67_phi_fu_305_p8(0) = '1') else 
        add_ln1867_fu_519_p2;

    boxHCoord_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln729_fu_440_p2, ap_block_pp0_stage0_11001, ovrlayId_load_read_reg_833, icmp_ln1839_fu_456_p2)
    begin
        if (((icmp_ln729_fu_440_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1839_fu_456_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ovrlayId_load_read_reg_833 = ap_const_lv8_1))) then 
            boxHCoord_ap_vld <= ap_const_logic_1;
        else 
            boxHCoord_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    boxHCoord_loc_1_out <= boxLeft_load_reg_906;

    boxHCoord_loc_1_out_ap_vld_assign_proc : process(icmp_ln729_reg_916, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln729_reg_916 = ap_const_lv1_1))) then 
            boxHCoord_loc_1_out_ap_vld <= ap_const_logic_1;
        else 
            boxHCoord_loc_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    boxRight_fu_625_p2 <= std_logic_vector(unsigned(boxSize_1_read_reg_827) + unsigned(boxLeft_fu_140));
    boxVCoord <= 
        sub_ln1873_fu_538_p2 when (ap_phi_mux_empty_66_phi_fu_322_p8(0) = '1') else 
        add_ln1871_fu_543_p2;

    boxVCoord_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln729_fu_440_p2, ap_block_pp0_stage0_11001, ovrlayId_load_read_reg_833, icmp_ln1839_fu_456_p2)
    begin
        if (((icmp_ln729_fu_440_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1839_fu_456_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ovrlayId_load_read_reg_833 = ap_const_lv8_1))) then 
            boxVCoord_ap_vld <= ap_const_logic_1;
        else 
            boxVCoord_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    boxVCoord_loc_1_out <= boxTop_load_reg_901;

    boxVCoord_loc_1_out_ap_vld_assign_proc : process(icmp_ln729_reg_916, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln729_reg_916 = ap_const_lv1_1))) then 
            boxVCoord_loc_1_out_ap_vld <= ap_const_logic_1;
        else 
            boxVCoord_loc_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    empty_fu_735_p3 <= 
        ap_phi_mux_pix_3_phi_fu_368_p12 when (tobool_read_reg_842(0) = '1') else 
        select_ln1946_fu_728_p3;
    hDir_load_load_fu_462_p1 <= hDir;
    icmp_ln1839_fu_456_p2 <= "1" when (or_ln1839_fu_451_p2 = ap_const_lv16_0) else "0";
    icmp_ln1844_fu_466_p2 <= "1" when (unsigned(boxLeft_fu_140) > unsigned(hMax_read_reg_810)) else "0";
    icmp_ln1849_fu_477_p2 <= "1" when (unsigned(zext_ln1869_1_cast_reg_881) > unsigned(boxLeft_fu_140)) else "0";
    icmp_ln1856_fu_492_p2 <= "1" when (unsigned(boxTop_fu_136) > unsigned(vMax_read_reg_815)) else "0";
    icmp_ln1861_fu_503_p2 <= "1" when (unsigned(zext_ln1869_1_cast_reg_881) > unsigned(boxTop_fu_136)) else "0";
    icmp_ln1887_1_fu_646_p2 <= "1" when (unsigned(y) < unsigned(boxBottom_fu_630_p2)) else "0";
    icmp_ln1887_fu_635_p2 <= "1" when (unsigned(y) < unsigned(boxTop_fu_136)) else "0";
    icmp_ln1892_1_fu_662_p2 <= "1" when (unsigned(x_1_reg_895) < unsigned(boxRight_fu_625_p2)) else "0";
    icmp_ln1892_fu_651_p2 <= "1" when (unsigned(x_1_reg_895) < unsigned(boxLeft_fu_140)) else "0";
    icmp_ln1918_fu_572_p2 <= "1" when (x_fu_132 = crossHairX_1_read_reg_795) else "0";
    icmp_ln729_fu_440_p2 <= "1" when (x_fu_132 = loopWidth_read_reg_876) else "0";
    or_ln1839_fu_451_p2 <= (y or x_fu_132);
    or_ln1918_fu_577_p2 <= (icmp_ln1918_fu_572_p2 or cmp2_i);

    ovrlayYUV_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, ovrlayYUV_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ovrlayYUV_blk_n <= ovrlayYUV_full_n;
        else 
            ovrlayYUV_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    ovrlayYUV_din <= ((pixOut_15_fu_714_p3 & empty_fu_735_p3) & pixOut_16_fu_721_p3);

    ovrlayYUV_write_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ovrlayYUV_write <= ap_const_logic_1;
        else 
            ovrlayYUV_write <= ap_const_logic_0;
        end if; 
    end process;

    pixIn_fu_595_p1 <= bckgndYUV_dout(8 - 1 downto 0);
    pixOut_13_fu_700_p3 <= 
        ap_const_lv8_0 when (and4_i_read_reg_854(0) = '1') else 
        ap_phi_mux_pix_phi_fu_388_p12;
    pixOut_14_fu_707_p3 <= 
        ap_const_lv8_0 when (and26_i_read_reg_849(0) = '1') else 
        ap_phi_mux_pix_4_phi_fu_350_p12;
    pixOut_15_fu_714_p3 <= 
        ap_phi_mux_pix_4_phi_fu_350_p12 when (tobool_read_reg_842(0) = '1') else 
        pixOut_14_fu_707_p3;
    pixOut_16_fu_721_p3 <= 
        ap_phi_mux_pix_phi_fu_388_p12 when (tobool_read_reg_842(0) = '1') else 
        pixOut_13_fu_700_p3;
    pixOut_8_fu_689_p3 <= 
        pixOut_9_read_reg_870 when (and_ln1902_fu_685_p2(0) = '1') else 
        boxColorG_1_read_reg_800;
    select_ln1866_fu_524_p3 <= 
        sub_ln1869_fu_514_p2 when (ap_phi_mux_empty_67_phi_fu_305_p8(0) = '1') else 
        add_ln1867_fu_519_p2;
    select_ln1870_fu_548_p3 <= 
        sub_ln1873_fu_538_p2 when (ap_phi_mux_empty_66_phi_fu_322_p8(0) = '1') else 
        add_ln1871_fu_543_p2;
    select_ln1930_fu_582_p3 <= 
        ap_const_lv2_2 when (trunc_ln729_fu_436_p1(0) = '1') else 
        ap_const_lv2_1;
    select_ln1946_fu_728_p3 <= 
        ap_const_lv8_0 when (and10_i_read_reg_837(0) = '1') else 
        ap_phi_mux_pix_3_phi_fu_368_p12;
    sub_ln1869_fu_514_p2 <= std_logic_vector(unsigned(boxLeft_fu_140) - unsigned(zext_ln1869_cast_reg_887));
    sub_ln1873_fu_538_p2 <= std_logic_vector(unsigned(boxTop_fu_136) - unsigned(zext_ln1869_cast_reg_887));
    trunc_ln729_fu_436_p1 <= x_fu_132(1 - 1 downto 0);
    vDir_load_load_fu_488_p1 <= vDir;
    whiYuv_2_address0 <= zext_ln1930_fu_695_p1(2 - 1 downto 0);

    whiYuv_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            whiYuv_2_ce0 <= ap_const_logic_1;
        else 
            whiYuv_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_2_fu_445_p2 <= std_logic_vector(unsigned(x_fu_132) + unsigned(ap_const_lv16_1));
    xor_ln1887_fu_640_p2 <= (icmp_ln1887_fu_635_p2 xor ap_const_lv1_1);
    xor_ln1892_fu_656_p2 <= (icmp_ln1892_fu_651_p2 xor ap_const_lv1_1);
    zext_ln1869_1_cast_fu_404_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln1869_1),16));
    zext_ln1869_cast_fu_408_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln1869),16));
    zext_ln1930_fu_695_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter2_phi_ln1930_reg_336),64));
end behav;
