// Addressing Mode,// Instruction Size,// Instruction Cycle Count,// Page Cross Cycle Cost,// Name
6,2,7,0,"BRK", &CPUCore6502::Unimplemented,
7,2,6,0,"ORA", &CPUCore6502::ORA,
6,0,2,0,"KIL", &CPUCore6502::Unimplemented,
7,0,8,0,"SLO", &CPUCore6502::Unimplemented,
11,2,3,0,"NOP", &CPUCore6502::NOP,
11,2,3,0,"ORA", &CPUCore6502::ORA,
11,2,5,0,"ASL", &CPUCore6502::Unimplemented,
11,0,5,0,"SLO", &CPUCore6502::Unimplemented,
6,1,3,0,"PHP", &CPUCore6502::PHP,
5,2,2,0,"ORA", &CPUCore6502::ORA,
4,1,2,0,"ASL", &CPUCore6502::Unimplemented,
5,0,2,0,"ANC", &CPUCore6502::Unimplemented,
1,3,4,0,"NOP", &CPUCore6502::NOP,
1,3,4,0,"ORA", &CPUCore6502::ORA,
1,3,6,0,"ASL", &CPUCore6502::Unimplemented,
1,0,6,0,"SLO", &CPUCore6502::Unimplemented,
10,2,2,1,"BPL", &CPUCore6502::BPL,
9,2,5,1,"ORA", &CPUCore6502::ORA,
6,0,2,0,"KIL", &CPUCore6502::Unimplemented,
9,0,8,0,"SLO", &CPUCore6502::Unimplemented,
12,2,4,0,"NOP", &CPUCore6502::NOP,
12,2,4,0,"ORA", &CPUCore6502::ORA,
12,2,6,0,"ASL", &CPUCore6502::Unimplemented,
12,0,6,0,"SLO", &CPUCore6502::Unimplemented,
6,1,2,0,"CLC", &CPUCore6502::CLC,
3,3,4,1,"ORA", &CPUCore6502::ORA,
6,1,2,0,"NOP", &CPUCore6502::NOP,
3,0,7,0,"SLO", &CPUCore6502::Unimplemented,
2,3,4,1,"NOP", &CPUCore6502::NOP,
2,3,4,1,"ORA", &CPUCore6502::ORA,
2,3,7,0,"ASL", &CPUCore6502::Unimplemented,
2,0,7,0,"SLO", &CPUCore6502::Unimplemented,
1,3,6,0,"JSR", &CPUCore6502::JSR,
7,2,6,0,"AND", &CPUCore6502::AND,
6,0,2,0,"KIL", &CPUCore6502::Unimplemented,
7,0,8,0,"RLA", &CPUCore6502::Unimplemented,
11,2,3,0,"BIT", &CPUCore6502::BIT,
11,2,3,0,"AND", &CPUCore6502::AND,
11,2,5,0,"ROL", &CPUCore6502::Unimplemented,
11,0,5,0,"RLA", &CPUCore6502::Unimplemented,
6,1,4,0,"PLP", &CPUCore6502::PLP,
5,2,2,0,"AND", &CPUCore6502::AND,
4,1,2,0,"ROL", &CPUCore6502::Unimplemented,
5,0,2,0,"ANC", &CPUCore6502::Unimplemented,
1,3,4,0,"BIT", &CPUCore6502::BIT,
1,3,4,0,"AND", &CPUCore6502::AND,
1,3,6,0,"ROL", &CPUCore6502::Unimplemented,
1,0,6,0,"RLA", &CPUCore6502::Unimplemented,
10,2,2,1,"BMI", &CPUCore6502::BMI,
9,2,5,1,"AND", &CPUCore6502::AND,
6,0,2,0,"KIL", &CPUCore6502::Unimplemented,
9,0,8,0,"RLA", &CPUCore6502::Unimplemented,
12,2,4,0,"NOP", &CPUCore6502::NOP,
12,2,4,0,"AND", &CPUCore6502::AND,
12,2,6,0,"ROL", &CPUCore6502::Unimplemented,
12,0,6,0,"RLA", &CPUCore6502::Unimplemented,
6,1,2,0,"SEC", &CPUCore6502::SEC,
3,3,4,1,"AND", &CPUCore6502::AND,
6,1,2,0,"NOP", &CPUCore6502::NOP,
3,0,7,0,"RLA", &CPUCore6502::Unimplemented,
2,3,4,1,"NOP", &CPUCore6502::NOP,
2,3,4,1,"AND", &CPUCore6502::AND,
2,3,7,0,"ROL", &CPUCore6502::Unimplemented,
2,0,7,0,"RLA", &CPUCore6502::Unimplemented,
6,1,6,0,"RTI", &CPUCore6502::Unimplemented,
7,2,6,0,"EOR", &CPUCore6502::EOR,
6,0,2,0,"KIL", &CPUCore6502::Unimplemented,
7,0,8,0,"SRE", &CPUCore6502::Unimplemented,
11,2,3,0,"NOP", &CPUCore6502::NOP,
11,2,3,0,"EOR", &CPUCore6502::EOR,
11,2,5,0,"LSR", &CPUCore6502::Unimplemented,
11,0,5,0,"SRE", &CPUCore6502::Unimplemented,
6,1,3,0,"PHA", &CPUCore6502::PHA,
5,2,2,0,"EOR", &CPUCore6502::EOR,
4,1,2,0,"LSR", &CPUCore6502::Unimplemented,
5,0,2,0,"ALR", &CPUCore6502::Unimplemented,
1,3,3,0,"JMP", &CPUCore6502::JMP,
1,3,4,0,"EOR", &CPUCore6502::EOR,
1,3,6,0,"LSR", &CPUCore6502::Unimplemented,
1,0,6,0,"SRE", &CPUCore6502::Unimplemented,
10,2,2,1,"BVC", &CPUCore6502::BVC,
9,2,5,1,"EOR", &CPUCore6502::EOR,
6,0,2,0,"KIL", &CPUCore6502::Unimplemented,
9,0,8,0,"SRE", &CPUCore6502::Unimplemented,
12,2,4,0,"NOP", &CPUCore6502::NOP,
12,2,4,0,"EOR", &CPUCore6502::EOR,
12,2,6,0,"LSR", &CPUCore6502::Unimplemented,
12,0,6,0,"SRE", &CPUCore6502::Unimplemented,
6,1,2,0,"CLI", &CPUCore6502::Unimplemented,
3,3,4,1,"EOR", &CPUCore6502::EOR,
6,1,2,0,"NOP", &CPUCore6502::NOP,
3,0,7,0,"SRE", &CPUCore6502::Unimplemented,
2,3,4,1,"NOP", &CPUCore6502::NOP,
2,3,4,1,"EOR", &CPUCore6502::EOR,
2,3,7,0,"LSR", &CPUCore6502::Unimplemented,
2,0,7,0,"SRE", &CPUCore6502::Unimplemented,
6,1,6,0,"RTS", &CPUCore6502::RTS,
7,2,6,0,"ADC", &CPUCore6502::Unimplemented,
6,0,2,0,"KIL", &CPUCore6502::Unimplemented,
7,0,8,0,"RRA", &CPUCore6502::Unimplemented,
11,2,3,0,"NOP", &CPUCore6502::NOP,
11,2,3,0,"ADC", &CPUCore6502::Unimplemented,
11,2,5,0,"ROR", &CPUCore6502::Unimplemented,
11,0,5,0,"RRA", &CPUCore6502::Unimplemented,
6,1,4,0,"PLA", &CPUCore6502::PLA,
5,2,2,0,"ADC", &CPUCore6502::Unimplemented,
4,1,2,0,"ROR", &CPUCore6502::Unimplemented,
5,0,2,0,"ARR", &CPUCore6502::Unimplemented,
8,3,5,0,"JMP", &CPUCore6502::JMP,
1,3,4,0,"ADC", &CPUCore6502::Unimplemented,
1,3,6,0,"ROR", &CPUCore6502::Unimplemented,
1,0,6,0,"RRA", &CPUCore6502::Unimplemented,
10,2,2,1,"BVS", &CPUCore6502::BVS,
9,2,5,1,"ADC", &CPUCore6502::Unimplemented,
6,0,2,0,"KIL", &CPUCore6502::Unimplemented,
9,0,8,0,"RRA", &CPUCore6502::Unimplemented,
12,2,4,0,"NOP", &CPUCore6502::NOP,
12,2,4,0,"ADC", &CPUCore6502::Unimplemented,
12,2,6,0,"ROR", &CPUCore6502::Unimplemented,
12,0,6,0,"RRA", &CPUCore6502::Unimplemented,
6,1,2,0,"SEI", &CPUCore6502::SEI,
3,3,4,1,"ADC", &CPUCore6502::Unimplemented,
6,1,2,0,"NOP", &CPUCore6502::NOP,
3,0,7,0,"RRA", &CPUCore6502::Unimplemented,
2,3,4,1,"NOP", &CPUCore6502::NOP,
2,3,4,1,"ADC", &CPUCore6502::Unimplemented,
2,3,7,0,"ROR", &CPUCore6502::Unimplemented,
2,0,7,0,"RRA", &CPUCore6502::Unimplemented,
5,2,2,0,"NOP", &CPUCore6502::NOP,
7,2,6,0,"STA", &CPUCore6502::STA,
5,0,2,0,"NOP", &CPUCore6502::NOP,
7,0,6,0,"SAX", &CPUCore6502::Unimplemented,
11,2,3,0,"STY", &CPUCore6502::Unimplemented,
11,2,3,0,"STA", &CPUCore6502::STA,
11,2,3,0,"STX", &CPUCore6502::STX,
11,0,3,0,"SAX", &CPUCore6502::Unimplemented,
6,1,2,0,"DEY", &CPUCore6502::Unimplemented,
5,0,2,0,"NOP", &CPUCore6502::NOP,
6,1,2,0,"TXA", &CPUCore6502::Unimplemented,
5,0,2,0,"XAA", &CPUCore6502::Unimplemented,
1,3,4,0,"STY", &CPUCore6502::Unimplemented,
1,3,4,0,"STA", &CPUCore6502::STA,
1,3,4,0,"STX", &CPUCore6502::STX,
1,0,4,0,"SAX", &CPUCore6502::Unimplemented,
10,2,2,1,"BCC", &CPUCore6502::BCC,
9,2,6,0,"STA", &CPUCore6502::STA,
6,0,2,0,"KIL", &CPUCore6502::Unimplemented,
9,0,6,0,"AHX", &CPUCore6502::Unimplemented,
12,2,4,0,"STY", &CPUCore6502::Unimplemented,
12,2,4,0,"STA", &CPUCore6502::STA,
13,2,4,0,"STX", &CPUCore6502::Unimplemented,
13,0,4,0,"SAX", &CPUCore6502::Unimplemented,
6,1,2,0,"TYA", &CPUCore6502::Unimplemented,
3,3,5,0,"STA", &CPUCore6502::STA,
6,1,2,0,"TXS", &CPUCore6502::Unimplemented,
3,0,5,0,"TAS", &CPUCore6502::Unimplemented,
2,0,5,0,"SHY", &CPUCore6502::Unimplemented,
2,3,5,0,"STA", &CPUCore6502::STA,
3,0,5,0,"SHX", &CPUCore6502::Unimplemented,
3,0,5,0,"AHX", &CPUCore6502::Unimplemented,
5,2,2,0,"LDY", &CPUCore6502::Unimplemented, 
7,2,6,0,"LDA", &CPUCore6502::LDA,
5,2,2,0,"LDX", &CPUCore6502::LDX,
7,0,6,0,"LAX", &CPUCore6502::Unimplemented,
11,2,3,0,"LDY", &CPUCore6502::Unimplemented,
11,2,3,0,"LDA", &CPUCore6502::LDA,
11,2,3,0,"LDX", &CPUCore6502::Unimplemented,
11,0,3,0,"LAX", &CPUCore6502::Unimplemented,
6,1,2,0,"TAY", &CPUCore6502::Unimplemented,
5,2,2,0,"LDA", &CPUCore6502::LDA,
6,1,2,0,"TAX", &CPUCore6502::Unimplemented,
5,0,2,0,"LAX", &CPUCore6502::Unimplemented,
1,3,4,0,"LDY", &CPUCore6502::Unimplemented,
1,3,4,0,"LDA", &CPUCore6502::LDA,
1,3,4,0,"LDX", &CPUCore6502::Unimplemented,
1,0,4,0,"LAX", &CPUCore6502::Unimplemented,
10,2,2,1,"BCS", &CPUCore6502::BCS,
9,2,5,1,"LDA", &CPUCore6502::LDA,
6,0,2,0,"KIL", &CPUCore6502::Unimplemented,
9,0,5,1,"LAX", &CPUCore6502::Unimplemented,
12,2,4,0,"LDY", &CPUCore6502::Unimplemented,
12,2,4,0,"LDA", &CPUCore6502::LDA,
13,2,4,0,"LDX", &CPUCore6502::Unimplemented,
13,0,4,0,"LAX", &CPUCore6502::Unimplemented,
6,1,2,0,"CLV", &CPUCore6502::CLV,
3,3,4,1,"LDA", &CPUCore6502::LDA,
6,1,2,0,"TSX", &CPUCore6502::Unimplemented,
3,0,4,1,"LAS", &CPUCore6502::Unimplemented,
2,3,4,1,"LDY", &CPUCore6502::Unimplemented,
2,3,4,1,"LDA", &CPUCore6502::LDA,
3,3,4,1,"LDX", &CPUCore6502::Unimplemented,
3,0,4,1,"LAX", &CPUCore6502::Unimplemented,
5,2,2,0,"CPY", &CPUCore6502::Unimplemented,
7,2,6,0,"CMP", &CPUCore6502::CMP,
5,0,2,0,"NOP", &CPUCore6502::NOP,
7,0,8,0,"DCP", &CPUCore6502::Unimplemented,
11,2,3,0,"CPY", &CPUCore6502::Unimplemented,
11,2,3,0,"CMP", &CPUCore6502::CMP,
11,2,5,0,"DEC", &CPUCore6502::Unimplemented,
11,0,5,0,"DCP", &CPUCore6502::Unimplemented,
6,1,2,0,"INY", &CPUCore6502::Unimplemented,
5,2,2,0,"CMP", &CPUCore6502::CMP,
6,1,2,0,"DEX", &CPUCore6502::Unimplemented,
5,0,2,0,"AXS", &CPUCore6502::Unimplemented,
1,3,4,0,"CPY", &CPUCore6502::Unimplemented,
1,3,4,0,"CMP", &CPUCore6502::CMP,
1,3,6,0,"DEC", &CPUCore6502::Unimplemented,
1,0,6,0,"DCP", &CPUCore6502::Unimplemented,
10,2,2,1,"BNE", &CPUCore6502::BNE,
9,2,5,1,"CMP", &CPUCore6502::Unimplemented,
6,0,2,0,"KIL", &CPUCore6502::Unimplemented,
9,0,8,0,"DCP", &CPUCore6502::Unimplemented,
12,2,4,0,"NOP", &CPUCore6502::NOP,
12,2,4,0,"CMP", &CPUCore6502::CMP,
12,2,6,0,"DEC", &CPUCore6502::Unimplemented,
12,0,6,0,"DCP", &CPUCore6502::Unimplemented,
6,1,2,0,"CLD", &CPUCore6502::CLD,
3,3,4,1,"CMP", &CPUCore6502::CMP,
6,1,2,0,"NOP", &CPUCore6502::NOP,
3,0,7,0,"DCP", &CPUCore6502::Unimplemented,
2,3,4,1,"NOP", &CPUCore6502::NOP,
2,3,4,1,"CMP", &CPUCore6502::CMP,
2,3,7,0,"DEC", &CPUCore6502::Unimplemented,
2,0,7,0,"DCP", &CPUCore6502::Unimplemented,
5,2,2,0,"CPX", &CPUCore6502::Unimplemented,
7,2,6,0,"SBC", &CPUCore6502::Unimplemented,
5,0,2,0,"NOP", &CPUCore6502::NOP,
7,0,8,0,"ISC", &CPUCore6502::Unimplemented,
11,2,3,0,"CPX", &CPUCore6502::Unimplemented,
11,2,3,0,"SBC", &CPUCore6502::Unimplemented,
11,2,5,0,"INC", &CPUCore6502::Unimplemented,
11,0,5,0,"ISC", &CPUCore6502::Unimplemented,
6,1,2,0,"INX", &CPUCore6502::Unimplemented,
5,2,2,0,"SBC", &CPUCore6502::Unimplemented,
6,1,2,0,"NOP", &CPUCore6502::NOP,
5,0,2,0,"SBC", &CPUCore6502::Unimplemented,
1,3,4,0,"CPX", &CPUCore6502::Unimplemented,
1,3,4,0,"SBC", &CPUCore6502::Unimplemented,
1,3,6,0,"INC", &CPUCore6502::Unimplemented,
1,0,6,0,"ISC", &CPUCore6502::Unimplemented,
10,2,2,1,"BEQ", &CPUCore6502::BEQ,
9,2,5,1,"SBC", &CPUCore6502::Unimplemented,
6,0,2,0,"KIL", &CPUCore6502::Unimplemented,
9,0,8,0,"ISC", &CPUCore6502::Unimplemented,
12,2,4,0,"NOP", &CPUCore6502::NOP,
12,2,4,0,"SBC", &CPUCore6502::Unimplemented,
12,2,6,0,"INC", &CPUCore6502::Unimplemented,
12,0,6,0,"ISC", &CPUCore6502::Unimplemented,
6,1,2,0,"SED", &CPUCore6502::SED,
3,3,4,1,"SBC", &CPUCore6502::Unimplemented,
6,1,2,0,"NOP", &CPUCore6502::NOP,
3,0,7,0,"ISC", &CPUCore6502::Unimplemented,
2,3,4,1,"NOP", &CPUCore6502::NOP,
2,3,4,1,"SBC", &CPUCore6502::Unimplemented,
2,3,7,0,"INC", &CPUCore6502::Unimplemented,
2,0,7,0,"ISC", &CPUCore6502::Unimplemented,