{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679884841062 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679884841063 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 27 03:40:41 2023 " "Processing started: Mon Mar 27 03:40:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679884841063 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679884841063 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ArmSingle -c ArmSingle " "Command: quartus_map --read_settings_files=on --write_settings_files=off ArmSingle -c ArmSingle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679884841063 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679884841335 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679884841335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_probes/synthesis/source_probes.v 1 1 " "Found 1 design units, including 1 entities, in source file source_probes/synthesis/source_probes.v" { { "Info" "ISGN_ENTITY_NAME" "1 source_probes " "Found entity 1: source_probes" {  } { { "source_probes/synthesis/source_probes.v" "" { Text "C:/Users/Harry/Downloads/I2C/fyp 3.0/source_probes/synthesis/source_probes.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679884846671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679884846671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_probes/synthesis/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file source_probes/synthesis/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "source_probes/synthesis/submodules/altsource_probe_top.v" "" { Text "C:/Users/Harry/Downloads/I2C/fyp 3.0/source_probes/synthesis/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679884846673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679884846673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_baseline.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_baseline.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_soc_baseline " "Found entity 1: de0_nano_soc_baseline" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/Users/Harry/Downloads/I2C/fyp 3.0/de0_nano_soc_baseline.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679884846675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679884846675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "armsingle.bdf 1 1 " "Found 1 design units, including 1 entities, in source file armsingle.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ArmSingle " "Found entity 1: ArmSingle" {  } { { "ArmSingle.bdf" "" { Schematic "C:/Users/Harry/Downloads/I2C/fyp 3.0/ArmSingle.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679884846676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679884846676 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(25) " "Verilog HDL warning at decoder.sv(25): extended using \"x\" or \"z\"" {  } { { "../../Single-cycle 2.0/decoder.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/decoder.sv" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1679884846680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(38) " "Verilog HDL warning at decoder.sv(38): extended using \"x\" or \"z\"" {  } { { "../../Single-cycle 2.0/decoder.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/decoder.sv" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1679884846680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(45) " "Verilog HDL warning at decoder.sv(45): extended using \"x\" or \"z\"" {  } { { "../../Single-cycle 2.0/decoder.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/decoder.sv" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1679884846680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(52) " "Verilog HDL warning at decoder.sv(52): extended using \"x\" or \"z\"" {  } { { "../../Single-cycle 2.0/decoder.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/decoder.sv" 52 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1679884846680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(59) " "Verilog HDL warning at decoder.sv(59): extended using \"x\" or \"z\"" {  } { { "../../Single-cycle 2.0/decoder.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/decoder.sv" 59 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1679884846680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(66) " "Verilog HDL warning at decoder.sv(66): extended using \"x\" or \"z\"" {  } { { "../../Single-cycle 2.0/decoder.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/decoder.sv" 66 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1679884846680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(74) " "Verilog HDL warning at decoder.sv(74): extended using \"x\" or \"z\"" {  } { { "../../Single-cycle 2.0/decoder.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/decoder.sv" 74 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1679884846680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(82) " "Verilog HDL warning at decoder.sv(82): extended using \"x\" or \"z\"" {  } { { "../../Single-cycle 2.0/decoder.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/decoder.sv" 82 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1679884846680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(84) " "Verilog HDL warning at decoder.sv(84): extended using \"x\" or \"z\"" {  } { { "../../Single-cycle 2.0/decoder.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/decoder.sv" 84 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1679884846680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(86) " "Verilog HDL warning at decoder.sv(86): extended using \"x\" or \"z\"" {  } { { "../../Single-cycle 2.0/decoder.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/decoder.sv" 86 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1679884846680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(87) " "Verilog HDL warning at decoder.sv(87): extended using \"x\" or \"z\"" {  } { { "../../Single-cycle 2.0/decoder.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/decoder.sv" 87 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1679884846680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(96) " "Verilog HDL warning at decoder.sv(96): extended using \"x\" or \"z\"" {  } { { "../../Single-cycle 2.0/decoder.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/decoder.sv" 96 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1679884846680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(98) " "Verilog HDL warning at decoder.sv(98): extended using \"x\" or \"z\"" {  } { { "../../Single-cycle 2.0/decoder.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/decoder.sv" 98 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1679884846680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(100) " "Verilog HDL warning at decoder.sv(100): extended using \"x\" or \"z\"" {  } { { "../../Single-cycle 2.0/decoder.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/decoder.sv" 100 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1679884846680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(101) " "Verilog HDL warning at decoder.sv(101): extended using \"x\" or \"z\"" {  } { { "../../Single-cycle 2.0/decoder.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/decoder.sv" 101 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1679884846680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(110) " "Verilog HDL warning at decoder.sv(110): extended using \"x\" or \"z\"" {  } { { "../../Single-cycle 2.0/decoder.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/decoder.sv" 110 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1679884846680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(112) " "Verilog HDL warning at decoder.sv(112): extended using \"x\" or \"z\"" {  } { { "../../Single-cycle 2.0/decoder.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/decoder.sv" 112 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1679884846680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(114) " "Verilog HDL warning at decoder.sv(114): extended using \"x\" or \"z\"" {  } { { "../../Single-cycle 2.0/decoder.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/decoder.sv" 114 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1679884846680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(115) " "Verilog HDL warning at decoder.sv(115): extended using \"x\" or \"z\"" {  } { { "../../Single-cycle 2.0/decoder.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/decoder.sv" 115 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1679884846680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(124) " "Verilog HDL warning at decoder.sv(124): extended using \"x\" or \"z\"" {  } { { "../../Single-cycle 2.0/decoder.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/decoder.sv" 124 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1679884846680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(126) " "Verilog HDL warning at decoder.sv(126): extended using \"x\" or \"z\"" {  } { { "../../Single-cycle 2.0/decoder.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/decoder.sv" 126 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1679884846680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(128) " "Verilog HDL warning at decoder.sv(128): extended using \"x\" or \"z\"" {  } { { "../../Single-cycle 2.0/decoder.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/decoder.sv" 128 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1679884846680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(129) " "Verilog HDL warning at decoder.sv(129): extended using \"x\" or \"z\"" {  } { { "../../Single-cycle 2.0/decoder.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/decoder.sv" 129 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1679884846680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(146) " "Verilog HDL warning at decoder.sv(146): extended using \"x\" or \"z\"" {  } { { "../../Single-cycle 2.0/decoder.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/decoder.sv" 146 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1679884846680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(154) " "Verilog HDL warning at decoder.sv(154): extended using \"x\" or \"z\"" {  } { { "../../Single-cycle 2.0/decoder.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/decoder.sv" 154 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1679884846680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(162) " "Verilog HDL warning at decoder.sv(162): extended using \"x\" or \"z\"" {  } { { "../../Single-cycle 2.0/decoder.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/decoder.sv" 162 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1679884846680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(166) " "Verilog HDL warning at decoder.sv(166): extended using \"x\" or \"z\"" {  } { { "../../Single-cycle 2.0/decoder.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/decoder.sv" 166 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1679884846680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(167) " "Verilog HDL warning at decoder.sv(167): extended using \"x\" or \"z\"" {  } { { "../../Single-cycle 2.0/decoder.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/decoder.sv" 167 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1679884846680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(169) " "Verilog HDL warning at decoder.sv(169): extended using \"x\" or \"z\"" {  } { { "../../Single-cycle 2.0/decoder.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/decoder.sv" 169 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1679884846681 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(12) " "Verilog HDL warning at extend.sv(12): extended using \"x\" or \"z\"" {  } { { "../../Single-cycle 2.0/extend.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/extend.sv" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1679884846688 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.sv(70) " "Verilog HDL warning at ALU.sv(70): extended using \"x\" or \"z\"" {  } { { "../../Single-cycle 2.0/ALU.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/ALU.sv" 70 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1679884846690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.sv(86) " "Verilog HDL warning at ALU.sv(86): extended using \"x\" or \"z\"" {  } { { "../../Single-cycle 2.0/ALU.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/ALU.sv" 86 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1679884846690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/harry/downloads/single-cycle 2.0/arm.sv 14 14 " "Found 14 design units, including 14 entities, in source file /users/harry/downloads/single-cycle 2.0/arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../../Single-cycle 2.0/decoder.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679884846691 ""} { "Info" "ISGN_ENTITY_NAME" "2 flopenr " "Found entity 2: flopenr" {  } { { "../../Single-cycle 2.0/flopenr.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679884846691 ""} { "Info" "ISGN_ENTITY_NAME" "3 condlogic " "Found entity 3: condlogic" {  } { { "../../Single-cycle 2.0/condLogic.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/condLogic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679884846691 ""} { "Info" "ISGN_ENTITY_NAME" "4 condcheck " "Found entity 4: condcheck" {  } { { "../../Single-cycle 2.0/condLogic.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/condLogic.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679884846691 ""} { "Info" "ISGN_ENTITY_NAME" "5 controller " "Found entity 5: controller" {  } { { "../../Single-cycle 2.0/controller.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/controller.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679884846691 ""} { "Info" "ISGN_ENTITY_NAME" "6 regfile " "Found entity 6: regfile" {  } { { "../../Single-cycle 2.0/reg_file.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/reg_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679884846691 ""} { "Info" "ISGN_ENTITY_NAME" "7 mux2 " "Found entity 7: mux2" {  } { { "../../Single-cycle 2.0/mux2.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679884846691 ""} { "Info" "ISGN_ENTITY_NAME" "8 flopr " "Found entity 8: flopr" {  } { { "../../Single-cycle 2.0/flopr.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679884846691 ""} { "Info" "ISGN_ENTITY_NAME" "9 extend " "Found entity 9: extend" {  } { { "../../Single-cycle 2.0/extend.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679884846691 ""} { "Info" "ISGN_ENTITY_NAME" "10 adder " "Found entity 10: adder" {  } { { "../../Single-cycle 2.0/adder.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679884846691 ""} { "Info" "ISGN_ENTITY_NAME" "11 alu_adder " "Found entity 11: alu_adder" {  } { { "../../Single-cycle 2.0/ALU.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679884846691 ""} { "Info" "ISGN_ENTITY_NAME" "12 alu " "Found entity 12: alu" {  } { { "../../Single-cycle 2.0/ALU.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/ALU.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679884846691 ""} { "Info" "ISGN_ENTITY_NAME" "13 datapath " "Found entity 13: datapath" {  } { { "../../Single-cycle 2.0/datapath.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/datapath.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679884846691 ""} { "Info" "ISGN_ENTITY_NAME" "14 arm " "Found entity 14: arm" {  } { { "../../Single-cycle 2.0/arm.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/arm.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679884846691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679884846691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/harry/downloads/single-cycle 2.0/dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/harry/downloads/single-cycle 2.0/dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "../../Single-cycle 2.0/dmem.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679884846693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679884846693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/harry/downloads/single-cycle 2.0/imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/harry/downloads/single-cycle 2.0/imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "../../Single-cycle 2.0/imem.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679884846694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679884846694 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ArmSingle " "Elaborating entity \"ArmSingle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679884846729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm arm:inst " "Elaborating entity \"arm\" for hierarchy \"arm:inst\"" {  } { { "ArmSingle.bdf" "inst" { Schematic "C:/Users/Harry/Downloads/I2C/fyp 3.0/ArmSingle.bdf" { { 208 672 912 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679884846736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller arm:inst\|controller:c " "Elaborating entity \"controller\" for hierarchy \"arm:inst\|controller:c\"" {  } { { "../../Single-cycle 2.0/arm.sv" "c" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/arm.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679884846744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder arm:inst\|controller:c\|decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"arm:inst\|controller:c\|decoder:dec\"" {  } { { "../../Single-cycle 2.0/controller.sv" "dec" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/controller.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679884846748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condlogic arm:inst\|controller:c\|condlogic:cl " "Elaborating entity \"condlogic\" for hierarchy \"arm:inst\|controller:c\|condlogic:cl\"" {  } { { "../../Single-cycle 2.0/controller.sv" "cl" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/controller.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679884846755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr arm:inst\|controller:c\|condlogic:cl\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"arm:inst\|controller:c\|condlogic:cl\|flopenr:flagreg1\"" {  } { { "../../Single-cycle 2.0/condLogic.sv" "flagreg1" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/condLogic.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679884846759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheck arm:inst\|controller:c\|condlogic:cl\|condcheck:cc " "Elaborating entity \"condcheck\" for hierarchy \"arm:inst\|controller:c\|condlogic:cl\|condcheck:cc\"" {  } { { "../../Single-cycle 2.0/condLogic.sv" "cc" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/condLogic.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679884846763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath arm:inst\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"arm:inst\|datapath:dp\"" {  } { { "../../Single-cycle 2.0/arm.sv" "dp" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/arm.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679884846769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:inst\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"arm:inst\|datapath:dp\|mux2:pcmux\"" {  } { { "../../Single-cycle 2.0/datapath.sv" "pcmux" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/datapath.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679884846779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr arm:inst\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"arm:inst\|datapath:dp\|flopr:pcreg\"" {  } { { "../../Single-cycle 2.0/datapath.sv" "pcreg" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/datapath.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679884846785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder arm:inst\|datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"arm:inst\|datapath:dp\|adder:pcadd1\"" {  } { { "../../Single-cycle 2.0/datapath.sv" "pcadd1" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/datapath.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679884846790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:inst\|datapath:dp\|mux2:ra1mux " "Elaborating entity \"mux2\" for hierarchy \"arm:inst\|datapath:dp\|mux2:ra1mux\"" {  } { { "../../Single-cycle 2.0/datapath.sv" "ra1mux" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/datapath.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679884846796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile arm:inst\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"arm:inst\|datapath:dp\|regfile:rf\"" {  } { { "../../Single-cycle 2.0/datapath.sv" "rf" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/datapath.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679884846800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend arm:inst\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"arm:inst\|datapath:dp\|extend:ext\"" {  } { { "../../Single-cycle 2.0/datapath.sv" "ext" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/datapath.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679884846806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu arm:inst\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"arm:inst\|datapath:dp\|alu:alu\"" {  } { { "../../Single-cycle 2.0/datapath.sv" "alu" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/datapath.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679884846811 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ALU.sv(66) " "Verilog HDL Case Statement warning at ALU.sv(66): case item expression never matches the case expression" {  } { { "../../Single-cycle 2.0/ALU.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/ALU.sv" 66 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1679884846812 "|ArmSingle|arm:inst|datapath:dp|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ALU.sv(68) " "Verilog HDL Case Statement warning at ALU.sv(68): case item expression never matches the case expression" {  } { { "../../Single-cycle 2.0/ALU.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/ALU.sv" 68 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1679884846812 "|ArmSingle|arm:inst|datapath:dp|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_adder arm:inst\|datapath:dp\|alu:alu\|alu_adder:add_instr " "Elaborating entity \"alu_adder\" for hierarchy \"arm:inst\|datapath:dp\|alu:alu\|alu_adder:add_instr\"" {  } { { "../../Single-cycle 2.0/ALU.sv" "add_instr" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/ALU.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679884846821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:inst1 " "Elaborating entity \"imem\" for hierarchy \"imem:inst1\"" {  } { { "ArmSingle.bdf" "inst1" { Schematic "C:/Users/Harry/Downloads/I2C/fyp 3.0/ArmSingle.bdf" { { 400 480 640 480 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679884846827 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 imem.sv(3) " "Net \"RAM.data_a\" at imem.sv(3) has no driver or initial value, using a default initial value '0'" {  } { { "../../Single-cycle 2.0/imem.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/imem.sv" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1679884846830 "|ArmSingle|imem:inst1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 imem.sv(3) " "Net \"RAM.waddr_a\" at imem.sv(3) has no driver or initial value, using a default initial value '0'" {  } { { "../../Single-cycle 2.0/imem.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/imem.sv" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1679884846830 "|ArmSingle|imem:inst1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 imem.sv(3) " "Net \"RAM.we_a\" at imem.sv(3) has no driver or initial value, using a default initial value '0'" {  } { { "../../Single-cycle 2.0/imem.sv" "" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/imem.sv" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1679884846830 "|ArmSingle|imem:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:inst4 " "Elaborating entity \"dmem\" for hierarchy \"dmem:inst4\"" {  } { { "ArmSingle.bdf" "inst4" { Schematic "C:/Users/Harry/Downloads/I2C/fyp 3.0/ArmSingle.bdf" { { 312 1016 1184 424 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679884846838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "source_probes source_probes:inst5 " "Elaborating entity \"source_probes\" for hierarchy \"source_probes:inst5\"" {  } { { "ArmSingle.bdf" "inst5" { Schematic "C:/Users/Harry/Downloads/I2C/fyp 3.0/ArmSingle.bdf" { { 208 1248 1424 312 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679884846843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_top source_probes:inst5\|altsource_probe_top:in_system_sources_probes_0 " "Elaborating entity \"altsource_probe_top\" for hierarchy \"source_probes:inst5\|altsource_probe_top:in_system_sources_probes_0\"" {  } { { "source_probes/synthesis/source_probes.v" "in_system_sources_probes_0" { Text "C:/Users/Harry/Downloads/I2C/fyp 3.0/source_probes/synthesis/source_probes.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679884846847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe source_probes:inst5\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborating entity \"altsource_probe\" for hierarchy \"source_probes:inst5\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "source_probes/synthesis/submodules/altsource_probe_top.v" "issp_impl" { Text "C:/Users/Harry/Downloads/I2C/fyp 3.0/source_probes/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679884846862 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "source_probes:inst5\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborated megafunction instantiation \"source_probes:inst5\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "source_probes/synthesis/submodules/altsource_probe_top.v" "" { Text "C:/Users/Harry/Downloads/I2C/fyp 3.0/source_probes/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679884846868 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "source_probes:inst5\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Instantiated megafunction \"source_probes:inst5\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsource_probe " "Parameter \"lpm_type\" = \"altsource_probe\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679884846868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679884846868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679884846868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679884846868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 4746752 " "Parameter \"SLD_NODE_INFO\" = \"4746752\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679884846868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 4 " "Parameter \"sld_ir_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679884846868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id SOPR " "Parameter \"instance_id\" = \"SOPR\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679884846868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 32 " "Parameter \"probe_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679884846868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 0 " "Parameter \"source_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679884846868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 0 " "Parameter \"source_initial_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679884846868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679884846868 ""}  } { { "source_probes/synthesis/submodules/altsource_probe_top.v" "" { Text "C:/Users/Harry/Downloads/I2C/fyp 3.0/source_probes/synthesis/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1679884846868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter source_probes:inst5\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"source_probes:inst5\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsource_probe.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679884847228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl source_probes:inst5\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"source_probes:inst5\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679884847334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body source_probes:inst5\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"source_probes:inst5\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsource_probe.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679884847379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl source_probes:inst5\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"source_probes:inst5\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_probe_gen:wider_probe_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679884847386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr source_probes:inst5\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"source_probes:inst5\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679884847466 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1679884847649 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.03.27.03:40:49 Progress: Loading sld5a96e67c/alt_sld_fab_wrapper_hw.tcl " "2023.03.27.03:40:49 Progress: Loading sld5a96e67c/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679884849720 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679884851184 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679884851253 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679884853030 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679884853121 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679884853204 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679884853304 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679884853308 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679884853309 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1679884853973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5a96e67c/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5a96e67c/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld5a96e67c/alt_sld_fab.v" "" { Text "C:/Users/Harry/Downloads/I2C/fyp 3.0/db/ip/sld5a96e67c/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679884854144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679884854144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5a96e67c/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5a96e67c/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld5a96e67c/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Harry/Downloads/I2C/fyp 3.0/db/ip/sld5a96e67c/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679884854210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679884854210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5a96e67c/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5a96e67c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld5a96e67c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Harry/Downloads/I2C/fyp 3.0/db/ip/sld5a96e67c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679884854212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679884854212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5a96e67c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5a96e67c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld5a96e67c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Harry/Downloads/I2C/fyp 3.0/db/ip/sld5a96e67c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679884854265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679884854265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5a96e67c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld5a96e67c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld5a96e67c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Harry/Downloads/I2C/fyp 3.0/db/ip/sld5a96e67c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679884854334 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld5a96e67c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Harry/Downloads/I2C/fyp 3.0/db/ip/sld5a96e67c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679884854334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679884854334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5a96e67c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5a96e67c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld5a96e67c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Harry/Downloads/I2C/fyp 3.0/db/ip/sld5a96e67c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679884854387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679884854387 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "arm:inst\|datapath:dp\|regfile:rf\|rf " "RAM logic \"arm:inst\|datapath:dp\|regfile:rf\|rf\" is uninferred due to asynchronous read logic" {  } { { "../../Single-cycle 2.0/reg_file.sv" "rf" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/reg_file.sv" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1679884855126 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dmem:inst4\|RAM " "RAM logic \"dmem:inst4\|RAM\" is uninferred due to asynchronous read logic" {  } { { "../../Single-cycle 2.0/dmem.sv" "RAM" { Text "C:/Users/Harry/Downloads/Single-cycle 2.0/dmem.sv" 4 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1679884855126 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1679884855126 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Harry/Downloads/I2C/fyp 3.0/db/ArmSingle.ram0_imem_37c714.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Harry/Downloads/I2C/fyp 3.0/db/ArmSingle.ram0_imem_37c714.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1679884855128 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1679884856728 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679884858523 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1679884860810 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Harry/Downloads/I2C/fyp 3.0/output_files/ArmSingle.map.smsg " "Generated suppressed messages file C:/Users/Harry/Downloads/I2C/fyp 3.0/output_files/ArmSingle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679884861029 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679884861602 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679884861602 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5377 " "Implemented 5377 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679884861795 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679884861795 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5338 " "Implemented 5338 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1679884861795 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679884861795 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4886 " "Peak virtual memory: 4886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679884861813 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 27 03:41:01 2023 " "Processing ended: Mon Mar 27 03:41:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679884861813 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679884861813 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679884861813 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679884861813 ""}
