<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — parasit stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="circuit.html">circuit</a></span> (5)
<br/><span class="tag"><a href="fast.html">fast</a></span> (5)
<br/><span class="tag"><a href="use.html">use</a></span> (4)
<br/><span class="tag"><a href="method.html">method</a></span> (4)
<br/><span class="tag"><a href="analog.html">analog</a></span> (3)
</div>
<h2><span class="ttl">Stem</span> parasit$ (<a href="../words.html">all stems</a>)</h2>
<h3>16 papers:</h3>
<dl class="toc"><dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-LourencoMH.html">DATE-2015-LourencoMH</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Layout-aware sizing of analog ICs using floorplan &amp; routing estimates for parasitic extraction (<abbr title="Nuno C. Lourenço">NCL</abbr>, <abbr title="Ricardo Martins">RM</abbr>, <abbr title="Nuno Horta">NH</abbr>), pp. 1156–1161.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2015-MinV.html">SAC-2015-MinV</a> <span class="tag"><a href="../tag/anti.html" title="anti">#anti</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>Design, implementation and evaluation of a novel anti-virus parasitic malware (<abbr title="Byungho Min">BM</abbr>, <abbr title="Vijay Varadharajan">VV</abbr>), pp. 2127–2133.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-WangXZWYWNW.html">DATE-2013-WangXZWYWNW</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Active power-gating-induced power/ground noise alleviation using parasitic capacitance of on-chip memories (<abbr title="Xuan Wang">XW</abbr>, <abbr title="Jiang Xu">JX</abbr>, <abbr title="Wei Zhang">WZ</abbr>, <abbr title="Xiaowen Wu">XW</abbr>, <abbr title="Yaoyao Ye">YY</abbr>, <abbr title="Zhehui Wang">ZW</abbr>, <abbr title="Mahdi Nikdast">MN</abbr>, <abbr title="Zhe Wang">ZW</abbr>), pp. 1221–1224.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-PasettiCTSDSF.html">DATE-2011-PasettiCTSDSF</a></dt><dd>Characterization of an Intelligent Power Switch for LED driving with control of wiring parasitics effects (<abbr title="Giuseppe Pasetti">GP</abbr>, <abbr title="Nico Costantino">NC</abbr>, <abbr title="Francesco Tinfena">FT</abbr>, <abbr title="Riccardo Serventi">RS</abbr>, <abbr title="Paolo D'Abramo">PD</abbr>, <abbr title="Sergio Saponara">SS</abbr>, <abbr title="Luca Fanucci">LF</abbr>), pp. 1119–1120.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-AUII-2009-IizukaAM.html">HCI-AUII-2009-IizukaAM</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>The Anticipation of Human Behavior Using “Parasitic Humanoid” (<abbr title="Hiroyuki Iizuka">HI</abbr>, <abbr title="Hideyuki Ando">HA</abbr>, <abbr title="Taro Maeda">TM</abbr>), pp. 284–293.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-LiS.html">DATE-2005-LiS</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>An Efficiently Preconditioned GMRES Method for Fast Parasitic-Sensitive Deep-Submicron VLSI Circuit Simulation (<abbr title="Zhao Li">ZL</abbr>, <abbr title="C.-J. Richard Shi">CJRS</abbr>), pp. 752–757.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2004-DaglioIRRS.html">DATE-DF-2004-DaglioIRRS</a> <span class="tag"><a href="../tag/component.html" title="component">#component</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Building the Hierarchy from a Flat Netlist for a Fast and Accurate Post-Layout Simulation with Parasitic Components (<abbr title="Pierluigi Daglio">PD</abbr>, <abbr title="David Iezzi">DI</abbr>, <abbr title="Danilo Rimondi">DR</abbr>, <abbr title="Carlo Roma">CR</abbr>, <abbr title="Salvatore Santapa">SS</abbr>), pp. 336–337.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-RanjanVASVG.html">DATE-v1-2004-RanjanVASVG</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Fast, Layout-Inclusive Analog Circuit Synthesis using Pre-Compiled Parasitic-Aware Symbolic Performance Models (<abbr title="Mukesh Ranjan">MR</abbr>, <abbr title="Wim Verhaegen">WV</abbr>, <abbr title="Anuradha Agarwal">AA</abbr>, <abbr title="Hemanth Sampath">HS</abbr>, <abbr title="Ranga Vemuri">RV</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 604–609.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-AgarwalSYV.html">DATE-v2-2004-AgarwalSYV</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Accurate Estimation of Parasitic Capacitances in Analog Circuits (<abbr title="Anuradha Agarwal">AA</abbr>, <abbr title="Hemanth Sampath">HS</abbr>, <abbr title="Veena Yelamanchili">VY</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 1364–1365.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-CathelinSBLC.html">DATE-2002-CathelinSBLC</a></dt><dd>Substrate Parasitic Extraction for RF Integrated Circuits (<abbr title="Andreia Cathelin">AC</abbr>, <abbr title="D. Saias">DS</abbr>, <abbr title="Didier Belot">DB</abbr>, <abbr title="Y. Leclercq">YL</abbr>, <abbr title="F. Clément">FC</abbr>), p. 1107.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-ThielenV.html">DATE-2002-ThielenV</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Fast Method to Include Parasitic Coupling in Circuit Simulations (<abbr title="B. L. A. Van Thielen">BLAVT</abbr>, <abbr title="G. A. E. Vandenbosch">GAEV</abbr>), pp. 1033–1037.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-FeldmanKL.html">DATE-1999-FeldmanKL</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Techniques for Modeling Chip-Level Interconnect, Substrate and Package Parasitics (<abbr title="Peter Feldmann">PF</abbr>, <abbr title="Sharad Kapur">SK</abbr>, <abbr title="David E. Long">DEL</abbr>), pp. 418–417.</dd> <div class="pagevis" style="width:-1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-YeCFCNC.html">DATE-1999-YeCFCNC</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Chip-Level Verification for Parasitic Coupling Effects in Deep-Submicron Digital Designs (<abbr title="Lun Ye">LY</abbr>, <abbr title="Foong-Charn Chang">FCC</abbr>, <abbr title="Peter Feldmann">PF</abbr>, <abbr title="Rakesh Chadha">RC</abbr>, <abbr title="Nagaraj Ns">NN</abbr>, <abbr title="Frank Cano">FC</abbr>), pp. 658–663.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-MarquesKWS.html">DATE-1998-MarquesKWS</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/order.html" title="order">#order</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>An Efficient Algorithm for Fast Parasitic Extraction and Passive Order Reduction of 3D Interconnect Models (<abbr title="Nuno Alexandre Marques">NAM</abbr>, <abbr title="Mattan Kamon">MK</abbr>, <abbr title="Jacob White">JW</abbr>, <abbr title="Luis Miguel Silveira">LMS</abbr>), pp. 538–543.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/oopsla.png" alt="OOPSLA"/><a href="../OOPSLA-1997-BoylandC.html">OOPSLA-1997-BoylandC</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/java.html" title="java">#java</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Parasitic Methods: An Implementation of Multi-Methods for Java (<abbr title="John Boyland">JB</abbr>, <abbr title="Giuseppe Castagna">GC</abbr>), pp. 66–76.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/re.png" alt="RE"/><a href="../ICRE-1996-Hill.html">ICRE-1996-Hill</a> <span class="tag"><a href="../tag/requirements.html" title="requirements">#requirements</a></span></dt><dd>Parasitic Languages for Requirements (<abbr title="Mike Hill">MH</abbr>), pp. 69–75.</dd> <div class="pagevis" style="width:6px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>