# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 2
attribute \top 1
attribute \src "dut.sv:1.1-17.10"
module \mem2reg_test1
  attribute \src "dut.sv:1.22-1.29"
  wire width 2 input 1 \in_addr
  attribute \src "dut.sv:1.31-1.38"
  wire width 4 input 2 \in_data
  attribute \src "dut.sv:1.40-1.48"
  wire width 2 input 3 \out_addr
  attribute \src "dut.sv:1.50-1.58"
  wire width 4 output 4 \out_data
  wire width 4 \memrd_array_DATA
  wire width 4 \memrd_array_DATA_8
  wire width 4 \memrd_array_DATA_1
  attribute \unused_bits "0 1 2 3"
  wire width 4 \memrd_array_DATA_7
  wire width 4 \memrd_array_DATA_2
  wire width 4 \memrd_array_DATA_6
  attribute \unused_bits "0 1 2 3"
  wire width 4 \memrd_array_DATA_3
  wire width 4 \memrd_array_DATA_5
  wire width 4 \memrd_array_DATA_4
  attribute \src "dut.sv:7.11-7.16"
  memory width 4 size 3 \array
  attribute \src "dut.sv:14.19-14.27"
  cell $memrd \memrd_array_8
    parameter \MEMID "\\array"
    parameter \ABITS 2
    parameter \WIDTH 4
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \TRANSPARENT 0
    connect \CLK 1'x
    connect \EN 1'1
    connect \ADDR \out_addr
    connect \DATA \memrd_array_DATA_8
  end
  connect \memrd_array_DATA_4 4'0000
  connect \memrd_array_DATA_5 4'0111
  connect \memrd_array_DATA_3 \in_data
  connect \memrd_array_DATA_6 4'1010
  connect \memrd_array_DATA_2 4'1010
  connect \memrd_array_DATA_7 \in_data
  connect \memrd_array_DATA_1 4'0111
  connect \memrd_array_DATA 4'0000
  connect \out_data \memrd_array_DATA_8
end
