[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Adder|Adder>io_res",
    "sources":[
      "~Adder|Adder>io_r_from_round",
      "~Adder|Adder>io_r_from_inp"
    ]
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  }
]