/* Generated by Yosys 0.9 (git sha1 1979e0b) */

module GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e(a_mux_sel, a_reg_en, b_mux_sel, b_reg_en, clk, is_a_lt_b, is_b_zero, req_rdy, req_val, reset, resp_rdy, resp_val);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  output [1:0] a_mux_sel;
  output a_reg_en;
  output b_mux_sel;
  output b_reg_en;
  input clk;
  wire \curr_state__0[0] ;
  wire \curr_state__0[1] ;
  input is_a_lt_b;
  input is_b_zero;
  wire \next_state__0[0] ;
  wire \next_state__0[1] ;
  output req_rdy;
  input req_val;
  input reset;
  input resp_rdy;
  output resp_val;
  NOR2_X1 _20_ (
    .A1(_05_),
    .A2(_06_),
    .ZN(_03_)
  );
  INV_X32 _21_ (
    .A(_06_),
    .ZN(_02_)
  );
  NOR2_X1 _22_ (
    .A1(_02_),
    .A2(_05_),
    .ZN(_19_)
  );
  INV_X32 _23_ (
    .A(_05_),
    .ZN(_09_)
  );
  NOR3_X1 _24_ (
    .A1(_09_),
    .A2(_06_),
    .A3(_07_),
    .ZN(_00_)
  );
  AND3_X4 _25_ (
    .A1(_02_),
    .A2(_05_),
    .A3(_07_),
    .ZN(_01_)
  );
  NOR2_X4 _26_ (
    .A1(_09_),
    .A2(_06_),
    .ZN(_10_)
  );
  INV_X8 _27_ (
    .A(_07_),
    .ZN(_11_)
  );
  AND3_X4 _28_ (
    .A1(_10_),
    .A2(_11_),
    .A3(_08_),
    .ZN(_12_)
  );
  NAND2_X1 _29_ (
    .A1(_02_),
    .A2(_17_),
    .ZN(_13_)
  );
  AOI21_X1 _30_ (
    .A(_12_),
    .B1(_09_),
    .B2(_13_),
    .ZN(_15_)
  );
  INV_X1 _31_ (
    .A(_12_),
    .ZN(_14_)
  );
  AOI22_X1 _32_ (
    .A1(_14_),
    .A2(_02_),
    .B1(_18_),
    .B2(_19_),
    .ZN(_16_)
  );
  AOI21_X1 _33_ (
    .A(_06_),
    .B1(_11_),
    .B2(_05_),
    .ZN(_04_)
  );
  BUF_X1 _34_ (
    .A(b_mux_sel),
    .Z(req_rdy)
  );
  BUF_X1 _35_ (
    .A(\curr_state__0[0] ),
    .Z(_05_)
  );
  BUF_X1 _36_ (
    .A(\curr_state__0[1] ),
    .Z(_06_)
  );
  BUF_X1 _37_ (
    .A(_03_),
    .Z(b_mux_sel)
  );
  BUF_X1 _38_ (
    .A(_19_),
    .Z(resp_val)
  );
  BUF_X1 _39_ (
    .A(is_a_lt_b),
    .Z(_07_)
  );
  BUF_X1 _40_ (
    .A(_00_),
    .Z(a_mux_sel[0])
  );
  BUF_X1 _41_ (
    .A(_01_),
    .Z(a_mux_sel[1])
  );
  BUF_X1 _42_ (
    .A(req_val),
    .Z(_17_)
  );
  BUF_X1 _43_ (
    .A(is_b_zero),
    .Z(_08_)
  );
  BUF_X1 _44_ (
    .A(resp_rdy),
    .Z(_18_)
  );
  BUF_X1 _45_ (
    .A(_15_),
    .Z(\next_state__0[0] )
  );
  BUF_X1 _46_ (
    .A(_16_),
    .Z(\next_state__0[1] )
  );
  BUF_X1 _47_ (
    .A(_04_),
    .Z(b_reg_en)
  );
  BUF_X1 _48_ (
    .A(_02_),
    .Z(a_reg_en)
  );
  RegRst_0x9f365fdf6c8998a state (
    .clk(clk),
    .in_({ \next_state__0[1] , \next_state__0[0]  }),
    .out({ \curr_state__0[1] , \curr_state__0[0]  }),
    .reset(reset)
  );
endmodule

module GcdUnitDpathRTL_0x4d0fc71ead8d3d9e(a_mux_sel, a_reg_en, b_mux_sel, b_reg_en, clk, is_a_lt_b, is_b_zero, req_msg_a, req_msg_b, reset, resp_msg);
  wire \a_lt_b$in0[0] ;
  wire \a_lt_b$in0[10] ;
  wire \a_lt_b$in0[11] ;
  wire \a_lt_b$in0[12] ;
  wire \a_lt_b$in0[13] ;
  wire \a_lt_b$in0[14] ;
  wire \a_lt_b$in0[15] ;
  wire \a_lt_b$in0[1] ;
  wire \a_lt_b$in0[2] ;
  wire \a_lt_b$in0[3] ;
  wire \a_lt_b$in0[4] ;
  wire \a_lt_b$in0[5] ;
  wire \a_lt_b$in0[6] ;
  wire \a_lt_b$in0[7] ;
  wire \a_lt_b$in0[8] ;
  wire \a_lt_b$in0[9] ;
  wire \a_lt_b$in1[0] ;
  wire \a_lt_b$in1[10] ;
  wire \a_lt_b$in1[11] ;
  wire \a_lt_b$in1[12] ;
  wire \a_lt_b$in1[13] ;
  wire \a_lt_b$in1[14] ;
  wire \a_lt_b$in1[15] ;
  wire \a_lt_b$in1[1] ;
  wire \a_lt_b$in1[2] ;
  wire \a_lt_b$in1[3] ;
  wire \a_lt_b$in1[4] ;
  wire \a_lt_b$in1[5] ;
  wire \a_lt_b$in1[6] ;
  wire \a_lt_b$in1[7] ;
  wire \a_lt_b$in1[8] ;
  wire \a_lt_b$in1[9] ;
  wire \a_mux$out[0] ;
  wire \a_mux$out[10] ;
  wire \a_mux$out[11] ;
  wire \a_mux$out[12] ;
  wire \a_mux$out[13] ;
  wire \a_mux$out[14] ;
  wire \a_mux$out[15] ;
  wire \a_mux$out[1] ;
  wire \a_mux$out[2] ;
  wire \a_mux$out[3] ;
  wire \a_mux$out[4] ;
  wire \a_mux$out[5] ;
  wire \a_mux$out[6] ;
  wire \a_mux$out[7] ;
  wire \a_mux$out[8] ;
  wire \a_mux$out[9] ;
  input [1:0] a_mux_sel;
  input a_reg_en;
  wire \b_mux$out[0] ;
  wire \b_mux$out[10] ;
  wire \b_mux$out[11] ;
  wire \b_mux$out[12] ;
  wire \b_mux$out[13] ;
  wire \b_mux$out[14] ;
  wire \b_mux$out[15] ;
  wire \b_mux$out[1] ;
  wire \b_mux$out[2] ;
  wire \b_mux$out[3] ;
  wire \b_mux$out[4] ;
  wire \b_mux$out[5] ;
  wire \b_mux$out[6] ;
  wire \b_mux$out[7] ;
  wire \b_mux$out[8] ;
  wire \b_mux$out[9] ;
  input b_mux_sel;
  input b_reg_en;
  input clk;
  output is_a_lt_b;
  output is_b_zero;
  input [15:0] req_msg_a;
  input [15:0] req_msg_b;
  input reset;
  output [15:0] resp_msg;
  LtComparator_0x422b1f52edd46a85 a_lt_b (
    .clk(clk),
    .in0({ \a_lt_b$in0[15] , \a_lt_b$in0[14] , \a_lt_b$in0[13] , \a_lt_b$in0[12] , \a_lt_b$in0[11] , \a_lt_b$in0[10] , \a_lt_b$in0[9] , \a_lt_b$in0[8] , \a_lt_b$in0[7] , \a_lt_b$in0[6] , \a_lt_b$in0[5] , \a_lt_b$in0[4] , \a_lt_b$in0[3] , \a_lt_b$in0[2] , \a_lt_b$in0[1] , \a_lt_b$in0[0]  }),
    .in1({ \a_lt_b$in1[15] , \a_lt_b$in1[14] , \a_lt_b$in1[13] , \a_lt_b$in1[12] , \a_lt_b$in1[11] , \a_lt_b$in1[10] , \a_lt_b$in1[9] , \a_lt_b$in1[8] , \a_lt_b$in1[7] , \a_lt_b$in1[6] , \a_lt_b$in1[5] , \a_lt_b$in1[4] , \a_lt_b$in1[3] , \a_lt_b$in1[2] , \a_lt_b$in1[1] , \a_lt_b$in1[0]  }),
    .out(is_a_lt_b),
    .reset(reset)
  );
  Mux_0x683fa1a418b072c9 a_mux (
    .clk(clk),
    .\in_$000 (req_msg_a),
    .\in_$001 (resp_msg),
    .\in_$002 ({ \a_lt_b$in1[15] , \a_lt_b$in1[14] , \a_lt_b$in1[13] , \a_lt_b$in1[12] , \a_lt_b$in1[11] , \a_lt_b$in1[10] , \a_lt_b$in1[9] , \a_lt_b$in1[8] , \a_lt_b$in1[7] , \a_lt_b$in1[6] , \a_lt_b$in1[5] , \a_lt_b$in1[4] , \a_lt_b$in1[3] , \a_lt_b$in1[2] , \a_lt_b$in1[1] , \a_lt_b$in1[0]  }),
    .out({ \a_mux$out[15] , \a_mux$out[14] , \a_mux$out[13] , \a_mux$out[12] , \a_mux$out[11] , \a_mux$out[10] , \a_mux$out[9] , \a_mux$out[8] , \a_mux$out[7] , \a_mux$out[6] , \a_mux$out[5] , \a_mux$out[4] , \a_mux$out[3] , \a_mux$out[2] , \a_mux$out[1] , \a_mux$out[0]  }),
    .reset(reset),
    .sel(a_mux_sel)
  );
  RegEn_0x68db79c4ec1d6e5b a_reg (
    .clk(clk),
    .en(a_reg_en),
    .in_({ \a_mux$out[15] , \a_mux$out[14] , \a_mux$out[13] , \a_mux$out[12] , \a_mux$out[11] , \a_mux$out[10] , \a_mux$out[9] , \a_mux$out[8] , \a_mux$out[7] , \a_mux$out[6] , \a_mux$out[5] , \a_mux$out[4] , \a_mux$out[3] , \a_mux$out[2] , \a_mux$out[1] , \a_mux$out[0]  }),
    .out({ \a_lt_b$in0[15] , \a_lt_b$in0[14] , \a_lt_b$in0[13] , \a_lt_b$in0[12] , \a_lt_b$in0[11] , \a_lt_b$in0[10] , \a_lt_b$in0[9] , \a_lt_b$in0[8] , \a_lt_b$in0[7] , \a_lt_b$in0[6] , \a_lt_b$in0[5] , \a_lt_b$in0[4] , \a_lt_b$in0[3] , \a_lt_b$in0[2] , \a_lt_b$in0[1] , \a_lt_b$in0[0]  }),
    .reset(reset)
  );
  Mux_0xdd6473406d1a99a b_mux (
    .clk(clk),
    .\in_$000 ({ \a_lt_b$in0[15] , \a_lt_b$in0[14] , \a_lt_b$in0[13] , \a_lt_b$in0[12] , \a_lt_b$in0[11] , \a_lt_b$in0[10] , \a_lt_b$in0[9] , \a_lt_b$in0[8] , \a_lt_b$in0[7] , \a_lt_b$in0[6] , \a_lt_b$in0[5] , \a_lt_b$in0[4] , \a_lt_b$in0[3] , \a_lt_b$in0[2] , \a_lt_b$in0[1] , \a_lt_b$in0[0]  }),
    .\in_$001 (req_msg_b),
    .out({ \b_mux$out[15] , \b_mux$out[14] , \b_mux$out[13] , \b_mux$out[12] , \b_mux$out[11] , \b_mux$out[10] , \b_mux$out[9] , \b_mux$out[8] , \b_mux$out[7] , \b_mux$out[6] , \b_mux$out[5] , \b_mux$out[4] , \b_mux$out[3] , \b_mux$out[2] , \b_mux$out[1] , \b_mux$out[0]  }),
    .reset(reset),
    .sel(b_mux_sel)
  );
  RegEn_0x68db79c4ec1d6e5b b_reg (
    .clk(clk),
    .en(b_reg_en),
    .in_({ \b_mux$out[15] , \b_mux$out[14] , \b_mux$out[13] , \b_mux$out[12] , \b_mux$out[11] , \b_mux$out[10] , \b_mux$out[9] , \b_mux$out[8] , \b_mux$out[7] , \b_mux$out[6] , \b_mux$out[5] , \b_mux$out[4] , \b_mux$out[3] , \b_mux$out[2] , \b_mux$out[1] , \b_mux$out[0]  }),
    .out({ \a_lt_b$in1[15] , \a_lt_b$in1[14] , \a_lt_b$in1[13] , \a_lt_b$in1[12] , \a_lt_b$in1[11] , \a_lt_b$in1[10] , \a_lt_b$in1[9] , \a_lt_b$in1[8] , \a_lt_b$in1[7] , \a_lt_b$in1[6] , \a_lt_b$in1[5] , \a_lt_b$in1[4] , \a_lt_b$in1[3] , \a_lt_b$in1[2] , \a_lt_b$in1[1] , \a_lt_b$in1[0]  }),
    .reset(reset)
  );
  ZeroComparator_0x422b1f52edd46a85 b_zero (
    .clk(clk),
    .in_({ \a_lt_b$in1[15] , \a_lt_b$in1[14] , \a_lt_b$in1[13] , \a_lt_b$in1[12] , \a_lt_b$in1[11] , \a_lt_b$in1[10] , \a_lt_b$in1[9] , \a_lt_b$in1[8] , \a_lt_b$in1[7] , \a_lt_b$in1[6] , \a_lt_b$in1[5] , \a_lt_b$in1[4] , \a_lt_b$in1[3] , \a_lt_b$in1[2] , \a_lt_b$in1[1] , \a_lt_b$in1[0]  }),
    .out(is_b_zero),
    .reset(reset)
  );
  Subtractor_0x422b1f52edd46a85 sub (
    .clk(clk),
    .in0({ \a_lt_b$in0[15] , \a_lt_b$in0[14] , \a_lt_b$in0[13] , \a_lt_b$in0[12] , \a_lt_b$in0[11] , \a_lt_b$in0[10] , \a_lt_b$in0[9] , \a_lt_b$in0[8] , \a_lt_b$in0[7] , \a_lt_b$in0[6] , \a_lt_b$in0[5] , \a_lt_b$in0[4] , \a_lt_b$in0[3] , \a_lt_b$in0[2] , \a_lt_b$in0[1] , \a_lt_b$in0[0]  }),
    .in1({ \a_lt_b$in1[15] , \a_lt_b$in1[14] , \a_lt_b$in1[13] , \a_lt_b$in1[12] , \a_lt_b$in1[11] , \a_lt_b$in1[10] , \a_lt_b$in1[9] , \a_lt_b$in1[8] , \a_lt_b$in1[7] , \a_lt_b$in1[6] , \a_lt_b$in1[5] , \a_lt_b$in1[4] , \a_lt_b$in1[3] , \a_lt_b$in1[2] , \a_lt_b$in1[1] , \a_lt_b$in1[0]  }),
    .out(resp_msg),
    .reset(reset)
  );
endmodule

module LtComparator_0x422b1f52edd46a85(clk, in0, in1, out, reset);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  input clk;
  input [15:0] in0;
  input [15:0] in1;
  output out;
  input reset;
  XNOR2_X2 _109_ (
    .A(_022_),
    .B(_006_),
    .ZN(_042_)
  );
  INV_X2 _110_ (
    .A(_042_),
    .ZN(_043_)
  );
  INV_X16 _111_ (
    .A(_021_),
    .ZN(_044_)
  );
  NOR2_X1 _112_ (
    .A1(_044_),
    .A2(_005_),
    .ZN(_045_)
  );
  AND2_X2 _113_ (
    .A1(_044_),
    .A2(_005_),
    .ZN(_046_)
  );
  NOR3_X2 _114_ (
    .A1(_043_),
    .A2(_045_),
    .A3(_046_),
    .ZN(_047_)
  );
  INV_X1 _115_ (
    .A(_003_),
    .ZN(_048_)
  );
  NAND2_X1 _116_ (
    .A1(_048_),
    .A2(_019_),
    .ZN(_049_)
  );
  INV_X1 _117_ (
    .A(_020_),
    .ZN(_050_)
  );
  OAI21_X1 _118_ (
    .A(_049_),
    .B1(_004_),
    .B2(_050_),
    .ZN(_051_)
  );
  NAND2_X1 _119_ (
    .A1(_050_),
    .A2(_004_),
    .ZN(_052_)
  );
  OAI21_X1 _120_ (
    .A(_052_),
    .B1(_019_),
    .B2(_048_),
    .ZN(_053_)
  );
  NOR2_X1 _121_ (
    .A1(_051_),
    .A2(_053_),
    .ZN(_054_)
  );
  AND2_X2 _122_ (
    .A1(_047_),
    .A2(_054_),
    .ZN(_055_)
  );
  INV_X32 _123_ (
    .A(_018_),
    .ZN(_056_)
  );
  NOR2_X4 _124_ (
    .A1(_056_),
    .A2(_002_),
    .ZN(_057_)
  );
  INV_X32 _125_ (
    .A(_017_),
    .ZN(_058_)
  );
  AOI21_X1 _126_ (
    .A(_057_),
    .B1(_058_),
    .B2(_001_),
    .ZN(_059_)
  );
  NOR2_X4 _127_ (
    .A1(_058_),
    .A2(_001_),
    .ZN(_060_)
  );
  AOI21_X1 _128_ (
    .A(_060_),
    .B1(_002_),
    .B2(_056_),
    .ZN(_061_)
  );
  AND2_X2 _129_ (
    .A1(_059_),
    .A2(_061_),
    .ZN(_062_)
  );
  XOR2_X1 _130_ (
    .A(_030_),
    .B(_014_),
    .Z(_063_)
  );
  INV_X32 _131_ (
    .A(_031_),
    .ZN(_064_)
  );
  NOR2_X1 _132_ (
    .A1(_064_),
    .A2(_015_),
    .ZN(_065_)
  );
  AND2_X1 _133_ (
    .A1(_064_),
    .A2(_015_),
    .ZN(_066_)
  );
  NOR3_X1 _134_ (
    .A1(_063_),
    .A2(_065_),
    .A3(_066_),
    .ZN(_067_)
  );
  AND3_X2 _135_ (
    .A1(_055_),
    .A2(_062_),
    .A3(_067_),
    .ZN(_068_)
  );
  XOR2_X1 _136_ (
    .A(_023_),
    .B(_007_),
    .Z(_069_)
  );
  INV_X1 _137_ (
    .A(_016_),
    .ZN(_070_)
  );
  AOI21_X1 _138_ (
    .A(_069_),
    .B1(_070_),
    .B2(_000_),
    .ZN(_071_)
  );
  OAI211_X2 _139_ (
    .A(_068_),
    .B(_071_),
    .C1(_070_),
    .C2(_000_),
    .ZN(_072_)
  );
  INV_X2 _140_ (
    .A(_013_),
    .ZN(_073_)
  );
  OR2_X4 _141_ (
    .A1(_073_),
    .A2(_029_),
    .ZN(_074_)
  );
  NAND2_X1 _142_ (
    .A1(_073_),
    .A2(_029_),
    .ZN(_075_)
  );
  INV_X2 _143_ (
    .A(_012_),
    .ZN(_076_)
  );
  OAI211_X2 _144_ (
    .A(_074_),
    .B(_075_),
    .C1(_028_),
    .C2(_076_),
    .ZN(_077_)
  );
  AOI21_X2 _145_ (
    .A(_077_),
    .B1(_028_),
    .B2(_076_),
    .ZN(_078_)
  );
  INV_X1 _146_ (
    .A(_011_),
    .ZN(_079_)
  );
  AND2_X1 _147_ (
    .A1(_079_),
    .A2(_027_),
    .ZN(_080_)
  );
  INV_X1 _148_ (
    .A(_010_),
    .ZN(_081_)
  );
  AND2_X1 _149_ (
    .A1(_081_),
    .A2(_026_),
    .ZN(_082_)
  );
  NOR2_X1 _150_ (
    .A1(_079_),
    .A2(_027_),
    .ZN(_083_)
  );
  NOR2_X1 _151_ (
    .A1(_081_),
    .A2(_026_),
    .ZN(_084_)
  );
  NOR4_X4 _152_ (
    .A1(_080_),
    .A2(_082_),
    .A3(_083_),
    .A4(_084_),
    .ZN(_085_)
  );
  XNOR2_X1 _153_ (
    .A(_025_),
    .B(_009_),
    .ZN(_086_)
  );
  XNOR2_X1 _154_ (
    .A(_024_),
    .B(_008_),
    .ZN(_087_)
  );
  AND2_X1 _155_ (
    .A1(_086_),
    .A2(_087_),
    .ZN(_088_)
  );
  NAND3_X1 _156_ (
    .A1(_078_),
    .A2(_085_),
    .A3(_088_),
    .ZN(_089_)
  );
  NOR2_X2 _157_ (
    .A1(_072_),
    .A2(_089_),
    .ZN(_090_)
  );
  INV_X2 _158_ (
    .A(_062_),
    .ZN(_091_)
  );
  INV_X1 _159_ (
    .A(_014_),
    .ZN(_092_)
  );
  AOI21_X4 _160_ (
    .A(_065_),
    .B1(_030_),
    .B2(_092_),
    .ZN(_093_)
  );
  NOR3_X2 _161_ (
    .A1(_091_),
    .A2(_093_),
    .A3(_066_),
    .ZN(_094_)
  );
  AOI211_X4 _162_ (
    .A(_001_),
    .B(_058_),
    .C1(_002_),
    .C2(_056_),
    .ZN(_095_)
  );
  OR3_X2 _163_ (
    .A1(_094_),
    .A2(_057_),
    .A3(_095_),
    .ZN(_096_)
  );
  AND2_X2 _164_ (
    .A1(_096_),
    .A2(_055_),
    .ZN(_097_)
  );
  INV_X1 _165_ (
    .A(_022_),
    .ZN(_098_)
  );
  NOR2_X1 _166_ (
    .A1(_098_),
    .A2(_006_),
    .ZN(_099_)
  );
  AND3_X1 _167_ (
    .A1(_047_),
    .A2(_051_),
    .A3(_052_),
    .ZN(_100_)
  );
  AND2_X1 _168_ (
    .A1(_042_),
    .A2(_045_),
    .ZN(_101_)
  );
  NOR4_X4 _169_ (
    .A1(_097_),
    .A2(_099_),
    .A3(_100_),
    .A4(_101_),
    .ZN(_102_)
  );
  AOI211_X2 _170_ (
    .A(_083_),
    .B(_077_),
    .C1(_028_),
    .C2(_076_),
    .ZN(_103_)
  );
  OAI21_X1 _171_ (
    .A(_103_),
    .B1(_080_),
    .B2(_082_),
    .ZN(_104_)
  );
  NAND4_X1 _172_ (
    .A1(_074_),
    .A2(_028_),
    .A3(_076_),
    .A4(_075_),
    .ZN(_105_)
  );
  NAND3_X1 _173_ (
    .A1(_104_),
    .A2(_075_),
    .A3(_105_),
    .ZN(_106_)
  );
  NAND2_X1 _174_ (
    .A1(_078_),
    .A2(_085_),
    .ZN(_107_)
  );
  INV_X1 _175_ (
    .A(_007_),
    .ZN(_032_)
  );
  AND2_X1 _176_ (
    .A1(_032_),
    .A2(_023_),
    .ZN(_033_)
  );
  OAI21_X1 _177_ (
    .A(_088_),
    .B1(_071_),
    .B2(_033_),
    .ZN(_034_)
  );
  INV_X1 _178_ (
    .A(_024_),
    .ZN(_035_)
  );
  NOR2_X1 _179_ (
    .A1(_035_),
    .A2(_008_),
    .ZN(_036_)
  );
  AND2_X1 _180_ (
    .A1(_086_),
    .A2(_036_),
    .ZN(_037_)
  );
  INV_X1 _181_ (
    .A(_009_),
    .ZN(_038_)
  );
  AOI21_X1 _182_ (
    .A(_037_),
    .B1(_025_),
    .B2(_038_),
    .ZN(_039_)
  );
  AOI21_X2 _183_ (
    .A(_107_),
    .B1(_034_),
    .B2(_039_),
    .ZN(_040_)
  );
  OAI21_X1 _184_ (
    .A(_068_),
    .B1(_106_),
    .B2(_040_),
    .ZN(_041_)
  );
  AOI21_X1 _185_ (
    .A(_090_),
    .B1(_102_),
    .B2(_041_),
    .ZN(_108_)
  );
  BUF_X1 _186_ (
    .A(in1[14]),
    .Z(_021_)
  );
  BUF_X1 _187_ (
    .A(in0[14]),
    .Z(_005_)
  );
  BUF_X1 _188_ (
    .A(in0[13]),
    .Z(_004_)
  );
  BUF_X1 _189_ (
    .A(in1[13]),
    .Z(_020_)
  );
  BUF_X1 _190_ (
    .A(in1[12]),
    .Z(_019_)
  );
  BUF_X1 _191_ (
    .A(in0[12]),
    .Z(_003_)
  );
  BUF_X1 _192_ (
    .A(in0[11]),
    .Z(_002_)
  );
  BUF_X1 _193_ (
    .A(in1[11]),
    .Z(_018_)
  );
  BUF_X1 _194_ (
    .A(in1[10]),
    .Z(_017_)
  );
  BUF_X1 _195_ (
    .A(in0[10]),
    .Z(_001_)
  );
  BUF_X1 _196_ (
    .A(in0[9]),
    .Z(_015_)
  );
  BUF_X1 _197_ (
    .A(in1[9]),
    .Z(_031_)
  );
  BUF_X1 _198_ (
    .A(in1[8]),
    .Z(_030_)
  );
  BUF_X1 _199_ (
    .A(in0[8]),
    .Z(_014_)
  );
  BUF_X1 _200_ (
    .A(in1[7]),
    .Z(_029_)
  );
  BUF_X1 _201_ (
    .A(in0[7]),
    .Z(_013_)
  );
  BUF_X1 _202_ (
    .A(in1[6]),
    .Z(_028_)
  );
  BUF_X1 _203_ (
    .A(in0[6]),
    .Z(_012_)
  );
  BUF_X1 _204_ (
    .A(in0[5]),
    .Z(_011_)
  );
  BUF_X1 _205_ (
    .A(in1[5]),
    .Z(_027_)
  );
  BUF_X1 _206_ (
    .A(in1[4]),
    .Z(_026_)
  );
  BUF_X1 _207_ (
    .A(in0[4]),
    .Z(_010_)
  );
  BUF_X1 _208_ (
    .A(in1[3]),
    .Z(_025_)
  );
  BUF_X1 _209_ (
    .A(in0[3]),
    .Z(_009_)
  );
  BUF_X1 _210_ (
    .A(in1[2]),
    .Z(_024_)
  );
  BUF_X1 _211_ (
    .A(in0[2]),
    .Z(_008_)
  );
  BUF_X1 _212_ (
    .A(in1[1]),
    .Z(_023_)
  );
  BUF_X1 _213_ (
    .A(in0[1]),
    .Z(_007_)
  );
  BUF_X1 _214_ (
    .A(in1[0]),
    .Z(_016_)
  );
  BUF_X1 _215_ (
    .A(in0[0]),
    .Z(_000_)
  );
  BUF_X1 _216_ (
    .A(_108_),
    .Z(out)
  );
  BUF_X1 _217_ (
    .A(in1[15]),
    .Z(_022_)
  );
  BUF_X1 _218_ (
    .A(in0[15]),
    .Z(_006_)
  );
endmodule

module Mux_0x683fa1a418b072c9(clk, \in_$000 , \in_$001 , \in_$002 , out, reset, sel);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  input clk;
  input [15:0] \in_$000 ;
  input [15:0] \in_$001 ;
  input [15:0] \in_$002 ;
  output [15:0] out;
  input reset;
  input [1:0] sel;
  INV_X32 _105_ (
    .A(_104_),
    .ZN(_062_)
  );
  AND2_X2 _106_ (
    .A1(_062_),
    .A2(_103_),
    .ZN(_063_)
  );
  BUF_X8 _107_ (
    .A(_063_),
    .Z(_064_)
  );
  NOR2_X4 _108_ (
    .A1(_062_),
    .A2(_103_),
    .ZN(_065_)
  );
  BUF_X4 _109_ (
    .A(_065_),
    .Z(_066_)
  );
  AOI22_X1 _110_ (
    .A1(_064_),
    .A2(_016_),
    .B1(_066_),
    .B2(_032_),
    .ZN(_067_)
  );
  XNOR2_X2 _111_ (
    .A(_103_),
    .B(_104_),
    .ZN(_068_)
  );
  BUF_X4 _112_ (
    .A(_068_),
    .Z(_069_)
  );
  NAND2_X1 _113_ (
    .A1(_069_),
    .A2(_000_),
    .ZN(_070_)
  );
  NAND2_X1 _114_ (
    .A1(_067_),
    .A2(_070_),
    .ZN(_087_)
  );
  AOI22_X1 _115_ (
    .A1(_064_),
    .A2(_023_),
    .B1(_066_),
    .B2(_039_),
    .ZN(_071_)
  );
  NAND2_X1 _116_ (
    .A1(_069_),
    .A2(_007_),
    .ZN(_072_)
  );
  NAND2_X1 _117_ (
    .A1(_071_),
    .A2(_072_),
    .ZN(_094_)
  );
  AOI22_X1 _118_ (
    .A1(_064_),
    .A2(_024_),
    .B1(_066_),
    .B2(_040_),
    .ZN(_073_)
  );
  NAND2_X1 _119_ (
    .A1(_069_),
    .A2(_008_),
    .ZN(_074_)
  );
  NAND2_X1 _120_ (
    .A1(_073_),
    .A2(_074_),
    .ZN(_095_)
  );
  AOI22_X1 _121_ (
    .A1(_064_),
    .A2(_025_),
    .B1(_066_),
    .B2(_041_),
    .ZN(_075_)
  );
  NAND2_X1 _122_ (
    .A1(_069_),
    .A2(_009_),
    .ZN(_076_)
  );
  NAND2_X1 _123_ (
    .A1(_075_),
    .A2(_076_),
    .ZN(_096_)
  );
  AOI22_X1 _124_ (
    .A1(_064_),
    .A2(_026_),
    .B1(_066_),
    .B2(_042_),
    .ZN(_077_)
  );
  NAND2_X1 _125_ (
    .A1(_069_),
    .A2(_010_),
    .ZN(_078_)
  );
  NAND2_X1 _126_ (
    .A1(_077_),
    .A2(_078_),
    .ZN(_097_)
  );
  AOI22_X1 _127_ (
    .A1(_064_),
    .A2(_027_),
    .B1(_066_),
    .B2(_043_),
    .ZN(_079_)
  );
  NAND2_X1 _128_ (
    .A1(_069_),
    .A2(_011_),
    .ZN(_080_)
  );
  NAND2_X1 _129_ (
    .A1(_079_),
    .A2(_080_),
    .ZN(_098_)
  );
  AOI22_X1 _130_ (
    .A1(_064_),
    .A2(_028_),
    .B1(_066_),
    .B2(_044_),
    .ZN(_081_)
  );
  NAND2_X1 _131_ (
    .A1(_069_),
    .A2(_012_),
    .ZN(_082_)
  );
  NAND2_X1 _132_ (
    .A1(_081_),
    .A2(_082_),
    .ZN(_099_)
  );
  AOI22_X1 _133_ (
    .A1(_064_),
    .A2(_029_),
    .B1(_066_),
    .B2(_045_),
    .ZN(_083_)
  );
  NAND2_X1 _134_ (
    .A1(_069_),
    .A2(_013_),
    .ZN(_084_)
  );
  NAND2_X1 _135_ (
    .A1(_083_),
    .A2(_084_),
    .ZN(_100_)
  );
  AOI22_X1 _136_ (
    .A1(_064_),
    .A2(_030_),
    .B1(_066_),
    .B2(_046_),
    .ZN(_085_)
  );
  NAND2_X1 _137_ (
    .A1(_069_),
    .A2(_014_),
    .ZN(_086_)
  );
  NAND2_X1 _138_ (
    .A1(_085_),
    .A2(_086_),
    .ZN(_101_)
  );
  AOI22_X1 _139_ (
    .A1(_064_),
    .A2(_031_),
    .B1(_066_),
    .B2(_047_),
    .ZN(_048_)
  );
  NAND2_X2 _140_ (
    .A1(_069_),
    .A2(_015_),
    .ZN(_049_)
  );
  NAND2_X1 _141_ (
    .A1(_048_),
    .A2(_049_),
    .ZN(_102_)
  );
  AOI22_X1 _142_ (
    .A1(_063_),
    .A2(_017_),
    .B1(_065_),
    .B2(_033_),
    .ZN(_050_)
  );
  NAND2_X1 _143_ (
    .A1(_068_),
    .A2(_001_),
    .ZN(_051_)
  );
  NAND2_X1 _144_ (
    .A1(_050_),
    .A2(_051_),
    .ZN(_088_)
  );
  AOI22_X1 _145_ (
    .A1(_063_),
    .A2(_018_),
    .B1(_065_),
    .B2(_034_),
    .ZN(_052_)
  );
  NAND2_X1 _146_ (
    .A1(_068_),
    .A2(_002_),
    .ZN(_053_)
  );
  NAND2_X1 _147_ (
    .A1(_052_),
    .A2(_053_),
    .ZN(_089_)
  );
  AOI22_X1 _148_ (
    .A1(_063_),
    .A2(_019_),
    .B1(_065_),
    .B2(_035_),
    .ZN(_054_)
  );
  NAND2_X1 _149_ (
    .A1(_068_),
    .A2(_003_),
    .ZN(_055_)
  );
  NAND2_X1 _150_ (
    .A1(_054_),
    .A2(_055_),
    .ZN(_090_)
  );
  AOI22_X1 _151_ (
    .A1(_063_),
    .A2(_020_),
    .B1(_065_),
    .B2(_036_),
    .ZN(_056_)
  );
  NAND2_X1 _152_ (
    .A1(_068_),
    .A2(_004_),
    .ZN(_057_)
  );
  NAND2_X1 _153_ (
    .A1(_056_),
    .A2(_057_),
    .ZN(_091_)
  );
  AOI22_X1 _154_ (
    .A1(_063_),
    .A2(_021_),
    .B1(_065_),
    .B2(_037_),
    .ZN(_058_)
  );
  NAND2_X1 _155_ (
    .A1(_068_),
    .A2(_005_),
    .ZN(_059_)
  );
  NAND2_X1 _156_ (
    .A1(_058_),
    .A2(_059_),
    .ZN(_092_)
  );
  AOI22_X1 _157_ (
    .A1(_063_),
    .A2(_022_),
    .B1(_065_),
    .B2(_038_),
    .ZN(_060_)
  );
  NAND2_X1 _158_ (
    .A1(_068_),
    .A2(_006_),
    .ZN(_061_)
  );
  NAND2_X1 _159_ (
    .A1(_060_),
    .A2(_061_),
    .ZN(_093_)
  );
  BUF_X1 _160_ (
    .A(sel[0]),
    .Z(_103_)
  );
  BUF_X1 _161_ (
    .A(sel[1]),
    .Z(_104_)
  );
  BUF_X1 _162_ (
    .A(\in_$001 [0]),
    .Z(_016_)
  );
  BUF_X1 _163_ (
    .A(\in_$002 [0]),
    .Z(_032_)
  );
  BUF_X1 _164_ (
    .A(\in_$000 [0]),
    .Z(_000_)
  );
  BUF_X1 _165_ (
    .A(_087_),
    .Z(out[0])
  );
  BUF_X1 _166_ (
    .A(\in_$001 [1]),
    .Z(_023_)
  );
  BUF_X1 _167_ (
    .A(\in_$002 [1]),
    .Z(_039_)
  );
  BUF_X1 _168_ (
    .A(\in_$000 [1]),
    .Z(_007_)
  );
  BUF_X1 _169_ (
    .A(_094_),
    .Z(out[1])
  );
  BUF_X1 _170_ (
    .A(\in_$001 [2]),
    .Z(_024_)
  );
  BUF_X1 _171_ (
    .A(\in_$002 [2]),
    .Z(_040_)
  );
  BUF_X1 _172_ (
    .A(\in_$000 [2]),
    .Z(_008_)
  );
  BUF_X1 _173_ (
    .A(_095_),
    .Z(out[2])
  );
  BUF_X1 _174_ (
    .A(\in_$001 [3]),
    .Z(_025_)
  );
  BUF_X1 _175_ (
    .A(\in_$002 [3]),
    .Z(_041_)
  );
  BUF_X1 _176_ (
    .A(\in_$000 [3]),
    .Z(_009_)
  );
  BUF_X1 _177_ (
    .A(_096_),
    .Z(out[3])
  );
  BUF_X1 _178_ (
    .A(\in_$001 [4]),
    .Z(_026_)
  );
  BUF_X1 _179_ (
    .A(\in_$002 [4]),
    .Z(_042_)
  );
  BUF_X1 _180_ (
    .A(\in_$000 [4]),
    .Z(_010_)
  );
  BUF_X1 _181_ (
    .A(_097_),
    .Z(out[4])
  );
  BUF_X1 _182_ (
    .A(\in_$001 [5]),
    .Z(_027_)
  );
  BUF_X1 _183_ (
    .A(\in_$002 [5]),
    .Z(_043_)
  );
  BUF_X1 _184_ (
    .A(\in_$000 [5]),
    .Z(_011_)
  );
  BUF_X1 _185_ (
    .A(_098_),
    .Z(out[5])
  );
  BUF_X1 _186_ (
    .A(\in_$001 [6]),
    .Z(_028_)
  );
  BUF_X1 _187_ (
    .A(\in_$002 [6]),
    .Z(_044_)
  );
  BUF_X1 _188_ (
    .A(\in_$000 [6]),
    .Z(_012_)
  );
  BUF_X1 _189_ (
    .A(_099_),
    .Z(out[6])
  );
  BUF_X1 _190_ (
    .A(\in_$001 [7]),
    .Z(_029_)
  );
  BUF_X1 _191_ (
    .A(\in_$002 [7]),
    .Z(_045_)
  );
  BUF_X1 _192_ (
    .A(\in_$000 [7]),
    .Z(_013_)
  );
  BUF_X1 _193_ (
    .A(_100_),
    .Z(out[7])
  );
  BUF_X1 _194_ (
    .A(\in_$001 [8]),
    .Z(_030_)
  );
  BUF_X1 _195_ (
    .A(\in_$002 [8]),
    .Z(_046_)
  );
  BUF_X1 _196_ (
    .A(\in_$000 [8]),
    .Z(_014_)
  );
  BUF_X1 _197_ (
    .A(_101_),
    .Z(out[8])
  );
  BUF_X1 _198_ (
    .A(\in_$001 [9]),
    .Z(_031_)
  );
  BUF_X1 _199_ (
    .A(\in_$002 [9]),
    .Z(_047_)
  );
  BUF_X1 _200_ (
    .A(\in_$000 [9]),
    .Z(_015_)
  );
  BUF_X1 _201_ (
    .A(_102_),
    .Z(out[9])
  );
  BUF_X1 _202_ (
    .A(\in_$001 [10]),
    .Z(_017_)
  );
  BUF_X1 _203_ (
    .A(\in_$002 [10]),
    .Z(_033_)
  );
  BUF_X1 _204_ (
    .A(\in_$000 [10]),
    .Z(_001_)
  );
  BUF_X1 _205_ (
    .A(_088_),
    .Z(out[10])
  );
  BUF_X1 _206_ (
    .A(\in_$001 [11]),
    .Z(_018_)
  );
  BUF_X1 _207_ (
    .A(\in_$002 [11]),
    .Z(_034_)
  );
  BUF_X1 _208_ (
    .A(\in_$000 [11]),
    .Z(_002_)
  );
  BUF_X1 _209_ (
    .A(_089_),
    .Z(out[11])
  );
  BUF_X1 _210_ (
    .A(\in_$001 [12]),
    .Z(_019_)
  );
  BUF_X1 _211_ (
    .A(\in_$002 [12]),
    .Z(_035_)
  );
  BUF_X1 _212_ (
    .A(\in_$000 [12]),
    .Z(_003_)
  );
  BUF_X1 _213_ (
    .A(_090_),
    .Z(out[12])
  );
  BUF_X1 _214_ (
    .A(\in_$001 [13]),
    .Z(_020_)
  );
  BUF_X1 _215_ (
    .A(\in_$002 [13]),
    .Z(_036_)
  );
  BUF_X1 _216_ (
    .A(\in_$000 [13]),
    .Z(_004_)
  );
  BUF_X1 _217_ (
    .A(_091_),
    .Z(out[13])
  );
  BUF_X1 _218_ (
    .A(\in_$001 [14]),
    .Z(_021_)
  );
  BUF_X1 _219_ (
    .A(\in_$002 [14]),
    .Z(_037_)
  );
  BUF_X1 _220_ (
    .A(\in_$000 [14]),
    .Z(_005_)
  );
  BUF_X1 _221_ (
    .A(_092_),
    .Z(out[14])
  );
  BUF_X1 _222_ (
    .A(\in_$001 [15]),
    .Z(_022_)
  );
  BUF_X1 _223_ (
    .A(\in_$002 [15]),
    .Z(_038_)
  );
  BUF_X1 _224_ (
    .A(\in_$000 [15]),
    .Z(_006_)
  );
  BUF_X1 _225_ (
    .A(_093_),
    .Z(out[15])
  );
endmodule

module Mux_0xdd6473406d1a99a(clk, \in_$000 , \in_$001 , out, reset, sel);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  input clk;
  input [15:0] \in_$000 ;
  input [15:0] \in_$001 ;
  output [15:0] out;
  input reset;
  input sel;
  MUX2_X1 _049_ (
    .A(_000_),
    .B(_016_),
    .S(_048_),
    .Z(_032_)
  );
  MUX2_X1 _050_ (
    .A(_007_),
    .B(_023_),
    .S(_048_),
    .Z(_039_)
  );
  MUX2_X1 _051_ (
    .A(_008_),
    .B(_024_),
    .S(_048_),
    .Z(_040_)
  );
  MUX2_X1 _052_ (
    .A(_009_),
    .B(_025_),
    .S(_048_),
    .Z(_041_)
  );
  MUX2_X1 _053_ (
    .A(_010_),
    .B(_026_),
    .S(_048_),
    .Z(_042_)
  );
  MUX2_X1 _054_ (
    .A(_011_),
    .B(_027_),
    .S(_048_),
    .Z(_043_)
  );
  MUX2_X1 _055_ (
    .A(_012_),
    .B(_028_),
    .S(_048_),
    .Z(_044_)
  );
  MUX2_X1 _056_ (
    .A(_013_),
    .B(_029_),
    .S(_048_),
    .Z(_045_)
  );
  MUX2_X1 _057_ (
    .A(_014_),
    .B(_030_),
    .S(_048_),
    .Z(_046_)
  );
  MUX2_X1 _058_ (
    .A(_015_),
    .B(_031_),
    .S(_048_),
    .Z(_047_)
  );
  MUX2_X1 _059_ (
    .A(_001_),
    .B(_017_),
    .S(_048_),
    .Z(_033_)
  );
  MUX2_X1 _060_ (
    .A(_002_),
    .B(_018_),
    .S(_048_),
    .Z(_034_)
  );
  MUX2_X1 _061_ (
    .A(_003_),
    .B(_019_),
    .S(_048_),
    .Z(_035_)
  );
  MUX2_X1 _062_ (
    .A(_004_),
    .B(_020_),
    .S(_048_),
    .Z(_036_)
  );
  MUX2_X1 _063_ (
    .A(_005_),
    .B(_021_),
    .S(_048_),
    .Z(_037_)
  );
  MUX2_X1 _064_ (
    .A(_006_),
    .B(_022_),
    .S(_048_),
    .Z(_038_)
  );
  BUF_X1 _065_ (
    .A(\in_$000 [0]),
    .Z(_000_)
  );
  BUF_X1 _066_ (
    .A(\in_$001 [0]),
    .Z(_016_)
  );
  BUF_X1 _067_ (
    .A(sel),
    .Z(_048_)
  );
  BUF_X1 _068_ (
    .A(_032_),
    .Z(out[0])
  );
  BUF_X1 _069_ (
    .A(\in_$000 [1]),
    .Z(_007_)
  );
  BUF_X1 _070_ (
    .A(\in_$001 [1]),
    .Z(_023_)
  );
  BUF_X1 _071_ (
    .A(_039_),
    .Z(out[1])
  );
  BUF_X1 _072_ (
    .A(\in_$000 [2]),
    .Z(_008_)
  );
  BUF_X1 _073_ (
    .A(\in_$001 [2]),
    .Z(_024_)
  );
  BUF_X1 _074_ (
    .A(_040_),
    .Z(out[2])
  );
  BUF_X1 _075_ (
    .A(\in_$000 [3]),
    .Z(_009_)
  );
  BUF_X1 _076_ (
    .A(\in_$001 [3]),
    .Z(_025_)
  );
  BUF_X1 _077_ (
    .A(_041_),
    .Z(out[3])
  );
  BUF_X1 _078_ (
    .A(\in_$000 [4]),
    .Z(_010_)
  );
  BUF_X1 _079_ (
    .A(\in_$001 [4]),
    .Z(_026_)
  );
  BUF_X1 _080_ (
    .A(_042_),
    .Z(out[4])
  );
  BUF_X1 _081_ (
    .A(\in_$000 [5]),
    .Z(_011_)
  );
  BUF_X1 _082_ (
    .A(\in_$001 [5]),
    .Z(_027_)
  );
  BUF_X1 _083_ (
    .A(_043_),
    .Z(out[5])
  );
  BUF_X1 _084_ (
    .A(\in_$000 [6]),
    .Z(_012_)
  );
  BUF_X1 _085_ (
    .A(\in_$001 [6]),
    .Z(_028_)
  );
  BUF_X1 _086_ (
    .A(_044_),
    .Z(out[6])
  );
  BUF_X1 _087_ (
    .A(\in_$000 [7]),
    .Z(_013_)
  );
  BUF_X1 _088_ (
    .A(\in_$001 [7]),
    .Z(_029_)
  );
  BUF_X1 _089_ (
    .A(_045_),
    .Z(out[7])
  );
  BUF_X1 _090_ (
    .A(\in_$000 [8]),
    .Z(_014_)
  );
  BUF_X1 _091_ (
    .A(\in_$001 [8]),
    .Z(_030_)
  );
  BUF_X1 _092_ (
    .A(_046_),
    .Z(out[8])
  );
  BUF_X1 _093_ (
    .A(\in_$000 [9]),
    .Z(_015_)
  );
  BUF_X1 _094_ (
    .A(\in_$001 [9]),
    .Z(_031_)
  );
  BUF_X1 _095_ (
    .A(_047_),
    .Z(out[9])
  );
  BUF_X1 _096_ (
    .A(\in_$000 [10]),
    .Z(_001_)
  );
  BUF_X1 _097_ (
    .A(\in_$001 [10]),
    .Z(_017_)
  );
  BUF_X1 _098_ (
    .A(_033_),
    .Z(out[10])
  );
  BUF_X1 _099_ (
    .A(\in_$000 [11]),
    .Z(_002_)
  );
  BUF_X1 _100_ (
    .A(\in_$001 [11]),
    .Z(_018_)
  );
  BUF_X1 _101_ (
    .A(_034_),
    .Z(out[11])
  );
  BUF_X1 _102_ (
    .A(\in_$000 [12]),
    .Z(_003_)
  );
  BUF_X1 _103_ (
    .A(\in_$001 [12]),
    .Z(_019_)
  );
  BUF_X1 _104_ (
    .A(_035_),
    .Z(out[12])
  );
  BUF_X1 _105_ (
    .A(\in_$000 [13]),
    .Z(_004_)
  );
  BUF_X1 _106_ (
    .A(\in_$001 [13]),
    .Z(_020_)
  );
  BUF_X1 _107_ (
    .A(_036_),
    .Z(out[13])
  );
  BUF_X1 _108_ (
    .A(\in_$000 [14]),
    .Z(_005_)
  );
  BUF_X1 _109_ (
    .A(\in_$001 [14]),
    .Z(_021_)
  );
  BUF_X1 _110_ (
    .A(_037_),
    .Z(out[14])
  );
  BUF_X1 _111_ (
    .A(\in_$000 [15]),
    .Z(_006_)
  );
  BUF_X1 _112_ (
    .A(\in_$001 [15]),
    .Z(_022_)
  );
  BUF_X1 _113_ (
    .A(_038_),
    .Z(out[15])
  );
endmodule

module RegEn_0x68db79c4ec1d6e5b(clk, en, in_, out, reset);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  input clk;
  input en;
  input [15:0] in_;
  output [15:0] out;
  input reset;
  MUX2_X1 _081_ (
    .A(_049_),
    .B(_033_),
    .S(_032_),
    .Z(_016_)
  );
  MUX2_X1 _082_ (
    .A(_056_),
    .B(_040_),
    .S(_032_),
    .Z(_023_)
  );
  MUX2_X1 _083_ (
    .A(_057_),
    .B(_041_),
    .S(_032_),
    .Z(_024_)
  );
  MUX2_X1 _084_ (
    .A(_058_),
    .B(_042_),
    .S(_032_),
    .Z(_025_)
  );
  MUX2_X1 _085_ (
    .A(_059_),
    .B(_043_),
    .S(_032_),
    .Z(_026_)
  );
  MUX2_X1 _086_ (
    .A(_060_),
    .B(_044_),
    .S(_032_),
    .Z(_027_)
  );
  MUX2_X1 _087_ (
    .A(_061_),
    .B(_045_),
    .S(_032_),
    .Z(_028_)
  );
  MUX2_X1 _088_ (
    .A(_062_),
    .B(_046_),
    .S(_032_),
    .Z(_029_)
  );
  MUX2_X1 _089_ (
    .A(_063_),
    .B(_047_),
    .S(_032_),
    .Z(_030_)
  );
  MUX2_X1 _090_ (
    .A(_064_),
    .B(_048_),
    .S(_032_),
    .Z(_031_)
  );
  MUX2_X1 _091_ (
    .A(_050_),
    .B(_034_),
    .S(_032_),
    .Z(_017_)
  );
  MUX2_X1 _092_ (
    .A(_051_),
    .B(_035_),
    .S(_032_),
    .Z(_018_)
  );
  MUX2_X1 _093_ (
    .A(_052_),
    .B(_036_),
    .S(_032_),
    .Z(_019_)
  );
  MUX2_X1 _094_ (
    .A(_053_),
    .B(_037_),
    .S(_032_),
    .Z(_020_)
  );
  MUX2_X1 _095_ (
    .A(_054_),
    .B(_038_),
    .S(_032_),
    .Z(_021_)
  );
  MUX2_X1 _096_ (
    .A(_055_),
    .B(_039_),
    .S(_032_),
    .Z(_022_)
  );
  BUF_X1 _097_ (
    .A(out[0]),
    .Z(_049_)
  );
  BUF_X1 _098_ (
    .A(in_[0]),
    .Z(_033_)
  );
  BUF_X1 _099_ (
    .A(en),
    .Z(_032_)
  );
  BUF_X1 _100_ (
    .A(_016_),
    .Z(_000_)
  );
  BUF_X1 _101_ (
    .A(out[1]),
    .Z(_056_)
  );
  BUF_X1 _102_ (
    .A(in_[1]),
    .Z(_040_)
  );
  BUF_X1 _103_ (
    .A(_023_),
    .Z(_007_)
  );
  BUF_X1 _104_ (
    .A(out[2]),
    .Z(_057_)
  );
  BUF_X1 _105_ (
    .A(in_[2]),
    .Z(_041_)
  );
  BUF_X1 _106_ (
    .A(_024_),
    .Z(_008_)
  );
  BUF_X1 _107_ (
    .A(out[3]),
    .Z(_058_)
  );
  BUF_X1 _108_ (
    .A(in_[3]),
    .Z(_042_)
  );
  BUF_X1 _109_ (
    .A(_025_),
    .Z(_009_)
  );
  BUF_X1 _110_ (
    .A(out[4]),
    .Z(_059_)
  );
  BUF_X1 _111_ (
    .A(in_[4]),
    .Z(_043_)
  );
  BUF_X1 _112_ (
    .A(_026_),
    .Z(_010_)
  );
  BUF_X1 _113_ (
    .A(out[5]),
    .Z(_060_)
  );
  BUF_X1 _114_ (
    .A(in_[5]),
    .Z(_044_)
  );
  BUF_X1 _115_ (
    .A(_027_),
    .Z(_011_)
  );
  BUF_X1 _116_ (
    .A(out[6]),
    .Z(_061_)
  );
  BUF_X1 _117_ (
    .A(in_[6]),
    .Z(_045_)
  );
  BUF_X1 _118_ (
    .A(_028_),
    .Z(_012_)
  );
  BUF_X1 _119_ (
    .A(out[7]),
    .Z(_062_)
  );
  BUF_X1 _120_ (
    .A(in_[7]),
    .Z(_046_)
  );
  BUF_X1 _121_ (
    .A(_029_),
    .Z(_013_)
  );
  BUF_X1 _122_ (
    .A(out[8]),
    .Z(_063_)
  );
  BUF_X1 _123_ (
    .A(in_[8]),
    .Z(_047_)
  );
  BUF_X1 _124_ (
    .A(_030_),
    .Z(_014_)
  );
  BUF_X1 _125_ (
    .A(out[9]),
    .Z(_064_)
  );
  BUF_X1 _126_ (
    .A(in_[9]),
    .Z(_048_)
  );
  BUF_X1 _127_ (
    .A(_031_),
    .Z(_015_)
  );
  BUF_X1 _128_ (
    .A(out[10]),
    .Z(_050_)
  );
  BUF_X1 _129_ (
    .A(in_[10]),
    .Z(_034_)
  );
  BUF_X1 _130_ (
    .A(_017_),
    .Z(_001_)
  );
  BUF_X1 _131_ (
    .A(out[11]),
    .Z(_051_)
  );
  BUF_X1 _132_ (
    .A(in_[11]),
    .Z(_035_)
  );
  BUF_X1 _133_ (
    .A(_018_),
    .Z(_002_)
  );
  BUF_X1 _134_ (
    .A(out[12]),
    .Z(_052_)
  );
  BUF_X1 _135_ (
    .A(in_[12]),
    .Z(_036_)
  );
  BUF_X1 _136_ (
    .A(_019_),
    .Z(_003_)
  );
  BUF_X1 _137_ (
    .A(out[13]),
    .Z(_053_)
  );
  BUF_X1 _138_ (
    .A(in_[13]),
    .Z(_037_)
  );
  BUF_X1 _139_ (
    .A(_020_),
    .Z(_004_)
  );
  BUF_X1 _140_ (
    .A(out[14]),
    .Z(_054_)
  );
  BUF_X1 _141_ (
    .A(in_[14]),
    .Z(_038_)
  );
  BUF_X1 _142_ (
    .A(_021_),
    .Z(_005_)
  );
  BUF_X1 _143_ (
    .A(out[15]),
    .Z(_055_)
  );
  BUF_X1 _144_ (
    .A(in_[15]),
    .Z(_039_)
  );
  BUF_X1 _145_ (
    .A(_022_),
    .Z(_006_)
  );
  DFF_X1 _146_ (
    .CK(clk),
    .D(_000_),
    .Q(out[0]),
    .QN(_065_)
  );
  DFF_X1 _147_ (
    .CK(clk),
    .D(_007_),
    .Q(out[1]),
    .QN(_066_)
  );
  DFF_X1 _148_ (
    .CK(clk),
    .D(_008_),
    .Q(out[2]),
    .QN(_067_)
  );
  DFF_X1 _149_ (
    .CK(clk),
    .D(_009_),
    .Q(out[3]),
    .QN(_068_)
  );
  DFF_X1 _150_ (
    .CK(clk),
    .D(_010_),
    .Q(out[4]),
    .QN(_069_)
  );
  DFF_X1 _151_ (
    .CK(clk),
    .D(_011_),
    .Q(out[5]),
    .QN(_070_)
  );
  DFF_X1 _152_ (
    .CK(clk),
    .D(_012_),
    .Q(out[6]),
    .QN(_071_)
  );
  DFF_X1 _153_ (
    .CK(clk),
    .D(_013_),
    .Q(out[7]),
    .QN(_072_)
  );
  DFF_X1 _154_ (
    .CK(clk),
    .D(_014_),
    .Q(out[8]),
    .QN(_073_)
  );
  DFF_X1 _155_ (
    .CK(clk),
    .D(_015_),
    .Q(out[9]),
    .QN(_074_)
  );
  DFF_X1 _156_ (
    .CK(clk),
    .D(_001_),
    .Q(out[10]),
    .QN(_075_)
  );
  DFF_X1 _157_ (
    .CK(clk),
    .D(_002_),
    .Q(out[11]),
    .QN(_076_)
  );
  DFF_X1 _158_ (
    .CK(clk),
    .D(_003_),
    .Q(out[12]),
    .QN(_077_)
  );
  DFF_X1 _159_ (
    .CK(clk),
    .D(_004_),
    .Q(out[13]),
    .QN(_078_)
  );
  DFF_X1 _160_ (
    .CK(clk),
    .D(_005_),
    .Q(out[14]),
    .QN(_079_)
  );
  DFF_X1 _161_ (
    .CK(clk),
    .D(_006_),
    .Q(out[15]),
    .QN(_080_)
  );
endmodule

module RegRst_0x9f365fdf6c8998a(clk, in_, out, reset);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  input clk;
  input [1:0] in_;
  output [1:0] out;
  input reset;
  INV_X16 _11_ (
    .A(_04_),
    .ZN(_06_)
  );
  NOR2_X1 _12_ (
    .A1(_06_),
    .A2(_08_),
    .ZN(_02_)
  );
  INV_X16 _13_ (
    .A(_05_),
    .ZN(_07_)
  );
  NOR2_X1 _14_ (
    .A1(_07_),
    .A2(_08_),
    .ZN(_03_)
  );
  BUF_X1 _15_ (
    .A(in_[0]),
    .Z(_04_)
  );
  BUF_X1 _16_ (
    .A(reset),
    .Z(_08_)
  );
  BUF_X1 _17_ (
    .A(_02_),
    .Z(_00_)
  );
  BUF_X1 _18_ (
    .A(in_[1]),
    .Z(_05_)
  );
  BUF_X1 _19_ (
    .A(_03_),
    .Z(_01_)
  );
  DFF_X1 _20_ (
    .CK(clk),
    .D(_00_),
    .Q(out[0]),
    .QN(_09_)
  );
  DFF_X1 _21_ (
    .CK(clk),
    .D(_01_),
    .Q(out[1]),
    .QN(_10_)
  );
endmodule

module Subtractor_0x422b1f52edd46a85(clk, in0, in1, out, reset);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  input clk;
  input [15:0] in0;
  input [15:0] in1;
  output [15:0] out;
  input reset;
  XOR2_X1 _140_ (
    .A(_000_),
    .B(_016_),
    .Z(_124_)
  );
  XNOR2_X2 _141_ (
    .A(_007_),
    .B(_023_),
    .ZN(_081_)
  );
  INV_X16 _142_ (
    .A(_016_),
    .ZN(_082_)
  );
  OR3_X1 _143_ (
    .A1(_081_),
    .A2(_000_),
    .A3(_082_),
    .ZN(_083_)
  );
  OAI21_X1 _144_ (
    .A(_081_),
    .B1(_000_),
    .B2(_082_),
    .ZN(_084_)
  );
  AND2_X1 _145_ (
    .A1(_083_),
    .A2(_084_),
    .ZN(_131_)
  );
  INV_X1 _146_ (
    .A(_023_),
    .ZN(_085_)
  );
  NAND2_X1 _147_ (
    .A1(_085_),
    .A2(_007_),
    .ZN(_086_)
  );
  XNOR2_X2 _148_ (
    .A(_008_),
    .B(_024_),
    .ZN(_087_)
  );
  INV_X1 _149_ (
    .A(_087_),
    .ZN(_088_)
  );
  AND3_X1 _150_ (
    .A1(_084_),
    .A2(_086_),
    .A3(_088_),
    .ZN(_089_)
  );
  AOI21_X1 _151_ (
    .A(_088_),
    .B1(_084_),
    .B2(_086_),
    .ZN(_090_)
  );
  NOR2_X1 _152_ (
    .A1(_089_),
    .A2(_090_),
    .ZN(_132_)
  );
  INV_X1 _153_ (
    .A(_008_),
    .ZN(_091_)
  );
  NOR2_X2 _154_ (
    .A1(_091_),
    .A2(_024_),
    .ZN(_092_)
  );
  NOR2_X1 _155_ (
    .A1(_090_),
    .A2(_092_),
    .ZN(_093_)
  );
  XNOR2_X2 _156_ (
    .A(_009_),
    .B(_025_),
    .ZN(_094_)
  );
  XNOR2_X1 _157_ (
    .A(_093_),
    .B(_094_),
    .ZN(_133_)
  );
  AND2_X2 _158_ (
    .A1(_094_),
    .A2(_092_),
    .ZN(_095_)
  );
  INV_X1 _159_ (
    .A(_025_),
    .ZN(_096_)
  );
  AOI21_X4 _160_ (
    .A(_095_),
    .B1(_009_),
    .B2(_096_),
    .ZN(_097_)
  );
  INV_X2 _161_ (
    .A(_097_),
    .ZN(_098_)
  );
  NAND2_X1 _162_ (
    .A1(_087_),
    .A2(_094_),
    .ZN(_099_)
  );
  AOI21_X4 _163_ (
    .A(_099_),
    .B1(_084_),
    .B2(_086_),
    .ZN(_100_)
  );
  NOR2_X4 _164_ (
    .A1(_098_),
    .A2(_100_),
    .ZN(_101_)
  );
  XNOR2_X2 _165_ (
    .A(_010_),
    .B(_026_),
    .ZN(_102_)
  );
  XNOR2_X1 _166_ (
    .A(_101_),
    .B(_102_),
    .ZN(_134_)
  );
  INV_X32 _167_ (
    .A(_010_),
    .ZN(_103_)
  );
  AND2_X1 _168_ (
    .A1(_103_),
    .A2(_026_),
    .ZN(_104_)
  );
  NOR2_X1 _169_ (
    .A1(_103_),
    .A2(_026_),
    .ZN(_105_)
  );
  NOR3_X1 _170_ (
    .A1(_101_),
    .A2(_104_),
    .A3(_105_),
    .ZN(_106_)
  );
  NOR2_X1 _171_ (
    .A1(_106_),
    .A2(_105_),
    .ZN(_107_)
  );
  XNOR2_X2 _172_ (
    .A(_011_),
    .B(_027_),
    .ZN(_108_)
  );
  XNOR2_X1 _173_ (
    .A(_107_),
    .B(_108_),
    .ZN(_135_)
  );
  AND2_X1 _174_ (
    .A1(_102_),
    .A2(_108_),
    .ZN(_109_)
  );
  INV_X8 _175_ (
    .A(_109_),
    .ZN(_110_)
  );
  NOR2_X1 _176_ (
    .A1(_101_),
    .A2(_110_),
    .ZN(_111_)
  );
  INV_X1 _177_ (
    .A(_011_),
    .ZN(_112_)
  );
  NOR2_X1 _178_ (
    .A1(_112_),
    .A2(_027_),
    .ZN(_113_)
  );
  AOI21_X1 _179_ (
    .A(_113_),
    .B1(_108_),
    .B2(_105_),
    .ZN(_114_)
  );
  INV_X1 _180_ (
    .A(_114_),
    .ZN(_115_)
  );
  XNOR2_X2 _181_ (
    .A(_012_),
    .B(_028_),
    .ZN(_116_)
  );
  OR3_X1 _182_ (
    .A1(_111_),
    .A2(_115_),
    .A3(_116_),
    .ZN(_117_)
  );
  OAI21_X1 _183_ (
    .A(_116_),
    .B1(_111_),
    .B2(_115_),
    .ZN(_118_)
  );
  AND2_X1 _184_ (
    .A1(_117_),
    .A2(_118_),
    .ZN(_136_)
  );
  INV_X1 _185_ (
    .A(_028_),
    .ZN(_119_)
  );
  NAND2_X1 _186_ (
    .A1(_119_),
    .A2(_012_),
    .ZN(_120_)
  );
  AND2_X1 _187_ (
    .A1(_118_),
    .A2(_120_),
    .ZN(_121_)
  );
  XNOR2_X2 _188_ (
    .A(_013_),
    .B(_029_),
    .ZN(_122_)
  );
  XNOR2_X1 _189_ (
    .A(_121_),
    .B(_122_),
    .ZN(_137_)
  );
  NAND2_X2 _190_ (
    .A1(_116_),
    .A2(_122_),
    .ZN(_123_)
  );
  NOR3_X4 _191_ (
    .A1(_101_),
    .A2(_110_),
    .A3(_123_),
    .ZN(_032_)
  );
  NAND3_X1 _192_ (
    .A1(_122_),
    .A2(_012_),
    .A3(_119_),
    .ZN(_033_)
  );
  INV_X1 _193_ (
    .A(_013_),
    .ZN(_034_)
  );
  OAI221_X4 _194_ (
    .A(_033_),
    .B1(_034_),
    .B2(_029_),
    .C1(_114_),
    .C2(_123_),
    .ZN(_035_)
  );
  NOR2_X4 _195_ (
    .A1(_032_),
    .A2(_035_),
    .ZN(_036_)
  );
  XNOR2_X2 _196_ (
    .A(_014_),
    .B(_030_),
    .ZN(_037_)
  );
  XNOR2_X1 _197_ (
    .A(_036_),
    .B(_037_),
    .ZN(_138_)
  );
  OAI21_X1 _198_ (
    .A(_037_),
    .B1(_032_),
    .B2(_035_),
    .ZN(_038_)
  );
  INV_X1 _199_ (
    .A(_014_),
    .ZN(_039_)
  );
  NOR2_X2 _200_ (
    .A1(_039_),
    .A2(_030_),
    .ZN(_040_)
  );
  INV_X1 _201_ (
    .A(_040_),
    .ZN(_041_)
  );
  AND2_X1 _202_ (
    .A1(_038_),
    .A2(_041_),
    .ZN(_042_)
  );
  XNOR2_X2 _203_ (
    .A(_015_),
    .B(_031_),
    .ZN(_043_)
  );
  XNOR2_X1 _204_ (
    .A(_042_),
    .B(_043_),
    .ZN(_139_)
  );
  OAI211_X2 _205_ (
    .A(_037_),
    .B(_043_),
    .C1(_032_),
    .C2(_035_),
    .ZN(_044_)
  );
  AND2_X2 _206_ (
    .A1(_043_),
    .A2(_040_),
    .ZN(_045_)
  );
  INV_X1 _207_ (
    .A(_031_),
    .ZN(_046_)
  );
  AOI21_X4 _208_ (
    .A(_045_),
    .B1(_015_),
    .B2(_046_),
    .ZN(_047_)
  );
  AND2_X2 _209_ (
    .A1(_044_),
    .A2(_047_),
    .ZN(_048_)
  );
  XNOR2_X1 _210_ (
    .A(_001_),
    .B(_017_),
    .ZN(_049_)
  );
  XNOR2_X1 _211_ (
    .A(_048_),
    .B(_049_),
    .ZN(_125_)
  );
  INV_X1 _212_ (
    .A(_001_),
    .ZN(_050_)
  );
  NOR2_X1 _213_ (
    .A1(_050_),
    .A2(_017_),
    .ZN(_051_)
  );
  AND2_X1 _214_ (
    .A1(_050_),
    .A2(_017_),
    .ZN(_052_)
  );
  NOR3_X2 _215_ (
    .A1(_048_),
    .A2(_051_),
    .A3(_052_),
    .ZN(_053_)
  );
  NOR2_X2 _216_ (
    .A1(_053_),
    .A2(_051_),
    .ZN(_054_)
  );
  XNOR2_X1 _217_ (
    .A(_002_),
    .B(_018_),
    .ZN(_055_)
  );
  XNOR2_X1 _218_ (
    .A(_054_),
    .B(_055_),
    .ZN(_126_)
  );
  NAND4_X1 _219_ (
    .A1(_037_),
    .A2(_043_),
    .A3(_049_),
    .A4(_055_),
    .ZN(_056_)
  );
  NOR2_X4 _220_ (
    .A1(_036_),
    .A2(_056_),
    .ZN(_057_)
  );
  NAND2_X1 _221_ (
    .A1(_055_),
    .A2(_051_),
    .ZN(_058_)
  );
  INV_X1 _222_ (
    .A(_002_),
    .ZN(_059_)
  );
  NAND2_X1 _223_ (
    .A1(_049_),
    .A2(_055_),
    .ZN(_060_)
  );
  OAI221_X4 _224_ (
    .A(_058_),
    .B1(_059_),
    .B2(_018_),
    .C1(_047_),
    .C2(_060_),
    .ZN(_061_)
  );
  NOR2_X1 _225_ (
    .A1(_057_),
    .A2(_061_),
    .ZN(_062_)
  );
  XNOR2_X1 _226_ (
    .A(_003_),
    .B(_019_),
    .ZN(_063_)
  );
  XNOR2_X1 _227_ (
    .A(_062_),
    .B(_063_),
    .ZN(_127_)
  );
  OAI21_X1 _228_ (
    .A(_063_),
    .B1(_057_),
    .B2(_061_),
    .ZN(_064_)
  );
  INV_X1 _229_ (
    .A(_003_),
    .ZN(_065_)
  );
  NOR2_X1 _230_ (
    .A1(_065_),
    .A2(_019_),
    .ZN(_066_)
  );
  INV_X1 _231_ (
    .A(_066_),
    .ZN(_067_)
  );
  AND2_X2 _232_ (
    .A1(_064_),
    .A2(_067_),
    .ZN(_068_)
  );
  XNOR2_X1 _233_ (
    .A(_004_),
    .B(_020_),
    .ZN(_069_)
  );
  XNOR2_X1 _234_ (
    .A(_068_),
    .B(_069_),
    .ZN(_128_)
  );
  OAI211_X4 _235_ (
    .A(_063_),
    .B(_069_),
    .C1(_057_),
    .C2(_061_),
    .ZN(_070_)
  );
  AND2_X1 _236_ (
    .A1(_069_),
    .A2(_066_),
    .ZN(_071_)
  );
  INV_X1 _237_ (
    .A(_020_),
    .ZN(_072_)
  );
  AOI21_X1 _238_ (
    .A(_071_),
    .B1(_004_),
    .B2(_072_),
    .ZN(_073_)
  );
  XOR2_X1 _239_ (
    .A(_005_),
    .B(_021_),
    .Z(_074_)
  );
  AND3_X1 _240_ (
    .A1(_070_),
    .A2(_073_),
    .A3(_074_),
    .ZN(_075_)
  );
  AOI21_X4 _241_ (
    .A(_074_),
    .B1(_070_),
    .B2(_073_),
    .ZN(_076_)
  );
  NOR2_X1 _242_ (
    .A1(_075_),
    .A2(_076_),
    .ZN(_129_)
  );
  INV_X1 _243_ (
    .A(_005_),
    .ZN(_077_)
  );
  NOR2_X1 _244_ (
    .A1(_077_),
    .A2(_021_),
    .ZN(_078_)
  );
  NOR2_X2 _245_ (
    .A1(_076_),
    .A2(_078_),
    .ZN(_079_)
  );
  XNOR2_X1 _246_ (
    .A(_006_),
    .B(_022_),
    .ZN(_080_)
  );
  XNOR2_X1 _247_ (
    .A(_079_),
    .B(_080_),
    .ZN(_130_)
  );
  BUF_X1 _248_ (
    .A(in0[0]),
    .Z(_000_)
  );
  BUF_X1 _249_ (
    .A(in1[0]),
    .Z(_016_)
  );
  BUF_X1 _250_ (
    .A(_124_),
    .Z(out[0])
  );
  BUF_X1 _251_ (
    .A(in0[1]),
    .Z(_007_)
  );
  BUF_X1 _252_ (
    .A(in1[1]),
    .Z(_023_)
  );
  BUF_X1 _253_ (
    .A(_131_),
    .Z(out[1])
  );
  BUF_X1 _254_ (
    .A(in0[2]),
    .Z(_008_)
  );
  BUF_X1 _255_ (
    .A(in1[2]),
    .Z(_024_)
  );
  BUF_X1 _256_ (
    .A(_132_),
    .Z(out[2])
  );
  BUF_X1 _257_ (
    .A(in0[3]),
    .Z(_009_)
  );
  BUF_X1 _258_ (
    .A(in1[3]),
    .Z(_025_)
  );
  BUF_X1 _259_ (
    .A(_133_),
    .Z(out[3])
  );
  BUF_X1 _260_ (
    .A(in0[4]),
    .Z(_010_)
  );
  BUF_X1 _261_ (
    .A(in1[4]),
    .Z(_026_)
  );
  BUF_X1 _262_ (
    .A(_134_),
    .Z(out[4])
  );
  BUF_X1 _263_ (
    .A(in0[5]),
    .Z(_011_)
  );
  BUF_X1 _264_ (
    .A(in1[5]),
    .Z(_027_)
  );
  BUF_X1 _265_ (
    .A(_135_),
    .Z(out[5])
  );
  BUF_X1 _266_ (
    .A(in0[6]),
    .Z(_012_)
  );
  BUF_X1 _267_ (
    .A(in1[6]),
    .Z(_028_)
  );
  BUF_X1 _268_ (
    .A(_136_),
    .Z(out[6])
  );
  BUF_X1 _269_ (
    .A(in0[7]),
    .Z(_013_)
  );
  BUF_X1 _270_ (
    .A(in1[7]),
    .Z(_029_)
  );
  BUF_X1 _271_ (
    .A(_137_),
    .Z(out[7])
  );
  BUF_X1 _272_ (
    .A(in0[8]),
    .Z(_014_)
  );
  BUF_X1 _273_ (
    .A(in1[8]),
    .Z(_030_)
  );
  BUF_X1 _274_ (
    .A(_138_),
    .Z(out[8])
  );
  BUF_X1 _275_ (
    .A(in0[9]),
    .Z(_015_)
  );
  BUF_X1 _276_ (
    .A(in1[9]),
    .Z(_031_)
  );
  BUF_X1 _277_ (
    .A(_139_),
    .Z(out[9])
  );
  BUF_X1 _278_ (
    .A(in0[10]),
    .Z(_001_)
  );
  BUF_X1 _279_ (
    .A(in1[10]),
    .Z(_017_)
  );
  BUF_X1 _280_ (
    .A(_125_),
    .Z(out[10])
  );
  BUF_X1 _281_ (
    .A(in0[11]),
    .Z(_002_)
  );
  BUF_X1 _282_ (
    .A(in1[11]),
    .Z(_018_)
  );
  BUF_X1 _283_ (
    .A(_126_),
    .Z(out[11])
  );
  BUF_X1 _284_ (
    .A(in0[12]),
    .Z(_003_)
  );
  BUF_X1 _285_ (
    .A(in1[12]),
    .Z(_019_)
  );
  BUF_X1 _286_ (
    .A(_127_),
    .Z(out[12])
  );
  BUF_X1 _287_ (
    .A(in0[13]),
    .Z(_004_)
  );
  BUF_X1 _288_ (
    .A(in1[13]),
    .Z(_020_)
  );
  BUF_X1 _289_ (
    .A(_128_),
    .Z(out[13])
  );
  BUF_X1 _290_ (
    .A(in0[14]),
    .Z(_005_)
  );
  BUF_X1 _291_ (
    .A(in1[14]),
    .Z(_021_)
  );
  BUF_X1 _292_ (
    .A(_129_),
    .Z(out[14])
  );
  BUF_X1 _293_ (
    .A(in0[15]),
    .Z(_006_)
  );
  BUF_X1 _294_ (
    .A(in1[15]),
    .Z(_022_)
  );
  BUF_X1 _295_ (
    .A(_130_),
    .Z(out[15])
  );
endmodule

module ZeroComparator_0x422b1f52edd46a85(clk, in_, out, reset);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  input clk;
  input [15:0] in_;
  output out;
  input reset;
  NOR4_X2 _21_ (
    .A1(_07_),
    .A2(_08_),
    .A3(_10_),
    .A4(_13_),
    .ZN(_16_)
  );
  NOR4_X2 _22_ (
    .A1(_14_),
    .A2(_02_),
    .A3(_04_),
    .A4(_05_),
    .ZN(_17_)
  );
  NOR4_X2 _23_ (
    .A1(_00_),
    .A2(_09_),
    .A3(_11_),
    .A4(_12_),
    .ZN(_18_)
  );
  NOR4_X4 _24_ (
    .A1(_15_),
    .A2(_01_),
    .A3(_03_),
    .A4(_06_),
    .ZN(_19_)
  );
  AND4_X1 _25_ (
    .A1(_16_),
    .A2(_17_),
    .A3(_18_),
    .A4(_19_),
    .ZN(_20_)
  );
  BUF_X1 _26_ (
    .A(in_[1]),
    .Z(_07_)
  );
  BUF_X1 _27_ (
    .A(in_[0]),
    .Z(_00_)
  );
  BUF_X1 _28_ (
    .A(in_[3]),
    .Z(_09_)
  );
  BUF_X1 _29_ (
    .A(in_[2]),
    .Z(_08_)
  );
  BUF_X1 _30_ (
    .A(in_[5]),
    .Z(_11_)
  );
  BUF_X1 _31_ (
    .A(in_[4]),
    .Z(_10_)
  );
  BUF_X1 _32_ (
    .A(in_[7]),
    .Z(_13_)
  );
  BUF_X1 _33_ (
    .A(in_[6]),
    .Z(_12_)
  );
  BUF_X1 _34_ (
    .A(in_[9]),
    .Z(_15_)
  );
  BUF_X1 _35_ (
    .A(in_[8]),
    .Z(_14_)
  );
  BUF_X1 _36_ (
    .A(in_[11]),
    .Z(_02_)
  );
  BUF_X1 _37_ (
    .A(in_[10]),
    .Z(_01_)
  );
  BUF_X1 _38_ (
    .A(in_[13]),
    .Z(_04_)
  );
  BUF_X1 _39_ (
    .A(in_[12]),
    .Z(_03_)
  );
  BUF_X1 _40_ (
    .A(in_[15]),
    .Z(_06_)
  );
  BUF_X1 _41_ (
    .A(in_[14]),
    .Z(_05_)
  );
  BUF_X1 _42_ (
    .A(_20_),
    .Z(out)
  );
endmodule

module gcd(clk, req_msg, req_rdy, req_val, reset, resp_msg, resp_rdy, resp_val);
  input clk;
  wire \ctrl$a_mux_sel[0] ;
  wire \ctrl$a_mux_sel[1] ;
  wire \ctrl$a_reg_en ;
  wire \ctrl$b_mux_sel ;
  wire \ctrl$b_reg_en ;
  wire \ctrl$is_a_lt_b ;
  wire \ctrl$is_b_zero ;
  input [31:0] req_msg;
  output req_rdy;
  input req_val;
  input reset;
  output [15:0] resp_msg;
  input resp_rdy;
  output resp_val;
  GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e ctrl (
    .a_mux_sel({ \ctrl$a_mux_sel[1] , \ctrl$a_mux_sel[0]  }),
    .a_reg_en(\ctrl$a_reg_en ),
    .b_mux_sel(\ctrl$b_mux_sel ),
    .b_reg_en(\ctrl$b_reg_en ),
    .clk(clk),
    .is_a_lt_b(\ctrl$is_a_lt_b ),
    .is_b_zero(\ctrl$is_b_zero ),
    .req_rdy(req_rdy),
    .req_val(req_val),
    .reset(reset),
    .resp_rdy(resp_rdy),
    .resp_val(resp_val)
  );
  GcdUnitDpathRTL_0x4d0fc71ead8d3d9e dpath (
    .a_mux_sel({ \ctrl$a_mux_sel[1] , \ctrl$a_mux_sel[0]  }),
    .a_reg_en(\ctrl$a_reg_en ),
    .b_mux_sel(\ctrl$b_mux_sel ),
    .b_reg_en(\ctrl$b_reg_en ),
    .clk(clk),
    .is_a_lt_b(\ctrl$is_a_lt_b ),
    .is_b_zero(\ctrl$is_b_zero ),
    .req_msg_a(req_msg[31:16]),
    .req_msg_b(req_msg[15:0]),
    .reset(reset),
    .resp_msg(resp_msg)
  );
endmodule
