#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_11_in[3].raddr[0] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                             0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                           0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                            1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                           0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                 1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                    1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                   0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                    1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                              0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                           1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                          0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                 0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                            0.047     6.976
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].in[4] (.names)                        1.292     8.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].out[0] (.names)                       0.110     8.378
dut.IBusCachedPlugin_cache._zz_8__$lut_Y_2_A.in[1] (.names)                                                                 1.092     9.470
dut.IBusCachedPlugin_cache._zz_8__$lut_Y_2_A.out[0] (.names)                                                                0.110     9.580
dut.IBusCachedPlugin_cache._zz_8_[0].in[1] (.names)                                                                         0.920    10.500
dut.IBusCachedPlugin_cache._zz_8_[0].out[0] (.names)                                                                        0.110    10.610
dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_11_in[3].raddr[0] (DP_RAM16K)                                         1.575    12.185
data arrival time                                                                                                                    12.185

clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_11_in[3].rclk[0] (DP_RAM16K)                                          0.000     0.000
clock uncertainty                                                                                                           0.000     0.000
cell setup time                                                                                                            -0.108    -0.108
data required time                                                                                                                   -0.108
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.108
data arrival time                                                                                                                   -12.185
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -12.293


#Path 2
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[2].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                             0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                           0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                            1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                           0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                 1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                    1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                   0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                    1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                              0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                           1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                          0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                 0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                            0.047     6.976
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].in[4] (.names)                        1.292     8.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].out[0] (.names)                       0.110     8.378
dut.IBusCachedPlugin_cache._zz_8__$lut_Y_2_A.in[1] (.names)                                                                 1.092     9.470
dut.IBusCachedPlugin_cache._zz_8__$lut_Y_2_A.out[0] (.names)                                                                0.110     9.580
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_30_D.in[3] (.names)                                                              0.920    10.500
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_30_D.out[0] (.names)                                                             0.110    10.610
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[2].D[0] (dffre)                                           1.470    12.080
data arrival time                                                                                                                    12.080

clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[2].C[0] (dffre)                                           0.027     0.027
clock uncertainty                                                                                                           0.000     0.027
cell setup time                                                                                                            -0.039    -0.012
data required time                                                                                                                   -0.012
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.012
data arrival time                                                                                                                   -12.080
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -12.092


#Path 3
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[0].raddr[0] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                             0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                           0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                            1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                           0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                 1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                    1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                   0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                    1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                              0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                           1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                          0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                 0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                            0.047     6.976
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].in[4] (.names)                        1.292     8.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].out[0] (.names)                       0.110     8.378
dut.IBusCachedPlugin_cache._zz_8__$lut_Y_2_A.in[1] (.names)                                                                 1.092     9.470
dut.IBusCachedPlugin_cache._zz_8__$lut_Y_2_A.out[0] (.names)                                                                0.110     9.580
dut.IBusCachedPlugin_cache._zz_8_[0].in[1] (.names)                                                                         0.920    10.500
dut.IBusCachedPlugin_cache._zz_8_[0].out[0] (.names)                                                                        0.110    10.610
dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[0].raddr[0] (DP_RAM16K)                                                 1.175    11.785
data arrival time                                                                                                                    11.785

clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[0].rclk[0] (DP_RAM16K)                                                  0.000     0.000
clock uncertainty                                                                                                           0.000     0.000
cell setup time                                                                                                            -0.108    -0.108
data required time                                                                                                                   -0.108
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.108
data arrival time                                                                                                                   -11.785
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -11.893


#Path 4
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[64].raddr[0] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                             0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                           0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                            1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                           0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                 1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                    1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                   0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                    1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                              0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                           1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                          0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                 0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                            0.047     6.976
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].in[4] (.names)                        1.292     8.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].out[0] (.names)                       0.110     8.378
dut.IBusCachedPlugin_cache._zz_8__$lut_Y_2_A.in[1] (.names)                                                                 1.092     9.470
dut.IBusCachedPlugin_cache._zz_8__$lut_Y_2_A.out[0] (.names)                                                                0.110     9.580
dut.IBusCachedPlugin_cache._zz_8_[0].in[1] (.names)                                                                         0.920    10.500
dut.IBusCachedPlugin_cache._zz_8_[0].out[0] (.names)                                                                        0.110    10.610
dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[64].raddr[0] (DP_RAM16K)                                                1.175    11.785
data arrival time                                                                                                                    11.785

clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[64].rclk[0] (DP_RAM16K)                                                 0.000     0.000
clock uncertainty                                                                                                           0.000     0.000
cell setup time                                                                                                            -0.108    -0.108
data required time                                                                                                                   -0.108
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.108
data arrival time                                                                                                                   -11.785
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -11.893


#Path 5
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[0].raddr[0] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                             0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                           0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                            1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                           0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                 1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                    1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                   0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                    1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                              0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                           1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                          0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                 0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                            0.047     6.976
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].in[4] (.names)                        1.292     8.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].out[0] (.names)                       0.110     8.378
dut.IBusCachedPlugin_cache._zz_8__$lut_Y_2_A.in[1] (.names)                                                                 1.092     9.470
dut.IBusCachedPlugin_cache._zz_8__$lut_Y_2_A.out[0] (.names)                                                                0.110     9.580
dut.IBusCachedPlugin_cache._zz_8_[0].in[1] (.names)                                                                         0.920    10.500
dut.IBusCachedPlugin_cache._zz_8_[0].out[0] (.names)                                                                        0.110    10.610
dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[0].raddr[0] (DP_RAM16K)                                                 1.175    11.785
data arrival time                                                                                                                    11.785

clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[0].rclk[0] (DP_RAM16K)                                                  0.000     0.000
clock uncertainty                                                                                                           0.000     0.000
cell setup time                                                                                                            -0.108    -0.108
data required time                                                                                                                   -0.108
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.108
data arrival time                                                                                                                   -11.785
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -11.893


#Path 6
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[0].raddr[1] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                             0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                           0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                            1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                           0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                 1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                    1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                   0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                    1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                              0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                           1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                          0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                 0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                            0.047     6.976
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].in[4] (.names)                        1.292     8.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].out[0] (.names)                       0.110     8.378
dut.IBusCachedPlugin_cache._zz_8__$lut_Y_1_A.in[1] (.names)                                                                 1.092     9.470
dut.IBusCachedPlugin_cache._zz_8__$lut_Y_1_A.out[0] (.names)                                                                0.110     9.580
dut.IBusCachedPlugin_cache._zz_8_[1].in[1] (.names)                                                                         0.310     9.890
dut.IBusCachedPlugin_cache._zz_8_[1].out[0] (.names)                                                                        0.110    10.000
dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[0].raddr[1] (DP_RAM16K)                                                 1.575    11.575
data arrival time                                                                                                                    11.575

clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[0].rclk[0] (DP_RAM16K)                                                  0.000     0.000
clock uncertainty                                                                                                           0.000     0.000
cell setup time                                                                                                            -0.108    -0.108
data required time                                                                                                                   -0.108
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.108
data arrival time                                                                                                                   -11.575
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -11.683


#Path 7
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[64].raddr[1] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                             0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                           0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                            1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                           0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                 1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                    1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                   0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                    1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                              0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                           1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                          0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                 0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                            0.047     6.976
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].in[4] (.names)                        1.292     8.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].out[0] (.names)                       0.110     8.378
dut.IBusCachedPlugin_cache._zz_8__$lut_Y_1_A.in[1] (.names)                                                                 1.092     9.470
dut.IBusCachedPlugin_cache._zz_8__$lut_Y_1_A.out[0] (.names)                                                                0.110     9.580
dut.IBusCachedPlugin_cache._zz_8_[1].in[1] (.names)                                                                         0.310     9.890
dut.IBusCachedPlugin_cache._zz_8_[1].out[0] (.names)                                                                        0.110    10.000
dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[64].raddr[1] (DP_RAM16K)                                                1.575    11.575
data arrival time                                                                                                                    11.575

clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[64].rclk[0] (DP_RAM16K)                                                 0.000     0.000
clock uncertainty                                                                                                           0.000     0.000
cell setup time                                                                                                            -0.108    -0.108
data required time                                                                                                                   -0.108
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.108
data arrival time                                                                                                                   -11.575
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -11.683


#Path 8
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in_frac_lut6_lut6_out_2_in[3].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
clk.inpad[0] (.input)                                                                                                               0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                                     0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                                   0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                                    1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                                   0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                         1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                        0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                            1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                           0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                            1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                                      0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                                   1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                                  0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                         0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                                    0.047     6.976
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].in[4] (.names)                                1.292     8.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].out[0] (.names)                               0.110     8.378
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_18_D_$lut_Y_A.in[1] (.names)                                                             1.492     9.870
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_18_D_$lut_Y_A.out[0] (.names)                                                            0.110     9.980
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_18_D.in[3] (.names)                                                                      0.310    10.290
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_18_D.out[0] (.names)                                                                     0.110    10.400
dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in_frac_lut6_lut6_out_2_in[3].D[0] (dffre)                       1.242    11.642
data arrival time                                                                                                                            11.642

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
clk.inpad[0] (.input)                                                                                                               0.000     0.000
dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in_frac_lut6_lut6_out_2_in[3].C[0] (dffre)                       0.027     0.027
clock uncertainty                                                                                                                   0.000     0.027
cell setup time                                                                                                                    -0.039    -0.012
data required time                                                                                                                           -0.012
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           -0.012
data arrival time                                                                                                                           -11.642
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -11.654


#Path 9
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[0].raddr[4] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                             0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                           0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                            1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                           0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                 1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                    1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                   0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                    1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                              0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                           1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                          0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                 0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                            0.047     6.976
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].in[4] (.names)                        1.292     8.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].out[0] (.names)                       0.110     8.378
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_3_A.in[1] (.names)                                                                 1.292     9.670
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_3_A.out[0] (.names)                                                                0.110     9.780
dut.IBusCachedPlugin_cache._zz_5_[1].in[1] (.names)                                                                         0.310    10.090
dut.IBusCachedPlugin_cache._zz_5_[1].out[0] (.names)                                                                        0.110    10.200
dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[0].raddr[4] (DP_RAM16K)                                                 1.203    11.403
data arrival time                                                                                                                    11.403

clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[0].rclk[0] (DP_RAM16K)                                                  0.000     0.000
clock uncertainty                                                                                                           0.000     0.000
cell setup time                                                                                                            -0.108    -0.108
data required time                                                                                                                   -0.108
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.108
data arrival time                                                                                                                   -11.403
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -11.511


#Path 10
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_11_in[3].raddr[4] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                             0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                           0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                            1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                           0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                 1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                    1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                   0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                    1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                              0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                           1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                          0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                 0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                            0.047     6.976
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].in[4] (.names)                        1.292     8.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].out[0] (.names)                       0.110     8.378
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_3_A.in[1] (.names)                                                                 1.292     9.670
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_3_A.out[0] (.names)                                                                0.110     9.780
dut.IBusCachedPlugin_cache._zz_5_[1].in[1] (.names)                                                                         0.310    10.090
dut.IBusCachedPlugin_cache._zz_5_[1].out[0] (.names)                                                                        0.110    10.200
dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_11_in[3].raddr[4] (DP_RAM16K)                                         1.203    11.403
data arrival time                                                                                                                    11.403

clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_11_in[3].rclk[0] (DP_RAM16K)                                          0.000     0.000
clock uncertainty                                                                                                           0.000     0.000
cell setup time                                                                                                            -0.108    -0.108
data required time                                                                                                                   -0.108
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.108
data arrival time                                                                                                                   -11.403
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -11.511


#Path 11
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[64].raddr[4] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                             0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                           0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                            1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                           0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                 1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                    1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                   0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                    1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                              0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                           1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                          0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                 0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                            0.047     6.976
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].in[4] (.names)                        1.292     8.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].out[0] (.names)                       0.110     8.378
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_3_A.in[1] (.names)                                                                 1.292     9.670
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_3_A.out[0] (.names)                                                                0.110     9.780
dut.IBusCachedPlugin_cache._zz_5_[1].in[1] (.names)                                                                         0.310    10.090
dut.IBusCachedPlugin_cache._zz_5_[1].out[0] (.names)                                                                        0.110    10.200
dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[64].raddr[4] (DP_RAM16K)                                                1.203    11.403
data arrival time                                                                                                                    11.403

clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[64].rclk[0] (DP_RAM16K)                                                 0.000     0.000
clock uncertainty                                                                                                           0.000     0.000
cell setup time                                                                                                            -0.108    -0.108
data required time                                                                                                                   -0.108
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.108
data arrival time                                                                                                                   -11.403
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -11.511


#Path 12
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[0].raddr[4] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                             0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                           0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                            1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                           0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                 1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                    1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                   0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                    1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                              0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                           1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                          0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                 0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                            0.047     6.976
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].in[4] (.names)                        1.292     8.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].out[0] (.names)                       0.110     8.378
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_3_A.in[1] (.names)                                                                 1.292     9.670
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_3_A.out[0] (.names)                                                                0.110     9.780
dut.IBusCachedPlugin_cache._zz_5_[1].in[1] (.names)                                                                         0.310    10.090
dut.IBusCachedPlugin_cache._zz_5_[1].out[0] (.names)                                                                        0.110    10.200
dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[0].raddr[4] (DP_RAM16K)                                                 1.203    11.403
data arrival time                                                                                                                    11.403

clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[0].rclk[0] (DP_RAM16K)                                                  0.000     0.000
clock uncertainty                                                                                                           0.000     0.000
cell setup time                                                                                                            -0.108    -0.108
data required time                                                                                                                   -0.108
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.108
data arrival time                                                                                                                   -11.403
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -11.511


#Path 13
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[21].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                             0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                           0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                            1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                           0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                 1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                    1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                   0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                    1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                              0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                           1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                          0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                 0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                            0.047     6.976
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].in[4] (.names)                        1.292     8.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].out[0] (.names)                       0.110     8.378
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A.in[2] (frac_lut6)                                                  1.492     9.870
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A.lut6_out[0] (frac_lut6)                                            0.128     9.998
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D.in[1] (.names)                                                              0.310    10.308
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D.out[0] (.names)                                                             0.110    10.418
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[21].D[0] (dffre)                                          1.070    11.488
data arrival time                                                                                                                    11.488

clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[21].C[0] (dffre)                                          0.027     0.027
clock uncertainty                                                                                                           0.000     0.027
cell setup time                                                                                                            -0.039    -0.012
data required time                                                                                                                   -0.012
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.012
data arrival time                                                                                                                   -11.488
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -11.500


#Path 14
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[0].raddr[1] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                             0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                           0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                            1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                           0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                 1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                    1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                   0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                    1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                              0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                           1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                          0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                 0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                            0.047     6.976
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].in[4] (.names)                        1.292     8.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].out[0] (.names)                       0.110     8.378
dut.IBusCachedPlugin_cache._zz_8__$lut_Y_1_A.in[1] (.names)                                                                 1.092     9.470
dut.IBusCachedPlugin_cache._zz_8__$lut_Y_1_A.out[0] (.names)                                                                0.110     9.580
dut.IBusCachedPlugin_cache._zz_8_[1].in[1] (.names)                                                                         0.310     9.890
dut.IBusCachedPlugin_cache._zz_8_[1].out[0] (.names)                                                                        0.110    10.000
dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[0].raddr[1] (DP_RAM16K)                                                 1.375    11.375
data arrival time                                                                                                                    11.375

clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[0].rclk[0] (DP_RAM16K)                                                  0.000     0.000
clock uncertainty                                                                                                           0.000     0.000
cell setup time                                                                                                            -0.108    -0.108
data required time                                                                                                                   -0.108
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.108
data arrival time                                                                                                                   -11.375
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -11.483


#Path 15
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[0].raddr[0] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                             0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                           0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                            1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                           0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                 1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                    1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                   0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                    1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                              0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                           1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                          0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                 0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                            0.047     6.976
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].in[4] (.names)                        1.292     8.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].out[0] (.names)                       0.110     8.378
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_4_A.in[1] (.names)                                                                 0.892     9.270
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_4_A.out[0] (.names)                                                                0.110     9.380
dut.IBusCachedPlugin_cache._zz_5_[0].in[1] (.names)                                                                         0.310     9.690
dut.IBusCachedPlugin_cache._zz_5_[0].out[0] (.names)                                                                        0.110     9.800
dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[0].raddr[0] (DP_RAM16K)                                                  1.375    11.175
data arrival time                                                                                                                    11.175

clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[0].rclk[0] (DP_RAM16K)                                                   0.000     0.000
clock uncertainty                                                                                                           0.000     0.000
cell setup time                                                                                                            -0.108    -0.108
data required time                                                                                                                   -0.108
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.108
data arrival time                                                                                                                   -11.175
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -11.283


#Path 16
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_11_in[3].raddr[1] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                             0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                           0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                            1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                           0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                 1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                    1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                   0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                    1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                              0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                           1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                          0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                 0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                            0.047     6.976
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].in[4] (.names)                        1.292     8.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].out[0] (.names)                       0.110     8.378
dut.IBusCachedPlugin_cache._zz_8__$lut_Y_1_A.in[1] (.names)                                                                 1.092     9.470
dut.IBusCachedPlugin_cache._zz_8__$lut_Y_1_A.out[0] (.names)                                                                0.110     9.580
dut.IBusCachedPlugin_cache._zz_8_[1].in[1] (.names)                                                                         0.310     9.890
dut.IBusCachedPlugin_cache._zz_8_[1].out[0] (.names)                                                                        0.110    10.000
dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_11_in[3].raddr[1] (DP_RAM16K)                                         1.175    11.175
data arrival time                                                                                                                    11.175

clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_11_in[3].rclk[0] (DP_RAM16K)                                          0.000     0.000
clock uncertainty                                                                                                           0.000     0.000
cell setup time                                                                                                            -0.108    -0.108
data required time                                                                                                                   -0.108
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.108
data arrival time                                                                                                                   -11.175
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -11.283


#Path 17
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[0].raddr[6] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                             0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                           0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                            1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                           0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                 1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                    1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                   0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                    1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                              0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                           1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                          0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                 0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                            0.047     6.976
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].in[4] (.names)                        1.292     8.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].out[0] (.names)                       0.110     8.378
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[2].in[1] (.names)                           0.892     9.270
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[2].out[0] (.names)                          0.110     9.380
dut.IBusCachedPlugin_cache._zz_5_[6].in[1] (.names)                                                                         0.310     9.690
dut.IBusCachedPlugin_cache._zz_5_[6].out[0] (.names)                                                                        0.110     9.800
dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[0].raddr[6] (DP_RAM16K)                                                  1.375    11.175
data arrival time                                                                                                                    11.175

clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[0].rclk[0] (DP_RAM16K)                                                   0.000     0.000
clock uncertainty                                                                                                           0.000     0.000
cell setup time                                                                                                            -0.108    -0.108
data required time                                                                                                                   -0.108
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.108
data arrival time                                                                                                                   -11.175
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -11.283


#Path 18
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[3].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                             0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                           0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                            1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                           0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                 1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                    1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                   0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                    1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                              0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                           1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                          0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                 0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                            0.047     6.976
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].in[4] (.names)                        1.292     8.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].out[0] (.names)                       0.110     8.378
dut.IBusCachedPlugin_cache._zz_8__$lut_Y_1_A.in[1] (.names)                                                                 1.092     9.470
dut.IBusCachedPlugin_cache._zz_8__$lut_Y_1_A.out[0] (.names)                                                                0.110     9.580
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_29_D.in[3] (.names)                                                              0.310     9.890
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_29_D.out[0] (.names)                                                             0.110    10.000
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[3].D[0] (dffre)                                           1.270    11.270
data arrival time                                                                                                                    11.270

clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[3].C[0] (dffre)                                           0.027     0.027
clock uncertainty                                                                                                           0.000     0.027
cell setup time                                                                                                            -0.039    -0.012
data required time                                                                                                                   -0.012
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.012
data arrival time                                                                                                                   -11.270
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -11.282


#Path 19
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[23].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                                                       0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                                                     0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                                                      1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                                                     0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                                           1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                                          0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                                              1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                                             0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                                              1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                                                        0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                                                     1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                                                    0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                                           0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                                                      0.047     6.976
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout_$lut_Y_1_A_1.in[2] (.names)                              1.092     8.068
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout_$lut_Y_1_A_1.out[0] (.names)                             0.110     8.178
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_cout_adder_cin_sumout[1].in[1] (.names)                        0.310     8.488
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_cout_adder_cin_sumout[1].out[0] (.names)                       0.110     8.598
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_9_D.in[4] (frac_lut6)                                                                                      1.092     9.690
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_9_D.lut6_out[0] (frac_lut6)                                                                                0.128     9.818
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[23].D[0] (dffre)                                                                    1.442    11.260
data arrival time                                                                                                                                              11.260

clock clk (rise edge)                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                                 0.000     0.000
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[23].C[0] (dffre)                                                                    0.027     0.027
clock uncertainty                                                                                                                                     0.000     0.027
cell setup time                                                                                                                                      -0.039    -0.012
data required time                                                                                                                                             -0.012
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                             -0.012
data arrival time                                                                                                                                             -11.260
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                              -11.272


#Path 20
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[10].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                             0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                           0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                            1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                           0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                 1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                    1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                   0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                    1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                              0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                           1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                          0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                 0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                            0.047     6.976
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].in[4] (.names)                        1.292     8.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].out[0] (.names)                       0.110     8.378
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[3].in[1] (.names)                           0.892     9.270
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[3].out[0] (.names)                          0.110     9.380
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_22_D.in[3] (.names)                                                              0.310     9.690
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_22_D.out[0] (.names)                                                             0.110     9.800
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[10].D[0] (dffre)                                          1.442    11.242
data arrival time                                                                                                                    11.242

clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[10].C[0] (dffre)                                          0.027     0.027
clock uncertainty                                                                                                           0.000     0.027
cell setup time                                                                                                            -0.039    -0.012
data required time                                                                                                                   -0.012
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.012
data arrival time                                                                                                                   -11.242
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -11.254


#Path 21
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in[1].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                             0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                           0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                            1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                           0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                 1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                    1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                   0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                    1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                              0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                           1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                          0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                 0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                            0.047     6.976
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].in[4] (.names)                        1.292     8.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].out[0] (.names)                       0.110     8.378
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_20_D_$lut_Y_A.in[1] (.names)                                                     1.292     9.670
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_20_D_$lut_Y_A.out[0] (.names)                                                    0.110     9.780
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_20_D.in[3] (.names)                                                              0.310    10.090
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_20_D.out[0] (.names)                                                             0.110    10.200
dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in[1].D[0] (dffre)                                       1.042    11.242
data arrival time                                                                                                                    11.242

clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in[1].C[0] (dffre)                                       0.027     0.027
clock uncertainty                                                                                                           0.000     0.027
cell setup time                                                                                                            -0.039    -0.012
data required time                                                                                                                   -0.012
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.012
data arrival time                                                                                                                   -11.242
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -11.254


#Path 22
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_11_in[3].ren[0] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                             0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                           0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                            1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                           0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                 1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                    1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                   0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                    1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                              0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                           1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                          0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                 0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                            0.047     6.976
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].in[4] (.names)                        1.292     8.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].out[0] (.names)                       0.110     8.378
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[3].in[1] (.names)                           0.892     9.270
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[3].out[0] (.names)                          0.110     9.380
dut.IBusCachedPlugin_cache.ways_0_datas.0.1.0_ren.in[3] (frac_lut6)                                                         0.310     9.690
dut.IBusCachedPlugin_cache.ways_0_datas.0.1.0_ren.lut6_out[0] (frac_lut6)                                                   0.128     9.818
dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_11_in[3].ren[0] (DP_RAM16K)                                           1.175    10.993
data arrival time                                                                                                                    10.993

clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_11_in[3].rclk[0] (DP_RAM16K)                                          0.000     0.000
clock uncertainty                                                                                                           0.000     0.000
cell setup time                                                                                                            -0.128    -0.128
data required time                                                                                                                   -0.128
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.128
data arrival time                                                                                                                   -10.993
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -11.121


#Path 23
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[64].ren[0] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                             0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                           0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                            1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                           0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                 1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                    1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                   0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                    1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                              0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                           1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                          0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                 0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                            0.047     6.976
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].in[4] (.names)                        1.292     8.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].out[0] (.names)                       0.110     8.378
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[2].in[1] (.names)                           0.892     9.270
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[2].out[0] (.names)                          0.110     9.380
dut.IBusCachedPlugin_cache.ways_0_datas.0.2.0_ren.in[3] (frac_lut6)                                                         0.310     9.690
dut.IBusCachedPlugin_cache.ways_0_datas.0.2.0_ren.lut6_out[0] (frac_lut6)                                                   0.128     9.818
dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[64].ren[0] (DP_RAM16K)                                                  1.175    10.993
data arrival time                                                                                                                    10.993

clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[64].rclk[0] (DP_RAM16K)                                                 0.000     0.000
clock uncertainty                                                                                                           0.000     0.000
cell setup time                                                                                                            -0.128    -0.128
data required time                                                                                                                   -0.128
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.128
data arrival time                                                                                                                   -10.993
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -11.121


#Path 24
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[0].ren[0] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                             0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                           0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                            1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                           0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                 1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                    1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                   0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                    1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                              0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                           1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                          0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                 0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                            0.047     6.976
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].in[4] (.names)                        1.292     8.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].out[0] (.names)                       0.110     8.378
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[2].in[1] (.names)                           0.892     9.270
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[2].out[0] (.names)                          0.110     9.380
dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_ren.in[3] (frac_lut6)                                                         0.310     9.690
dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_ren.lut6_out[0] (frac_lut6)                                                   0.128     9.818
dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[0].ren[0] (DP_RAM16K)                                                   1.175    10.993
data arrival time                                                                                                                    10.993

clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[0].rclk[0] (DP_RAM16K)                                                  0.000     0.000
clock uncertainty                                                                                                           0.000     0.000
cell setup time                                                                                                            -0.128    -0.128
data required time                                                                                                                   -0.128
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.128
data arrival time                                                                                                                   -10.993
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -11.121


#Path 25
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[0].raddr[5] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                             0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                           0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                            1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                           0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                 1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                    1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                   0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                    1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                              0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                           1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                          0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                 0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                            0.047     6.976
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].in[4] (.names)                        1.292     8.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].out[0] (.names)                       0.110     8.378
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[3].in[1] (.names)                           0.892     9.270
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[3].out[0] (.names)                          0.110     9.380
dut.IBusCachedPlugin_cache._zz_5_[5].in[1] (.names)                                                                         0.310     9.690
dut.IBusCachedPlugin_cache._zz_5_[5].out[0] (.names)                                                                        0.110     9.800
dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[0].raddr[5] (DP_RAM16K)                                                  1.203    11.003
data arrival time                                                                                                                    11.003

clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[0].rclk[0] (DP_RAM16K)                                                   0.000     0.000
clock uncertainty                                                                                                           0.000     0.000
cell setup time                                                                                                            -0.108    -0.108
data required time                                                                                                                   -0.108
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.108
data arrival time                                                                                                                   -11.003
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -11.111


#Path 26
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[0].raddr[1] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                             0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                           0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                            1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                           0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                 1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                    1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                   0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                    1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                              0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                           1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                          0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                 0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                            0.047     6.976
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].in[4] (.names)                        1.292     8.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].out[0] (.names)                       0.110     8.378
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_3_A.in[1] (.names)                                                                 1.292     9.670
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_3_A.out[0] (.names)                                                                0.110     9.780
dut.IBusCachedPlugin_cache._zz_5_[1].in[1] (.names)                                                                         0.310    10.090
dut.IBusCachedPlugin_cache._zz_5_[1].out[0] (.names)                                                                        0.110    10.200
dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[0].raddr[1] (DP_RAM16K)                                                  0.803    11.003
data arrival time                                                                                                                    11.003

clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[0].rclk[0] (DP_RAM16K)                                                   0.000     0.000
clock uncertainty                                                                                                           0.000     0.000
cell setup time                                                                                                            -0.108    -0.108
data required time                                                                                                                   -0.108
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.108
data arrival time                                                                                                                   -11.003
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -11.111


#Path 27
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_11_in[3].raddr[3] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                             0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                           0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                            1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                           0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                 1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                    1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                   0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                    1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                              0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                           1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                          0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                 0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                            0.047     6.976
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].in[4] (.names)                        1.292     8.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].out[0] (.names)                       0.110     8.378
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_4_A.in[1] (.names)                                                                 0.892     9.270
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_4_A.out[0] (.names)                                                                0.110     9.380
dut.IBusCachedPlugin_cache._zz_5_[0].in[1] (.names)                                                                         0.310     9.690
dut.IBusCachedPlugin_cache._zz_5_[0].out[0] (.names)                                                                        0.110     9.800
dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_11_in[3].raddr[3] (DP_RAM16K)                                         1.175    10.975
data arrival time                                                                                                                    10.975

clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_11_in[3].rclk[0] (DP_RAM16K)                                          0.000     0.000
clock uncertainty                                                                                                           0.000     0.000
cell setup time                                                                                                            -0.108    -0.108
data required time                                                                                                                   -0.108
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.108
data arrival time                                                                                                                   -10.975
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -11.083


#Path 28
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[0].raddr[3] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                             0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                           0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                            1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                           0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                 1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                    1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                   0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                    1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                              0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                           1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                          0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                 0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                            0.047     6.976
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].in[4] (.names)                        1.292     8.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].out[0] (.names)                       0.110     8.378
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_4_A.in[1] (.names)                                                                 0.892     9.270
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_4_A.out[0] (.names)                                                                0.110     9.380
dut.IBusCachedPlugin_cache._zz_5_[0].in[1] (.names)                                                                         0.310     9.690
dut.IBusCachedPlugin_cache._zz_5_[0].out[0] (.names)                                                                        0.110     9.800
dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[0].raddr[3] (DP_RAM16K)                                                 1.175    10.975
data arrival time                                                                                                                    10.975

clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[0].rclk[0] (DP_RAM16K)                                                  0.000     0.000
clock uncertainty                                                                                                           0.000     0.000
cell setup time                                                                                                            -0.108    -0.108
data required time                                                                                                                   -0.108
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.108
data arrival time                                                                                                                   -10.975
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -11.083


#Path 29
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[64].raddr[3] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                             0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                           0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                            1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                           0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                 1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                    1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                   0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                    1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                              0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                           1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                          0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                 0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                            0.047     6.976
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].in[4] (.names)                        1.292     8.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].out[0] (.names)                       0.110     8.378
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_4_A.in[1] (.names)                                                                 0.892     9.270
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_4_A.out[0] (.names)                                                                0.110     9.380
dut.IBusCachedPlugin_cache._zz_5_[0].in[1] (.names)                                                                         0.310     9.690
dut.IBusCachedPlugin_cache._zz_5_[0].out[0] (.names)                                                                        0.110     9.800
dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[64].raddr[3] (DP_RAM16K)                                                1.175    10.975
data arrival time                                                                                                                    10.975

clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[64].rclk[0] (DP_RAM16K)                                                 0.000     0.000
clock uncertainty                                                                                                           0.000     0.000
cell setup time                                                                                                            -0.108    -0.108
data required time                                                                                                                   -0.108
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.108
data arrival time                                                                                                                   -10.975
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -11.083


#Path 30
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[5].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                             0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                           0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                            1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                           0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                 1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                    1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                   0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                    1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                              0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                           1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                          0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                 0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                            0.047     6.976
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].in[4] (.names)                        1.292     8.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].out[0] (.names)                       0.110     8.378
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_4_A.in[1] (.names)                                                                 0.892     9.270
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_4_A.out[0] (.names)                                                                0.110     9.380
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_27_D.in[3] (.names)                                                              0.310     9.690
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_27_D.out[0] (.names)                                                             0.110     9.800
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[5].D[0] (dffre)                                           1.270    11.070
data arrival time                                                                                                                    11.070

clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[5].C[0] (dffre)                                           0.027     0.027
clock uncertainty                                                                                                           0.000     0.027
cell setup time                                                                                                            -0.039    -0.012
data required time                                                                                                                   -0.012
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.012
data arrival time                                                                                                                   -11.070
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -11.082


#Path 31
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[0].ren[0] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                             0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                           0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                            1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                           0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                 1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                    1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                   0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                    1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                              0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                           1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                          0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                 0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                            0.047     6.976
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].in[4] (.names)                        1.292     8.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].out[0] (.names)                       0.110     8.378
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[2].in[1] (.names)                           0.892     9.270
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[2].out[0] (.names)                          0.110     9.380
dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_ren.in[3] (frac_lut6)                                                         0.310     9.690
dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_ren.lut6_out[0] (frac_lut6)                                                   0.128     9.818
dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[0].ren[0] (DP_RAM16K)                                                   0.775    10.593
data arrival time                                                                                                                    10.593

clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[0].rclk[0] (DP_RAM16K)                                                  0.000     0.000
clock uncertainty                                                                                                           0.000     0.000
cell setup time                                                                                                            -0.128    -0.128
data required time                                                                                                                   -0.128
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.128
data arrival time                                                                                                                   -10.593
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -10.721


#Path 32
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[0].raddr[3] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                             0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                           0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                            1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                           0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                 1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                    1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                   0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                    1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                              0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                           1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                          0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                 0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                            0.047     6.976
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].in[4] (.names)                        1.292     8.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].out[0] (.names)                       0.110     8.378
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_4_A.in[1] (.names)                                                                 0.892     9.270
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_4_A.out[0] (.names)                                                                0.110     9.380
dut.IBusCachedPlugin_cache._zz_5_[0].in[1] (.names)                                                                         0.310     9.690
dut.IBusCachedPlugin_cache._zz_5_[0].out[0] (.names)                                                                        0.110     9.800
dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[0].raddr[3] (DP_RAM16K)                                                 0.775    10.575
data arrival time                                                                                                                    10.575

clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[0].rclk[0] (DP_RAM16K)                                                  0.000     0.000
clock uncertainty                                                                                                           0.000     0.000
cell setup time                                                                                                            -0.108    -0.108
data required time                                                                                                                   -0.108
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.108
data arrival time                                                                                                                   -10.575
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -10.683


#Path 33
Startpoint: dut._zz_22_[1].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_169_[10].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                 0.000     0.000
dut._zz_22_[1].C[0] (dffre)                                                                           0.027     0.027
dut._zz_22_[1].Q[0] (dffre) [clock-to-output]                                                         0.057     0.084
dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A[4].in[1] (.names)                        1.082     1.166
dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A[4].out[0] (.names)                       0.110     1.276
dut._zz_321__$lut_Y_5_A_$lut_Y_A_$lut_Y_A_1_$lut_Y_A.in[0] (.names)                                   1.092     2.368
dut._zz_321__$lut_Y_5_A_$lut_Y_A_$lut_Y_A_1_$lut_Y_A.out[0] (.names)                                  0.110     2.478
dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[3].in[2] (.names)                         0.720     3.198
dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[3].out[0] (.names)                        0.110     3.308
dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_1.in[1] (.names)                                            1.120     4.428
dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_1.out[0] (.names)                                           0.110     4.538
dut._zz_321__$lut_Y_2_A_$lut_Y_A.in[1] (.names)                                                       1.292     5.830
dut._zz_321__$lut_Y_2_A_$lut_Y_A.out[0] (.names)                                                      0.110     5.940
dut._zz_321__$lut_Y_26_A.in[2] (.names)                                                               1.292     7.232
dut._zz_321__$lut_Y_26_A.out[0] (.names)                                                              0.110     7.342
dut._zz_320_[21].in[1] (.names)                                                                       1.492     8.834
dut._zz_320_[21].out[0] (.names)                                                                      0.110     8.944
dut._zz_169_[10].D[0] (dffre)                                                                         1.670    10.614
data arrival time                                                                                              10.614

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                 0.000     0.000
dut._zz_169_[10].C[0] (dffre)                                                                         0.027     0.027
clock uncertainty                                                                                     0.000     0.027
cell setup time                                                                                      -0.039    -0.012
data required time                                                                                             -0.012
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.012
data arrival time                                                                                             -10.614
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -10.626


#Path 34
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in_frac_lut6_lut6_out_2_in[1].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                           0.000     0.000
clock source latency                                                                                                                            0.000     0.000
clk.inpad[0] (.input)                                                                                                                           0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                                                 0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                                               0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                                                1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                                               0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                                     1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                                    0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                                        1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                                       0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                                        1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                                                  0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                                               1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                                              0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                                     0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                                                0.047     6.976
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout_$lut_Y_1_A_1.in[2] (.names)                        1.092     8.068
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout_$lut_Y_1_A_1.out[0] (.names)                       0.110     8.178
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cin_adder_cout_sumout[1].in[1] (.names)                                 1.292     9.470
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cin_adder_cout_sumout[1].out[0] (.names)                                0.110     9.580
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_12_D.in[4] (frac_lut6)                                                                               0.310     9.890
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_12_D.lut6_out[0] (frac_lut6)                                                                         0.128    10.018
dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in_frac_lut6_lut6_out_2_in[1].D[0] (dffre)                                   0.460    10.478
data arrival time                                                                                                                                        10.478

clock clk (rise edge)                                                                                                                           0.000     0.000
clock source latency                                                                                                                            0.000     0.000
clk.inpad[0] (.input)                                                                                                                           0.000     0.000
dut.IBusCachedPlugin_cache.fetchStage_hit_valid_frac_lut6_lut6_out_in_frac_lut6_lut6_out_2_in[1].C[0] (dffre)                                   0.027     0.027
clock uncertainty                                                                                                                               0.000     0.027
cell setup time                                                                                                                                -0.039    -0.012
data required time                                                                                                                                       -0.012
---------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                       -0.012
data arrival time                                                                                                                                       -10.478
---------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -10.490


#Path 35
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[4].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                    0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                  0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                   1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                  0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                        1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                       0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                           1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                          0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                           1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                     0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                  1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                 0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                        0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                   0.047     6.976
dut.IBusCachedPlugin_cache._zz_8__$lut_Y_A_2.in[4] (frac_lut6)                                                     1.092     8.068
dut.IBusCachedPlugin_cache._zz_8__$lut_Y_A_2.lut6_out[0] (frac_lut6)                                               0.128     8.196
dut.IBusCachedPlugin_cache._zz_8_[2].in[2] (.names)                                                                0.310     8.506
dut.IBusCachedPlugin_cache._zz_8_[2].out[0] (.names)                                                               0.110     8.616
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_28_D.in[1] (.names)                                                     0.310     8.926
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_28_D.out[0] (.names)                                                    0.110     9.036
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[4].D[0] (dffre)                                  1.270    10.306
data arrival time                                                                                                           10.306

clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[4].C[0] (dffre)                                  0.027     0.027
clock uncertainty                                                                                                  0.000     0.027
cell setup time                                                                                                   -0.039    -0.012
data required time                                                                                                          -0.012
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.012
data arrival time                                                                                                          -10.306
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                           -10.318


#Path 36
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[18].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                             0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                           0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                            1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                           0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                 1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                    1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                   0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                    1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                              0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                           1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                          0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                 0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                            0.047     6.976
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].in[4] (.names)                        1.292     8.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].out[0] (.names)                       0.110     8.378
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_14_D_$lut_Y_A.in[2] (frac_lut6)                                                  1.292     9.670
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_14_D_$lut_Y_A.lut6_out[0] (frac_lut6)                                            0.128     9.798
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_14_D.in[1] (.names)                                                              0.310    10.108
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_14_D.out[0] (.names)                                                             0.110    10.218
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[18].D[0] (dffre)                                          0.040    10.258
data arrival time                                                                                                                    10.258

clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[18].C[0] (dffre)                                          0.027     0.027
clock uncertainty                                                                                                           0.000     0.027
cell setup time                                                                                                            -0.039    -0.012
data required time                                                                                                                   -0.012
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.012
data arrival time                                                                                                                   -10.258
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -10.270


#Path 37
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[24].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                                       0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                                     0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                                      1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                                     0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                           1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                          0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                              1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                             0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                              1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                                        0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                                     1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                                    0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                           0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                                      0.047     6.976
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].in[4] (.names)                                  1.292     8.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].out[0] (.names)                                 0.110     8.378
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_1_adder_sumout_cin_adder_cout_sumout[0].in[1] (.names)                        1.292     9.670
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_1_adder_sumout_cin_adder_cout_sumout[0].out[0] (.names)                       0.110     9.780
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_8_D.in[5] (frac_lut6)                                                                      0.310    10.090
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_8_D.lut6_out[0] (frac_lut6)                                                                0.128    10.218
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[24].D[0] (dffre)                                                    0.040    10.258
data arrival time                                                                                                                              10.258

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[24].C[0] (dffre)                                                    0.027     0.027
clock uncertainty                                                                                                                     0.000     0.027
cell setup time                                                                                                                      -0.039    -0.012
data required time                                                                                                                             -0.012
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.012
data arrival time                                                                                                                             -10.258
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -10.270


#Path 38
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[6].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                             0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                           0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                            1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                           0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                 1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                    1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                   0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                    1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                              0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                           1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                          0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                 0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                            0.047     6.976
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].in[4] (.names)                        1.292     8.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].out[0] (.names)                       0.110     8.378
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_3_A.in[1] (.names)                                                                 1.292     9.670
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_3_A.out[0] (.names)                                                                0.110     9.780
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_26_D.in[3] (.names)                                                              0.310    10.090
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_26_D.out[0] (.names)                                                             0.110    10.200
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[6].D[0] (dffre)                                           0.040    10.240
data arrival time                                                                                                                    10.240

clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[6].C[0] (dffre)                                           0.027     0.027
clock uncertainty                                                                                                           0.000     0.027
cell setup time                                                                                                            -0.039    -0.012
data required time                                                                                                                   -0.012
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.012
data arrival time                                                                                                                   -10.240
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -10.252


#Path 39
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[16].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                             0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                           0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                            1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                           0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                 1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                    1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                   0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                    1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                              0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                           1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                          0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                 0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                            0.047     6.976
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].in[4] (.names)                        1.292     8.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].out[0] (.names)                       0.110     8.378
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_16_D_$lut_Y_A.in[1] (.names)                                                     1.292     9.670
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_16_D_$lut_Y_A.out[0] (.names)                                                    0.110     9.780
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_16_D.in[3] (.names)                                                              0.310    10.090
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_16_D.out[0] (.names)                                                             0.110    10.200
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[16].D[0] (dffre)                                          0.040    10.240
data arrival time                                                                                                                    10.240

clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[16].C[0] (dffre)                                          0.027     0.027
clock uncertainty                                                                                                           0.000     0.027
cell setup time                                                                                                            -0.039    -0.012
data required time                                                                                                                   -0.012
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.012
data arrival time                                                                                                                   -10.240
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -10.252


#Path 40
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[15].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                             0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                           0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                            1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                           0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                 1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                    1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                   0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                    1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                              0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                           1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                          0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                 0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                            0.047     6.976
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].in[4] (.names)                        1.292     8.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].out[0] (.names)                       0.110     8.378
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_17_D_$lut_Y_A.in[1] (.names)                                                     1.292     9.670
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_17_D_$lut_Y_A.out[0] (.names)                                                    0.110     9.780
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_17_D.in[3] (.names)                                                              0.310    10.090
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_17_D.out[0] (.names)                                                             0.110    10.200
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[15].D[0] (dffre)                                          0.040    10.240
data arrival time                                                                                                                    10.240

clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[15].C[0] (dffre)                                          0.027     0.027
clock uncertainty                                                                                                           0.000     0.027
cell setup time                                                                                                            -0.039    -0.012
data required time                                                                                                                   -0.012
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.012
data arrival time                                                                                                                   -10.240
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -10.252


#Path 41
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[28].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                             0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                           0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                            1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                           0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                 1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                    1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                   0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                    1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                              0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                           1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                          0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                 0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                            0.047     6.976
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].in[4] (.names)                        1.292     8.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].out[0] (.names)                       0.110     8.378
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_4_D_$lut_Y_A.in[1] (.names)                                                      1.292     9.670
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_4_D_$lut_Y_A.out[0] (.names)                                                     0.110     9.780
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_4_D.in[1] (.names)                                                               0.310    10.090
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_4_D.out[0] (.names)                                                              0.110    10.200
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[28].D[0] (dffre)                                          0.040    10.240
data arrival time                                                                                                                    10.240

clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[28].C[0] (dffre)                                          0.027     0.027
clock uncertainty                                                                                                           0.000     0.027
cell setup time                                                                                                            -0.039    -0.012
data required time                                                                                                                   -0.012
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.012
data arrival time                                                                                                                   -10.240
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -10.252


#Path 42
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[22].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                  0.000     0.000
clock source latency                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                  0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                                        0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                                      0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                                       1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                                      0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                            1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                           0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                               1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                              0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                               1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                                         0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                                      1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                                     0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                            0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                                       0.047     6.976
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].in[4] (.names)                                   1.292     8.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].out[0] (.names)                                  0.110     8.378
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[0].in[1] (.names)                        0.310     8.688
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_11_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[0].out[0] (.names)                       0.110     8.798
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_10_D.in[5] (frac_lut6)                                                                      1.092     9.890
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_10_D.lut6_out[0] (frac_lut6)                                                                0.128    10.018
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[22].D[0] (dffre)                                                     0.040    10.058
data arrival time                                                                                                                               10.058

clock clk (rise edge)                                                                                                                  0.000     0.000
clock source latency                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                  0.000     0.000
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[22].C[0] (dffre)                                                     0.027     0.027
clock uncertainty                                                                                                                      0.000     0.027
cell setup time                                                                                                                       -0.039    -0.012
data required time                                                                                                                              -0.012
------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              -0.012
data arrival time                                                                                                                              -10.058
------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -10.070


#Path 43
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[29].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                           0.000     0.000
clock source latency                                                                                                                            0.000     0.000
clk.inpad[0] (.input)                                                                                                                           0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                                                 0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                                               0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                                                1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                                               0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                                     1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                                    0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                                        1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                                       0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                                        1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                                                  0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                                               1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                                              0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                                     0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                                                0.047     6.976
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout_$lut_Y_1_A_1.in[2] (.names)                        1.092     8.068
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout_$lut_Y_1_A_1.out[0] (.names)                       0.110     8.178
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_4_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[1].in[1] (.names)                                  1.292     9.470
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_4_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[1].out[0] (.names)                                 0.110     9.580
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_3_D.in[4] (frac_lut6)                                                                                0.310     9.890
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_3_D.lut6_out[0] (frac_lut6)                                                                          0.128    10.018
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[29].D[0] (dffre)                                                              0.040    10.058
data arrival time                                                                                                                                        10.058

clock clk (rise edge)                                                                                                                           0.000     0.000
clock source latency                                                                                                                            0.000     0.000
clk.inpad[0] (.input)                                                                                                                           0.000     0.000
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[29].C[0] (dffre)                                                              0.027     0.027
clock uncertainty                                                                                                                               0.000     0.027
cell setup time                                                                                                                                -0.039    -0.012
data required time                                                                                                                                       -0.012
---------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                       -0.012
data arrival time                                                                                                                                       -10.058
---------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -10.070


#Path 44
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[27].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                             0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                           0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                            1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                           0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                 1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                    1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                   0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                    1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                              0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                           1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                          0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                 0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                            0.047     6.976
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].in[4] (.names)                        1.292     8.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].out[0] (.names)                       0.110     8.378
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_5_D_$lut_Y_A.in[2] (frac_lut6)                                                   1.092     9.470
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_5_D_$lut_Y_A.lut6_out[0] (frac_lut6)                                             0.128     9.598
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_5_D.in[1] (.names)                                                               0.310     9.908
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_5_D.out[0] (.names)                                                              0.110    10.018
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[27].D[0] (dffre)                                          0.040    10.058
data arrival time                                                                                                                    10.058

clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[27].C[0] (dffre)                                          0.027     0.027
clock uncertainty                                                                                                           0.000     0.027
cell setup time                                                                                                            -0.039    -0.012
data required time                                                                                                                   -0.012
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.012
data arrival time                                                                                                                   -10.058
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -10.070


#Path 45
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[13].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                  0.000     0.000
clock source latency                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                  0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                                        0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                                      0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                                       1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                                      0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                            1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                           0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                               1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                              0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                               1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                                         0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                                      1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                                     0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                            0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                                       0.047     6.976
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].in[4] (.names)                                   1.292     8.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].out[0] (.names)                                  0.110     8.378
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_20_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[0].in[1] (.names)                        1.092     9.470
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_20_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[0].out[0] (.names)                       0.110     9.580
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_19_D.in[5] (frac_lut6)                                                                      0.310     9.890
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_19_D.lut6_out[0] (frac_lut6)                                                                0.128    10.018
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[13].D[0] (dffre)                                                     0.040    10.058
data arrival time                                                                                                                               10.058

clock clk (rise edge)                                                                                                                  0.000     0.000
clock source latency                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                  0.000     0.000
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[13].C[0] (dffre)                                                     0.027     0.027
clock uncertainty                                                                                                                      0.000     0.027
cell setup time                                                                                                                       -0.039    -0.012
data required time                                                                                                                              -0.012
------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              -0.012
data arrival time                                                                                                                              -10.058
------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -10.070


#Path 46
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[0].raddr[2] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                    0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                  0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                   1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                  0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                        1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                       0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                           1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                          0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                           1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                     0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                  1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                 0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                        0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                   0.047     6.976
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_2_A_2.in[4] (frac_lut6)                                                   1.092     8.068
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_2_A_2.lut6_out[0] (frac_lut6)                                             0.128     8.196
dut.IBusCachedPlugin_cache._zz_5_[2].in[2] (.names)                                                                0.310     8.506
dut.IBusCachedPlugin_cache._zz_5_[2].out[0] (.names)                                                               0.110     8.616
dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[0].raddr[2] (DP_RAM16K)                                         1.203     9.819
data arrival time                                                                                                            9.819

clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[0].rclk[0] (DP_RAM16K)                                          0.000     0.000
clock uncertainty                                                                                                  0.000     0.000
cell setup time                                                                                                   -0.108    -0.108
data required time                                                                                                          -0.108
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.108
data arrival time                                                                                                           -9.819
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -9.927


#Path 47
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[64].raddr[5] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                    0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                  0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                   1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                  0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                        1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                       0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                           1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                          0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                           1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                     0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                  1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                 0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                        0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                   0.047     6.976
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_2_A_2.in[4] (frac_lut6)                                                   1.092     8.068
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_2_A_2.lut6_out[0] (frac_lut6)                                             0.128     8.196
dut.IBusCachedPlugin_cache._zz_5_[2].in[2] (.names)                                                                0.310     8.506
dut.IBusCachedPlugin_cache._zz_5_[2].out[0] (.names)                                                               0.110     8.616
dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[64].raddr[5] (DP_RAM16K)                                       1.203     9.819
data arrival time                                                                                                            9.819

clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[64].rclk[0] (DP_RAM16K)                                        0.000     0.000
clock uncertainty                                                                                                  0.000     0.000
cell setup time                                                                                                   -0.108    -0.108
data required time                                                                                                          -0.108
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.108
data arrival time                                                                                                           -9.819
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -9.927


#Path 48
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[0].raddr[7] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                    0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                  0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                   1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                  0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                        1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                       0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                           1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                          0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                           1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                     0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                  1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                 0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                        0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                   0.047     6.976
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_2.in[4] (frac_lut6)                                                     1.092     8.068
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_2.lut6_out[0] (frac_lut6)                                               0.128     8.196
dut.IBusCachedPlugin_cache._zz_5_[4].in[2] (.names)                                                                0.310     8.506
dut.IBusCachedPlugin_cache._zz_5_[4].out[0] (.names)                                                               0.110     8.616
dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[0].raddr[7] (DP_RAM16K)                                        1.175     9.791
data arrival time                                                                                                            9.791

clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[0].rclk[0] (DP_RAM16K)                                         0.000     0.000
clock uncertainty                                                                                                  0.000     0.000
cell setup time                                                                                                   -0.108    -0.108
data required time                                                                                                          -0.108
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.108
data arrival time                                                                                                           -9.791
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -9.899


#Path 49
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[64].raddr[7] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                    0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                  0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                   1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                  0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                        1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                       0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                           1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                          0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                           1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                     0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                  1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                 0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                        0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                   0.047     6.976
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_2.in[4] (frac_lut6)                                                     1.092     8.068
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_2.lut6_out[0] (frac_lut6)                                               0.128     8.196
dut.IBusCachedPlugin_cache._zz_5_[4].in[2] (.names)                                                                0.310     8.506
dut.IBusCachedPlugin_cache._zz_5_[4].out[0] (.names)                                                               0.110     8.616
dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[64].raddr[7] (DP_RAM16K)                                       1.175     9.791
data arrival time                                                                                                            9.791

clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[64].rclk[0] (DP_RAM16K)                                        0.000     0.000
clock uncertainty                                                                                                  0.000     0.000
cell setup time                                                                                                   -0.108    -0.108
data required time                                                                                                          -0.108
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.108
data arrival time                                                                                                           -9.791
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -9.899


#Path 50
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[0].raddr[7] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                    0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                  0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                   1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                  0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                        1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                       0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                           1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                          0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                           1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                     0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                  1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                 0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                        0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                   0.047     6.976
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_2.in[4] (frac_lut6)                                                     1.092     8.068
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_2.lut6_out[0] (frac_lut6)                                               0.128     8.196
dut.IBusCachedPlugin_cache._zz_5_[4].in[2] (.names)                                                                0.310     8.506
dut.IBusCachedPlugin_cache._zz_5_[4].out[0] (.names)                                                               0.110     8.616
dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[0].raddr[7] (DP_RAM16K)                                        1.175     9.791
data arrival time                                                                                                            9.791

clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[0].rclk[0] (DP_RAM16K)                                         0.000     0.000
clock uncertainty                                                                                                  0.000     0.000
cell setup time                                                                                                   -0.108    -0.108
data required time                                                                                                          -0.108
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.108
data arrival time                                                                                                           -9.791
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -9.899


#Path 51
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[64].raddr[6] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                    0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                  0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                   1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                  0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                        1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                       0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                           1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                          0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                           1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                     0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                  1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                 0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                        0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                   0.047     6.976
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_1_A_2.in[4] (frac_lut6)                                                   1.092     8.068
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_1_A_2.lut6_out[0] (frac_lut6)                                             0.128     8.196
dut.IBusCachedPlugin_cache._zz_5_[3].in[2] (.names)                                                                0.310     8.506
dut.IBusCachedPlugin_cache._zz_5_[3].out[0] (.names)                                                               0.110     8.616
dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[64].raddr[6] (DP_RAM16K)                                       1.175     9.791
data arrival time                                                                                                            9.791

clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[64].rclk[0] (DP_RAM16K)                                        0.000     0.000
clock uncertainty                                                                                                  0.000     0.000
cell setup time                                                                                                   -0.108    -0.108
data required time                                                                                                          -0.108
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.108
data arrival time                                                                                                           -9.791
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -9.899


#Path 52
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[0].raddr[3] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                    0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                  0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                   1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                  0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                        1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                       0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                           1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                          0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                           1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                     0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                  1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                 0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                        0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                   0.047     6.976
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_1_A_2.in[4] (frac_lut6)                                                   1.092     8.068
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_1_A_2.lut6_out[0] (frac_lut6)                                             0.128     8.196
dut.IBusCachedPlugin_cache._zz_5_[3].in[2] (.names)                                                                0.310     8.506
dut.IBusCachedPlugin_cache._zz_5_[3].out[0] (.names)                                                               0.110     8.616
dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[0].raddr[3] (DP_RAM16K)                                         1.175     9.791
data arrival time                                                                                                            9.791

clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[0].rclk[0] (DP_RAM16K)                                          0.000     0.000
clock uncertainty                                                                                                  0.000     0.000
cell setup time                                                                                                   -0.108    -0.108
data required time                                                                                                          -0.108
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.108
data arrival time                                                                                                           -9.791
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -9.899


#Path 53
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[0].raddr[6] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                    0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                  0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                   1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                  0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                        1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                       0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                           1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                          0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                           1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                     0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                  1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                 0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                        0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                   0.047     6.976
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_1_A_2.in[4] (frac_lut6)                                                   1.092     8.068
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_1_A_2.lut6_out[0] (frac_lut6)                                             0.128     8.196
dut.IBusCachedPlugin_cache._zz_5_[3].in[2] (.names)                                                                0.310     8.506
dut.IBusCachedPlugin_cache._zz_5_[3].out[0] (.names)                                                               0.110     8.616
dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[0].raddr[6] (DP_RAM16K)                                        1.175     9.791
data arrival time                                                                                                            9.791

clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[0].rclk[0] (DP_RAM16K)                                         0.000     0.000
clock uncertainty                                                                                                  0.000     0.000
cell setup time                                                                                                   -0.108    -0.108
data required time                                                                                                          -0.108
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.108
data arrival time                                                                                                           -9.791
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -9.899


#Path 54
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[0].raddr[6] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                    0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                  0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                   1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                  0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                        1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                       0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                           1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                          0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                           1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                     0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                  1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                 0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                        0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                   0.047     6.976
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_1_A_2.in[4] (frac_lut6)                                                   1.092     8.068
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_1_A_2.lut6_out[0] (frac_lut6)                                             0.128     8.196
dut.IBusCachedPlugin_cache._zz_5_[3].in[2] (.names)                                                                0.310     8.506
dut.IBusCachedPlugin_cache._zz_5_[3].out[0] (.names)                                                               0.110     8.616
dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[0].raddr[6] (DP_RAM16K)                                        1.175     9.791
data arrival time                                                                                                            9.791

clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[0].rclk[0] (DP_RAM16K)                                         0.000     0.000
clock uncertainty                                                                                                  0.000     0.000
cell setup time                                                                                                   -0.108    -0.108
data required time                                                                                                          -0.108
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.108
data arrival time                                                                                                           -9.791
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -9.899


#Path 55
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[0].raddr[2] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                    0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                  0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                   1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                  0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                        1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                       0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                           1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                          0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                           1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                     0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                  1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                 0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                        0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                   0.047     6.976
dut.IBusCachedPlugin_cache._zz_8__$lut_Y_A_2.in[4] (frac_lut6)                                                     1.092     8.068
dut.IBusCachedPlugin_cache._zz_8__$lut_Y_A_2.lut6_out[0] (frac_lut6)                                               0.128     8.196
dut.IBusCachedPlugin_cache._zz_8_[2].in[2] (.names)                                                                0.310     8.506
dut.IBusCachedPlugin_cache._zz_8_[2].out[0] (.names)                                                               0.110     8.616
dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[0].raddr[2] (DP_RAM16K)                                        1.175     9.791
data arrival time                                                                                                            9.791

clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[0].rclk[0] (DP_RAM16K)                                         0.000     0.000
clock uncertainty                                                                                                  0.000     0.000
cell setup time                                                                                                   -0.108    -0.108
data required time                                                                                                          -0.108
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.108
data arrival time                                                                                                           -9.791
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -9.899


#Path 56
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[64].raddr[2] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                    0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                  0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                   1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                  0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                        1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                       0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                           1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                          0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                           1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                     0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                  1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                 0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                        0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                   0.047     6.976
dut.IBusCachedPlugin_cache._zz_8__$lut_Y_A_2.in[4] (frac_lut6)                                                     1.092     8.068
dut.IBusCachedPlugin_cache._zz_8__$lut_Y_A_2.lut6_out[0] (frac_lut6)                                               0.128     8.196
dut.IBusCachedPlugin_cache._zz_8_[2].in[2] (.names)                                                                0.310     8.506
dut.IBusCachedPlugin_cache._zz_8_[2].out[0] (.names)                                                               0.110     8.616
dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[64].raddr[2] (DP_RAM16K)                                       1.175     9.791
data arrival time                                                                                                            9.791

clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[64].rclk[0] (DP_RAM16K)                                        0.000     0.000
clock uncertainty                                                                                                  0.000     0.000
cell setup time                                                                                                   -0.108    -0.108
data required time                                                                                                          -0.108
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.108
data arrival time                                                                                                           -9.791
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -9.899


#Path 57
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_11_in[3].raddr[2] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                    0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                  0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                   1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                  0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                        1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                       0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                           1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                          0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                           1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                     0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                  1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                 0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                        0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                   0.047     6.976
dut.IBusCachedPlugin_cache._zz_8__$lut_Y_A_2.in[4] (frac_lut6)                                                     1.092     8.068
dut.IBusCachedPlugin_cache._zz_8__$lut_Y_A_2.lut6_out[0] (frac_lut6)                                               0.128     8.196
dut.IBusCachedPlugin_cache._zz_8_[2].in[2] (.names)                                                                0.310     8.506
dut.IBusCachedPlugin_cache._zz_8_[2].out[0] (.names)                                                               0.110     8.616
dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_11_in[3].raddr[2] (DP_RAM16K)                                1.175     9.791
data arrival time                                                                                                            9.791

clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_11_in[3].rclk[0] (DP_RAM16K)                                 0.000     0.000
clock uncertainty                                                                                                  0.000     0.000
cell setup time                                                                                                   -0.108    -0.108
data required time                                                                                                          -0.108
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.108
data arrival time                                                                                                           -9.791
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -9.899


#Path 58
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[0].raddr[2] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                    0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                  0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                   1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                  0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                        1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                       0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                           1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                          0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                           1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                     0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                  1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                 0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                        0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                   0.047     6.976
dut.IBusCachedPlugin_cache._zz_8__$lut_Y_A_2.in[4] (frac_lut6)                                                     1.092     8.068
dut.IBusCachedPlugin_cache._zz_8__$lut_Y_A_2.lut6_out[0] (frac_lut6)                                               0.128     8.196
dut.IBusCachedPlugin_cache._zz_8_[2].in[2] (.names)                                                                0.310     8.506
dut.IBusCachedPlugin_cache._zz_8_[2].out[0] (.names)                                                               0.110     8.616
dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[0].raddr[2] (DP_RAM16K)                                        1.175     9.791
data arrival time                                                                                                            9.791

clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[0].rclk[0] (DP_RAM16K)                                         0.000     0.000
clock uncertainty                                                                                                  0.000     0.000
cell setup time                                                                                                   -0.108    -0.108
data required time                                                                                                          -0.108
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.108
data arrival time                                                                                                           -9.791
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -9.899


#Path 59
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[0].raddr[4] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                    0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                  0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                   1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                  0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                        1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                       0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                           1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                          0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                           1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                     0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                  1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                 0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                        0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                   0.047     6.976
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_2.in[4] (frac_lut6)                                                     1.092     8.068
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_2.lut6_out[0] (frac_lut6)                                               0.128     8.196
dut.IBusCachedPlugin_cache._zz_5_[4].in[2] (.names)                                                                0.310     8.506
dut.IBusCachedPlugin_cache._zz_5_[4].out[0] (.names)                                                               0.110     8.616
dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[0].raddr[4] (DP_RAM16K)                                         1.175     9.791
data arrival time                                                                                                            9.791

clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.IBusCachedPlugin_cache.ways_0_tags.0.0.0_d_out[0].rclk[0] (DP_RAM16K)                                          0.000     0.000
clock uncertainty                                                                                                  0.000     0.000
cell setup time                                                                                                   -0.108    -0.108
data required time                                                                                                          -0.108
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.108
data arrival time                                                                                                           -9.791
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -9.899


#Path 60
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[30].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                             0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                           0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                            1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                           0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                 1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                    1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                   0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                    1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                              0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                           1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                          0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                 0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                            0.047     6.976
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].in[4] (.names)                        1.292     8.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].out[0] (.names)                       0.110     8.378
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_2_D_$lut_Y_A.in[2] (frac_lut6)                                                   0.892     9.270
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_2_D_$lut_Y_A.lut6_out[0] (frac_lut6)                                             0.128     9.398
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_2_D.in[1] (.names)                                                               0.310     9.708
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_2_D.out[0] (.names)                                                              0.110     9.818
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[30].D[0] (dffre)                                          0.040     9.858
data arrival time                                                                                                                     9.858

clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[30].C[0] (dffre)                                          0.027     0.027
clock uncertainty                                                                                                           0.000     0.027
cell setup time                                                                                                            -0.039    -0.012
data required time                                                                                                                   -0.012
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.012
data arrival time                                                                                                                    -9.858
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -9.870


#Path 61
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_isIoAccess.D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input)                                                                                                          0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                                0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                              0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                               1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                              0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                    1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                   0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                       1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                      0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                       1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                                 0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                              1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                             0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                    0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                               0.047     6.976
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].in[4] (.names)                           1.292     8.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].out[0] (.names)                          0.110     8.378
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_isIoAccess_dffre_Q_D_$lut_Y_A.in[2] (frac_lut6)                             0.892     9.270
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_isIoAccess_dffre_Q_D_$lut_Y_A.lut6_out[0] (frac_lut6)                       0.128     9.398
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_isIoAccess_dffre_Q_D.in[1] (.names)                                         0.310     9.708
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_isIoAccess_dffre_Q_D.out[0] (.names)                                        0.110     9.818
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_isIoAccess.D[0] (dffre)                                                     0.040     9.858
data arrival time                                                                                                                        9.858

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input)                                                                                                          0.000     0.000
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_isIoAccess.C[0] (dffre)                                                     0.027     0.027
clock uncertainty                                                                                                              0.000     0.027
cell setup time                                                                                                               -0.039    -0.012
data required time                                                                                                                      -0.012
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.012
data arrival time                                                                                                                       -9.858
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -9.870


#Path 62
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input)                                                                                                          0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                                0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                              0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                               1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                              0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                    1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                   0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                       1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                      0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                       1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                                 0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                              1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                             0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                    0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                               0.047     6.976
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].in[4] (.names)                           1.292     8.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].out[0] (.names)                          0.110     8.378
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[3].in[1] (.names)                              0.892     9.270
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[3].out[0] (.names)                             0.110     9.380
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout_$lut_A_Y.in[1] (.names)                        0.310     9.690
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout_$lut_A_Y.out[0] (.names)                       0.110     9.800
dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0].D[0] (dffre)                                                    0.040     9.840
data arrival time                                                                                                                        9.840

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
clk.inpad[0] (.input)                                                                                                          0.000     0.000
dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[0].C[0] (dffre)                                                    0.027     0.027
clock uncertainty                                                                                                              0.000     0.027
cell setup time                                                                                                               -0.039    -0.012
data required time                                                                                                                      -0.012
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.012
data arrival time                                                                                                                       -9.840
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -9.852


#Path 63
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input)                                                                                                            0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                                  0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                                0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                                 1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                                0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                      1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                     0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                         1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                        0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                         1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                                   0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                                1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                               0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                      0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                                 0.047     6.976
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].in[4] (.names)                             1.292     8.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].out[0] (.names)                            0.110     8.378
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[2].in[1] (.names)                                0.892     9.270
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[2].out[0] (.names)                               0.110     9.380
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout_$lut_A_1_Y.in[1] (.names)                        0.310     9.690
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout_$lut_A_1_Y.out[0] (.names)                       0.110     9.800
dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5].D[0] (dffre)                                                      0.040     9.840
data arrival time                                                                                                                          9.840

clock clk (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input)                                                                                                            0.000     0.000
dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[5].C[0] (dffre)                                                      0.027     0.027
clock uncertainty                                                                                                                0.000     0.027
cell setup time                                                                                                                 -0.039    -0.012
data required time                                                                                                                        -0.012
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.012
data arrival time                                                                                                                         -9.840
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -9.852


#Path 64
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input)                                                                                                            0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                                  0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                                0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                                 1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                                0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                      1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                     0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                         1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                        0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                         1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                                   0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                                1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                               0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                      0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                                 0.047     6.976
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].in[4] (.names)                             1.292     8.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].out[0] (.names)                            0.110     8.378
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[3].in[1] (.names)                                0.892     9.270
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[3].out[0] (.names)                               0.110     9.380
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout_$lut_A_2_Y.in[1] (.names)                        0.310     9.690
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout_$lut_A_2_Y.out[0] (.names)                       0.110     9.800
dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1].D[0] (dffre)                                                      0.040     9.840
data arrival time                                                                                                                          9.840

clock clk (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                             0.000     0.000
clk.inpad[0] (.input)                                                                                                            0.000     0.000
dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_10_in[1].C[0] (dffre)                                                      0.027     0.027
clock uncertainty                                                                                                                0.000     0.027
cell setup time                                                                                                                 -0.039    -0.012
data required time                                                                                                                        -0.012
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.012
data arrival time                                                                                                                         -9.840
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -9.852


#Path 65
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[11].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                             0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                           0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                            1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                           0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                 1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                    1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                   0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                    1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                              0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                           1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                          0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                 0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                            0.047     6.976
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].in[4] (.names)                        1.292     8.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].out[0] (.names)                       0.110     8.378
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[2].in[1] (.names)                           0.892     9.270
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_3_adder_sumout_cout_adder_cin_sumout[2].out[0] (.names)                          0.110     9.380
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_21_D.in[3] (.names)                                                              0.310     9.690
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_21_D.out[0] (.names)                                                             0.110     9.800
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[11].D[0] (dffre)                                          0.040     9.840
data arrival time                                                                                                                     9.840

clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[11].C[0] (dffre)                                          0.027     0.027
clock uncertainty                                                                                                           0.000     0.027
cell setup time                                                                                                            -0.039    -0.012
data required time                                                                                                                   -0.012
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.012
data arrival time                                                                                                                    -9.840
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -9.852


#Path 66
Startpoint: dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_209_[18].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3].C[0] (dffre)                       0.027     0.027
dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3].Q[0] (dffre) [clock-to-output]     0.057     0.084
dut._zz_89__$lut_Y_22_A_1[5].in[0] (.names)                                         1.254     1.338
dut._zz_89__$lut_Y_22_A_1[5].out[0] (.names)                                        0.110     1.448
dut._zz_89__$lut_Y_16_A_1.in[3] (frac_lut6)                                         1.492     2.940
dut._zz_89__$lut_Y_16_A_1.lut6_out[0] (frac_lut6)                                   0.128     3.068
dut._zz_89__frac_lut6_lut6_out_3_in[1].in[2] (.names)                               1.492     4.560
dut._zz_89__frac_lut6_lut6_out_3_in[1].out[0] (.names)                              0.110     4.670
dut._zz_89__$lut_Y_12_A[3].in[1] (.names)                                           1.292     5.962
dut._zz_89__$lut_Y_12_A[3].out[0] (.names)                                          0.110     6.072
dut._zz_89_[18].in[2] (.names)                                                      0.920     6.992
dut._zz_89_[18].out[0] (.names)                                                     0.110     7.102
dut.decode_RS1[18].in[5] (frac_lut6)                                                1.120     8.222
dut.decode_RS1[18].lut6_out[0] (frac_lut6)                                          0.128     8.350
dut._zz_209_[18].D[0] (dffre)                                                       1.442     9.792
data arrival time                                                                             9.792

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
dut._zz_209_[18].C[0] (dffre)                                                       0.027     0.027
clock uncertainty                                                                   0.000     0.027
cell setup time                                                                    -0.039    -0.012
data required time                                                                           -0.012
---------------------------------------------------------------------------------------------------
data required time                                                                           -0.012
data arrival time                                                                            -9.792
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -9.804


#Path 67
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[0].raddr[5] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                    0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                  0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                   1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                  0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                        1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                       0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                           1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                          0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                           1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                     0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                  1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                 0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                        0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                   0.047     6.976
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_2_A_2.in[4] (frac_lut6)                                                   1.092     8.068
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_2_A_2.lut6_out[0] (frac_lut6)                                             0.128     8.196
dut.IBusCachedPlugin_cache._zz_5_[2].in[2] (.names)                                                                0.310     8.506
dut.IBusCachedPlugin_cache._zz_5_[2].out[0] (.names)                                                               0.110     8.616
dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[0].raddr[5] (DP_RAM16K)                                        1.003     9.619
data arrival time                                                                                                            9.619

clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.IBusCachedPlugin_cache.ways_0_datas.0.0.0_d_out[0].rclk[0] (DP_RAM16K)                                         0.000     0.000
clock uncertainty                                                                                                  0.000     0.000
cell setup time                                                                                                   -0.108    -0.108
data required time                                                                                                          -0.108
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.108
data arrival time                                                                                                           -9.619
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -9.727


#Path 68
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_11_in[3].raddr[5] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                    0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                  0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                   1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                  0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                        1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                       0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                           1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                          0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                           1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                     0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                  1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                 0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                        0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                   0.047     6.976
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_2_A_2.in[4] (frac_lut6)                                                   1.092     8.068
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_2_A_2.lut6_out[0] (frac_lut6)                                             0.128     8.196
dut.IBusCachedPlugin_cache._zz_5_[2].in[2] (.names)                                                                0.310     8.506
dut.IBusCachedPlugin_cache._zz_5_[2].out[0] (.names)                                                               0.110     8.616
dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_11_in[3].raddr[5] (DP_RAM16K)                                1.003     9.619
data arrival time                                                                                                            9.619

clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_11_in[3].rclk[0] (DP_RAM16K)                                 0.000     0.000
clock uncertainty                                                                                                  0.000     0.000
cell setup time                                                                                                   -0.108    -0.108
data required time                                                                                                          -0.108
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.108
data arrival time                                                                                                           -9.619
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -9.727


#Path 69
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[0].raddr[5] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                    0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                  0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                   1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                  0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                        1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                       0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                           1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                          0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                           1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                     0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                  1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                 0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                        0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                   0.047     6.976
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_2_A_2.in[4] (frac_lut6)                                                   1.092     8.068
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_2_A_2.lut6_out[0] (frac_lut6)                                             0.128     8.196
dut.IBusCachedPlugin_cache._zz_5_[2].in[2] (.names)                                                                0.310     8.506
dut.IBusCachedPlugin_cache._zz_5_[2].out[0] (.names)                                                               0.110     8.616
dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[0].raddr[5] (DP_RAM16K)                                        1.003     9.619
data arrival time                                                                                                            9.619

clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.IBusCachedPlugin_cache.ways_0_datas.0.3.0_d_out[0].rclk[0] (DP_RAM16K)                                         0.000     0.000
clock uncertainty                                                                                                  0.000     0.000
cell setup time                                                                                                   -0.108    -0.108
data required time                                                                                                          -0.108
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.108
data arrival time                                                                                                           -9.619
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -9.727


#Path 70
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_11_in[3].raddr[7] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                    0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                  0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                   1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                  0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                        1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                       0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                           1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                          0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                           1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                     0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                  1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                 0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                        0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                   0.047     6.976
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_2.in[4] (frac_lut6)                                                     1.092     8.068
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_2.lut6_out[0] (frac_lut6)                                               0.128     8.196
dut.IBusCachedPlugin_cache._zz_5_[4].in[2] (.names)                                                                0.310     8.506
dut.IBusCachedPlugin_cache._zz_5_[4].out[0] (.names)                                                               0.110     8.616
dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_11_in[3].raddr[7] (DP_RAM16K)                                0.975     9.591
data arrival time                                                                                                            9.591

clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_11_in[3].rclk[0] (DP_RAM16K)                                 0.000     0.000
clock uncertainty                                                                                                  0.000     0.000
cell setup time                                                                                                   -0.108    -0.108
data required time                                                                                                          -0.108
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.108
data arrival time                                                                                                           -9.591
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -9.699


#Path 71
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.CsrPlugin_mepc[26].D[0] (dff clocked by clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                    0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                  0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                   1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                  0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                        1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                       0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4].in[0] (.names)                                           1.692     4.190
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4].out[0] (.names)                                          0.110     4.300
dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[3].in[2] (.names)                                                  1.520     5.820
dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[3].out[0] (.names)                                                 0.110     5.930
dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_$lut_A_Y.in[1] (.names)                                            1.120     7.050
dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_$lut_A_Y.out[0] (.names)                                           0.110     7.160
dut.CsrPlugin_mepc_dff_Q_5_D.in[0] (.names)                                                                        1.292     8.452
dut.CsrPlugin_mepc_dff_Q_5_D.out[0] (.names)                                                                       0.110     8.562
dut.CsrPlugin_mepc[26].D[0] (dff)                                                                                  1.070     9.632
data arrival time                                                                                                            9.632

clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.CsrPlugin_mepc[26].C[0] (dff)                                                                                  0.027     0.027
clock uncertainty                                                                                                  0.000     0.027
cell setup time                                                                                                   -0.039    -0.012
data required time                                                                                                          -0.012
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.012
data arrival time                                                                                                           -9.632
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -9.644


#Path 72
Startpoint: dut._zz_51_[1].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_209_[3].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                 0.000     0.000
dut._zz_51_[1].C[0] (dffre)                                                           0.027     0.027
dut._zz_51_[1].Q[0] (dffre) [clock-to-output]                                         0.057     0.084
dut._zz_167_[1].in[0] (frac_lut6)                                                     1.254     1.338
dut._zz_167_[1].lut6_out[0] (frac_lut6)                                               0.128     1.466
dut._zz_316_[1].in[1] (.names)                                                        1.292     2.758
dut._zz_316_[1].out[0] (.names)                                                       0.110     2.868
dut._zz_313__adder_sumout_20_cout.a[0] (adder)                                        1.217     4.085
dut._zz_313__adder_sumout_20_cout.cout[0] (adder)                                     0.026     4.111
dut._zz_313__adder_sumout_9_cout.cin[0] (adder)                                       0.000     4.111
dut._zz_313__adder_sumout_9_cout.cout[0] (adder)                                      0.025     4.136
dut._zz_313__adder_sumout_6_cout.cin[0] (adder)                                       0.000     4.136
dut._zz_313__adder_sumout_6_cout.sumout[0] (adder)                                    0.049     4.185
dut._zz_232_[3].in[2] (.names)                                                        0.920     5.105
dut._zz_232_[3].out[0] (.names)                                                       0.110     5.215
dut._zz_42__frac_lut6_lut6_out_11_in[0].in[5] (frac_lut6)                             0.310     5.525
dut._zz_42__frac_lut6_lut6_out_11_in[0].lut6_out[0] (frac_lut6)                       0.128     5.653
dut._zz_42_[3].in[5] (frac_lut6)                                                      1.092     6.745
dut._zz_42_[3].lut6_out[0] (frac_lut6)                                                0.128     6.873
dut.decode_RS1[3].in[2] (.names)                                                      1.092     7.965
dut.decode_RS1[3].out[0] (.names)                                                     0.110     8.075
dut._zz_209_[3].D[0] (dffre)                                                          1.470     9.545
data arrival time                                                                               9.545

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                 0.000     0.000
dut._zz_209_[3].C[0] (dffre)                                                          0.027     0.027
clock uncertainty                                                                     0.000     0.027
cell setup time                                                                      -0.039    -0.012
data required time                                                                             -0.012
-----------------------------------------------------------------------------------------------------
data required time                                                                             -0.012
data arrival time                                                                              -9.545
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -9.557


#Path 73
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[8].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                    0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                  0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                   1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                  0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                        1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                       0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                           1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                          0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                           1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                     0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                  1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                 0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                        0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                   0.047     6.976
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_1_A_2.in[4] (frac_lut6)                                                   1.092     8.068
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_1_A_2.lut6_out[0] (frac_lut6)                                             0.128     8.196
dut.IBusCachedPlugin_cache._zz_5_[3].in[2] (.names)                                                                0.310     8.506
dut.IBusCachedPlugin_cache._zz_5_[3].out[0] (.names)                                                               0.110     8.616
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_24_D.in[1] (.names)                                                     0.310     8.926
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_24_D.out[0] (.names)                                                    0.110     9.036
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[8].D[0] (dffre)                                  0.460     9.496
data arrival time                                                                                                            9.496

clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[8].C[0] (dffre)                                  0.027     0.027
clock uncertainty                                                                                                  0.000     0.027
cell setup time                                                                                                   -0.039    -0.012
data required time                                                                                                          -0.012
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.012
data arrival time                                                                                                           -9.496
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -9.508


#Path 74
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[9].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                    0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                  0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                   1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                  0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                        1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                       0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                           1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                          0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                           1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                     0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                  1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                 0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                        0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                   0.047     6.976
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_2.in[4] (frac_lut6)                                                     1.092     8.068
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_A_2.lut6_out[0] (frac_lut6)                                               0.128     8.196
dut.IBusCachedPlugin_cache._zz_5_[4].in[2] (.names)                                                                0.310     8.506
dut.IBusCachedPlugin_cache._zz_5_[4].out[0] (.names)                                                               0.110     8.616
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_23_D.in[1] (.names)                                                     0.310     8.926
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_23_D.out[0] (.names)                                                    0.110     9.036
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[9].D[0] (dffre)                                  0.460     9.496
data arrival time                                                                                                            9.496

clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[9].C[0] (dffre)                                  0.027     0.027
clock uncertainty                                                                                                  0.000     0.027
cell setup time                                                                                                   -0.039    -0.012
data required time                                                                                                          -0.012
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.012
data arrival time                                                                                                           -9.496
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -9.508


#Path 75
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_11_in[3].raddr[6] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                    0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                  0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                   1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                  0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                        1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                       0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                           1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                          0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                           1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                     0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                  1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                 0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                        0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                   0.047     6.976
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_1_A_2.in[4] (frac_lut6)                                                   1.092     8.068
dut.IBusCachedPlugin_cache._zz_5__$lut_Y_1_A_2.lut6_out[0] (frac_lut6)                                             0.128     8.196
dut.IBusCachedPlugin_cache._zz_5_[3].in[2] (.names)                                                                0.310     8.506
dut.IBusCachedPlugin_cache._zz_5_[3].out[0] (.names)                                                               0.110     8.616
dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_11_in[3].raddr[6] (DP_RAM16K)                                0.775     9.391
data arrival time                                                                                                            9.391

clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.IBusCachedPlugin_cache._zz_11__frac_lut6_lut6_out_11_in[3].rclk[0] (DP_RAM16K)                                 0.000     0.000
clock uncertainty                                                                                                  0.000     0.000
cell setup time                                                                                                   -0.108    -0.108
data required time                                                                                                          -0.108
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.108
data arrival time                                                                                                           -9.391
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -9.499


#Path 76
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut._zz_210_[4].D[0] (dff clocked by clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                    0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                  0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                   1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                  0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                        1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                       0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4].in[0] (.names)                                           1.692     4.190
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4].out[0] (.names)                                          0.110     4.300
dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[3].in[2] (.names)                                                  1.520     5.820
dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[3].out[0] (.names)                                                 0.110     5.930
dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y.in[1] (.names)                         0.920     6.850
dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y.out[0] (.names)                        0.110     6.960
dut._zz_210__dff_Q_27_D.in[0] (.names)                                                                             1.120     8.080
dut._zz_210__dff_Q_27_D.out[0] (.names)                                                                            0.110     8.190
dut._zz_210_[4].D[0] (dff)                                                                                         1.270     9.460
data arrival time                                                                                                            9.460

clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut._zz_210_[4].C[0] (dff)                                                                                         0.027     0.027
clock uncertainty                                                                                                  0.000     0.027
cell setup time                                                                                                   -0.039    -0.012
data required time                                                                                                          -0.012
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.012
data arrival time                                                                                                           -9.460
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -9.472


#Path 77
Startpoint: dut._zz_51_[1].Q[0] (dffre clocked by clk)
Endpoint  : dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[0].wenb[23] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                                     0.000     0.000
dut._zz_51_[1].C[0] (dffre)                                                                                               0.027     0.027
dut._zz_51_[1].Q[0] (dffre) [clock-to-output]                                                                             0.057     0.084
dut._zz_167_[1].in[0] (frac_lut6)                                                                                         1.254     1.338
dut._zz_167_[1].lut6_out[0] (frac_lut6)                                                                                   0.128     1.466
dut._zz_316_[1].in[1] (.names)                                                                                            1.292     2.758
dut._zz_316_[1].out[0] (.names)                                                                                           0.110     2.868
dut._zz_313__adder_sumout_20_cout.a[0] (adder)                                                                            1.217     4.085
dut._zz_313__adder_sumout_20_cout.cout[0] (adder)                                                                         0.026     4.111
dut._zz_313__adder_sumout_9_cout.cin[0] (adder)                                                                           0.000     4.111
dut._zz_313__adder_sumout_9_cout.sumout[0] (adder)                                                                        0.049     4.160
dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2].in[2] (.names)                        1.492     5.652
dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2].out[0] (.names)                       0.110     5.762
dut._zz_232_[2].in[0] (.names)                                                                                            1.520     7.282
dut._zz_232_[2].out[0] (.names)                                                                                           0.110     7.392
dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[0].wenb[23] (DP_RAM16K)                                                  2.003     9.395
data arrival time                                                                                                                   9.395

clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                                     0.000     0.000
dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[0].wclk[0] (DP_RAM16K)                                                   0.000     0.000
clock uncertainty                                                                                                         0.000     0.000
cell setup time                                                                                                          -0.045    -0.045
data required time                                                                                                                 -0.045
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.045
data arrival time                                                                                                                  -9.395
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -9.440


#Path 78
Startpoint: dut._zz_51_[1].Q[0] (dffre clocked by clk)
Endpoint  : dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[0].wenb[30] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                                     0.000     0.000
dut._zz_51_[1].C[0] (dffre)                                                                                               0.027     0.027
dut._zz_51_[1].Q[0] (dffre) [clock-to-output]                                                                             0.057     0.084
dut._zz_167_[1].in[0] (frac_lut6)                                                                                         1.254     1.338
dut._zz_167_[1].lut6_out[0] (frac_lut6)                                                                                   0.128     1.466
dut._zz_316_[1].in[1] (.names)                                                                                            1.292     2.758
dut._zz_316_[1].out[0] (.names)                                                                                           0.110     2.868
dut._zz_313__adder_sumout_20_cout.a[0] (adder)                                                                            1.217     4.085
dut._zz_313__adder_sumout_20_cout.cout[0] (adder)                                                                         0.026     4.111
dut._zz_313__adder_sumout_9_cout.cin[0] (adder)                                                                           0.000     4.111
dut._zz_313__adder_sumout_9_cout.sumout[0] (adder)                                                                        0.049     4.160
dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2].in[2] (.names)                        1.492     5.652
dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2].out[0] (.names)                       0.110     5.762
dut._zz_232_[2].in[0] (.names)                                                                                            1.520     7.282
dut._zz_232_[2].out[0] (.names)                                                                                           0.110     7.392
dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[0].wenb[30] (DP_RAM16K)                                                  2.003     9.395
data arrival time                                                                                                                   9.395

clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                                     0.000     0.000
dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[0].wclk[0] (DP_RAM16K)                                                   0.000     0.000
clock uncertainty                                                                                                         0.000     0.000
cell setup time                                                                                                          -0.045    -0.045
data required time                                                                                                                 -0.045
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.045
data arrival time                                                                                                                  -9.395
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -9.440


#Path 79
Startpoint: dut._zz_51_[1].Q[0] (dffre clocked by clk)
Endpoint  : dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[0].wenb[27] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                                     0.000     0.000
dut._zz_51_[1].C[0] (dffre)                                                                                               0.027     0.027
dut._zz_51_[1].Q[0] (dffre) [clock-to-output]                                                                             0.057     0.084
dut._zz_167_[1].in[0] (frac_lut6)                                                                                         1.254     1.338
dut._zz_167_[1].lut6_out[0] (frac_lut6)                                                                                   0.128     1.466
dut._zz_316_[1].in[1] (.names)                                                                                            1.292     2.758
dut._zz_316_[1].out[0] (.names)                                                                                           0.110     2.868
dut._zz_313__adder_sumout_20_cout.a[0] (adder)                                                                            1.217     4.085
dut._zz_313__adder_sumout_20_cout.cout[0] (adder)                                                                         0.026     4.111
dut._zz_313__adder_sumout_9_cout.cin[0] (adder)                                                                           0.000     4.111
dut._zz_313__adder_sumout_9_cout.sumout[0] (adder)                                                                        0.049     4.160
dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2].in[2] (.names)                        1.492     5.652
dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2].out[0] (.names)                       0.110     5.762
dut._zz_232_[2].in[0] (.names)                                                                                            1.520     7.282
dut._zz_232_[2].out[0] (.names)                                                                                           0.110     7.392
dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[0].wenb[27] (DP_RAM16K)                                                  2.003     9.395
data arrival time                                                                                                                   9.395

clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                                     0.000     0.000
dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[0].wclk[0] (DP_RAM16K)                                                   0.000     0.000
clock uncertainty                                                                                                         0.000     0.000
cell setup time                                                                                                          -0.045    -0.045
data required time                                                                                                                 -0.045
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.045
data arrival time                                                                                                                  -9.395
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -9.440


#Path 80
Startpoint: dut._zz_51_[1].Q[0] (dffre clocked by clk)
Endpoint  : dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[0].wenb[25] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                                     0.000     0.000
dut._zz_51_[1].C[0] (dffre)                                                                                               0.027     0.027
dut._zz_51_[1].Q[0] (dffre) [clock-to-output]                                                                             0.057     0.084
dut._zz_167_[1].in[0] (frac_lut6)                                                                                         1.254     1.338
dut._zz_167_[1].lut6_out[0] (frac_lut6)                                                                                   0.128     1.466
dut._zz_316_[1].in[1] (.names)                                                                                            1.292     2.758
dut._zz_316_[1].out[0] (.names)                                                                                           0.110     2.868
dut._zz_313__adder_sumout_20_cout.a[0] (adder)                                                                            1.217     4.085
dut._zz_313__adder_sumout_20_cout.cout[0] (adder)                                                                         0.026     4.111
dut._zz_313__adder_sumout_9_cout.cin[0] (adder)                                                                           0.000     4.111
dut._zz_313__adder_sumout_9_cout.sumout[0] (adder)                                                                        0.049     4.160
dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2].in[2] (.names)                        1.492     5.652
dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2].out[0] (.names)                       0.110     5.762
dut._zz_232_[2].in[0] (.names)                                                                                            1.520     7.282
dut._zz_232_[2].out[0] (.names)                                                                                           0.110     7.392
dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[0].wenb[25] (DP_RAM16K)                                                  2.003     9.395
data arrival time                                                                                                                   9.395

clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                                     0.000     0.000
dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[0].wclk[0] (DP_RAM16K)                                                   0.000     0.000
clock uncertainty                                                                                                         0.000     0.000
cell setup time                                                                                                          -0.045    -0.045
data required time                                                                                                                 -0.045
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.045
data arrival time                                                                                                                  -9.395
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -9.440


#Path 81
Startpoint: dut._zz_51_[1].Q[0] (dffre clocked by clk)
Endpoint  : dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[0].wenb[24] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                                     0.000     0.000
dut._zz_51_[1].C[0] (dffre)                                                                                               0.027     0.027
dut._zz_51_[1].Q[0] (dffre) [clock-to-output]                                                                             0.057     0.084
dut._zz_167_[1].in[0] (frac_lut6)                                                                                         1.254     1.338
dut._zz_167_[1].lut6_out[0] (frac_lut6)                                                                                   0.128     1.466
dut._zz_316_[1].in[1] (.names)                                                                                            1.292     2.758
dut._zz_316_[1].out[0] (.names)                                                                                           0.110     2.868
dut._zz_313__adder_sumout_20_cout.a[0] (adder)                                                                            1.217     4.085
dut._zz_313__adder_sumout_20_cout.cout[0] (adder)                                                                         0.026     4.111
dut._zz_313__adder_sumout_9_cout.cin[0] (adder)                                                                           0.000     4.111
dut._zz_313__adder_sumout_9_cout.sumout[0] (adder)                                                                        0.049     4.160
dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2].in[2] (.names)                        1.492     5.652
dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2].out[0] (.names)                       0.110     5.762
dut._zz_232_[2].in[0] (.names)                                                                                            1.520     7.282
dut._zz_232_[2].out[0] (.names)                                                                                           0.110     7.392
dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[0].wenb[24] (DP_RAM16K)                                                  2.003     9.395
data arrival time                                                                                                                   9.395

clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                                     0.000     0.000
dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[0].wclk[0] (DP_RAM16K)                                                   0.000     0.000
clock uncertainty                                                                                                         0.000     0.000
cell setup time                                                                                                          -0.045    -0.045
data required time                                                                                                                 -0.045
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.045
data arrival time                                                                                                                  -9.395
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -9.440


#Path 82
Startpoint: dut._zz_51_[1].Q[0] (dffre clocked by clk)
Endpoint  : dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[0].wenb[16] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                                     0.000     0.000
dut._zz_51_[1].C[0] (dffre)                                                                                               0.027     0.027
dut._zz_51_[1].Q[0] (dffre) [clock-to-output]                                                                             0.057     0.084
dut._zz_167_[1].in[0] (frac_lut6)                                                                                         1.254     1.338
dut._zz_167_[1].lut6_out[0] (frac_lut6)                                                                                   0.128     1.466
dut._zz_316_[1].in[1] (.names)                                                                                            1.292     2.758
dut._zz_316_[1].out[0] (.names)                                                                                           0.110     2.868
dut._zz_313__adder_sumout_20_cout.a[0] (adder)                                                                            1.217     4.085
dut._zz_313__adder_sumout_20_cout.cout[0] (adder)                                                                         0.026     4.111
dut._zz_313__adder_sumout_9_cout.cin[0] (adder)                                                                           0.000     4.111
dut._zz_313__adder_sumout_9_cout.sumout[0] (adder)                                                                        0.049     4.160
dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2].in[2] (.names)                        1.492     5.652
dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2].out[0] (.names)                       0.110     5.762
dut._zz_232_[2].in[0] (.names)                                                                                            1.520     7.282
dut._zz_232_[2].out[0] (.names)                                                                                           0.110     7.392
dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[0].wenb[16] (DP_RAM16K)                                                  2.003     9.395
data arrival time                                                                                                                   9.395

clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                                     0.000     0.000
dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[0].wclk[0] (DP_RAM16K)                                                   0.000     0.000
clock uncertainty                                                                                                         0.000     0.000
cell setup time                                                                                                          -0.045    -0.045
data required time                                                                                                                 -0.045
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.045
data arrival time                                                                                                                  -9.395
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -9.440


#Path 83
Startpoint: dut._zz_51_[1].Q[0] (dffre clocked by clk)
Endpoint  : dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[0].wenb[22] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                                     0.000     0.000
dut._zz_51_[1].C[0] (dffre)                                                                                               0.027     0.027
dut._zz_51_[1].Q[0] (dffre) [clock-to-output]                                                                             0.057     0.084
dut._zz_167_[1].in[0] (frac_lut6)                                                                                         1.254     1.338
dut._zz_167_[1].lut6_out[0] (frac_lut6)                                                                                   0.128     1.466
dut._zz_316_[1].in[1] (.names)                                                                                            1.292     2.758
dut._zz_316_[1].out[0] (.names)                                                                                           0.110     2.868
dut._zz_313__adder_sumout_20_cout.a[0] (adder)                                                                            1.217     4.085
dut._zz_313__adder_sumout_20_cout.cout[0] (adder)                                                                         0.026     4.111
dut._zz_313__adder_sumout_9_cout.cin[0] (adder)                                                                           0.000     4.111
dut._zz_313__adder_sumout_9_cout.sumout[0] (adder)                                                                        0.049     4.160
dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2].in[2] (.names)                        1.492     5.652
dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2].out[0] (.names)                       0.110     5.762
dut._zz_232_[2].in[0] (.names)                                                                                            1.520     7.282
dut._zz_232_[2].out[0] (.names)                                                                                           0.110     7.392
dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[0].wenb[22] (DP_RAM16K)                                                  2.003     9.395
data arrival time                                                                                                                   9.395

clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                                     0.000     0.000
dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[0].wclk[0] (DP_RAM16K)                                                   0.000     0.000
clock uncertainty                                                                                                         0.000     0.000
cell setup time                                                                                                          -0.045    -0.045
data required time                                                                                                                 -0.045
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.045
data arrival time                                                                                                                  -9.395
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -9.440


#Path 84
Startpoint: dut._zz_51_[1].Q[0] (dffre clocked by clk)
Endpoint  : dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[0].wenb[17] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                                     0.000     0.000
dut._zz_51_[1].C[0] (dffre)                                                                                               0.027     0.027
dut._zz_51_[1].Q[0] (dffre) [clock-to-output]                                                                             0.057     0.084
dut._zz_167_[1].in[0] (frac_lut6)                                                                                         1.254     1.338
dut._zz_167_[1].lut6_out[0] (frac_lut6)                                                                                   0.128     1.466
dut._zz_316_[1].in[1] (.names)                                                                                            1.292     2.758
dut._zz_316_[1].out[0] (.names)                                                                                           0.110     2.868
dut._zz_313__adder_sumout_20_cout.a[0] (adder)                                                                            1.217     4.085
dut._zz_313__adder_sumout_20_cout.cout[0] (adder)                                                                         0.026     4.111
dut._zz_313__adder_sumout_9_cout.cin[0] (adder)                                                                           0.000     4.111
dut._zz_313__adder_sumout_9_cout.sumout[0] (adder)                                                                        0.049     4.160
dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2].in[2] (.names)                        1.492     5.652
dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2].out[0] (.names)                       0.110     5.762
dut._zz_232_[2].in[0] (.names)                                                                                            1.520     7.282
dut._zz_232_[2].out[0] (.names)                                                                                           0.110     7.392
dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[0].wenb[17] (DP_RAM16K)                                                  2.003     9.395
data arrival time                                                                                                                   9.395

clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                                     0.000     0.000
dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[0].wclk[0] (DP_RAM16K)                                                   0.000     0.000
clock uncertainty                                                                                                         0.000     0.000
cell setup time                                                                                                          -0.045    -0.045
data required time                                                                                                                 -0.045
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.045
data arrival time                                                                                                                  -9.395
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -9.440


#Path 85
Startpoint: dut._zz_51_[1].Q[0] (dffre clocked by clk)
Endpoint  : dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[0].wenb[31] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                                     0.000     0.000
dut._zz_51_[1].C[0] (dffre)                                                                                               0.027     0.027
dut._zz_51_[1].Q[0] (dffre) [clock-to-output]                                                                             0.057     0.084
dut._zz_167_[1].in[0] (frac_lut6)                                                                                         1.254     1.338
dut._zz_167_[1].lut6_out[0] (frac_lut6)                                                                                   0.128     1.466
dut._zz_316_[1].in[1] (.names)                                                                                            1.292     2.758
dut._zz_316_[1].out[0] (.names)                                                                                           0.110     2.868
dut._zz_313__adder_sumout_20_cout.a[0] (adder)                                                                            1.217     4.085
dut._zz_313__adder_sumout_20_cout.cout[0] (adder)                                                                         0.026     4.111
dut._zz_313__adder_sumout_9_cout.cin[0] (adder)                                                                           0.000     4.111
dut._zz_313__adder_sumout_9_cout.sumout[0] (adder)                                                                        0.049     4.160
dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2].in[2] (.names)                        1.492     5.652
dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_2_lut6_out_frac_lut6_in_lut6_out[2].out[0] (.names)                       0.110     5.762
dut._zz_232_[2].in[0] (.names)                                                                                            1.520     7.282
dut._zz_232_[2].out[0] (.names)                                                                                           0.110     7.392
dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[0].wenb[31] (DP_RAM16K)                                                  2.003     9.395
data arrival time                                                                                                                   9.395

clock clk (rise edge)                                                                                                     0.000     0.000
clock source latency                                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                                     0.000     0.000
dut.dataCache_1_.ways_0_data_symbol3.0.1.0_d_out[0].wclk[0] (DP_RAM16K)                                                   0.000     0.000
clock uncertainty                                                                                                         0.000     0.000
cell setup time                                                                                                          -0.045    -0.045
data required time                                                                                                                 -0.045
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.045
data arrival time                                                                                                                  -9.395
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -9.440


#Path 86
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.CsrPlugin_mstatus_MPIE.D[0] (dff clocked by clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                    0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                  0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                   1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                  0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                        1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                       0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4].in[0] (.names)                                           1.692     4.190
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4].out[0] (.names)                                          0.110     4.300
dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[3].in[2] (.names)                                                  1.520     5.820
dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[3].out[0] (.names)                                                 0.110     5.930
dut.memory_to_writeBack_ENV_CTRL_$lut_A_Y[5].in[1] (.names)                                                        1.320     7.250
dut.memory_to_writeBack_ENV_CTRL_$lut_A_Y[5].out[0] (.names)                                                       0.110     7.360
dut.CsrPlugin_mstatus_MPIE_dff_Q_D.in[0] (.names)                                                                  1.492     8.852
dut.CsrPlugin_mstatus_MPIE_dff_Q_D.out[0] (.names)                                                                 0.110     8.962
dut.CsrPlugin_mstatus_MPIE.D[0] (dff)                                                                              0.460     9.422
data arrival time                                                                                                            9.422

clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.CsrPlugin_mstatus_MPIE.C[0] (dff)                                                                              0.027     0.027
clock uncertainty                                                                                                  0.000     0.027
cell setup time                                                                                                   -0.039    -0.012
data required time                                                                                                          -0.012
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.012
data arrival time                                                                                                           -9.422
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -9.434


#Path 87
Startpoint: dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[3].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_143_[1].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[3].C[0] (dffre)                          0.027     0.027
dut.CsrPlugin_mip_MSIP_frac_lut6_in_lut6_out_$lut_Y_1_A_$lut_A_Y[3].Q[0] (dffre) [clock-to-output]        0.057     0.084
dut.CsrPlugin_mip_MTIP_frac_lut6_in_in[4].in[4] (frac_lut6)                                               1.254     1.338
dut.CsrPlugin_mip_MTIP_frac_lut6_in_in[4].lut6_out[0] (frac_lut6)                                         0.128     1.466
dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out[1].in[1] (.names)                                            1.092     2.558
dut.CsrPlugin_mip_MEIP_frac_lut6_in_lut6_out[1].out[0] (.names)                                           0.110     2.668
dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_lut6_out[4].in[2] (frac_lut6)                             1.120     3.788
dut.CsrPlugin_mcause_exceptionCode_frac_lut6_in_lut6_out[4].lut6_out[0] (frac_lut6)                       0.128     3.916
dut._zz_42__frac_lut6_lut6_out_13_in[0].in[1] (frac_lut6)                                                 1.092     5.008
dut._zz_42__frac_lut6_lut6_out_13_in[0].lut6_out[0] (frac_lut6)                                           0.128     5.136
dut._zz_42_[1].in[5] (frac_lut6)                                                                          1.292     6.428
dut._zz_42_[1].lut6_out[0] (frac_lut6)                                                                    0.128     6.556
dut.decode_RS2[1].in[2] (.names)                                                                          1.092     7.648
dut.decode_RS2[1].out[0] (.names)                                                                         0.110     7.758
dut._zz_143_[1].D[0] (dffre)                                                                              1.642     9.400
data arrival time                                                                                                   9.400

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
clk.inpad[0] (.input)                                                                                     0.000     0.000
dut._zz_143_[1].C[0] (dffre)                                                                              0.027     0.027
clock uncertainty                                                                                         0.000     0.027
cell setup time                                                                                          -0.039    -0.012
data required time                                                                                                 -0.012
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -0.012
data arrival time                                                                                                  -9.400
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -9.412


#Path 88
Startpoint: dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_209_[17].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
clk.inpad[0] (.input)                                                                               0.000     0.000
dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3].C[0] (dffre)                                       0.027     0.027
dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3].Q[0] (dffre) [clock-to-output]                     0.057     0.084
dut._zz_89__$lut_Y_22_A_1[5].in[0] (.names)                                                         1.254     1.338
dut._zz_89__$lut_Y_22_A_1[5].out[0] (.names)                                                        0.110     1.448
dut._zz_89__$lut_Y_16_A_1.in[3] (frac_lut6)                                                         1.492     2.940
dut._zz_89__$lut_Y_16_A_1.lut6_out[0] (frac_lut6)                                                   0.128     3.068
dut._zz_89__frac_lut6_lut6_out_3_in[1].in[2] (.names)                                               1.492     4.560
dut._zz_89__frac_lut6_lut6_out_3_in[1].out[0] (.names)                                              0.110     4.670
dut._zz_89__$lut_Y_12_A[3].in[1] (.names)                                                           1.292     5.962
dut._zz_89__$lut_Y_12_A[3].out[0] (.names)                                                          0.110     6.072
dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[0].in[2] (.names)                        1.320     7.392
dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[0].out[0] (.names)                       0.110     7.502
dut.decode_RS1[17].in[5] (frac_lut6)                                                                0.310     7.812
dut.decode_RS1[17].lut6_out[0] (frac_lut6)                                                          0.128     7.940
dut._zz_209_[17].D[0] (dffre)                                                                       1.442     9.382
data arrival time                                                                                             9.382

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
clk.inpad[0] (.input)                                                                               0.000     0.000
dut._zz_209_[17].C[0] (dffre)                                                                       0.027     0.027
clock uncertainty                                                                                   0.000     0.027
cell setup time                                                                                    -0.039    -0.012
data required time                                                                                           -0.012
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -0.012
data arrival time                                                                                            -9.382
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -9.394


#Path 89
Startpoint: dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_242_[0].d_in[26] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3].C[0] (dffre)                       0.027     0.027
dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3].Q[0] (dffre) [clock-to-output]     0.057     0.084
dut._zz_89__$lut_Y_22_A_1[5].in[0] (.names)                                         1.254     1.338
dut._zz_89__$lut_Y_22_A_1[5].out[0] (.names)                                        0.110     1.448
dut._zz_89__$lut_Y_16_A_1.in[3] (frac_lut6)                                         1.492     2.940
dut._zz_89__$lut_Y_16_A_1.lut6_out[0] (frac_lut6)                                   0.128     3.068
dut._zz_89__frac_lut6_lut6_out_3_in[1].in[2] (.names)                               1.492     4.560
dut._zz_89__frac_lut6_lut6_out_3_in[1].out[0] (.names)                              0.110     4.670
dut._zz_89__$lut_Y_12_A[3].in[1] (.names)                                           1.292     5.962
dut._zz_89__$lut_Y_12_A[3].out[0] (.names)                                          0.110     6.072
dut._zz_89_[26].in[2] (.names)                                                      1.320     7.392
dut._zz_89_[26].out[0] (.names)                                                     0.110     7.502
dut._zz_242_[0].d_in[26] (DP_RAM16K)                                                1.775     9.277
data arrival time                                                                             9.277

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
dut._zz_242_[0].wclk[0] (DP_RAM16K)                                                 0.000     0.000
clock uncertainty                                                                   0.000     0.000
cell setup time                                                                    -0.038    -0.038
data required time                                                                           -0.038
---------------------------------------------------------------------------------------------------
data required time                                                                           -0.038
data arrival time                                                                            -9.277
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -9.315


#Path 90
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[25].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                             0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                           0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                            1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                           0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                 1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                    1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                   0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                    1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                              0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                           1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                          0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                 0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                            0.047     6.976
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].in[4] (.names)                        1.292     8.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].out[0] (.names)                       0.110     8.378
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A.in[2] (frac_lut6)                                                   0.310     8.688
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D_$lut_Y_A.lut6_out[0] (frac_lut6)                                             0.128     8.816
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D.in[1] (.names)                                                               0.310     9.126
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_7_D.out[0] (.names)                                                              0.110     9.236
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[25].D[0] (dffre)                                          0.040     9.276
data arrival time                                                                                                                     9.276

clock clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                        0.000     0.000
clk.inpad[0] (.input)                                                                                                       0.000     0.000
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[25].C[0] (dffre)                                          0.027     0.027
clock uncertainty                                                                                                           0.000     0.027
cell setup time                                                                                                            -0.039    -0.012
data required time                                                                                                                   -0.012
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.012
data arrival time                                                                                                                    -9.276
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -9.288


#Path 91
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[19].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                  0.000     0.000
clock source latency                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                  0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                                        0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                                      0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                                       1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                                      0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                                            1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                                           0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].in[0] (.names)                                                               1.292     3.790
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[0].out[0] (.names)                                                              0.110     3.900
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].in[0] (frac_lut6)                                                               1.292     5.192
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out[3].lut6_out[0] (frac_lut6)                                                         0.128     5.320
dut.IBusCachedPlugin_predictionJumpInterface_valid.in[1] (.names)                                                                      1.092     6.412
dut.IBusCachedPlugin_predictionJumpInterface_valid.out[0] (.names)                                                                     0.110     6.522
dut._zz_278__adder_sumout_cout.a[0] (adder)                                                                                            0.407     6.929
dut._zz_278__adder_sumout_cout.sumout[0] (adder)                                                                                       0.047     6.976
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].in[4] (.names)                                   1.292     8.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in_$lut_A_Y[3].out[0] (.names)                                  0.110     8.378
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_14_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[0].in[1] (.names)                        0.310     8.688
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_14_D_$lut_Y_A_1_adder_sumout_cout_adder_cin_sumout[0].out[0] (.names)                       0.110     8.798
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_13_D.in[5] (frac_lut6)                                                                      0.310     9.108
dut.IBusCachedPlugin_fetchPc_pcReg_dffre_Q_13_D.lut6_out[0] (frac_lut6)                                                                0.128     9.236
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[19].D[0] (dffre)                                                     0.040     9.276
data arrival time                                                                                                                                9.276

clock clk (rise edge)                                                                                                                  0.000     0.000
clock source latency                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                  0.000     0.000
dut.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_cmd_virtualAddress[19].C[0] (dffre)                                                     0.027     0.027
clock uncertainty                                                                                                                      0.000     0.027
cell setup time                                                                                                                       -0.039    -0.012
data required time                                                                                                                              -0.012
------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              -0.012
data arrival time                                                                                                                               -9.276
------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                -9.288


#Path 92
Startpoint: dut._zz_22_[1].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_169_[2].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                 0.000     0.000
dut._zz_22_[1].C[0] (dffre)                                                                           0.027     0.027
dut._zz_22_[1].Q[0] (dffre) [clock-to-output]                                                         0.057     0.084
dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A[4].in[1] (.names)                        1.082     1.166
dut._zz_321__$lut_Y_18_A_$lut_Y_A_$lut_Y_A_$lut_A_Y_$lut_Y_A[4].out[0] (.names)                       0.110     1.276
dut._zz_321__$lut_Y_5_A_$lut_Y_A_$lut_Y_A_1_$lut_Y_A.in[0] (.names)                                   1.092     2.368
dut._zz_321__$lut_Y_5_A_$lut_Y_A_$lut_Y_A_1_$lut_Y_A.out[0] (.names)                                  0.110     2.478
dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[3].in[2] (.names)                         0.720     3.198
dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_$lut_Y_A_$lut_A_Y[3].out[0] (.names)                        0.110     3.308
dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_1.in[1] (.names)                                            1.120     4.428
dut._zz_321__$lut_Y_6_A_$lut_Y_A_$lut_Y_A_1.out[0] (.names)                                           0.110     4.538
dut._zz_321__$lut_Y_2_A_$lut_Y_A.in[1] (.names)                                                       1.292     5.830
dut._zz_321__$lut_Y_2_A_$lut_Y_A.out[0] (.names)                                                      0.110     5.940
dut._zz_321__$lut_Y_2_A.in[1] (.names)                                                                0.892     6.832
dut._zz_321__$lut_Y_2_A.out[0] (.names)                                                               0.110     6.942
dut._zz_320_[29].in[1] (.names)                                                                       0.920     7.862
dut._zz_320_[29].out[0] (.names)                                                                      0.110     7.972
dut._zz_169_[2].D[0] (dffre)                                                                          1.270     9.242
data arrival time                                                                                               9.242

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                 0.000     0.000
dut._zz_169_[2].C[0] (dffre)                                                                          0.027     0.027
clock uncertainty                                                                                     0.000     0.027
cell setup time                                                                                      -0.039    -0.012
data required time                                                                                             -0.012
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.012
data arrival time                                                                                              -9.242
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -9.254


#Path 93
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.CsrPlugin_mepc[6].D[0] (dff clocked by clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                    0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                  0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                   1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                  0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                        1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                       0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4].in[0] (.names)                                           1.692     4.190
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4].out[0] (.names)                                          0.110     4.300
dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[3].in[2] (.names)                                                  1.520     5.820
dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[3].out[0] (.names)                                                 0.110     5.930
dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_$lut_A_Y.in[1] (.names)                                            1.120     7.050
dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_$lut_A_Y.out[0] (.names)                                           0.110     7.160
dut.CsrPlugin_mepc_dff_Q_25_D.in[0] (.names)                                                                       1.492     8.652
dut.CsrPlugin_mepc_dff_Q_25_D.out[0] (.names)                                                                      0.110     8.762
dut.CsrPlugin_mepc[6].D[0] (dff)                                                                                   0.460     9.222
data arrival time                                                                                                            9.222

clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.CsrPlugin_mepc[6].C[0] (dff)                                                                                   0.027     0.027
clock uncertainty                                                                                                  0.000     0.027
cell setup time                                                                                                   -0.039    -0.012
data required time                                                                                                          -0.012
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.012
data arrival time                                                                                                           -9.222
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -9.234


#Path 94
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.CsrPlugin_mepc[10].D[0] (dff clocked by clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                    0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                  0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                   1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                  0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                        1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                       0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4].in[0] (.names)                                           1.692     4.190
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4].out[0] (.names)                                          0.110     4.300
dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[3].in[2] (.names)                                                  1.520     5.820
dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[3].out[0] (.names)                                                 0.110     5.930
dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_$lut_A_Y.in[1] (.names)                                            1.120     7.050
dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_$lut_A_Y.out[0] (.names)                                           0.110     7.160
dut.CsrPlugin_mepc_dff_Q_21_D.in[0] (.names)                                                                       1.492     8.652
dut.CsrPlugin_mepc_dff_Q_21_D.out[0] (.names)                                                                      0.110     8.762
dut.CsrPlugin_mepc[10].D[0] (dff)                                                                                  0.460     9.222
data arrival time                                                                                                            9.222

clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.CsrPlugin_mepc[10].C[0] (dff)                                                                                  0.027     0.027
clock uncertainty                                                                                                  0.000     0.027
cell setup time                                                                                                   -0.039    -0.012
data required time                                                                                                          -0.012
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.012
data arrival time                                                                                                           -9.222
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -9.234


#Path 95
Startpoint: dut.lastStageIsValid.Q[0] (dff clocked by clk)
Endpoint  : dut.CsrPlugin_mepc[7].D[0] (dff clocked by clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.lastStageIsValid.C[0] (dff)                                                                                    0.027     0.027
dut.lastStageIsValid.Q[0] (dff) [clock-to-output]                                                                  0.057     0.084
dut._zz_172__$lut_Y_A_$lut_Y_A[2].in[1] (.names)                                                                   1.074     1.158
dut._zz_172__$lut_Y_A_$lut_Y_A[2].out[0] (.names)                                                                  0.110     1.268
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].in[0] (.names)                        1.120     2.388
dut.CsrPlugin_interrupt_valid_frac_lut6_in_lut6_out_frac_lut6_lut6_out_in[3].out[0] (.names)                       0.110     2.498
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4].in[0] (.names)                                           1.692     4.190
dut.BranchPlugin_jumpInterface_valid_$lut_A_A_$lut_A_Y[4].out[0] (.names)                                          0.110     4.300
dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[3].in[2] (.names)                                                  1.520     5.820
dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y[3].out[0] (.names)                                                 0.110     5.930
dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_$lut_A_Y.in[1] (.names)                                            1.120     7.050
dut.decode_to_execute_CSR_WRITE_OPCODE_$lut_A_Y_$lut_A_Y.out[0] (.names)                                           0.110     7.160
dut.CsrPlugin_mepc_dff_Q_24_D.in[0] (.names)                                                                       1.492     8.652
dut.CsrPlugin_mepc_dff_Q_24_D.out[0] (.names)                                                                      0.110     8.762
dut.CsrPlugin_mepc[7].D[0] (dff)                                                                                   0.460     9.222
data arrival time                                                                                                            9.222

clock clk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                                              0.000     0.000
dut.CsrPlugin_mepc[7].C[0] (dff)                                                                                   0.027     0.027
clock uncertainty                                                                                                  0.000     0.027
cell setup time                                                                                                   -0.039    -0.012
data required time                                                                                                          -0.012
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.012
data arrival time                                                                                                           -9.222
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -9.234


#Path 96
Startpoint: dut._zz_311_[1].Q[0] (dffre clocked by clk)
Endpoint  : dut.execute_to_memory_MUL_HH[26].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
dut._zz_311_[1].C[0] (dffre)                                                    0.027     0.027
dut._zz_311_[1].Q[0] (dffre) [clock-to-output]                                  0.057     0.084
dut._zz_162_[21].in[2] (.names)                                                 1.454     1.538
dut._zz_162_[21].out[0] (.names)                                                0.110     1.648
dut.execute_MUL_HH_QL_DSP_O_CO.A[5] (QL_DSP)                                    1.492     3.140
dut.execute_MUL_HH_QL_DSP_O_CO.O[20] (QL_DSP)                                   1.602     4.742
dut.execute_MUL_HH_adder_sumout_a[4].in[1] (.names)                             1.308     6.050
dut.execute_MUL_HH_adder_sumout_a[4].out[0] (.names)                            0.110     6.160
dut.execute_MUL_HH_adder_sumout_5_cout.a[0] (adder)                             1.389     7.549
dut.execute_MUL_HH_adder_sumout_5_cout.cout[0] (adder)                          0.026     7.575
dut.execute_MUL_HH_adder_sumout_4_cout.cin[0] (adder)                           0.000     7.575
dut.execute_MUL_HH_adder_sumout_4_cout.cout[0] (adder)                          0.025     7.600
dut.execute_MUL_HH_adder_sumout_3_cout.cin[0] (adder)                           0.000     7.600
dut.execute_MUL_HH_adder_sumout_3_cout.cout[0] (adder)                          0.025     7.625
dut.execute_MUL_HH_adder_sumout_2_cout.cin[0] (adder)                           0.000     7.625
dut.execute_MUL_HH_adder_sumout_2_cout.cout[0] (adder)                          0.025     7.650
dut.execute_MUL_HH_adder_sumout_1_cout.cin[0] (adder)                           0.000     7.650
dut.execute_MUL_HH_adder_sumout_1_cout.cout[0] (adder)                          0.025     7.675
dut.execute_MUL_HH_adder_sumout_cout.cin[0] (adder)                             0.000     7.675
dut.execute_MUL_HH_adder_sumout_cout.cout[0] (adder)                            0.025     7.700
dut.execute_MUL_HH_adder_sumout_14_cout.cin[0] (adder)                          0.000     7.700
dut.execute_MUL_HH_adder_sumout_14_cout.sumout[0] (adder)                       0.049     7.749
dut.execute_to_memory_MUL_HH[26].D[0] (dffre)                                   1.442     9.191
data arrival time                                                                         9.191

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
dut.execute_to_memory_MUL_HH[26].C[0] (dffre)                                   0.027     0.027
clock uncertainty                                                               0.000     0.027
cell setup time                                                                -0.039    -0.012
data required time                                                                       -0.012
-----------------------------------------------------------------------------------------------
data required time                                                                       -0.012
data arrival time                                                                        -9.191
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -9.203


#Path 97
Startpoint: dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_241_[0].d_in[25] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3].C[0] (dffre)                       0.027     0.027
dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3].Q[0] (dffre) [clock-to-output]     0.057     0.084
dut._zz_89__$lut_Y_22_A_1[5].in[0] (.names)                                         1.254     1.338
dut._zz_89__$lut_Y_22_A_1[5].out[0] (.names)                                        0.110     1.448
dut._zz_89__$lut_Y_16_A_1.in[3] (frac_lut6)                                         1.492     2.940
dut._zz_89__$lut_Y_16_A_1.lut6_out[0] (frac_lut6)                                   0.128     3.068
dut._zz_89__frac_lut6_lut6_out_3_in[1].in[2] (.names)                               1.492     4.560
dut._zz_89__frac_lut6_lut6_out_3_in[1].out[0] (.names)                              0.110     4.670
dut._zz_89__$lut_Y_12_A[3].in[1] (.names)                                           1.292     5.962
dut._zz_89__$lut_Y_12_A[3].out[0] (.names)                                          0.110     6.072
dut._zz_89_[25].in[2] (.names)                                                      1.320     7.392
dut._zz_89_[25].out[0] (.names)                                                     0.110     7.502
dut._zz_241_[0].d_in[25] (DP_RAM16K)                                                1.575     9.077
data arrival time                                                                             9.077

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
dut._zz_241_[0].wclk[0] (DP_RAM16K)                                                 0.000     0.000
clock uncertainty                                                                   0.000     0.000
cell setup time                                                                    -0.038    -0.038
data required time                                                                           -0.038
---------------------------------------------------------------------------------------------------
data required time                                                                           -0.038
data arrival time                                                                            -9.077
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -9.115


#Path 98
Startpoint: dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_242_[0].d_in[31] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3].C[0] (dffre)                       0.027     0.027
dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3].Q[0] (dffre) [clock-to-output]     0.057     0.084
dut._zz_89__$lut_Y_22_A_1[5].in[0] (.names)                                         1.254     1.338
dut._zz_89__$lut_Y_22_A_1[5].out[0] (.names)                                        0.110     1.448
dut._zz_89__$lut_Y_16_A_1.in[3] (frac_lut6)                                         1.492     2.940
dut._zz_89__$lut_Y_16_A_1.lut6_out[0] (frac_lut6)                                   0.128     3.068
dut._zz_89__frac_lut6_lut6_out_3_in[1].in[2] (.names)                               1.492     4.560
dut._zz_89__frac_lut6_lut6_out_3_in[1].out[0] (.names)                              0.110     4.670
dut._zz_89__$lut_Y_12_A[3].in[1] (.names)                                           1.292     5.962
dut._zz_89__$lut_Y_12_A[3].out[0] (.names)                                          0.110     6.072
dut._zz_89_[31].in[2] (.names)                                                      0.920     6.992
dut._zz_89_[31].out[0] (.names)                                                     0.110     7.102
dut._zz_242_[0].d_in[31] (DP_RAM16K)                                                1.975     9.077
data arrival time                                                                             9.077

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
dut._zz_242_[0].wclk[0] (DP_RAM16K)                                                 0.000     0.000
clock uncertainty                                                                   0.000     0.000
cell setup time                                                                    -0.038    -0.038
data required time                                                                           -0.038
---------------------------------------------------------------------------------------------------
data required time                                                                           -0.038
data arrival time                                                                            -9.077
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -9.115


#Path 99
Startpoint: dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_241_[0].d_in[22] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3].C[0] (dffre)                       0.027     0.027
dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3].Q[0] (dffre) [clock-to-output]     0.057     0.084
dut._zz_89__$lut_Y_22_A_1[5].in[0] (.names)                                         1.254     1.338
dut._zz_89__$lut_Y_22_A_1[5].out[0] (.names)                                        0.110     1.448
dut._zz_89__$lut_Y_16_A_1.in[3] (frac_lut6)                                         1.492     2.940
dut._zz_89__$lut_Y_16_A_1.lut6_out[0] (frac_lut6)                                   0.128     3.068
dut._zz_89__frac_lut6_lut6_out_3_in[1].in[2] (.names)                               1.492     4.560
dut._zz_89__frac_lut6_lut6_out_3_in[1].out[0] (.names)                              0.110     4.670
dut._zz_89__$lut_Y_12_A[3].in[1] (.names)                                           1.292     5.962
dut._zz_89__$lut_Y_12_A[3].out[0] (.names)                                          0.110     6.072
dut._zz_89_[22].in[2] (.names)                                                      1.320     7.392
dut._zz_89_[22].out[0] (.names)                                                     0.110     7.502
dut._zz_241_[0].d_in[22] (DP_RAM16K)                                                1.575     9.077
data arrival time                                                                             9.077

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clk.inpad[0] (.input)                                                               0.000     0.000
dut._zz_241_[0].wclk[0] (DP_RAM16K)                                                 0.000     0.000
clock uncertainty                                                                   0.000     0.000
cell setup time                                                                    -0.038    -0.038
data required time                                                                           -0.038
---------------------------------------------------------------------------------------------------
data required time                                                                           -0.038
data arrival time                                                                            -9.077
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -9.115


#Path 100
Startpoint: dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3].Q[0] (dffre clocked by clk)
Endpoint  : dut._zz_242_[0].d_in[17] (DP_RAM16K clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
clk.inpad[0] (.input)                                                                               0.000     0.000
dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3].C[0] (dffre)                                       0.027     0.027
dut._zz_89__$lut_Y_11_A_frac_lut6_lut6_out_in[3].Q[0] (dffre) [clock-to-output]                     0.057     0.084
dut._zz_89__$lut_Y_22_A_1[5].in[0] (.names)                                                         1.254     1.338
dut._zz_89__$lut_Y_22_A_1[5].out[0] (.names)                                                        0.110     1.448
dut._zz_89__$lut_Y_16_A_1.in[3] (frac_lut6)                                                         1.492     2.940
dut._zz_89__$lut_Y_16_A_1.lut6_out[0] (frac_lut6)                                                   0.128     3.068
dut._zz_89__frac_lut6_lut6_out_3_in[1].in[2] (.names)                                               1.492     4.560
dut._zz_89__frac_lut6_lut6_out_3_in[1].out[0] (.names)                                              0.110     4.670
dut._zz_89__$lut_Y_12_A[3].in[1] (.names)                                                           1.292     5.962
dut._zz_89__$lut_Y_12_A[3].out[0] (.names)                                                          0.110     6.072
dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[0].in[2] (.names)                        1.320     7.392
dut._zz_438__frac_lut6_in_1_lut6_out_$lut_Y_1_A_2_$lut_A_Y[0].out[0] (.names)                       0.110     7.502
dut._zz_242_[0].d_in[17] (DP_RAM16K)                                                                1.575     9.077
data arrival time                                                                                             9.077

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
clk.inpad[0] (.input)                                                                               0.000     0.000
dut._zz_242_[0].wclk[0] (DP_RAM16K)                                                                 0.000     0.000
clock uncertainty                                                                                   0.000     0.000
cell setup time                                                                                    -0.038    -0.038
data required time                                                                                           -0.038
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -0.038
data arrival time                                                                                            -9.077
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -9.115


#End of timing report
