<html>
<title>ALL LOGIC GATES VHDL PROGRAM</title>
<head>

<style type="text/css">
     div {border:4px solid red;
	       position: absolute;
		   width:120px;
		   font-style: bold;
		   font-size:20px;
		   color:#C15F2F;
		   background-color:#F4F883;
		   }
	 h1 { font-style:italic;
	      font-size:50px;
		  color:#800000;
	       }
	 h2{ font-style:bold;
	     color:#3587EA;
	   }
	 table{border:solid blue;}
	 td{background-color:#F8E098;}
	 
	 span {color:#2E18B7;
	       font-weight:bold;
	       }
	 
</style>
</head>

<body>
<h1>Logic Gates</h1>

<h2>APPARATUS USING : <span>QUARTUS-II</span></h2>
</br>

<div> AND GATE</div>
</br>
</br>
</br>
VHDL CODE:
</br>

<table border="1">
<td>
<pre class="tab">
 library ieee;
 use ieee.std_logic_1164.all;

 entity andgate is
 port(
      a,b: in std_logic;
	  c: out std_logic
	  );
 end entity andgate;

 architecture behaviour of andgate is 
 begin
      c < = a and b;
 end architecture behaviour;
</pre>
</td>
</table>
</br>
DIAGRAM:
</br>
<img src='AND-GATE.jpg' height="200" />
</br>
</br>
</br>

<div> OR GATE</div>
</br>
</br>
</br>
VHDL CODE:
</br>
<table border="1">
<td>
<pre class="tab">
 library ieee;
 use ieee.std_logic_1164.all;

 entity orgate is
 port(
      a,b: in std_logic;
	  c: out std_logic
	  );
 end entity orgate;

 architecture behaviour of orgate is 
 begin
      c < = a or b;
 end architecture behaviour;
</pre>
</td>
</table>
</br>
DIAGRAM:
</br>
<img src='OR-GATE.jpg' height="200" />
</br>
</br>
</br>

<div> NOT GATE</div>
<br/>
<br/>
<br/>
VHDL CODE:
</br>
<table border="1">
<td>
<pre class="tab">
 library ieee;
 use ieee.std_logic_1164.all;

 entity notgate is
 port(
      a: in std_logic;
	  b: out std_logic
	  );
 end entity notgate;

 architecture behaviour of notgate is 
 begin
       b < = not a;
 end architecture behaviour;
</pre>
</td>
</table>
</br>
DIAGRAM:
</br>
<img src='NOT-Gate.png' height="200" />
</br>
</br>
</br>

<div> NAND GATE</div>
</br>
</br>
</br>
VHDL CODE:
</br>
<table border="1">
<td>
<pre class="tab">
 library ieee;
 use ieee.std_logic_1164.all;

 entity nandgate is
 port(
      a,b: in std_logic;
	  c: out std_logic
	  );
 end entity nandgate;

 architecture behaviour of nandgate is 
 begin
       c<= a nand b;
 end architecture behaviour;
</pre>
</td>
</table>
</br>
DIAGRAM:
</br>
<img src='NAND-Gate.jpg' height="200" />
<br />
<br />
Another form of code for nand gate
<table border="1">
<td>
<pre class="tab">
 library ieee;
 use ieee.std_logic_1164.all;

 entity nandgate is
 port(
      a,b: in std_logic;
	  c: out std_logic
	  );
 end entity nandgate;

 architecture behaviour of nandgate is 
 begin
       c < = (not(a and b));
 end architecture behaviour;
</pre>
</td>
</table>

<br />
DIAGRAM:
</br>
<img src='NAND-GATE-IMPLEMENTATION.jpg' height="100" />
</br>
</br>
</br>
</br>

<div> XOR GATE</div>
</br>
</br>
</br>
VHDL CODE:
</br>
<table border="1">
<td>
<pre class="tab">
 library ieee;
 use ieee.std_logic_1164.all;

 entity xorgate is
 port(
      a,b: in std_logic;
	  c: out std_logic
	  );
 end entity xorgate;

 architecture behaviour of xorgate is 
 begin
       c < = a xor b;
 end architecture behaviour;
</pre>
</td>
</table>
</br>
DIAGRAM:
</br>
<img src='XOR-GATE.jpg' height="300" />
</br>
</br>
Another form of code for xor gate
<table border="1">
<td>
<pre class="tab">
 library ieee;
 use ieee.std_logic_1164.all;

 entity xorgate is
 port(
      a,b: in std_logic;
	  c: out std_logic
	  );
 end entity xorgate;

 architecture behaviour of xorgate is 
 begin
       c < = ((a and (not b)) or((not a) and b));  
 end architecture behaviour;
</pre>
</td>
</table>
<br />
DIAGRAM:
</br>
</br>
<img src='XOR-gate-graphical-symbol-and-implementation.png' height="300" />
</br>
XOR gate graphical symbol and implementation

</body>
</html>