Running: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/rtrk/Workspace/BSc_workspace/Bachelor_work/I2C_bus/i2c_slave_tb_isim_beh.exe -prj /home/rtrk/Workspace/BSc_workspace/Bachelor_work/I2C_bus/i2c_slave_tb_beh.prj i2c_slave_tb 
ISim P.68d (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/rtrk/Workspace/BSc_workspace/Bachelor_work/I2C_bus/reg.vhd" into library work
Parsing VHDL file "/home/rtrk/Workspace/BSc_workspace/Bachelor_work/I2C_bus/i2c_slave.vhd" into library work
Parsing VHDL file "/home/rtrk/Workspace/BSc_workspace/Bachelor_work/I2C_bus/i2c_slave_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95208 KB
Fuse CPU Usage: 850 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity reg [reg_default]
Compiling architecture behavioral of entity i2c_slave [\i2c_slave(16,8)\]
Compiling architecture behavior of entity i2c_slave_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable /home/rtrk/Workspace/BSc_workspace/Bachelor_work/I2C_bus/i2c_slave_tb_isim_beh.exe
Fuse Memory Usage: 1185252 KB
Fuse CPU Usage: 870 ms
GCC CPU Usage: 160 ms
