3-3-input OR-AND-Invert gate
.cell OAI33
.origin OAI32
.inputs B2 B1 B A2 A1 A 
.outputs Y 
pmos B2 N2 vdd vdd g 1 4 1
pmos B1 N2 vdd vdd g 1 3 1
pmos B N2 vdd vdd g 1 2 1
pmos A2 N1 vdd vdd g 3 1 3
pmos A1 N N1 vdd g 2 1 2
pmos A Y N vdd g 1 1 1
nmos B2 N4 gnd gnd 1 4 3 -4
nmos B1 N3 N4 gnd 1 3 3 -3
nmos B N2 N3 gnd 1 2 3 -2
nmos A2 Y N2 gnd 1 1 3 -1
nmos A1 Y N2 gnd 1 1 2 -1
nmos A Y N2 gnd 1 1 1 -1
.end