// Seed: 3363436088
module module_0 (
    input supply0 id_0,
    input wor id_1,
    output wand id_2,
    output supply0 id_3,
    output tri id_4,
    output uwire id_5
    , id_25,
    output supply1 id_6,
    output tri id_7,
    input supply1 id_8,
    input uwire id_9,
    output wor id_10,
    output wire id_11,
    input uwire id_12,
    output supply0 id_13,
    input wire id_14,
    input wand id_15,
    input supply0 id_16,
    input tri0 id_17,
    input supply1 id_18,
    input uwire id_19,
    output wand id_20,
    input tri0 id_21,
    output tri0 id_22,
    input supply0 id_23
);
  assign id_13 = 1;
endmodule
module module_1 (
    output wand id_0,
    input wand id_1,
    input tri0 id_2
    , id_23,
    input wand id_3
    , id_24,
    output wand id_4,
    input wire id_5,
    output wor id_6,
    output wire id_7,
    output wor id_8,
    input wand id_9,
    input tri id_10,
    input uwire id_11,
    input wor id_12,
    output wand id_13,
    input tri id_14,
    output uwire id_15,
    input wire id_16,
    input supply1 id_17,
    input tri0 id_18,
    input tri0 id_19,
    input uwire id_20,
    input wire id_21
    , id_25
);
  assign id_23 = id_16;
  module_0(
      id_20,
      id_9,
      id_15,
      id_8,
      id_23,
      id_25,
      id_0,
      id_0,
      id_16,
      id_24,
      id_6,
      id_13,
      id_17,
      id_7,
      id_23,
      id_21,
      id_17,
      id_3,
      id_19,
      id_25,
      id_13,
      id_10,
      id_0,
      id_18
  );
  assign id_25 = 1 == id_9;
  wire id_26;
endmodule
