// Seed: 1142303244
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    input  id_2,
    input  id_3
);
  assign id_0[1'b0 : 1] = 1;
  assign id_1 = id_3;
  logic id_4;
endmodule
