<stg><name>i_max_pooling4</name>


<trans_list>

<trans id="101" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="8" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.loopexit:0  %c_0 = phi i5 [ 0, %0 ], [ %c, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:1  %icmp_ln96 = icmp eq i5 %c_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln96"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:3  %c = add i5 %c_0, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln96, label %2, label %.preheader3.preheader

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="5">
<![CDATA[
.preheader3.preheader:0  %zext_ln104 = zext i5 %c_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln104"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader3.preheader:1  %tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %c_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="9" op_0_bw="8">
<![CDATA[
.preheader3.preheader:2  %zext_ln104_1 = zext i8 %tmp_s to i9

]]></Node>
<StgValue><ssdm name="zext_ln104_1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader3.preheader:3  %tmp_4 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %c_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="6">
<![CDATA[
.preheader3.preheader:4  %zext_ln104_2 = zext i6 %tmp_4 to i9

]]></Node>
<StgValue><ssdm name="zext_ln104_2"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3.preheader:5  %add_ln104_2 = add i9 %zext_ln104_2, %zext_ln104_1

]]></Node>
<StgValue><ssdm name="add_ln104_2"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader3.preheader:6  %tmp_5 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %c_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="7">
<![CDATA[
.preheader3.preheader:7  %zext_ln106 = zext i7 %tmp_5 to i8

]]></Node>
<StgValue><ssdm name="zext_ln106"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader3.preheader:8  %add_ln106 = add i8 %zext_ln104, %zext_ln106

]]></Node>
<StgValue><ssdm name="add_ln106"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:9  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln108"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader3:0  %h_0 = phi i3 [ 0, %.preheader3.preheader ], [ %h, %.preheader3.loopexit ]

]]></Node>
<StgValue><ssdm name="h_0"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader3:1  %icmp_ln97 = icmp eq i3 %h_0, -3

]]></Node>
<StgValue><ssdm name="icmp_ln97"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:2  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader3:3  %h = add i3 %h_0, 1

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4  br i1 %icmp_ln97, label %.loopexit.loopexit, label %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader2.preheader:0  %shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %h_0, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="3">
<![CDATA[
.preheader2.preheader:1  %zext_ln106_1 = zext i3 %h_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln106_1"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader2.preheader:2  %add_ln106_1 = add i8 %zext_ln106_1, %add_ln106

]]></Node>
<StgValue><ssdm name="add_ln106_1"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="8">
<![CDATA[
.preheader2.preheader:3  %zext_ln106_2 = zext i8 %add_ln106_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln106_2"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader2.preheader:4  %p_shl3_cast = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %add_ln106_1, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader2.preheader:5  %add_ln106_2 = add i10 %p_shl3_cast, %zext_ln106_2

]]></Node>
<StgValue><ssdm name="add_ln106_2"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:6  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader2:0  %w_0 = phi i3 [ %w, %1 ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="w_0"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:1  %icmp_ln98 = icmp eq i3 %w_0, -3

]]></Node>
<StgValue><ssdm name="icmp_ln98"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:2  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:3  %w = add i3 %w_0, 1

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:4  br i1 %icmp_ln98, label %.preheader3.loopexit, label %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader1.preheader:0  %shl_ln104_1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %w_0, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln104_1"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:1  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.loopexit:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader1:0  %max_value_0 = phi float [ 0xC26D1A94A0000000, %.preheader1.preheader ], [ %max_value_1, %.preheader1.loopexit ]

]]></Node>
<StgValue><ssdm name="max_value_0"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader1:1  %i_0 = phi i2 [ 0, %.preheader1.preheader ], [ %i, %.preheader1.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="2">
<![CDATA[
.preheader1:2  %zext_ln101 = zext i2 %i_0 to i4

]]></Node>
<StgValue><ssdm name="zext_ln101"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1:3  %icmp_ln101 = icmp eq i2 %i_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln101"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:4  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1:5  %i = add i2 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:6  br i1 %icmp_ln101, label %1, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:0  %add_ln104 = add i4 %shl_ln, %zext_ln101

]]></Node>
<StgValue><ssdm name="add_ln104"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="4">
<![CDATA[
.preheader.preheader:1  %zext_ln104_3 = zext i4 %add_ln104 to i9

]]></Node>
<StgValue><ssdm name="zext_ln104_3"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:2  %add_ln104_3 = add i9 %zext_ln104_3, %add_ln104_2

]]></Node>
<StgValue><ssdm name="add_ln104_3"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
.preheader.preheader:3  %p_shl4_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %add_ln104_3, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.preheader.preheader:4  %tmp_7 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %add_ln104_3, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="10">
<![CDATA[
.preheader.preheader:5  %zext_ln104_4 = zext i10 %tmp_7 to i12

]]></Node>
<StgValue><ssdm name="zext_ln104_4"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:6  %add_ln104_4 = add i12 %p_shl4_cast, %zext_ln104_4

]]></Node>
<StgValue><ssdm name="add_ln104_4"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:7  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="3">
<![CDATA[
:0  %zext_ln106_3 = zext i3 %w_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln106_3"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %add_ln106_3 = add i10 %add_ln106_2, %zext_ln106_3

]]></Node>
<StgValue><ssdm name="add_ln106_3"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="10">
<![CDATA[
:2  %zext_ln106_4 = zext i10 %add_ln106_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln106_4"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %output_addr = getelementptr [400 x float]* %output_r, i64 0, i64 %zext_ln106_4

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:4  store float %max_value_0, float* %output_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:0  %max_value_1 = phi float [ %max_value, %._crit_edge ], [ %max_value_0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="max_value_1"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader:1  %j_0 = phi i2 [ %j, %._crit_edge ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="2">
<![CDATA[
.preheader:2  %zext_ln103 = zext i2 %j_0 to i4

]]></Node>
<StgValue><ssdm name="zext_ln103"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:3  %icmp_ln103 = icmp eq i2 %j_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln103"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:5  %j = add i2 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6  br i1 %icmp_ln103, label %.preheader1.loopexit, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge:0  %add_ln104_1 = add i4 %zext_ln103, %shl_ln104_1

]]></Node>
<StgValue><ssdm name="add_ln104_1"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="4">
<![CDATA[
._crit_edge:1  %zext_ln104_5 = zext i4 %add_ln104_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln104_5"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge:2  %add_ln104_5 = add i12 %add_ln104_4, %zext_ln104_5

]]></Node>
<StgValue><ssdm name="add_ln104_5"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge:3  %zext_ln104_6 = zext i12 %add_ln104_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln104_6"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:4  %input_addr = getelementptr [1600 x float]* %input_r, i64 0, i64 %zext_ln104_6

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge:5  %input_load = load float* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.loopexit:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="82" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge:5  %input_load = load float* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:19  %tmp_9 = fcmp ogt float %max_value_1, %input_load

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:6  %bitcast_ln104 = bitcast float %max_value_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln104"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:7  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln104, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge:8  %trunc_ln104 = trunc i32 %bitcast_ln104 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln104"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:9  %bitcast_ln104_1 = bitcast float %input_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln104_1"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:10  %tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln104_1, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge:11  %trunc_ln104_1 = trunc i32 %bitcast_ln104_1 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln104_1"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:12  %icmp_ln104 = icmp ne i8 %tmp, -1

]]></Node>
<StgValue><ssdm name="icmp_ln104"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge:13  %icmp_ln104_1 = icmp eq i23 %trunc_ln104, 0

]]></Node>
<StgValue><ssdm name="icmp_ln104_1"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:14  %or_ln104 = or i1 %icmp_ln104_1, %icmp_ln104

]]></Node>
<StgValue><ssdm name="or_ln104"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:15  %icmp_ln104_2 = icmp ne i8 %tmp_8, -1

]]></Node>
<StgValue><ssdm name="icmp_ln104_2"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge:16  %icmp_ln104_3 = icmp eq i23 %trunc_ln104_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln104_3"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:17  %or_ln104_1 = or i1 %icmp_ln104_3, %icmp_ln104_2

]]></Node>
<StgValue><ssdm name="or_ln104_1"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:18  %and_ln104 = and i1 %or_ln104, %or_ln104_1

]]></Node>
<StgValue><ssdm name="and_ln104"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:19  %tmp_9 = fcmp ogt float %max_value_1, %input_load

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:20  %and_ln104_1 = and i1 %and_ln104, %tmp_9

]]></Node>
<StgValue><ssdm name="and_ln104_1"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:21  %max_value = select i1 %and_ln104_1, float %max_value_1, float %input_load

]]></Node>
<StgValue><ssdm name="max_value"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:22  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="114" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="115" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="117" from="StgValue_116" to="c_0" fromId="116" toId="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="118" from="br_ln96" to="c_0" fromId="9" toId="10">
</dataflow>
<dataflow id="119" from="c" to="c_0" fromId="13" toId="10">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="120" from="br_ln0" to="c_0" fromId="38" toId="10">
<BackEdge/>
</dataflow>
<dataflow id="121" from="c_0" to="icmp_ln96" fromId="10" toId="11">
</dataflow>
<dataflow id="123" from="StgValue_122" to="icmp_ln96" fromId="122" toId="11">
</dataflow>
<dataflow id="125" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="124" toId="12">
</dataflow>
<dataflow id="127" from="StgValue_126" to="empty" fromId="126" toId="12">
</dataflow>
<dataflow id="128" from="StgValue_126" to="empty" fromId="126" toId="12">
</dataflow>
<dataflow id="129" from="StgValue_126" to="empty" fromId="126" toId="12">
</dataflow>
<dataflow id="130" from="c_0" to="c" fromId="10" toId="13">
</dataflow>
<dataflow id="132" from="StgValue_131" to="c" fromId="131" toId="13">
</dataflow>
<dataflow id="133" from="icmp_ln96" to="br_ln96" fromId="11" toId="14">
</dataflow>
<dataflow id="134" from="c_0" to="zext_ln104" fromId="10" toId="15">
</dataflow>
<dataflow id="136" from="_ssdm_op_BitConcatenate.i8.i5.i3" to="tmp_s" fromId="135" toId="16">
</dataflow>
<dataflow id="137" from="c_0" to="tmp_s" fromId="10" toId="16">
</dataflow>
<dataflow id="139" from="StgValue_138" to="tmp_s" fromId="138" toId="16">
</dataflow>
<dataflow id="140" from="tmp_s" to="zext_ln104_1" fromId="16" toId="17">
</dataflow>
<dataflow id="142" from="_ssdm_op_BitConcatenate.i6.i5.i1" to="tmp_4" fromId="141" toId="18">
</dataflow>
<dataflow id="143" from="c_0" to="tmp_4" fromId="10" toId="18">
</dataflow>
<dataflow id="145" from="StgValue_144" to="tmp_4" fromId="144" toId="18">
</dataflow>
<dataflow id="146" from="tmp_4" to="zext_ln104_2" fromId="18" toId="19">
</dataflow>
<dataflow id="147" from="zext_ln104_2" to="add_ln104_2" fromId="19" toId="20">
</dataflow>
<dataflow id="148" from="zext_ln104_1" to="add_ln104_2" fromId="17" toId="20">
</dataflow>
<dataflow id="150" from="_ssdm_op_BitConcatenate.i7.i5.i2" to="tmp_5" fromId="149" toId="21">
</dataflow>
<dataflow id="151" from="c_0" to="tmp_5" fromId="10" toId="21">
</dataflow>
<dataflow id="153" from="StgValue_152" to="tmp_5" fromId="152" toId="21">
</dataflow>
<dataflow id="154" from="tmp_5" to="zext_ln106" fromId="21" toId="22">
</dataflow>
<dataflow id="155" from="zext_ln104" to="add_ln106" fromId="15" toId="23">
</dataflow>
<dataflow id="156" from="zext_ln106" to="add_ln106" fromId="22" toId="23">
</dataflow>
<dataflow id="157" from="StgValue_138" to="h_0" fromId="138" toId="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="158" from="br_ln97" to="h_0" fromId="24" toId="26">
</dataflow>
<dataflow id="159" from="h" to="h_0" fromId="29" toId="26">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="160" from="br_ln0" to="h_0" fromId="46" toId="26">
<BackEdge/>
</dataflow>
<dataflow id="161" from="h_0" to="icmp_ln97" fromId="26" toId="27">
</dataflow>
<dataflow id="163" from="StgValue_162" to="icmp_ln97" fromId="162" toId="27">
</dataflow>
<dataflow id="164" from="_ssdm_op_SpecLoopTripCount" to="empty_34" fromId="124" toId="28">
</dataflow>
<dataflow id="166" from="StgValue_165" to="empty_34" fromId="165" toId="28">
</dataflow>
<dataflow id="167" from="StgValue_165" to="empty_34" fromId="165" toId="28">
</dataflow>
<dataflow id="168" from="StgValue_165" to="empty_34" fromId="165" toId="28">
</dataflow>
<dataflow id="169" from="h_0" to="h" fromId="26" toId="29">
</dataflow>
<dataflow id="171" from="StgValue_170" to="h" fromId="170" toId="29">
</dataflow>
<dataflow id="172" from="icmp_ln97" to="br_ln97" fromId="27" toId="30">
</dataflow>
<dataflow id="174" from="_ssdm_op_BitConcatenate.i4.i3.i1" to="shl_ln" fromId="173" toId="31">
</dataflow>
<dataflow id="175" from="h_0" to="shl_ln" fromId="26" toId="31">
</dataflow>
<dataflow id="176" from="StgValue_144" to="shl_ln" fromId="144" toId="31">
</dataflow>
<dataflow id="177" from="h_0" to="zext_ln106_1" fromId="26" toId="32">
</dataflow>
<dataflow id="178" from="zext_ln106_1" to="add_ln106_1" fromId="32" toId="33">
</dataflow>
<dataflow id="179" from="add_ln106" to="add_ln106_1" fromId="23" toId="33">
</dataflow>
<dataflow id="180" from="add_ln106_1" to="zext_ln106_2" fromId="33" toId="34">
</dataflow>
<dataflow id="182" from="_ssdm_op_BitConcatenate.i10.i8.i2" to="p_shl3_cast" fromId="181" toId="35">
</dataflow>
<dataflow id="183" from="add_ln106_1" to="p_shl3_cast" fromId="33" toId="35">
</dataflow>
<dataflow id="184" from="StgValue_152" to="p_shl3_cast" fromId="152" toId="35">
</dataflow>
<dataflow id="185" from="p_shl3_cast" to="add_ln106_2" fromId="35" toId="36">
</dataflow>
<dataflow id="186" from="zext_ln106_2" to="add_ln106_2" fromId="34" toId="36">
</dataflow>
<dataflow id="187" from="w" to="w_0" fromId="42" toId="39">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="188" from="br_ln98" to="w_0" fromId="67" toId="39">
<BackEdge/>
</dataflow>
<dataflow id="189" from="StgValue_138" to="w_0" fromId="138" toId="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="190" from="br_ln98" to="w_0" fromId="37" toId="39">
</dataflow>
<dataflow id="191" from="w_0" to="icmp_ln98" fromId="39" toId="40">
</dataflow>
<dataflow id="192" from="StgValue_162" to="icmp_ln98" fromId="162" toId="40">
</dataflow>
<dataflow id="193" from="_ssdm_op_SpecLoopTripCount" to="empty_35" fromId="124" toId="41">
</dataflow>
<dataflow id="194" from="StgValue_165" to="empty_35" fromId="165" toId="41">
</dataflow>
<dataflow id="195" from="StgValue_165" to="empty_35" fromId="165" toId="41">
</dataflow>
<dataflow id="196" from="StgValue_165" to="empty_35" fromId="165" toId="41">
</dataflow>
<dataflow id="197" from="w_0" to="w" fromId="39" toId="42">
</dataflow>
<dataflow id="198" from="StgValue_170" to="w" fromId="170" toId="42">
</dataflow>
<dataflow id="199" from="icmp_ln98" to="br_ln98" fromId="40" toId="43">
</dataflow>
<dataflow id="200" from="_ssdm_op_BitConcatenate.i4.i3.i1" to="shl_ln104_1" fromId="173" toId="44">
</dataflow>
<dataflow id="201" from="w_0" to="shl_ln104_1" fromId="39" toId="44">
</dataflow>
<dataflow id="202" from="StgValue_144" to="shl_ln104_1" fromId="144" toId="44">
</dataflow>
<dataflow id="204" from="StgValue_203" to="max_value_0" fromId="203" toId="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="205" from="br_ln101" to="max_value_0" fromId="45" toId="47">
</dataflow>
<dataflow id="206" from="max_value_1" to="max_value_0" fromId="68" toId="47">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="207" from="br_ln0" to="max_value_0" fromId="81" toId="47">
<BackEdge/>
</dataflow>
<dataflow id="208" from="StgValue_152" to="i_0" fromId="152" toId="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="209" from="br_ln101" to="i_0" fromId="45" toId="48">
</dataflow>
<dataflow id="210" from="i" to="i_0" fromId="52" toId="48">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="211" from="br_ln0" to="i_0" fromId="81" toId="48">
<BackEdge/>
</dataflow>
<dataflow id="212" from="i_0" to="zext_ln101" fromId="48" toId="49">
</dataflow>
<dataflow id="213" from="i_0" to="icmp_ln101" fromId="48" toId="50">
</dataflow>
<dataflow id="215" from="StgValue_214" to="icmp_ln101" fromId="214" toId="50">
</dataflow>
<dataflow id="216" from="_ssdm_op_SpecLoopTripCount" to="empty_36" fromId="124" toId="51">
</dataflow>
<dataflow id="218" from="StgValue_217" to="empty_36" fromId="217" toId="51">
</dataflow>
<dataflow id="219" from="StgValue_217" to="empty_36" fromId="217" toId="51">
</dataflow>
<dataflow id="220" from="StgValue_217" to="empty_36" fromId="217" toId="51">
</dataflow>
<dataflow id="221" from="i_0" to="i" fromId="48" toId="52">
</dataflow>
<dataflow id="223" from="StgValue_222" to="i" fromId="222" toId="52">
</dataflow>
<dataflow id="224" from="icmp_ln101" to="br_ln101" fromId="50" toId="53">
</dataflow>
<dataflow id="225" from="shl_ln" to="add_ln104" fromId="31" toId="54">
</dataflow>
<dataflow id="226" from="zext_ln101" to="add_ln104" fromId="49" toId="54">
</dataflow>
<dataflow id="227" from="add_ln104" to="zext_ln104_3" fromId="54" toId="55">
</dataflow>
<dataflow id="228" from="zext_ln104_3" to="add_ln104_3" fromId="55" toId="56">
</dataflow>
<dataflow id="229" from="add_ln104_2" to="add_ln104_3" fromId="20" toId="56">
</dataflow>
<dataflow id="231" from="_ssdm_op_BitConcatenate.i12.i9.i3" to="p_shl4_cast" fromId="230" toId="57">
</dataflow>
<dataflow id="232" from="add_ln104_3" to="p_shl4_cast" fromId="56" toId="57">
</dataflow>
<dataflow id="233" from="StgValue_138" to="p_shl4_cast" fromId="138" toId="57">
</dataflow>
<dataflow id="235" from="_ssdm_op_BitConcatenate.i10.i9.i1" to="tmp_7" fromId="234" toId="58">
</dataflow>
<dataflow id="236" from="add_ln104_3" to="tmp_7" fromId="56" toId="58">
</dataflow>
<dataflow id="237" from="StgValue_144" to="tmp_7" fromId="144" toId="58">
</dataflow>
<dataflow id="238" from="tmp_7" to="zext_ln104_4" fromId="58" toId="59">
</dataflow>
<dataflow id="239" from="p_shl4_cast" to="add_ln104_4" fromId="57" toId="60">
</dataflow>
<dataflow id="240" from="zext_ln104_4" to="add_ln104_4" fromId="59" toId="60">
</dataflow>
<dataflow id="241" from="w_0" to="zext_ln106_3" fromId="39" toId="62">
</dataflow>
<dataflow id="242" from="add_ln106_2" to="add_ln106_3" fromId="36" toId="63">
</dataflow>
<dataflow id="243" from="zext_ln106_3" to="add_ln106_3" fromId="62" toId="63">
</dataflow>
<dataflow id="244" from="add_ln106_3" to="zext_ln106_4" fromId="63" toId="64">
</dataflow>
<dataflow id="245" from="output_r" to="output_addr" fromId="115" toId="65">
</dataflow>
<dataflow id="247" from="StgValue_246" to="output_addr" fromId="246" toId="65">
</dataflow>
<dataflow id="248" from="zext_ln106_4" to="output_addr" fromId="64" toId="65">
</dataflow>
<dataflow id="249" from="max_value_0" to="store_ln106" fromId="47" toId="66">
</dataflow>
<dataflow id="250" from="output_addr" to="store_ln106" fromId="65" toId="66">
</dataflow>
<dataflow id="251" from="max_value" to="max_value_1" fromId="99" toId="68">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="252" from="br_ln103" to="max_value_1" fromId="100" toId="68">
<BackEdge/>
</dataflow>
<dataflow id="253" from="max_value_0" to="max_value_1" fromId="47" toId="68">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="254" from="br_ln103" to="max_value_1" fromId="61" toId="68">
</dataflow>
<dataflow id="255" from="j" to="j_0" fromId="73" toId="69">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="256" from="br_ln103" to="j_0" fromId="100" toId="69">
<BackEdge/>
</dataflow>
<dataflow id="257" from="StgValue_152" to="j_0" fromId="152" toId="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="258" from="br_ln103" to="j_0" fromId="61" toId="69">
</dataflow>
<dataflow id="259" from="j_0" to="zext_ln103" fromId="69" toId="70">
</dataflow>
<dataflow id="260" from="j_0" to="icmp_ln103" fromId="69" toId="71">
</dataflow>
<dataflow id="261" from="StgValue_214" to="icmp_ln103" fromId="214" toId="71">
</dataflow>
<dataflow id="262" from="_ssdm_op_SpecLoopTripCount" to="empty_37" fromId="124" toId="72">
</dataflow>
<dataflow id="263" from="StgValue_217" to="empty_37" fromId="217" toId="72">
</dataflow>
<dataflow id="264" from="StgValue_217" to="empty_37" fromId="217" toId="72">
</dataflow>
<dataflow id="265" from="StgValue_217" to="empty_37" fromId="217" toId="72">
</dataflow>
<dataflow id="266" from="j_0" to="j" fromId="69" toId="73">
</dataflow>
<dataflow id="267" from="StgValue_222" to="j" fromId="222" toId="73">
</dataflow>
<dataflow id="268" from="icmp_ln103" to="br_ln103" fromId="71" toId="74">
</dataflow>
<dataflow id="269" from="zext_ln103" to="add_ln104_1" fromId="70" toId="75">
</dataflow>
<dataflow id="270" from="shl_ln104_1" to="add_ln104_1" fromId="44" toId="75">
</dataflow>
<dataflow id="271" from="add_ln104_1" to="zext_ln104_5" fromId="75" toId="76">
</dataflow>
<dataflow id="272" from="add_ln104_4" to="add_ln104_5" fromId="60" toId="77">
</dataflow>
<dataflow id="273" from="zext_ln104_5" to="add_ln104_5" fromId="76" toId="77">
</dataflow>
<dataflow id="274" from="add_ln104_5" to="zext_ln104_6" fromId="77" toId="78">
</dataflow>
<dataflow id="275" from="input_r" to="input_addr" fromId="114" toId="79">
</dataflow>
<dataflow id="276" from="StgValue_246" to="input_addr" fromId="246" toId="79">
</dataflow>
<dataflow id="277" from="zext_ln104_6" to="input_addr" fromId="78" toId="79">
</dataflow>
<dataflow id="278" from="input_addr" to="input_load" fromId="79" toId="80">
</dataflow>
<dataflow id="279" from="input_addr" to="input_load" fromId="79" toId="82">
</dataflow>
<dataflow id="280" from="max_value_1" to="tmp_9" fromId="68" toId="83">
</dataflow>
<dataflow id="281" from="input_load" to="tmp_9" fromId="82" toId="83">
</dataflow>
<dataflow id="282" from="max_value_1" to="bitcast_ln104" fromId="68" toId="84">
</dataflow>
<dataflow id="284" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp" fromId="283" toId="85">
</dataflow>
<dataflow id="285" from="bitcast_ln104" to="tmp" fromId="84" toId="85">
</dataflow>
<dataflow id="287" from="StgValue_286" to="tmp" fromId="286" toId="85">
</dataflow>
<dataflow id="289" from="StgValue_288" to="tmp" fromId="288" toId="85">
</dataflow>
<dataflow id="290" from="bitcast_ln104" to="trunc_ln104" fromId="84" toId="86">
</dataflow>
<dataflow id="291" from="input_load" to="bitcast_ln104_1" fromId="82" toId="87">
</dataflow>
<dataflow id="292" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_8" fromId="283" toId="88">
</dataflow>
<dataflow id="293" from="bitcast_ln104_1" to="tmp_8" fromId="87" toId="88">
</dataflow>
<dataflow id="294" from="StgValue_286" to="tmp_8" fromId="286" toId="88">
</dataflow>
<dataflow id="295" from="StgValue_288" to="tmp_8" fromId="288" toId="88">
</dataflow>
<dataflow id="296" from="bitcast_ln104_1" to="trunc_ln104_1" fromId="87" toId="89">
</dataflow>
<dataflow id="297" from="tmp" to="icmp_ln104" fromId="85" toId="90">
</dataflow>
<dataflow id="299" from="StgValue_298" to="icmp_ln104" fromId="298" toId="90">
</dataflow>
<dataflow id="300" from="trunc_ln104" to="icmp_ln104_1" fromId="86" toId="91">
</dataflow>
<dataflow id="302" from="StgValue_301" to="icmp_ln104_1" fromId="301" toId="91">
</dataflow>
<dataflow id="303" from="icmp_ln104_1" to="or_ln104" fromId="91" toId="92">
</dataflow>
<dataflow id="304" from="icmp_ln104" to="or_ln104" fromId="90" toId="92">
</dataflow>
<dataflow id="305" from="tmp_8" to="icmp_ln104_2" fromId="88" toId="93">
</dataflow>
<dataflow id="306" from="StgValue_298" to="icmp_ln104_2" fromId="298" toId="93">
</dataflow>
<dataflow id="307" from="trunc_ln104_1" to="icmp_ln104_3" fromId="89" toId="94">
</dataflow>
<dataflow id="308" from="StgValue_301" to="icmp_ln104_3" fromId="301" toId="94">
</dataflow>
<dataflow id="309" from="icmp_ln104_3" to="or_ln104_1" fromId="94" toId="95">
</dataflow>
<dataflow id="310" from="icmp_ln104_2" to="or_ln104_1" fromId="93" toId="95">
</dataflow>
<dataflow id="311" from="or_ln104" to="and_ln104" fromId="92" toId="96">
</dataflow>
<dataflow id="312" from="or_ln104_1" to="and_ln104" fromId="95" toId="96">
</dataflow>
<dataflow id="313" from="max_value_1" to="tmp_9" fromId="68" toId="97">
</dataflow>
<dataflow id="314" from="input_load" to="tmp_9" fromId="82" toId="97">
</dataflow>
<dataflow id="315" from="and_ln104" to="and_ln104_1" fromId="96" toId="98">
</dataflow>
<dataflow id="316" from="tmp_9" to="and_ln104_1" fromId="97" toId="98">
</dataflow>
<dataflow id="317" from="and_ln104_1" to="max_value" fromId="98" toId="99">
</dataflow>
<dataflow id="318" from="max_value_1" to="max_value" fromId="68" toId="99">
</dataflow>
<dataflow id="319" from="input_load" to="max_value" fromId="82" toId="99">
</dataflow>
<dataflow id="320" from="icmp_ln96" to="StgValue_2" fromId="11" toId="2">
</dataflow>
<dataflow id="321" from="icmp_ln97" to="StgValue_3" fromId="27" toId="3">
</dataflow>
<dataflow id="322" from="icmp_ln98" to="StgValue_4" fromId="40" toId="4">
</dataflow>
<dataflow id="323" from="icmp_ln101" to="StgValue_5" fromId="50" toId="5">
</dataflow>
<dataflow id="324" from="icmp_ln103" to="StgValue_6" fromId="71" toId="6">
</dataflow>
</dataflows>


</stg>
