
../repos/inetutils/ifconfig/ifconfig:     file format elf32-littlearm


Disassembly of section .init:

0001163c <.init>:
   1163c:	push	{r3, lr}
   11640:	bl	11a28 <ftello64@plt+0x48>
   11644:	pop	{r3, pc}

Disassembly of section .plt:

00011648 <calloc@plt-0x14>:
   11648:	push	{lr}		; (str lr, [sp, #-4]!)
   1164c:	ldr	lr, [pc, #4]	; 11658 <calloc@plt-0x4>
   11650:	add	lr, pc, lr
   11654:	ldr	pc, [lr, #8]!
   11658:	andeq	pc, r1, r8, lsr #19

0001165c <calloc@plt>:
   1165c:	add	ip, pc, #0, 12
   11660:	add	ip, ip, #126976	; 0x1f000
   11664:	ldr	pc, [ip, #2472]!	; 0x9a8

00011668 <fputs_unlocked@plt>:
   11668:	add	ip, pc, #0, 12
   1166c:	add	ip, ip, #126976	; 0x1f000
   11670:	ldr	pc, [ip, #2464]!	; 0x9a0

00011674 <strstr@plt>:
   11674:	add	ip, pc, #0, 12
   11678:	add	ip, ip, #126976	; 0x1f000
   1167c:	ldr	pc, [ip, #2456]!	; 0x998

00011680 <ether_hostton@plt>:
   11680:	add	ip, pc, #0, 12
   11684:	add	ip, ip, #126976	; 0x1f000
   11688:	ldr	pc, [ip, #2448]!	; 0x990

0001168c <inet_aton@plt>:
   1168c:	add	ip, pc, #0, 12
   11690:	add	ip, ip, #126976	; 0x1f000
   11694:	ldr	pc, [ip, #2440]!	; 0x988

00011698 <strcmp@plt>:
   11698:	add	ip, pc, #0, 12
   1169c:	add	ip, ip, #126976	; 0x1f000
   116a0:	ldr	pc, [ip, #2432]!	; 0x980

000116a4 <strtol@plt>:
   116a4:	add	ip, pc, #0, 12
   116a8:	add	ip, ip, #126976	; 0x1f000
   116ac:	ldr	pc, [ip, #2424]!	; 0x978

000116b0 <printf@plt>:
   116b0:	add	ip, pc, #0, 12
   116b4:	add	ip, ip, #126976	; 0x1f000
   116b8:	ldr	pc, [ip, #2416]!	; 0x970

000116bc <memmove@plt>:
   116bc:	add	ip, pc, #0, 12
   116c0:	add	ip, ip, #126976	; 0x1f000
   116c4:	ldr	pc, [ip, #2408]!	; 0x968

000116c8 <strchrnul@plt>:
   116c8:	add	ip, pc, #0, 12
   116cc:	add	ip, ip, #126976	; 0x1f000
   116d0:	ldr	pc, [ip, #2400]!	; 0x960

000116d4 <free@plt>:
   116d4:	add	ip, pc, #0, 12
   116d8:	add	ip, ip, #126976	; 0x1f000
   116dc:	ldr	pc, [ip, #2392]!	; 0x958

000116e0 <gai_strerror@plt>:
   116e0:	add	ip, pc, #0, 12
   116e4:	add	ip, ip, #126976	; 0x1f000
   116e8:	ldr	pc, [ip, #2384]!	; 0x950

000116ec <ferror@plt>:
   116ec:	add	ip, pc, #0, 12
   116f0:	add	ip, ip, #126976	; 0x1f000
   116f4:	ldr	pc, [ip, #2376]!	; 0x948

000116f8 <strndup@plt>:
   116f8:	add	ip, pc, #0, 12
   116fc:	add	ip, ip, #126976	; 0x1f000
   11700:	ldr	pc, [ip, #2368]!	; 0x940

00011704 <memcpy@plt>:
   11704:	add	ip, pc, #0, 12
   11708:	add	ip, ip, #126976	; 0x1f000
   1170c:	ldr	pc, [ip, #2360]!	; 0x938

00011710 <fwrite_unlocked@plt>:
   11710:	add	ip, pc, #0, 12
   11714:	add	ip, ip, #126976	; 0x1f000
   11718:	ldr	pc, [ip, #2352]!	; 0x930

0001171c <inet_ntoa@plt>:
   1171c:	add	ip, pc, #0, 12
   11720:	add	ip, ip, #126976	; 0x1f000
   11724:	ldr	pc, [ip, #2344]!	; 0x928

00011728 <sleep@plt>:
   11728:	add	ip, pc, #0, 12
   1172c:	add	ip, ip, #126976	; 0x1f000
   11730:	ldr	pc, [ip, #2336]!	; 0x920

00011734 <strdup@plt>:
   11734:	add	ip, pc, #0, 12
   11738:	add	ip, ip, #126976	; 0x1f000
   1173c:	ldr	pc, [ip, #2328]!	; 0x918

00011740 <realloc@plt>:
   11740:	add	ip, pc, #0, 12
   11744:	add	ip, ip, #126976	; 0x1f000
   11748:	ldr	pc, [ip, #2320]!	; 0x910

0001174c <strcasecmp@plt>:
   1174c:	add	ip, pc, #0, 12
   11750:	add	ip, ip, #126976	; 0x1f000
   11754:	ldr	pc, [ip, #2312]!	; 0x908

00011758 <funlockfile@plt>:
   11758:	add	ip, pc, #0, 12
   1175c:	add	ip, ip, #126976	; 0x1f000
   11760:	ldr	pc, [ip, #2304]!	; 0x900

00011764 <__fxstat64@plt>:
   11764:	add	ip, pc, #0, 12
   11768:	add	ip, ip, #126976	; 0x1f000
   1176c:	ldr	pc, [ip, #2296]!	; 0x8f8

00011770 <ioctl@plt>:
   11770:	add	ip, pc, #0, 12
   11774:	add	ip, ip, #126976	; 0x1f000
   11778:	ldr	pc, [ip, #2288]!	; 0x8f0

0001177c <strcpy@plt>:
   1177c:	add	ip, pc, #0, 12
   11780:	add	ip, ip, #126976	; 0x1f000
   11784:	ldr	pc, [ip, #2280]!	; 0x8e8

00011788 <fread@plt>:
   11788:	add	ip, pc, #0, 12
   1178c:	add	ip, ip, #126976	; 0x1f000
   11790:	ldr	pc, [ip, #2272]!	; 0x8e0

00011794 <error@plt>:
   11794:	add	ip, pc, #0, 12
   11798:	add	ip, ip, #126976	; 0x1f000
   1179c:	ldr	pc, [ip, #2264]!	; 0x8d8

000117a0 <getenv@plt>:
   117a0:	add	ip, pc, #0, 12
   117a4:	add	ip, ip, #126976	; 0x1f000
   117a8:	ldr	pc, [ip, #2256]!	; 0x8d0

000117ac <puts@plt>:
   117ac:	add	ip, pc, #0, 12
   117b0:	add	ip, ip, #126976	; 0x1f000
   117b4:	ldr	pc, [ip, #2248]!	; 0x8c8

000117b8 <malloc@plt>:
   117b8:	add	ip, pc, #0, 12
   117bc:	add	ip, ip, #126976	; 0x1f000
   117c0:	ldr	pc, [ip, #2240]!	; 0x8c0

000117c4 <__libc_start_main@plt>:
   117c4:	add	ip, pc, #0, 12
   117c8:	add	ip, ip, #126976	; 0x1f000
   117cc:	ldr	pc, [ip, #2232]!	; 0x8b8

000117d0 <strerror@plt>:
   117d0:	add	ip, pc, #0, 12
   117d4:	add	ip, ip, #126976	; 0x1f000
   117d8:	ldr	pc, [ip, #2224]!	; 0x8b0

000117dc <__ctype_tolower_loc@plt>:
   117dc:	add	ip, pc, #0, 12
   117e0:	add	ip, ip, #126976	; 0x1f000
   117e4:	ldr	pc, [ip, #2216]!	; 0x8a8

000117e8 <ether_aton@plt>:
   117e8:	add	ip, pc, #0, 12
   117ec:	add	ip, ip, #126976	; 0x1f000
   117f0:	ldr	pc, [ip, #2208]!	; 0x8a0

000117f4 <__gmon_start__@plt>:
   117f4:	add	ip, pc, #0, 12
   117f8:	add	ip, ip, #126976	; 0x1f000
   117fc:	ldr	pc, [ip, #2200]!	; 0x898

00011800 <__ctype_b_loc@plt>:
   11800:	add	ip, pc, #0, 12
   11804:	add	ip, ip, #126976	; 0x1f000
   11808:	ldr	pc, [ip, #2192]!	; 0x890

0001180c <exit@plt>:
   1180c:	add	ip, pc, #0, 12
   11810:	add	ip, ip, #126976	; 0x1f000
   11814:	ldr	pc, [ip, #2184]!	; 0x888

00011818 <strtoul@plt>:
   11818:	add	ip, pc, #0, 12
   1181c:	add	ip, ip, #126976	; 0x1f000
   11820:	ldr	pc, [ip, #2176]!	; 0x880

00011824 <strlen@plt>:
   11824:	add	ip, pc, #0, 12
   11828:	add	ip, ip, #126976	; 0x1f000
   1182c:	ldr	pc, [ip, #2168]!	; 0x878

00011830 <strchr@plt>:
   11830:	add	ip, pc, #0, 12
   11834:	add	ip, ip, #126976	; 0x1f000
   11838:	ldr	pc, [ip, #2160]!	; 0x870

0001183c <fprintf@plt>:
   1183c:	add	ip, pc, #0, 12
   11840:	add	ip, ip, #126976	; 0x1f000
   11844:	ldr	pc, [ip, #2152]!	; 0x868

00011848 <__errno_location@plt>:
   11848:	add	ip, pc, #0, 12
   1184c:	add	ip, ip, #126976	; 0x1f000
   11850:	ldr	pc, [ip, #2144]!	; 0x860

00011854 <strncasecmp@plt>:
   11854:	add	ip, pc, #0, 12
   11858:	add	ip, ip, #126976	; 0x1f000
   1185c:	ldr	pc, [ip, #2136]!	; 0x858

00011860 <strerror_r@plt>:
   11860:	add	ip, pc, #0, 12
   11864:	add	ip, ip, #126976	; 0x1f000
   11868:	ldr	pc, [ip, #2128]!	; 0x850

0001186c <setvbuf@plt>:
   1186c:	add	ip, pc, #0, 12
   11870:	add	ip, ip, #126976	; 0x1f000
   11874:	ldr	pc, [ip, #2120]!	; 0x848

00011878 <memset@plt>:
   11878:	add	ip, pc, #0, 12
   1187c:	add	ip, ip, #126976	; 0x1f000
   11880:	ldr	pc, [ip, #2112]!	; 0x840

00011884 <putchar@plt>:
   11884:	add	ip, pc, #0, 12
   11888:	add	ip, ip, #126976	; 0x1f000
   1188c:	ldr	pc, [ip, #2104]!	; 0x838

00011890 <strncpy@plt>:
   11890:	add	ip, pc, #0, 12
   11894:	add	ip, ip, #126976	; 0x1f000
   11898:	ldr	pc, [ip, #2096]!	; 0x830

0001189c <fileno@plt>:
   1189c:	add	ip, pc, #0, 12
   118a0:	add	ip, ip, #126976	; 0x1f000
   118a4:	ldr	pc, [ip, #2088]!	; 0x828

000118a8 <memchr@plt>:
   118a8:	add	ip, pc, #0, 12
   118ac:	add	ip, ip, #126976	; 0x1f000
   118b0:	ldr	pc, [ip, #2080]!	; 0x820

000118b4 <fclose@plt>:
   118b4:	add	ip, pc, #0, 12
   118b8:	add	ip, ip, #126976	; 0x1f000
   118bc:	ldr	pc, [ip, #2072]!	; 0x818

000118c0 <ether_ntoa@plt>:
   118c0:	add	ip, pc, #0, 12
   118c4:	add	ip, ip, #126976	; 0x1f000
   118c8:	ldr	pc, [ip, #2064]!	; 0x810

000118cc <getnameinfo@plt>:
   118cc:	add	ip, pc, #0, 12
   118d0:	add	ip, ip, #126976	; 0x1f000
   118d4:	ldr	pc, [ip, #2056]!	; 0x808

000118d8 <strrchr@plt>:
   118d8:	add	ip, pc, #0, 12
   118dc:	add	ip, ip, #126976	; 0x1f000
   118e0:	ldr	pc, [ip, #2048]!	; 0x800

000118e4 <vfprintf@plt>:
   118e4:	add	ip, pc, #0, 12
   118e8:	add	ip, ip, #126976	; 0x1f000
   118ec:	ldr	pc, [ip, #2040]!	; 0x7f8

000118f0 <fputc@plt>:
   118f0:	add	ip, pc, #0, 12
   118f4:	add	ip, ip, #126976	; 0x1f000
   118f8:	ldr	pc, [ip, #2032]!	; 0x7f0

000118fc <sscanf@plt>:
   118fc:	add	ip, pc, #0, 12
   11900:	add	ip, ip, #126976	; 0x1f000
   11904:	ldr	pc, [ip, #2024]!	; 0x7e8

00011908 <putc@plt>:
   11908:	add	ip, pc, #0, 12
   1190c:	add	ip, ip, #126976	; 0x1f000
   11910:	ldr	pc, [ip, #2016]!	; 0x7e0

00011914 <flockfile@plt>:
   11914:	add	ip, pc, #0, 12
   11918:	add	ip, ip, #126976	; 0x1f000
   1191c:	ldr	pc, [ip, #2008]!	; 0x7d8

00011920 <vsnprintf@plt>:
   11920:	add	ip, pc, #0, 12
   11924:	add	ip, ip, #126976	; 0x1f000
   11928:	ldr	pc, [ip, #2000]!	; 0x7d0

0001192c <atoi@plt>:
   1192c:	add	ip, pc, #0, 12
   11930:	add	ip, ip, #126976	; 0x1f000
   11934:	ldr	pc, [ip, #1992]!	; 0x7c8

00011938 <fopen64@plt>:
   11938:	add	ip, pc, #0, 12
   1193c:	add	ip, ip, #126976	; 0x1f000
   11940:	ldr	pc, [ip, #1984]!	; 0x7c0

00011944 <qsort@plt>:
   11944:	add	ip, pc, #0, 12
   11948:	add	ip, ip, #126976	; 0x1f000
   1194c:	ldr	pc, [ip, #1976]!	; 0x7b8

00011950 <explicit_bzero@plt>:
   11950:	add	ip, pc, #0, 12
   11954:	add	ip, ip, #126976	; 0x1f000
   11958:	ldr	pc, [ip, #1968]!	; 0x7b0

0001195c <freeaddrinfo@plt>:
   1195c:	add	ip, pc, #0, 12
   11960:	add	ip, ip, #126976	; 0x1f000
   11964:	ldr	pc, [ip, #1960]!	; 0x7a8

00011968 <getaddrinfo@plt>:
   11968:	add	ip, pc, #0, 12
   1196c:	add	ip, ip, #126976	; 0x1f000
   11970:	ldr	pc, [ip, #1952]!	; 0x7a0

00011974 <socket@plt>:
   11974:	add	ip, pc, #0, 12
   11978:	add	ip, ip, #126976	; 0x1f000
   1197c:	ldr	pc, [ip, #1944]!	; 0x798

00011980 <getline@plt>:
   11980:	add	ip, pc, #0, 12
   11984:	add	ip, ip, #126976	; 0x1f000
   11988:	ldr	pc, [ip, #1936]!	; 0x790

0001198c <if_nametoindex@plt>:
   1198c:	add	ip, pc, #0, 12
   11990:	add	ip, ip, #126976	; 0x1f000
   11994:	ldr	pc, [ip, #1928]!	; 0x788

00011998 <fputs@plt>:
   11998:	add	ip, pc, #0, 12
   1199c:	add	ip, ip, #126976	; 0x1f000
   119a0:	ldr	pc, [ip, #1920]!	; 0x780

000119a4 <strncmp@plt>:
   119a4:	add	ip, pc, #0, 12
   119a8:	add	ip, ip, #126976	; 0x1f000
   119ac:	ldr	pc, [ip, #1912]!	; 0x778

000119b0 <abort@plt>:
   119b0:	add	ip, pc, #0, 12
   119b4:	add	ip, ip, #126976	; 0x1f000
   119b8:	ldr	pc, [ip, #1904]!	; 0x770

000119bc <close@plt>:
   119bc:	add	ip, pc, #0, 12
   119c0:	add	ip, ip, #126976	; 0x1f000
   119c4:	ldr	pc, [ip, #1896]!	; 0x768

000119c8 <__assert_fail@plt>:
   119c8:	add	ip, pc, #0, 12
   119cc:	add	ip, ip, #126976	; 0x1f000
   119d0:	ldr	pc, [ip, #1888]!	; 0x760

000119d4 <putc_unlocked@plt>:
   119d4:	add	ip, pc, #0, 12
   119d8:	add	ip, ip, #126976	; 0x1f000
   119dc:	ldr	pc, [ip, #1880]!	; 0x758

000119e0 <ftello64@plt>:
   119e0:	add	ip, pc, #0, 12
   119e4:	add	ip, ip, #126976	; 0x1f000
   119e8:	ldr	pc, [ip, #1872]!	; 0x750

Disassembly of section .text:

000119ec <argp_parse@@Base-0x55d0>:
   119ec:	mov	fp, #0
   119f0:	mov	lr, #0
   119f4:	pop	{r1}		; (ldr r1, [sp], #4)
   119f8:	mov	r2, sp
   119fc:	push	{r2}		; (str r2, [sp, #-4]!)
   11a00:	push	{r0}		; (str r0, [sp, #-4]!)
   11a04:	ldr	ip, [pc, #16]	; 11a1c <ftello64@plt+0x3c>
   11a08:	push	{ip}		; (str ip, [sp, #-4]!)
   11a0c:	ldr	r0, [pc, #12]	; 11a20 <ftello64@plt+0x40>
   11a10:	ldr	r3, [pc, #12]	; 11a24 <ftello64@plt+0x44>
   11a14:	bl	117c4 <__libc_start_main@plt>
   11a18:	bl	119b0 <abort@plt>
   11a1c:	andeq	sp, r1, r4, lsl #14
   11a20:	ldrdeq	r1, [r1], -ip
   11a24:	andeq	sp, r1, r4, lsr #13
   11a28:	ldr	r3, [pc, #20]	; 11a44 <ftello64@plt+0x64>
   11a2c:	ldr	r2, [pc, #20]	; 11a48 <ftello64@plt+0x68>
   11a30:	add	r3, pc, r3
   11a34:	ldr	r2, [r3, r2]
   11a38:	cmp	r2, #0
   11a3c:	bxeq	lr
   11a40:	b	117f4 <__gmon_start__@plt>
   11a44:	andeq	pc, r1, r8, asr #11
   11a48:	andeq	r0, r0, ip, lsr r1
   11a4c:	ldr	r0, [pc, #24]	; 11a6c <ftello64@plt+0x8c>
   11a50:	ldr	r3, [pc, #24]	; 11a70 <ftello64@plt+0x90>
   11a54:	cmp	r3, r0
   11a58:	bxeq	lr
   11a5c:	ldr	r3, [pc, #16]	; 11a74 <ftello64@plt+0x94>
   11a60:	cmp	r3, #0
   11a64:	bxeq	lr
   11a68:	bx	r3
   11a6c:	andeq	r1, r3, ip, asr #21
   11a70:	andeq	r1, r3, ip, asr #21
   11a74:	andeq	r0, r0, r0
   11a78:	ldr	r0, [pc, #36]	; 11aa4 <ftello64@plt+0xc4>
   11a7c:	ldr	r1, [pc, #36]	; 11aa8 <ftello64@plt+0xc8>
   11a80:	sub	r1, r1, r0
   11a84:	asr	r1, r1, #2
   11a88:	add	r1, r1, r1, lsr #31
   11a8c:	asrs	r1, r1, #1
   11a90:	bxeq	lr
   11a94:	ldr	r3, [pc, #16]	; 11aac <ftello64@plt+0xcc>
   11a98:	cmp	r3, #0
   11a9c:	bxeq	lr
   11aa0:	bx	r3
   11aa4:	andeq	r1, r3, ip, asr #21
   11aa8:	andeq	r1, r3, ip, asr #21
   11aac:	andeq	r0, r0, r0
   11ab0:	push	{r4, lr}
   11ab4:	ldr	r4, [pc, #24]	; 11ad4 <ftello64@plt+0xf4>
   11ab8:	ldrb	r3, [r4]
   11abc:	cmp	r3, #0
   11ac0:	popne	{r4, pc}
   11ac4:	bl	11a4c <ftello64@plt+0x6c>
   11ac8:	mov	r3, #1
   11acc:	strb	r3, [r4]
   11ad0:	pop	{r4, pc}
   11ad4:	andeq	r1, r3, r0, ror #21
   11ad8:	b	11a78 <ftello64@plt+0x98>
   11adc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11ae0:	add	fp, sp, #28
   11ae4:	sub	sp, sp, #4
   11ae8:	mov	r5, r0
   11aec:	ldr	r0, [r1]
   11af0:	mov	r4, r1
   11af4:	bl	186cc <_obstack_memory_used@@Base+0x5c>
   11af8:	mov	r0, r5
   11afc:	mov	r1, r4
   11b00:	bl	13578 <ftello64@plt+0x1b98>
   11b04:	mov	r0, #2
   11b08:	mov	r1, #1
   11b0c:	mov	r2, #0
   11b10:	mov	r5, #0
   11b14:	bl	11974 <socket@plt>
   11b18:	cmn	r0, #1
   11b1c:	ble	11c00 <ftello64@plt+0x220>
   11b20:	movw	r7, #7044	; 0x1b84
   11b24:	mov	r9, r0
   11b28:	movt	r7, #3
   11b2c:	ldr	r0, [r7]
   11b30:	cmp	r0, #1
   11b34:	blt	11bec <ftello64@plt+0x20c>
   11b38:	movw	r4, #7040	; 0x1b80
   11b3c:	movw	sl, #7064	; 0x1b98
   11b40:	movw	r8, #55401	; 0xd869
   11b44:	mov	r5, #0
   11b48:	movt	r4, #3
   11b4c:	movt	sl, #3
   11b50:	movt	r8, #1
   11b54:	ldr	r6, [r4]
   11b58:	ldr	r0, [sl]
   11b5c:	cmp	r0, #0
   11b60:	beq	11b98 <ftello64@plt+0x1b8>
   11b64:	ldr	r0, [r6]
   11b68:	bl	1198c <if_nametoindex@plt>
   11b6c:	cmp	r0, #0
   11b70:	beq	11bb0 <ftello64@plt+0x1d0>
   11b74:	cmp	r5, #0
   11b78:	beq	11b84 <ftello64@plt+0x1a4>
   11b7c:	mov	r0, #32
   11b80:	bl	11884 <putchar@plt>
   11b84:	ldr	r1, [r6]
   11b88:	mov	r0, r8
   11b8c:	add	r5, r5, #1
   11b90:	bl	116b0 <printf@plt>
   11b94:	b	11bb0 <ftello64@plt+0x1d0>
   11b98:	mov	r0, r9
   11b9c:	mov	r1, r6
   11ba0:	bl	1293c <ftello64@plt+0xf5c>
   11ba4:	mov	r5, #0
   11ba8:	cmp	r0, #0
   11bac:	bne	11bd0 <ftello64@plt+0x1f0>
   11bb0:	ldr	r1, [r7]
   11bb4:	ldr	r0, [r4]
   11bb8:	add	r6, r6, #56	; 0x38
   11bbc:	rsb	r1, r1, r1, lsl #3
   11bc0:	add	r0, r0, r1, lsl #3
   11bc4:	cmp	r6, r0
   11bc8:	bcc	11b58 <ftello64@plt+0x178>
   11bcc:	b	11bd4 <ftello64@plt+0x1f4>
   11bd0:	mov	r5, r0
   11bd4:	cmp	r5, #0
   11bd8:	ldrne	r0, [sl]
   11bdc:	cmpne	r0, #0
   11be0:	beq	11bec <ftello64@plt+0x20c>
   11be4:	mov	r0, #10
   11be8:	bl	11884 <putchar@plt>
   11bec:	mov	r0, r9
   11bf0:	bl	119bc <close@plt>
   11bf4:	mov	r0, r5
   11bf8:	sub	sp, fp, #28
   11bfc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11c00:	bl	11848 <__errno_location@plt>
   11c04:	ldr	r1, [r0]
   11c08:	movw	r2, #55076	; 0xd724
   11c0c:	mov	r0, #0
   11c10:	movt	r2, #1
   11c14:	bl	11794 <error@plt>
   11c18:	mov	r0, #1
   11c1c:	bl	1180c <exit@plt>
   11c20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11c24:	add	fp, sp, #28
   11c28:	push	{r0}		; (str r0, [sp, #-4]!)
   11c2c:	movw	r6, #4424	; 0x1148
   11c30:	mov	sl, #0
   11c34:	mov	r5, #0
   11c38:	movt	r6, #3
   11c3c:	ldr	r0, [r6]
   11c40:	cmp	r0, #0
   11c44:	beq	11c7c <ftello64@plt+0x29c>
   11c48:	add	r7, r6, #8
   11c4c:	mov	r5, #0
   11c50:	ldr	r1, [r7]
   11c54:	cmp	r1, #0
   11c58:	bne	11c68 <ftello64@plt+0x288>
   11c5c:	bl	11824 <strlen@plt>
   11c60:	add	r0, r5, r0
   11c64:	add	r5, r0, #1
   11c68:	ldr	r0, [r7, #4]
   11c6c:	add	r1, r7, #12
   11c70:	mov	r7, r1
   11c74:	cmp	r0, #0
   11c78:	bne	11c50 <ftello64@plt+0x270>
   11c7c:	add	r0, r5, #80	; 0x50
   11c80:	bl	18e90 <_obstack_memory_used@@Base+0x820>
   11c84:	mov	r9, r0
   11c88:	ldr	r0, [r6]
   11c8c:	cmp	r0, #0
   11c90:	beq	11d20 <ftello64@plt+0x340>
   11c94:	add	r8, r9, #80	; 0x50
   11c98:	mov	sl, #0
   11c9c:	ldr	r0, [r6, #8]
   11ca0:	cmp	r0, #0
   11ca4:	bne	11d14 <ftello64@plt+0x334>
   11ca8:	ldrb	r0, [r6, #4]
   11cac:	tst	r0, #72	; 0x48
   11cb0:	bne	11d14 <ftello64@plt+0x334>
   11cb4:	ldr	r7, [r6]
   11cb8:	movw	r1, #55220	; 0xd7b4
   11cbc:	mov	r2, #2
   11cc0:	str	r8, [r9, sl, lsl #2]
   11cc4:	movt	r1, #1
   11cc8:	mov	r0, r7
   11ccc:	bl	119a4 <strncmp@plt>
   11cd0:	cmp	r0, #0
   11cd4:	addeq	r7, r7, #2
   11cd8:	ldrb	r4, [r7]
   11cdc:	cmp	r4, #0
   11ce0:	beq	11d08 <ftello64@plt+0x328>
   11ce4:	add	r7, r7, #1
   11ce8:	bl	117dc <__ctype_tolower_loc@plt>
   11cec:	ldr	r1, [r0]
   11cf0:	uxtb	r2, r4
   11cf4:	ldr	r1, [r1, r2, lsl #2]
   11cf8:	strb	r1, [r8], #1
   11cfc:	ldrb	r4, [r7], #1
   11d00:	cmp	r4, #0
   11d04:	bne	11cec <ftello64@plt+0x30c>
   11d08:	mov	r0, #0
   11d0c:	add	sl, sl, #1
   11d10:	strb	r0, [r8], #1
   11d14:	ldr	r0, [r6, #12]!
   11d18:	cmp	r0, #0
   11d1c:	bne	11c9c <ftello64@plt+0x2bc>
   11d20:	movw	r3, #7736	; 0x1e38
   11d24:	mov	r0, r9
   11d28:	mov	r1, sl
   11d2c:	mov	r2, #4
   11d30:	movt	r3, #1
   11d34:	bl	11944 <qsort@plt>
   11d38:	add	r4, r5, sl, lsl #1
   11d3c:	ldr	r5, [sp]
   11d40:	cmp	r5, #0
   11d44:	beq	11d7c <ftello64@plt+0x39c>
   11d48:	mov	r0, r5
   11d4c:	bl	11824 <strlen@plt>
   11d50:	add	r0, r4, r0
   11d54:	add	r0, r0, #36	; 0x24
   11d58:	bl	18e90 <_obstack_memory_used@@Base+0x820>
   11d5c:	mov	r1, r5
   11d60:	mov	r4, r0
   11d64:	bl	1177c <strcpy@plt>
   11d68:	mov	r0, r5
   11d6c:	bl	11824 <strlen@plt>
   11d70:	add	r6, r4, r0
   11d74:	str	r4, [sp]
   11d78:	b	11d8c <ftello64@plt+0x3ac>
   11d7c:	add	r0, r4, #36	; 0x24
   11d80:	bl	18e90 <_obstack_memory_used@@Base+0x820>
   11d84:	mov	r6, r0
   11d88:	str	r0, [sp]
   11d8c:	cmp	sl, #0
   11d90:	beq	11e08 <ftello64@plt+0x428>
   11d94:	mov	r4, #0
   11d98:	movw	r8, #8236	; 0x202c
   11d9c:	cmp	r4, #0
   11da0:	beq	11dd8 <ftello64@plt+0x3f8>
   11da4:	mov	r0, r9
   11da8:	ldr	r7, [r0, r4, lsl #2]!
   11dac:	ldr	r5, [r0, #-4]
   11db0:	mov	r0, r5
   11db4:	bl	11824 <strlen@plt>
   11db8:	mov	r2, r0
   11dbc:	mov	r0, r5
   11dc0:	mov	r1, r7
   11dc4:	bl	119a4 <strncmp@plt>
   11dc8:	cmp	r0, #0
   11dcc:	bne	11ddc <ftello64@plt+0x3fc>
   11dd0:	add	r4, r4, #1
   11dd4:	b	11e00 <ftello64@plt+0x420>
   11dd8:	ldr	r7, [r9]
   11ddc:	mov	r0, r6
   11de0:	mov	r1, r7
   11de4:	bl	1177c <strcpy@plt>
   11de8:	ldr	r0, [r9, r4, lsl #2]
   11dec:	bl	11824 <strlen@plt>
   11df0:	add	r4, r4, #1
   11df4:	add	r6, r6, r0
   11df8:	cmp	r4, sl
   11dfc:	strhcc	r8, [r6], #2
   11e00:	cmp	r4, sl
   11e04:	bne	11d9c <ftello64@plt+0x3bc>
   11e08:	movw	r1, #55232	; 0xd7c0
   11e0c:	mov	r0, r6
   11e10:	mov	r2, #35	; 0x23
   11e14:	movt	r1, #1
   11e18:	bl	11704 <memcpy@plt>
   11e1c:	mov	r0, #0
   11e20:	strb	r0, [r6, #35]	; 0x23
   11e24:	mov	r0, r9
   11e28:	bl	18218 <argp_parse@@Base+0x125c>
   11e2c:	ldr	r0, [sp]
   11e30:	sub	sp, fp, #28
   11e34:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11e38:	ldr	r1, [r1]
   11e3c:	ldr	r0, [r0]
   11e40:	b	11698 <strcmp@plt>
   11e44:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   11e48:	add	fp, sp, #24
   11e4c:	movw	r5, #4424	; 0x1148
   11e50:	movt	r5, #3
   11e54:	ldr	r4, [r5]
   11e58:	cmp	r4, #0
   11e5c:	beq	11e88 <ftello64@plt+0x4a8>
   11e60:	mov	r8, r1
   11e64:	ldr	r1, [r5, #4]
   11e68:	cmp	r1, r0
   11e6c:	bne	11e7c <ftello64@plt+0x49c>
   11e70:	ldr	r1, [r5, #8]
   11e74:	cmp	r1, #0
   11e78:	beq	11e90 <ftello64@plt+0x4b0>
   11e7c:	ldr	r4, [r5, #12]!
   11e80:	cmp	r4, #0
   11e84:	bne	11e64 <ftello64@plt+0x484>
   11e88:	mov	r4, #0
   11e8c:	b	11ef8 <ftello64@plt+0x518>
   11e90:	cmp	r8, #0
   11e94:	mov	r9, r4
   11e98:	beq	11ef0 <ftello64@plt+0x510>
   11e9c:	mov	r6, #12
   11ea0:	mov	r9, r4
   11ea4:	mov	r0, r8
   11ea8:	mov	r1, r9
   11eac:	bl	11674 <strstr@plt>
   11eb0:	cmp	r0, #0
   11eb4:	beq	11ef0 <ftello64@plt+0x510>
   11eb8:	mov	r7, r0
   11ebc:	ldrb	r0, [r0, #-1]
   11ec0:	cmp	r0, #58	; 0x3a
   11ec4:	bne	11ef0 <ftello64@plt+0x510>
   11ec8:	mov	r0, r9
   11ecc:	bl	11824 <strlen@plt>
   11ed0:	ldrb	r0, [r7, r0]
   11ed4:	cmp	r0, #58	; 0x3a
   11ed8:	bne	11ef0 <ftello64@plt+0x510>
   11edc:	ldr	r9, [r5, r6]
   11ee0:	add	r6, r6, #12
   11ee4:	cmp	r9, #0
   11ee8:	bne	11ea4 <ftello64@plt+0x4c4>
   11eec:	mov	r9, #0
   11ef0:	cmp	r9, #0
   11ef4:	movne	r4, r9
   11ef8:	mov	r0, r4
   11efc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   11f00:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   11f04:	add	fp, sp, #24
   11f08:	mov	r8, r2
   11f0c:	mov	r7, r1
   11f10:	mov	r6, r0
   11f14:	mov	r4, #0
   11f18:	cmp	r1, #2
   11f1c:	bcc	11f70 <ftello64@plt+0x590>
   11f20:	ldrb	r0, [r6]
   11f24:	cmp	r0, #45	; 0x2d
   11f28:	bne	11f3c <ftello64@plt+0x55c>
   11f2c:	sub	r7, r7, #1
   11f30:	add	r6, r6, #1
   11f34:	mov	r9, #1
   11f38:	b	11f74 <ftello64@plt+0x594>
   11f3c:	cmp	r7, #3
   11f40:	bcc	11f6c <ftello64@plt+0x58c>
   11f44:	movw	r1, #55220	; 0xd7b4
   11f48:	mov	r0, r6
   11f4c:	mov	r2, #2
   11f50:	movt	r1, #1
   11f54:	bl	11854 <strncasecmp@plt>
   11f58:	cmp	r0, #0
   11f5c:	bne	11f70 <ftello64@plt+0x590>
   11f60:	sub	r7, r7, #2
   11f64:	add	r6, r6, #2
   11f68:	b	11f34 <ftello64@plt+0x554>
   11f6c:	mov	r7, #2
   11f70:	mov	r9, #0
   11f74:	movw	r1, #4424	; 0x1148
   11f78:	movt	r1, #3
   11f7c:	ldr	r0, [r1]
   11f80:	cmp	r0, #0
   11f84:	beq	11fc8 <ftello64@plt+0x5e8>
   11f88:	add	r5, r1, #8
   11f8c:	mov	r1, r6
   11f90:	mov	r2, r7
   11f94:	bl	11854 <strncasecmp@plt>
   11f98:	cmp	r0, #0
   11f9c:	beq	11fb8 <ftello64@plt+0x5d8>
   11fa0:	ldr	r0, [r5, #4]
   11fa4:	add	r1, r5, #12
   11fa8:	mov	r5, r1
   11fac:	cmp	r0, #0
   11fb0:	bne	11f8c <ftello64@plt+0x5ac>
   11fb4:	b	11fc8 <ftello64@plt+0x5e8>
   11fb8:	ldr	r0, [r5]
   11fbc:	eor	r0, r0, r9
   11fc0:	str	r0, [r8]
   11fc4:	ldr	r4, [r5, #-4]
   11fc8:	mov	r0, r4
   11fcc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   11fd0:	push	{r4, r5, fp, lr}
   11fd4:	add	fp, sp, #8
   11fd8:	mov	r4, r1
   11fdc:	mov	r5, r0
   11fe0:	bl	11824 <strlen@plt>
   11fe4:	mov	r1, r0
   11fe8:	mov	r0, r5
   11fec:	mov	r2, r4
   11ff0:	pop	{r4, r5, fp, lr}
   11ff4:	b	11f00 <ftello64@plt+0x520>
   11ff8:	subs	ip, r2, #1
   11ffc:	beq	12034 <ftello64@plt+0x654>
   12000:	movw	r2, #55268	; 0xd7e4
   12004:	movt	r2, #1
   12008:	add	r3, r2, #4
   1200c:	ldr	r2, [r3, #-4]
   12010:	cmp	r2, #0
   12014:	beq	12034 <ftello64@plt+0x654>
   12018:	tst	r2, r0
   1201c:	ldrne	r2, [r3]
   12020:	subne	ip, ip, #1
   12024:	add	r3, r3, #8
   12028:	strbne	r2, [r1], #1
   1202c:	cmp	ip, #0
   12030:	bne	1200c <ftello64@plt+0x62c>
   12034:	mov	r0, #0
   12038:	strb	r0, [r1]
   1203c:	bx	lr
   12040:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12044:	add	fp, sp, #28
   12048:	push	{r2}		; (str r2, [sp, #-4]!)
   1204c:	cmp	r0, #0
   12050:	beq	12100 <ftello64@plt+0x720>
   12054:	mov	sl, r1
   12058:	mov	r5, r0
   1205c:	mov	r9, #1
   12060:	mov	r8, #0
   12064:	mov	r4, #0
   12068:	mov	r6, #1
   1206c:	tst	r5, r6
   12070:	beq	120bc <ftello64@plt+0x6dc>
   12074:	mov	r0, r6
   12078:	mov	r1, sl
   1207c:	bl	11e44 <ftello64@plt+0x464>
   12080:	cmp	r0, #0
   12084:	beq	120bc <ftello64@plt+0x6dc>
   12088:	mov	r7, r0
   1208c:	cmp	r9, #0
   12090:	bne	120a0 <ftello64@plt+0x6c0>
   12094:	ldr	r0, [sp]
   12098:	bl	11884 <putchar@plt>
   1209c:	add	r4, r4, #1
   120a0:	movw	r0, #55401	; 0xd869
   120a4:	mov	r1, r7
   120a8:	movt	r0, #1
   120ac:	bl	116b0 <printf@plt>
   120b0:	bic	r5, r5, r6
   120b4:	add	r4, r0, r4
   120b8:	mov	r9, #0
   120bc:	cmp	r8, r6, lsl #1
   120c0:	lslne	r6, r6, #1
   120c4:	cmpne	r5, #0
   120c8:	bne	1206c <ftello64@plt+0x68c>
   120cc:	cmp	r5, #0
   120d0:	beq	12104 <ftello64@plt+0x724>
   120d4:	cmp	r9, #0
   120d8:	bne	120e8 <ftello64@plt+0x708>
   120dc:	ldr	r0, [sp]
   120e0:	bl	11884 <putchar@plt>
   120e4:	add	r4, r4, #1
   120e8:	movw	r0, #55223	; 0xd7b7
   120ec:	mov	r1, r5
   120f0:	movt	r0, #1
   120f4:	bl	116b0 <printf@plt>
   120f8:	add	r4, r0, r4
   120fc:	b	12104 <ftello64@plt+0x724>
   12100:	mov	r4, #0
   12104:	mov	r0, r4
   12108:	sub	sp, fp, #28
   1210c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12110:	push	{r4, r5, r6, r7, fp, lr}
   12114:	add	fp, sp, #16
   12118:	sub	sp, sp, #64	; 0x40
   1211c:	vmov.i32	q8, #0	; 0x00000000
   12120:	mov	r5, r2
   12124:	add	r2, sp, #16
   12128:	mov	r6, r0
   1212c:	mov	r4, r1
   12130:	add	r3, sp, #12
   12134:	mov	r1, #0
   12138:	mov	r0, r2
   1213c:	vst1.64	{d16-d17}, [r0]!
   12140:	vst1.64	{d16-d17}, [r0]
   12144:	mov	r0, #2
   12148:	str	r0, [sp, #20]
   1214c:	mov	r0, r5
   12150:	bl	11968 <getaddrinfo@plt>
   12154:	cmp	r0, #0
   12158:	beq	12180 <ftello64@plt+0x7a0>
   1215c:	bl	116e0 <gai_strerror@plt>
   12160:	movw	r2, #55380	; 0xd854
   12164:	str	r0, [sp]
   12168:	mov	r0, #0
   1216c:	mov	r1, #0
   12170:	mov	r3, r5
   12174:	movt	r2, #1
   12178:	bl	11794 <error@plt>
   1217c:	b	121c0 <ftello64@plt+0x7e0>
   12180:	ldr	r0, [sp, #12]
   12184:	cmp	r0, #0
   12188:	beq	121a0 <ftello64@plt+0x7c0>
   1218c:	ldr	r1, [r0, #4]
   12190:	cmp	r1, #2
   12194:	beq	121d0 <ftello64@plt+0x7f0>
   12198:	ldr	r0, [r0, #28]
   1219c:	b	12184 <ftello64@plt+0x7a4>
   121a0:	movw	r2, #55404	; 0xd86c
   121a4:	mov	r0, #0
   121a8:	mov	r1, #0
   121ac:	mov	r3, r5
   121b0:	movt	r2, #1
   121b4:	bl	11794 <error@plt>
   121b8:	ldr	r0, [sp, #12]
   121bc:	bl	1195c <freeaddrinfo@plt>
   121c0:	mvn	r5, #0
   121c4:	mov	r0, r5
   121c8:	sub	sp, fp, #16
   121cc:	pop	{r4, r5, r6, r7, fp, pc}
   121d0:	ldr	r1, [r0, #16]
   121d4:	ldr	r0, [r0, #20]
   121d8:	mov	r3, #0
   121dc:	mov	r2, #1
   121e0:	str	r2, [sp, #8]
   121e4:	str	r3, [sp]
   121e8:	str	r3, [sp, #4]
   121ec:	sub	r2, fp, #32
   121f0:	mov	r3, #16
   121f4:	bl	118cc <getnameinfo@plt>
   121f8:	mov	r7, r0
   121fc:	ldr	r0, [sp, #12]
   12200:	bl	1195c <freeaddrinfo@plt>
   12204:	cmp	r7, #0
   12208:	beq	12214 <ftello64@plt+0x834>
   1220c:	mov	r0, r7
   12210:	b	1215c <ftello64@plt+0x77c>
   12214:	mov	r0, #2
   12218:	add	r1, r4, #20
   1221c:	strh	r0, [r4, #16]
   12220:	sub	r0, fp, #32
   12224:	bl	1168c <inet_aton@plt>
   12228:	cmp	r0, #0
   1222c:	beq	12280 <ftello64@plt+0x8a0>
   12230:	mov	r0, r6
   12234:	movw	r1, #35094	; 0x8916
   12238:	mov	r2, r4
   1223c:	bl	18308 <argp_parse@@Base+0x134c>
   12240:	cmn	r0, #1
   12244:	ble	12298 <ftello64@plt+0x8b8>
   12248:	movw	r0, #7060	; 0x1b94
   1224c:	mov	r5, #0
   12250:	movt	r0, #3
   12254:	ldr	r0, [r0]
   12258:	cmp	r0, #0
   1225c:	beq	121c4 <ftello64@plt+0x7e4>
   12260:	ldr	r0, [r4, #20]
   12264:	bl	1171c <inet_ntoa@plt>
   12268:	mov	r2, r0
   1226c:	movw	r0, #55493	; 0xd8c5
   12270:	mov	r1, r4
   12274:	movt	r0, #1
   12278:	bl	116b0 <printf@plt>
   1227c:	b	121c4 <ftello64@plt+0x7e4>
   12280:	movw	r2, #55443	; 0xd893
   12284:	sub	r3, fp, #32
   12288:	mov	r0, #0
   1228c:	mov	r1, #0
   12290:	movt	r2, #1
   12294:	b	12178 <ftello64@plt+0x798>
   12298:	bl	11848 <__errno_location@plt>
   1229c:	ldr	r1, [r0]
   122a0:	movw	r2, #55471	; 0xd8af
   122a4:	movw	r3, #55481	; 0xd8b9
   122a8:	mov	r0, #0
   122ac:	movt	r2, #1
   122b0:	movt	r3, #1
   122b4:	b	12178 <ftello64@plt+0x798>
   122b8:	push	{r4, r5, r6, sl, fp, lr}
   122bc:	add	fp, sp, #16
   122c0:	mov	r6, r0
   122c4:	mov	r0, #2
   122c8:	mov	r4, r1
   122cc:	mov	r5, r2
   122d0:	strh	r0, [r1, #16]
   122d4:	add	r1, r1, #20
   122d8:	mov	r0, r2
   122dc:	bl	1168c <inet_aton@plt>
   122e0:	cmp	r0, #0
   122e4:	beq	12338 <ftello64@plt+0x958>
   122e8:	mov	r0, r6
   122ec:	movw	r1, #35100	; 0x891c
   122f0:	mov	r2, r4
   122f4:	bl	18308 <argp_parse@@Base+0x134c>
   122f8:	cmn	r0, #1
   122fc:	ble	12350 <ftello64@plt+0x970>
   12300:	movw	r0, #7060	; 0x1b94
   12304:	mov	r5, #0
   12308:	movt	r0, #3
   1230c:	ldr	r0, [r0]
   12310:	cmp	r0, #0
   12314:	beq	12374 <ftello64@plt+0x994>
   12318:	ldr	r0, [r4, #20]
   1231c:	bl	1171c <inet_ntoa@plt>
   12320:	mov	r2, r0
   12324:	movw	r0, #55546	; 0xd8fa
   12328:	mov	r1, r4
   1232c:	movt	r0, #1
   12330:	bl	116b0 <printf@plt>
   12334:	b	12374 <ftello64@plt+0x994>
   12338:	movw	r2, #55443	; 0xd893
   1233c:	mov	r0, #0
   12340:	mov	r1, #0
   12344:	mov	r3, r5
   12348:	movt	r2, #1
   1234c:	b	1236c <ftello64@plt+0x98c>
   12350:	bl	11848 <__errno_location@plt>
   12354:	ldr	r1, [r0]
   12358:	movw	r2, #55471	; 0xd8af
   1235c:	movw	r3, #55531	; 0xd8eb
   12360:	mov	r0, #0
   12364:	movt	r2, #1
   12368:	movt	r3, #1
   1236c:	bl	11794 <error@plt>
   12370:	mvn	r5, #0
   12374:	mov	r0, r5
   12378:	pop	{r4, r5, r6, sl, fp, pc}
   1237c:	push	{r4, r5, r6, r7, fp, lr}
   12380:	add	fp, sp, #16
   12384:	sub	sp, sp, #64	; 0x40
   12388:	vmov.i32	q8, #0	; 0x00000000
   1238c:	mov	r5, r2
   12390:	add	r2, sp, #16
   12394:	mov	r6, r0
   12398:	mov	r4, r1
   1239c:	add	r3, sp, #12
   123a0:	mov	r1, #0
   123a4:	mov	r0, r2
   123a8:	vst1.64	{d16-d17}, [r0]!
   123ac:	vst1.64	{d16-d17}, [r0]
   123b0:	mov	r0, #2
   123b4:	str	r0, [sp, #20]
   123b8:	mov	r0, r5
   123bc:	bl	11968 <getaddrinfo@plt>
   123c0:	cmp	r0, #0
   123c4:	beq	123ec <ftello64@plt+0xa0c>
   123c8:	bl	116e0 <gai_strerror@plt>
   123cc:	movw	r2, #55380	; 0xd854
   123d0:	str	r0, [sp]
   123d4:	mov	r0, #0
   123d8:	mov	r1, #0
   123dc:	mov	r3, r5
   123e0:	movt	r2, #1
   123e4:	bl	11794 <error@plt>
   123e8:	b	1242c <ftello64@plt+0xa4c>
   123ec:	ldr	r0, [sp, #12]
   123f0:	cmp	r0, #0
   123f4:	beq	1240c <ftello64@plt+0xa2c>
   123f8:	ldr	r1, [r0, #4]
   123fc:	cmp	r1, #2
   12400:	beq	1243c <ftello64@plt+0xa5c>
   12404:	ldr	r0, [r0, #28]
   12408:	b	123f0 <ftello64@plt+0xa10>
   1240c:	movw	r2, #55404	; 0xd86c
   12410:	mov	r0, #0
   12414:	mov	r1, #0
   12418:	mov	r3, r5
   1241c:	movt	r2, #1
   12420:	bl	11794 <error@plt>
   12424:	ldr	r0, [sp, #12]
   12428:	bl	1195c <freeaddrinfo@plt>
   1242c:	mvn	r5, #0
   12430:	mov	r0, r5
   12434:	sub	sp, fp, #16
   12438:	pop	{r4, r5, r6, r7, fp, pc}
   1243c:	ldr	r1, [r0, #16]
   12440:	ldr	r0, [r0, #20]
   12444:	mov	r3, #0
   12448:	mov	r2, #1
   1244c:	str	r2, [sp, #8]
   12450:	str	r3, [sp]
   12454:	str	r3, [sp, #4]
   12458:	sub	r2, fp, #32
   1245c:	mov	r3, #16
   12460:	bl	118cc <getnameinfo@plt>
   12464:	mov	r7, r0
   12468:	ldr	r0, [sp, #12]
   1246c:	bl	1195c <freeaddrinfo@plt>
   12470:	cmp	r7, #0
   12474:	beq	12480 <ftello64@plt+0xaa0>
   12478:	mov	r0, r7
   1247c:	b	123c8 <ftello64@plt+0x9e8>
   12480:	mov	r0, #2
   12484:	add	r1, r4, #20
   12488:	strh	r0, [r4, #16]
   1248c:	sub	r0, fp, #32
   12490:	bl	1168c <inet_aton@plt>
   12494:	cmp	r0, #0
   12498:	beq	124ec <ftello64@plt+0xb0c>
   1249c:	mov	r0, r6
   124a0:	movw	r1, #35096	; 0x8918
   124a4:	mov	r2, r4
   124a8:	bl	18308 <argp_parse@@Base+0x134c>
   124ac:	cmn	r0, #1
   124b0:	ble	12504 <ftello64@plt+0xb24>
   124b4:	movw	r0, #7060	; 0x1b94
   124b8:	mov	r5, #0
   124bc:	movt	r0, #3
   124c0:	ldr	r0, [r0]
   124c4:	cmp	r0, #0
   124c8:	beq	12430 <ftello64@plt+0xa50>
   124cc:	ldr	r0, [r4, #20]
   124d0:	bl	1171c <inet_ntoa@plt>
   124d4:	mov	r2, r0
   124d8:	movw	r0, #55599	; 0xd92f
   124dc:	mov	r1, r4
   124e0:	movt	r0, #1
   124e4:	bl	116b0 <printf@plt>
   124e8:	b	12430 <ftello64@plt+0xa50>
   124ec:	movw	r2, #55443	; 0xd893
   124f0:	sub	r3, fp, #32
   124f4:	mov	r0, #0
   124f8:	mov	r1, #0
   124fc:	movt	r2, #1
   12500:	b	123e4 <ftello64@plt+0xa04>
   12504:	bl	11848 <__errno_location@plt>
   12508:	ldr	r1, [r0]
   1250c:	movw	r2, #55471	; 0xd8af
   12510:	movw	r3, #55584	; 0xd920
   12514:	mov	r0, #0
   12518:	movt	r2, #1
   1251c:	movt	r3, #1
   12520:	b	123e4 <ftello64@plt+0xa04>
   12524:	push	{r4, r5, r6, sl, fp, lr}
   12528:	add	fp, sp, #16
   1252c:	mov	r6, r0
   12530:	mov	r0, #2
   12534:	mov	r4, r1
   12538:	mov	r5, r2
   1253c:	strh	r0, [r1, #16]
   12540:	add	r1, r1, #20
   12544:	mov	r0, r2
   12548:	bl	1168c <inet_aton@plt>
   1254c:	cmp	r0, #0
   12550:	beq	125a4 <ftello64@plt+0xbc4>
   12554:	mov	r0, r6
   12558:	movw	r1, #35098	; 0x891a
   1255c:	mov	r2, r4
   12560:	bl	18308 <argp_parse@@Base+0x134c>
   12564:	cmn	r0, #1
   12568:	ble	125bc <ftello64@plt+0xbdc>
   1256c:	movw	r0, #7060	; 0x1b94
   12570:	mov	r5, #0
   12574:	movt	r0, #3
   12578:	ldr	r0, [r0]
   1257c:	cmp	r0, #0
   12580:	beq	125e0 <ftello64@plt+0xc00>
   12584:	ldr	r0, [r4, #20]
   12588:	bl	1171c <inet_ntoa@plt>
   1258c:	mov	r2, r0
   12590:	movw	r0, #55657	; 0xd969
   12594:	mov	r1, r4
   12598:	movt	r0, #1
   1259c:	bl	116b0 <printf@plt>
   125a0:	b	125e0 <ftello64@plt+0xc00>
   125a4:	movw	r2, #55443	; 0xd893
   125a8:	mov	r0, #0
   125ac:	mov	r1, #0
   125b0:	mov	r3, r5
   125b4:	movt	r2, #1
   125b8:	b	125d8 <ftello64@plt+0xbf8>
   125bc:	bl	11848 <__errno_location@plt>
   125c0:	ldr	r1, [r0]
   125c4:	movw	r2, #55471	; 0xd8af
   125c8:	movw	r3, #55642	; 0xd95a
   125cc:	mov	r0, #0
   125d0:	movt	r2, #1
   125d4:	movt	r3, #1
   125d8:	bl	11794 <error@plt>
   125dc:	mvn	r5, #0
   125e0:	mov	r0, r5
   125e4:	pop	{r4, r5, r6, sl, fp, pc}
   125e8:	push	{r4, r5, r6, r7, fp, lr}
   125ec:	add	fp, sp, #16
   125f0:	sub	sp, sp, #8
   125f4:	mov	r6, r0
   125f8:	mov	r0, r2
   125fc:	mov	r7, r2
   12600:	mov	r4, r1
   12604:	bl	117e8 <ether_aton@plt>
   12608:	mov	r5, r0
   1260c:	cmp	r0, #0
   12610:	beq	12688 <ftello64@plt+0xca8>
   12614:	mov	r0, r6
   12618:	movw	r1, #35111	; 0x8927
   1261c:	mov	r2, r4
   12620:	add	r7, r4, #16
   12624:	bl	18308 <argp_parse@@Base+0x134c>
   12628:	ldr	r0, [r5]
   1262c:	movw	r1, #35108	; 0x8924
   12630:	mov	r2, r4
   12634:	str	r0, [r7, #2]
   12638:	ldrh	r0, [r5, #4]
   1263c:	strh	r0, [r7, #6]
   12640:	mov	r0, r6
   12644:	bl	18308 <argp_parse@@Base+0x134c>
   12648:	cmn	r0, #1
   1264c:	ble	126b8 <ftello64@plt+0xcd8>
   12650:	movw	r0, #7060	; 0x1b94
   12654:	mov	r6, #0
   12658:	movt	r0, #3
   1265c:	ldr	r0, [r0]
   12660:	cmp	r0, #0
   12664:	beq	126dc <ftello64@plt+0xcfc>
   12668:	mov	r0, r5
   1266c:	bl	118c0 <ether_ntoa@plt>
   12670:	mov	r2, r0
   12674:	movw	r0, #55756	; 0xd9cc
   12678:	mov	r1, r4
   1267c:	movt	r0, #1
   12680:	bl	116b0 <printf@plt>
   12684:	b	126dc <ftello64@plt+0xcfc>
   12688:	mov	r5, sp
   1268c:	mov	r0, r7
   12690:	mov	r1, r5
   12694:	bl	11680 <ether_hostton@plt>
   12698:	cmp	r0, #0
   1269c:	beq	12614 <ftello64@plt+0xc34>
   126a0:	movw	r2, #55705	; 0xd999
   126a4:	mov	r0, #0
   126a8:	mov	r1, #0
   126ac:	mov	r3, r7
   126b0:	movt	r2, #1
   126b4:	b	126d4 <ftello64@plt+0xcf4>
   126b8:	bl	11848 <__errno_location@plt>
   126bc:	ldr	r1, [r0]
   126c0:	movw	r2, #55471	; 0xd8af
   126c4:	movw	r3, #55742	; 0xd9be
   126c8:	mov	r0, #0
   126cc:	movt	r2, #1
   126d0:	movt	r3, #1
   126d4:	bl	11794 <error@plt>
   126d8:	mvn	r6, #0
   126dc:	mov	r0, r6
   126e0:	sub	sp, fp, #16
   126e4:	pop	{r4, r5, r6, r7, fp, pc}
   126e8:	push	{r4, r5, fp, lr}
   126ec:	add	fp, sp, #8
   126f0:	mov	r4, r1
   126f4:	str	r2, [r1, #16]
   126f8:	movw	r1, #35106	; 0x8922
   126fc:	mov	r2, r4
   12700:	bl	18308 <argp_parse@@Base+0x134c>
   12704:	cmn	r0, #1
   12708:	ble	1273c <ftello64@plt+0xd5c>
   1270c:	movw	r0, #7060	; 0x1b94
   12710:	mov	r5, #0
   12714:	movt	r0, #3
   12718:	ldr	r0, [r0]
   1271c:	cmp	r0, #0
   12720:	beq	12758 <ftello64@plt+0xd78>
   12724:	ldr	r2, [r4, #16]
   12728:	movw	r0, #55821	; 0xda0d
   1272c:	mov	r1, r4
   12730:	movt	r0, #1
   12734:	bl	116b0 <printf@plt>
   12738:	b	12758 <ftello64@plt+0xd78>
   1273c:	bl	11848 <__errno_location@plt>
   12740:	ldr	r1, [r0]
   12744:	movw	r2, #55803	; 0xd9fb
   12748:	mov	r0, #0
   1274c:	movt	r2, #1
   12750:	bl	11794 <error@plt>
   12754:	mvn	r5, #0
   12758:	mov	r0, r5
   1275c:	pop	{r4, r5, fp, pc}
   12760:	push	{r4, r5, fp, lr}
   12764:	add	fp, sp, #8
   12768:	mov	r4, r1
   1276c:	str	r2, [r1, #16]
   12770:	movw	r1, #35102	; 0x891e
   12774:	mov	r2, r4
   12778:	bl	18308 <argp_parse@@Base+0x134c>
   1277c:	cmn	r0, #1
   12780:	ble	127b4 <ftello64@plt+0xdd4>
   12784:	movw	r0, #7060	; 0x1b94
   12788:	mov	r5, #0
   1278c:	movt	r0, #3
   12790:	ldr	r0, [r0]
   12794:	cmp	r0, #0
   12798:	beq	127d0 <ftello64@plt+0xdf0>
   1279c:	ldr	r2, [r4, #16]
   127a0:	movw	r0, #55874	; 0xda42
   127a4:	mov	r1, r4
   127a8:	movt	r0, #1
   127ac:	bl	116b0 <printf@plt>
   127b0:	b	127d0 <ftello64@plt+0xdf0>
   127b4:	bl	11848 <__errno_location@plt>
   127b8:	ldr	r1, [r0]
   127bc:	movw	r2, #55853	; 0xda2d
   127c0:	mov	r0, #0
   127c4:	movt	r2, #1
   127c8:	bl	11794 <error@plt>
   127cc:	mvn	r5, #0
   127d0:	mov	r0, r5
   127d4:	pop	{r4, r5, fp, pc}
   127d8:	push	{r4, r5, r6, r7, fp, lr}
   127dc:	add	fp, sp, #16
   127e0:	sub	sp, sp, #32
   127e4:	mov	r5, r0
   127e8:	mov	r0, r1
   127ec:	mov	r7, r2
   127f0:	mov	r2, sp
   127f4:	mov	r6, r1
   127f8:	movw	r1, #35091	; 0x8913
   127fc:	mov	r4, r3
   12800:	vld1.32	{d16-d17}, [r0]!
   12804:	vld1.32	{d18-d19}, [r0]
   12808:	mov	r0, r2
   1280c:	vst1.64	{d16-d17}, [r0]!
   12810:	vst1.64	{d18-d19}, [r0]
   12814:	mov	r0, r5
   12818:	bl	18308 <argp_parse@@Base+0x134c>
   1281c:	cmn	r0, #1
   12820:	ble	12900 <ftello64@plt+0xf20>
   12824:	ldrh	r0, [sp, #16]
   12828:	movw	r1, #35092	; 0x8914
   1282c:	mov	r2, r6
   12830:	orr	r0, r0, r7
   12834:	bic	r0, r0, r4
   12838:	strh	r0, [r6, #16]
   1283c:	mov	r0, r5
   12840:	bl	18308 <argp_parse@@Base+0x134c>
   12844:	cmn	r0, #1
   12848:	ble	12914 <ftello64@plt+0xf34>
   1284c:	movw	r0, #7060	; 0x1b94
   12850:	mov	r5, #0
   12854:	movt	r0, #3
   12858:	ldr	r0, [r0]
   1285c:	cmp	r0, #0
   12860:	beq	12930 <ftello64@plt+0xf50>
   12864:	movw	r0, #1923	; 0x783
   12868:	movw	r1, #55965	; 0xda9d
   1286c:	cmp	r7, #0
   12870:	movt	r0, #2
   12874:	movt	r1, #1
   12878:	movne	r1, r0
   1287c:	movw	r0, #55949	; 0xda8d
   12880:	movt	r0, #1
   12884:	bl	116b0 <printf@plt>
   12888:	cmp	r7, #0
   1288c:	beq	128b4 <ftello64@plt+0xed4>
   12890:	movw	r0, #55988	; 0xdab4
   12894:	movt	r0, #1
   12898:	bl	116b0 <printf@plt>
   1289c:	mov	r0, r7
   128a0:	mov	r1, #0
   128a4:	mov	r2, #44	; 0x2c
   128a8:	bl	12040 <ftello64@plt+0x660>
   128ac:	mov	r0, #39	; 0x27
   128b0:	bl	11884 <putchar@plt>
   128b4:	movw	r0, #55969	; 0xdaa1
   128b8:	mov	r1, r6
   128bc:	movt	r0, #1
   128c0:	bl	116b0 <printf@plt>
   128c4:	cmp	r4, #0
   128c8:	beq	128f0 <ftello64@plt+0xf10>
   128cc:	movw	r0, #55978	; 0xdaaa
   128d0:	movt	r0, #1
   128d4:	bl	116b0 <printf@plt>
   128d8:	mov	r0, r4
   128dc:	mov	r1, #0
   128e0:	mov	r2, #44	; 0x2c
   128e4:	bl	12040 <ftello64@plt+0x660>
   128e8:	mov	r0, #39	; 0x27
   128ec:	bl	11884 <putchar@plt>
   128f0:	movw	r0, #58341	; 0xe3e5
   128f4:	movt	r0, #1
   128f8:	bl	117ac <puts@plt>
   128fc:	b	12930 <ftello64@plt+0xf50>
   12900:	bl	11848 <__errno_location@plt>
   12904:	ldr	r1, [r0]
   12908:	movw	r2, #55909	; 0xda65
   1290c:	movt	r2, #1
   12910:	b	12924 <ftello64@plt+0xf44>
   12914:	bl	11848 <__errno_location@plt>
   12918:	ldr	r1, [r0]
   1291c:	movw	r2, #55929	; 0xda79
   12920:	movt	r2, #1
   12924:	mov	r0, #0
   12928:	bl	11794 <error@plt>
   1292c:	mvn	r5, #0
   12930:	mov	r0, r5
   12934:	sub	sp, fp, #16
   12938:	pop	{r4, r5, r6, r7, fp, pc}
   1293c:	push	{r4, r5, r6, sl, fp, lr}
   12940:	add	fp, sp, #16
   12944:	sub	sp, sp, #32
   12948:	vmov.i32	q8, #0	; 0x00000000
   1294c:	mov	r4, r0
   12950:	mov	r0, sp
   12954:	mov	r5, r1
   12958:	mov	r2, #16
   1295c:	add	r1, r0, #16
   12960:	mov	r6, r0
   12964:	vst1.64	{d16-d17}, [r1]
   12968:	mov	r1, #15
   1296c:	vst1.64	{d16-d17}, [r6], r1
   12970:	ldr	r1, [r5]
   12974:	bl	11890 <strncpy@plt>
   12978:	mov	r0, #0
   1297c:	strb	r0, [r6]
   12980:	ldr	r0, [r5, #4]
   12984:	tst	r0, #8
   12988:	beq	129ac <ftello64@plt+0xfcc>
   1298c:	ldr	r2, [r5, #20]
   12990:	mov	r1, sp
   12994:	mov	r0, r4
   12998:	bl	12110 <ftello64@plt+0x730>
   1299c:	mov	r6, r0
   129a0:	cmp	r0, #0
   129a4:	bne	12b0c <ftello64@plt+0x112c>
   129a8:	ldr	r0, [r5, #4]
   129ac:	tst	r0, #16
   129b0:	beq	129d4 <ftello64@plt+0xff4>
   129b4:	ldr	r2, [r5, #24]
   129b8:	mov	r1, sp
   129bc:	mov	r0, r4
   129c0:	bl	122b8 <ftello64@plt+0x8d8>
   129c4:	mov	r6, r0
   129c8:	cmp	r0, #0
   129cc:	bne	12b0c <ftello64@plt+0x112c>
   129d0:	ldr	r0, [r5, #4]
   129d4:	tst	r0, #32
   129d8:	beq	129fc <ftello64@plt+0x101c>
   129dc:	ldr	r2, [r5, #28]
   129e0:	mov	r1, sp
   129e4:	mov	r0, r4
   129e8:	bl	1237c <ftello64@plt+0x99c>
   129ec:	mov	r6, r0
   129f0:	cmp	r0, #0
   129f4:	bne	12b0c <ftello64@plt+0x112c>
   129f8:	ldr	r0, [r5, #4]
   129fc:	tst	r0, #64	; 0x40
   12a00:	beq	12a24 <ftello64@plt+0x1044>
   12a04:	ldr	r2, [r5, #32]
   12a08:	mov	r1, sp
   12a0c:	mov	r0, r4
   12a10:	bl	12524 <ftello64@plt+0xb44>
   12a14:	mov	r6, r0
   12a18:	cmp	r0, #0
   12a1c:	bne	12b0c <ftello64@plt+0x112c>
   12a20:	ldr	r0, [r5, #4]
   12a24:	tst	r0, #1024	; 0x400
   12a28:	beq	12a4c <ftello64@plt+0x106c>
   12a2c:	ldr	r2, [r5, #52]	; 0x34
   12a30:	mov	r1, sp
   12a34:	mov	r0, r4
   12a38:	bl	125e8 <ftello64@plt+0xc08>
   12a3c:	mov	r6, r0
   12a40:	cmp	r0, #0
   12a44:	bne	12b0c <ftello64@plt+0x112c>
   12a48:	ldr	r0, [r5, #4]
   12a4c:	tst	r0, #128	; 0x80
   12a50:	beq	12a74 <ftello64@plt+0x1094>
   12a54:	ldr	r2, [r5, #36]	; 0x24
   12a58:	mov	r1, sp
   12a5c:	mov	r0, r4
   12a60:	bl	126e8 <ftello64@plt+0xd08>
   12a64:	mov	r6, r0
   12a68:	cmp	r0, #0
   12a6c:	bne	12b0c <ftello64@plt+0x112c>
   12a70:	ldr	r0, [r5, #4]
   12a74:	tst	r0, #256	; 0x100
   12a78:	beq	12a9c <ftello64@plt+0x10bc>
   12a7c:	ldr	r2, [r5, #40]	; 0x28
   12a80:	mov	r1, sp
   12a84:	mov	r0, r4
   12a88:	bl	12760 <ftello64@plt+0xd80>
   12a8c:	mov	r6, r0
   12a90:	cmp	r0, #0
   12a94:	bne	12b0c <ftello64@plt+0x112c>
   12a98:	ldr	r0, [r5, #4]
   12a9c:	tst	r0, #1
   12aa0:	beq	12ac0 <ftello64@plt+0x10e0>
   12aa4:	ldr	r2, [r5, #8]
   12aa8:	mov	r1, sp
   12aac:	mov	r0, r4
   12ab0:	bl	16bac <ftello64@plt+0x51cc>
   12ab4:	mov	r6, r0
   12ab8:	cmp	r0, #0
   12abc:	bne	12b0c <ftello64@plt+0x112c>
   12ac0:	ldr	r2, [r5, #44]	; 0x2c
   12ac4:	ldr	r3, [r5, #48]	; 0x30
   12ac8:	orrs	r0, r2, r3
   12acc:	beq	12ae8 <ftello64@plt+0x1108>
   12ad0:	mov	r1, sp
   12ad4:	mov	r0, r4
   12ad8:	bl	127d8 <ftello64@plt+0xdf8>
   12adc:	mov	r6, r0
   12ae0:	cmp	r0, #0
   12ae4:	bne	12b0c <ftello64@plt+0x112c>
   12ae8:	ldrb	r0, [r5, #4]
   12aec:	mov	r6, #0
   12af0:	tst	r0, #2
   12af4:	beq	12b0c <ftello64@plt+0x112c>
   12af8:	ldr	r1, [r5]
   12afc:	ldr	r3, [r5, #12]
   12b00:	mov	r2, sp
   12b04:	mov	r0, r4
   12b08:	bl	155c8 <ftello64@plt+0x3be8>
   12b0c:	mov	r0, r6
   12b10:	sub	sp, fp, #16
   12b14:	pop	{r4, r5, r6, sl, fp, pc}
   12b18:	push	{r4, r5, r6, sl, fp, lr}
   12b1c:	add	fp, sp, #16
   12b20:	movw	r6, #4676	; 0x1244
   12b24:	mov	r5, r0
   12b28:	mov	r4, #0
   12b2c:	movt	r6, #3
   12b30:	ldr	r0, [r6]
   12b34:	cmp	r0, #0
   12b38:	beq	12b58 <ftello64@plt+0x1178>
   12b3c:	mov	r1, r5
   12b40:	bl	11698 <strcmp@plt>
   12b44:	cmp	r0, #0
   12b48:	beq	12b54 <ftello64@plt+0x1174>
   12b4c:	ldr	r0, [r6, #12]!
   12b50:	b	12b34 <ftello64@plt+0x1154>
   12b54:	mov	r4, r6
   12b58:	mov	r0, r4
   12b5c:	pop	{r4, r5, r6, sl, fp, pc}
   12b60:	push	{r4, r5, r6, sl, fp, lr}
   12b64:	add	fp, sp, #16
   12b68:	movw	r5, #7044	; 0x1b84
   12b6c:	mov	r4, r0
   12b70:	movw	r0, #7056	; 0x1b90
   12b74:	mov	r1, #1
   12b78:	movw	r6, #7040	; 0x1b80
   12b7c:	movt	r0, #3
   12b80:	movt	r5, #3
   12b84:	movt	r6, #3
   12b88:	str	r1, [r0]
   12b8c:	ldr	r0, [r5]
   12b90:	add	r1, r0, #1
   12b94:	ldr	r0, [r6]
   12b98:	str	r1, [r5]
   12b9c:	rsb	r1, r1, r1, lsl #3
   12ba0:	lsl	r1, r1, #3
   12ba4:	bl	19370 <_obstack_memory_used@@Base+0xd00>
   12ba8:	cmp	r0, #0
   12bac:	str	r0, [r6]
   12bb0:	bne	12bd0 <ftello64@plt+0x11f0>
   12bb4:	bl	11848 <__errno_location@plt>
   12bb8:	ldr	r1, [r0]
   12bbc:	movw	r2, #60401	; 0xebf1
   12bc0:	mov	r0, #1
   12bc4:	movt	r2, #1
   12bc8:	bl	11794 <error@plt>
   12bcc:	ldr	r0, [r6]
   12bd0:	ldr	r1, [r5]
   12bd4:	vmov.i32	q8, #0	; 0x00000000
   12bd8:	rsb	r1, r1, r1, lsl #3
   12bdc:	add	r0, r0, r1, lsl #3
   12be0:	mov	r1, #0
   12be4:	str	r4, [r0, #-56]!	; 0xffffffc8
   12be8:	str	r1, [r0, #52]	; 0x34
   12bec:	add	r1, r0, #36	; 0x24
   12bf0:	vst1.32	{d16-d17}, [r1]
   12bf4:	add	r1, r0, #20
   12bf8:	vst1.32	{d16-d17}, [r1]
   12bfc:	add	r1, r0, #4
   12c00:	vst1.32	{d16-d17}, [r1]
   12c04:	pop	{r4, r5, r6, sl, fp, pc}
   12c08:	push	{r4, r5, fp, lr}
   12c0c:	add	fp, sp, #8
   12c10:	sub	sp, sp, #8
   12c14:	mov	r5, r1
   12c18:	mov	r4, r0
   12c1c:	cmp	r0, #0
   12c20:	bne	12c44 <ftello64@plt+0x1264>
   12c24:	movw	r2, #60446	; 0xec1e
   12c28:	movw	r3, #55463	; 0xd8a7
   12c2c:	mov	r0, #1
   12c30:	mov	r1, #0
   12c34:	str	r5, [sp]
   12c38:	movt	r2, #1
   12c3c:	movt	r3, #1
   12c40:	bl	11794 <error@plt>
   12c44:	ldr	r0, [r4, #4]
   12c48:	tst	r0, #8
   12c4c:	beq	12c78 <ftello64@plt+0x1298>
   12c50:	ldr	r0, [r4]
   12c54:	movw	r2, #60481	; 0xec41
   12c58:	movw	r3, #55463	; 0xd8a7
   12c5c:	mov	r1, #0
   12c60:	movt	r2, #1
   12c64:	movt	r3, #1
   12c68:	str	r0, [sp]
   12c6c:	mov	r0, #1
   12c70:	bl	11794 <error@plt>
   12c74:	ldr	r0, [r4, #4]
   12c78:	orr	r0, r0, #8
   12c7c:	str	r5, [r4, #20]
   12c80:	str	r0, [r4, #4]
   12c84:	sub	sp, fp, #8
   12c88:	pop	{r4, r5, fp, pc}
   12c8c:	push	{r4, r5, fp, lr}
   12c90:	add	fp, sp, #8
   12c94:	sub	sp, sp, #8
   12c98:	mov	r5, r1
   12c9c:	mov	r4, r0
   12ca0:	cmp	r0, #0
   12ca4:	bne	12cc8 <ftello64@plt+0x12e8>
   12ca8:	movw	r2, #60446	; 0xec1e
   12cac:	movw	r3, #60520	; 0xec68
   12cb0:	mov	r0, #1
   12cb4:	mov	r1, #0
   12cb8:	str	r5, [sp]
   12cbc:	movt	r2, #1
   12cc0:	movt	r3, #1
   12cc4:	bl	11794 <error@plt>
   12cc8:	ldr	r0, [r4, #4]
   12ccc:	tst	r0, #16
   12cd0:	beq	12cfc <ftello64@plt+0x131c>
   12cd4:	ldr	r0, [r4]
   12cd8:	movw	r2, #60481	; 0xec41
   12cdc:	movw	r3, #60520	; 0xec68
   12ce0:	mov	r1, #0
   12ce4:	movt	r2, #1
   12ce8:	movt	r3, #1
   12cec:	str	r0, [sp]
   12cf0:	mov	r0, #1
   12cf4:	bl	11794 <error@plt>
   12cf8:	ldr	r0, [r4, #4]
   12cfc:	orr	r0, r0, #16
   12d00:	str	r5, [r4, #24]
   12d04:	str	r0, [r4, #4]
   12d08:	sub	sp, fp, #8
   12d0c:	pop	{r4, r5, fp, pc}
   12d10:	push	{r4, r5, fp, lr}
   12d14:	add	fp, sp, #8
   12d18:	sub	sp, sp, #8
   12d1c:	mov	r5, r1
   12d20:	mov	r4, r0
   12d24:	cmp	r0, #0
   12d28:	bne	12d4c <ftello64@plt+0x136c>
   12d2c:	movw	r2, #60446	; 0xec1e
   12d30:	movw	r3, #60528	; 0xec70
   12d34:	mov	r0, #1
   12d38:	mov	r1, #0
   12d3c:	str	r5, [sp]
   12d40:	movt	r2, #1
   12d44:	movt	r3, #1
   12d48:	bl	11794 <error@plt>
   12d4c:	ldr	r0, [r4, #4]
   12d50:	tst	r0, #32
   12d54:	beq	12d80 <ftello64@plt+0x13a0>
   12d58:	ldr	r0, [r4]
   12d5c:	movw	r2, #60481	; 0xec41
   12d60:	movw	r3, #60528	; 0xec70
   12d64:	mov	r1, #0
   12d68:	movt	r2, #1
   12d6c:	movt	r3, #1
   12d70:	str	r0, [sp]
   12d74:	mov	r0, #1
   12d78:	bl	11794 <error@plt>
   12d7c:	ldr	r0, [r4, #4]
   12d80:	orr	r0, r0, #32
   12d84:	str	r5, [r4, #28]
   12d88:	str	r0, [r4, #4]
   12d8c:	sub	sp, fp, #8
   12d90:	pop	{r4, r5, fp, pc}
   12d94:	push	{r4, r5, fp, lr}
   12d98:	add	fp, sp, #8
   12d9c:	sub	sp, sp, #8
   12da0:	mov	r5, r1
   12da4:	mov	r4, r0
   12da8:	cmp	r0, #0
   12dac:	bne	12dd0 <ftello64@plt+0x13f0>
   12db0:	movw	r2, #60446	; 0xec1e
   12db4:	movw	r3, #60555	; 0xec8b
   12db8:	mov	r0, #1
   12dbc:	mov	r1, #0
   12dc0:	str	r5, [sp]
   12dc4:	movt	r2, #1
   12dc8:	movt	r3, #1
   12dcc:	bl	11794 <error@plt>
   12dd0:	ldr	r0, [r4, #4]
   12dd4:	tst	r0, #64	; 0x40
   12dd8:	beq	12e04 <ftello64@plt+0x1424>
   12ddc:	ldr	r0, [r4]
   12de0:	movw	r2, #60481	; 0xec41
   12de4:	movw	r3, #60555	; 0xec8b
   12de8:	mov	r1, #0
   12dec:	movt	r2, #1
   12df0:	movt	r3, #1
   12df4:	str	r0, [sp]
   12df8:	mov	r0, #1
   12dfc:	bl	11794 <error@plt>
   12e00:	ldr	r0, [r4, #4]
   12e04:	orr	r0, r0, #64	; 0x40
   12e08:	str	r5, [r4, #32]
   12e0c:	str	r0, [r4, #4]
   12e10:	sub	sp, fp, #8
   12e14:	pop	{r4, r5, fp, pc}
   12e18:	push	{r4, r5, fp, lr}
   12e1c:	add	fp, sp, #8
   12e20:	sub	sp, sp, #8
   12e24:	mov	r5, r1
   12e28:	mov	r4, r0
   12e2c:	cmp	r0, #0
   12e30:	bne	12e54 <ftello64@plt+0x1474>
   12e34:	movw	r2, #60446	; 0xec1e
   12e38:	movw	r3, #55725	; 0xd9ad
   12e3c:	mov	r0, #1
   12e40:	mov	r1, #0
   12e44:	str	r5, [sp]
   12e48:	movt	r2, #1
   12e4c:	movt	r3, #1
   12e50:	bl	11794 <error@plt>
   12e54:	ldr	r0, [r4, #4]
   12e58:	tst	r0, #1024	; 0x400
   12e5c:	beq	12e88 <ftello64@plt+0x14a8>
   12e60:	ldr	r0, [r4]
   12e64:	movw	r2, #60481	; 0xec41
   12e68:	movw	r3, #55725	; 0xd9ad
   12e6c:	mov	r1, #0
   12e70:	movt	r2, #1
   12e74:	movt	r3, #1
   12e78:	str	r0, [sp]
   12e7c:	mov	r0, #1
   12e80:	bl	11794 <error@plt>
   12e84:	ldr	r0, [r4, #4]
   12e88:	orr	r0, r0, #1024	; 0x400
   12e8c:	str	r5, [r4, #52]	; 0x34
   12e90:	str	r0, [r4, #4]
   12e94:	sub	sp, fp, #8
   12e98:	pop	{r4, r5, fp, pc}
   12e9c:	push	{r4, r5, fp, lr}
   12ea0:	add	fp, sp, #8
   12ea4:	sub	sp, sp, #8
   12ea8:	mov	r5, r1
   12eac:	mov	r4, r0
   12eb0:	cmp	r0, #0
   12eb4:	bne	12ed8 <ftello64@plt+0x14f8>
   12eb8:	movw	r2, #60573	; 0xec9d
   12ebc:	movw	r3, #60609	; 0xecc1
   12ec0:	mov	r0, #1
   12ec4:	mov	r1, #0
   12ec8:	str	r5, [sp]
   12ecc:	movt	r2, #1
   12ed0:	movt	r3, #1
   12ed4:	bl	11794 <error@plt>
   12ed8:	ldrb	r0, [r4, #4]
   12edc:	tst	r0, #128	; 0x80
   12ee0:	beq	12f08 <ftello64@plt+0x1528>
   12ee4:	ldr	r0, [r4]
   12ee8:	movw	r2, #60481	; 0xec41
   12eec:	movw	r3, #60609	; 0xecc1
   12ef0:	mov	r1, #0
   12ef4:	movt	r2, #1
   12ef8:	movt	r3, #1
   12efc:	str	r0, [sp]
   12f00:	mov	r0, #1
   12f04:	bl	11794 <error@plt>
   12f08:	add	r1, sp, #4
   12f0c:	mov	r0, r5
   12f10:	mov	r2, #0
   12f14:	bl	116a4 <strtol@plt>
   12f18:	str	r0, [r4, #36]	; 0x24
   12f1c:	ldrb	r0, [r5]
   12f20:	cmp	r0, #0
   12f24:	beq	12f38 <ftello64@plt+0x1558>
   12f28:	ldr	r0, [sp, #4]
   12f2c:	ldrb	r0, [r0]
   12f30:	cmp	r0, #0
   12f34:	beq	12f58 <ftello64@plt+0x1578>
   12f38:	ldr	r0, [r4]
   12f3c:	movw	r2, #60619	; 0xeccb
   12f40:	mov	r1, #0
   12f44:	mov	r3, r5
   12f48:	movt	r2, #1
   12f4c:	str	r0, [sp]
   12f50:	mov	r0, #1
   12f54:	bl	11794 <error@plt>
   12f58:	ldr	r0, [r4, #4]
   12f5c:	orr	r0, r0, #128	; 0x80
   12f60:	str	r0, [r4, #4]
   12f64:	sub	sp, fp, #8
   12f68:	pop	{r4, r5, fp, pc}
   12f6c:	push	{r4, r5, fp, lr}
   12f70:	add	fp, sp, #8
   12f74:	sub	sp, sp, #8
   12f78:	mov	r5, r1
   12f7c:	mov	r4, r0
   12f80:	cmp	r0, #0
   12f84:	bne	12fa8 <ftello64@plt+0x15c8>
   12f88:	movw	r2, #60573	; 0xec9d
   12f8c:	movw	r3, #60669	; 0xecfd
   12f90:	mov	r0, #1
   12f94:	mov	r1, #0
   12f98:	str	r5, [sp]
   12f9c:	movt	r2, #1
   12fa0:	movt	r3, #1
   12fa4:	bl	11794 <error@plt>
   12fa8:	ldrb	r0, [r4, #5]
   12fac:	tst	r0, #1
   12fb0:	beq	12fd8 <ftello64@plt+0x15f8>
   12fb4:	ldr	r0, [r4]
   12fb8:	movw	r2, #60481	; 0xec41
   12fbc:	movw	r3, #60669	; 0xecfd
   12fc0:	mov	r1, #0
   12fc4:	movt	r2, #1
   12fc8:	movt	r3, #1
   12fcc:	str	r0, [sp]
   12fd0:	mov	r0, #1
   12fd4:	bl	11794 <error@plt>
   12fd8:	add	r1, sp, #4
   12fdc:	mov	r0, r5
   12fe0:	mov	r2, #0
   12fe4:	bl	116a4 <strtol@plt>
   12fe8:	str	r0, [r4, #40]	; 0x28
   12fec:	ldrb	r0, [r5]
   12ff0:	cmp	r0, #0
   12ff4:	beq	13008 <ftello64@plt+0x1628>
   12ff8:	ldr	r0, [sp, #4]
   12ffc:	ldrb	r0, [r0]
   13000:	cmp	r0, #0
   13004:	beq	13028 <ftello64@plt+0x1648>
   13008:	ldr	r0, [r4]
   1300c:	movw	r2, #60619	; 0xeccb
   13010:	mov	r1, #0
   13014:	mov	r3, r5
   13018:	movt	r2, #1
   1301c:	str	r0, [sp]
   13020:	mov	r0, #1
   13024:	bl	11794 <error@plt>
   13028:	ldr	r0, [r4, #4]
   1302c:	orr	r0, r0, #256	; 0x100
   13030:	str	r0, [r4, #4]
   13034:	sub	sp, fp, #8
   13038:	pop	{r4, r5, fp, pc}
   1303c:	push	{r4, r5, fp, lr}
   13040:	add	fp, sp, #8
   13044:	sub	sp, sp, #8
   13048:	mov	r5, r1
   1304c:	mov	r4, r0
   13050:	cmp	r0, #0
   13054:	bne	13070 <ftello64@plt+0x1690>
   13058:	movw	r2, #60682	; 0xed0a
   1305c:	mov	r0, #1
   13060:	mov	r1, #0
   13064:	mov	r3, r5
   13068:	movt	r2, #1
   1306c:	bl	11794 <error@plt>
   13070:	movw	r1, #60729	; 0xed39
   13074:	mov	r0, r5
   13078:	movt	r1, #1
   1307c:	bl	1174c <strcasecmp@plt>
   13080:	cmp	r0, #0
   13084:	beq	130ac <ftello64@plt+0x16cc>
   13088:	ldr	r0, [r4]
   1308c:	movw	r2, #60734	; 0xed3e
   13090:	mov	r1, #0
   13094:	mov	r3, r5
   13098:	movt	r2, #1
   1309c:	str	r0, [sp]
   130a0:	mov	r0, #1
   130a4:	bl	11794 <error@plt>
   130a8:	b	130b4 <ftello64@plt+0x16d4>
   130ac:	mov	r0, #2
   130b0:	strh	r0, [r4, #16]
   130b4:	ldr	r0, [r4, #4]
   130b8:	orr	r0, r0, #4
   130bc:	str	r0, [r4, #4]
   130c0:	sub	sp, fp, #8
   130c4:	pop	{r4, r5, fp, pc}
   130c8:	movw	r3, #6888	; 0x1ae8
   130cc:	cmp	r0, #0
   130d0:	movw	ip, #6892	; 0x1aec
   130d4:	movt	r3, #3
   130d8:	addne	r3, r0, #4
   130dc:	movt	ip, #3
   130e0:	cmp	r2, #0
   130e4:	ldr	r0, [r3]
   130e8:	mov	r2, ip
   130ec:	orr	r0, r0, #512	; 0x200
   130f0:	str	r0, [r3]
   130f4:	movw	r0, #6896	; 0x1af0
   130f8:	movt	r0, #3
   130fc:	moveq	r2, r0
   13100:	moveq	r0, ip
   13104:	ldr	r3, [r2]
   13108:	orr	r3, r3, r1
   1310c:	str	r3, [r2]
   13110:	ldr	r2, [r0]
   13114:	bic	r1, r2, r1
   13118:	str	r1, [r0]
   1311c:	bx	lr
   13120:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13124:	add	fp, sp, #28
   13128:	sub	sp, sp, #12
   1312c:	mov	sl, r0
   13130:	ldrb	r0, [r1]
   13134:	cmp	r0, #0
   13138:	beq	131d8 <ftello64@plt+0x17f8>
   1313c:	movw	r8, #60798	; 0xed7e
   13140:	mov	r4, r1
   13144:	add	r9, sp, #8
   13148:	movt	r8, #1
   1314c:	mov	r0, r4
   13150:	mov	r1, #44	; 0x2c
   13154:	bl	11830 <strchr@plt>
   13158:	mov	r7, r0
   1315c:	cmp	r0, #0
   13160:	beq	1316c <ftello64@plt+0x178c>
   13164:	sub	r6, r7, r4
   13168:	b	13178 <ftello64@plt+0x1798>
   1316c:	mov	r0, r4
   13170:	bl	11824 <strlen@plt>
   13174:	mov	r6, r0
   13178:	mov	r0, r4
   1317c:	mov	r1, r6
   13180:	mov	r2, r9
   13184:	bl	11f00 <ftello64@plt+0x520>
   13188:	mov	r5, r0
   1318c:	cmp	r0, #0
   13190:	bne	131b0 <ftello64@plt+0x17d0>
   13194:	mov	r0, #1
   13198:	mov	r1, #0
   1319c:	mov	r2, r8
   131a0:	mov	r3, r6
   131a4:	str	r6, [sp]
   131a8:	str	r4, [sp, #4]
   131ac:	bl	11794 <error@plt>
   131b0:	ldr	r2, [sp, #8]
   131b4:	mov	r0, sl
   131b8:	mov	r1, r5
   131bc:	bl	130c8 <ftello64@plt+0x16e8>
   131c0:	add	r4, r4, r6
   131c4:	cmp	r7, #0
   131c8:	addne	r4, r4, #1
   131cc:	ldrb	r0, [r4]
   131d0:	cmp	r0, #0
   131d4:	bne	1314c <ftello64@plt+0x176c>
   131d8:	sub	sp, fp, #28
   131dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   131e0:	push	{r4, sl, fp, lr}
   131e4:	add	fp, sp, #8
   131e8:	mov	r4, r0
   131ec:	bl	12d10 <ftello64@plt+0x1330>
   131f0:	movw	r0, #6888	; 0x1ae8
   131f4:	cmp	r4, #0
   131f8:	movt	r0, #3
   131fc:	addne	r0, r4, #4
   13200:	ldr	r1, [r0]
   13204:	orr	r1, r1, #512	; 0x200
   13208:	str	r1, [r0]
   1320c:	movw	r0, #6896	; 0x1af0
   13210:	movt	r0, #3
   13214:	ldr	r1, [r0]
   13218:	orr	r1, r1, #16
   1321c:	str	r1, [r0]
   13220:	movw	r0, #6892	; 0x1aec
   13224:	movt	r0, #3
   13228:	ldr	r1, [r0]
   1322c:	bic	r1, r1, #16
   13230:	str	r1, [r0]
   13234:	pop	{r4, sl, fp, pc}
   13238:	push	{r4, r5, fp, lr}
   1323c:	add	fp, sp, #8
   13240:	mov	r4, r0
   13244:	cmp	r0, #0
   13248:	bne	13268 <ftello64@plt+0x1888>
   1324c:	movw	r0, #6692	; 0x1a24
   13250:	movw	r4, #55991	; 0xdab7
   13254:	movt	r0, #3
   13258:	movt	r4, #1
   1325c:	ldr	r0, [r0]
   13260:	cmp	r0, #0
   13264:	movne	r4, r0
   13268:	movw	r5, #4676	; 0x1244
   1326c:	movt	r5, #3
   13270:	ldr	r1, [r5]
   13274:	cmp	r1, #0
   13278:	beq	1329c <ftello64@plt+0x18bc>
   1327c:	movw	r5, #4676	; 0x1244
   13280:	movt	r5, #3
   13284:	mov	r0, r4
   13288:	bl	11698 <strcmp@plt>
   1328c:	cmp	r0, #0
   13290:	ldrne	r1, [r5, #12]!
   13294:	cmpne	r1, #0
   13298:	bne	13284 <ftello64@plt+0x18a4>
   1329c:	ldr	r0, [r5, #8]
   132a0:	cmp	r0, #0
   132a4:	bne	132c4 <ftello64@plt+0x18e4>
   132a8:	movw	r2, #60817	; 0xed91
   132ac:	mov	r0, #1
   132b0:	mov	r1, #0
   132b4:	mov	r3, r4
   132b8:	movt	r2, #1
   132bc:	bl	11794 <error@plt>
   132c0:	ldr	r0, [r5, #8]
   132c4:	movw	r1, #7048	; 0x1b88
   132c8:	movt	r1, #3
   132cc:	str	r0, [r1]
   132d0:	pop	{r4, r5, fp, pc}
   132d4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   132d8:	add	fp, sp, #24
   132dc:	sub	sp, sp, #16
   132e0:	movw	r1, #61228	; 0xef2c
   132e4:	mov	r4, r0
   132e8:	mov	r0, #0
   132ec:	movt	r1, #1
   132f0:	str	r0, [sp, #12]
   132f4:	str	r0, [sp, #8]
   132f8:	mov	r0, r4
   132fc:	bl	11938 <fopen64@plt>
   13300:	mov	r5, r0
   13304:	cmp	r0, #0
   13308:	bne	13328 <ftello64@plt+0x1948>
   1330c:	bl	11848 <__errno_location@plt>
   13310:	ldr	r1, [r0]
   13314:	movw	r2, #60843	; 0xedab
   13318:	mov	r0, #1
   1331c:	mov	r3, r4
   13320:	movt	r2, #1
   13324:	bl	11794 <error@plt>
   13328:	movw	r0, #33304	; 0x8218
   1332c:	movw	r4, #6900	; 0x1af4
   13330:	movw	r3, #37696	; 0x9340
   13334:	mov	r1, #0
   13338:	mov	r2, #0
   1333c:	movt	r0, #1
   13340:	movt	r4, #3
   13344:	movt	r3, #1
   13348:	str	r0, [sp]
   1334c:	mov	r0, r4
   13350:	bl	18340 <_obstack_begin@@Base>
   13354:	add	r0, sp, #12
   13358:	add	r1, sp, #8
   1335c:	mov	r2, r5
   13360:	bl	11980 <getline@plt>
   13364:	ldr	r6, [sp, #12]
   13368:	cmp	r0, #1
   1336c:	blt	13430 <ftello64@plt+0x1a50>
   13370:	add	r8, sp, #12
   13374:	add	r9, sp, #8
   13378:	mov	r0, r6
   1337c:	bl	11824 <strlen@plt>
   13380:	cmp	r0, #0
   13384:	beq	13414 <ftello64@plt+0x1a34>
   13388:	mov	r7, r0
   1338c:	sub	r0, r0, #1
   13390:	ldrb	r1, [r6, r0]
   13394:	cmp	r1, #10
   13398:	bne	133a8 <ftello64@plt+0x19c8>
   1339c:	cmp	r0, #0
   133a0:	mov	r7, r0
   133a4:	beq	13414 <ftello64@plt+0x1a34>
   133a8:	mov	r0, #0
   133ac:	ldrb	r1, [r6, r0]
   133b0:	cmp	r1, #9
   133b4:	cmpne	r1, #32
   133b8:	bne	133cc <ftello64@plt+0x19ec>
   133bc:	add	r0, r0, #1
   133c0:	cmp	r7, r0
   133c4:	bne	133ac <ftello64@plt+0x19cc>
   133c8:	b	133d4 <ftello64@plt+0x19f4>
   133cc:	cmp	r1, #35	; 0x23
   133d0:	beq	13414 <ftello64@plt+0x1a34>
   133d4:	ldr	r0, [r4, #12]
   133d8:	ldr	r1, [r4, #16]
   133dc:	sub	r1, r1, r0
   133e0:	cmp	r1, r7
   133e4:	bcs	133fc <ftello64@plt+0x1a1c>
   133e8:	mov	r0, r4
   133ec:	mov	r1, r7
   133f0:	bl	1844c <_obstack_newchunk@@Base>
   133f4:	ldr	r0, [r4, #12]
   133f8:	ldr	r6, [sp, #12]
   133fc:	mov	r1, r6
   13400:	mov	r2, r7
   13404:	bl	11704 <memcpy@plt>
   13408:	ldr	r0, [r4, #12]
   1340c:	add	r0, r0, r7
   13410:	str	r0, [r4, #12]
   13414:	mov	r0, r8
   13418:	mov	r1, r9
   1341c:	mov	r2, r5
   13420:	bl	11980 <getline@plt>
   13424:	ldr	r6, [sp, #12]
   13428:	cmp	r0, #0
   1342c:	bgt	13378 <ftello64@plt+0x1998>
   13430:	mov	r0, r6
   13434:	bl	18218 <argp_parse@@Base+0x125c>
   13438:	mov	r0, r5
   1343c:	bl	118b4 <fclose@plt>
   13440:	ldr	r0, [r4, #12]
   13444:	ldr	r1, [r4, #16]
   13448:	cmp	r1, r0
   1344c:	bne	13460 <ftello64@plt+0x1a80>
   13450:	mov	r0, r4
   13454:	mov	r1, #1
   13458:	bl	1844c <_obstack_newchunk@@Base>
   1345c:	ldr	r0, [r4, #12]
   13460:	add	r1, r0, #1
   13464:	str	r1, [r4, #12]
   13468:	mov	r1, #0
   1346c:	strb	r1, [r0]
   13470:	ldr	r1, [r4, #8]
   13474:	ldr	r0, [r4, #12]
   13478:	cmp	r0, r1
   1347c:	bne	1348c <ftello64@plt+0x1aac>
   13480:	ldrb	r2, [r4, #40]	; 0x28
   13484:	orr	r2, r2, #2
   13488:	strb	r2, [r4, #40]	; 0x28
   1348c:	movw	r2, #7048	; 0x1b88
   13490:	ldr	r3, [r4, #24]
   13494:	movt	r2, #3
   13498:	str	r1, [r2]
   1349c:	ldr	r1, [r4, #4]
   134a0:	ldr	r2, [r4, #16]
   134a4:	add	r0, r3, r0
   134a8:	bic	r0, r0, r3
   134ac:	sub	r3, r0, r1
   134b0:	sub	r1, r2, r1
   134b4:	cmp	r3, r1
   134b8:	movhi	r0, r2
   134bc:	str	r0, [r4, #8]
   134c0:	str	r0, [r4, #12]
   134c4:	sub	sp, fp, #24
   134c8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   134cc:	push	{r4, sl, fp, lr}
   134d0:	add	fp, sp, #8
   134d4:	cmp	r0, #0
   134d8:	beq	13504 <ftello64@plt+0x1b24>
   134dc:	movw	r1, #6888	; 0x1ae8
   134e0:	movt	r1, #3
   134e4:	ldr	r2, [r1]
   134e8:	cmp	r2, #0
   134ec:	beq	13504 <ftello64@plt+0x1b24>
   134f0:	ldr	r3, [r0, #4]
   134f4:	orr	r2, r3, r2
   134f8:	str	r2, [r0, #4]
   134fc:	mov	r2, #0
   13500:	str	r2, [r1]
   13504:	cmp	r0, #0
   13508:	beq	13574 <ftello64@plt+0x1b94>
   1350c:	ldr	r1, [r0, #4]
   13510:	cmp	r1, #0
   13514:	bne	13530 <ftello64@plt+0x1b50>
   13518:	mov	r1, #2
   1351c:	str	r1, [r0, #4]
   13520:	movw	r1, #7048	; 0x1b88
   13524:	movt	r1, #3
   13528:	ldr	r1, [r1]
   1352c:	str	r1, [r0, #12]
   13530:	movw	ip, #6896	; 0x1af0
   13534:	movw	lr, #6892	; 0x1aec
   13538:	movt	ip, #3
   1353c:	movt	lr, #3
   13540:	ldr	r3, [ip]
   13544:	ldr	r1, [lr]
   13548:	orrs	r2, r1, r3
   1354c:	popeq	{r4, sl, fp, pc}
   13550:	ldr	r2, [r0, #44]	; 0x2c
   13554:	ldr	r4, [r0, #48]	; 0x30
   13558:	orr	r2, r2, r3
   1355c:	orr	r1, r4, r1
   13560:	str	r2, [r0, #44]	; 0x2c
   13564:	str	r1, [r0, #48]	; 0x30
   13568:	mov	r0, #0
   1356c:	str	r0, [ip]
   13570:	str	r0, [lr]
   13574:	pop	{r4, sl, fp, pc}
   13578:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1357c:	add	fp, sp, #28
   13580:	sub	sp, sp, #4
   13584:	vpush	{d8-d9}
   13588:	sub	sp, sp, #16
   1358c:	movw	r6, #7040	; 0x1b80
   13590:	mov	r5, r0
   13594:	mov	r4, r1
   13598:	movt	r6, #3
   1359c:	ldr	r0, [r6]
   135a0:	str	r0, [sp, #8]
   135a4:	mov	r0, #0
   135a8:	bl	13238 <ftello64@plt+0x1858>
   135ac:	movw	r0, #7092	; 0x1bb4
   135b0:	movw	r1, #60870	; 0xedc6
   135b4:	movt	r0, #3
   135b8:	movt	r1, #1
   135bc:	str	r1, [r0]
   135c0:	movw	r0, #60894	; 0xedde
   135c4:	movw	r1, #4820	; 0x12d4
   135c8:	movt	r0, #1
   135cc:	movt	r1, #3
   135d0:	bl	18124 <argp_parse@@Base+0x1168>
   135d4:	movw	r0, #6728	; 0x1a48
   135d8:	movw	r1, #6944	; 0x1b20
   135dc:	add	r2, sp, #12
   135e0:	mov	r3, #8
   135e4:	movt	r0, #3
   135e8:	movt	r1, #3
   135ec:	str	r2, [sp]
   135f0:	mov	r2, r4
   135f4:	vld1.32	{d16-d17}, [r0]
   135f8:	movw	r0, #4828	; 0x12dc
   135fc:	movt	r0, #3
   13600:	str	r1, [r0, #16]
   13604:	vst1.64	{d16-d17}, [r1]
   13608:	movw	r1, #6696	; 0x1a28
   1360c:	movt	r1, #3
   13610:	ldr	r1, [r1]
   13614:	str	r1, [r0, #8]
   13618:	add	r1, sp, #8
   1361c:	str	r1, [sp, #4]
   13620:	mov	r1, r5
   13624:	bl	16fbc <argp_parse@@Base>
   13628:	ldr	r0, [sp, #8]
   1362c:	bl	134cc <ftello64@plt+0x1aec>
   13630:	ldr	r0, [sp, #12]
   13634:	cmp	r0, r5
   13638:	bge	13670 <ftello64@plt+0x1c90>
   1363c:	add	r2, r4, r0, lsl #2
   13640:	sub	r1, r5, r0
   13644:	add	r0, sp, #8
   13648:	bl	1680c <ftello64@plt+0x4e2c>
   1364c:	cmp	r0, #0
   13650:	bne	13668 <ftello64@plt+0x1c88>
   13654:	movw	r2, #60903	; 0xede7
   13658:	mov	r0, #1
   1365c:	mov	r1, #0
   13660:	movt	r2, #1
   13664:	bl	11794 <error@plt>
   13668:	ldr	r0, [sp, #8]
   1366c:	bl	134cc <ftello64@plt+0x1aec>
   13670:	ldr	r0, [r6]
   13674:	cmp	r0, #0
   13678:	bne	13784 <ftello64@plt+0x1da4>
   1367c:	movw	r0, #6744	; 0x1a58
   13680:	movt	r0, #3
   13684:	ldr	r0, [r0]
   13688:	blx	r0
   1368c:	mov	r4, r0
   13690:	cmp	r0, #0
   13694:	bne	136ac <ftello64@plt+0x1ccc>
   13698:	movw	r2, #60921	; 0xedf9
   1369c:	mov	r0, #1
   136a0:	mov	r1, #0
   136a4:	movt	r2, #1
   136a8:	bl	11794 <error@plt>
   136ac:	movw	r5, #7044	; 0x1b84
   136b0:	movw	r8, #60401	; 0xebf1
   136b4:	add	r7, r4, #4
   136b8:	movw	r4, #7048	; 0x1b88
   136bc:	vmov.i32	q4, #0	; 0x00000000
   136c0:	mov	r9, #0
   136c4:	mov	sl, #2
   136c8:	movt	r5, #3
   136cc:	movt	r8, #1
   136d0:	movt	r4, #3
   136d4:	ldr	r0, [r7, #-4]
   136d8:	cmp	r0, #0
   136dc:	bne	136ec <ftello64@plt+0x1d0c>
   136e0:	ldr	r0, [r7]
   136e4:	cmp	r0, #0
   136e8:	beq	1376c <ftello64@plt+0x1d8c>
   136ec:	ldr	r0, [r5]
   136f0:	add	r1, r0, #1
   136f4:	ldr	r0, [r6]
   136f8:	str	r1, [r5]
   136fc:	rsb	r1, r1, r1, lsl #3
   13700:	lsl	r1, r1, #3
   13704:	bl	19370 <_obstack_memory_used@@Base+0xd00>
   13708:	cmp	r0, #0
   1370c:	str	r0, [r6]
   13710:	bne	1372c <ftello64@plt+0x1d4c>
   13714:	bl	11848 <__errno_location@plt>
   13718:	ldr	r1, [r0]
   1371c:	mov	r0, #1
   13720:	mov	r2, r8
   13724:	bl	11794 <error@plt>
   13728:	ldr	r0, [r6]
   1372c:	ldr	r1, [r5]
   13730:	rsb	r1, r1, r1, lsl #3
   13734:	add	r0, r0, r1, lsl #3
   13738:	sub	r1, r0, #20
   1373c:	str	r9, [r0, #-4]
   13740:	vst1.32	{d8-d9}, [r1]
   13744:	sub	r1, r0, #36	; 0x24
   13748:	vst1.32	{d8-d9}, [r1]
   1374c:	sub	r1, r0, #52	; 0x34
   13750:	vst1.32	{d8-d9}, [r1]
   13754:	ldr	r1, [r7], #8
   13758:	str	r1, [r0, #-56]	; 0xffffffc8
   1375c:	str	sl, [r0, #-52]	; 0xffffffcc
   13760:	ldr	r1, [r4]
   13764:	str	r1, [r0, #-44]	; 0xffffffd4
   13768:	b	136d4 <ftello64@plt+0x1cf4>
   1376c:	ldr	r1, [r5]
   13770:	ldr	r0, [r6]
   13774:	movw	r3, #14228	; 0x3794
   13778:	mov	r2, #56	; 0x38
   1377c:	movt	r3, #1
   13780:	bl	11944 <qsort@plt>
   13784:	sub	sp, fp, #48	; 0x30
   13788:	vpop	{d8-d9}
   1378c:	add	sp, sp, #4
   13790:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13794:	ldr	r1, [r1]
   13798:	ldr	r0, [r0]
   1379c:	b	11698 <strcmp@plt>
   137a0:	push	{r4, r5, r6, sl, fp, lr}
   137a4:	add	fp, sp, #16
   137a8:	mov	r5, r2
   137ac:	mov	r6, r1
   137b0:	mov	r2, r0
   137b4:	mov	r0, #7
   137b8:	ldr	r3, [r5, #28]
   137bc:	cmp	r2, #96	; 0x60
   137c0:	ldr	r1, [r3]
   137c4:	bgt	13810 <ftello64@plt+0x1e30>
   137c8:	cmp	r2, #69	; 0x45
   137cc:	bgt	137f0 <ftello64@plt+0x1e10>
   137d0:	cmp	r2, #65	; 0x41
   137d4:	beq	1388c <ftello64@plt+0x1eac>
   137d8:	cmp	r2, #66	; 0x42
   137dc:	bne	13a1c <ftello64@plt+0x203c>
   137e0:	mov	r0, r1
   137e4:	mov	r1, r6
   137e8:	bl	12d94 <ftello64@plt+0x13b4>
   137ec:	b	13a18 <ftello64@plt+0x2038>
   137f0:	cmp	r2, #70	; 0x46
   137f4:	beq	1389c <ftello64@plt+0x1ebc>
   137f8:	cmp	r2, #77	; 0x4d
   137fc:	bne	13a1c <ftello64@plt+0x203c>
   13800:	mov	r0, r1
   13804:	mov	r1, r6
   13808:	bl	12e9c <ftello64@plt+0x14bc>
   1380c:	b	13a18 <ftello64@plt+0x2038>
   13810:	sub	r4, r2, #97	; 0x61
   13814:	cmp	r4, #21
   13818:	bhi	138ac <ftello64@plt+0x1ecc>
   1381c:	add	r2, pc, #0
   13820:	ldr	pc, [r2, r4, lsl #2]
   13824:	strdeq	r3, [r1], -ip
   13828:	andeq	r3, r1, r0, ror #15
   1382c:	andeq	r3, r1, ip, lsl sl
   13830:	andeq	r3, r1, ip, ror r8
   13834:	andeq	r3, r1, ip, lsl sl
   13838:	andeq	r3, r1, ip, lsl sl
   1383c:	andeq	r3, r1, ip, lsl sl
   13840:	andeq	r3, r1, ip, lsl sl
   13844:	andeq	r3, r1, ip, lsl #18
   13848:	andeq	r3, r1, ip, lsl sl
   1384c:	andeq	r3, r1, ip, lsl sl
   13850:	andeq	r3, r1, r8, lsr #18
   13854:	andeq	r3, r1, r4, lsr r9
   13858:	andeq	r3, r1, ip, lsl sl
   1385c:	andeq	r3, r1, ip, lsl sl
   13860:	andeq	r3, r1, ip, ror r8
   13864:	andeq	r3, r1, ip, lsl sl
   13868:	andeq	r3, r1, ip, lsl sl
   1386c:	andeq	r3, r1, r4, asr #18
   13870:	andeq	r3, r1, ip, lsl sl
   13874:	andeq	r3, r1, ip, lsl sl
   13878:	andeq	r3, r1, r0, asr r9
   1387c:	mov	r0, r1
   13880:	mov	r1, r6
   13884:	bl	131e0 <ftello64@plt+0x1800>
   13888:	b	13a18 <ftello64@plt+0x2038>
   1388c:	mov	r0, r1
   13890:	mov	r1, r6
   13894:	bl	12c08 <ftello64@plt+0x1228>
   13898:	b	13a18 <ftello64@plt+0x2038>
   1389c:	mov	r0, r1
   138a0:	mov	r1, r6
   138a4:	bl	13120 <ftello64@plt+0x1740>
   138a8:	b	13a18 <ftello64@plt+0x2038>
   138ac:	sub	r4, r2, #256	; 0x100
   138b0:	cmp	r4, #3
   138b4:	bhi	138e0 <ftello64@plt+0x1f00>
   138b8:	add	r0, pc, #0
   138bc:	ldr	pc, [r0, r4, lsl #2]
   138c0:	ldrdeq	r3, [r1], -r0
   138c4:	andeq	r3, r1, r4, ror #18
   138c8:	andeq	r3, r1, r4, lsl #19
   138cc:	andeq	r3, r1, r8, asr #19
   138d0:	mov	r0, r1
   138d4:	mov	r1, r6
   138d8:	bl	12f6c <ftello64@plt+0x158c>
   138dc:	b	13a18 <ftello64@plt+0x2038>
   138e0:	movw	r1, #3
   138e4:	movt	r1, #256	; 0x100
   138e8:	cmp	r2, r1
   138ec:	bne	13a1c <ftello64@plt+0x203c>
   138f0:	ldr	r0, [r5, #32]
   138f4:	str	r3, [r0]
   138f8:	b	13a18 <ftello64@plt+0x2038>
   138fc:	movw	r0, #7052	; 0x1b8c
   13900:	mov	r1, #1
   13904:	movt	r0, #3
   13908:	b	13a08 <ftello64@plt+0x2028>
   1390c:	mov	r0, r1
   13910:	bl	134cc <ftello64@plt+0x1aec>
   13914:	mov	r0, r6
   13918:	bl	12b60 <ftello64@plt+0x1180>
   1391c:	ldr	r1, [r5, #28]
   13920:	str	r0, [r1]
   13924:	b	13a18 <ftello64@plt+0x2038>
   13928:	movw	r0, #7064	; 0x1b98
   1392c:	movt	r0, #3
   13930:	b	13958 <ftello64@plt+0x1f78>
   13934:	mov	r0, r1
   13938:	mov	r1, r6
   1393c:	bl	12c8c <ftello64@plt+0x12ac>
   13940:	b	13a18 <ftello64@plt+0x2038>
   13944:	movw	r0, #58288	; 0xe3b0
   13948:	movt	r0, #1
   1394c:	b	13a14 <ftello64@plt+0x2034>
   13950:	movw	r0, #7060	; 0x1b94
   13954:	movt	r0, #3
   13958:	ldr	r1, [r0]
   1395c:	add	r1, r1, #1
   13960:	b	13a08 <ftello64@plt+0x2028>
   13964:	cmp	r6, #0
   13968:	beq	13a10 <ftello64@plt+0x2030>
   1396c:	ldrb	r0, [r6]
   13970:	cmp	r0, #64	; 0x40
   13974:	bne	13a10 <ftello64@plt+0x2030>
   13978:	add	r0, r6, #1
   1397c:	bl	132d4 <ftello64@plt+0x18f4>
   13980:	b	13a18 <ftello64@plt+0x2038>
   13984:	movw	r0, #6888	; 0x1ae8
   13988:	cmp	r1, #0
   1398c:	movt	r0, #3
   13990:	addne	r0, r1, #4
   13994:	ldr	r1, [r0]
   13998:	orr	r1, r1, #512	; 0x200
   1399c:	str	r1, [r0]
   139a0:	movw	r0, #6896	; 0x1af0
   139a4:	movt	r0, #3
   139a8:	ldr	r1, [r0]
   139ac:	orr	r1, r1, #65	; 0x41
   139b0:	str	r1, [r0]
   139b4:	movw	r0, #6892	; 0x1aec
   139b8:	movt	r0, #3
   139bc:	ldr	r1, [r0]
   139c0:	bic	r1, r1, #65	; 0x41
   139c4:	b	13a08 <ftello64@plt+0x2028>
   139c8:	movw	r0, #6888	; 0x1ae8
   139cc:	cmp	r1, #0
   139d0:	movt	r0, #3
   139d4:	addne	r0, r1, #4
   139d8:	ldr	r1, [r0]
   139dc:	orr	r1, r1, #512	; 0x200
   139e0:	str	r1, [r0]
   139e4:	movw	r0, #6892	; 0x1aec
   139e8:	movt	r0, #3
   139ec:	ldr	r1, [r0]
   139f0:	orr	r1, r1, #1
   139f4:	str	r1, [r0]
   139f8:	movw	r0, #6896	; 0x1af0
   139fc:	movt	r0, #3
   13a00:	ldr	r1, [r0]
   13a04:	bic	r1, r1, #1
   13a08:	str	r1, [r0]
   13a0c:	b	13a18 <ftello64@plt+0x2038>
   13a10:	mov	r0, r6
   13a14:	bl	13238 <ftello64@plt+0x1858>
   13a18:	mov	r0, #0
   13a1c:	pop	{r4, r5, r6, sl, fp, pc}
   13a20:	movw	r2, #4
   13a24:	movt	r2, #512	; 0x200
   13a28:	cmp	r0, r2
   13a2c:	movne	r0, r1
   13a30:	bxne	lr
   13a34:	movw	r0, #61519	; 0xf04f
   13a38:	movt	r0, #1
   13a3c:	b	11c20 <ftello64@plt+0x240>
   13a40:	bx	lr
   13a44:	push	{r4, r5, r6, sl, fp, lr}
   13a48:	add	fp, sp, #16
   13a4c:	cmp	r1, #1
   13a50:	blt	13a94 <ftello64@plt+0x20b4>
   13a54:	mov	r4, r0
   13a58:	ldr	r0, [r2]
   13a5c:	mov	r5, r2
   13a60:	mov	r6, r1
   13a64:	bl	12b18 <ftello64@plt+0x1138>
   13a68:	cmp	r0, #0
   13a6c:	mov	r1, #1
   13a70:	movweq	r1, #2
   13a74:	cmp	r1, r6
   13a78:	popge	{r4, r5, r6, sl, fp, pc}
   13a7c:	ldr	r0, [r5, r1, lsl #2]
   13a80:	mov	r1, #0
   13a84:	str	r0, [r4, #16]
   13a88:	mov	r0, r4
   13a8c:	pop	{r4, r5, r6, sl, fp, lr}
   13a90:	b	14ecc <ftello64@plt+0x34ec>
   13a94:	pop	{r4, r5, r6, sl, fp, pc}
   13a98:	push	{r4, r5, fp, lr}
   13a9c:	add	fp, sp, #8
   13aa0:	cmp	r1, #0
   13aa4:	movne	r0, r2
   13aa8:	ldr	r4, [r0]
   13aac:	mov	r0, r4
   13ab0:	bl	12b18 <ftello64@plt+0x1138>
   13ab4:	mov	r5, r0
   13ab8:	cmp	r0, #0
   13abc:	bne	13adc <ftello64@plt+0x20fc>
   13ac0:	bl	11848 <__errno_location@plt>
   13ac4:	ldr	r1, [r0]
   13ac8:	movw	r2, #62131	; 0xf2b3
   13acc:	mov	r0, #1
   13ad0:	mov	r3, r4
   13ad4:	movt	r2, #1
   13ad8:	bl	11794 <error@plt>
   13adc:	ldr	r1, [r5, #4]
   13ae0:	ldrb	r0, [r1]
   13ae4:	cmp	r0, #0
   13ae8:	popeq	{r4, r5, fp, pc}
   13aec:	add	r4, r1, #1
   13af0:	uxtb	r1, r0
   13af4:	bl	14be0 <ftello64@plt+0x3200>
   13af8:	ldrb	r0, [r4], #1
   13afc:	cmp	r0, #0
   13b00:	bne	13af0 <ftello64@plt+0x2110>
   13b04:	pop	{r4, r5, fp, pc}
   13b08:	push	{r4, r5, fp, lr}
   13b0c:	add	fp, sp, #8
   13b10:	cmp	r1, #0
   13b14:	movne	r0, r2
   13b18:	ldr	r4, [r0]
   13b1c:	mov	r0, r4
   13b20:	bl	12b18 <ftello64@plt+0x1138>
   13b24:	mov	r5, r0
   13b28:	cmp	r0, #0
   13b2c:	bne	13b4c <ftello64@plt+0x216c>
   13b30:	bl	11848 <__errno_location@plt>
   13b34:	ldr	r1, [r0]
   13b38:	movw	r2, #62131	; 0xf2b3
   13b3c:	mov	r0, #1
   13b40:	mov	r3, r4
   13b44:	movt	r2, #1
   13b48:	bl	11794 <error@plt>
   13b4c:	ldr	r1, [r5, #8]
   13b50:	ldrb	r0, [r1]
   13b54:	cmp	r0, #0
   13b58:	popeq	{r4, r5, fp, pc}
   13b5c:	add	r4, r1, #1
   13b60:	uxtb	r1, r0
   13b64:	bl	14be0 <ftello64@plt+0x3200>
   13b68:	ldrb	r0, [r4], #1
   13b6c:	cmp	r0, #0
   13b70:	bne	13b60 <ftello64@plt+0x2180>
   13b74:	pop	{r4, r5, fp, pc}
   13b78:	cmp	r1, #0
   13b7c:	bxeq	lr
   13b80:	push	{r4, r5, r6, r7, fp, lr}
   13b84:	add	fp, sp, #16
   13b88:	movw	r1, #4676	; 0x1244
   13b8c:	mov	r5, r0
   13b90:	movt	r1, #3
   13b94:	ldr	r6, [r5]
   13b98:	ldr	r0, [r1]
   13b9c:	cmp	r0, #0
   13ba0:	beq	13bd0 <ftello64@plt+0x21f0>
   13ba4:	mov	r4, r2
   13ba8:	add	r7, r1, #12
   13bac:	str	r0, [r5]
   13bb0:	mov	r1, #0
   13bb4:	ldr	r0, [r4]
   13bb8:	str	r0, [r5, #16]
   13bbc:	mov	r0, r5
   13bc0:	bl	14ecc <ftello64@plt+0x34ec>
   13bc4:	ldr	r0, [r7], #12
   13bc8:	cmp	r0, #0
   13bcc:	bne	13bac <ftello64@plt+0x21cc>
   13bd0:	str	r6, [r5]
   13bd4:	pop	{r4, r5, r6, r7, fp, lr}
   13bd8:	bx	lr
   13bdc:	movw	r3, #7060	; 0x1b94
   13be0:	movt	r3, #3
   13be4:	ldr	r3, [r3]
   13be8:	clz	r3, r3
   13bec:	lsr	r3, r3, #5
   13bf0:	cmp	r3, r1
   13bf4:	bxge	lr
   13bf8:	ldr	r1, [r2, r3, lsl #2]
   13bfc:	str	r1, [r0, #16]
   13c00:	mov	r1, #0
   13c04:	b	14ecc <ftello64@plt+0x34ec>
   13c08:	push	{fp, lr}
   13c0c:	mov	fp, sp
   13c10:	movw	r0, #5288	; 0x14a8
   13c14:	mov	r1, #0
   13c18:	movt	r0, #3
   13c1c:	ldr	r0, [r0]
   13c20:	str	r1, [r0]
   13c24:	movw	r0, #7080	; 0x1ba8
   13c28:	movt	r0, #3
   13c2c:	ldr	r1, [r0]
   13c30:	mov	r0, #10
   13c34:	bl	11908 <putc@plt>
   13c38:	movw	r0, #7068	; 0x1b9c
   13c3c:	mov	r1, #1
   13c40:	movt	r0, #3
   13c44:	str	r1, [r0]
   13c48:	pop	{fp, pc}
   13c4c:	push	{fp, lr}
   13c50:	mov	fp, sp
   13c54:	movw	r0, #5288	; 0x14a8
   13c58:	movt	r0, #3
   13c5c:	ldr	r0, [r0]
   13c60:	ldr	r1, [r0]
   13c64:	asr	r2, r1, #31
   13c68:	add	r1, r1, r2, lsr #29
   13c6c:	bic	r1, r1, #7
   13c70:	add	r1, r1, #8
   13c74:	str	r1, [r0]
   13c78:	movw	r0, #7080	; 0x1ba8
   13c7c:	movt	r0, #3
   13c80:	ldr	r1, [r0]
   13c84:	mov	r0, #9
   13c88:	bl	11908 <putc@plt>
   13c8c:	movw	r0, #7068	; 0x1b9c
   13c90:	mov	r1, #1
   13c94:	movt	r0, #3
   13c98:	str	r1, [r0]
   13c9c:	pop	{fp, pc}
   13ca0:	push	{r4, r5, r6, sl, fp, lr}
   13ca4:	add	fp, sp, #16
   13ca8:	sub	sp, sp, #8
   13cac:	cmp	r1, #2
   13cb0:	blt	13d18 <ftello64@plt+0x2338>
   13cb4:	mov	r5, r0
   13cb8:	ldr	r0, [r2]
   13cbc:	mov	r4, r2
   13cc0:	add	r1, sp, #4
   13cc4:	mov	r2, #10
   13cc8:	bl	11818 <strtoul@plt>
   13ccc:	mov	r6, r0
   13cd0:	ldr	r0, [sp, #4]
   13cd4:	ldrb	r0, [r0]
   13cd8:	cmp	r0, #0
   13cdc:	beq	13cf4 <ftello64@plt+0x2314>
   13ce0:	movw	r2, #62152	; 0xf2c8
   13ce4:	mov	r0, #1
   13ce8:	mov	r1, #0
   13cec:	movt	r2, #1
   13cf0:	bl	11794 <error@plt>
   13cf4:	cmp	r6, #0
   13cf8:	beq	13d18 <ftello64@plt+0x2338>
   13cfc:	ldr	r0, [r4, #4]
   13d00:	mov	r1, #0
   13d04:	str	r0, [r5, #16]
   13d08:	mov	r0, r5
   13d0c:	bl	14ecc <ftello64@plt+0x34ec>
   13d10:	subs	r6, r6, #1
   13d14:	bne	13cfc <ftello64@plt+0x231c>
   13d18:	sub	sp, fp, #16
   13d1c:	pop	{r4, r5, r6, sl, fp, pc}
   13d20:	ldr	r3, [r0, #12]
   13d24:	clz	r3, r3
   13d28:	lsr	r3, r3, #5
   13d2c:	cmp	r3, r1
   13d30:	bxge	lr
   13d34:	ldr	r1, [r2, r3, lsl #2]
   13d38:	str	r1, [r0, #16]
   13d3c:	mov	r1, #0
   13d40:	b	14ecc <ftello64@plt+0x34ec>
   13d44:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   13d48:	add	fp, sp, #24
   13d4c:	sub	sp, sp, #8
   13d50:	mov	r6, r1
   13d54:	movw	r1, #7056	; 0x1b90
   13d58:	mov	r4, r0
   13d5c:	movw	r0, #7052	; 0x1b8c
   13d60:	mov	r8, r2
   13d64:	mov	r5, #1
   13d68:	movt	r0, #3
   13d6c:	movt	r1, #3
   13d70:	ldr	r0, [r0]
   13d74:	ldr	r1, [r1]
   13d78:	orrs	r0, r1, r0
   13d7c:	beq	13da8 <ftello64@plt+0x23c8>
   13d80:	eor	r0, r5, #1
   13d84:	cmp	r0, r6
   13d88:	bge	13da0 <ftello64@plt+0x23c0>
   13d8c:	ldr	r0, [r8, r0, lsl #2]
   13d90:	mov	r1, #0
   13d94:	str	r0, [r4, #16]
   13d98:	mov	r0, r4
   13d9c:	bl	14ecc <ftello64@plt+0x34ec>
   13da0:	sub	sp, fp, #24
   13da4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   13da8:	movw	r0, #55089	; 0xd731
   13dac:	mov	r5, #0
   13db0:	add	r1, sp, #4
   13db4:	movt	r0, #1
   13db8:	str	r5, [sp, #4]
   13dbc:	bl	11fd0 <ftello64@plt+0x5f0>
   13dc0:	cmp	r0, #0
   13dc4:	beq	13d80 <ftello64@plt+0x23a0>
   13dc8:	mov	r7, r0
   13dcc:	ldr	r2, [r4, #4]
   13dd0:	ldr	r0, [r4, #8]
   13dd4:	movw	r1, #35091	; 0x8913
   13dd8:	bl	18308 <argp_parse@@Base+0x134c>
   13ddc:	cmp	r0, #0
   13de0:	bne	13d80 <ftello64@plt+0x23a0>
   13de4:	ldr	r0, [r4, #4]
   13de8:	ldrh	r0, [r0, #16]
   13dec:	ands	r5, r7, r0
   13df0:	movwne	r5, #1
   13df4:	b	13d80 <ftello64@plt+0x23a0>
   13df8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   13dfc:	add	fp, sp, #24
   13e00:	mov	r4, r2
   13e04:	mov	r5, r1
   13e08:	bl	11848 <__errno_location@plt>
   13e0c:	movw	r8, #5288	; 0x14a8
   13e10:	mov	r1, #0
   13e14:	cmp	r5, #1
   13e18:	movt	r8, #3
   13e1c:	str	r1, [r0]
   13e20:	blt	13e4c <ftello64@plt+0x246c>
   13e24:	ldr	r0, [r4]
   13e28:	mov	r1, #0
   13e2c:	mov	r2, #0
   13e30:	bl	116a4 <strtol@plt>
   13e34:	cmp	r0, #1
   13e38:	blt	13e4c <ftello64@plt+0x246c>
   13e3c:	mov	r4, r0
   13e40:	ldr	r0, [r8]
   13e44:	ldr	r1, [r0]
   13e48:	b	13e64 <ftello64@plt+0x2484>
   13e4c:	ldr	r0, [r8]
   13e50:	ldr	r1, [r0]
   13e54:	asr	r2, r1, #31
   13e58:	add	r2, r1, r2, lsr #29
   13e5c:	bic	r2, r2, #7
   13e60:	add	r4, r2, #8
   13e64:	cmp	r1, r4
   13e68:	bge	13ea8 <ftello64@plt+0x24c8>
   13e6c:	movw	r6, #7080	; 0x1ba8
   13e70:	movw	r7, #7068	; 0x1b9c
   13e74:	mov	r5, #1
   13e78:	movt	r6, #3
   13e7c:	movt	r7, #3
   13e80:	add	r1, r1, #1
   13e84:	str	r1, [r0]
   13e88:	mov	r0, #32
   13e8c:	ldr	r1, [r6]
   13e90:	bl	11908 <putc@plt>
   13e94:	ldr	r0, [r8]
   13e98:	str	r5, [r7]
   13e9c:	ldr	r1, [r0]
   13ea0:	cmp	r1, r4
   13ea4:	blt	13e80 <ftello64@plt+0x24a0>
   13ea8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   13eac:	cmp	r1, #2
   13eb0:	bxlt	lr
   13eb4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13eb8:	add	fp, sp, #28
   13ebc:	sub	sp, sp, #4
   13ec0:	movw	r9, #7068	; 0x1b9c
   13ec4:	mov	r6, r0
   13ec8:	mov	r0, #0
   13ecc:	mov	r4, r2
   13ed0:	mov	r8, r1
   13ed4:	mov	r7, #1
   13ed8:	movt	r9, #3
   13edc:	ldr	sl, [r9]
   13ee0:	str	r0, [r9]
   13ee4:	mov	r0, #0
   13ee8:	cmp	r0, #0
   13eec:	beq	13f24 <ftello64@plt+0x2544>
   13ef0:	ldr	r1, [r4]
   13ef4:	ldrb	r0, [r1]
   13ef8:	cmp	r0, #0
   13efc:	beq	13f18 <ftello64@plt+0x2538>
   13f00:	add	r5, r1, #1
   13f04:	uxtb	r1, r0
   13f08:	bl	14be0 <ftello64@plt+0x3200>
   13f0c:	ldrb	r0, [r5], #1
   13f10:	cmp	r0, #0
   13f14:	bne	13f04 <ftello64@plt+0x2524>
   13f18:	mov	r0, #0
   13f1c:	mov	sl, #1
   13f20:	str	r0, [r9]
   13f24:	ldr	r0, [r4, r7, lsl #2]
   13f28:	mov	r1, #0
   13f2c:	str	r0, [r6, #16]
   13f30:	mov	r0, r6
   13f34:	bl	14ecc <ftello64@plt+0x34ec>
   13f38:	add	r7, r7, #1
   13f3c:	cmp	r7, r8
   13f40:	beq	13f4c <ftello64@plt+0x256c>
   13f44:	ldr	r0, [r9]
   13f48:	b	13ee8 <ftello64@plt+0x2508>
   13f4c:	str	sl, [r9]
   13f50:	sub	sp, fp, #28
   13f54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13f58:	bx	lr
   13f5c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   13f60:	add	fp, sp, #24
   13f64:	cmp	r1, #1
   13f68:	blt	13fdc <ftello64@plt+0x25fc>
   13f6c:	mov	r6, r1
   13f70:	movw	r1, #5292	; 0x14ac
   13f74:	mov	r8, r0
   13f78:	mov	r9, r2
   13f7c:	mov	r4, #2
   13f80:	movt	r1, #3
   13f84:	ldr	r0, [r1]
   13f88:	cmp	r0, #0
   13f8c:	beq	13fbc <ftello64@plt+0x25dc>
   13f90:	ldr	r7, [r9]
   13f94:	add	r5, r1, #8
   13f98:	mov	r1, r7
   13f9c:	bl	11698 <strcmp@plt>
   13fa0:	cmp	r0, #0
   13fa4:	beq	13fb8 <ftello64@plt+0x25d8>
   13fa8:	ldr	r0, [r5], #8
   13fac:	cmp	r0, #0
   13fb0:	bne	13f98 <ftello64@plt+0x25b8>
   13fb4:	b	13fbc <ftello64@plt+0x25dc>
   13fb8:	mov	r4, #1
   13fbc:	cmp	r4, r6
   13fc0:	bge	13fdc <ftello64@plt+0x25fc>
   13fc4:	ldr	r0, [r9, r4, lsl #2]
   13fc8:	mov	r1, #0
   13fcc:	str	r0, [r8, #16]
   13fd0:	mov	r0, r8
   13fd4:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   13fd8:	b	14ecc <ftello64@plt+0x34ec>
   13fdc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   13fe0:	push	{r4, r5, r6, sl, fp, lr}
   13fe4:	add	fp, sp, #16
   13fe8:	cmp	r1, #1
   13fec:	blt	14018 <ftello64@plt+0x2638>
   13ff0:	mov	r5, r2
   13ff4:	mov	r6, r1
   13ff8:	mov	r4, r0
   13ffc:	ldr	r0, [r5]
   14000:	bl	12b18 <ftello64@plt+0x1138>
   14004:	cmp	r0, #0
   14008:	bne	1401c <ftello64@plt+0x263c>
   1400c:	add	r5, r5, #4
   14010:	subs	r6, r6, #1
   14014:	bne	13ffc <ftello64@plt+0x261c>
   14018:	pop	{r4, r5, r6, sl, fp, pc}
   1401c:	ldr	r0, [r0, #8]
   14020:	mov	r1, #0
   14024:	str	r0, [r4, #16]
   14028:	mov	r0, r4
   1402c:	pop	{r4, r5, r6, sl, fp, lr}
   14030:	b	14ecc <ftello64@plt+0x34ec>
   14034:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14038:	add	fp, sp, #28
   1403c:	sub	sp, sp, #4
   14040:	movw	r8, #5288	; 0x14a8
   14044:	mov	r6, r0
   14048:	movw	r0, #7072	; 0x1ba0
   1404c:	movw	sl, #7080	; 0x1ba8
   14050:	cmp	r1, #1
   14054:	movt	r8, #3
   14058:	movt	r0, #3
   1405c:	movt	sl, #3
   14060:	ldr	r9, [r8]
   14064:	str	r0, [r8]
   14068:	movw	r0, #6872	; 0x1ad8
   1406c:	ldr	r7, [sl]
   14070:	movt	r0, #3
   14074:	ldr	r0, [r0]
   14078:	str	r0, [sl]
   1407c:	blt	140a4 <ftello64@plt+0x26c4>
   14080:	mov	r4, r2
   14084:	mov	r5, r1
   14088:	ldr	r0, [r4], #4
   1408c:	mov	r1, #0
   14090:	str	r0, [r6, #16]
   14094:	mov	r0, r6
   14098:	bl	14ecc <ftello64@plt+0x34ec>
   1409c:	subs	r5, r5, #1
   140a0:	bne	14088 <ftello64@plt+0x26a8>
   140a4:	str	r9, [r8]
   140a8:	str	r7, [sl]
   140ac:	sub	sp, fp, #28
   140b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   140b4:	push	{r4, sl, fp, lr}
   140b8:	add	fp, sp, #8
   140bc:	movw	r0, #7000	; 0x1b58
   140c0:	movt	r0, #3
   140c4:	ldr	r1, [r0]
   140c8:	ldrb	r0, [r1]
   140cc:	cmp	r0, #0
   140d0:	popeq	{r4, sl, fp, pc}
   140d4:	add	r4, r1, #1
   140d8:	uxtb	r1, r0
   140dc:	bl	14be0 <ftello64@plt+0x3200>
   140e0:	ldrb	r0, [r4], #1
   140e4:	cmp	r0, #0
   140e8:	bne	140d8 <ftello64@plt+0x26f8>
   140ec:	pop	{r4, sl, fp, pc}
   140f0:	push	{fp, lr}
   140f4:	mov	fp, sp
   140f8:	mov	r0, #0
   140fc:	cmp	r1, #1
   14100:	blt	14114 <ftello64@plt+0x2734>
   14104:	ldr	r0, [r2]
   14108:	mov	r1, #0
   1410c:	mov	r2, #0
   14110:	bl	11818 <strtoul@plt>
   14114:	bl	1180c <exit@plt>
   14118:	push	{r4, sl, fp, lr}
   1411c:	add	fp, sp, #8
   14120:	ldr	r1, [r0]
   14124:	ldrb	r0, [r1]
   14128:	cmp	r0, #0
   1412c:	popeq	{r4, sl, fp, pc}
   14130:	add	r4, r1, #1
   14134:	uxtb	r1, r0
   14138:	bl	14be0 <ftello64@plt+0x3200>
   1413c:	ldrb	r0, [r4], #1
   14140:	cmp	r0, #0
   14144:	bne	14134 <ftello64@plt+0x2754>
   14148:	pop	{r4, sl, fp, pc}
   1414c:	push	{r4, r5, r6, sl, fp, lr}
   14150:	add	fp, sp, #16
   14154:	mov	r4, r0
   14158:	ldr	r0, [r0]
   1415c:	mov	r5, r2
   14160:	mov	r6, r1
   14164:	bl	1198c <if_nametoindex@plt>
   14168:	clz	r0, r0
   1416c:	lsr	r0, r0, #5
   14170:	cmp	r0, r6
   14174:	popge	{r4, r5, r6, sl, fp, pc}
   14178:	ldr	r0, [r5, r0, lsl #2]
   1417c:	mov	r1, #0
   14180:	str	r0, [r4, #16]
   14184:	mov	r0, r4
   14188:	pop	{r4, r5, r6, sl, fp, lr}
   1418c:	b	14ecc <ftello64@plt+0x34ec>
   14190:	push	{r4, r5, fp, lr}
   14194:	add	fp, sp, #8
   14198:	mov	r5, r0
   1419c:	ldr	r0, [r0]
   141a0:	bl	1198c <if_nametoindex@plt>
   141a4:	mov	r4, r0
   141a8:	cmp	r0, #0
   141ac:	bne	141cc <ftello64@plt+0x27ec>
   141b0:	bl	11848 <__errno_location@plt>
   141b4:	ldr	r1, [r0]
   141b8:	ldr	r3, [r5]
   141bc:	movw	r2, #62173	; 0xf2dd
   141c0:	mov	r0, #1
   141c4:	movt	r2, #1
   141c8:	bl	11794 <error@plt>
   141cc:	movw	r0, #64735	; 0xfcdf
   141d0:	mov	r1, r4
   141d4:	movt	r0, #1
   141d8:	bl	116b0 <printf@plt>
   141dc:	movw	r1, #5288	; 0x14a8
   141e0:	movt	r1, #3
   141e4:	ldr	r1, [r1]
   141e8:	ldr	r2, [r1]
   141ec:	add	r0, r2, r0
   141f0:	str	r0, [r1]
   141f4:	movw	r0, #7068	; 0x1b9c
   141f8:	mov	r1, #1
   141fc:	movt	r0, #3
   14200:	str	r1, [r0]
   14204:	pop	{r4, r5, fp, pc}
   14208:	push	{r4, r5, r6, sl, fp, lr}
   1420c:	add	fp, sp, #16
   14210:	mov	r5, r2
   14214:	mov	r4, r0
   14218:	ldr	r2, [r0, #4]
   1421c:	ldr	r0, [r0, #8]
   14220:	mov	r6, r1
   14224:	movw	r1, #35093	; 0x8915
   14228:	bl	18308 <argp_parse@@Base+0x134c>
   1422c:	cmp	r0, #0
   14230:	bmi	14244 <ftello64@plt+0x2864>
   14234:	cmp	r6, #1
   14238:	blt	14264 <ftello64@plt+0x2884>
   1423c:	ldr	r0, [r5]
   14240:	b	14250 <ftello64@plt+0x2870>
   14244:	cmp	r6, #2
   14248:	poplt	{r4, r5, r6, sl, fp, pc}
   1424c:	ldr	r0, [r5, #4]
   14250:	str	r0, [r4, #16]
   14254:	mov	r0, r4
   14258:	mov	r1, #0
   1425c:	pop	{r4, r5, r6, sl, fp, lr}
   14260:	b	14ecc <ftello64@plt+0x34ec>
   14264:	pop	{r4, r5, r6, sl, fp, pc}
   14268:	push	{r4, r5, r6, sl, fp, lr}
   1426c:	add	fp, sp, #16
   14270:	mov	r5, r2
   14274:	mov	r4, r0
   14278:	ldr	r2, [r0, #4]
   1427c:	ldr	r0, [r0, #8]
   14280:	mov	r6, r1
   14284:	movw	r1, #35093	; 0x8915
   14288:	bl	18308 <argp_parse@@Base+0x134c>
   1428c:	cmn	r0, #1
   14290:	ble	142ac <ftello64@plt+0x28cc>
   14294:	ldr	r0, [r4, #4]
   14298:	mov	r1, r6
   1429c:	mov	r2, r5
   142a0:	add	r3, r0, #16
   142a4:	pop	{r4, r5, r6, sl, fp, lr}
   142a8:	b	151c0 <ftello64@plt+0x37e0>
   142ac:	bl	11848 <__errno_location@plt>
   142b0:	ldr	r1, [r0]
   142b4:	ldr	r3, [r4, #4]
   142b8:	movw	r2, #62214	; 0xf306
   142bc:	mov	r0, #1
   142c0:	movt	r2, #1
   142c4:	pop	{r4, r5, r6, sl, fp, lr}
   142c8:	b	11794 <error@plt>
   142cc:	push	{r4, r5, r6, sl, fp, lr}
   142d0:	add	fp, sp, #16
   142d4:	mov	r5, r2
   142d8:	mov	r4, r0
   142dc:	ldr	r2, [r0, #4]
   142e0:	ldr	r0, [r0, #8]
   142e4:	mov	r6, r1
   142e8:	movw	r1, #35099	; 0x891b
   142ec:	bl	18308 <argp_parse@@Base+0x134c>
   142f0:	cmp	r0, #0
   142f4:	bmi	14308 <ftello64@plt+0x2928>
   142f8:	cmp	r6, #1
   142fc:	blt	14328 <ftello64@plt+0x2948>
   14300:	ldr	r0, [r5]
   14304:	b	14314 <ftello64@plt+0x2934>
   14308:	cmp	r6, #2
   1430c:	poplt	{r4, r5, r6, sl, fp, pc}
   14310:	ldr	r0, [r5, #4]
   14314:	str	r0, [r4, #16]
   14318:	mov	r0, r4
   1431c:	mov	r1, #0
   14320:	pop	{r4, r5, r6, sl, fp, lr}
   14324:	b	14ecc <ftello64@plt+0x34ec>
   14328:	pop	{r4, r5, r6, sl, fp, pc}
   1432c:	push	{r4, r5, r6, sl, fp, lr}
   14330:	add	fp, sp, #16
   14334:	mov	r5, r2
   14338:	mov	r4, r0
   1433c:	ldr	r2, [r0, #4]
   14340:	ldr	r0, [r0, #8]
   14344:	mov	r6, r1
   14348:	movw	r1, #35099	; 0x891b
   1434c:	bl	18308 <argp_parse@@Base+0x134c>
   14350:	cmn	r0, #1
   14354:	ble	14370 <ftello64@plt+0x2990>
   14358:	ldr	r0, [r4, #4]
   1435c:	mov	r1, r6
   14360:	mov	r2, r5
   14364:	add	r3, r0, #16
   14368:	pop	{r4, r5, r6, sl, fp, lr}
   1436c:	b	151c0 <ftello64@plt+0x37e0>
   14370:	bl	11848 <__errno_location@plt>
   14374:	ldr	r1, [r0]
   14378:	ldr	r3, [r4, #4]
   1437c:	movw	r2, #62252	; 0xf32c
   14380:	mov	r0, #1
   14384:	movt	r2, #1
   14388:	pop	{r4, r5, r6, sl, fp, lr}
   1438c:	b	11794 <error@plt>
   14390:	push	{r4, r5, r6, r7, fp, lr}
   14394:	add	fp, sp, #16
   14398:	sub	sp, sp, #8
   1439c:	mov	r4, r0
   143a0:	movw	r0, #55092	; 0xd734
   143a4:	mov	r6, r1
   143a8:	add	r1, sp, #4
   143ac:	mov	r5, r2
   143b0:	movt	r0, #1
   143b4:	bl	11fd0 <ftello64@plt+0x5f0>
   143b8:	cmp	r0, #0
   143bc:	beq	14410 <ftello64@plt+0x2a30>
   143c0:	mov	r7, r0
   143c4:	ldr	r2, [r4, #4]
   143c8:	ldr	r0, [r4, #8]
   143cc:	movw	r1, #35091	; 0x8913
   143d0:	bl	18308 <argp_parse@@Base+0x134c>
   143d4:	cmn	r0, #1
   143d8:	ble	14410 <ftello64@plt+0x2a30>
   143dc:	ldr	r2, [r4, #4]
   143e0:	ldrh	r0, [r2, #16]
   143e4:	tst	r7, r0
   143e8:	beq	14410 <ftello64@plt+0x2a30>
   143ec:	ldr	r0, [r4, #8]
   143f0:	movw	r1, #35097	; 0x8919
   143f4:	bl	18308 <argp_parse@@Base+0x134c>
   143f8:	cmp	r0, #0
   143fc:	bmi	14410 <ftello64@plt+0x2a30>
   14400:	cmp	r6, #1
   14404:	blt	1442c <ftello64@plt+0x2a4c>
   14408:	ldr	r0, [r5]
   1440c:	b	1441c <ftello64@plt+0x2a3c>
   14410:	cmp	r6, #2
   14414:	blt	1442c <ftello64@plt+0x2a4c>
   14418:	ldr	r0, [r5, #4]
   1441c:	str	r0, [r4, #16]
   14420:	mov	r0, r4
   14424:	mov	r1, #0
   14428:	bl	14ecc <ftello64@plt+0x34ec>
   1442c:	sub	sp, fp, #16
   14430:	pop	{r4, r5, r6, r7, fp, pc}
   14434:	push	{r4, r5, r6, sl, fp, lr}
   14438:	add	fp, sp, #16
   1443c:	mov	r5, r2
   14440:	mov	r4, r0
   14444:	ldr	r2, [r0, #4]
   14448:	ldr	r0, [r0, #8]
   1444c:	mov	r6, r1
   14450:	movw	r1, #35097	; 0x8919
   14454:	bl	18308 <argp_parse@@Base+0x134c>
   14458:	cmn	r0, #1
   1445c:	ble	14478 <ftello64@plt+0x2a98>
   14460:	ldr	r0, [r4, #4]
   14464:	mov	r1, r6
   14468:	mov	r2, r5
   1446c:	add	r3, r0, #16
   14470:	pop	{r4, r5, r6, sl, fp, lr}
   14474:	b	151c0 <ftello64@plt+0x37e0>
   14478:	bl	11848 <__errno_location@plt>
   1447c:	ldr	r1, [r0]
   14480:	ldr	r3, [r4, #4]
   14484:	movw	r2, #62293	; 0xf355
   14488:	mov	r0, #1
   1448c:	movt	r2, #1
   14490:	pop	{r4, r5, r6, sl, fp, lr}
   14494:	b	11794 <error@plt>
   14498:	push	{r4, r5, r6, r7, fp, lr}
   1449c:	add	fp, sp, #16
   144a0:	sub	sp, sp, #8
   144a4:	mov	r4, r0
   144a8:	movw	r0, #55117	; 0xd74d
   144ac:	mov	r6, r1
   144b0:	add	r1, sp, #4
   144b4:	mov	r5, r2
   144b8:	movt	r0, #1
   144bc:	bl	11fd0 <ftello64@plt+0x5f0>
   144c0:	cmp	r0, #0
   144c4:	beq	14518 <ftello64@plt+0x2b38>
   144c8:	mov	r7, r0
   144cc:	ldr	r2, [r4, #4]
   144d0:	ldr	r0, [r4, #8]
   144d4:	movw	r1, #35091	; 0x8913
   144d8:	bl	18308 <argp_parse@@Base+0x134c>
   144dc:	cmn	r0, #1
   144e0:	ble	14518 <ftello64@plt+0x2b38>
   144e4:	ldr	r2, [r4, #4]
   144e8:	ldrh	r0, [r2, #16]
   144ec:	tst	r7, r0
   144f0:	beq	14518 <ftello64@plt+0x2b38>
   144f4:	ldr	r0, [r4, #8]
   144f8:	movw	r1, #35095	; 0x8917
   144fc:	bl	18308 <argp_parse@@Base+0x134c>
   14500:	cmp	r0, #0
   14504:	bmi	14518 <ftello64@plt+0x2b38>
   14508:	cmp	r6, #1
   1450c:	blt	14534 <ftello64@plt+0x2b54>
   14510:	ldr	r0, [r5]
   14514:	b	14524 <ftello64@plt+0x2b44>
   14518:	cmp	r6, #2
   1451c:	blt	14534 <ftello64@plt+0x2b54>
   14520:	ldr	r0, [r5, #4]
   14524:	str	r0, [r4, #16]
   14528:	mov	r0, r4
   1452c:	mov	r1, #0
   14530:	bl	14ecc <ftello64@plt+0x34ec>
   14534:	sub	sp, fp, #16
   14538:	pop	{r4, r5, r6, r7, fp, pc}
   1453c:	push	{r4, r5, r6, sl, fp, lr}
   14540:	add	fp, sp, #16
   14544:	mov	r5, r2
   14548:	mov	r4, r0
   1454c:	ldr	r2, [r0, #4]
   14550:	ldr	r0, [r0, #8]
   14554:	mov	r6, r1
   14558:	movw	r1, #35095	; 0x8917
   1455c:	bl	18308 <argp_parse@@Base+0x134c>
   14560:	cmn	r0, #1
   14564:	ble	14580 <ftello64@plt+0x2ba0>
   14568:	ldr	r0, [r4, #4]
   1456c:	mov	r1, r6
   14570:	mov	r2, r5
   14574:	add	r3, r0, #16
   14578:	pop	{r4, r5, r6, sl, fp, lr}
   1457c:	b	151c0 <ftello64@plt+0x37e0>
   14580:	bl	11848 <__errno_location@plt>
   14584:	ldr	r1, [r0]
   14588:	ldr	r3, [r4, #4]
   1458c:	movw	r2, #62334	; 0xf37e
   14590:	mov	r0, #1
   14594:	movt	r2, #1
   14598:	pop	{r4, r5, r6, sl, fp, lr}
   1459c:	b	11794 <error@plt>
   145a0:	push	{r4, r5, r6, sl, fp, lr}
   145a4:	add	fp, sp, #16
   145a8:	mov	r5, r2
   145ac:	mov	r4, r0
   145b0:	ldr	r2, [r0, #4]
   145b4:	ldr	r0, [r0, #8]
   145b8:	mov	r6, r1
   145bc:	movw	r1, #35091	; 0x8913
   145c0:	bl	18308 <argp_parse@@Base+0x134c>
   145c4:	cmp	r0, #0
   145c8:	bmi	145dc <ftello64@plt+0x2bfc>
   145cc:	cmp	r6, #1
   145d0:	blt	145fc <ftello64@plt+0x2c1c>
   145d4:	ldr	r0, [r5]
   145d8:	b	145e8 <ftello64@plt+0x2c08>
   145dc:	cmp	r6, #2
   145e0:	poplt	{r4, r5, r6, sl, fp, pc}
   145e4:	ldr	r0, [r5, #4]
   145e8:	str	r0, [r4, #16]
   145ec:	mov	r0, r4
   145f0:	mov	r1, #0
   145f4:	pop	{r4, r5, r6, sl, fp, lr}
   145f8:	b	14ecc <ftello64@plt+0x34ec>
   145fc:	pop	{r4, r5, r6, sl, fp, pc}
   14600:	push	{r4, r5, r6, r7, fp, lr}
   14604:	add	fp, sp, #16
   14608:	mov	r4, r2
   1460c:	mov	r6, r0
   14610:	ldr	r2, [r0, #4]
   14614:	ldr	r0, [r0, #8]
   14618:	mov	r5, r1
   1461c:	movw	r1, #35091	; 0x8913
   14620:	bl	18308 <argp_parse@@Base+0x134c>
   14624:	cmn	r0, #1
   14628:	ble	14694 <ftello64@plt+0x2cb4>
   1462c:	ldr	r0, [r6, #4]
   14630:	cmp	r5, #1
   14634:	ldrh	r6, [r0, #16]
   14638:	blt	146b4 <ftello64@plt+0x2cd4>
   1463c:	ldr	r7, [r4]
   14640:	movw	r1, #64288	; 0xfb20
   14644:	movt	r1, #1
   14648:	mov	r0, r7
   1464c:	bl	11698 <strcmp@plt>
   14650:	cmp	r0, #0
   14654:	beq	146c8 <ftello64@plt+0x2ce8>
   14658:	movw	r1, #61493	; 0xf035
   1465c:	mov	r0, r7
   14660:	movt	r1, #1
   14664:	bl	11698 <strcmp@plt>
   14668:	cmp	r0, #0
   1466c:	beq	146dc <ftello64@plt+0x2cfc>
   14670:	movw	r1, #62491	; 0xf41b
   14674:	mov	r0, r7
   14678:	movt	r1, #1
   1467c:	bl	11698 <strcmp@plt>
   14680:	cmp	r0, #0
   14684:	popne	{r4, r5, r6, r7, fp, pc}
   14688:	sub	r1, r5, #1
   1468c:	add	r2, r4, #4
   14690:	b	146bc <ftello64@plt+0x2cdc>
   14694:	bl	11848 <__errno_location@plt>
   14698:	ldr	r1, [r0]
   1469c:	ldr	r3, [r6, #4]
   146a0:	movw	r2, #62452	; 0xf3f4
   146a4:	mov	r0, #1
   146a8:	movt	r2, #1
   146ac:	pop	{r4, r5, r6, r7, fp, lr}
   146b0:	b	11794 <error@plt>
   146b4:	mov	r1, r5
   146b8:	mov	r2, r4
   146bc:	mov	r3, r6
   146c0:	pop	{r4, r5, r6, r7, fp, lr}
   146c4:	b	152dc <ftello64@plt+0x38fc>
   146c8:	sub	r1, r5, #1
   146cc:	add	r2, r4, #4
   146d0:	mov	r3, r6
   146d4:	pop	{r4, r5, r6, r7, fp, lr}
   146d8:	b	14c98 <ftello64@plt+0x32b8>
   146dc:	mov	r3, r6
   146e0:	pop	{r4, r5, r6, r7, fp, lr}
   146e4:	b	15490 <ftello64@plt+0x3ab0>
   146e8:	push	{r4, r5, r6, sl, fp, lr}
   146ec:	add	fp, sp, #16
   146f0:	mov	r5, r2
   146f4:	mov	r4, r0
   146f8:	ldr	r2, [r0, #4]
   146fc:	ldr	r0, [r0, #8]
   14700:	mov	r6, r1
   14704:	movw	r1, #35105	; 0x8921
   14708:	bl	18308 <argp_parse@@Base+0x134c>
   1470c:	cmp	r0, #0
   14710:	bmi	14724 <ftello64@plt+0x2d44>
   14714:	cmp	r6, #1
   14718:	blt	14744 <ftello64@plt+0x2d64>
   1471c:	ldr	r0, [r5]
   14720:	b	14730 <ftello64@plt+0x2d50>
   14724:	cmp	r6, #2
   14728:	poplt	{r4, r5, r6, sl, fp, pc}
   1472c:	ldr	r0, [r5, #4]
   14730:	str	r0, [r4, #16]
   14734:	mov	r0, r4
   14738:	mov	r1, #0
   1473c:	pop	{r4, r5, r6, sl, fp, lr}
   14740:	b	14ecc <ftello64@plt+0x34ec>
   14744:	pop	{r4, r5, r6, sl, fp, pc}
   14748:	push	{r4, r5, r6, sl, fp, lr}
   1474c:	add	fp, sp, #16
   14750:	mov	r5, r2
   14754:	mov	r4, r0
   14758:	ldr	r2, [r0, #4]
   1475c:	ldr	r0, [r0, #8]
   14760:	mov	r6, r1
   14764:	movw	r1, #35105	; 0x8921
   14768:	bl	18308 <argp_parse@@Base+0x134c>
   1476c:	cmn	r0, #1
   14770:	ble	1478c <ftello64@plt+0x2dac>
   14774:	ldr	r0, [r4, #4]
   14778:	mov	r1, r6
   1477c:	mov	r2, r5
   14780:	ldr	r3, [r0, #16]
   14784:	pop	{r4, r5, r6, sl, fp, lr}
   14788:	b	14c98 <ftello64@plt+0x32b8>
   1478c:	bl	11848 <__errno_location@plt>
   14790:	ldr	r1, [r0]
   14794:	ldr	r3, [r4, #4]
   14798:	movw	r2, #62375	; 0xf3a7
   1479c:	mov	r0, #1
   147a0:	movt	r2, #1
   147a4:	pop	{r4, r5, r6, sl, fp, lr}
   147a8:	b	11794 <error@plt>
   147ac:	push	{r4, r5, r6, sl, fp, lr}
   147b0:	add	fp, sp, #16
   147b4:	mov	r5, r2
   147b8:	mov	r4, r0
   147bc:	ldr	r2, [r0, #4]
   147c0:	ldr	r0, [r0, #8]
   147c4:	mov	r6, r1
   147c8:	movw	r1, #35101	; 0x891d
   147cc:	bl	18308 <argp_parse@@Base+0x134c>
   147d0:	cmp	r0, #0
   147d4:	bmi	147f8 <ftello64@plt+0x2e18>
   147d8:	ldr	r0, [r4, #4]
   147dc:	ldr	r0, [r0, #16]
   147e0:	cmp	r0, #1
   147e4:	blt	147f8 <ftello64@plt+0x2e18>
   147e8:	cmp	r6, #1
   147ec:	blt	14818 <ftello64@plt+0x2e38>
   147f0:	ldr	r0, [r5]
   147f4:	b	14804 <ftello64@plt+0x2e24>
   147f8:	cmp	r6, #2
   147fc:	poplt	{r4, r5, r6, sl, fp, pc}
   14800:	ldr	r0, [r5, #4]
   14804:	str	r0, [r4, #16]
   14808:	mov	r0, r4
   1480c:	mov	r1, #0
   14810:	pop	{r4, r5, r6, sl, fp, lr}
   14814:	b	14ecc <ftello64@plt+0x34ec>
   14818:	pop	{r4, r5, r6, sl, fp, pc}
   1481c:	push	{r4, r5, r6, sl, fp, lr}
   14820:	add	fp, sp, #16
   14824:	mov	r5, r2
   14828:	mov	r4, r0
   1482c:	ldr	r2, [r0, #4]
   14830:	ldr	r0, [r0, #8]
   14834:	mov	r6, r1
   14838:	movw	r1, #35101	; 0x891d
   1483c:	bl	18308 <argp_parse@@Base+0x134c>
   14840:	cmn	r0, #1
   14844:	ble	14860 <ftello64@plt+0x2e80>
   14848:	ldr	r0, [r4, #4]
   1484c:	mov	r1, r6
   14850:	mov	r2, r5
   14854:	ldr	r3, [r0, #16]
   14858:	pop	{r4, r5, r6, sl, fp, lr}
   1485c:	b	14c98 <ftello64@plt+0x32b8>
   14860:	bl	11848 <__errno_location@plt>
   14864:	ldr	r1, [r0]
   14868:	ldr	r3, [r4, #4]
   1486c:	movw	r2, #62412	; 0xf3cc
   14870:	mov	r0, #1
   14874:	movt	r2, #1
   14878:	pop	{r4, r5, r6, sl, fp, lr}
   1487c:	b	11794 <error@plt>
   14880:	cmp	r1, #2
   14884:	bxlt	lr
   14888:	ldr	r1, [r2, #4]
   1488c:	str	r1, [r0, #16]
   14890:	mov	r1, #0
   14894:	b	14ecc <ftello64@plt+0x34ec>
   14898:	push	{r4, r5, fp, lr}
   1489c:	add	fp, sp, #8
   148a0:	movw	r5, #62498	; 0xf422
   148a4:	mov	r0, #40	; 0x28
   148a8:	mvn	r4, #0
   148ac:	movt	r5, #1
   148b0:	uxtb	r1, r0
   148b4:	bl	14be0 <ftello64@plt+0x3200>
   148b8:	ldrb	r0, [r5, -r4]
   148bc:	sub	r4, r4, #1
   148c0:	cmn	r4, #12
   148c4:	bne	148b0 <ftello64@plt+0x2ed0>
   148c8:	pop	{r4, r5, fp, pc}
   148cc:	cmp	r1, #2
   148d0:	bxlt	lr
   148d4:	ldr	r1, [r2, #4]
   148d8:	str	r1, [r0, #16]
   148dc:	mov	r1, #0
   148e0:	b	14ecc <ftello64@plt+0x34ec>
   148e4:	push	{r4, r5, fp, lr}
   148e8:	add	fp, sp, #8
   148ec:	movw	r5, #62498	; 0xf422
   148f0:	mov	r0, #40	; 0x28
   148f4:	mvn	r4, #0
   148f8:	movt	r5, #1
   148fc:	uxtb	r1, r0
   14900:	bl	14be0 <ftello64@plt+0x3200>
   14904:	ldrb	r0, [r5, -r4]
   14908:	sub	r4, r4, #1
   1490c:	cmn	r4, #12
   14910:	bne	148fc <ftello64@plt+0x2f1c>
   14914:	pop	{r4, r5, fp, pc}
   14918:	push	{r4, r5, r6, sl, fp, lr}
   1491c:	add	fp, sp, #16
   14920:	mov	r5, r2
   14924:	mov	r4, r0
   14928:	ldr	r2, [r0, #4]
   1492c:	ldr	r0, [r0, #8]
   14930:	mov	r6, r1
   14934:	movw	r1, #35184	; 0x8970
   14938:	bl	18308 <argp_parse@@Base+0x134c>
   1493c:	cmp	r0, #0
   14940:	bmi	14954 <ftello64@plt+0x2f74>
   14944:	cmp	r6, #1
   14948:	blt	14974 <ftello64@plt+0x2f94>
   1494c:	ldr	r0, [r5]
   14950:	b	14960 <ftello64@plt+0x2f80>
   14954:	cmp	r6, #2
   14958:	poplt	{r4, r5, r6, sl, fp, pc}
   1495c:	ldr	r0, [r5, #4]
   14960:	str	r0, [r4, #16]
   14964:	mov	r0, r4
   14968:	mov	r1, #0
   1496c:	pop	{r4, r5, r6, sl, fp, lr}
   14970:	b	14ecc <ftello64@plt+0x34ec>
   14974:	pop	{r4, r5, r6, sl, fp, pc}
   14978:	ldr	r3, [r0, #4]
   1497c:	ldrb	r3, [r3, #26]
   14980:	cmp	r3, #0
   14984:	beq	14998 <ftello64@plt+0x2fb8>
   14988:	cmp	r1, #1
   1498c:	blt	149b0 <ftello64@plt+0x2fd0>
   14990:	ldr	r1, [r2]
   14994:	b	149a4 <ftello64@plt+0x2fc4>
   14998:	cmp	r1, #2
   1499c:	bxlt	lr
   149a0:	ldr	r1, [r2, #4]
   149a4:	str	r1, [r0, #16]
   149a8:	mov	r1, #0
   149ac:	b	14ecc <ftello64@plt+0x34ec>
   149b0:	bx	lr
   149b4:	ldr	r0, [r0, #4]
   149b8:	ldrb	r3, [r0, #26]
   149bc:	b	14c98 <ftello64@plt+0x32b8>
   149c0:	ldr	r3, [r0, #4]
   149c4:	ldrh	r3, [r3, #24]
   149c8:	cmp	r3, #256	; 0x100
   149cc:	bcc	149e0 <ftello64@plt+0x3000>
   149d0:	cmp	r1, #1
   149d4:	blt	149f8 <ftello64@plt+0x3018>
   149d8:	ldr	r1, [r2]
   149dc:	b	149ec <ftello64@plt+0x300c>
   149e0:	cmp	r1, #2
   149e4:	bxlt	lr
   149e8:	ldr	r1, [r2, #4]
   149ec:	str	r1, [r0, #16]
   149f0:	mov	r1, #0
   149f4:	b	14ecc <ftello64@plt+0x34ec>
   149f8:	bx	lr
   149fc:	push	{r4, r5, fp, lr}
   14a00:	add	fp, sp, #8
   14a04:	ldr	r0, [r0, #4]
   14a08:	ldrh	r3, [r0, #24]
   14a0c:	cmp	r3, #255	; 0xff
   14a10:	bls	14a1c <ftello64@plt+0x303c>
   14a14:	pop	{r4, r5, fp, lr}
   14a18:	b	14c98 <ftello64@plt+0x32b8>
   14a1c:	movw	r5, #62510	; 0xf42e
   14a20:	mov	r0, #40	; 0x28
   14a24:	mov	r4, #1
   14a28:	movt	r5, #1
   14a2c:	uxtb	r1, r0
   14a30:	bl	14be0 <ftello64@plt+0x3200>
   14a34:	ldrb	r0, [r5, r4]
   14a38:	add	r4, r4, #1
   14a3c:	cmp	r4, #16
   14a40:	bne	14a2c <ftello64@plt+0x304c>
   14a44:	pop	{r4, r5, fp, pc}
   14a48:	ldr	r3, [r0, #4]
   14a4c:	ldr	r3, [r3, #16]
   14a50:	cmp	r3, #0
   14a54:	beq	14a68 <ftello64@plt+0x3088>
   14a58:	cmp	r1, #1
   14a5c:	blt	14a80 <ftello64@plt+0x30a0>
   14a60:	ldr	r1, [r2]
   14a64:	b	14a74 <ftello64@plt+0x3094>
   14a68:	cmp	r1, #2
   14a6c:	bxlt	lr
   14a70:	ldr	r1, [r2, #4]
   14a74:	str	r1, [r0, #16]
   14a78:	mov	r1, #0
   14a7c:	b	14ecc <ftello64@plt+0x34ec>
   14a80:	bx	lr
   14a84:	push	{r4, r5, fp, lr}
   14a88:	add	fp, sp, #8
   14a8c:	ldr	r0, [r0, #4]
   14a90:	ldr	r3, [r0, #16]
   14a94:	cmp	r3, #0
   14a98:	beq	14aa4 <ftello64@plt+0x30c4>
   14a9c:	pop	{r4, r5, fp, lr}
   14aa0:	b	14dac <ftello64@plt+0x33cc>
   14aa4:	movw	r5, #62510	; 0xf42e
   14aa8:	mov	r0, #40	; 0x28
   14aac:	mov	r4, #1
   14ab0:	movt	r5, #1
   14ab4:	uxtb	r1, r0
   14ab8:	bl	14be0 <ftello64@plt+0x3200>
   14abc:	ldrb	r0, [r5, r4]
   14ac0:	add	r4, r4, #1
   14ac4:	cmp	r4, #16
   14ac8:	bne	14ab4 <ftello64@plt+0x30d4>
   14acc:	pop	{r4, r5, fp, pc}
   14ad0:	ldr	r3, [r0, #4]
   14ad4:	ldr	r3, [r3, #20]
   14ad8:	cmp	r3, #0
   14adc:	beq	14af0 <ftello64@plt+0x3110>
   14ae0:	cmp	r1, #1
   14ae4:	blt	14b08 <ftello64@plt+0x3128>
   14ae8:	ldr	r1, [r2]
   14aec:	b	14afc <ftello64@plt+0x311c>
   14af0:	cmp	r1, #2
   14af4:	bxlt	lr
   14af8:	ldr	r1, [r2, #4]
   14afc:	str	r1, [r0, #16]
   14b00:	mov	r1, #0
   14b04:	b	14ecc <ftello64@plt+0x34ec>
   14b08:	bx	lr
   14b0c:	push	{r4, r5, fp, lr}
   14b10:	add	fp, sp, #8
   14b14:	ldr	r0, [r0, #4]
   14b18:	ldr	r3, [r0, #20]
   14b1c:	cmp	r3, #0
   14b20:	beq	14b2c <ftello64@plt+0x314c>
   14b24:	pop	{r4, r5, fp, lr}
   14b28:	b	14dac <ftello64@plt+0x33cc>
   14b2c:	movw	r5, #62510	; 0xf42e
   14b30:	mov	r0, #40	; 0x28
   14b34:	mov	r4, #1
   14b38:	movt	r5, #1
   14b3c:	uxtb	r1, r0
   14b40:	bl	14be0 <ftello64@plt+0x3200>
   14b44:	ldrb	r0, [r5, r4]
   14b48:	add	r4, r4, #1
   14b4c:	cmp	r4, #16
   14b50:	bne	14b3c <ftello64@plt+0x315c>
   14b54:	pop	{r4, r5, fp, pc}
   14b58:	ldr	r3, [r0, #4]
   14b5c:	ldrb	r3, [r3, #27]
   14b60:	cmp	r3, #0
   14b64:	beq	14b78 <ftello64@plt+0x3198>
   14b68:	cmp	r1, #1
   14b6c:	blt	14b90 <ftello64@plt+0x31b0>
   14b70:	ldr	r1, [r2]
   14b74:	b	14b84 <ftello64@plt+0x31a4>
   14b78:	cmp	r1, #2
   14b7c:	bxlt	lr
   14b80:	ldr	r1, [r2, #4]
   14b84:	str	r1, [r0, #16]
   14b88:	mov	r1, #0
   14b8c:	b	14ecc <ftello64@plt+0x34ec>
   14b90:	bx	lr
   14b94:	push	{r4, r5, fp, lr}
   14b98:	add	fp, sp, #8
   14b9c:	ldr	r0, [r0, #4]
   14ba0:	ldrb	r3, [r0, #27]
   14ba4:	cmp	r3, #0
   14ba8:	beq	14bb4 <ftello64@plt+0x31d4>
   14bac:	pop	{r4, r5, fp, lr}
   14bb0:	b	14c98 <ftello64@plt+0x32b8>
   14bb4:	movw	r5, #62510	; 0xf42e
   14bb8:	mov	r0, #40	; 0x28
   14bbc:	mov	r4, #1
   14bc0:	movt	r5, #1
   14bc4:	uxtb	r1, r0
   14bc8:	bl	14be0 <ftello64@plt+0x3200>
   14bcc:	ldrb	r0, [r5, r4]
   14bd0:	add	r4, r4, #1
   14bd4:	cmp	r4, #16
   14bd8:	bne	14bc4 <ftello64@plt+0x31e4>
   14bdc:	pop	{r4, r5, fp, pc}
   14be0:	push	{fp, lr}
   14be4:	mov	fp, sp
   14be8:	mov	r0, r1
   14bec:	cmp	r1, #9
   14bf0:	beq	14c10 <ftello64@plt+0x3230>
   14bf4:	movw	r1, #5288	; 0x14a8
   14bf8:	cmp	r0, #10
   14bfc:	movt	r1, #3
   14c00:	bne	14c34 <ftello64@plt+0x3254>
   14c04:	ldr	r1, [r1]
   14c08:	mov	r2, #0
   14c0c:	b	14c40 <ftello64@plt+0x3260>
   14c10:	movw	r1, #5288	; 0x14a8
   14c14:	movt	r1, #3
   14c18:	ldr	r1, [r1]
   14c1c:	ldr	r2, [r1]
   14c20:	asr	r3, r2, #31
   14c24:	add	r2, r2, r3, lsr #29
   14c28:	bic	r2, r2, #7
   14c2c:	add	r2, r2, #8
   14c30:	b	14c40 <ftello64@plt+0x3260>
   14c34:	ldr	r1, [r1]
   14c38:	ldr	r2, [r1]
   14c3c:	add	r2, r2, #1
   14c40:	str	r2, [r1]
   14c44:	movw	r1, #7080	; 0x1ba8
   14c48:	movt	r1, #3
   14c4c:	ldr	r1, [r1]
   14c50:	bl	11908 <putc@plt>
   14c54:	movw	r0, #7068	; 0x1b9c
   14c58:	mov	r1, #1
   14c5c:	movt	r0, #3
   14c60:	str	r1, [r0]
   14c64:	pop	{fp, pc}
   14c68:	push	{r4, sl, fp, lr}
   14c6c:	add	fp, sp, #8
   14c70:	ldrb	r0, [r1]
   14c74:	cmp	r0, #0
   14c78:	popeq	{r4, sl, fp, pc}
   14c7c:	add	r4, r1, #1
   14c80:	uxtb	r1, r0
   14c84:	bl	14be0 <ftello64@plt+0x3200>
   14c88:	ldrb	r0, [r4], #1
   14c8c:	cmp	r0, #0
   14c90:	bne	14c80 <ftello64@plt+0x32a0>
   14c94:	pop	{r4, sl, fp, pc}
   14c98:	push	{r4, r5, r6, sl, fp, lr}
   14c9c:	add	fp, sp, #16
   14ca0:	movw	r0, #64735	; 0xfcdf
   14ca4:	mov	r4, r3
   14ca8:	cmp	r1, #1
   14cac:	movt	r0, #1
   14cb0:	blt	14d78 <ftello64@plt+0x3398>
   14cb4:	ldr	r6, [r2]
   14cb8:	mov	r5, r2
   14cbc:	ldrb	r1, [r6]
   14cc0:	cmp	r1, #37	; 0x25
   14cc4:	bne	14d78 <ftello64@plt+0x3398>
   14cc8:	ldrb	r0, [r6, #1]!
   14ccc:	cmp	r0, #35	; 0x23
   14cd0:	addeq	r6, r6, #1
   14cd4:	bl	11800 <__ctype_b_loc@plt>
   14cd8:	ldr	r0, [r0]
   14cdc:	ldrb	r1, [r6], #1
   14ce0:	add	r2, r0, r1, lsl #1
   14ce4:	ldrb	r2, [r2, #1]
   14ce8:	tst	r2, #8
   14cec:	bne	14cdc <ftello64@plt+0x32fc>
   14cf0:	orr	r2, r1, #32
   14cf4:	sub	r0, r6, #1
   14cf8:	cmp	r2, #104	; 0x68
   14cfc:	bne	14d10 <ftello64@plt+0x3330>
   14d00:	ldrb	r1, [r6]
   14d04:	cmp	r1, #0
   14d08:	movne	r0, r6
   14d0c:	ldrb	r1, [r0]
   14d10:	mov	r2, #105	; 0x69
   14d14:	cmp	r1, #103	; 0x67
   14d18:	bgt	14d38 <ftello64@plt+0x3358>
   14d1c:	cmp	r1, #72	; 0x48
   14d20:	beq	14d5c <ftello64@plt+0x337c>
   14d24:	cmp	r1, #79	; 0x4f
   14d28:	beq	14d54 <ftello64@plt+0x3374>
   14d2c:	cmp	r1, #88	; 0x58
   14d30:	moveq	r2, #88	; 0x58
   14d34:	b	14d68 <ftello64@plt+0x3388>
   14d38:	cmp	r1, #120	; 0x78
   14d3c:	beq	14d64 <ftello64@plt+0x3384>
   14d40:	cmp	r1, #111	; 0x6f
   14d44:	beq	14d54 <ftello64@plt+0x3374>
   14d48:	cmp	r1, #104	; 0x68
   14d4c:	moveq	r2, #120	; 0x78
   14d50:	b	14d68 <ftello64@plt+0x3388>
   14d54:	mov	r2, #111	; 0x6f
   14d58:	b	14d68 <ftello64@plt+0x3388>
   14d5c:	mov	r2, #88	; 0x58
   14d60:	b	14d68 <ftello64@plt+0x3388>
   14d64:	mov	r2, #120	; 0x78
   14d68:	mov	r1, #0
   14d6c:	strb	r1, [r0, #1]
   14d70:	strb	r2, [r0]
   14d74:	ldr	r0, [r5]
   14d78:	mov	r1, r4
   14d7c:	bl	116b0 <printf@plt>
   14d80:	movw	r1, #5288	; 0x14a8
   14d84:	movt	r1, #3
   14d88:	ldr	r1, [r1]
   14d8c:	ldr	r2, [r1]
   14d90:	add	r0, r2, r0
   14d94:	str	r0, [r1]
   14d98:	movw	r0, #7068	; 0x1b9c
   14d9c:	mov	r1, #1
   14da0:	movt	r0, #3
   14da4:	str	r1, [r0]
   14da8:	pop	{r4, r5, r6, sl, fp, pc}
   14dac:	push	{r4, r5, r6, sl, fp, lr}
   14db0:	add	fp, sp, #16
   14db4:	movw	r0, #64997	; 0xfde5
   14db8:	mov	r4, r3
   14dbc:	cmp	r1, #1
   14dc0:	movt	r0, #1
   14dc4:	blt	14e80 <ftello64@plt+0x34a0>
   14dc8:	ldr	r1, [r2]
   14dcc:	mov	r5, r2
   14dd0:	ldrb	r2, [r1]
   14dd4:	cmp	r2, #37	; 0x25
   14dd8:	bne	14e80 <ftello64@plt+0x34a0>
   14ddc:	add	r6, r1, #1
   14de0:	bl	11800 <__ctype_b_loc@plt>
   14de4:	ldr	r0, [r0]
   14de8:	ldrb	r1, [r6], #1
   14dec:	add	r2, r0, r1, lsl #1
   14df0:	ldrb	r2, [r2, #1]
   14df4:	tst	r2, #8
   14df8:	bne	14de8 <ftello64@plt+0x3408>
   14dfc:	cmp	r1, #35	; 0x23
   14e00:	subne	r6, r6, #1
   14e04:	mov	r0, r6
   14e08:	ldrb	r1, [r0], #1
   14e0c:	cmp	r1, #108	; 0x6c
   14e10:	mov	r1, #105	; 0x69
   14e14:	movne	r0, r6
   14e18:	ldrb	r2, [r0]
   14e1c:	cmp	r2, #103	; 0x67
   14e20:	bgt	14e40 <ftello64@plt+0x3460>
   14e24:	cmp	r2, #72	; 0x48
   14e28:	beq	14e64 <ftello64@plt+0x3484>
   14e2c:	cmp	r2, #79	; 0x4f
   14e30:	beq	14e5c <ftello64@plt+0x347c>
   14e34:	cmp	r2, #88	; 0x58
   14e38:	moveq	r1, #88	; 0x58
   14e3c:	b	14e70 <ftello64@plt+0x3490>
   14e40:	cmp	r2, #120	; 0x78
   14e44:	beq	14e6c <ftello64@plt+0x348c>
   14e48:	cmp	r2, #111	; 0x6f
   14e4c:	beq	14e5c <ftello64@plt+0x347c>
   14e50:	cmp	r2, #104	; 0x68
   14e54:	moveq	r1, #120	; 0x78
   14e58:	b	14e70 <ftello64@plt+0x3490>
   14e5c:	mov	r1, #111	; 0x6f
   14e60:	b	14e70 <ftello64@plt+0x3490>
   14e64:	mov	r1, #88	; 0x58
   14e68:	b	14e70 <ftello64@plt+0x3490>
   14e6c:	mov	r1, #120	; 0x78
   14e70:	mov	r2, #0
   14e74:	strb	r2, [r0, #1]
   14e78:	strb	r1, [r0]
   14e7c:	ldr	r0, [r5]
   14e80:	mov	r1, r4
   14e84:	bl	116b0 <printf@plt>
   14e88:	movw	r1, #5288	; 0x14a8
   14e8c:	movt	r1, #3
   14e90:	ldr	r1, [r1]
   14e94:	ldr	r2, [r1]
   14e98:	add	r0, r2, r0
   14e9c:	str	r0, [r1]
   14ea0:	movw	r0, #7068	; 0x1b9c
   14ea4:	mov	r1, #1
   14ea8:	movt	r0, #3
   14eac:	str	r1, [r0]
   14eb0:	pop	{r4, r5, r6, sl, fp, pc}
   14eb4:	cmp	r3, r1
   14eb8:	bxge	lr
   14ebc:	ldr	r1, [r2, r3, lsl #2]
   14ec0:	str	r1, [r0, #16]
   14ec4:	mov	r1, #0
   14ec8:	b	14ecc <ftello64@plt+0x34ec>
   14ecc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14ed0:	add	fp, sp, #28
   14ed4:	sub	sp, sp, #12
   14ed8:	mov	r8, r1
   14edc:	ldr	r1, [r0, #20]
   14ee0:	ldr	r6, [r0, #16]
   14ee4:	mov	r4, r0
   14ee8:	add	r0, r1, #1
   14eec:	str	r0, [r4, #20]
   14ef0:	ldrb	r0, [r6]
   14ef4:	cmp	r0, #0
   14ef8:	beq	151a8 <ftello64@plt+0x37c8>
   14efc:	cmp	r0, #125	; 0x7d
   14f00:	bne	14f0c <ftello64@plt+0x352c>
   14f04:	cmp	r1, #0
   14f08:	bgt	151a8 <ftello64@plt+0x37c8>
   14f0c:	mov	r9, #0
   14f10:	mov	sl, #7
   14f14:	uxtb	r1, r0
   14f18:	cmp	r1, #36	; 0x24
   14f1c:	beq	14f4c <ftello64@plt+0x356c>
   14f20:	cmp	r1, #0
   14f24:	beq	151a8 <ftello64@plt+0x37c8>
   14f28:	cmp	r1, #125	; 0x7d
   14f2c:	bne	14f3c <ftello64@plt+0x355c>
   14f30:	ldr	r0, [r4, #20]
   14f34:	cmp	r0, #1
   14f38:	bgt	151a8 <ftello64@plt+0x37c8>
   14f3c:	cmp	r8, #0
   14f40:	bleq	14be0 <ftello64@plt+0x3200>
   14f44:	ldrb	r0, [r6, #1]!
   14f48:	b	14f14 <ftello64@plt+0x3534>
   14f4c:	ldrb	r1, [r6, #1]
   14f50:	cmp	r1, #36	; 0x24
   14f54:	beq	14f68 <ftello64@plt+0x3588>
   14f58:	cmp	r1, #123	; 0x7b
   14f5c:	beq	14f74 <ftello64@plt+0x3594>
   14f60:	cmp	r1, #125	; 0x7d
   14f64:	bne	15018 <ftello64@plt+0x3638>
   14f68:	cmp	r8, #0
   14f6c:	bleq	14be0 <ftello64@plt+0x3200>
   14f70:	b	15064 <ftello64@plt+0x3684>
   14f74:	add	r7, r6, #2
   14f78:	mov	r1, #125	; 0x7d
   14f7c:	mov	r0, r7
   14f80:	bl	11830 <strchr@plt>
   14f84:	cmp	r0, #0
   14f88:	beq	1508c <ftello64@plt+0x36ac>
   14f8c:	sub	r6, r0, r7
   14f90:	mov	r5, r0
   14f94:	add	r0, r6, #8
   14f98:	bic	r0, r0, #7
   14f9c:	sub	r0, sp, r0
   14fa0:	mov	sp, r0
   14fa4:	mov	r1, r7
   14fa8:	mov	r2, r6
   14fac:	mov	r7, r0
   14fb0:	bl	11704 <memcpy@plt>
   14fb4:	strb	r9, [r7, r6]
   14fb8:	add	r6, r5, #1
   14fbc:	cmp	r8, #0
   14fc0:	beq	150bc <ftello64@plt+0x36dc>
   14fc4:	str	r6, [r4, #16]
   14fc8:	ldrb	r0, [r6]
   14fcc:	cmp	r0, #123	; 0x7b
   14fd0:	bne	1506c <ftello64@plt+0x368c>
   14fd4:	add	r0, r6, #1
   14fd8:	mov	r1, #1
   14fdc:	str	r0, [r4, #16]
   14fe0:	mov	r0, r4
   14fe4:	bl	14ecc <ftello64@plt+0x34ec>
   14fe8:	ldr	r1, [r4, #16]
   14fec:	ldrb	r0, [r1]
   14ff0:	cmp	r0, #125	; 0x7d
   14ff4:	bne	15008 <ftello64@plt+0x3628>
   14ff8:	add	r6, r1, #1
   14ffc:	str	r6, [r4, #16]
   15000:	ldrb	r0, [r1, #1]
   15004:	b	1500c <ftello64@plt+0x362c>
   15008:	mov	r6, r1
   1500c:	cmp	r0, #123	; 0x7b
   15010:	beq	14fd4 <ftello64@plt+0x35f4>
   15014:	b	15068 <ftello64@plt+0x3688>
   15018:	cmp	r8, #0
   1501c:	bne	15064 <ftello64@plt+0x3684>
   15020:	movw	r0, #5288	; 0x14a8
   15024:	movt	r0, #3
   15028:	ldr	r0, [r0]
   1502c:	ldr	r1, [r0]
   15030:	add	r1, r1, #1
   15034:	str	r1, [r0]
   15038:	movw	r0, #7080	; 0x1ba8
   1503c:	movt	r0, #3
   15040:	ldr	r1, [r0]
   15044:	mov	r0, #36	; 0x24
   15048:	bl	11908 <putc@plt>
   1504c:	movw	r1, #7068	; 0x1b9c
   15050:	mov	r0, #1
   15054:	movt	r1, #3
   15058:	str	r0, [r1]
   1505c:	ldrb	r1, [r6, #1]
   15060:	bl	14be0 <ftello64@plt+0x3200>
   15064:	add	r6, r6, #2
   15068:	ldrb	r0, [r6]
   1506c:	cmp	r0, #0
   15070:	beq	151a8 <ftello64@plt+0x37c8>
   15074:	cmp	r0, #125	; 0x7d
   15078:	bne	14f14 <ftello64@plt+0x3534>
   1507c:	ldr	r1, [r4, #20]
   15080:	cmp	r1, #1
   15084:	ble	14f14 <ftello64@plt+0x3534>
   15088:	b	151a8 <ftello64@plt+0x37c8>
   1508c:	mov	r0, #36	; 0x24
   15090:	mov	r5, #1
   15094:	uxtb	r1, r0
   15098:	bl	14be0 <ftello64@plt+0x3200>
   1509c:	ldrb	r0, [r6, r5]
   150a0:	add	r5, r5, #1
   150a4:	cmp	r0, #0
   150a8:	bne	15094 <ftello64@plt+0x36b4>
   150ac:	mov	r0, r6
   150b0:	bl	11824 <strlen@plt>
   150b4:	add	r6, r6, r0
   150b8:	b	15068 <ftello64@plt+0x3688>
   150bc:	mov	r0, r5
   150c0:	bl	11824 <strlen@plt>
   150c4:	add	r0, sl, r0, lsr #1
   150c8:	bic	r0, r0, #7
   150cc:	sub	sl, sp, r0
   150d0:	mov	sp, sl
   150d4:	ldrb	r0, [r5, #1]
   150d8:	cmp	r0, #123	; 0x7b
   150dc:	bne	15188 <ftello64@plt+0x37a8>
   150e0:	mov	r5, #0
   150e4:	str	r7, [fp, #-40]	; 0xffffffd8
   150e8:	str	r8, [fp, #-36]	; 0xffffffdc
   150ec:	add	r6, r6, #1
   150f0:	mov	r0, r4
   150f4:	mov	r1, #1
   150f8:	str	r6, [r4, #16]
   150fc:	bl	14ecc <ftello64@plt+0x34ec>
   15100:	ldr	r9, [r4, #16]
   15104:	sub	r7, r9, r6
   15108:	add	r0, r7, #1
   1510c:	bl	18e90 <_obstack_memory_used@@Base+0x820>
   15110:	mov	r1, r6
   15114:	mov	r2, r7
   15118:	mov	r8, r0
   1511c:	str	r0, [sl, r5, lsl #2]
   15120:	bl	11704 <memcpy@plt>
   15124:	mov	r0, #0
   15128:	mov	r6, r9
   1512c:	add	r5, r5, #1
   15130:	strb	r0, [r8, r7]
   15134:	ldrb	r0, [r6], #1
   15138:	cmp	r0, #125	; 0x7d
   1513c:	movne	r6, r9
   15140:	ldrb	r0, [r6]
   15144:	cmp	r0, #123	; 0x7b
   15148:	beq	150ec <ftello64@plt+0x370c>
   1514c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   15150:	mov	r1, r4
   15154:	mov	r2, r5
   15158:	mov	r3, sl
   1515c:	bl	154dc <ftello64@plt+0x3afc>
   15160:	sub	r7, sl, #4
   15164:	str	r6, [r4, #16]
   15168:	ldr	r0, [r7, r5, lsl #2]
   1516c:	bl	18218 <argp_parse@@Base+0x125c>
   15170:	sub	r5, r5, #1
   15174:	cmp	r5, #0
   15178:	bgt	15168 <ftello64@plt+0x3788>
   1517c:	ldr	r8, [fp, #-36]	; 0xffffffdc
   15180:	mov	r9, #0
   15184:	b	151a0 <ftello64@plt+0x37c0>
   15188:	mov	r0, r7
   1518c:	mov	r1, r4
   15190:	mov	r2, #0
   15194:	mov	r3, sl
   15198:	bl	154dc <ftello64@plt+0x3afc>
   1519c:	str	r6, [r4, #16]
   151a0:	mov	sl, #7
   151a4:	b	15068 <ftello64@plt+0x3688>
   151a8:	str	r6, [r4, #16]
   151ac:	ldr	r0, [r4, #20]
   151b0:	sub	r0, r0, #1
   151b4:	str	r0, [r4, #20]
   151b8:	sub	sp, fp, #28
   151bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   151c0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   151c4:	add	fp, sp, #24
   151c8:	sub	sp, sp, #16
   151cc:	ldr	r0, [r3, #4]
   151d0:	mov	r6, r3
   151d4:	mov	r8, r2
   151d8:	mov	r9, r1
   151dc:	bl	1171c <inet_ntoa@plt>
   151e0:	mov	r1, #46	; 0x2e
   151e4:	mov	r7, r0
   151e8:	bl	11830 <strchr@plt>
   151ec:	mov	r4, r0
   151f0:	mov	r5, #0
   151f4:	mov	r0, r7
   151f8:	mov	r1, #0
   151fc:	mov	r2, #0
   15200:	strb	r5, [r4], #1
   15204:	bl	116a4 <strtol@plt>
   15208:	str	r0, [sp]
   1520c:	mov	r0, r4
   15210:	mov	r1, #46	; 0x2e
   15214:	bl	11830 <strchr@plt>
   15218:	mov	r7, r0
   1521c:	mov	r0, r4
   15220:	mov	r1, #0
   15224:	mov	r2, #0
   15228:	strb	r5, [r7], #1
   1522c:	bl	116a4 <strtol@plt>
   15230:	str	r0, [sp, #4]
   15234:	mov	r0, r7
   15238:	mov	r1, #46	; 0x2e
   1523c:	bl	11830 <strchr@plt>
   15240:	mov	r4, r0
   15244:	mov	r0, r7
   15248:	mov	r1, #0
   1524c:	mov	r2, #0
   15250:	strb	r5, [r4], #1
   15254:	bl	116a4 <strtol@plt>
   15258:	str	r0, [sp, #8]
   1525c:	mov	r0, r4
   15260:	mov	r1, #0
   15264:	mov	r2, #0
   15268:	bl	116a4 <strtol@plt>
   1526c:	str	r0, [sp, #12]
   15270:	ldr	r0, [r6, #4]
   15274:	bl	1171c <inet_ntoa@plt>
   15278:	cmp	r9, #1
   1527c:	blt	152b0 <ftello64@plt+0x38d0>
   15280:	ldr	r0, [r8]
   15284:	mov	r1, #0
   15288:	mov	r2, #0
   1528c:	bl	116a4 <strtol@plt>
   15290:	cmp	r0, #3
   15294:	bhi	152d4 <ftello64@plt+0x38f4>
   15298:	mov	r1, sp
   1529c:	add	r2, r8, #4
   152a0:	ldr	r3, [r1, r0, lsl #2]
   152a4:	sub	r1, r9, #1
   152a8:	bl	14c98 <ftello64@plt+0x32b8>
   152ac:	b	152d4 <ftello64@plt+0x38f4>
   152b0:	ldrb	r1, [r0]
   152b4:	cmp	r1, #0
   152b8:	beq	152d4 <ftello64@plt+0x38f4>
   152bc:	add	r4, r0, #1
   152c0:	uxtb	r1, r1
   152c4:	bl	14be0 <ftello64@plt+0x3200>
   152c8:	ldrb	r1, [r4], #1
   152cc:	cmp	r1, #0
   152d0:	bne	152c0 <ftello64@plt+0x38e0>
   152d4:	sub	sp, fp, #24
   152d8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   152dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   152e0:	add	fp, sp, #28
   152e4:	push	{r2}		; (str r2, [sp, #-4]!)
   152e8:	cmp	r3, #0
   152ec:	beq	15410 <ftello64@plt+0x3a30>
   152f0:	mov	r4, r3
   152f4:	mov	r8, r1
   152f8:	mov	r9, #0
   152fc:	mov	sl, #1
   15300:	mov	r7, #1
   15304:	tst	r4, r7
   15308:	beq	15358 <ftello64@plt+0x3978>
   1530c:	mov	r0, r7
   15310:	mov	r1, #0
   15314:	bl	11e44 <ftello64@plt+0x464>
   15318:	cmp	r0, #0
   1531c:	beq	15358 <ftello64@plt+0x3978>
   15320:	mov	r5, r0
   15324:	cmp	sl, #0
   15328:	beq	1536c <ftello64@plt+0x398c>
   1532c:	ldrb	r0, [r5]
   15330:	cmp	r0, #0
   15334:	beq	15350 <ftello64@plt+0x3970>
   15338:	add	r5, r5, #1
   1533c:	uxtb	r1, r0
   15340:	bl	14be0 <ftello64@plt+0x3200>
   15344:	ldrb	r0, [r5], #1
   15348:	cmp	r0, #0
   1534c:	bne	1533c <ftello64@plt+0x395c>
   15350:	bic	r4, r4, r7
   15354:	mov	sl, #0
   15358:	cmp	r9, r7, lsl #1
   1535c:	lslne	r7, r7, #1
   15360:	cmpne	r4, #0
   15364:	bne	15304 <ftello64@plt+0x3924>
   15368:	b	153e4 <ftello64@plt+0x3a04>
   1536c:	cmp	r8, #1
   15370:	blt	153a4 <ftello64@plt+0x39c4>
   15374:	ldr	r0, [sp]
   15378:	ldr	r1, [r0]
   1537c:	ldrb	r0, [r1]
   15380:	cmp	r0, #0
   15384:	beq	1532c <ftello64@plt+0x394c>
   15388:	add	r6, r1, #1
   1538c:	uxtb	r1, r0
   15390:	bl	14be0 <ftello64@plt+0x3200>
   15394:	ldrb	r0, [r6], #1
   15398:	cmp	r0, #0
   1539c:	bne	1538c <ftello64@plt+0x39ac>
   153a0:	b	1532c <ftello64@plt+0x394c>
   153a4:	movw	r0, #5288	; 0x14a8
   153a8:	movt	r0, #3
   153ac:	ldr	r0, [r0]
   153b0:	ldr	r1, [r0]
   153b4:	add	r1, r1, #1
   153b8:	str	r1, [r0]
   153bc:	movw	r0, #7080	; 0x1ba8
   153c0:	movt	r0, #3
   153c4:	ldr	r1, [r0]
   153c8:	mov	r0, #32
   153cc:	bl	11908 <putc@plt>
   153d0:	movw	r0, #7068	; 0x1b9c
   153d4:	mov	r1, #1
   153d8:	movt	r0, #3
   153dc:	str	r1, [r0]
   153e0:	b	1532c <ftello64@plt+0x394c>
   153e4:	cmp	r4, #0
   153e8:	beq	15410 <ftello64@plt+0x3a30>
   153ec:	cmp	sl, #0
   153f0:	beq	15418 <ftello64@plt+0x3a38>
   153f4:	ldr	r0, [sp]
   153f8:	sub	r1, r8, #1
   153fc:	mov	r3, r4
   15400:	add	r2, r0, #4
   15404:	sub	sp, fp, #28
   15408:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1540c:	b	14c98 <ftello64@plt+0x32b8>
   15410:	sub	sp, fp, #28
   15414:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15418:	cmp	r8, #1
   1541c:	blt	15450 <ftello64@plt+0x3a70>
   15420:	ldr	r0, [sp]
   15424:	ldr	r1, [r0]
   15428:	ldrb	r0, [r1]
   1542c:	cmp	r0, #0
   15430:	beq	153f4 <ftello64@plt+0x3a14>
   15434:	add	r5, r1, #1
   15438:	uxtb	r1, r0
   1543c:	bl	14be0 <ftello64@plt+0x3200>
   15440:	ldrb	r0, [r5], #1
   15444:	cmp	r0, #0
   15448:	bne	15438 <ftello64@plt+0x3a58>
   1544c:	b	153f4 <ftello64@plt+0x3a14>
   15450:	movw	r0, #5288	; 0x14a8
   15454:	movt	r0, #3
   15458:	ldr	r0, [r0]
   1545c:	ldr	r1, [r0]
   15460:	add	r1, r1, #1
   15464:	str	r1, [r0]
   15468:	movw	r0, #7080	; 0x1ba8
   1546c:	movt	r0, #3
   15470:	ldr	r1, [r0]
   15474:	mov	r0, #32
   15478:	bl	11908 <putc@plt>
   1547c:	movw	r1, #7068	; 0x1b9c
   15480:	mov	r0, #1
   15484:	movt	r1, #3
   15488:	str	r0, [r1]
   1548c:	b	153f4 <ftello64@plt+0x3a14>
   15490:	push	{r4, sl, fp, lr}
   15494:	add	fp, sp, #8
   15498:	sub	sp, sp, #16
   1549c:	add	r4, sp, #1
   154a0:	mov	r0, r3
   154a4:	mov	r2, #15
   154a8:	mov	r1, r4
   154ac:	bl	11ff8 <ftello64@plt+0x618>
   154b0:	ldrb	r0, [sp, #1]
   154b4:	cmp	r0, #0
   154b8:	beq	154d4 <ftello64@plt+0x3af4>
   154bc:	add	r4, r4, #1
   154c0:	uxtb	r1, r0
   154c4:	bl	14be0 <ftello64@plt+0x3200>
   154c8:	ldrb	r0, [r4], #1
   154cc:	cmp	r0, #0
   154d0:	bne	154c0 <ftello64@plt+0x3ae0>
   154d4:	sub	sp, fp, #8
   154d8:	pop	{r4, sl, fp, pc}
   154dc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   154e0:	add	fp, sp, #24
   154e4:	mov	r7, r1
   154e8:	movw	r1, #5292	; 0x14ac
   154ec:	mov	r4, r0
   154f0:	movt	r1, #3
   154f4:	ldr	r0, [r1]
   154f8:	cmp	r0, #0
   154fc:	beq	15530 <ftello64@plt+0x3b50>
   15500:	mov	r8, r3
   15504:	mov	r6, r2
   15508:	add	r5, r1, #4
   1550c:	mov	r1, r4
   15510:	bl	11698 <strcmp@plt>
   15514:	cmp	r0, #0
   15518:	beq	155a8 <ftello64@plt+0x3bc8>
   1551c:	ldr	r0, [r5, #4]
   15520:	add	r1, r5, #8
   15524:	mov	r5, r1
   15528:	cmp	r0, #0
   1552c:	bne	1550c <ftello64@plt+0x3b2c>
   15530:	movw	r0, #62129	; 0xf2b1
   15534:	movt	r0, #1
   15538:	bl	116b0 <printf@plt>
   1553c:	movw	r5, #5288	; 0x14a8
   15540:	movt	r5, #3
   15544:	ldr	r1, [r5]
   15548:	ldr	r2, [r1]
   1554c:	add	r0, r2, r0
   15550:	str	r0, [r1]
   15554:	ldrb	r0, [r4]
   15558:	cmp	r0, #0
   1555c:	beq	15578 <ftello64@plt+0x3b98>
   15560:	add	r4, r4, #1
   15564:	uxtb	r1, r0
   15568:	bl	14be0 <ftello64@plt+0x3200>
   1556c:	ldrb	r0, [r4], #1
   15570:	cmp	r0, #0
   15574:	bne	15564 <ftello64@plt+0x3b84>
   15578:	movw	r0, #63419	; 0xf7bb
   1557c:	movt	r0, #1
   15580:	bl	116b0 <printf@plt>
   15584:	ldr	r1, [r5]
   15588:	ldr	r2, [r1]
   1558c:	add	r0, r2, r0
   15590:	str	r0, [r1]
   15594:	movw	r0, #7068	; 0x1b9c
   15598:	mov	r1, #1
   1559c:	movt	r0, #3
   155a0:	str	r1, [r0]
   155a4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   155a8:	ldr	r3, [r5]
   155ac:	cmp	r3, #0
   155b0:	beq	155a4 <ftello64@plt+0x3bc4>
   155b4:	mov	r0, r7
   155b8:	mov	r1, r6
   155bc:	mov	r2, r8
   155c0:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   155c4:	bx	r3
   155c8:	push	{fp, lr}
   155cc:	mov	fp, sp
   155d0:	sub	sp, sp, #24
   155d4:	movw	ip, #7080	; 0x1ba8
   155d8:	movt	ip, #3
   155dc:	ldr	lr, [ip]
   155e0:	cmp	lr, #0
   155e4:	bne	155f8 <ftello64@plt+0x3c18>
   155e8:	movw	lr, #6876	; 0x1adc
   155ec:	movt	lr, #3
   155f0:	ldr	lr, [lr]
   155f4:	str	lr, [ip]
   155f8:	movw	ip, #6976	; 0x1b40
   155fc:	movt	ip, #3
   15600:	ldrb	lr, [ip]
   15604:	cmp	lr, #0
   15608:	beq	15618 <ftello64@plt+0x3c38>
   1560c:	mov	ip, #0
   15610:	str	ip, [sp, #12]
   15614:	b	15624 <ftello64@plt+0x3c44>
   15618:	mov	lr, #1
   1561c:	strb	lr, [ip]
   15620:	str	lr, [sp, #12]
   15624:	str	r3, [sp, #16]
   15628:	stm	sp, {r1, r2}
   1562c:	mov	r1, #0
   15630:	str	r1, [sp, #20]
   15634:	str	r0, [sp, #8]
   15638:	mov	r0, sp
   1563c:	mov	r1, #0
   15640:	bl	14ecc <ftello64@plt+0x34ec>
   15644:	mov	sp, fp
   15648:	pop	{fp, pc}
   1564c:	push	{r4, r5, r6, r7, fp, lr}
   15650:	add	fp, sp, #16
   15654:	mov	r4, r1
   15658:	mov	r5, r0
   1565c:	mov	r6, #0
   15660:	mov	r7, #32
   15664:	ldrb	r0, [r4, -r6]
   15668:	cmp	r7, r0, lsr #1
   1566c:	beq	15688 <ftello64@plt+0x3ca8>
   15670:	lsr	r1, r0, #1
   15674:	mov	r0, r5
   15678:	bl	14be0 <ftello64@plt+0x3200>
   1567c:	sub	r6, r6, #1
   15680:	cmn	r6, #6
   15684:	bne	15664 <ftello64@plt+0x3c84>
   15688:	ldrb	r0, [r4, #6]
   1568c:	ubfx	r1, r0, #1, #4
   15690:	cmp	r1, #0
   15694:	beq	156cc <ftello64@plt+0x3cec>
   15698:	movw	r0, #64734	; 0xfcde
   1569c:	movt	r0, #1
   156a0:	bl	116b0 <printf@plt>
   156a4:	movw	r1, #5288	; 0x14a8
   156a8:	movt	r1, #3
   156ac:	ldr	r1, [r1]
   156b0:	ldr	r2, [r1]
   156b4:	add	r0, r2, r0
   156b8:	str	r0, [r1]
   156bc:	movw	r0, #7068	; 0x1b9c
   156c0:	mov	r1, #1
   156c4:	movt	r0, #3
   156c8:	str	r1, [r0]
   156cc:	pop	{r4, r5, r6, r7, fp, pc}
   156d0:	push	{fp, lr}
   156d4:	mov	fp, sp
   156d8:	sub	sp, sp, #16
   156dc:	ldrb	r0, [r1, #3]
   156e0:	ldrb	ip, [r1]
   156e4:	ldrb	r2, [r1, #1]
   156e8:	ldrb	r3, [r1, #2]
   156ec:	ldrb	lr, [r1, #4]
   156f0:	ldrb	r1, [r1, #5]
   156f4:	stm	sp, {r0, lr}
   156f8:	movw	r0, #64738	; 0xfce2
   156fc:	str	r1, [sp, #8]
   15700:	mov	r1, ip
   15704:	movt	r0, #1
   15708:	bl	116b0 <printf@plt>
   1570c:	movw	r1, #5288	; 0x14a8
   15710:	movt	r1, #3
   15714:	ldr	r1, [r1]
   15718:	ldr	r2, [r1]
   1571c:	add	r0, r2, r0
   15720:	str	r0, [r1]
   15724:	movw	r0, #7068	; 0x1b9c
   15728:	mov	r1, #1
   1572c:	movt	r0, #3
   15730:	str	r1, [r0]
   15734:	mov	sp, fp
   15738:	pop	{fp, pc}
   1573c:	push	{fp, lr}
   15740:	mov	fp, sp
   15744:	ldrb	r1, [r1]
   15748:	movw	r0, #64763	; 0xfcfb
   1574c:	movt	r0, #1
   15750:	bl	116b0 <printf@plt>
   15754:	movw	r1, #5288	; 0x14a8
   15758:	movt	r1, #3
   1575c:	ldr	r1, [r1]
   15760:	ldr	r2, [r1]
   15764:	add	r0, r2, r0
   15768:	str	r0, [r1]
   1576c:	movw	r0, #7068	; 0x1b9c
   15770:	mov	r1, #1
   15774:	movt	r0, #3
   15778:	str	r1, [r0]
   1577c:	pop	{fp, pc}
   15780:	push	{fp, lr}
   15784:	mov	fp, sp
   15788:	ldrsh	r1, [r1]
   1578c:	movw	r0, #64735	; 0xfcdf
   15790:	movt	r0, #1
   15794:	bl	116b0 <printf@plt>
   15798:	movw	r1, #5288	; 0x14a8
   1579c:	movt	r1, #3
   157a0:	ldr	r1, [r1]
   157a4:	ldr	r2, [r1]
   157a8:	add	r0, r2, r0
   157ac:	str	r0, [r1]
   157b0:	movw	r0, #7068	; 0x1b9c
   157b4:	mov	r1, #1
   157b8:	movt	r0, #3
   157bc:	str	r1, [r0]
   157c0:	pop	{fp, pc}
   157c4:	push	{fp, lr}
   157c8:	mov	fp, sp
   157cc:	sub	sp, sp, #8
   157d0:	ldrb	r0, [r1, #3]
   157d4:	ldrb	ip, [r1]
   157d8:	ldrb	r2, [r1, #1]
   157dc:	ldrb	r3, [r1, #2]
   157e0:	ldrb	r1, [r1, #4]
   157e4:	stm	sp, {r0, r1}
   157e8:	movw	r0, #64768	; 0xfd00
   157ec:	mov	r1, ip
   157f0:	movt	r0, #1
   157f4:	bl	116b0 <printf@plt>
   157f8:	movw	r1, #5288	; 0x14a8
   157fc:	movt	r1, #3
   15800:	ldr	r1, [r1]
   15804:	ldr	r2, [r1]
   15808:	add	r0, r2, r0
   1580c:	str	r0, [r1]
   15810:	movw	r0, #7068	; 0x1b9c
   15814:	mov	r1, #1
   15818:	movt	r0, #3
   1581c:	str	r1, [r0]
   15820:	mov	sp, fp
   15824:	pop	{fp, pc}
   15828:	push	{fp, lr}
   1582c:	mov	fp, sp
   15830:	sub	sp, sp, #8
   15834:	ldrb	r0, [r1]
   15838:	ldrb	r3, [r1, #1]
   1583c:	ldrb	r2, [r1, #2]
   15840:	ldrb	r1, [r1, #3]
   15844:	str	r0, [sp]
   15848:	movw	r0, #64748	; 0xfcec
   1584c:	movt	r0, #1
   15850:	bl	116b0 <printf@plt>
   15854:	movw	r1, #5288	; 0x14a8
   15858:	movt	r1, #3
   1585c:	ldr	r1, [r1]
   15860:	ldr	r2, [r1]
   15864:	add	r0, r2, r0
   15868:	str	r0, [r1]
   1586c:	movw	r0, #7068	; 0x1b9c
   15870:	mov	r1, #1
   15874:	movt	r0, #3
   15878:	str	r1, [r0]
   1587c:	mov	sp, fp
   15880:	pop	{fp, pc}
   15884:	movw	r2, #5972	; 0x1754
   15888:	mov	r1, r0
   1588c:	mov	r0, #0
   15890:	movt	r2, #3
   15894:	ldr	r3, [r2]
   15898:	cmp	r3, #0
   1589c:	bxeq	lr
   158a0:	ldr	r3, [r2, #8]
   158a4:	cmp	r3, r1
   158a8:	beq	158b4 <ftello64@plt+0x3ed4>
   158ac:	ldr	r3, [r2, #16]!
   158b0:	b	15898 <ftello64@plt+0x3eb8>
   158b4:	mov	r0, r2
   158b8:	bx	lr
   158bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   158c0:	add	fp, sp, #28
   158c4:	sub	sp, sp, #20
   158c8:	movw	r5, #6980	; 0x1b44
   158cc:	mov	r4, r0
   158d0:	movw	r6, #7088	; 0x1bb0
   158d4:	movt	r5, #3
   158d8:	movt	r6, #3
   158dc:	ldrb	r0, [r5]
   158e0:	cmp	r0, #0
   158e4:	bne	15b80 <ftello64@plt+0x41a0>
   158e8:	mov	r0, #0
   158ec:	movw	r1, #61228	; 0xef2c
   158f0:	str	r0, [sp, #16]
   158f4:	str	r0, [sp, #12]
   158f8:	movw	r0, #64789	; 0xfd15
   158fc:	movt	r1, #1
   15900:	movt	r0, #1
   15904:	bl	11938 <fopen64@plt>
   15908:	cmp	r0, #0
   1590c:	beq	15aa4 <ftello64@plt+0x40c4>
   15910:	mov	r9, r0
   15914:	add	r0, sp, #16
   15918:	add	r1, sp, #12
   1591c:	mov	r2, r9
   15920:	bl	11980 <getline@plt>
   15924:	cmp	r0, #0
   15928:	bmi	15ac8 <ftello64@plt+0x40e8>
   1592c:	add	r0, sp, #16
   15930:	add	r1, sp, #12
   15934:	mov	r2, r9
   15938:	bl	11980 <getline@plt>
   1593c:	cmn	r0, #1
   15940:	ble	15ac8 <ftello64@plt+0x40e8>
   15944:	ldr	r6, [sp, #16]
   15948:	movw	r1, #61722	; 0xf11a
   1594c:	str	r4, [sp, #4]
   15950:	movt	r1, #1
   15954:	mov	r0, r6
   15958:	bl	11674 <strstr@plt>
   1595c:	mov	r1, #2
   15960:	cmp	r0, #0
   15964:	str	r1, [sp, #8]
   15968:	bne	15988 <ftello64@plt+0x3fa8>
   1596c:	movw	r1, #61656	; 0xf0d8
   15970:	mov	r0, r6
   15974:	movt	r1, #1
   15978:	bl	11674 <strstr@plt>
   1597c:	cmp	r0, #0
   15980:	movwne	r0, #1
   15984:	str	r0, [sp, #8]
   15988:	add	r0, sp, #16
   1598c:	add	r1, sp, #12
   15990:	mov	r2, r9
   15994:	bl	11980 <getline@plt>
   15998:	cmp	r0, #1
   1599c:	blt	15b54 <ftello64@plt+0x4174>
   159a0:	movw	sl, #7084	; 0x1bac
   159a4:	movt	sl, #3
   159a8:	mov	r0, #120	; 0x78
   159ac:	bl	19178 <_obstack_memory_used@@Base+0xb08>
   159b0:	ldr	r6, [sp, #16]
   159b4:	mov	r4, r0
   159b8:	ldrb	r5, [r6]
   159bc:	cmp	r5, #0
   159c0:	beq	159f4 <ftello64@plt+0x4014>
   159c4:	ands	r0, r5, #128	; 0x80
   159c8:	bne	159f4 <ftello64@plt+0x4014>
   159cc:	bl	11800 <__ctype_b_loc@plt>
   159d0:	ldr	r0, [r0]
   159d4:	add	r1, r0, r5, lsl #1
   159d8:	ldrb	r1, [r1, #1]
   159dc:	tst	r1, #32
   159e0:	ldrbne	r5, [r6, #1]!
   159e4:	cmpne	r5, #0
   159e8:	beq	159f4 <ftello64@plt+0x4014>
   159ec:	ands	r1, r5, #128	; 0x80
   159f0:	beq	159d4 <ftello64@plt+0x3ff4>
   159f4:	mov	r0, r6
   159f8:	mov	r1, #58	; 0x3a
   159fc:	bl	11830 <strchr@plt>
   15a00:	cmp	r0, #0
   15a04:	beq	15afc <ftello64@plt+0x411c>
   15a08:	mov	r5, r9
   15a0c:	sub	r9, r0, r6
   15a10:	mov	r8, r0
   15a14:	mov	r7, sl
   15a18:	add	r0, r9, #1
   15a1c:	bl	18e90 <_obstack_memory_used@@Base+0x820>
   15a20:	mov	r1, r6
   15a24:	mov	r2, r9
   15a28:	mov	sl, r0
   15a2c:	str	r0, [r4, #4]
   15a30:	bl	11704 <memcpy@plt>
   15a34:	mov	r0, #0
   15a38:	movw	r1, #65032	; 0xfe08
   15a3c:	mov	r6, #0
   15a40:	strb	r0, [sl, r9]
   15a44:	ldr	r0, [sp, #8]
   15a48:	movt	r1, #1
   15a4c:	ldr	r2, [r1, r0, lsl #2]
   15a50:	add	r0, r8, #1
   15a54:	mov	r1, r4
   15a58:	blx	r2
   15a5c:	cmp	r0, #0
   15a60:	beq	15b28 <ftello64@plt+0x4148>
   15a64:	ldr	r0, [r7]
   15a68:	str	r6, [r4]
   15a6c:	mov	sl, r7
   15a70:	add	r1, sp, #12
   15a74:	mov	r2, r5
   15a78:	mov	r9, r5
   15a7c:	cmp	r0, #0
   15a80:	movweq	r0, #7088	; 0x1bb0
   15a84:	movteq	r0, #3
   15a88:	str	r4, [r0]
   15a8c:	add	r0, sp, #16
   15a90:	str	r4, [sl]
   15a94:	bl	11980 <getline@plt>
   15a98:	cmp	r0, #0
   15a9c:	bgt	159a8 <ftello64@plt+0x3fc8>
   15aa0:	b	15b54 <ftello64@plt+0x4174>
   15aa4:	bl	11848 <__errno_location@plt>
   15aa8:	ldr	r1, [r0]
   15aac:	movw	r2, #64803	; 0xfd23
   15ab0:	movw	r3, #64789	; 0xfd15
   15ab4:	mov	r0, #0
   15ab8:	movt	r2, #1
   15abc:	movt	r3, #1
   15ac0:	bl	11794 <error@plt>
   15ac4:	b	15b78 <ftello64@plt+0x4198>
   15ac8:	bl	11848 <__errno_location@plt>
   15acc:	ldr	r1, [r0]
   15ad0:	movw	r2, #64818	; 0xfd32
   15ad4:	movw	r3, #64789	; 0xfd15
   15ad8:	mov	r0, #0
   15adc:	movt	r2, #1
   15ae0:	movt	r3, #1
   15ae4:	bl	11794 <error@plt>
   15ae8:	mov	r0, r9
   15aec:	bl	118b4 <fclose@plt>
   15af0:	ldr	r0, [sp, #16]
   15af4:	bl	18218 <argp_parse@@Base+0x125c>
   15af8:	b	15b78 <ftello64@plt+0x4198>
   15afc:	bl	11848 <__errno_location@plt>
   15b00:	ldr	r1, [r0]
   15b04:	movw	r2, #64818	; 0xfd32
   15b08:	movw	r3, #64789	; 0xfd15
   15b0c:	mov	r0, #0
   15b10:	movt	r2, #1
   15b14:	movt	r3, #1
   15b18:	bl	11794 <error@plt>
   15b1c:	mov	r0, r4
   15b20:	bl	18218 <argp_parse@@Base+0x125c>
   15b24:	b	15b54 <ftello64@plt+0x4174>
   15b28:	bl	11848 <__errno_location@plt>
   15b2c:	ldr	r1, [r0]
   15b30:	movw	r2, #64818	; 0xfd32
   15b34:	movw	r3, #64789	; 0xfd15
   15b38:	mov	r0, #0
   15b3c:	movt	r2, #1
   15b40:	movt	r3, #1
   15b44:	bl	11794 <error@plt>
   15b48:	mov	r0, r4
   15b4c:	bl	18218 <argp_parse@@Base+0x125c>
   15b50:	mov	r9, r5
   15b54:	mov	r0, r9
   15b58:	bl	118b4 <fclose@plt>
   15b5c:	ldr	r0, [sp, #16]
   15b60:	bl	18218 <argp_parse@@Base+0x125c>
   15b64:	ldr	r4, [sp, #4]
   15b68:	movw	r5, #6980	; 0x1b44
   15b6c:	movw	r6, #7088	; 0x1bb0
   15b70:	movt	r5, #3
   15b74:	movt	r6, #3
   15b78:	mov	r0, #1
   15b7c:	strb	r0, [r5]
   15b80:	ldr	r6, [r6]
   15b84:	mov	r5, #0
   15b88:	cmp	r6, #0
   15b8c:	beq	15bb0 <ftello64@plt+0x41d0>
   15b90:	ldr	r0, [r6, #4]
   15b94:	mov	r1, r4
   15b98:	bl	11698 <strcmp@plt>
   15b9c:	cmp	r0, #0
   15ba0:	beq	15bac <ftello64@plt+0x41cc>
   15ba4:	ldr	r6, [r6]
   15ba8:	b	15b88 <ftello64@plt+0x41a8>
   15bac:	mov	r5, r6
   15bb0:	mov	r0, r5
   15bb4:	sub	sp, fp, #28
   15bb8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15bbc:	push	{r4, r5, r6, sl, fp, lr}
   15bc0:	add	fp, sp, #16
   15bc4:	mov	r6, r0
   15bc8:	ldr	r0, [r0, #4]
   15bcc:	mov	r4, r2
   15bd0:	mov	r5, r1
   15bd4:	bl	158bc <ftello64@plt+0x3edc>
   15bd8:	clz	r0, r0
   15bdc:	mov	r1, r5
   15be0:	mov	r2, r4
   15be4:	lsr	r3, r0, #5
   15be8:	mov	r0, r6
   15bec:	pop	{r4, r5, r6, sl, fp, lr}
   15bf0:	b	14eb4 <ftello64@plt+0x34d4>
   15bf4:	push	{r4, r5, r6, sl, fp, lr}
   15bf8:	add	fp, sp, #16
   15bfc:	mov	r5, r0
   15c00:	ldr	r0, [r0, #4]
   15c04:	mov	r4, r2
   15c08:	mov	r6, r1
   15c0c:	bl	158bc <ftello64@plt+0x3edc>
   15c10:	cmp	r0, #0
   15c14:	beq	15c30 <ftello64@plt+0x4250>
   15c18:	ldr	r3, [r0, #8]
   15c1c:	mov	r0, r5
   15c20:	mov	r1, r6
   15c24:	mov	r2, r4
   15c28:	pop	{r4, r5, r6, sl, fp, lr}
   15c2c:	b	14dac <ftello64@plt+0x33cc>
   15c30:	movw	r1, #63288	; 0xf738
   15c34:	mov	r0, r5
   15c38:	movt	r1, #1
   15c3c:	pop	{r4, r5, r6, sl, fp, lr}
   15c40:	b	14c68 <ftello64@plt+0x3288>
   15c44:	push	{r4, r5, r6, sl, fp, lr}
   15c48:	add	fp, sp, #16
   15c4c:	mov	r5, r0
   15c50:	ldr	r0, [r0, #4]
   15c54:	mov	r4, r2
   15c58:	mov	r6, r1
   15c5c:	bl	158bc <ftello64@plt+0x3edc>
   15c60:	cmp	r0, #0
   15c64:	beq	15c80 <ftello64@plt+0x42a0>
   15c68:	ldr	r3, [r0, #16]
   15c6c:	mov	r0, r5
   15c70:	mov	r1, r6
   15c74:	mov	r2, r4
   15c78:	pop	{r4, r5, r6, sl, fp, lr}
   15c7c:	b	14dac <ftello64@plt+0x33cc>
   15c80:	movw	r1, #63309	; 0xf74d
   15c84:	mov	r0, r5
   15c88:	movt	r1, #1
   15c8c:	pop	{r4, r5, r6, sl, fp, lr}
   15c90:	b	14c68 <ftello64@plt+0x3288>
   15c94:	push	{r4, r5, r6, sl, fp, lr}
   15c98:	add	fp, sp, #16
   15c9c:	mov	r5, r0
   15ca0:	ldr	r0, [r0, #4]
   15ca4:	mov	r4, r2
   15ca8:	mov	r6, r1
   15cac:	bl	158bc <ftello64@plt+0x3edc>
   15cb0:	cmp	r0, #0
   15cb4:	beq	15cd0 <ftello64@plt+0x42f0>
   15cb8:	ldr	r3, [r0, #24]
   15cbc:	mov	r0, r5
   15cc0:	mov	r1, r6
   15cc4:	mov	r2, r4
   15cc8:	pop	{r4, r5, r6, sl, fp, lr}
   15ccc:	b	14dac <ftello64@plt+0x33cc>
   15cd0:	movw	r1, #63330	; 0xf762
   15cd4:	mov	r0, r5
   15cd8:	movt	r1, #1
   15cdc:	pop	{r4, r5, r6, sl, fp, lr}
   15ce0:	b	14c68 <ftello64@plt+0x3288>
   15ce4:	push	{r4, r5, r6, sl, fp, lr}
   15ce8:	add	fp, sp, #16
   15cec:	mov	r5, r0
   15cf0:	ldr	r0, [r0, #4]
   15cf4:	mov	r4, r2
   15cf8:	mov	r6, r1
   15cfc:	bl	158bc <ftello64@plt+0x3edc>
   15d00:	cmp	r0, #0
   15d04:	beq	15d20 <ftello64@plt+0x4340>
   15d08:	ldr	r3, [r0, #32]
   15d0c:	mov	r0, r5
   15d10:	mov	r1, r6
   15d14:	mov	r2, r4
   15d18:	pop	{r4, r5, r6, sl, fp, lr}
   15d1c:	b	14dac <ftello64@plt+0x33cc>
   15d20:	movw	r1, #63349	; 0xf775
   15d24:	mov	r0, r5
   15d28:	movt	r1, #1
   15d2c:	pop	{r4, r5, r6, sl, fp, lr}
   15d30:	b	14c68 <ftello64@plt+0x3288>
   15d34:	push	{r4, r5, r6, sl, fp, lr}
   15d38:	add	fp, sp, #16
   15d3c:	mov	r5, r0
   15d40:	ldr	r0, [r0, #4]
   15d44:	mov	r4, r2
   15d48:	mov	r6, r1
   15d4c:	bl	158bc <ftello64@plt+0x3edc>
   15d50:	cmp	r0, #0
   15d54:	beq	15d70 <ftello64@plt+0x4390>
   15d58:	ldr	r3, [r0, #40]	; 0x28
   15d5c:	mov	r0, r5
   15d60:	mov	r1, r6
   15d64:	mov	r2, r4
   15d68:	pop	{r4, r5, r6, sl, fp, lr}
   15d6c:	b	14dac <ftello64@plt+0x33cc>
   15d70:	movw	r1, #63368	; 0xf788
   15d74:	mov	r0, r5
   15d78:	movt	r1, #1
   15d7c:	pop	{r4, r5, r6, sl, fp, lr}
   15d80:	b	14c68 <ftello64@plt+0x3288>
   15d84:	push	{r4, r5, r6, sl, fp, lr}
   15d88:	add	fp, sp, #16
   15d8c:	mov	r5, r0
   15d90:	ldr	r0, [r0, #4]
   15d94:	mov	r4, r2
   15d98:	mov	r6, r1
   15d9c:	bl	158bc <ftello64@plt+0x3edc>
   15da0:	cmp	r0, #0
   15da4:	beq	15dc0 <ftello64@plt+0x43e0>
   15da8:	ldr	r3, [r0, #44]	; 0x2c
   15dac:	mov	r0, r5
   15db0:	mov	r1, r6
   15db4:	mov	r2, r4
   15db8:	pop	{r4, r5, r6, sl, fp, lr}
   15dbc:	b	14dac <ftello64@plt+0x33cc>
   15dc0:	movw	r1, #63388	; 0xf79c
   15dc4:	mov	r0, r5
   15dc8:	movt	r1, #1
   15dcc:	pop	{r4, r5, r6, sl, fp, lr}
   15dd0:	b	14c68 <ftello64@plt+0x3288>
   15dd4:	push	{r4, r5, r6, sl, fp, lr}
   15dd8:	add	fp, sp, #16
   15ddc:	mov	r5, r0
   15de0:	ldr	r0, [r0, #4]
   15de4:	mov	r4, r2
   15de8:	mov	r6, r1
   15dec:	bl	158bc <ftello64@plt+0x3edc>
   15df0:	cmp	r0, #0
   15df4:	beq	15e10 <ftello64@plt+0x4430>
   15df8:	ldr	r3, [r0, #48]	; 0x30
   15dfc:	mov	r0, r5
   15e00:	mov	r1, r6
   15e04:	mov	r2, r4
   15e08:	pop	{r4, r5, r6, sl, fp, lr}
   15e0c:	b	14dac <ftello64@plt+0x33cc>
   15e10:	movw	r1, #63408	; 0xf7b0
   15e14:	mov	r0, r5
   15e18:	movt	r1, #1
   15e1c:	pop	{r4, r5, r6, sl, fp, lr}
   15e20:	b	14c68 <ftello64@plt+0x3288>
   15e24:	push	{r4, r5, r6, sl, fp, lr}
   15e28:	add	fp, sp, #16
   15e2c:	mov	r5, r0
   15e30:	ldr	r0, [r0, #4]
   15e34:	mov	r4, r2
   15e38:	mov	r6, r1
   15e3c:	bl	158bc <ftello64@plt+0x3edc>
   15e40:	cmp	r0, #0
   15e44:	beq	15e60 <ftello64@plt+0x4480>
   15e48:	ldr	r3, [r0, #52]	; 0x34
   15e4c:	mov	r0, r5
   15e50:	mov	r1, r6
   15e54:	mov	r2, r4
   15e58:	pop	{r4, r5, r6, sl, fp, lr}
   15e5c:	b	14dac <ftello64@plt+0x33cc>
   15e60:	movw	r1, #63429	; 0xf7c5
   15e64:	mov	r0, r5
   15e68:	movt	r1, #1
   15e6c:	pop	{r4, r5, r6, sl, fp, lr}
   15e70:	b	14c68 <ftello64@plt+0x3288>
   15e74:	push	{r4, r5, r6, sl, fp, lr}
   15e78:	add	fp, sp, #16
   15e7c:	mov	r5, r0
   15e80:	ldr	r0, [r0, #4]
   15e84:	mov	r4, r2
   15e88:	mov	r6, r1
   15e8c:	bl	158bc <ftello64@plt+0x3edc>
   15e90:	cmp	r0, #0
   15e94:	beq	15eb0 <ftello64@plt+0x44d0>
   15e98:	ldr	r3, [r0, #56]	; 0x38
   15e9c:	mov	r0, r5
   15ea0:	mov	r1, r6
   15ea4:	mov	r2, r4
   15ea8:	pop	{r4, r5, r6, sl, fp, lr}
   15eac:	b	14dac <ftello64@plt+0x33cc>
   15eb0:	movw	r1, #63450	; 0xf7da
   15eb4:	mov	r0, r5
   15eb8:	movt	r1, #1
   15ebc:	pop	{r4, r5, r6, sl, fp, lr}
   15ec0:	b	14c68 <ftello64@plt+0x3288>
   15ec4:	push	{r4, r5, r6, sl, fp, lr}
   15ec8:	add	fp, sp, #16
   15ecc:	mov	r5, r0
   15ed0:	ldr	r0, [r0, #4]
   15ed4:	mov	r4, r2
   15ed8:	mov	r6, r1
   15edc:	bl	158bc <ftello64@plt+0x3edc>
   15ee0:	cmp	r0, #0
   15ee4:	beq	15f00 <ftello64@plt+0x4520>
   15ee8:	ldr	r3, [r0, #60]	; 0x3c
   15eec:	mov	r0, r5
   15ef0:	mov	r1, r6
   15ef4:	mov	r2, r4
   15ef8:	pop	{r4, r5, r6, sl, fp, lr}
   15efc:	b	14dac <ftello64@plt+0x33cc>
   15f00:	movw	r1, #63473	; 0xf7f1
   15f04:	mov	r0, r5
   15f08:	movt	r1, #1
   15f0c:	pop	{r4, r5, r6, sl, fp, lr}
   15f10:	b	14c68 <ftello64@plt+0x3288>
   15f14:	push	{r4, r5, r6, sl, fp, lr}
   15f18:	add	fp, sp, #16
   15f1c:	mov	r5, r0
   15f20:	ldr	r0, [r0, #4]
   15f24:	mov	r4, r2
   15f28:	mov	r6, r1
   15f2c:	bl	158bc <ftello64@plt+0x3edc>
   15f30:	cmp	r0, #0
   15f34:	beq	15f50 <ftello64@plt+0x4570>
   15f38:	ldr	r3, [r0, #64]	; 0x40
   15f3c:	mov	r0, r5
   15f40:	mov	r1, r6
   15f44:	mov	r2, r4
   15f48:	pop	{r4, r5, r6, sl, fp, lr}
   15f4c:	b	14dac <ftello64@plt+0x33cc>
   15f50:	movw	r1, #63497	; 0xf809
   15f54:	mov	r0, r5
   15f58:	movt	r1, #1
   15f5c:	pop	{r4, r5, r6, sl, fp, lr}
   15f60:	b	14c68 <ftello64@plt+0x3288>
   15f64:	push	{r4, r5, r6, sl, fp, lr}
   15f68:	add	fp, sp, #16
   15f6c:	mov	r5, r0
   15f70:	ldr	r0, [r0, #4]
   15f74:	mov	r4, r2
   15f78:	mov	r6, r1
   15f7c:	bl	158bc <ftello64@plt+0x3edc>
   15f80:	cmp	r0, #0
   15f84:	beq	15fa0 <ftello64@plt+0x45c0>
   15f88:	ldr	r3, [r0, #68]	; 0x44
   15f8c:	mov	r0, r5
   15f90:	mov	r1, r6
   15f94:	mov	r2, r4
   15f98:	pop	{r4, r5, r6, sl, fp, lr}
   15f9c:	b	14dac <ftello64@plt+0x33cc>
   15fa0:	movw	r1, #63521	; 0xf821
   15fa4:	mov	r0, r5
   15fa8:	movt	r1, #1
   15fac:	pop	{r4, r5, r6, sl, fp, lr}
   15fb0:	b	14c68 <ftello64@plt+0x3288>
   15fb4:	push	{r4, r5, r6, sl, fp, lr}
   15fb8:	add	fp, sp, #16
   15fbc:	mov	r5, r0
   15fc0:	ldr	r0, [r0, #4]
   15fc4:	mov	r4, r2
   15fc8:	mov	r6, r1
   15fcc:	bl	158bc <ftello64@plt+0x3edc>
   15fd0:	cmp	r0, #0
   15fd4:	beq	15ff0 <ftello64@plt+0x4610>
   15fd8:	ldr	r3, [r0, #72]	; 0x48
   15fdc:	mov	r0, r5
   15fe0:	mov	r1, r6
   15fe4:	mov	r2, r4
   15fe8:	pop	{r4, r5, r6, sl, fp, lr}
   15fec:	b	14dac <ftello64@plt+0x33cc>
   15ff0:	movw	r1, #63542	; 0xf836
   15ff4:	mov	r0, r5
   15ff8:	movt	r1, #1
   15ffc:	pop	{r4, r5, r6, sl, fp, lr}
   16000:	b	14c68 <ftello64@plt+0x3288>
   16004:	push	{r4, r5, r6, sl, fp, lr}
   16008:	add	fp, sp, #16
   1600c:	mov	r5, r0
   16010:	ldr	r0, [r0, #4]
   16014:	mov	r4, r2
   16018:	mov	r6, r1
   1601c:	bl	158bc <ftello64@plt+0x3edc>
   16020:	cmp	r0, #0
   16024:	beq	16040 <ftello64@plt+0x4660>
   16028:	ldr	r3, [r0, #76]	; 0x4c
   1602c:	mov	r0, r5
   16030:	mov	r1, r6
   16034:	mov	r2, r4
   16038:	pop	{r4, r5, r6, sl, fp, lr}
   1603c:	b	14dac <ftello64@plt+0x33cc>
   16040:	movw	r1, #63569	; 0xf851
   16044:	mov	r0, r5
   16048:	movt	r1, #1
   1604c:	pop	{r4, r5, r6, sl, fp, lr}
   16050:	b	14c68 <ftello64@plt+0x3288>
   16054:	push	{r4, r5, r6, sl, fp, lr}
   16058:	add	fp, sp, #16
   1605c:	mov	r5, r0
   16060:	ldr	r0, [r0, #4]
   16064:	mov	r4, r2
   16068:	mov	r6, r1
   1606c:	bl	158bc <ftello64@plt+0x3edc>
   16070:	cmp	r0, #0
   16074:	beq	16090 <ftello64@plt+0x46b0>
   16078:	ldr	r3, [r0, #80]	; 0x50
   1607c:	mov	r0, r5
   16080:	mov	r1, r6
   16084:	mov	r2, r4
   16088:	pop	{r4, r5, r6, sl, fp, lr}
   1608c:	b	14dac <ftello64@plt+0x33cc>
   16090:	movw	r1, #63594	; 0xf86a
   16094:	mov	r0, r5
   16098:	movt	r1, #1
   1609c:	pop	{r4, r5, r6, sl, fp, lr}
   160a0:	b	14c68 <ftello64@plt+0x3288>
   160a4:	push	{r4, r5, r6, sl, fp, lr}
   160a8:	add	fp, sp, #16
   160ac:	mov	r5, r0
   160b0:	ldr	r0, [r0, #4]
   160b4:	mov	r4, r2
   160b8:	mov	r6, r1
   160bc:	bl	158bc <ftello64@plt+0x3edc>
   160c0:	cmp	r0, #0
   160c4:	beq	160e0 <ftello64@plt+0x4700>
   160c8:	ldr	r3, [r0, #84]	; 0x54
   160cc:	mov	r0, r5
   160d0:	mov	r1, r6
   160d4:	mov	r2, r4
   160d8:	pop	{r4, r5, r6, sl, fp, lr}
   160dc:	b	14dac <ftello64@plt+0x33cc>
   160e0:	movw	r1, #63618	; 0xf882
   160e4:	mov	r0, r5
   160e8:	movt	r1, #1
   160ec:	pop	{r4, r5, r6, sl, fp, lr}
   160f0:	b	14c68 <ftello64@plt+0x3288>
   160f4:	push	{r4, r5, r6, sl, fp, lr}
   160f8:	add	fp, sp, #16
   160fc:	mov	r5, r0
   16100:	ldr	r0, [r0, #4]
   16104:	mov	r4, r2
   16108:	mov	r6, r1
   1610c:	bl	158bc <ftello64@plt+0x3edc>
   16110:	cmp	r0, #0
   16114:	beq	16130 <ftello64@plt+0x4750>
   16118:	ldr	r3, [r0, #88]	; 0x58
   1611c:	mov	r0, r5
   16120:	mov	r1, r6
   16124:	mov	r2, r4
   16128:	pop	{r4, r5, r6, sl, fp, lr}
   1612c:	b	14dac <ftello64@plt+0x33cc>
   16130:	movw	r1, #63644	; 0xf89c
   16134:	mov	r0, r5
   16138:	movt	r1, #1
   1613c:	pop	{r4, r5, r6, sl, fp, lr}
   16140:	b	14c68 <ftello64@plt+0x3288>
   16144:	push	{r4, r5, r6, sl, fp, lr}
   16148:	add	fp, sp, #16
   1614c:	mov	r5, r0
   16150:	ldr	r0, [r0, #4]
   16154:	mov	r4, r2
   16158:	mov	r6, r1
   1615c:	bl	158bc <ftello64@plt+0x3edc>
   16160:	cmp	r0, #0
   16164:	beq	16180 <ftello64@plt+0x47a0>
   16168:	ldr	r3, [r0, #92]	; 0x5c
   1616c:	mov	r0, r5
   16170:	mov	r1, r6
   16174:	mov	r2, r4
   16178:	pop	{r4, r5, r6, sl, fp, lr}
   1617c:	b	14dac <ftello64@plt+0x33cc>
   16180:	movw	r1, #63669	; 0xf8b5
   16184:	mov	r0, r5
   16188:	movt	r1, #1
   1618c:	pop	{r4, r5, r6, sl, fp, lr}
   16190:	b	14c68 <ftello64@plt+0x3288>
   16194:	push	{r4, r5, r6, sl, fp, lr}
   16198:	add	fp, sp, #16
   1619c:	mov	r5, r0
   161a0:	ldr	r0, [r0, #4]
   161a4:	mov	r4, r2
   161a8:	mov	r6, r1
   161ac:	bl	158bc <ftello64@plt+0x3edc>
   161b0:	cmp	r0, #0
   161b4:	beq	161d0 <ftello64@plt+0x47f0>
   161b8:	ldr	r3, [r0, #96]	; 0x60
   161bc:	mov	r0, r5
   161c0:	mov	r1, r6
   161c4:	mov	r2, r4
   161c8:	pop	{r4, r5, r6, sl, fp, lr}
   161cc:	b	14dac <ftello64@plt+0x33cc>
   161d0:	movw	r1, #63696	; 0xf8d0
   161d4:	mov	r0, r5
   161d8:	movt	r1, #1
   161dc:	pop	{r4, r5, r6, sl, fp, lr}
   161e0:	b	14c68 <ftello64@plt+0x3288>
   161e4:	push	{r4, r5, r6, sl, fp, lr}
   161e8:	add	fp, sp, #16
   161ec:	mov	r5, r0
   161f0:	ldr	r0, [r0, #4]
   161f4:	mov	r4, r2
   161f8:	mov	r6, r1
   161fc:	bl	158bc <ftello64@plt+0x3edc>
   16200:	cmp	r0, #0
   16204:	beq	16220 <ftello64@plt+0x4840>
   16208:	ldr	r3, [r0, #100]	; 0x64
   1620c:	mov	r0, r5
   16210:	mov	r1, r6
   16214:	mov	r2, r4
   16218:	pop	{r4, r5, r6, sl, fp, lr}
   1621c:	b	14dac <ftello64@plt+0x33cc>
   16220:	movw	r1, #63724	; 0xf8ec
   16224:	mov	r0, r5
   16228:	movt	r1, #1
   1622c:	pop	{r4, r5, r6, sl, fp, lr}
   16230:	b	14c68 <ftello64@plt+0x3288>
   16234:	push	{r4, r5, r6, sl, fp, lr}
   16238:	add	fp, sp, #16
   1623c:	mov	r5, r0
   16240:	ldr	r0, [r0, #4]
   16244:	mov	r4, r2
   16248:	mov	r6, r1
   1624c:	bl	158bc <ftello64@plt+0x3edc>
   16250:	cmp	r0, #0
   16254:	beq	16270 <ftello64@plt+0x4890>
   16258:	ldr	r3, [r0, #104]	; 0x68
   1625c:	mov	r0, r5
   16260:	mov	r1, r6
   16264:	mov	r2, r4
   16268:	pop	{r4, r5, r6, sl, fp, lr}
   1626c:	b	14dac <ftello64@plt+0x33cc>
   16270:	movw	r1, #63752	; 0xf908
   16274:	mov	r0, r5
   16278:	movt	r1, #1
   1627c:	pop	{r4, r5, r6, sl, fp, lr}
   16280:	b	14c68 <ftello64@plt+0x3288>
   16284:	push	{r4, r5, r6, sl, fp, lr}
   16288:	add	fp, sp, #16
   1628c:	mov	r5, r0
   16290:	ldr	r0, [r0, #4]
   16294:	mov	r4, r2
   16298:	mov	r6, r1
   1629c:	bl	158bc <ftello64@plt+0x3edc>
   162a0:	cmp	r0, #0
   162a4:	beq	162c0 <ftello64@plt+0x48e0>
   162a8:	ldr	r3, [r0, #108]	; 0x6c
   162ac:	mov	r0, r5
   162b0:	mov	r1, r6
   162b4:	mov	r2, r4
   162b8:	pop	{r4, r5, r6, sl, fp, lr}
   162bc:	b	14dac <ftello64@plt+0x33cc>
   162c0:	movw	r1, #63777	; 0xf921
   162c4:	mov	r0, r5
   162c8:	movt	r1, #1
   162cc:	pop	{r4, r5, r6, sl, fp, lr}
   162d0:	b	14c68 <ftello64@plt+0x3288>
   162d4:	push	{r4, r5, r6, sl, fp, lr}
   162d8:	add	fp, sp, #16
   162dc:	mov	r5, r0
   162e0:	ldr	r0, [r0, #4]
   162e4:	mov	r4, r2
   162e8:	mov	r6, r1
   162ec:	bl	158bc <ftello64@plt+0x3edc>
   162f0:	cmp	r0, #0
   162f4:	beq	16310 <ftello64@plt+0x4930>
   162f8:	ldr	r3, [r0, #112]	; 0x70
   162fc:	mov	r0, r5
   16300:	mov	r1, r6
   16304:	mov	r2, r4
   16308:	pop	{r4, r5, r6, sl, fp, lr}
   1630c:	b	14dac <ftello64@plt+0x33cc>
   16310:	movw	r1, #63807	; 0xf93f
   16314:	mov	r0, r5
   16318:	movt	r1, #1
   1631c:	pop	{r4, r5, r6, sl, fp, lr}
   16320:	b	14c68 <ftello64@plt+0x3288>
   16324:	push	{r4, r5, r6, sl, fp, lr}
   16328:	add	fp, sp, #16
   1632c:	mov	r4, r2
   16330:	mov	r6, r0
   16334:	ldr	r2, [r0, #4]
   16338:	ldr	r0, [r0, #8]
   1633c:	mov	r5, r1
   16340:	movw	r1, #35111	; 0x8927
   16344:	bl	18308 <argp_parse@@Base+0x134c>
   16348:	cmn	r0, #1
   1634c:	bgt	16364 <ftello64@plt+0x4984>
   16350:	mov	r0, r6
   16354:	mov	r1, r5
   16358:	mov	r2, r4
   1635c:	mov	r3, #1
   16360:	bl	14eb4 <ftello64@plt+0x34d4>
   16364:	movw	r1, #5972	; 0x1754
   16368:	mov	r3, #1
   1636c:	movt	r1, #3
   16370:	ldr	r0, [r1]
   16374:	cmp	r0, #0
   16378:	beq	163b8 <ftello64@plt+0x49d8>
   1637c:	ldr	r0, [r6, #4]
   16380:	add	r1, r1, #8
   16384:	ldrh	r0, [r0, #16]
   16388:	ldr	r2, [r1]
   1638c:	cmp	r2, r0
   16390:	beq	163ac <ftello64@plt+0x49cc>
   16394:	add	r2, r1, #16
   16398:	ldr	r1, [r1, #8]
   1639c:	cmp	r1, #0
   163a0:	mov	r1, r2
   163a4:	bne	16388 <ftello64@plt+0x49a8>
   163a8:	b	163b8 <ftello64@plt+0x49d8>
   163ac:	ldr	r0, [r1, #4]
   163b0:	clz	r0, r0
   163b4:	lsr	r3, r0, #5
   163b8:	mov	r0, r6
   163bc:	mov	r1, r5
   163c0:	mov	r2, r4
   163c4:	pop	{r4, r5, r6, sl, fp, lr}
   163c8:	b	14eb4 <ftello64@plt+0x34d4>
   163cc:	push	{r4, sl, fp, lr}
   163d0:	add	fp, sp, #8
   163d4:	mov	r4, r0
   163d8:	ldr	r2, [r0, #4]
   163dc:	ldr	r0, [r0, #8]
   163e0:	movw	r1, #35111	; 0x8927
   163e4:	bl	18308 <argp_parse@@Base+0x134c>
   163e8:	cmn	r0, #1
   163ec:	ble	16430 <ftello64@plt+0x4a50>
   163f0:	movw	r1, #5972	; 0x1754
   163f4:	movt	r1, #3
   163f8:	ldr	r0, [r1]
   163fc:	cmp	r0, #0
   16400:	beq	1646c <ftello64@plt+0x4a8c>
   16404:	ldr	r0, [r4, #4]
   16408:	add	r1, r1, #8
   1640c:	ldrh	r2, [r0, #16]!
   16410:	ldr	r3, [r1]
   16414:	cmp	r3, r2
   16418:	beq	16450 <ftello64@plt+0x4a70>
   1641c:	ldr	r3, [r1, #8]
   16420:	add	r1, r1, #16
   16424:	cmp	r3, #0
   16428:	bne	16410 <ftello64@plt+0x4a30>
   1642c:	b	1646c <ftello64@plt+0x4a8c>
   16430:	bl	11848 <__errno_location@plt>
   16434:	ldr	r1, [r0]
   16438:	ldr	r3, [r4, #4]
   1643c:	movw	r2, #63834	; 0xf95a
   16440:	mov	r0, #1
   16444:	movt	r2, #1
   16448:	pop	{r4, sl, fp, lr}
   1644c:	b	11794 <error@plt>
   16450:	ldr	r2, [r1, #4]
   16454:	cmp	r2, #0
   16458:	beq	1646c <ftello64@plt+0x4a8c>
   1645c:	add	r1, r0, #2
   16460:	mov	r0, r4
   16464:	pop	{r4, sl, fp, lr}
   16468:	bx	r2
   1646c:	movw	r1, #63874	; 0xf982
   16470:	mov	r0, r4
   16474:	movt	r1, #1
   16478:	pop	{r4, sl, fp, lr}
   1647c:	b	14c68 <ftello64@plt+0x3288>
   16480:	push	{r4, r5, r6, sl, fp, lr}
   16484:	add	fp, sp, #16
   16488:	mov	r4, r2
   1648c:	mov	r6, r0
   16490:	ldr	r2, [r0, #4]
   16494:	ldr	r0, [r0, #8]
   16498:	mov	r5, r1
   1649c:	movw	r1, #35111	; 0x8927
   164a0:	bl	18308 <argp_parse@@Base+0x134c>
   164a4:	lsr	r3, r0, #31
   164a8:	mov	r0, r6
   164ac:	mov	r1, r5
   164b0:	mov	r2, r4
   164b4:	pop	{r4, r5, r6, sl, fp, lr}
   164b8:	b	14eb4 <ftello64@plt+0x34d4>
   164bc:	push	{r4, sl, fp, lr}
   164c0:	add	fp, sp, #8
   164c4:	mov	r4, r0
   164c8:	ldr	r2, [r0, #4]
   164cc:	ldr	r0, [r0, #8]
   164d0:	movw	r1, #35111	; 0x8927
   164d4:	bl	18308 <argp_parse@@Base+0x134c>
   164d8:	cmn	r0, #1
   164dc:	ble	16528 <ftello64@plt+0x4b48>
   164e0:	movw	r0, #5972	; 0x1754
   164e4:	movt	r0, #3
   164e8:	ldr	r1, [r0]
   164ec:	cmp	r1, #0
   164f0:	beq	1651c <ftello64@plt+0x4b3c>
   164f4:	ldr	r1, [r4, #4]
   164f8:	add	r0, r0, #8
   164fc:	ldrh	r1, [r1, #16]
   16500:	ldr	r2, [r0]
   16504:	cmp	r2, r1
   16508:	beq	16548 <ftello64@plt+0x4b68>
   1650c:	ldr	r2, [r0, #8]
   16510:	add	r0, r0, #16
   16514:	cmp	r2, #0
   16518:	bne	16500 <ftello64@plt+0x4b20>
   1651c:	movw	r1, #63891	; 0xf993
   16520:	movt	r1, #1
   16524:	b	1654c <ftello64@plt+0x4b6c>
   16528:	bl	11848 <__errno_location@plt>
   1652c:	ldr	r1, [r0]
   16530:	ldr	r3, [r4, #4]
   16534:	movw	r2, #63834	; 0xf95a
   16538:	mov	r0, #1
   1653c:	movt	r2, #1
   16540:	pop	{r4, sl, fp, lr}
   16544:	b	11794 <error@plt>
   16548:	ldr	r1, [r0, #-4]
   1654c:	mov	r0, r4
   16550:	pop	{r4, sl, fp, lr}
   16554:	b	14c68 <ftello64@plt+0x3288>
   16558:	push	{r4, r5, r6, sl, fp, lr}
   1655c:	add	fp, sp, #16
   16560:	mov	r4, r2
   16564:	mov	r6, r0
   16568:	ldr	r2, [r0, #4]
   1656c:	ldr	r0, [r0, #8]
   16570:	mov	r5, r1
   16574:	movw	r1, #35101	; 0x891d
   16578:	bl	18308 <argp_parse@@Base+0x134c>
   1657c:	lsr	r3, r0, #31
   16580:	mov	r0, r6
   16584:	mov	r1, r5
   16588:	mov	r2, r4
   1658c:	pop	{r4, r5, r6, sl, fp, lr}
   16590:	b	14eb4 <ftello64@plt+0x34d4>
   16594:	push	{r4, r5, r6, sl, fp, lr}
   16598:	add	fp, sp, #16
   1659c:	mov	r5, r2
   165a0:	mov	r4, r0
   165a4:	ldr	r2, [r0, #4]
   165a8:	ldr	r0, [r0, #8]
   165ac:	mov	r6, r1
   165b0:	movw	r1, #35101	; 0x891d
   165b4:	bl	18308 <argp_parse@@Base+0x134c>
   165b8:	cmn	r0, #1
   165bc:	ble	165e4 <ftello64@plt+0x4c04>
   165c0:	ldr	r0, [r4, #4]
   165c4:	mov	r1, r6
   165c8:	mov	r2, r5
   165cc:	ldr	r3, [r0, #16]
   165d0:	mov	r0, r4
   165d4:	cmp	r3, #0
   165d8:	movweq	r3, #1
   165dc:	pop	{r4, r5, r6, sl, fp, lr}
   165e0:	b	14c98 <ftello64@plt+0x32b8>
   165e4:	bl	11848 <__errno_location@plt>
   165e8:	ldr	r1, [r0]
   165ec:	ldr	r3, [r4, #4]
   165f0:	movw	r2, #62412	; 0xf3cc
   165f4:	mov	r0, #1
   165f8:	movt	r2, #1
   165fc:	pop	{r4, r5, r6, sl, fp, lr}
   16600:	b	11794 <error@plt>
   16604:	push	{r4, r5, r6, sl, fp, lr}
   16608:	add	fp, sp, #16
   1660c:	mov	r4, r2
   16610:	mov	r6, r0
   16614:	ldr	r2, [r0, #4]
   16618:	ldr	r0, [r0, #8]
   1661c:	mov	r5, r1
   16620:	movw	r1, #35138	; 0x8942
   16624:	bl	18308 <argp_parse@@Base+0x134c>
   16628:	cmp	r0, #0
   1662c:	bmi	16640 <ftello64@plt+0x4c60>
   16630:	ldr	r0, [r6, #4]
   16634:	ldr	r0, [r0, #16]
   16638:	lsr	r3, r0, #31
   1663c:	b	16644 <ftello64@plt+0x4c64>
   16640:	mov	r3, #1
   16644:	mov	r0, r6
   16648:	mov	r1, r5
   1664c:	mov	r2, r4
   16650:	pop	{r4, r5, r6, sl, fp, lr}
   16654:	b	14eb4 <ftello64@plt+0x34d4>
   16658:	push	{r4, r5, r6, sl, fp, lr}
   1665c:	add	fp, sp, #16
   16660:	mov	r5, r2
   16664:	mov	r4, r0
   16668:	ldr	r2, [r0, #4]
   1666c:	ldr	r0, [r0, #8]
   16670:	mov	r6, r1
   16674:	movw	r1, #35138	; 0x8942
   16678:	bl	18308 <argp_parse@@Base+0x134c>
   1667c:	cmn	r0, #1
   16680:	ble	166a0 <ftello64@plt+0x4cc0>
   16684:	ldr	r0, [r4, #4]
   16688:	mov	r1, r6
   1668c:	mov	r2, r5
   16690:	ldr	r3, [r0, #16]
   16694:	mov	r0, r4
   16698:	pop	{r4, r5, r6, sl, fp, lr}
   1669c:	b	14c98 <ftello64@plt+0x32b8>
   166a0:	bl	11848 <__errno_location@plt>
   166a4:	ldr	r1, [r0]
   166a8:	ldr	r3, [r4, #4]
   166ac:	movw	r2, #63908	; 0xf9a4
   166b0:	mov	r0, #1
   166b4:	movt	r2, #1
   166b8:	pop	{r4, r5, r6, sl, fp, lr}
   166bc:	b	11794 <error@plt>
   166c0:	push	{r4, r5, fp, lr}
   166c4:	add	fp, sp, #8
   166c8:	sub	sp, sp, #8
   166cc:	mov	r5, r1
   166d0:	mov	r4, r0
   166d4:	cmp	r0, #0
   166d8:	bne	166f4 <ftello64@plt+0x4d14>
   166dc:	movw	r2, #64108	; 0xfa6c
   166e0:	mov	r0, #1
   166e4:	mov	r1, #0
   166e8:	mov	r3, r5
   166ec:	movt	r2, #1
   166f0:	bl	11794 <error@plt>
   166f4:	ldrb	r0, [r4, #4]
   166f8:	tst	r0, #1
   166fc:	bne	16748 <ftello64@plt+0x4d68>
   16700:	mov	r0, #8
   16704:	bl	19340 <_obstack_memory_used@@Base+0xcd0>
   16708:	cmp	r0, #0
   1670c:	str	r0, [r4, #8]
   16710:	bne	16730 <ftello64@plt+0x4d50>
   16714:	bl	11848 <__errno_location@plt>
   16718:	ldr	r1, [r0]
   1671c:	movw	r2, #64147	; 0xfa93
   16720:	mov	r0, #1
   16724:	movt	r2, #1
   16728:	bl	11794 <error@plt>
   1672c:	ldr	r0, [r4, #8]
   16730:	mov	r1, #0
   16734:	str	r1, [r0]
   16738:	ldr	r1, [r4, #4]
   1673c:	orr	r1, r1, #1
   16740:	str	r1, [r4, #4]
   16744:	b	1674c <ftello64@plt+0x4d6c>
   16748:	ldr	r0, [r4, #8]
   1674c:	ldrb	r0, [r0]
   16750:	tst	r0, #1
   16754:	beq	16770 <ftello64@plt+0x4d90>
   16758:	ldr	r3, [r4]
   1675c:	movw	r2, #64199	; 0xfac7
   16760:	mov	r0, #1
   16764:	mov	r1, #0
   16768:	movt	r2, #1
   1676c:	bl	11794 <error@plt>
   16770:	add	r1, sp, #4
   16774:	mov	r0, r5
   16778:	mov	r2, #0
   1677c:	bl	116a4 <strtol@plt>
   16780:	ldr	r1, [r4, #8]
   16784:	str	r0, [r1, #4]
   16788:	ldrb	r0, [r5]
   1678c:	cmp	r0, #0
   16790:	beq	167a4 <ftello64@plt+0x4dc4>
   16794:	ldr	r0, [sp, #4]
   16798:	ldrb	r0, [r0]
   1679c:	cmp	r0, #0
   167a0:	beq	167c8 <ftello64@plt+0x4de8>
   167a4:	ldr	r0, [r4]
   167a8:	movw	r2, #64242	; 0xfaf2
   167ac:	mov	r1, #0
   167b0:	mov	r3, r5
   167b4:	movt	r2, #1
   167b8:	str	r0, [sp]
   167bc:	mov	r0, #1
   167c0:	bl	11794 <error@plt>
   167c4:	ldr	r1, [r4, #8]
   167c8:	ldr	r0, [r1]
   167cc:	orr	r0, r0, #1
   167d0:	str	r0, [r1]
   167d4:	sub	sp, fp, #8
   167d8:	pop	{r4, r5, fp, pc}
   167dc:	mov	r3, r0
   167e0:	mov	r0, #0
   167e4:	cmp	r1, #84	; 0x54
   167e8:	bxne	lr
   167ec:	push	{fp, lr}
   167f0:	mov	fp, sp
   167f4:	ldr	r0, [r3]
   167f8:	mov	r1, r2
   167fc:	bl	166c0 <ftello64@plt+0x4ce0>
   16800:	mov	r0, #1
   16804:	pop	{fp, lr}
   16808:	bx	lr
   1680c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16810:	add	fp, sp, #28
   16814:	sub	sp, sp, #4
   16818:	mov	r4, r0
   1681c:	ldr	r0, [r2]
   16820:	mov	r5, r2
   16824:	mov	r6, r1
   16828:	bl	12b60 <ftello64@plt+0x1180>
   1682c:	mov	sl, #1
   16830:	cmp	r6, #2
   16834:	str	r0, [r4]
   16838:	blt	16b80 <ftello64@plt+0x51a0>
   1683c:	movw	r7, #61242	; 0xef3a
   16840:	sub	r9, r6, #1
   16844:	movw	r6, #61184	; 0xef00
   16848:	add	r5, r5, #4
   1684c:	mov	sl, #0
   16850:	movt	r7, #1
   16854:	movt	r6, #1
   16858:	cmp	sl, #8
   1685c:	bhi	16a7c <ftello64@plt+0x509c>
   16860:	add	r0, pc, #0
   16864:	ldr	pc, [r0, sl, lsl #2]
   16868:	andeq	r6, r1, ip, lsl #17
   1686c:	andeq	r6, r1, r4, asr #17
   16870:	andeq	r6, r1, r0, lsl sl
   16874:	andeq	r6, r1, r0, lsr #20
   16878:	andeq	r6, r1, r0, lsr sl
   1687c:	andeq	r6, r1, r0, asr #20
   16880:	andeq	r6, r1, r0, asr sl
   16884:	andeq	r6, r1, r0, ror #20
   16888:	andeq	r6, r1, r0, ror sl
   1688c:	ldr	r8, [r5]
   16890:	movw	r1, #60729	; 0xed39
   16894:	movt	r1, #1
   16898:	mov	r0, r8
   1689c:	bl	11698 <strcmp@plt>
   168a0:	cmp	r0, #0
   168a4:	beq	16a7c <ftello64@plt+0x509c>
   168a8:	movw	r1, #64318	; 0xfb3e
   168ac:	mov	r0, r8
   168b0:	movt	r1, #1
   168b4:	bl	11698 <strcmp@plt>
   168b8:	cmp	r0, #0
   168bc:	bne	168c8 <ftello64@plt+0x4ee8>
   168c0:	b	16b8c <ftello64@plt+0x51ac>
   168c4:	ldr	r8, [r5]
   168c8:	mov	r0, r8
   168cc:	mov	r1, r7
   168d0:	bl	11698 <strcmp@plt>
   168d4:	cmp	r0, #0
   168d8:	beq	16a90 <ftello64@plt+0x50b0>
   168dc:	mov	r0, r8
   168e0:	mov	r1, r6
   168e4:	bl	11698 <strcmp@plt>
   168e8:	mov	sl, #3
   168ec:	cmp	r0, #0
   168f0:	beq	16a80 <ftello64@plt+0x50a0>
   168f4:	movw	r1, #64361	; 0xfb69
   168f8:	mov	r0, r8
   168fc:	movt	r1, #1
   16900:	bl	11698 <strcmp@plt>
   16904:	cmp	r0, #0
   16908:	beq	16a80 <ftello64@plt+0x50a0>
   1690c:	movw	r1, #60520	; 0xec68
   16910:	mov	r0, r8
   16914:	movt	r1, #1
   16918:	bl	11698 <strcmp@plt>
   1691c:	cmp	r0, #0
   16920:	beq	16a98 <ftello64@plt+0x50b8>
   16924:	movw	r1, #64373	; 0xfb75
   16928:	mov	r0, r8
   1692c:	movt	r1, #1
   16930:	bl	11698 <strcmp@plt>
   16934:	mov	sl, #5
   16938:	cmp	r0, #0
   1693c:	beq	16a80 <ftello64@plt+0x50a0>
   16940:	movw	r1, #61581	; 0xf08d
   16944:	mov	r0, r8
   16948:	movt	r1, #1
   1694c:	bl	11698 <strcmp@plt>
   16950:	cmp	r0, #0
   16954:	beq	16a80 <ftello64@plt+0x50a0>
   16958:	movw	r1, #64379	; 0xfb7b
   1695c:	mov	r0, r8
   16960:	movt	r1, #1
   16964:	bl	11698 <strcmp@plt>
   16968:	cmp	r0, #0
   1696c:	beq	16a80 <ftello64@plt+0x50a0>
   16970:	movw	r1, #61282	; 0xef62
   16974:	mov	r0, r8
   16978:	movt	r1, #1
   1697c:	bl	11698 <strcmp@plt>
   16980:	cmp	r0, #0
   16984:	beq	16aa0 <ftello64@plt+0x50c0>
   16988:	movw	r1, #61252	; 0xef44
   1698c:	mov	r0, r8
   16990:	movt	r1, #1
   16994:	bl	11698 <strcmp@plt>
   16998:	cmp	r0, #0
   1699c:	beq	16aa8 <ftello64@plt+0x50c8>
   169a0:	movw	r1, #64386	; 0xfb82
   169a4:	mov	r0, r8
   169a8:	movt	r1, #1
   169ac:	bl	11698 <strcmp@plt>
   169b0:	cmp	r0, #0
   169b4:	beq	16ab0 <ftello64@plt+0x50d0>
   169b8:	movw	r1, #61370	; 0xefba
   169bc:	mov	r0, r8
   169c0:	movt	r1, #1
   169c4:	bl	11698 <strcmp@plt>
   169c8:	cmp	r0, #0
   169cc:	beq	16ab8 <ftello64@plt+0x50d8>
   169d0:	movw	r1, #61415	; 0xefe7
   169d4:	mov	r0, r8
   169d8:	movt	r1, #1
   169dc:	bl	11698 <strcmp@plt>
   169e0:	cmp	r0, #0
   169e4:	beq	16acc <ftello64@plt+0x50ec>
   169e8:	mov	r0, r8
   169ec:	mov	r1, sp
   169f0:	bl	11fd0 <ftello64@plt+0x5f0>
   169f4:	mov	r1, r0
   169f8:	ldr	r0, [r4]
   169fc:	mvn	r2, #72	; 0x48
   16a00:	tst	r1, r2
   16a04:	beq	16ae4 <ftello64@plt+0x5104>
   16a08:	ldr	r2, [sp]
   16a0c:	b	16ac4 <ftello64@plt+0x50e4>
   16a10:	ldr	r1, [r5]
   16a14:	ldr	r0, [r4]
   16a18:	bl	12d94 <ftello64@plt+0x13b4>
   16a1c:	b	16a7c <ftello64@plt+0x509c>
   16a20:	ldr	r1, [r5]
   16a24:	ldr	r0, [r4]
   16a28:	bl	131e0 <ftello64@plt+0x1800>
   16a2c:	b	16a7c <ftello64@plt+0x509c>
   16a30:	ldr	r1, [r5]
   16a34:	ldr	r0, [r4]
   16a38:	bl	12c8c <ftello64@plt+0x12ac>
   16a3c:	b	16a7c <ftello64@plt+0x509c>
   16a40:	ldr	r1, [r5]
   16a44:	ldr	r0, [r4]
   16a48:	bl	12e18 <ftello64@plt+0x1438>
   16a4c:	b	16a7c <ftello64@plt+0x509c>
   16a50:	ldr	r1, [r5]
   16a54:	ldr	r0, [r4]
   16a58:	bl	12e9c <ftello64@plt+0x14bc>
   16a5c:	b	16a7c <ftello64@plt+0x509c>
   16a60:	ldr	r1, [r5]
   16a64:	ldr	r0, [r4]
   16a68:	bl	12f6c <ftello64@plt+0x158c>
   16a6c:	b	16a7c <ftello64@plt+0x509c>
   16a70:	ldr	r1, [r5]
   16a74:	ldr	r0, [r4]
   16a78:	bl	166c0 <ftello64@plt+0x4ce0>
   16a7c:	mov	sl, #1
   16a80:	subs	r9, r9, #1
   16a84:	add	r5, r5, #4
   16a88:	bne	16858 <ftello64@plt+0x4e78>
   16a8c:	b	16af0 <ftello64@plt+0x5110>
   16a90:	mov	sl, #2
   16a94:	b	16a80 <ftello64@plt+0x50a0>
   16a98:	mov	sl, #4
   16a9c:	b	16a80 <ftello64@plt+0x50a0>
   16aa0:	mov	sl, #7
   16aa4:	b	16a80 <ftello64@plt+0x50a0>
   16aa8:	mov	sl, #6
   16aac:	b	16a80 <ftello64@plt+0x50a0>
   16ab0:	mov	sl, #8
   16ab4:	b	16a80 <ftello64@plt+0x50a0>
   16ab8:	ldr	r0, [r4]
   16abc:	mov	r1, #65	; 0x41
   16ac0:	mov	r2, #0
   16ac4:	bl	130c8 <ftello64@plt+0x16e8>
   16ac8:	b	16a7c <ftello64@plt+0x509c>
   16acc:	ldr	r0, [r4]
   16ad0:	mov	r1, #1
   16ad4:	mov	r2, #1
   16ad8:	mov	sl, #1
   16adc:	bl	130c8 <ftello64@plt+0x16e8>
   16ae0:	b	16a80 <ftello64@plt+0x50a0>
   16ae4:	ldr	r1, [r5]
   16ae8:	bl	12c08 <ftello64@plt+0x1228>
   16aec:	b	16a7c <ftello64@plt+0x509c>
   16af0:	sub	r0, sl, #1
   16af4:	cmp	r0, #7
   16af8:	bhi	16b7c <ftello64@plt+0x519c>
   16afc:	movw	r2, #64397	; 0xfb8d
   16b00:	add	r1, pc, #4
   16b04:	movt	r2, #1
   16b08:	ldr	pc, [r1, r0, lsl #2]
   16b0c:	andeq	r6, r1, r0, lsl #23
   16b10:	andeq	r6, r1, r0, ror fp
   16b14:	andeq	r6, r1, ip, lsr #22
   16b18:	andeq	r6, r1, r8, lsr fp
   16b1c:	andeq	r6, r1, r4, asr #22
   16b20:	andeq	r6, r1, r0, asr fp
   16b24:	andeq	r6, r1, ip, asr fp
   16b28:	andeq	r6, r1, r8, ror #22
   16b2c:	movw	r2, #64437	; 0xfbb5
   16b30:	movt	r2, #1
   16b34:	b	16b70 <ftello64@plt+0x5190>
   16b38:	movw	r2, #64491	; 0xfbeb
   16b3c:	movt	r2, #1
   16b40:	b	16b70 <ftello64@plt+0x5190>
   16b44:	movw	r2, #64529	; 0xfc11
   16b48:	movt	r2, #1
   16b4c:	b	16b70 <ftello64@plt+0x5190>
   16b50:	movw	r2, #64603	; 0xfc5b
   16b54:	movt	r2, #1
   16b58:	b	16b70 <ftello64@plt+0x5190>
   16b5c:	movw	r2, #64566	; 0xfc36
   16b60:	movt	r2, #1
   16b64:	b	16b70 <ftello64@plt+0x5190>
   16b68:	movw	r2, #64637	; 0xfc7d
   16b6c:	movt	r2, #1
   16b70:	mov	r0, #0
   16b74:	mov	r1, #0
   16b78:	bl	11794 <error@plt>
   16b7c:	mov	sl, #0
   16b80:	mov	r0, sl
   16b84:	sub	sp, fp, #28
   16b88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16b8c:	movw	r2, #64324	; 0xfb44
   16b90:	mov	r0, #0
   16b94:	mov	r1, #0
   16b98:	mov	r3, r8
   16b9c:	mov	sl, #0
   16ba0:	movt	r2, #1
   16ba4:	bl	11794 <error@plt>
   16ba8:	b	16b80 <ftello64@plt+0x51a0>
   16bac:	push	{r4, sl, fp, lr}
   16bb0:	add	fp, sp, #8
   16bb4:	mov	r4, r1
   16bb8:	ldrb	r1, [r2]
   16bbc:	tst	r1, #1
   16bc0:	beq	16c20 <ftello64@plt+0x5240>
   16bc4:	ldr	r1, [r2, #4]
   16bc8:	mov	r2, r4
   16bcc:	str	r1, [r4, #16]
   16bd0:	movw	r1, #35139	; 0x8943
   16bd4:	bl	18308 <argp_parse@@Base+0x134c>
   16bd8:	cmn	r0, #1
   16bdc:	bgt	16bf8 <ftello64@plt+0x5218>
   16be0:	bl	11848 <__errno_location@plt>
   16be4:	ldr	r1, [r0]
   16be8:	movw	r2, #64678	; 0xfca6
   16bec:	mov	r0, #0
   16bf0:	movt	r2, #1
   16bf4:	bl	11794 <error@plt>
   16bf8:	movw	r0, #7060	; 0x1b94
   16bfc:	movt	r0, #3
   16c00:	ldr	r0, [r0]
   16c04:	cmp	r0, #0
   16c08:	beq	16c20 <ftello64@plt+0x5240>
   16c0c:	ldr	r2, [r4, #16]
   16c10:	movw	r0, #64699	; 0xfcbb
   16c14:	mov	r1, r4
   16c18:	movt	r0, #1
   16c1c:	bl	116b0 <printf@plt>
   16c20:	mov	r0, #0
   16c24:	pop	{r4, sl, fp, pc}
   16c28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16c2c:	add	fp, sp, #28
   16c30:	sub	sp, sp, #44	; 0x2c
   16c34:	mov	r0, #2
   16c38:	mov	r1, #2
   16c3c:	mov	r2, #0
   16c40:	mov	r6, #0
   16c44:	bl	11974 <socket@plt>
   16c48:	cmp	r0, #0
   16c4c:	str	r0, [sp, #4]
   16c50:	bmi	16dc0 <ftello64@plt+0x53e0>
   16c54:	movw	r0, #64789	; 0xfd15
   16c58:	sub	r2, fp, #32
   16c5c:	mov	r1, #0
   16c60:	mov	r6, #0
   16c64:	movt	r0, #1
   16c68:	bl	18a28 <_obstack_memory_used@@Base+0x3b8>
   16c6c:	cmp	r0, #0
   16c70:	beq	16dc0 <ftello64@plt+0x53e0>
   16c74:	ldr	r6, [fp, #-32]	; 0xffffffe0
   16c78:	mov	r5, r0
   16c7c:	mov	r4, #0
   16c80:	sub	r1, r5, r0
   16c84:	add	r0, r0, #1
   16c88:	add	r2, r1, r6
   16c8c:	mov	r1, #58	; 0x3a
   16c90:	bl	118a8 <memchr@plt>
   16c94:	add	r4, r4, #8
   16c98:	cmp	r0, #0
   16c9c:	bne	16c80 <ftello64@plt+0x52a0>
   16ca0:	mov	r0, r4
   16ca4:	bl	19340 <_obstack_memory_used@@Base+0xcd0>
   16ca8:	cmp	r0, #0
   16cac:	beq	16d9c <ftello64@plt+0x53bc>
   16cb0:	ldr	r2, [fp, #-32]	; 0xffffffe0
   16cb4:	mov	r6, r0
   16cb8:	mov	r0, r5
   16cbc:	mov	r1, #58	; 0x3a
   16cc0:	bl	118a8 <memchr@plt>
   16cc4:	cmp	r0, #0
   16cc8:	mov	r8, #0
   16ccc:	beq	16d80 <ftello64@plt+0x53a0>
   16cd0:	mov	r7, r0
   16cd4:	add	r9, sp, #8
   16cd8:	mov	sl, #0
   16cdc:	mov	r1, r7
   16ce0:	mov	r0, #0
   16ce4:	strb	r0, [r1], #1
   16ce8:	sub	r0, r1, #1
   16cec:	ldrb	r1, [r1, #-2]
   16cf0:	cmp	r1, #32
   16cf4:	beq	16d04 <ftello64@plt+0x5324>
   16cf8:	cmp	r1, #10
   16cfc:	mov	r1, r0
   16d00:	bne	16ce8 <ftello64@plt+0x5308>
   16d04:	bl	11734 <strdup@plt>
   16d08:	mov	r4, r0
   16d0c:	add	r8, sl, #1
   16d10:	mov	r0, r6
   16d14:	str	r8, [r0, sl, lsl #3]!
   16d18:	mov	r1, r4
   16d1c:	str	r4, [r0, #4]
   16d20:	mov	r0, r9
   16d24:	bl	1177c <strcpy@plt>
   16d28:	mvn	r0, #0
   16d2c:	movw	r1, #35123	; 0x8933
   16d30:	mov	r2, r9
   16d34:	str	r0, [sp, #24]
   16d38:	ldr	r0, [sp, #4]
   16d3c:	bl	18308 <argp_parse@@Base+0x134c>
   16d40:	cmp	r0, #0
   16d44:	bmi	16d50 <ftello64@plt+0x5370>
   16d48:	ldr	r0, [sp, #24]
   16d4c:	str	r0, [r6, sl, lsl #3]
   16d50:	cmp	r4, #0
   16d54:	beq	16d9c <ftello64@plt+0x53bc>
   16d58:	ldr	r1, [fp, #-32]	; 0xffffffe0
   16d5c:	sub	r0, r5, r7
   16d60:	add	r2, r0, r1
   16d64:	mov	r0, r7
   16d68:	mov	r1, #58	; 0x3a
   16d6c:	bl	118a8 <memchr@plt>
   16d70:	mov	r7, r0
   16d74:	cmp	r0, #0
   16d78:	mov	sl, r8
   16d7c:	bne	16cdc <ftello64@plt+0x52fc>
   16d80:	mov	r0, r6
   16d84:	mov	r1, #0
   16d88:	str	r1, [r0, r8, lsl #3]!
   16d8c:	str	r1, [r0, #4]
   16d90:	mov	r0, r5
   16d94:	bl	18218 <argp_parse@@Base+0x125c>
   16d98:	b	16dc0 <ftello64@plt+0x53e0>
   16d9c:	bl	11848 <__errno_location@plt>
   16da0:	mov	r4, r0
   16da4:	ldr	r6, [r0]
   16da8:	ldr	r0, [sp, #4]
   16dac:	bl	119bc <close@plt>
   16db0:	mov	r0, r5
   16db4:	bl	18218 <argp_parse@@Base+0x125c>
   16db8:	str	r6, [r4]
   16dbc:	mov	r6, #0
   16dc0:	mov	r0, r6
   16dc4:	sub	sp, fp, #28
   16dc8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16dcc:	push	{r4, r5, r6, r7, fp, lr}
   16dd0:	add	fp, sp, #16
   16dd4:	sub	sp, sp, #40	; 0x28
   16dd8:	mov	r4, r1
   16ddc:	add	r1, r1, #100	; 0x64
   16de0:	add	r2, r4, #16
   16de4:	str	r1, [sp, #32]
   16de8:	add	r5, r4, #84	; 0x54
   16dec:	add	r6, r4, #88	; 0x58
   16df0:	add	r7, r4, #48	; 0x30
   16df4:	add	r1, r4, #44	; 0x2c
   16df8:	add	lr, r4, #104	; 0x68
   16dfc:	add	r3, r4, #52	; 0x34
   16e00:	add	ip, r4, #68	; 0x44
   16e04:	str	r2, [sp, #12]
   16e08:	add	r2, sp, #16
   16e0c:	str	r7, [sp]
   16e10:	str	r6, [sp, #4]
   16e14:	str	r5, [sp, #8]
   16e18:	stm	r2, {r1, r3, lr}
   16e1c:	movw	r1, #64831	; 0xfd3f
   16e20:	add	r2, r4, #8
   16e24:	add	r3, r4, #40	; 0x28
   16e28:	str	ip, [sp, #28]
   16e2c:	movt	r1, #1
   16e30:	bl	118fc <sscanf@plt>
   16e34:	vmov.i32	q8, #0	; 0x00000000
   16e38:	sub	r0, r0, #11
   16e3c:	mov	r1, #0
   16e40:	clz	r0, r0
   16e44:	str	r1, [r4, #56]	; 0x38
   16e48:	add	r1, r4, #24
   16e4c:	lsr	r0, r0, #5
   16e50:	vst1.64	{d16-d17}, [r1]
   16e54:	sub	sp, fp, #16
   16e58:	pop	{r4, r5, r6, r7, fp, pc}
   16e5c:	push	{r4, r5, r6, r7, fp, lr}
   16e60:	add	fp, sp, #16
   16e64:	sub	sp, sp, #48	; 0x30
   16e68:	mov	r4, r1
   16e6c:	add	r1, r1, #100	; 0x64
   16e70:	add	r2, r4, #68	; 0x44
   16e74:	add	r3, r4, #104	; 0x68
   16e78:	str	r1, [sp, #40]	; 0x28
   16e7c:	add	r5, r4, #88	; 0x58
   16e80:	add	r6, r4, #48	; 0x30
   16e84:	add	r7, r4, #40	; 0x28
   16e88:	add	r1, r4, #32
   16e8c:	add	lr, r4, #44	; 0x2c
   16e90:	add	ip, r4, #52	; 0x34
   16e94:	str	r2, [sp, #36]	; 0x24
   16e98:	add	r2, r4, #84	; 0x54
   16e9c:	str	r3, [sp, #32]
   16ea0:	add	r3, r4, #16
   16ea4:	str	r7, [sp]
   16ea8:	str	r6, [sp, #4]
   16eac:	str	r5, [sp, #8]
   16eb0:	str	r2, [sp, #12]
   16eb4:	add	r2, sp, #16
   16eb8:	stm	r2, {r1, r3, lr}
   16ebc:	movw	r1, #64877	; 0xfd6d
   16ec0:	add	r2, r4, #24
   16ec4:	add	r3, r4, #8
   16ec8:	str	ip, [sp, #28]
   16ecc:	movt	r1, #1
   16ed0:	bl	118fc <sscanf@plt>
   16ed4:	sub	r0, r0, #13
   16ed8:	mov	r1, #0
   16edc:	clz	r0, r0
   16ee0:	str	r1, [r4, #56]	; 0x38
   16ee4:	lsr	r0, r0, #5
   16ee8:	sub	sp, fp, #16
   16eec:	pop	{r4, r5, r6, r7, fp, pc}
   16ef0:	push	{r4, r5, r6, r7, fp, lr}
   16ef4:	add	fp, sp, #16
   16ef8:	sub	sp, sp, #56	; 0x38
   16efc:	add	r3, r1, #104	; 0x68
   16f00:	add	r2, r1, #68	; 0x44
   16f04:	add	ip, r1, #64	; 0x40
   16f08:	add	lr, r1, #100	; 0x64
   16f0c:	add	r4, r1, #52	; 0x34
   16f10:	add	r5, r1, #44	; 0x2c
   16f14:	add	r6, r1, #48	; 0x30
   16f18:	add	r7, r1, #40	; 0x28
   16f1c:	str	r3, [sp, #40]	; 0x28
   16f20:	add	r3, r1, #88	; 0x58
   16f24:	str	r2, [sp, #44]	; 0x2c
   16f28:	add	r2, r1, #84	; 0x54
   16f2c:	str	r5, [sp, #32]
   16f30:	str	r4, [sp, #36]	; 0x24
   16f34:	str	lr, [sp, #48]	; 0x30
   16f38:	str	ip, [sp, #52]	; 0x34
   16f3c:	add	ip, r1, #16
   16f40:	add	lr, r1, #32
   16f44:	add	r5, r1, #56	; 0x38
   16f48:	add	r4, r1, #60	; 0x3c
   16f4c:	str	r7, [sp]
   16f50:	str	r6, [sp, #4]
   16f54:	str	r3, [sp, #8]
   16f58:	add	r3, sp, #12
   16f5c:	stm	r3, {r2, r4, r5, lr}
   16f60:	add	r2, r1, #24
   16f64:	add	r3, r1, #8
   16f68:	movw	r1, #64933	; 0xfda5
   16f6c:	str	ip, [sp, #28]
   16f70:	movt	r1, #1
   16f74:	bl	118fc <sscanf@plt>
   16f78:	sub	r0, r0, #16
   16f7c:	clz	r0, r0
   16f80:	lsr	r0, r0, #5
   16f84:	sub	sp, fp, #16
   16f88:	pop	{r4, r5, r6, r7, fp, pc}
   16f8c:	mov	r3, r0
   16f90:	mov	r0, #7
   16f94:	cmp	r3, #84	; 0x54
   16f98:	bxne	lr
   16f9c:	push	{fp, lr}
   16fa0:	mov	fp, sp
   16fa4:	ldr	r0, [r2, #28]
   16fa8:	ldr	r0, [r0]
   16fac:	bl	166c0 <ftello64@plt+0x4ce0>
   16fb0:	mov	r0, #0
   16fb4:	pop	{fp, lr}
   16fb8:	bx	lr

00016fbc <argp_parse@@Base>:
   16fbc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16fc0:	add	fp, sp, #28
   16fc4:	sub	sp, sp, #212	; 0xd4
   16fc8:	mov	r4, r3
   16fcc:	mov	r6, r2
   16fd0:	mov	r7, r1
   16fd4:	mov	r5, r0
   16fd8:	tst	r3, #1
   16fdc:	bne	1701c <argp_parse@@Base+0x60>
   16fe0:	movw	r0, #6868	; 0x1ad4
   16fe4:	movt	r0, #3
   16fe8:	ldr	r1, [r0]
   16fec:	cmp	r1, #0
   16ff0:	bne	16ffc <argp_parse@@Base+0x40>
   16ff4:	ldr	r1, [r6]
   16ff8:	str	r1, [r0]
   16ffc:	movw	r8, #6864	; 0x1ad0
   17000:	movt	r8, #3
   17004:	ldr	r0, [r8]
   17008:	cmp	r0, #0
   1700c:	bne	1701c <argp_parse@@Base+0x60>
   17010:	ldr	r0, [r6]
   17014:	bl	18198 <argp_parse@@Base+0x11dc>
   17018:	str	r0, [r8]
   1701c:	tst	r4, #16
   17020:	str	r6, [fp, #-228]	; 0xffffff1c
   17024:	str	r7, [fp, #-232]	; 0xffffff18
   17028:	bne	170d8 <argp_parse@@Base+0x11c>
   1702c:	mov	r1, sp
   17030:	sub	r3, r1, #64	; 0x40
   17034:	mov	sp, r3
   17038:	mov	r2, sp
   1703c:	sub	r0, r2, #32
   17040:	mov	sp, r0
   17044:	vmov.i32	q8, #0	; 0x00000000
   17048:	sub	r2, r2, #20
   1704c:	cmp	r5, #0
   17050:	vst1.32	{d16-d17}, [r2]
   17054:	mov	r2, r0
   17058:	vst1.64	{d16-d17}, [r2]!
   1705c:	str	r3, [r2]
   17060:	sub	r2, r1, #32
   17064:	sub	r1, r1, #48	; 0x30
   17068:	vst1.64	{d16-d17}, [r2]
   1706c:	vst1.64	{d16-d17}, [r1]
   17070:	mov	r1, #48	; 0x30
   17074:	mov	r2, r3
   17078:	vst1.64	{d16-d17}, [r2], r1
   1707c:	vst1.64	{d16-d17}, [r2]
   17080:	movw	r2, #65044	; 0xfe14
   17084:	strne	r5, [r3], #16
   17088:	movt	r2, #1
   1708c:	mov	r1, r3
   17090:	str	r2, [r1], #16
   17094:	movw	r2, #7096	; 0x1bb8
   17098:	movt	r2, #3
   1709c:	ldr	r2, [r2]
   170a0:	cmp	r2, #0
   170a4:	bne	170bc <argp_parse@@Base+0x100>
   170a8:	movw	r2, #6988	; 0x1b4c
   170ac:	movt	r2, #3
   170b0:	ldr	r2, [r2]
   170b4:	cmp	r2, #0
   170b8:	beq	170cc <argp_parse@@Base+0x110>
   170bc:	movw	r2, #65072	; 0xfe30
   170c0:	mov	r3, r1
   170c4:	movt	r2, #1
   170c8:	str	r2, [r1]
   170cc:	mov	r1, #0
   170d0:	str	r1, [r3, #16]
   170d4:	b	170dc <argp_parse@@Base+0x120>
   170d8:	mov	r0, r5
   170dc:	vmov.i32	q8, #0	; 0x00000000
   170e0:	sub	r9, fp, #96	; 0x60
   170e4:	mov	r7, #12
   170e8:	mov	r5, #0
   170ec:	cmp	r0, #0
   170f0:	str	r4, [fp, #-224]	; 0xffffff20
   170f4:	str	r0, [fp, #-236]	; 0xffffff14
   170f8:	mov	r1, r9
   170fc:	str	r5, [fp, #-52]	; 0xffffffcc
   17100:	str	r5, [fp, #-56]	; 0xffffffc8
   17104:	str	r5, [fp, #-60]	; 0xffffffc4
   17108:	vst1.64	{d16-d17}, [r1], r7
   1710c:	vst1.32	{d16-d17}, [r1]
   17110:	mov	r1, #1
   17114:	bic	r3, r1, r4, lsr #2
   17118:	str	r3, [fp, #-64]	; 0xffffffc0
   1711c:	beq	17154 <argp_parse@@Base+0x198>
   17120:	sub	r1, fp, #64	; 0x40
   17124:	bl	17d9c <argp_parse@@Base+0xde0>
   17128:	ldr	r2, [fp, #-56]	; 0xffffffc8
   1712c:	ldr	r1, [fp, #-60]	; 0xffffffc4
   17130:	ldr	r0, [fp, #-52]	; 0xffffffcc
   17134:	mov	r6, #16
   17138:	ldr	r3, [fp, #-64]	; 0xffffffc0
   1713c:	add	r2, r2, r2, lsl #3
   17140:	add	r1, r6, r1, lsl #4
   17144:	mov	r6, #36	; 0x24
   17148:	lsl	r5, r0, #2
   1714c:	add	r8, r6, r2, lsl #2
   17150:	b	1715c <argp_parse@@Base+0x1a0>
   17154:	mov	r8, #36	; 0x24
   17158:	mov	r1, #16
   1715c:	add	r4, r8, r5
   17160:	add	sl, r4, r1
   17164:	add	r0, r3, sl
   17168:	add	r0, r0, #1
   1716c:	bl	19340 <_obstack_memory_used@@Base+0xcd0>
   17170:	cmp	r0, #0
   17174:	str	r0, [fp, #-100]	; 0xffffff9c
   17178:	beq	17b48 <argp_parse@@Base+0xb8c>
   1717c:	mov	r6, r0
   17180:	mov	r0, #12
   17184:	sub	r1, fp, #220	; 0xdc
   17188:	mov	r2, r5
   1718c:	vld1.64	{d16-d17}, [r9], r0
   17190:	add	r0, r1, #20
   17194:	add	r7, r6, r8
   17198:	add	r8, r6, r4
   1719c:	add	r4, r6, sl
   171a0:	vld1.32	{d18-d19}, [r9]
   171a4:	mov	r9, r1
   171a8:	vst1.32	{d16-d17}, [r0]
   171ac:	add	r0, r1, #32
   171b0:	mov	r1, #0
   171b4:	vst1.32	{d18-d19}, [r0]
   171b8:	mov	r0, #1
   171bc:	str	r6, [fp, #-172]	; 0xffffff54
   171c0:	str	r0, [fp, #-204]	; 0xffffff34
   171c4:	str	r0, [fp, #-208]	; 0xffffff30
   171c8:	mov	r0, r7
   171cc:	str	r7, [fp, #-164]	; 0xffffff5c
   171d0:	str	r8, [fp, #-212]	; 0xffffff2c
   171d4:	str	r4, [fp, #-216]	; 0xffffff28
   171d8:	bl	11878 <memset@plt>
   171dc:	ldr	sl, [fp, #-224]	; 0xffffff20
   171e0:	mov	r0, #45	; 0x2d
   171e4:	str	r7, [fp, #-36]	; 0xffffffdc
   171e8:	str	r8, [fp, #-40]	; 0xffffffd8
   171ec:	str	r4, [fp, #-44]	; 0xffffffd4
   171f0:	str	r9, [fp, #-48]	; 0xffffffd0
   171f4:	tst	sl, #8
   171f8:	moveq	r0, #43	; 0x2b
   171fc:	tsteq	sl, #4
   17200:	beq	17214 <argp_parse@@Base+0x258>
   17204:	add	r1, r4, #1
   17208:	strb	r0, [r4]
   1720c:	str	r1, [fp, #-44]	; 0xffffffd4
   17210:	b	17218 <argp_parse@@Base+0x25c>
   17214:	mov	r1, r4
   17218:	ldr	r0, [fp, #-236]	; 0xffffff14
   1721c:	ldr	r5, [fp, #-228]	; 0xffffff1c
   17220:	ldr	r9, [fp, #-232]	; 0xffffff18
   17224:	mov	r3, #0
   17228:	strb	r3, [r1]
   1722c:	str	r3, [r8]
   17230:	cmp	r0, #0
   17234:	str	r0, [fp, #-220]	; 0xffffff24
   17238:	beq	17270 <argp_parse@@Base+0x2b4>
   1723c:	sub	sp, sp, #8
   17240:	sub	r1, fp, #48	; 0x30
   17244:	mov	r2, #0
   17248:	mov	r3, r6
   1724c:	str	r1, [sp]
   17250:	mov	r1, #0
   17254:	bl	17e7c <argp_parse@@Base+0xec0>
   17258:	add	sp, sp, #8
   1725c:	str	r0, [fp, #-168]	; 0xffffff58
   17260:	mov	r6, r0
   17264:	ldr	r3, [fp, #-220]	; 0xffffff24
   17268:	ldr	r4, [fp, #-172]	; 0xffffff54
   1726c:	b	17278 <argp_parse@@Base+0x2bc>
   17270:	mov	r4, r6
   17274:	str	r6, [fp, #-168]	; 0xffffff58
   17278:	vmov.i32	q8, #0	; 0x00000000
   1727c:	sub	r1, fp, #220	; 0xdc
   17280:	mov	r7, #0
   17284:	mov	r0, #1
   17288:	mov	r8, r5
   1728c:	cmp	r4, r6
   17290:	mov	r2, r1
   17294:	add	r1, r1, #84	; 0x54
   17298:	str	r7, [fp, #-116]	; 0xffffff8c
   1729c:	str	r7, [fp, #-120]	; 0xffffff88
   172a0:	vst1.32	{d16-d17}, [r1]
   172a4:	str	sl, [fp, #-140]	; 0xffffff74
   172a8:	str	r5, [fp, #-148]	; 0xffffff6c
   172ac:	str	r9, [fp, #-152]	; 0xffffff68
   172b0:	str	r3, [fp, #-156]	; 0xffffff64
   172b4:	str	r2, [fp, #-104]	; 0xffffff98
   172b8:	str	r7, [fp, #-144]	; 0xffffff70
   172bc:	str	r0, [fp, #-160]	; 0xffffff60
   172c0:	movw	r0, #6872	; 0x1ad8
   172c4:	movw	r5, #1
   172c8:	add	sl, r2, #64	; 0x40
   172cc:	movt	r0, #3
   172d0:	movt	r5, #256	; 0x100
   172d4:	ldr	r0, [r0]
   172d8:	str	r0, [fp, #-112]	; 0xffffff90
   172dc:	movw	r0, #6876	; 0x1adc
   172e0:	movt	r0, #3
   172e4:	ldr	r0, [r0]
   172e8:	str	r0, [fp, #-108]	; 0xffffff94
   172ec:	bcs	173c4 <argp_parse@@Base+0x408>
   172f0:	ldr	r0, [fp, #12]
   172f4:	str	r0, [r4, #24]
   172f8:	cmp	r7, #7
   172fc:	cmpne	r7, #0
   17300:	bne	17b48 <argp_parse@@Base+0xb8c>
   17304:	ldr	r0, [r4, #16]
   17308:	cmp	r0, #0
   1730c:	beq	17320 <argp_parse@@Base+0x364>
   17310:	ldr	r1, [r4, #20]
   17314:	ldr	r0, [r0, #28]
   17318:	ldr	r0, [r0, r1, lsl #2]
   1731c:	str	r0, [r4, #24]
   17320:	ldr	r3, [r4]
   17324:	cmp	r3, #0
   17328:	beq	1737c <argp_parse@@Base+0x3c0>
   1732c:	ldr	r0, [r4, #32]
   17330:	mov	r1, #0
   17334:	mov	r2, sl
   17338:	str	r0, [fp, #-120]	; 0xffffff88
   1733c:	ldr	r0, [r4, #24]
   17340:	str	r0, [fp, #-128]	; 0xffffff80
   17344:	ldr	r0, [r4, #28]
   17348:	str	r0, [fp, #-124]	; 0xffffff84
   1734c:	ldr	r0, [r4, #12]
   17350:	str	r0, [fp, #-136]	; 0xffffff78
   17354:	add	r0, r5, #2
   17358:	blx	r3
   1735c:	mov	r7, r0
   17360:	ldr	r0, [fp, #-120]	; 0xffffff88
   17364:	str	r0, [r4, #32]
   17368:	ldr	r0, [fp, #-168]	; 0xffffff58
   1736c:	add	r4, r4, #36	; 0x24
   17370:	cmp	r4, r0
   17374:	bcc	172f8 <argp_parse@@Base+0x33c>
   17378:	b	173b8 <argp_parse@@Base+0x3fc>
   1737c:	ldr	r0, [r4, #4]
   17380:	mov	r7, #7
   17384:	ldr	r0, [r0, #16]
   17388:	cmp	r0, #0
   1738c:	beq	17368 <argp_parse@@Base+0x3ac>
   17390:	ldr	r0, [r0]
   17394:	cmp	r0, #0
   17398:	beq	17368 <argp_parse@@Base+0x3ac>
   1739c:	ldr	r0, [r4, #24]
   173a0:	ldr	r1, [r4, #28]
   173a4:	str	r0, [r1]
   173a8:	ldr	r3, [r4]
   173ac:	cmp	r3, #0
   173b0:	bne	1732c <argp_parse@@Base+0x370>
   173b4:	b	17368 <argp_parse@@Base+0x3ac>
   173b8:	cmp	r7, #7
   173bc:	cmpne	r7, #0
   173c0:	bne	17b48 <argp_parse@@Base+0xb8c>
   173c4:	ldr	r0, [fp, #-140]	; 0xffffff74
   173c8:	tst	r0, #2
   173cc:	bne	173dc <argp_parse@@Base+0x420>
   173d0:	mov	r0, #1
   173d4:	str	r0, [fp, #-204]	; 0xffffff34
   173d8:	b	17404 <argp_parse@@Base+0x448>
   173dc:	mov	r1, #0
   173e0:	tst	r0, #1
   173e4:	str	r1, [fp, #-204]	; 0xffffff34
   173e8:	beq	17404 <argp_parse@@Base+0x448>
   173ec:	ldr	r0, [fp, #-152]	; 0xffffff68
   173f0:	ldr	r1, [fp, #-148]	; 0xffffff6c
   173f4:	sub	r1, r1, #4
   173f8:	add	r0, r0, #1
   173fc:	str	r1, [fp, #-148]	; 0xffffff6c
   17400:	str	r0, [fp, #-152]	; 0xffffff68
   17404:	ldr	r0, [fp, #-148]	; 0xffffff6c
   17408:	cmp	r0, r8
   1740c:	beq	17420 <argp_parse@@Base+0x464>
   17410:	movw	r0, #6864	; 0x1ad0
   17414:	movt	r0, #3
   17418:	ldr	r0, [r0]
   1741c:	b	17430 <argp_parse@@Base+0x474>
   17420:	ldr	r0, [r8]
   17424:	cmp	r0, #0
   17428:	beq	17410 <argp_parse@@Base+0x454>
   1742c:	bl	18198 <argp_parse@@Base+0x11dc>
   17430:	str	r0, [fp, #-116]	; 0xffffff8c
   17434:	sub	r0, fp, #220	; 0xdc
   17438:	add	r6, r0, #12
   1743c:	ldr	r0, [fp, #-132]	; 0xffffff7c
   17440:	cmp	r0, #0
   17444:	beq	1745c <argp_parse@@Base+0x4a0>
   17448:	ldr	r9, [fp, #-144]	; 0xffffff70
   1744c:	cmp	r9, r0
   17450:	bge	1751c <argp_parse@@Base+0x560>
   17454:	mov	r0, #0
   17458:	str	r0, [fp, #-132]	; 0xffffff7c
   1745c:	ldr	r0, [fp, #-160]	; 0xffffff60
   17460:	ldr	r9, [fp, #-144]	; 0xffffff70
   17464:	cmp	r0, #0
   17468:	beq	1751c <argp_parse@@Base+0x560>
   1746c:	mvn	r0, #0
   17470:	str	r0, [fp, #-200]	; 0xffffff38
   17474:	str	r9, [fp, #-208]	; 0xffffff30
   17478:	ldr	r2, [fp, #-216]	; 0xffffff28
   1747c:	ldr	r3, [fp, #-212]	; 0xffffff2c
   17480:	ldr	r0, [fp, #-152]	; 0xffffff68
   17484:	ldr	r1, [fp, #-148]	; 0xffffff6c
   17488:	ldrb	r7, [fp, #-140]	; 0xffffff74
   1748c:	sub	sp, sp, #8
   17490:	tst	r7, #64	; 0x40
   17494:	bne	174ac <argp_parse@@Base+0x4f0>
   17498:	mov	r7, #0
   1749c:	str	r6, [sp, #4]
   174a0:	str	r7, [sp]
   174a4:	bl	1826c <argp_parse@@Base+0x12b0>
   174a8:	b	174bc <argp_parse@@Base+0x500>
   174ac:	mov	r7, #0
   174b0:	str	r6, [sp, #4]
   174b4:	str	r7, [sp]
   174b8:	bl	182d0 <argp_parse@@Base+0x1314>
   174bc:	add	sp, sp, #8
   174c0:	ldr	r9, [fp, #-208]	; 0xffffff30
   174c4:	mov	r7, r0
   174c8:	cmn	r0, #1
   174cc:	str	r9, [fp, #-144]	; 0xffffff70
   174d0:	beq	174ec <argp_parse@@Base+0x530>
   174d4:	cmp	r7, #63	; 0x3f
   174d8:	beq	176a4 <argp_parse@@Base+0x6e8>
   174dc:	cmp	r7, #1
   174e0:	bne	176b4 <argp_parse@@Base+0x6f8>
   174e4:	ldr	r7, [fp, #-196]	; 0xffffff3c
   174e8:	b	17554 <argp_parse@@Base+0x598>
   174ec:	mov	r0, #0
   174f0:	cmp	r9, #2
   174f4:	str	r0, [fp, #-160]	; 0xffffff60
   174f8:	blt	1751c <argp_parse@@Base+0x560>
   174fc:	ldr	r0, [fp, #-148]	; 0xffffff6c
   17500:	movw	r1, #65522	; 0xfff2
   17504:	movt	r1, #1
   17508:	add	r0, r0, r9, lsl #2
   1750c:	ldr	r0, [r0, #-4]
   17510:	bl	11698 <strcmp@plt>
   17514:	cmp	r0, #0
   17518:	streq	r9, [fp, #-132]	; 0xffffff7c
   1751c:	ldr	r2, [fp, #-152]	; 0xffffff68
   17520:	mov	r1, #1
   17524:	mov	r0, #7
   17528:	cmp	r9, r2
   1752c:	bge	17818 <argp_parse@@Base+0x85c>
   17530:	ldrb	r2, [fp, #-140]	; 0xffffff74
   17534:	tst	r2, #4
   17538:	bne	17818 <argp_parse@@Base+0x85c>
   1753c:	add	r0, r9, #1
   17540:	str	r0, [fp, #-144]	; 0xffffff70
   17544:	ldr	r1, [fp, #-148]	; 0xffffff6c
   17548:	ldr	r7, [r1, r9, lsl #2]
   1754c:	mov	r9, r0
   17550:	str	r7, [fp, #-196]	; 0xffffff3c
   17554:	sub	r0, r9, #1
   17558:	str	r0, [fp, #-144]	; 0xffffff70
   1755c:	ldr	r1, [fp, #-172]	; 0xffffff54
   17560:	ldr	r2, [fp, #-168]	; 0xffffff58
   17564:	cmp	r1, r2
   17568:	bcs	177d0 <argp_parse@@Base+0x814>
   1756c:	add	r4, r1, #24
   17570:	add	r1, r0, #1
   17574:	str	r1, [fp, #-144]	; 0xffffff70
   17578:	ldr	r3, [r4, #-24]	; 0xffffffe8
   1757c:	cmp	r3, #0
   17580:	beq	17614 <argp_parse@@Base+0x658>
   17584:	ldr	r0, [r4, #8]
   17588:	mov	r1, r7
   1758c:	mov	r2, sl
   17590:	mov	r8, #0
   17594:	str	r0, [fp, #-120]	; 0xffffff88
   17598:	ldr	r0, [r4]
   1759c:	str	r0, [fp, #-128]	; 0xffffff80
   175a0:	ldr	r0, [r4, #4]
   175a4:	str	r0, [fp, #-124]	; 0xffffff84
   175a8:	ldr	r0, [r4, #-12]
   175ac:	str	r0, [fp, #-136]	; 0xffffff78
   175b0:	mov	r0, #0
   175b4:	blx	r3
   175b8:	ldr	r1, [fp, #-120]	; 0xffffff88
   175bc:	cmp	r0, #7
   175c0:	str	r1, [r4, #8]
   175c4:	bne	17644 <argp_parse@@Base+0x688>
   175c8:	ldr	r0, [fp, #-144]	; 0xffffff70
   175cc:	ldr	r3, [r4, #-24]	; 0xffffffe8
   175d0:	sub	r0, r0, #1
   175d4:	cmp	r3, #0
   175d8:	str	r0, [fp, #-144]	; 0xffffff70
   175dc:	beq	17618 <argp_parse@@Base+0x65c>
   175e0:	ldr	r0, [r4]
   175e4:	mov	r1, #0
   175e8:	mov	r2, sl
   175ec:	str	r0, [fp, #-128]	; 0xffffff80
   175f0:	ldr	r0, [r4, #4]
   175f4:	str	r0, [fp, #-124]	; 0xffffff84
   175f8:	ldr	r0, [r4, #-12]
   175fc:	str	r0, [fp, #-136]	; 0xffffff78
   17600:	add	r0, r5, #5
   17604:	blx	r3
   17608:	ldr	r1, [fp, #-120]	; 0xffffff88
   1760c:	str	r1, [r4, #8]
   17610:	b	1761c <argp_parse@@Base+0x660>
   17614:	str	r0, [fp, #-144]	; 0xffffff70
   17618:	mov	r0, #7
   1761c:	add	r8, r5, #5
   17620:	cmp	r0, #7
   17624:	bne	17644 <argp_parse@@Base+0x688>
   17628:	ldr	r2, [fp, #-168]	; 0xffffff58
   1762c:	add	r1, r4, #12
   17630:	cmp	r1, r2
   17634:	bcs	17644 <argp_parse@@Base+0x688>
   17638:	ldr	r0, [fp, #-144]	; 0xffffff70
   1763c:	add	r4, r4, #36	; 0x24
   17640:	b	17570 <argp_parse@@Base+0x5b4>
   17644:	cmp	r0, #0
   17648:	beq	17658 <argp_parse@@Base+0x69c>
   1764c:	cmp	r0, #7
   17650:	bne	177c0 <argp_parse@@Base+0x804>
   17654:	b	177d0 <argp_parse@@Base+0x814>
   17658:	add	r0, r5, #5
   1765c:	cmp	r8, r0
   17660:	bne	17670 <argp_parse@@Base+0x6b4>
   17664:	ldr	r0, [fp, #-152]	; 0xffffff68
   17668:	str	r0, [fp, #-144]	; 0xffffff70
   1766c:	b	17674 <argp_parse@@Base+0x6b8>
   17670:	ldr	r0, [fp, #-144]	; 0xffffff70
   17674:	cmp	r0, r9
   17678:	bge	17688 <argp_parse@@Base+0x6cc>
   1767c:	mov	r0, #1
   17680:	str	r0, [fp, #-160]	; 0xffffff60
   17684:	b	1769c <argp_parse@@Base+0x6e0>
   17688:	ldr	r1, [r4, #-12]
   1768c:	sub	r0, r0, r9
   17690:	add	r0, r0, r1
   17694:	add	r0, r0, #1
   17698:	str	r0, [r4, #-12]
   1769c:	mov	r0, #0
   176a0:	b	177c0 <argp_parse@@Base+0x804>
   176a4:	ldr	r0, [fp, #-200]	; 0xffffff38
   176a8:	cmn	r0, #1
   176ac:	beq	17720 <argp_parse@@Base+0x764>
   176b0:	b	17b88 <argp_parse@@Base+0xbcc>
   176b4:	mov	r0, #0
   176b8:	cmp	r0, r7, asr #24
   176bc:	beq	17720 <argp_parse@@Base+0x764>
   176c0:	asr	r0, r7, #24
   176c4:	ldr	r1, [fp, #-172]	; 0xffffff54
   176c8:	sub	r0, r0, #1
   176cc:	add	r0, r0, r0, lsl #3
   176d0:	ldr	r3, [r1, r0, lsl #2]
   176d4:	cmp	r3, #0
   176d8:	beq	17b54 <argp_parse@@Base+0xb98>
   176dc:	add	r4, r1, r0, lsl #2
   176e0:	tst	r7, #8388608	; 0x800000
   176e4:	mov	r2, sl
   176e8:	ldr	r0, [r4, #32]!
   176ec:	str	r0, [fp, #-120]	; 0xffffff88
   176f0:	ldr	r0, [r4, #-8]
   176f4:	str	r0, [fp, #-128]	; 0xffffff80
   176f8:	ldr	r0, [r4, #-4]
   176fc:	str	r0, [fp, #-124]	; 0xffffff84
   17700:	ldr	r0, [r4, #-20]	; 0xffffffec
   17704:	str	r0, [fp, #-136]	; 0xffffff78
   17708:	bic	r0, r7, #-16777216	; 0xff000000
   1770c:	ldr	r1, [fp, #-196]	; 0xffffff3c
   17710:	orrne	r0, r0, #-16777216	; 0xff000000
   17714:	blx	r3
   17718:	mov	r1, #0
   1771c:	b	177b0 <argp_parse@@Base+0x7f4>
   17720:	ldr	r0, [fp, #-216]	; 0xffffff28
   17724:	mov	r1, r7
   17728:	bl	11830 <strchr@plt>
   1772c:	cmp	r0, #0
   17730:	beq	177e4 <argp_parse@@Base+0x828>
   17734:	ldr	r1, [fp, #-172]	; 0xffffff54
   17738:	ldr	r2, [fp, #-168]	; 0xffffff58
   1773c:	cmp	r1, r2
   17740:	bcs	177e4 <argp_parse@@Base+0x828>
   17744:	add	r1, r1, #24
   17748:	ldr	r3, [r1, #-16]
   1774c:	cmp	r3, r0
   17750:	bhi	1776c <argp_parse@@Base+0x7b0>
   17754:	add	r3, r1, #36	; 0x24
   17758:	add	r1, r1, #12
   1775c:	cmp	r1, r2
   17760:	mov	r1, r3
   17764:	bcc	17748 <argp_parse@@Base+0x78c>
   17768:	b	177e4 <argp_parse@@Base+0x828>
   1776c:	ldr	r3, [r1, #-24]	; 0xffffffe8
   17770:	cmp	r3, #0
   17774:	beq	177e4 <argp_parse@@Base+0x828>
   17778:	mov	r4, r1
   1777c:	mov	r2, sl
   17780:	ldr	r0, [r4, #8]!
   17784:	str	r0, [fp, #-120]	; 0xffffff88
   17788:	ldr	r0, [r1]
   1778c:	str	r0, [fp, #-128]	; 0xffffff80
   17790:	ldr	r0, [r1, #4]
   17794:	str	r0, [fp, #-124]	; 0xffffff84
   17798:	ldr	r0, [r1, #-12]
   1779c:	str	r0, [fp, #-136]	; 0xffffff78
   177a0:	mov	r0, r7
   177a4:	ldr	r1, [fp, #-196]	; 0xffffff3c
   177a8:	blx	r3
   177ac:	mov	r1, #1
   177b0:	ldr	r2, [fp, #-120]	; 0xffffff88
   177b4:	cmp	r0, #7
   177b8:	str	r2, [r4]
   177bc:	beq	177dc <argp_parse@@Base+0x820>
   177c0:	cmp	r0, #0
   177c4:	beq	1743c <argp_parse@@Base+0x480>
   177c8:	mov	r1, #0
   177cc:	b	17818 <argp_parse@@Base+0x85c>
   177d0:	mov	r7, #1
   177d4:	mov	r0, #1
   177d8:	b	17804 <argp_parse@@Base+0x848>
   177dc:	cmp	r1, #0
   177e0:	beq	17b54 <argp_parse@@Base+0xb98>
   177e4:	movw	r1, #65525	; 0xfff5
   177e8:	movw	r3, #65268	; 0xfef4
   177ec:	mov	r0, sl
   177f0:	mov	r2, r7
   177f4:	movt	r1, #1
   177f8:	movt	r3, #1
   177fc:	bl	1a5cc <argp_error@@Base>
   17800:	mov	r0, #0
   17804:	add	r1, r7, #1
   17808:	clz	r1, r1
   1780c:	lsr	r1, r1, #5
   17810:	orr	r1, r1, r0
   17814:	mov	r0, #7
   17818:	subs	r7, r0, #7
   1781c:	movne	r7, r0
   17820:	cmp	r1, #0
   17824:	moveq	r7, r0
   17828:	cmp	r7, #0
   1782c:	bne	179a4 <argp_parse@@Base+0x9e8>
   17830:	ldr	r1, [fp, #-152]	; 0xffffff68
   17834:	ldr	r0, [fp, #-144]	; 0xffffff70
   17838:	cmp	r0, r1
   1783c:	bne	17944 <argp_parse@@Base+0x988>
   17840:	ldr	r4, [fp, #-172]	; 0xffffff54
   17844:	ldr	r1, [fp, #-168]	; 0xffffff58
   17848:	mov	r0, #0
   1784c:	cmp	r4, r1
   17850:	bcs	178d4 <argp_parse@@Base+0x918>
   17854:	mov	r7, #0
   17858:	add	r6, r5, #1
   1785c:	mov	r0, #0
   17860:	cmp	r0, #7
   17864:	cmpne	r0, #0
   17868:	bne	178d0 <argp_parse@@Base+0x914>
   1786c:	ldr	r2, [r4, #12]
   17870:	cmp	r2, #0
   17874:	bne	178c4 <argp_parse@@Base+0x908>
   17878:	ldr	r3, [r4]
   1787c:	cmp	r3, #0
   17880:	beq	178c0 <argp_parse@@Base+0x904>
   17884:	ldr	r0, [r4, #32]
   17888:	mov	r1, #0
   1788c:	mov	r2, sl
   17890:	str	r0, [fp, #-120]	; 0xffffff88
   17894:	ldr	r0, [r4, #24]
   17898:	str	r0, [fp, #-128]	; 0xffffff80
   1789c:	ldr	r0, [r4, #28]
   178a0:	str	r7, [fp, #-136]	; 0xffffff78
   178a4:	str	r0, [fp, #-124]	; 0xffffff84
   178a8:	mov	r0, r6
   178ac:	blx	r3
   178b0:	ldr	r1, [fp, #-120]	; 0xffffff88
   178b4:	str	r1, [r4, #32]
   178b8:	ldr	r1, [fp, #-168]	; 0xffffff58
   178bc:	b	178c4 <argp_parse@@Base+0x908>
   178c0:	mov	r0, #7
   178c4:	add	r4, r4, #36	; 0x24
   178c8:	cmp	r4, r1
   178cc:	bcc	17860 <argp_parse@@Base+0x8a4>
   178d0:	ldr	r4, [fp, #-172]	; 0xffffff54
   178d4:	sub	r6, r1, #36	; 0x24
   178d8:	cmp	r6, r4
   178dc:	bcc	17958 <argp_parse@@Base+0x99c>
   178e0:	cmp	r0, #7
   178e4:	cmpne	r0, #0
   178e8:	bne	17990 <argp_parse@@Base+0x9d4>
   178ec:	ldr	r3, [r6]
   178f0:	cmp	r3, #0
   178f4:	beq	17938 <argp_parse@@Base+0x97c>
   178f8:	ldr	r0, [r6, #32]
   178fc:	mov	r1, #0
   17900:	mov	r2, sl
   17904:	str	r0, [fp, #-120]	; 0xffffff88
   17908:	ldr	r0, [r6, #24]
   1790c:	str	r0, [fp, #-128]	; 0xffffff80
   17910:	ldr	r0, [r6, #28]
   17914:	str	r0, [fp, #-124]	; 0xffffff84
   17918:	ldr	r0, [r6, #12]
   1791c:	str	r0, [fp, #-136]	; 0xffffff78
   17920:	mov	r0, r5
   17924:	blx	r3
   17928:	ldr	r1, [fp, #-120]	; 0xffffff88
   1792c:	str	r1, [r6, #32]
   17930:	ldr	r4, [fp, #-172]	; 0xffffff54
   17934:	b	1793c <argp_parse@@Base+0x980>
   17938:	mov	r0, #7
   1793c:	sub	r6, r6, #36	; 0x24
   17940:	b	178d8 <argp_parse@@Base+0x91c>
   17944:	ldr	r1, [fp, #8]
   17948:	cmp	r1, #0
   1794c:	beq	17964 <argp_parse@@Base+0x9a8>
   17950:	str	r0, [r1]
   17954:	b	17a38 <argp_parse@@Base+0xa7c>
   17958:	subs	r7, r0, #7
   1795c:	movne	r7, r0
   17960:	b	17994 <argp_parse@@Base+0x9d8>
   17964:	ldrb	r0, [fp, #-140]	; 0xffffff74
   17968:	tst	r0, #2
   1796c:	bne	179b4 <argp_parse@@Base+0x9f8>
   17970:	ldr	r0, [fp, #-112]	; 0xffffff90
   17974:	cmp	r0, #0
   17978:	beq	179b4 <argp_parse@@Base+0x9f8>
   1797c:	ldr	r2, [fp, #-116]	; 0xffffff8c
   17980:	movw	r1, #10
   17984:	movt	r1, #2
   17988:	bl	1183c <fprintf@plt>
   1798c:	b	179b4 <argp_parse@@Base+0x9f8>
   17990:	mov	r7, r0
   17994:	ldr	r1, [fp, #8]
   17998:	cmp	r1, #0
   1799c:	ldrne	r0, [fp, #-144]	; 0xffffff70
   179a0:	strne	r0, [r1]
   179a4:	cmp	r7, #0
   179a8:	beq	17a38 <argp_parse@@Base+0xa7c>
   179ac:	cmp	r7, #7
   179b0:	bne	179c8 <argp_parse@@Base+0xa0c>
   179b4:	ldr	r1, [fp, #-112]	; 0xffffff90
   179b8:	mov	r0, sl
   179bc:	mov	r2, #260	; 0x104
   179c0:	bl	1a510 <argp_state_help@@Base>
   179c4:	mov	r7, #7
   179c8:	ldr	r4, [fp, #-172]	; 0xffffff54
   179cc:	ldr	r0, [fp, #-168]	; 0xffffff58
   179d0:	cmp	r4, r0
   179d4:	bcs	17ad0 <argp_parse@@Base+0xb14>
   179d8:	add	r6, r5, #4
   179dc:	ldr	r3, [r4]
   179e0:	cmp	r3, #0
   179e4:	beq	17a24 <argp_parse@@Base+0xa68>
   179e8:	ldr	r0, [r4, #32]
   179ec:	mov	r1, #0
   179f0:	mov	r2, sl
   179f4:	str	r0, [fp, #-120]	; 0xffffff88
   179f8:	ldr	r0, [r4, #24]
   179fc:	str	r0, [fp, #-128]	; 0xffffff80
   17a00:	ldr	r0, [r4, #28]
   17a04:	str	r0, [fp, #-124]	; 0xffffff84
   17a08:	ldr	r0, [r4, #12]
   17a0c:	str	r0, [fp, #-136]	; 0xffffff78
   17a10:	mov	r0, r6
   17a14:	blx	r3
   17a18:	ldr	r0, [fp, #-120]	; 0xffffff88
   17a1c:	str	r0, [r4, #32]
   17a20:	ldr	r0, [fp, #-168]	; 0xffffff58
   17a24:	add	r4, r4, #36	; 0x24
   17a28:	cmp	r4, r0
   17a2c:	bcc	179dc <argp_parse@@Base+0xa20>
   17a30:	ldr	r4, [fp, #-172]	; 0xffffff54
   17a34:	b	17ad0 <argp_parse@@Base+0xb14>
   17a38:	ldr	r0, [fp, #-168]	; 0xffffff58
   17a3c:	ldr	r4, [fp, #-172]	; 0xffffff54
   17a40:	mov	r7, #0
   17a44:	sub	r6, r0, #36	; 0x24
   17a48:	cmp	r6, r4
   17a4c:	bcc	17ad0 <argp_parse@@Base+0xb14>
   17a50:	mov	r0, #0
   17a54:	add	r7, r5, #3
   17a58:	cmp	r0, #7
   17a5c:	cmpne	r0, #0
   17a60:	bne	17acc <argp_parse@@Base+0xb10>
   17a64:	ldr	r3, [r6]
   17a68:	cmp	r3, #0
   17a6c:	beq	17ab0 <argp_parse@@Base+0xaf4>
   17a70:	ldr	r0, [r6, #32]
   17a74:	mov	r1, #0
   17a78:	mov	r2, sl
   17a7c:	str	r0, [fp, #-120]	; 0xffffff88
   17a80:	ldr	r0, [r6, #24]
   17a84:	str	r0, [fp, #-128]	; 0xffffff80
   17a88:	ldr	r0, [r6, #28]
   17a8c:	str	r0, [fp, #-124]	; 0xffffff84
   17a90:	ldr	r0, [r6, #12]
   17a94:	str	r0, [fp, #-136]	; 0xffffff78
   17a98:	mov	r0, r7
   17a9c:	blx	r3
   17aa0:	ldr	r1, [fp, #-120]	; 0xffffff88
   17aa4:	str	r1, [r6, #32]
   17aa8:	ldr	r4, [fp, #-172]	; 0xffffff54
   17aac:	b	17ab4 <argp_parse@@Base+0xaf8>
   17ab0:	mov	r0, #7
   17ab4:	sub	r6, r6, #36	; 0x24
   17ab8:	cmp	r6, r4
   17abc:	bcs	17a58 <argp_parse@@Base+0xa9c>
   17ac0:	subs	r7, r0, #7
   17ac4:	movne	r7, r0
   17ac8:	b	17ad0 <argp_parse@@Base+0xb14>
   17acc:	mov	r7, r0
   17ad0:	ldr	r0, [fp, #-168]	; 0xffffff58
   17ad4:	sub	r6, r0, #36	; 0x24
   17ad8:	cmp	r6, r4
   17adc:	bcc	17b38 <argp_parse@@Base+0xb7c>
   17ae0:	add	r5, r5, #6
   17ae4:	ldr	r3, [r6]
   17ae8:	cmp	r3, #0
   17aec:	beq	17b2c <argp_parse@@Base+0xb70>
   17af0:	ldr	r0, [r6, #32]
   17af4:	mov	r1, #0
   17af8:	mov	r2, sl
   17afc:	str	r0, [fp, #-120]	; 0xffffff88
   17b00:	ldr	r0, [r6, #24]
   17b04:	str	r0, [fp, #-128]	; 0xffffff80
   17b08:	ldr	r0, [r6, #28]
   17b0c:	str	r0, [fp, #-124]	; 0xffffff84
   17b10:	ldr	r0, [r6, #12]
   17b14:	str	r0, [fp, #-136]	; 0xffffff78
   17b18:	mov	r0, r5
   17b1c:	blx	r3
   17b20:	ldr	r0, [fp, #-120]	; 0xffffff88
   17b24:	str	r0, [r6, #32]
   17b28:	ldr	r4, [fp, #-172]	; 0xffffff54
   17b2c:	sub	r6, r6, #36	; 0x24
   17b30:	cmp	r6, r4
   17b34:	bcs	17ae4 <argp_parse@@Base+0xb28>
   17b38:	ldr	r0, [fp, #-100]	; 0xffffff9c
   17b3c:	bl	18218 <argp_parse@@Base+0x125c>
   17b40:	cmp	r7, #7
   17b44:	movweq	r7, #22
   17b48:	mov	r0, r7
   17b4c:	sub	sp, fp, #28
   17b50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17b54:	ldr	r0, [fp, #-212]	; 0xffffff2c
   17b58:	ldr	r1, [r0, #12]
   17b5c:	cmp	r1, r7
   17b60:	beq	17b90 <argp_parse@@Base+0xbd4>
   17b64:	ldr	r1, [r0]
   17b68:	cmp	r1, #0
   17b6c:	beq	17b90 <argp_parse@@Base+0xbd4>
   17b70:	add	r1, r0, #16
   17b74:	ldr	r0, [r0, #28]
   17b78:	cmp	r0, r7
   17b7c:	mov	r0, r1
   17b80:	bne	17b64 <argp_parse@@Base+0xba8>
   17b84:	b	17b94 <argp_parse@@Base+0xbd8>
   17b88:	mov	r1, #0
   17b8c:	b	17814 <argp_parse@@Base+0x858>
   17b90:	mov	r1, r0
   17b94:	ldr	r0, [r1]
   17b98:	movw	r1, #65533	; 0xfffd
   17b9c:	movw	r3, #65268	; 0xfef4
   17ba0:	movw	r2, #6
   17ba4:	movt	r1, #1
   17ba8:	movt	r3, #1
   17bac:	movt	r2, #2
   17bb0:	cmp	r0, #0
   17bb4:	movne	r2, r0
   17bb8:	mov	r0, sl
   17bbc:	b	177fc <argp_parse@@Base+0x840>
   17bc0:	mov	ip, r0
   17bc4:	mov	r0, #0
   17bc8:	cmp	r1, #0
   17bcc:	beq	17bfc <argp_parse@@Base+0xc40>
   17bd0:	ldr	r3, [r1, #52]	; 0x34
   17bd4:	ldr	r1, [r3, #48]	; 0x30
   17bd8:	ldr	r3, [r3, #52]	; 0x34
   17bdc:	cmp	r1, r3
   17be0:	bxcs	lr
   17be4:	ldr	r2, [r1, #4]
   17be8:	cmp	r2, ip
   17bec:	beq	17bf8 <argp_parse@@Base+0xc3c>
   17bf0:	add	r1, r1, #36	; 0x24
   17bf4:	b	17bdc <argp_parse@@Base+0xc20>
   17bf8:	ldr	r0, [r1, #24]
   17bfc:	bx	lr
   17c00:	push	{r4, r5, r6, sl, fp, lr}
   17c04:	add	fp, sp, #16
   17c08:	mov	r5, r2
   17c0c:	mov	r6, r1
   17c10:	mov	r4, #7
   17c14:	cmn	r0, #3
   17c18:	bgt	17c3c <argp_parse@@Base+0xc80>
   17c1c:	cmn	r0, #4
   17c20:	beq	17c64 <argp_parse@@Base+0xca8>
   17c24:	cmn	r0, #3
   17c28:	bne	17cf8 <argp_parse@@Base+0xd3c>
   17c2c:	ldr	r1, [r5, #48]	; 0x30
   17c30:	mov	r0, r5
   17c34:	movw	r2, #513	; 0x201
   17c38:	b	17c58 <argp_parse@@Base+0xc9c>
   17c3c:	cmn	r0, #2
   17c40:	beq	17cb8 <argp_parse@@Base+0xcfc>
   17c44:	cmp	r0, #63	; 0x3f
   17c48:	bne	17cf8 <argp_parse@@Base+0xd3c>
   17c4c:	ldr	r1, [r5, #48]	; 0x30
   17c50:	mov	r0, r5
   17c54:	movw	r2, #634	; 0x27a
   17c58:	bl	1a510 <argp_state_help@@Base>
   17c5c:	mov	r4, #0
   17c60:	b	17cf8 <argp_parse@@Base+0xd3c>
   17c64:	movw	r0, #65460	; 0xffb4
   17c68:	cmp	r6, #0
   17c6c:	movt	r0, #1
   17c70:	movne	r0, r6
   17c74:	bl	1192c <atoi@plt>
   17c78:	movw	r5, #6984	; 0x1b48
   17c7c:	mov	r4, #0
   17c80:	movt	r5, #3
   17c84:	str	r0, [r5]
   17c88:	ldr	r0, [r5]
   17c8c:	subs	r0, r0, #1
   17c90:	str	r0, [r5]
   17c94:	blt	17cf8 <argp_parse@@Base+0xd3c>
   17c98:	mov	r0, #1
   17c9c:	bl	11728 <sleep@plt>
   17ca0:	ldr	r0, [r5]
   17ca4:	sub	r1, r0, #1
   17ca8:	cmp	r0, #0
   17cac:	str	r1, [r5]
   17cb0:	bgt	17c98 <argp_parse@@Base+0xcdc>
   17cb4:	b	17cf8 <argp_parse@@Base+0xd3c>
   17cb8:	movw	r0, #6868	; 0x1ad4
   17cbc:	movt	r0, #3
   17cc0:	str	r6, [r0]
   17cc4:	mov	r0, r6
   17cc8:	bl	18198 <argp_parse@@Base+0x11dc>
   17ccc:	movw	r1, #6864	; 0x1ad0
   17cd0:	str	r0, [r5, #40]	; 0x28
   17cd4:	mov	r4, #0
   17cd8:	movt	r1, #3
   17cdc:	str	r0, [r1]
   17ce0:	ldr	r0, [r5, #16]
   17ce4:	and	r0, r0, #3
   17ce8:	cmp	r0, #1
   17cec:	bne	17cf8 <argp_parse@@Base+0xd3c>
   17cf0:	ldr	r0, [r5, #8]
   17cf4:	str	r6, [r0]
   17cf8:	mov	r0, r4
   17cfc:	pop	{r4, r5, r6, sl, fp, pc}
   17d00:	push	{r4, sl, fp, lr}
   17d04:	add	fp, sp, #8
   17d08:	mov	r1, r0
   17d0c:	mov	r0, #7
   17d10:	cmp	r1, #86	; 0x56
   17d14:	popne	{r4, sl, fp, pc}
   17d18:	movw	r0, #6988	; 0x1b4c
   17d1c:	mov	r4, r2
   17d20:	movt	r0, #3
   17d24:	ldr	r2, [r0]
   17d28:	cmp	r2, #0
   17d2c:	beq	17d40 <argp_parse@@Base+0xd84>
   17d30:	ldr	r0, [r4, #48]	; 0x30
   17d34:	mov	r1, r4
   17d38:	blx	r2
   17d3c:	b	17d80 <argp_parse@@Base+0xdc4>
   17d40:	movw	r0, #7096	; 0x1bb8
   17d44:	movt	r0, #3
   17d48:	ldr	r2, [r0]
   17d4c:	cmp	r2, #0
   17d50:	beq	17d68 <argp_parse@@Base+0xdac>
   17d54:	ldr	r0, [r4, #48]	; 0x30
   17d58:	movw	r1, #158	; 0x9e
   17d5c:	movt	r1, #2
   17d60:	bl	1183c <fprintf@plt>
   17d64:	b	17d80 <argp_parse@@Base+0xdc4>
   17d68:	movw	r1, #55401	; 0xd869
   17d6c:	movw	r2, #65487	; 0xffcf
   17d70:	mov	r0, r4
   17d74:	movt	r1, #1
   17d78:	movt	r2, #1
   17d7c:	bl	1a5cc <argp_error@@Base>
   17d80:	ldrb	r1, [r4, #16]
   17d84:	mov	r0, #0
   17d88:	tst	r1, #32
   17d8c:	beq	17d94 <argp_parse@@Base+0xdd8>
   17d90:	pop	{r4, sl, fp, pc}
   17d94:	mov	r0, #0
   17d98:	bl	1180c <exit@plt>
   17d9c:	push	{r4, r5, fp, lr}
   17da0:	add	fp, sp, #8
   17da4:	ldr	r2, [r0]
   17da8:	ldr	ip, [r0, #16]
   17dac:	mov	r4, r1
   17db0:	cmp	r2, #0
   17db4:	beq	17e20 <argp_parse@@Base+0xe64>
   17db8:	ldr	r0, [r4, #8]
   17dbc:	mov	r3, #0
   17dc0:	add	r0, r0, #1
   17dc4:	str	r0, [r4, #8]
   17dc8:	mov	r0, #0
   17dcc:	add	r5, r2, r3, lsl #3
   17dd0:	ldr	r1, [r5, #4]
   17dd4:	cmp	r1, #0
   17dd8:	bne	17e00 <argp_parse@@Base+0xe44>
   17ddc:	ldr	r1, [r2, r3, lsl #3]
   17de0:	cmp	r1, #0
   17de4:	bne	17e00 <argp_parse@@Base+0xe44>
   17de8:	ldr	r1, [r5, #16]
   17dec:	cmp	r1, #0
   17df0:	bne	17e00 <argp_parse@@Base+0xe44>
   17df4:	ldr	r1, [r5, #20]
   17df8:	cmp	r1, #0
   17dfc:	beq	17e0c <argp_parse@@Base+0xe50>
   17e00:	add	r3, r3, #3
   17e04:	add	r0, r0, #1
   17e08:	b	17dcc <argp_parse@@Base+0xe10>
   17e0c:	ldr	r1, [r4]
   17e10:	mov	r2, r4
   17e14:	add	r1, r1, r3
   17e18:	str	r1, [r2], #4
   17e1c:	b	17e34 <argp_parse@@Base+0xe78>
   17e20:	ldr	r0, [r0, #4]
   17e24:	cmp	r0, #0
   17e28:	beq	17e40 <argp_parse@@Base+0xe84>
   17e2c:	add	r2, r4, #8
   17e30:	mov	r0, #1
   17e34:	ldr	r1, [r2]
   17e38:	add	r0, r1, r0
   17e3c:	str	r0, [r2]
   17e40:	cmp	ip, #0
   17e44:	beq	17e78 <argp_parse@@Base+0xebc>
   17e48:	ldr	r0, [ip]
   17e4c:	cmp	r0, #0
   17e50:	popeq	{r4, r5, fp, pc}
   17e54:	add	r5, ip, #16
   17e58:	mov	r1, r4
   17e5c:	bl	17d9c <argp_parse@@Base+0xde0>
   17e60:	ldr	r0, [r4, #12]
   17e64:	add	r0, r0, #1
   17e68:	str	r0, [r4, #12]
   17e6c:	ldr	r0, [r5], #16
   17e70:	cmp	r0, #0
   17e74:	bne	17e58 <argp_parse@@Base+0xe9c>
   17e78:	pop	{r4, r5, fp, pc}
   17e7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17e80:	add	fp, sp, #28
   17e84:	sub	sp, sp, #28
   17e88:	ldr	sl, [r0]
   17e8c:	ldr	r5, [r0, #16]
   17e90:	ldr	r6, [fp, #8]
   17e94:	mov	r7, r3
   17e98:	cmp	sl, #0
   17e9c:	beq	18068 <argp_parse@@Base+0x10ac>
   17ea0:	str	r0, [sp, #8]
   17ea4:	add	r0, sp, #16
   17ea8:	mov	r8, sl
   17eac:	str	r2, [sp, #12]
   17eb0:	stm	r0, {r1, r5, r7}
   17eb4:	ldr	r5, [r8, #4]
   17eb8:	cmp	r5, #0
   17ebc:	bne	17ee4 <argp_parse@@Base+0xf28>
   17ec0:	ldr	r0, [r8]
   17ec4:	cmp	r0, #0
   17ec8:	bne	17ee4 <argp_parse@@Base+0xf28>
   17ecc:	ldr	r0, [r8, #16]
   17ed0:	cmp	r0, #0
   17ed4:	bne	17ee4 <argp_parse@@Base+0xf28>
   17ed8:	ldr	r0, [r8, #20]
   17edc:	cmp	r0, #0
   17ee0:	beq	18050 <argp_parse@@Base+0x1094>
   17ee4:	ldr	r0, [r8, #12]
   17ee8:	tst	r0, #4
   17eec:	moveq	sl, r8
   17ef0:	ldrb	r1, [sl, #12]
   17ef4:	tst	r1, #8
   17ef8:	bne	18048 <argp_parse@@Base+0x108c>
   17efc:	sub	r1, r5, #1
   17f00:	cmp	r1, #254	; 0xfe
   17f04:	bhi	17f84 <argp_parse@@Base+0xfc8>
   17f08:	ands	r0, r0, #8
   17f0c:	bne	17f84 <argp_parse@@Base+0xfc8>
   17f10:	bl	11800 <__ctype_b_loc@plt>
   17f14:	ldr	r0, [r0]
   17f18:	add	r0, r0, r5, lsl #1
   17f1c:	ldrb	r0, [r0, #1]
   17f20:	tst	r0, #64	; 0x40
   17f24:	beq	17f84 <argp_parse@@Base+0xfc8>
   17f28:	ldr	r0, [r6, #4]
   17f2c:	add	r1, r0, #1
   17f30:	str	r1, [r6, #4]
   17f34:	strb	r5, [r0]
   17f38:	ldr	r0, [sl, #8]
   17f3c:	cmp	r0, #0
   17f40:	beq	17f78 <argp_parse@@Base+0xfbc>
   17f44:	ldr	r0, [r6, #4]
   17f48:	add	r1, r0, #1
   17f4c:	str	r1, [r6, #4]
   17f50:	mov	r1, #58	; 0x3a
   17f54:	strb	r1, [r0]
   17f58:	ldrb	r0, [sl, #12]
   17f5c:	tst	r0, #1
   17f60:	beq	17f78 <argp_parse@@Base+0xfbc>
   17f64:	ldr	r0, [r6, #4]
   17f68:	add	r1, r0, #1
   17f6c:	str	r1, [r6, #4]
   17f70:	mov	r1, #58	; 0x3a
   17f74:	strb	r1, [r0]
   17f78:	ldr	r0, [r6, #4]
   17f7c:	mov	r1, #0
   17f80:	strb	r1, [r0]
   17f84:	ldr	r5, [r8]
   17f88:	cmp	r5, #0
   17f8c:	beq	18048 <argp_parse@@Base+0x108c>
   17f90:	ldr	r7, [r6]
   17f94:	ldr	r9, [r7, #8]
   17f98:	ldr	r0, [r9]
   17f9c:	cmp	r0, #0
   17fa0:	beq	17fd4 <argp_parse@@Base+0x1018>
   17fa4:	mov	r4, r9
   17fa8:	mov	r1, r5
   17fac:	bl	11698 <strcmp@plt>
   17fb0:	cmp	r0, #0
   17fb4:	beq	17fc8 <argp_parse@@Base+0x100c>
   17fb8:	ldr	r0, [r4, #16]!
   17fbc:	cmp	r0, #0
   17fc0:	bne	17fa8 <argp_parse@@Base+0xfec>
   17fc4:	b	17fd4 <argp_parse@@Base+0x1018>
   17fc8:	sub	r0, r4, r9
   17fcc:	cmn	r0, #1
   17fd0:	bgt	18048 <argp_parse@@Base+0x108c>
   17fd4:	ldr	r0, [r6, #8]
   17fd8:	str	r5, [r0]
   17fdc:	ldr	r1, [sl, #8]
   17fe0:	cmp	r1, #0
   17fe4:	beq	17ffc <argp_parse@@Base+0x1040>
   17fe8:	ldrb	r1, [sl, #12]
   17fec:	tst	r1, #1
   17ff0:	mov	r1, #2
   17ff4:	movweq	r1, #1
   17ff8:	b	18000 <argp_parse@@Base+0x1044>
   17ffc:	mov	r1, #0
   18000:	mov	r5, #0
   18004:	stmib	r0, {r1, r5}
   18008:	ldr	r1, [r8, #4]
   1800c:	ldr	r2, [r7, #48]	; 0x30
   18010:	ldr	r3, [sp, #24]
   18014:	cmp	r1, #0
   18018:	sub	r2, r3, r2
   1801c:	mov	r3, #956301312	; 0x39000000
   18020:	ldreq	r1, [sl, #4]
   18024:	lsr	r2, r2, #2
   18028:	mul	r2, r2, r3
   1802c:	bic	r1, r1, #-16777216	; 0xff000000
   18030:	orr	r1, r2, r1
   18034:	add	r1, r1, #16777216	; 0x1000000
   18038:	str	r1, [r0, #12]
   1803c:	add	r1, r0, #16
   18040:	str	r1, [r6, #8]
   18044:	str	r5, [r0, #16]
   18048:	add	r8, r8, #24
   1804c:	b	17eb4 <argp_parse@@Base+0xef8>
   18050:	ldr	r0, [sp, #8]
   18054:	add	r7, sp, #16
   18058:	ldr	r2, [sp, #12]
   1805c:	ldm	r7, {r1, r5, r7}
   18060:	ldr	r3, [r0, #4]
   18064:	b	18074 <argp_parse@@Base+0x10b8>
   18068:	ldr	r3, [r0, #4]
   1806c:	cmp	r3, #0
   18070:	beq	18118 <argp_parse@@Base+0x115c>
   18074:	str	r0, [r7, #4]
   18078:	str	r3, [r7]
   1807c:	mov	r0, #0
   18080:	cmp	r5, #0
   18084:	add	ip, r7, #12
   18088:	ldr	r3, [r6, #4]
   1808c:	str	r0, [r7, #32]
   18090:	str	r0, [r7, #24]
   18094:	stm	ip, {r0, r1, r2}
   18098:	str	r0, [r7, #28]
   1809c:	str	r3, [r7, #8]
   180a0:	beq	180c8 <argp_parse@@Base+0x110c>
   180a4:	ldr	r1, [r5, r0, lsl #2]
   180a8:	add	r0, r0, #4
   180ac:	cmp	r1, #0
   180b0:	bne	180a4 <argp_parse@@Base+0x10e8>
   180b4:	ldr	r1, [r6, #12]
   180b8:	add	r0, r1, r0
   180bc:	str	r1, [r7, #28]
   180c0:	sub	r0, r0, #4
   180c4:	str	r0, [r6, #12]
   180c8:	add	r3, r7, #36	; 0x24
   180cc:	cmp	r5, #0
   180d0:	beq	1810c <argp_parse@@Base+0x1150>
   180d4:	ldr	r0, [r5]
   180d8:	cmp	r0, #0
   180dc:	beq	1810c <argp_parse@@Base+0x1150>
   180e0:	add	r4, r5, #16
   180e4:	mov	r5, #0
   180e8:	mov	r1, r7
   180ec:	mov	r2, r5
   180f0:	str	r6, [sp]
   180f4:	bl	17e7c <argp_parse@@Base+0xec0>
   180f8:	mov	r3, r0
   180fc:	ldr	r0, [r4, r5, lsl #4]
   18100:	add	r5, r5, #1
   18104:	cmp	r0, #0
   18108:	bne	180e8 <argp_parse@@Base+0x112c>
   1810c:	mov	r0, r3
   18110:	sub	sp, fp, #28
   18114:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18118:	mov	r3, r7
   1811c:	mov	r7, #0
   18120:	b	180cc <argp_parse@@Base+0x1110>
   18124:	movw	r2, #6992	; 0x1b50
   18128:	movt	r2, #3
   1812c:	str	r0, [r2]
   18130:	movw	r0, #6988	; 0x1b4c
   18134:	movw	r2, #33108	; 0x8154
   18138:	movt	r0, #3
   1813c:	movt	r2, #1
   18140:	str	r2, [r0]
   18144:	movw	r0, #6996	; 0x1b54
   18148:	movt	r0, #3
   1814c:	str	r1, [r0]
   18150:	bx	lr
   18154:	push	{fp, lr}
   18158:	mov	fp, sp
   1815c:	sub	sp, sp, #8
   18160:	movw	r2, #6996	; 0x1b54
   18164:	movw	r1, #6992	; 0x1b50
   18168:	movw	r3, #48	; 0x30
   1816c:	movt	r2, #3
   18170:	movt	r1, #3
   18174:	movt	r3, #2
   18178:	ldr	r2, [r2]
   1817c:	ldr	r1, [r1]
   18180:	str	r2, [sp]
   18184:	movw	r2, #34	; 0x22
   18188:	movt	r2, #2
   1818c:	bl	18d38 <_obstack_memory_used@@Base+0x6c8>
   18190:	mov	sp, fp
   18194:	pop	{fp, pc}
   18198:	sub	r0, r0, #1
   1819c:	ldrb	r3, [r0, #1]!
   181a0:	cmp	r3, #47	; 0x2f
   181a4:	beq	1819c <argp_parse@@Base+0x11e0>
   181a8:	mov	r2, #0
   181ac:	mov	r1, r0
   181b0:	uxtb	r3, r3
   181b4:	cmp	r3, #47	; 0x2f
   181b8:	beq	181d4 <argp_parse@@Base+0x1218>
   181bc:	cmp	r3, #0
   181c0:	bxeq	lr
   181c4:	tst	r2, #1
   181c8:	mov	r2, #0
   181cc:	movne	r0, r1
   181d0:	b	181d8 <argp_parse@@Base+0x121c>
   181d4:	mov	r2, #1
   181d8:	ldrb	r3, [r1, #1]!
   181dc:	b	181b0 <argp_parse@@Base+0x11f4>
   181e0:	push	{r4, sl, fp, lr}
   181e4:	add	fp, sp, #8
   181e8:	mov	r4, r0
   181ec:	bl	11824 <strlen@plt>
   181f0:	mov	r1, r0
   181f4:	sub	r2, r4, #1
   181f8:	mov	r0, r1
   181fc:	cmp	r1, #2
   18200:	bcc	18214 <argp_parse@@Base+0x1258>
   18204:	ldrb	r3, [r2, r0]
   18208:	sub	r1, r0, #1
   1820c:	cmp	r3, #47	; 0x2f
   18210:	beq	181f8 <argp_parse@@Base+0x123c>
   18214:	pop	{r4, sl, fp, pc}
   18218:	push	{r4, r5, r6, sl, fp, lr}
   1821c:	add	fp, sp, #16
   18220:	mov	r4, r0
   18224:	bl	11848 <__errno_location@plt>
   18228:	ldr	r6, [r0]
   1822c:	mov	r5, r0
   18230:	mov	r0, r4
   18234:	bl	116d4 <free@plt>
   18238:	str	r6, [r5]
   1823c:	pop	{r4, r5, r6, sl, fp, pc}
   18240:	push	{fp, lr}
   18244:	mov	fp, sp
   18248:	sub	sp, sp, #16
   1824c:	mov	ip, #0
   18250:	str	ip, [sp, #8]
   18254:	str	ip, [sp, #4]
   18258:	ldr	ip, [fp, #8]
   1825c:	str	ip, [sp]
   18260:	bl	1ced0 <argp_failure@@Base+0x282c>
   18264:	mov	sp, fp
   18268:	pop	{fp, pc}
   1826c:	push	{fp, lr}
   18270:	mov	fp, sp
   18274:	sub	sp, sp, #16
   18278:	mov	ip, #0
   1827c:	str	ip, [sp, #12]
   18280:	str	ip, [sp, #4]
   18284:	ldr	ip, [fp, #12]
   18288:	str	ip, [sp, #8]
   1828c:	ldr	ip, [fp, #8]
   18290:	str	ip, [sp]
   18294:	bl	1c2d8 <argp_failure@@Base+0x1c34>
   18298:	mov	sp, fp
   1829c:	pop	{fp, pc}
   182a0:	push	{fp, lr}
   182a4:	mov	fp, sp
   182a8:	sub	sp, sp, #16
   182ac:	mov	ip, #0
   182b0:	str	ip, [sp, #8]
   182b4:	mov	ip, #1
   182b8:	str	ip, [sp, #4]
   182bc:	ldr	ip, [fp, #8]
   182c0:	str	ip, [sp]
   182c4:	bl	1ced0 <argp_failure@@Base+0x282c>
   182c8:	mov	sp, fp
   182cc:	pop	{fp, pc}
   182d0:	push	{fp, lr}
   182d4:	mov	fp, sp
   182d8:	sub	sp, sp, #16
   182dc:	mov	ip, #0
   182e0:	str	ip, [sp, #12]
   182e4:	mov	ip, #1
   182e8:	str	ip, [sp, #4]
   182ec:	ldr	ip, [fp, #12]
   182f0:	str	ip, [sp, #8]
   182f4:	ldr	ip, [fp, #8]
   182f8:	str	ip, [sp]
   182fc:	bl	1c2d8 <argp_failure@@Base+0x1c34>
   18300:	mov	sp, fp
   18304:	pop	{fp, pc}
   18308:	sub	sp, sp, #8
   1830c:	push	{fp, lr}
   18310:	mov	fp, sp
   18314:	sub	sp, sp, #8
   18318:	str	r3, [fp, #12]
   1831c:	add	r3, fp, #8
   18320:	str	r2, [fp, #8]
   18324:	orr	r3, r3, #4
   18328:	str	r3, [sp, #4]
   1832c:	bl	11770 <ioctl@plt>
   18330:	mov	sp, fp
   18334:	pop	{fp, lr}
   18338:	add	sp, sp, #8
   1833c:	bx	lr

00018340 <_obstack_begin@@Base>:
   18340:	push	{fp, lr}
   18344:	mov	fp, sp
   18348:	str	r3, [r0, #28]
   1834c:	ldr	r3, [fp, #8]
   18350:	str	r3, [r0, #32]
   18354:	ldrb	r3, [r0, #40]	; 0x28
   18358:	and	r3, r3, #254	; 0xfe
   1835c:	strb	r3, [r0, #40]	; 0x28
   18360:	bl	1836c <_obstack_begin@@Base+0x2c>
   18364:	mov	r0, #1
   18368:	pop	{fp, pc}
   1836c:	push	{r4, r5, r6, sl, fp, lr}
   18370:	add	fp, sp, #16
   18374:	cmp	r1, #0
   18378:	mov	r5, r2
   1837c:	mov	r4, r0
   18380:	movweq	r1, #4072	; 0xfe8
   18384:	cmp	r2, #0
   18388:	movweq	r5, #8
   1838c:	str	r1, [r0]
   18390:	sub	r6, r5, #1
   18394:	str	r6, [r0, #24]
   18398:	ldrb	r0, [r0, #40]	; 0x28
   1839c:	tst	r0, #1
   183a0:	bne	183b4 <_obstack_begin@@Base+0x74>
   183a4:	ldr	r2, [r4, #28]
   183a8:	mov	r0, r1
   183ac:	blx	r2
   183b0:	b	183c0 <_obstack_begin@@Base+0x80>
   183b4:	ldr	r2, [r4, #28]
   183b8:	ldr	r0, [r4, #36]	; 0x24
   183bc:	blx	r2
   183c0:	cmp	r0, #0
   183c4:	str	r0, [r4, #4]
   183c8:	addne	r1, r0, r6
   183cc:	rsbne	r2, r5, #0
   183d0:	addne	r1, r1, #8
   183d4:	andne	r1, r1, r2
   183d8:	strne	r1, [r4, #12]
   183dc:	strne	r1, [r4, #8]
   183e0:	ldrne	r1, [r4]
   183e4:	addne	r1, r0, r1
   183e8:	strne	r1, [r0]
   183ec:	strne	r1, [r4, #16]
   183f0:	movne	r1, #0
   183f4:	strne	r1, [r0, #4]
   183f8:	ldrbne	r0, [r4, #40]	; 0x28
   183fc:	andne	r0, r0, #249	; 0xf9
   18400:	strbne	r0, [r4, #40]	; 0x28
   18404:	popne	{r4, r5, r6, sl, fp, pc}
   18408:	movw	r0, #6796	; 0x1a8c
   1840c:	movt	r0, #3
   18410:	ldr	r0, [r0]
   18414:	blx	r0

00018418 <_obstack_begin_1@@Base>:
   18418:	push	{fp, lr}
   1841c:	mov	fp, sp
   18420:	str	r3, [r0, #28]
   18424:	ldr	r3, [fp, #12]
   18428:	str	r3, [r0, #36]	; 0x24
   1842c:	ldr	r3, [fp, #8]
   18430:	str	r3, [r0, #32]
   18434:	ldrb	r3, [r0, #40]	; 0x28
   18438:	orr	r3, r3, #1
   1843c:	strb	r3, [r0, #40]	; 0x28
   18440:	bl	1836c <_obstack_begin@@Base+0x2c>
   18444:	mov	r0, #1
   18448:	pop	{fp, pc}

0001844c <_obstack_newchunk@@Base>:
   1844c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18450:	add	fp, sp, #28
   18454:	sub	sp, sp, #4
   18458:	mov	r4, r0
   1845c:	ldr	r2, [r0]
   18460:	ldr	r0, [r0, #8]
   18464:	ldr	r3, [r4, #12]
   18468:	sub	r9, r3, r0
   1846c:	ldr	r0, [r4, #24]
   18470:	mov	r3, #0
   18474:	add	r1, r9, r1
   18478:	adds	r6, r1, r0
   1847c:	adc	r0, r3, #0
   18480:	mov	r3, #100	; 0x64
   18484:	add	r3, r3, r9, lsr #3
   18488:	adds	r7, r3, r6
   1848c:	movcs	r7, r6
   18490:	cmp	r7, r2
   18494:	movcc	r7, r2
   18498:	cmp	r1, r9
   1849c:	bcc	18594 <_obstack_newchunk@@Base+0x148>
   184a0:	cmp	r0, #0
   184a4:	bne	18594 <_obstack_newchunk@@Base+0x148>
   184a8:	ldrb	r0, [r4, #40]	; 0x28
   184ac:	ldr	r8, [r4, #4]
   184b0:	tst	r0, #1
   184b4:	bne	184c8 <_obstack_newchunk@@Base+0x7c>
   184b8:	ldr	r1, [r4, #28]
   184bc:	mov	r0, r7
   184c0:	blx	r1
   184c4:	b	184d8 <_obstack_newchunk@@Base+0x8c>
   184c8:	ldr	r2, [r4, #28]
   184cc:	ldr	r0, [r4, #36]	; 0x24
   184d0:	mov	r1, r7
   184d4:	blx	r2
   184d8:	mov	r6, r0
   184dc:	cmp	r0, #0
   184e0:	beq	18594 <_obstack_newchunk@@Base+0x148>
   184e4:	add	r0, r6, r7
   184e8:	str	r6, [r4, #4]
   184ec:	str	r8, [r6, #4]
   184f0:	mov	r2, r9
   184f4:	str	r0, [r4, #16]
   184f8:	str	r0, [r6]
   184fc:	ldr	r5, [r4, #24]
   18500:	ldr	sl, [r4, #8]
   18504:	add	r0, r6, r5
   18508:	mov	r1, sl
   1850c:	add	r0, r0, #8
   18510:	bic	r7, r0, r5
   18514:	mov	r0, r7
   18518:	bl	11704 <memcpy@plt>
   1851c:	ldrb	r0, [r4, #40]	; 0x28
   18520:	tst	r0, #2
   18524:	bne	18574 <_obstack_newchunk@@Base+0x128>
   18528:	add	r1, r8, r5
   1852c:	mvn	r0, r5
   18530:	add	r1, r1, #8
   18534:	and	r0, r1, r0
   18538:	cmp	sl, r0
   1853c:	bne	18574 <_obstack_newchunk@@Base+0x128>
   18540:	ldr	r0, [r8, #4]
   18544:	str	r0, [r6, #4]
   18548:	ldrb	r0, [r4, #40]	; 0x28
   1854c:	tst	r0, #1
   18550:	bne	18564 <_obstack_newchunk@@Base+0x118>
   18554:	ldr	r1, [r4, #32]
   18558:	mov	r0, r8
   1855c:	blx	r1
   18560:	b	18574 <_obstack_newchunk@@Base+0x128>
   18564:	ldr	r2, [r4, #32]
   18568:	ldr	r0, [r4, #36]	; 0x24
   1856c:	mov	r1, r8
   18570:	blx	r2
   18574:	add	r0, r7, r9
   18578:	str	r7, [r4, #8]
   1857c:	str	r0, [r4, #12]
   18580:	ldrb	r0, [r4, #40]	; 0x28
   18584:	and	r0, r0, #253	; 0xfd
   18588:	strb	r0, [r4, #40]	; 0x28
   1858c:	sub	sp, fp, #28
   18590:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18594:	movw	r0, #6796	; 0x1a8c
   18598:	movt	r0, #3
   1859c:	ldr	r0, [r0]
   185a0:	blx	r0

000185a4 <_obstack_allocated_p@@Base>:
   185a4:	ldr	r2, [r0, #4]
   185a8:	mov	r0, #0
   185ac:	cmp	r2, #0
   185b0:	bxeq	lr
   185b4:	cmp	r2, r1
   185b8:	bcs	185c8 <_obstack_allocated_p@@Base+0x24>
   185bc:	ldr	r3, [r2]
   185c0:	cmp	r3, r1
   185c4:	bcs	185d0 <_obstack_allocated_p@@Base+0x2c>
   185c8:	ldr	r2, [r2, #4]
   185cc:	b	185ac <_obstack_allocated_p@@Base+0x8>
   185d0:	mov	r0, #1
   185d4:	bx	lr

000185d8 <_obstack_free@@Base>:
   185d8:	push	{r4, r5, r6, sl, fp, lr}
   185dc:	add	fp, sp, #16
   185e0:	mov	r5, r1
   185e4:	ldr	r1, [r0, #4]
   185e8:	cmp	r1, #0
   185ec:	beq	1864c <_obstack_free@@Base+0x74>
   185f0:	mov	r4, r0
   185f4:	cmp	r1, r5
   185f8:	bcs	18608 <_obstack_free@@Base+0x30>
   185fc:	ldr	r0, [r1]
   18600:	cmp	r0, r5
   18604:	bcs	18658 <_obstack_free@@Base+0x80>
   18608:	ldrb	r0, [r4, #40]	; 0x28
   1860c:	ldr	r6, [r1, #4]
   18610:	tst	r0, #1
   18614:	bne	18628 <_obstack_free@@Base+0x50>
   18618:	ldr	r2, [r4, #32]
   1861c:	mov	r0, r1
   18620:	blx	r2
   18624:	b	18634 <_obstack_free@@Base+0x5c>
   18628:	ldr	r2, [r4, #32]
   1862c:	ldr	r0, [r4, #36]	; 0x24
   18630:	blx	r2
   18634:	ldrb	r0, [r4, #40]	; 0x28
   18638:	cmp	r6, #0
   1863c:	mov	r1, r6
   18640:	orr	r0, r0, #2
   18644:	strb	r0, [r4, #40]	; 0x28
   18648:	bne	185f4 <_obstack_free@@Base+0x1c>
   1864c:	cmp	r5, #0
   18650:	popeq	{r4, r5, r6, sl, fp, pc}
   18654:	bl	119b0 <abort@plt>
   18658:	str	r5, [r4, #8]
   1865c:	str	r5, [r4, #12]
   18660:	ldr	r0, [r1]
   18664:	str	r1, [r4, #4]
   18668:	str	r0, [r4, #16]
   1866c:	pop	{r4, r5, r6, sl, fp, pc}

00018670 <_obstack_memory_used@@Base>:
   18670:	ldr	r1, [r0, #4]
   18674:	mov	r0, #0
   18678:	cmp	r1, #0
   1867c:	bxeq	lr
   18680:	ldr	r2, [r1]
   18684:	sub	r0, r0, r1
   18688:	ldr	r1, [r1, #4]
   1868c:	add	r0, r0, r2
   18690:	b	18678 <_obstack_memory_used@@Base+0x8>
   18694:	push	{fp, lr}
   18698:	mov	fp, sp
   1869c:	movw	r0, #6872	; 0x1ad8
   186a0:	movw	r1, #158	; 0x9e
   186a4:	movw	r2, #61	; 0x3d
   186a8:	movt	r0, #3
   186ac:	movt	r1, #2
   186b0:	movt	r2, #2
   186b4:	ldr	r0, [r0]
   186b8:	bl	1183c <fprintf@plt>
   186bc:	movw	r0, #6840	; 0x1ab8
   186c0:	movt	r0, #3
   186c4:	ldr	r0, [r0]
   186c8:	bl	1180c <exit@plt>
   186cc:	push	{r4, r5, fp, lr}
   186d0:	add	fp, sp, #8
   186d4:	cmp	r0, #0
   186d8:	beq	1876c <_obstack_memory_used@@Base+0xfc>
   186dc:	mov	r1, #47	; 0x2f
   186e0:	mov	r4, r0
   186e4:	bl	118d8 <strrchr@plt>
   186e8:	cmp	r0, #0
   186ec:	mov	r5, r4
   186f0:	addne	r5, r0, #1
   186f4:	sub	r0, r5, r4
   186f8:	cmp	r0, #7
   186fc:	blt	18750 <_obstack_memory_used@@Base+0xe0>
   18700:	movw	r1, #134	; 0x86
   18704:	sub	r0, r5, #7
   18708:	mov	r2, #7
   1870c:	movt	r1, #2
   18710:	bl	119a4 <strncmp@plt>
   18714:	cmp	r0, #0
   18718:	bne	18750 <_obstack_memory_used@@Base+0xe0>
   1871c:	movw	r1, #142	; 0x8e
   18720:	mov	r0, r5
   18724:	mov	r2, #3
   18728:	movt	r1, #2
   1872c:	bl	119a4 <strncmp@plt>
   18730:	cmp	r0, #0
   18734:	beq	18740 <_obstack_memory_used@@Base+0xd0>
   18738:	mov	r4, r5
   1873c:	b	18750 <_obstack_memory_used@@Base+0xe0>
   18740:	movw	r0, #6864	; 0x1ad0
   18744:	add	r4, r5, #3
   18748:	movt	r0, #3
   1874c:	str	r4, [r0]
   18750:	movw	r0, #6868	; 0x1ad4
   18754:	movt	r0, #3
   18758:	str	r4, [r0]
   1875c:	movw	r0, #7000	; 0x1b58
   18760:	movt	r0, #3
   18764:	str	r4, [r0]
   18768:	pop	{r4, r5, fp, pc}
   1876c:	movw	r0, #6872	; 0x1ad8
   18770:	movt	r0, #3
   18774:	ldr	r1, [r0]
   18778:	movw	r0, #78	; 0x4e
   1877c:	movt	r0, #2
   18780:	bl	11998 <fputs@plt>
   18784:	bl	119b0 <abort@plt>
   18788:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1878c:	add	fp, sp, #28
   18790:	sub	sp, sp, #116	; 0x74
   18794:	mov	r8, r2
   18798:	mov	r9, r1
   1879c:	mov	r4, r0
   187a0:	bl	1189c <fileno@plt>
   187a4:	add	r1, sp, #8
   187a8:	bl	1d708 <argp_failure@@Base+0x3064>
   187ac:	mov	r6, #8192	; 0x2000
   187b0:	cmp	r0, #0
   187b4:	bmi	1881c <_obstack_memory_used@@Base+0x1ac>
   187b8:	ldr	r0, [sp, #24]
   187bc:	and	r0, r0, #61440	; 0xf000
   187c0:	cmp	r0, #32768	; 0x8000
   187c4:	bne	1881c <_obstack_memory_used@@Base+0x1ac>
   187c8:	mov	r0, r4
   187cc:	bl	119e0 <ftello64@plt>
   187d0:	cmp	r1, #0
   187d4:	bmi	1881c <_obstack_memory_used@@Base+0x1ac>
   187d8:	ldr	r2, [sp, #56]	; 0x38
   187dc:	ldr	r3, [sp, #60]	; 0x3c
   187e0:	subs	r7, r0, r2
   187e4:	sbcs	r7, r1, r3
   187e8:	bge	1881c <_obstack_memory_used@@Base+0x1ac>
   187ec:	subs	r0, r2, r0
   187f0:	mvn	r2, #-2147483647	; 0x80000001
   187f4:	sbc	r1, r3, r1
   187f8:	subs	r2, r2, r0
   187fc:	rscs	r1, r1, #0
   18800:	bge	18818 <_obstack_memory_used@@Base+0x1a8>
   18804:	bl	11848 <__errno_location@plt>
   18808:	mov	r1, #12
   1880c:	mov	r7, #0
   18810:	str	r1, [r0]
   18814:	b	18a1c <_obstack_memory_used@@Base+0x3ac>
   18818:	add	r6, r0, #1
   1881c:	mov	r0, r6
   18820:	bl	19340 <_obstack_memory_used@@Base+0xcd0>
   18824:	mov	r7, #0
   18828:	cmp	r0, #0
   1882c:	beq	18a1c <_obstack_memory_used@@Base+0x3ac>
   18830:	mov	r1, #1
   18834:	mov	r2, r6
   18838:	mov	r3, r4
   1883c:	mov	r5, r0
   18840:	str	r8, [sp]
   18844:	bl	11788 <fread@plt>
   18848:	cmp	r0, r6
   1884c:	str	r9, [sp, #4]
   18850:	bne	18900 <_obstack_memory_used@@Base+0x290>
   18854:	and	r8, r9, #2
   18858:	mov	r7, r6
   1885c:	cmn	r7, #-2147483647	; 0x80000001
   18860:	beq	18964 <_obstack_memory_used@@Base+0x2f4>
   18864:	mvn	r0, #-2147483648	; 0x80000000
   18868:	mvn	r9, #-2147483648	; 0x80000000
   1886c:	eor	r0, r0, r7, lsr #1
   18870:	cmp	r7, r0
   18874:	addcc	r9, r7, r7, lsr #1
   18878:	cmp	r8, #0
   1887c:	bne	1889c <_obstack_memory_used@@Base+0x22c>
   18880:	mov	r0, r5
   18884:	mov	r1, r9
   18888:	bl	19370 <_obstack_memory_used@@Base+0xd00>
   1888c:	mov	sl, r0
   18890:	cmp	r0, #0
   18894:	bne	188d0 <_obstack_memory_used@@Base+0x260>
   18898:	b	1899c <_obstack_memory_used@@Base+0x32c>
   1889c:	mov	r0, r9
   188a0:	bl	19340 <_obstack_memory_used@@Base+0xcd0>
   188a4:	cmp	r0, #0
   188a8:	beq	189b0 <_obstack_memory_used@@Base+0x340>
   188ac:	mov	r1, r5
   188b0:	mov	r2, r7
   188b4:	mov	sl, r0
   188b8:	bl	11704 <memcpy@plt>
   188bc:	mov	r0, r5
   188c0:	mov	r1, r7
   188c4:	bl	11950 <explicit_bzero@plt>
   188c8:	mov	r0, r5
   188cc:	bl	18218 <argp_parse@@Base+0x125c>
   188d0:	sub	r5, r9, r6
   188d4:	add	r0, sl, r6
   188d8:	mov	r1, #1
   188dc:	mov	r3, r4
   188e0:	mov	r2, r5
   188e4:	bl	11788 <fread@plt>
   188e8:	cmp	r0, r5
   188ec:	add	r6, r0, r6
   188f0:	mov	r5, sl
   188f4:	mov	r7, r9
   188f8:	beq	1885c <_obstack_memory_used@@Base+0x1ec>
   188fc:	b	1890c <_obstack_memory_used@@Base+0x29c>
   18900:	mov	r9, r6
   18904:	mov	sl, r5
   18908:	mov	r6, r0
   1890c:	mov	r0, r4
   18910:	bl	116ec <ferror@plt>
   18914:	cmp	r0, #0
   18918:	beq	18930 <_obstack_memory_used@@Base+0x2c0>
   1891c:	ldr	r0, [sp, #4]
   18920:	and	r8, r0, #2
   18924:	bl	11848 <__errno_location@plt>
   18928:	ldr	r4, [r0]
   1892c:	b	18970 <_obstack_memory_used@@Base+0x300>
   18930:	sub	r0, r9, #1
   18934:	cmp	r6, r0
   18938:	bcs	18a08 <_obstack_memory_used@@Base+0x398>
   1893c:	ldr	r0, [sp, #4]
   18940:	add	r1, r6, #1
   18944:	tst	r0, #2
   18948:	bne	189c4 <_obstack_memory_used@@Base+0x354>
   1894c:	mov	r0, sl
   18950:	bl	19370 <_obstack_memory_used@@Base+0xd00>
   18954:	cmp	r0, #0
   18958:	mov	r7, r0
   1895c:	moveq	r7, sl
   18960:	b	18a0c <_obstack_memory_used@@Base+0x39c>
   18964:	mov	r4, #12
   18968:	mov	sl, r5
   1896c:	mvn	r9, #-2147483648	; 0x80000000
   18970:	cmp	r8, #0
   18974:	mov	r7, #0
   18978:	beq	18988 <_obstack_memory_used@@Base+0x318>
   1897c:	mov	r0, sl
   18980:	mov	r1, r9
   18984:	bl	11950 <explicit_bzero@plt>
   18988:	mov	r0, sl
   1898c:	bl	18218 <argp_parse@@Base+0x125c>
   18990:	bl	11848 <__errno_location@plt>
   18994:	str	r4, [r0]
   18998:	b	18a1c <_obstack_memory_used@@Base+0x3ac>
   1899c:	bl	11848 <__errno_location@plt>
   189a0:	ldr	r4, [r0]
   189a4:	mov	sl, r5
   189a8:	mov	r7, #0
   189ac:	b	18988 <_obstack_memory_used@@Base+0x318>
   189b0:	bl	11848 <__errno_location@plt>
   189b4:	ldr	r4, [r0]
   189b8:	mov	sl, r5
   189bc:	mov	r7, #0
   189c0:	b	1897c <_obstack_memory_used@@Base+0x30c>
   189c4:	mov	r0, r1
   189c8:	bl	19340 <_obstack_memory_used@@Base+0xcd0>
   189cc:	cmp	r0, #0
   189d0:	beq	189fc <_obstack_memory_used@@Base+0x38c>
   189d4:	mov	r1, sl
   189d8:	mov	r2, r6
   189dc:	mov	r7, r0
   189e0:	bl	11704 <memcpy@plt>
   189e4:	mov	r0, sl
   189e8:	mov	r1, r9
   189ec:	bl	11950 <explicit_bzero@plt>
   189f0:	mov	r0, sl
   189f4:	bl	18218 <argp_parse@@Base+0x125c>
   189f8:	b	18a0c <_obstack_memory_used@@Base+0x39c>
   189fc:	add	r0, sl, r6
   18a00:	sub	r1, r9, r6
   18a04:	bl	11950 <explicit_bzero@plt>
   18a08:	mov	r7, sl
   18a0c:	ldr	r1, [sp]
   18a10:	mov	r0, #0
   18a14:	strb	r0, [r7, r6]
   18a18:	str	r6, [r1]
   18a1c:	mov	r0, r7
   18a20:	sub	sp, fp, #28
   18a24:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18a28:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   18a2c:	add	fp, sp, #24
   18a30:	mov	r5, r2
   18a34:	movw	r2, #62898	; 0xf5b2
   18a38:	mov	r6, r1
   18a3c:	movw	r1, #146	; 0x92
   18a40:	movt	r2, #1
   18a44:	tst	r6, #1
   18a48:	movt	r1, #2
   18a4c:	moveq	r1, r2
   18a50:	bl	11938 <fopen64@plt>
   18a54:	mov	r4, #0
   18a58:	cmp	r0, #0
   18a5c:	beq	18ad0 <_obstack_memory_used@@Base+0x460>
   18a60:	mov	r7, r0
   18a64:	ands	r8, r6, #2
   18a68:	beq	18a80 <_obstack_memory_used@@Base+0x410>
   18a6c:	mov	r0, r7
   18a70:	mov	r1, #0
   18a74:	mov	r2, #2
   18a78:	mov	r3, #0
   18a7c:	bl	1186c <setvbuf@plt>
   18a80:	mov	r0, r7
   18a84:	mov	r1, r6
   18a88:	mov	r2, r5
   18a8c:	bl	18788 <_obstack_memory_used@@Base+0x118>
   18a90:	mov	r6, r0
   18a94:	mov	r0, r7
   18a98:	bl	118b4 <fclose@plt>
   18a9c:	cmp	r0, #0
   18aa0:	beq	18acc <_obstack_memory_used@@Base+0x45c>
   18aa4:	cmp	r6, #0
   18aa8:	beq	18ad0 <_obstack_memory_used@@Base+0x460>
   18aac:	cmp	r8, #0
   18ab0:	beq	18ac0 <_obstack_memory_used@@Base+0x450>
   18ab4:	ldr	r1, [r5]
   18ab8:	mov	r0, r6
   18abc:	bl	11950 <explicit_bzero@plt>
   18ac0:	mov	r0, r6
   18ac4:	bl	18218 <argp_parse@@Base+0x125c>
   18ac8:	b	18ad0 <_obstack_memory_used@@Base+0x460>
   18acc:	mov	r4, r6
   18ad0:	mov	r0, r4
   18ad4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   18ad8:	push	{r4, r5, r6, r7, fp, lr}
   18adc:	add	fp, sp, #16
   18ae0:	sub	sp, sp, #32
   18ae4:	ldr	r7, [fp, #12]
   18ae8:	ldr	r6, [fp, #8]
   18aec:	mov	r4, r2
   18af0:	mov	r5, r0
   18af4:	cmp	r1, #0
   18af8:	beq	18b18 <_obstack_memory_used@@Base+0x4a8>
   18afc:	mov	r2, r1
   18b00:	movw	r1, #150	; 0x96
   18b04:	str	r3, [sp]
   18b08:	mov	r0, r5
   18b0c:	mov	r3, r4
   18b10:	movt	r1, #2
   18b14:	b	18b28 <_obstack_memory_used@@Base+0x4b8>
   18b18:	movw	r1, #162	; 0xa2
   18b1c:	mov	r0, r5
   18b20:	mov	r2, r4
   18b24:	movt	r1, #2
   18b28:	bl	1183c <fprintf@plt>
   18b2c:	movw	r1, #926	; 0x39e
   18b30:	movw	r2, #169	; 0xa9
   18b34:	mov	r0, r5
   18b38:	movw	r3, #2022	; 0x7e6
   18b3c:	movt	r1, #2
   18b40:	movt	r2, #2
   18b44:	bl	1183c <fprintf@plt>
   18b48:	movw	r4, #1922	; 0x782
   18b4c:	mov	r1, r5
   18b50:	movt	r4, #2
   18b54:	mov	r0, r4
   18b58:	bl	11998 <fputs@plt>
   18b5c:	movw	r1, #173	; 0xad
   18b60:	movw	r2, #344	; 0x158
   18b64:	mov	r0, r5
   18b68:	movt	r1, #2
   18b6c:	movt	r2, #2
   18b70:	bl	1183c <fprintf@plt>
   18b74:	mov	r0, r4
   18b78:	mov	r1, r5
   18b7c:	bl	11998 <fputs@plt>
   18b80:	cmp	r7, #9
   18b84:	bhi	18bd4 <_obstack_memory_used@@Base+0x564>
   18b88:	add	r0, pc, #0
   18b8c:	ldr	pc, [r0, r7, lsl #2]
   18b90:	andeq	r8, r1, r0, lsr sp
   18b94:			; <UNDEFINED> instruction: 0x00018bb8
   18b98:	andeq	r8, r1, r8, lsl #24
   18b9c:	andeq	r8, r1, r4, lsr #24
   18ba0:	andeq	r8, r1, ip, lsr ip
   18ba4:	andeq	r8, r1, r8, asr ip
   18ba8:	andeq	r8, r1, r4, ror ip
   18bac:	muleq	r1, r8, ip
   18bb0:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   18bb4:	andeq	r8, r1, r4, asr #25
   18bb8:	ldr	r2, [r6]
   18bbc:	movw	r1, #378	; 0x17a
   18bc0:	mov	r0, r5
   18bc4:	movt	r1, #2
   18bc8:	sub	sp, fp, #16
   18bcc:	pop	{r4, r5, r6, r7, fp, lr}
   18bd0:	b	1183c <fprintf@plt>
   18bd4:	add	r7, r6, #8
   18bd8:	add	lr, r6, #20
   18bdc:	ldm	r6, {r2, r3}
   18be0:	ldr	r6, [r6, #32]
   18be4:	ldm	r7, {r0, r1, r7}
   18be8:	ldm	lr, {r4, ip, lr}
   18bec:	stm	sp, {r0, r1, r7}
   18bf0:	movw	r1, #697	; 0x2b9
   18bf4:	add	r0, sp, #12
   18bf8:	stm	r0, {r4, ip, lr}
   18bfc:	str	r6, [sp, #24]
   18c00:	movt	r1, #2
   18c04:	b	18d28 <_obstack_memory_used@@Base+0x6b8>
   18c08:	ldm	r6, {r2, r3}
   18c0c:	movw	r1, #394	; 0x18a
   18c10:	mov	r0, r5
   18c14:	movt	r1, #2
   18c18:	sub	sp, fp, #16
   18c1c:	pop	{r4, r5, r6, r7, fp, lr}
   18c20:	b	1183c <fprintf@plt>
   18c24:	ldr	r0, [r6, #8]
   18c28:	movw	r1, #417	; 0x1a1
   18c2c:	ldm	r6, {r2, r3}
   18c30:	movt	r1, #2
   18c34:	str	r0, [sp]
   18c38:	b	18d28 <_obstack_memory_used@@Base+0x6b8>
   18c3c:	ldr	r0, [r6, #8]
   18c40:	ldm	r6, {r2, r3}
   18c44:	ldr	r1, [r6, #12]
   18c48:	stm	sp, {r0, r1}
   18c4c:	movw	r1, #445	; 0x1bd
   18c50:	movt	r1, #2
   18c54:	b	18d28 <_obstack_memory_used@@Base+0x6b8>
   18c58:	add	r7, r6, #8
   18c5c:	ldm	r6, {r2, r3}
   18c60:	ldm	r7, {r0, r1, r7}
   18c64:	stm	sp, {r0, r1, r7}
   18c68:	movw	r1, #477	; 0x1dd
   18c6c:	movt	r1, #2
   18c70:	b	18d28 <_obstack_memory_used@@Base+0x6b8>
   18c74:	add	r7, r6, #8
   18c78:	ldm	r6, {r2, r3}
   18c7c:	ldr	r6, [r6, #20]
   18c80:	ldm	r7, {r0, r1, r7}
   18c84:	stm	sp, {r0, r1, r7}
   18c88:	movw	r1, #513	; 0x201
   18c8c:	str	r6, [sp, #12]
   18c90:	movt	r1, #2
   18c94:	b	18d28 <_obstack_memory_used@@Base+0x6b8>
   18c98:	add	r7, r6, #8
   18c9c:	ldm	r6, {r2, r3}
   18ca0:	ldr	r4, [r6, #20]
   18ca4:	ldr	r6, [r6, #24]
   18ca8:	ldm	r7, {r0, r1, r7}
   18cac:	stm	sp, {r0, r1, r7}
   18cb0:	movw	r1, #553	; 0x229
   18cb4:	str	r4, [sp, #12]
   18cb8:	str	r6, [sp, #16]
   18cbc:	movt	r1, #2
   18cc0:	b	18d28 <_obstack_memory_used@@Base+0x6b8>
   18cc4:	add	r7, r6, #8
   18cc8:	add	lr, r6, #20
   18ccc:	ldm	r6, {r2, r3}
   18cd0:	ldr	r6, [r6, #32]
   18cd4:	ldm	r7, {r0, r1, r7}
   18cd8:	ldm	lr, {r4, ip, lr}
   18cdc:	stm	sp, {r0, r1, r7}
   18ce0:	movw	r1, #645	; 0x285
   18ce4:	add	r0, sp, #12
   18ce8:	stm	r0, {r4, ip, lr}
   18cec:	str	r6, [sp, #24]
   18cf0:	movt	r1, #2
   18cf4:	b	18d28 <_obstack_memory_used@@Base+0x6b8>
   18cf8:	add	r7, r6, #8
   18cfc:	ldm	r6, {r2, r3}
   18d00:	ldr	r4, [r6, #20]
   18d04:	ldr	ip, [r6, #24]
   18d08:	ldr	r6, [r6, #28]
   18d0c:	ldm	r7, {r0, r1, r7}
   18d10:	stm	sp, {r0, r1, r7}
   18d14:	movw	r1, #597	; 0x255
   18d18:	str	r4, [sp, #12]
   18d1c:	str	ip, [sp, #16]
   18d20:	str	r6, [sp, #20]
   18d24:	movt	r1, #2
   18d28:	mov	r0, r5
   18d2c:	bl	1183c <fprintf@plt>
   18d30:	sub	sp, fp, #16
   18d34:	pop	{r4, r5, r6, r7, fp, pc}
   18d38:	push	{r4, sl, fp, lr}
   18d3c:	add	fp, sp, #8
   18d40:	sub	sp, sp, #8
   18d44:	ldr	ip, [fp, #8]
   18d48:	mov	lr, #0
   18d4c:	ldr	r4, [ip, lr, lsl #2]
   18d50:	add	lr, lr, #1
   18d54:	cmp	r4, #0
   18d58:	bne	18d4c <_obstack_memory_used@@Base+0x6dc>
   18d5c:	sub	r4, lr, #1
   18d60:	str	ip, [sp]
   18d64:	str	r4, [sp, #4]
   18d68:	bl	18ad8 <_obstack_memory_used@@Base+0x468>
   18d6c:	sub	sp, fp, #8
   18d70:	pop	{r4, sl, fp, pc}
   18d74:	push	{r4, r5, fp, lr}
   18d78:	add	fp, sp, #8
   18d7c:	sub	sp, sp, #48	; 0x30
   18d80:	ldr	r4, [fp, #8]
   18d84:	mov	ip, #0
   18d88:	add	lr, sp, #8
   18d8c:	ldr	r5, [r4]
   18d90:	cmp	r5, #0
   18d94:	str	r5, [lr, ip, lsl #2]
   18d98:	beq	18db0 <_obstack_memory_used@@Base+0x740>
   18d9c:	add	ip, ip, #1
   18da0:	add	r4, r4, #4
   18da4:	cmp	ip, #10
   18da8:	bne	18d8c <_obstack_memory_used@@Base+0x71c>
   18dac:	mov	ip, #10
   18db0:	str	lr, [sp]
   18db4:	str	ip, [sp, #4]
   18db8:	bl	18ad8 <_obstack_memory_used@@Base+0x468>
   18dbc:	sub	sp, fp, #8
   18dc0:	pop	{r4, r5, fp, pc}
   18dc4:	push	{fp, lr}
   18dc8:	mov	fp, sp
   18dcc:	sub	sp, sp, #8
   18dd0:	add	ip, fp, #8
   18dd4:	str	ip, [sp, #4]
   18dd8:	str	ip, [sp]
   18ddc:	bl	18d74 <_obstack_memory_used@@Base+0x704>
   18de0:	mov	sp, fp
   18de4:	pop	{fp, pc}
   18de8:	push	{fp, lr}
   18dec:	mov	fp, sp
   18df0:	movw	r0, #6876	; 0x1adc
   18df4:	movt	r0, #3
   18df8:	ldr	r1, [r0]
   18dfc:	movw	r0, #1922	; 0x782
   18e00:	movt	r0, #2
   18e04:	bl	11998 <fputs@plt>
   18e08:	movw	r0, #757	; 0x2f5
   18e0c:	movw	r1, #777	; 0x309
   18e10:	movt	r0, #2
   18e14:	movt	r1, #2
   18e18:	bl	116b0 <printf@plt>
   18e1c:	movw	r0, #799	; 0x31f
   18e20:	movw	r1, #34	; 0x22
   18e24:	movw	r2, #819	; 0x333
   18e28:	movt	r0, #2
   18e2c:	movt	r1, #2
   18e30:	movt	r2, #2
   18e34:	bl	116b0 <printf@plt>
   18e38:	movw	r0, #858	; 0x35a
   18e3c:	movw	r1, #897	; 0x381
   18e40:	movt	r0, #2
   18e44:	movt	r1, #2
   18e48:	pop	{fp, lr}
   18e4c:	b	116b0 <printf@plt>
   18e50:	b	18e54 <_obstack_memory_used@@Base+0x7e4>
   18e54:	push	{r4, r5, r6, sl, fp, lr}
   18e58:	add	fp, sp, #16
   18e5c:	mov	r4, r2
   18e60:	mov	r5, r1
   18e64:	mov	r6, r0
   18e68:	bl	1cfcc <argp_failure@@Base+0x2928>
   18e6c:	cmp	r0, #0
   18e70:	popne	{r4, r5, r6, sl, fp, pc}
   18e74:	cmp	r6, #0
   18e78:	beq	18e8c <_obstack_memory_used@@Base+0x81c>
   18e7c:	cmp	r5, #0
   18e80:	cmpne	r4, #0
   18e84:	bne	18e8c <_obstack_memory_used@@Base+0x81c>
   18e88:	pop	{r4, r5, r6, sl, fp, pc}
   18e8c:	bl	192bc <_obstack_memory_used@@Base+0xc4c>
   18e90:	push	{fp, lr}
   18e94:	mov	fp, sp
   18e98:	bl	19340 <_obstack_memory_used@@Base+0xcd0>
   18e9c:	cmp	r0, #0
   18ea0:	popne	{fp, pc}
   18ea4:	bl	192bc <_obstack_memory_used@@Base+0xc4c>
   18ea8:	push	{fp, lr}
   18eac:	mov	fp, sp
   18eb0:	bl	19340 <_obstack_memory_used@@Base+0xcd0>
   18eb4:	cmp	r0, #0
   18eb8:	popne	{fp, pc}
   18ebc:	bl	192bc <_obstack_memory_used@@Base+0xc4c>
   18ec0:	push	{fp, lr}
   18ec4:	mov	fp, sp
   18ec8:	bl	19340 <_obstack_memory_used@@Base+0xcd0>
   18ecc:	cmp	r0, #0
   18ed0:	popne	{fp, pc}
   18ed4:	bl	192bc <_obstack_memory_used@@Base+0xc4c>
   18ed8:	push	{r4, r5, fp, lr}
   18edc:	add	fp, sp, #8
   18ee0:	mov	r4, r1
   18ee4:	mov	r5, r0
   18ee8:	bl	19370 <_obstack_memory_used@@Base+0xd00>
   18eec:	cmp	r0, #0
   18ef0:	popne	{r4, r5, fp, pc}
   18ef4:	cmp	r5, #0
   18ef8:	beq	18f08 <_obstack_memory_used@@Base+0x898>
   18efc:	cmp	r4, #0
   18f00:	bne	18f08 <_obstack_memory_used@@Base+0x898>
   18f04:	pop	{r4, r5, fp, pc}
   18f08:	bl	192bc <_obstack_memory_used@@Base+0xc4c>
   18f0c:	push	{fp, lr}
   18f10:	mov	fp, sp
   18f14:	cmp	r1, #0
   18f18:	orreq	r1, r1, #1
   18f1c:	bl	19370 <_obstack_memory_used@@Base+0xd00>
   18f20:	cmp	r0, #0
   18f24:	popne	{fp, pc}
   18f28:	bl	192bc <_obstack_memory_used@@Base+0xc4c>
   18f2c:	push	{fp, lr}
   18f30:	mov	fp, sp
   18f34:	clz	r3, r2
   18f38:	lsr	ip, r3, #5
   18f3c:	clz	r3, r1
   18f40:	lsr	r3, r3, #5
   18f44:	orrs	r3, r3, ip
   18f48:	movwne	r1, #1
   18f4c:	movwne	r2, #1
   18f50:	bl	1cfcc <argp_failure@@Base+0x2928>
   18f54:	cmp	r0, #0
   18f58:	popne	{fp, pc}
   18f5c:	bl	192bc <_obstack_memory_used@@Base+0xc4c>
   18f60:	push	{fp, lr}
   18f64:	mov	fp, sp
   18f68:	mov	r2, r1
   18f6c:	mov	r1, r0
   18f70:	mov	r0, #0
   18f74:	bl	1cfcc <argp_failure@@Base+0x2928>
   18f78:	cmp	r0, #0
   18f7c:	popne	{fp, pc}
   18f80:	bl	192bc <_obstack_memory_used@@Base+0xc4c>
   18f84:	mov	r2, r1
   18f88:	mov	r1, r0
   18f8c:	mov	r0, #0
   18f90:	b	18f2c <_obstack_memory_used@@Base+0x8bc>
   18f94:	mov	r2, #1
   18f98:	b	18f9c <_obstack_memory_used@@Base+0x92c>
   18f9c:	push	{r4, r5, fp, lr}
   18fa0:	add	fp, sp, #8
   18fa4:	ldr	r5, [r1]
   18fa8:	mov	r4, r1
   18fac:	cmp	r0, #0
   18fb0:	beq	18fc8 <_obstack_memory_used@@Base+0x958>
   18fb4:	mov	r1, #1
   18fb8:	add	r1, r1, r5, lsr #1
   18fbc:	adds	r5, r5, r1
   18fc0:	bcc	18fe0 <_obstack_memory_used@@Base+0x970>
   18fc4:	bl	192bc <_obstack_memory_used@@Base+0xc4c>
   18fc8:	cmp	r5, #0
   18fcc:	bne	18fe0 <_obstack_memory_used@@Base+0x970>
   18fd0:	mov	r1, #64	; 0x40
   18fd4:	cmp	r2, #64	; 0x40
   18fd8:	udiv	r5, r1, r2
   18fdc:	addhi	r5, r5, #1
   18fe0:	mov	r1, r5
   18fe4:	bl	18e54 <_obstack_memory_used@@Base+0x7e4>
   18fe8:	str	r5, [r4]
   18fec:	pop	{r4, r5, fp, pc}
   18ff0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   18ff4:	add	fp, sp, #24
   18ff8:	ldr	r6, [r1]
   18ffc:	mov	r8, r1
   19000:	ldr	r4, [fp, #8]
   19004:	add	r1, r6, r6, asr #1
   19008:	cmp	r1, r6
   1900c:	mvnvs	r1, #-2147483648	; 0x80000000
   19010:	cmp	r1, r3
   19014:	mov	r5, r1
   19018:	movgt	r5, r3
   1901c:	cmn	r3, #1
   19020:	movle	r5, r1
   19024:	cmn	r4, #1
   19028:	ble	19048 <_obstack_memory_used@@Base+0x9d8>
   1902c:	cmp	r4, #0
   19030:	beq	1909c <_obstack_memory_used@@Base+0xa2c>
   19034:	cmn	r5, #1
   19038:	ble	19070 <_obstack_memory_used@@Base+0xa00>
   1903c:	mvn	r7, #-2147483648	; 0x80000000
   19040:	udiv	r1, r7, r4
   19044:	b	19064 <_obstack_memory_used@@Base+0x9f4>
   19048:	cmn	r5, #1
   1904c:	ble	1908c <_obstack_memory_used@@Base+0xa1c>
   19050:	cmn	r4, #1
   19054:	beq	1909c <_obstack_memory_used@@Base+0xa2c>
   19058:	mov	r1, #-2147483648	; 0x80000000
   1905c:	mvn	r7, #-2147483648	; 0x80000000
   19060:	sdiv	r1, r1, r4
   19064:	cmp	r1, r5
   19068:	bge	1909c <_obstack_memory_used@@Base+0xa2c>
   1906c:	b	190ac <_obstack_memory_used@@Base+0xa3c>
   19070:	beq	1909c <_obstack_memory_used@@Base+0xa2c>
   19074:	mov	r1, #-2147483648	; 0x80000000
   19078:	mvn	r7, #-2147483648	; 0x80000000
   1907c:	sdiv	r1, r1, r5
   19080:	cmp	r1, r4
   19084:	bge	1909c <_obstack_memory_used@@Base+0xa2c>
   19088:	b	190ac <_obstack_memory_used@@Base+0xa3c>
   1908c:	mvn	r7, #-2147483648	; 0x80000000
   19090:	sdiv	r1, r7, r4
   19094:	cmp	r5, r1
   19098:	blt	190ac <_obstack_memory_used@@Base+0xa3c>
   1909c:	mul	r1, r5, r4
   190a0:	mov	r7, #64	; 0x40
   190a4:	cmp	r1, #63	; 0x3f
   190a8:	bgt	190b4 <_obstack_memory_used@@Base+0xa44>
   190ac:	sdiv	r5, r7, r4
   190b0:	mul	r1, r5, r4
   190b4:	cmp	r0, #0
   190b8:	moveq	r7, #0
   190bc:	streq	r7, [r8]
   190c0:	sub	r7, r5, r6
   190c4:	cmp	r7, r2
   190c8:	bge	1916c <_obstack_memory_used@@Base+0xafc>
   190cc:	add	r5, r6, r2
   190d0:	mov	r2, #0
   190d4:	mov	r1, #0
   190d8:	cmp	r5, r3
   190dc:	movwgt	r2, #1
   190e0:	cmn	r3, #1
   190e4:	movwgt	r1, #1
   190e8:	cmp	r5, r6
   190ec:	bvs	19154 <_obstack_memory_used@@Base+0xae4>
   190f0:	ands	r1, r1, r2
   190f4:	bne	19154 <_obstack_memory_used@@Base+0xae4>
   190f8:	cmn	r4, #1
   190fc:	ble	1911c <_obstack_memory_used@@Base+0xaac>
   19100:	cmp	r4, #0
   19104:	beq	19168 <_obstack_memory_used@@Base+0xaf8>
   19108:	cmn	r5, #1
   1910c:	ble	19140 <_obstack_memory_used@@Base+0xad0>
   19110:	mvn	r1, #-2147483648	; 0x80000000
   19114:	udiv	r1, r1, r4
   19118:	b	19134 <_obstack_memory_used@@Base+0xac4>
   1911c:	cmn	r5, #1
   19120:	ble	19158 <_obstack_memory_used@@Base+0xae8>
   19124:	cmn	r4, #1
   19128:	beq	19168 <_obstack_memory_used@@Base+0xaf8>
   1912c:	mov	r1, #-2147483648	; 0x80000000
   19130:	sdiv	r1, r1, r4
   19134:	cmp	r1, r5
   19138:	bge	19168 <_obstack_memory_used@@Base+0xaf8>
   1913c:	b	19154 <_obstack_memory_used@@Base+0xae4>
   19140:	beq	19168 <_obstack_memory_used@@Base+0xaf8>
   19144:	mov	r1, #-2147483648	; 0x80000000
   19148:	sdiv	r1, r1, r5
   1914c:	cmp	r1, r4
   19150:	bge	19168 <_obstack_memory_used@@Base+0xaf8>
   19154:	bl	192bc <_obstack_memory_used@@Base+0xc4c>
   19158:	mvn	r1, #-2147483648	; 0x80000000
   1915c:	sdiv	r1, r1, r4
   19160:	cmp	r5, r1
   19164:	blt	19154 <_obstack_memory_used@@Base+0xae4>
   19168:	mul	r1, r5, r4
   1916c:	bl	18ed8 <_obstack_memory_used@@Base+0x868>
   19170:	str	r5, [r8]
   19174:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   19178:	push	{fp, lr}
   1917c:	mov	fp, sp
   19180:	mov	r1, #1
   19184:	bl	192ec <_obstack_memory_used@@Base+0xc7c>
   19188:	cmp	r0, #0
   1918c:	popne	{fp, pc}
   19190:	bl	192bc <_obstack_memory_used@@Base+0xc4c>
   19194:	push	{fp, lr}
   19198:	mov	fp, sp
   1919c:	bl	192ec <_obstack_memory_used@@Base+0xc7c>
   191a0:	cmp	r0, #0
   191a4:	popne	{fp, pc}
   191a8:	bl	192bc <_obstack_memory_used@@Base+0xc4c>
   191ac:	push	{fp, lr}
   191b0:	mov	fp, sp
   191b4:	mov	r1, #1
   191b8:	bl	192ec <_obstack_memory_used@@Base+0xc7c>
   191bc:	cmp	r0, #0
   191c0:	popne	{fp, pc}
   191c4:	bl	192bc <_obstack_memory_used@@Base+0xc4c>
   191c8:	push	{fp, lr}
   191cc:	mov	fp, sp
   191d0:	bl	192ec <_obstack_memory_used@@Base+0xc7c>
   191d4:	cmp	r0, #0
   191d8:	popne	{fp, pc}
   191dc:	bl	192bc <_obstack_memory_used@@Base+0xc4c>
   191e0:	push	{r4, r5, fp, lr}
   191e4:	add	fp, sp, #8
   191e8:	mov	r5, r0
   191ec:	mov	r0, r1
   191f0:	mov	r4, r1
   191f4:	bl	19340 <_obstack_memory_used@@Base+0xcd0>
   191f8:	cmp	r0, #0
   191fc:	beq	19210 <_obstack_memory_used@@Base+0xba0>
   19200:	mov	r1, r5
   19204:	mov	r2, r4
   19208:	pop	{r4, r5, fp, lr}
   1920c:	b	11704 <memcpy@plt>
   19210:	bl	192bc <_obstack_memory_used@@Base+0xc4c>
   19214:	push	{r4, r5, fp, lr}
   19218:	add	fp, sp, #8
   1921c:	mov	r5, r0
   19220:	mov	r0, r1
   19224:	mov	r4, r1
   19228:	bl	19340 <_obstack_memory_used@@Base+0xcd0>
   1922c:	cmp	r0, #0
   19230:	beq	19244 <_obstack_memory_used@@Base+0xbd4>
   19234:	mov	r1, r5
   19238:	mov	r2, r4
   1923c:	pop	{r4, r5, fp, lr}
   19240:	b	11704 <memcpy@plt>
   19244:	bl	192bc <_obstack_memory_used@@Base+0xc4c>
   19248:	push	{r4, r5, fp, lr}
   1924c:	add	fp, sp, #8
   19250:	mov	r5, r0
   19254:	add	r0, r1, #1
   19258:	mov	r4, r1
   1925c:	bl	19340 <_obstack_memory_used@@Base+0xcd0>
   19260:	cmp	r0, #0
   19264:	beq	19280 <_obstack_memory_used@@Base+0xc10>
   19268:	mov	r1, #0
   1926c:	mov	r2, r4
   19270:	strb	r1, [r0, r4]
   19274:	mov	r1, r5
   19278:	pop	{r4, r5, fp, lr}
   1927c:	b	11704 <memcpy@plt>
   19280:	bl	192bc <_obstack_memory_used@@Base+0xc4c>
   19284:	push	{r4, r5, fp, lr}
   19288:	add	fp, sp, #8
   1928c:	mov	r4, r0
   19290:	bl	11824 <strlen@plt>
   19294:	add	r5, r0, #1
   19298:	mov	r0, r5
   1929c:	bl	19340 <_obstack_memory_used@@Base+0xcd0>
   192a0:	cmp	r0, #0
   192a4:	beq	192b8 <_obstack_memory_used@@Base+0xc48>
   192a8:	mov	r1, r4
   192ac:	mov	r2, r5
   192b0:	pop	{r4, r5, fp, lr}
   192b4:	b	11704 <memcpy@plt>
   192b8:	bl	192bc <_obstack_memory_used@@Base+0xc4c>
   192bc:	push	{fp, lr}
   192c0:	mov	fp, sp
   192c4:	movw	r0, #6840	; 0x1ab8
   192c8:	movw	r2, #55401	; 0xd869
   192cc:	movw	r3, #61	; 0x3d
   192d0:	mov	r1, #0
   192d4:	movt	r0, #3
   192d8:	movt	r2, #1
   192dc:	movt	r3, #2
   192e0:	ldr	r0, [r0]
   192e4:	bl	11794 <error@plt>
   192e8:	bl	119b0 <abort@plt>
   192ec:	clz	r2, r1
   192f0:	clz	r3, r0
   192f4:	lsr	r2, r2, #5
   192f8:	lsr	r3, r3, #5
   192fc:	orrs	r2, r3, r2
   19300:	movwne	r1, #1
   19304:	movwne	r0, #1
   19308:	cmp	r1, #0
   1930c:	beq	1933c <_obstack_memory_used@@Base+0xccc>
   19310:	mvn	r2, #-2147483648	; 0x80000000
   19314:	udiv	r2, r2, r1
   19318:	cmp	r2, r0
   1931c:	bcs	1933c <_obstack_memory_used@@Base+0xccc>
   19320:	push	{fp, lr}
   19324:	mov	fp, sp
   19328:	bl	11848 <__errno_location@plt>
   1932c:	mov	r1, #12
   19330:	str	r1, [r0]
   19334:	mov	r0, #0
   19338:	pop	{fp, pc}
   1933c:	b	1165c <calloc@plt>
   19340:	cmp	r0, #0
   19344:	movweq	r0, #1
   19348:	cmn	r0, #1
   1934c:	ble	19354 <_obstack_memory_used@@Base+0xce4>
   19350:	b	117b8 <malloc@plt>
   19354:	push	{fp, lr}
   19358:	mov	fp, sp
   1935c:	bl	11848 <__errno_location@plt>
   19360:	mov	r1, #12
   19364:	str	r1, [r0]
   19368:	mov	r0, #0
   1936c:	pop	{fp, pc}
   19370:	push	{fp, lr}
   19374:	mov	fp, sp
   19378:	cmp	r0, #0
   1937c:	beq	19398 <_obstack_memory_used@@Base+0xd28>
   19380:	cmp	r1, #0
   19384:	beq	193a4 <_obstack_memory_used@@Base+0xd34>
   19388:	cmn	r1, #1
   1938c:	ble	193ac <_obstack_memory_used@@Base+0xd3c>
   19390:	pop	{fp, lr}
   19394:	b	11740 <realloc@plt>
   19398:	mov	r0, r1
   1939c:	pop	{fp, lr}
   193a0:	b	19340 <_obstack_memory_used@@Base+0xcd0>
   193a4:	bl	18218 <argp_parse@@Base+0x125c>
   193a8:	b	193b8 <_obstack_memory_used@@Base+0xd48>
   193ac:	bl	11848 <__errno_location@plt>
   193b0:	mov	r1, #12
   193b4:	str	r1, [r0]
   193b8:	mov	r0, #0
   193bc:	pop	{fp, pc}

000193c0 <argp_help@@Base>:
   193c0:	push	{fp, lr}
   193c4:	mov	fp, sp
   193c8:	sub	sp, sp, #8
   193cc:	mov	ip, r2
   193d0:	mov	r2, r1
   193d4:	str	r3, [sp]
   193d8:	mov	r1, #0
   193dc:	mov	r3, ip
   193e0:	bl	193ec <argp_help@@Base+0x2c>
   193e4:	mov	sp, fp
   193e8:	pop	{fp, pc}
   193ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   193f0:	add	fp, sp, #28
   193f4:	sub	sp, sp, #108	; 0x6c
   193f8:	cmp	r2, #0
   193fc:	str	r0, [fp, #-108]	; 0xffffff94
   19400:	beq	1a370 <argp_help@@Base+0xfb0>
   19404:	ldr	r0, [fp, #8]
   19408:	mov	r5, r3
   1940c:	mov	r8, r2
   19410:	mov	sl, r1
   19414:	str	r0, [fp, #-100]	; 0xffffff9c
   19418:	mov	r0, r2
   1941c:	bl	11914 <flockfile@plt>
   19420:	movw	r7, #6800	; 0x1a90
   19424:	str	sl, [fp, #-96]	; 0xffffffa0
   19428:	str	r8, [fp, #-132]	; 0xffffff7c
   1942c:	str	r5, [fp, #-92]	; 0xffffffa4
   19430:	movt	r7, #3
   19434:	ldr	r0, [r7, #36]	; 0x24
   19438:	cmp	r0, #0
   1943c:	bne	19780 <argp_help@@Base+0x3c0>
   19440:	movw	r0, #1089	; 0x441
   19444:	movt	r0, #2
   19448:	bl	117a0 <getenv@plt>
   1944c:	mov	r8, r0
   19450:	sub	r2, fp, #88	; 0x58
   19454:	mov	r0, r7
   19458:	mov	r1, r7
   1945c:	mov	r1, r2
   19460:	ldm	r0!, {r2, r3, r5, r6, r7}
   19464:	cmp	r8, #0
   19468:	stmia	r1!, {r2, r3, r5, r6, r7}
   1946c:	ldm	r0, {r2, r3, r5, r6, r7}
   19470:	stm	r1, {r2, r3, r5, r6, r7}
   19474:	beq	19770 <argp_help@@Base+0x3b0>
   19478:	ldrb	r5, [r8]
   1947c:	cmp	r5, #0
   19480:	beq	19708 <argp_help@@Base+0x348>
   19484:	movw	r7, #1752	; 0x6d8
   19488:	movt	r7, #2
   1948c:	bl	11800 <__ctype_b_loc@plt>
   19490:	str	r0, [fp, #-104]	; 0xffffff98
   19494:	ldr	r0, [fp, #-104]	; 0xffffff98
   19498:	ldr	r6, [r0]
   1949c:	uxtb	r0, r5
   194a0:	add	r0, r6, r0, lsl #1
   194a4:	ldrh	r0, [r0]
   194a8:	tst	r0, #8192	; 0x2000
   194ac:	beq	194bc <argp_help@@Base+0xfc>
   194b0:	ldrb	r5, [r8, #1]!
   194b4:	add	r0, r6, r5, lsl #1
   194b8:	b	194a4 <argp_help@@Base+0xe4>
   194bc:	tst	r0, #1024	; 0x400
   194c0:	beq	196dc <argp_help@@Base+0x31c>
   194c4:	mov	r0, r5
   194c8:	mov	r2, r8
   194cc:	uxtb	r3, r0
   194d0:	add	r1, r6, r3, lsl #1
   194d4:	ldrh	r1, [r1]
   194d8:	tst	r1, #8
   194dc:	bne	194ec <argp_help@@Base+0x12c>
   194e0:	cmp	r3, #95	; 0x5f
   194e4:	cmpne	r3, #45	; 0x2d
   194e8:	bne	194f4 <argp_help@@Base+0x134>
   194ec:	ldrb	r0, [r2, #1]!
   194f0:	b	194cc <argp_help@@Base+0x10c>
   194f4:	tst	r1, #8192	; 0x2000
   194f8:	mov	r4, r2
   194fc:	beq	19518 <argp_help@@Base+0x158>
   19500:	mov	r4, r2
   19504:	ldrb	r0, [r4, #1]!
   19508:	add	r1, r6, r0, lsl #1
   1950c:	ldrh	r1, [r1]
   19510:	tst	r1, #8192	; 0x2000
   19514:	bne	19504 <argp_help@@Base+0x144>
   19518:	sub	r9, r2, r8
   1951c:	uxtb	r2, r0
   19520:	cmp	r2, #0
   19524:	cmpne	r2, #44	; 0x2c
   19528:	bne	19578 <argp_help@@Base+0x1b8>
   1952c:	uxtb	r0, r5
   19530:	mov	r5, #1
   19534:	cmp	r0, #110	; 0x6e
   19538:	bne	19570 <argp_help@@Base+0x1b0>
   1953c:	ldrb	r0, [r8, #1]
   19540:	mov	r5, #1
   19544:	cmp	r0, #111	; 0x6f
   19548:	bne	19570 <argp_help@@Base+0x1b0>
   1954c:	ldrb	r0, [r8, #2]
   19550:	mov	r5, #1
   19554:	cmp	r0, #45	; 0x2d
   19558:	bne	19570 <argp_help@@Base+0x1b0>
   1955c:	sub	r9, r9, #3
   19560:	add	r8, r8, #3
   19564:	mov	sl, #0
   19568:	mov	r5, #1
   1956c:	b	195f8 <argp_help@@Base+0x238>
   19570:	mov	sl, #1
   19574:	b	195f8 <argp_help@@Base+0x238>
   19578:	cmp	r2, #61	; 0x3d
   1957c:	bne	19594 <argp_help@@Base+0x1d4>
   19580:	ldrb	r0, [r4, #1]!
   19584:	add	r1, r6, r0, lsl #1
   19588:	ldrh	r1, [r1]
   1958c:	tst	r1, #8192	; 0x2000
   19590:	bne	19580 <argp_help@@Base+0x1c0>
   19594:	mov	r5, #0
   19598:	tst	r1, #2048	; 0x800
   1959c:	bne	195a8 <argp_help@@Base+0x1e8>
   195a0:	mov	sl, #0
   195a4:	b	195f8 <argp_help@@Base+0x238>
   195a8:	uxtb	r0, r0
   195ac:	add	r5, r6, r0, lsl #1
   195b0:	mov	r0, r4
   195b4:	bl	1192c <atoi@plt>
   195b8:	mov	sl, r0
   195bc:	ldrh	r0, [r5]
   195c0:	tst	r0, #2048	; 0x800
   195c4:	beq	195d8 <argp_help@@Base+0x218>
   195c8:	ldrb	r0, [r4, #1]!
   195cc:	add	r0, r6, r0, lsl #1
   195d0:	ldrh	r0, [r0]
   195d4:	b	195c0 <argp_help@@Base+0x200>
   195d8:	mov	r5, #0
   195dc:	tst	r0, #8192	; 0x2000
   195e0:	beq	195f8 <argp_help@@Base+0x238>
   195e4:	ldrb	r0, [r4, #1]!
   195e8:	add	r0, r6, r0, lsl #1
   195ec:	ldrb	r0, [r0, #1]
   195f0:	tst	r0, #32
   195f4:	bne	195e4 <argp_help@@Base+0x224>
   195f8:	mov	r6, r7
   195fc:	mov	r0, r6
   19600:	bl	11824 <strlen@plt>
   19604:	cmp	r0, r9
   19608:	bne	19624 <argp_help@@Base+0x264>
   1960c:	mov	r0, r8
   19610:	mov	r1, r6
   19614:	mov	r2, r9
   19618:	bl	119a4 <strncmp@plt>
   1961c:	cmp	r0, #0
   19620:	beq	19638 <argp_help@@Base+0x278>
   19624:	add	r6, r6, #16
   19628:	add	r0, r7, #144	; 0x90
   1962c:	cmp	r6, r0
   19630:	bcc	195fc <argp_help@@Base+0x23c>
   19634:	b	19658 <argp_help@@Base+0x298>
   19638:	cmp	r5, #0
   1963c:	beq	1964c <argp_help@@Base+0x28c>
   19640:	ldrb	r0, [r6, #14]
   19644:	cmp	r0, #0
   19648:	beq	196b0 <argp_help@@Base+0x2f0>
   1964c:	ldrb	r0, [r6, #15]
   19650:	sub	r1, fp, #88	; 0x58
   19654:	str	sl, [r1, r0]
   19658:	ldr	sl, [fp, #-96]	; 0xffffffa0
   1965c:	add	r0, r7, #144	; 0x90
   19660:	cmp	r6, r0
   19664:	bne	19690 <argp_help@@Base+0x2d0>
   19668:	sub	sp, sp, #8
   1966c:	movw	r3, #1150	; 0x47e
   19670:	mov	r0, sl
   19674:	mov	r1, #0
   19678:	mov	r2, #0
   1967c:	str	r9, [sp]
   19680:	str	r8, [sp, #4]
   19684:	movt	r3, #2
   19688:	bl	1a6a4 <argp_failure@@Base>
   1968c:	add	sp, sp, #8
   19690:	mov	r8, r4
   19694:	ldrb	r0, [r8], #1
   19698:	cmp	r0, #44	; 0x2c
   1969c:	movne	r8, r4
   196a0:	ldrb	r5, [r8]
   196a4:	cmp	r5, #0
   196a8:	bne	19494 <argp_help@@Base+0xd4>
   196ac:	b	19708 <argp_help@@Base+0x348>
   196b0:	sub	sp, sp, #8
   196b4:	str	r9, [sp]
   196b8:	str	r8, [sp, #4]
   196bc:	movw	r3, #1103	; 0x44f
   196c0:	mov	r1, #0
   196c4:	mov	r2, #0
   196c8:	ldr	r0, [fp, #-96]	; 0xffffffa0
   196cc:	movt	r3, #2
   196d0:	bl	1a6a4 <argp_failure@@Base>
   196d4:	add	sp, sp, #8
   196d8:	b	19658 <argp_help@@Base+0x298>
   196dc:	tst	r5, #255	; 0xff
   196e0:	beq	19708 <argp_help@@Base+0x348>
   196e4:	sub	sp, sp, #8
   196e8:	movw	r3, #1188	; 0x4a4
   196ec:	mov	r0, sl
   196f0:	mov	r1, #0
   196f4:	mov	r2, #0
   196f8:	str	r8, [sp]
   196fc:	movt	r3, #2
   19700:	bl	1a6a4 <argp_failure@@Base>
   19704:	add	sp, sp, #8
   19708:	movw	r0, #1752	; 0x6d8
   1970c:	ldr	r1, [fp, #-56]	; 0xffffffc8
   19710:	movw	r5, #6800	; 0x1a90
   19714:	sub	r4, fp, #88	; 0x58
   19718:	movt	r0, #2
   1971c:	movt	r5, #3
   19720:	add	r2, r0, #144	; 0x90
   19724:	ldrb	r3, [r0, #14]
   19728:	cmp	r3, #0
   1972c:	bne	19748 <argp_help@@Base+0x388>
   19730:	ldrb	r3, [r0, #15]
   19734:	cmp	r3, #32
   19738:	beq	19748 <argp_help@@Base+0x388>
   1973c:	ldr	r3, [r4, r3]
   19740:	cmp	r3, r1
   19744:	bge	1a4dc <argp_help@@Base+0x111c>
   19748:	add	r0, r0, #16
   1974c:	cmp	r0, r2
   19750:	bcc	19724 <argp_help@@Base+0x364>
   19754:	ldm	r4!, {r1, r2, r3, r7}
   19758:	mov	r0, r5
   1975c:	stmia	r0!, {r1, r2, r3, r7}
   19760:	ldm	r4, {r1, r2, r3, r6, r7}
   19764:	stm	r0, {r1, r2, r3, r6, r7}
   19768:	mov	r0, #1
   1976c:	str	r0, [r5, #36]	; 0x24
   19770:	ldr	r8, [fp, #-132]	; 0xffffff7c
   19774:	ldr	r5, [fp, #-92]	; 0xffffffa4
   19778:	movw	r7, #6800	; 0x1a90
   1977c:	movt	r7, #3
   19780:	ldr	r2, [r7, #32]
   19784:	mov	r0, r8
   19788:	mov	r1, #0
   1978c:	mov	r3, #0
   19790:	mov	r6, #0
   19794:	bl	1d008 <argp_failure@@Base+0x2964>
   19798:	cmp	r0, #0
   1979c:	beq	19a10 <argp_help@@Base+0x650>
   197a0:	mov	r9, r0
   197a4:	tst	r5, #11
   197a8:	beq	19810 <argp_help@@Base+0x450>
   197ac:	ldr	r0, [fp, #-108]	; 0xffffff94
   197b0:	mov	r1, #0
   197b4:	mov	r4, #0
   197b8:	bl	1a7e4 <argp_failure@@Base+0x140>
   197bc:	movw	r1, #60224	; 0xeb40
   197c0:	mov	r6, r0
   197c4:	movt	r1, #1
   197c8:	bl	1ae08 <argp_failure@@Base+0x764>
   197cc:	movw	r1, #65479	; 0xffc7
   197d0:	mov	r0, r6
   197d4:	movt	r1, #1
   197d8:	bl	1ae08 <argp_failure@@Base+0x764>
   197dc:	ldr	r1, [r6, #4]
   197e0:	cmp	r1, #0
   197e4:	beq	19810 <argp_help@@Base+0x450>
   197e8:	ldr	r0, [r6]
   197ec:	add	r2, r0, #24
   197f0:	str	r4, [r2], #28
   197f4:	add	r4, r4, #1
   197f8:	cmp	r1, r4
   197fc:	bne	197f0 <argp_help@@Base+0x430>
   19800:	movw	r3, #46972	; 0xb77c
   19804:	mov	r2, #28
   19808:	movt	r3, #1
   1980c:	bl	11944 <qsort@plt>
   19810:	tst	r5, #3
   19814:	str	r6, [fp, #-112]	; 0xffffff90
   19818:	beq	19a20 <argp_help@@Base+0x660>
   1981c:	ldr	r0, [fp, #-108]	; 0xffffff94
   19820:	bl	1ae8c <argp_failure@@Base+0x7e8>
   19824:	mov	r2, r0
   19828:	add	r0, r0, #7
   1982c:	bic	r0, r0, #7
   19830:	sub	sl, sp, r0
   19834:	mov	sp, sl
   19838:	mov	r0, sl
   1983c:	mov	r1, #0
   19840:	bl	11878 <memset@plt>
   19844:	movw	r5, #1000	; 0x3e8
   19848:	movt	r5, #2
   1984c:	ldr	r1, [r9, #24]
   19850:	ldr	r2, [r9, #28]
   19854:	ldr	r0, [r9, #16]
   19858:	ldr	r6, [r7, #28]
   1985c:	sub	r1, r2, r1
   19860:	cmp	r1, r0
   19864:	bls	19870 <argp_help@@Base+0x4b0>
   19868:	mov	r0, r9
   1986c:	bl	1d0d0 <argp_failure@@Base+0x2a2c>
   19870:	ldr	r3, [fp, #-100]	; 0xffffff9c
   19874:	movw	r1, #994	; 0x3e2
   19878:	ldr	r4, [r9, #12]
   1987c:	mov	r0, r9
   19880:	mov	r2, r5
   19884:	str	r6, [r9, #12]
   19888:	str	sl, [fp, #-88]	; 0xffffffa8
   1988c:	movt	r1, #2
   19890:	bl	1d61c <argp_failure@@Base+0x2f78>
   19894:	ldr	r1, [r9, #24]
   19898:	ldr	r2, [r9, #28]
   1989c:	ldr	r0, [r9, #16]
   198a0:	ldr	r5, [r7, #28]
   198a4:	sub	r1, r2, r1
   198a8:	cmp	r1, r0
   198ac:	bls	198b8 <argp_help@@Base+0x4f8>
   198b0:	mov	r0, r9
   198b4:	bl	1d0d0 <argp_failure@@Base+0x2a2c>
   198b8:	ldr	r8, [r9, #4]
   198bc:	str	r5, [r9, #4]
   198c0:	ldr	r5, [fp, #-92]	; 0xffffffa4
   198c4:	tst	r5, #2
   198c8:	bne	198e4 <argp_help@@Base+0x524>
   198cc:	ldr	r0, [fp, #-112]	; 0xffffff90
   198d0:	mov	r1, r9
   198d4:	bl	1aef8 <argp_failure@@Base+0x854>
   198d8:	orr	r5, r5, #2
   198dc:	str	r5, [fp, #-92]	; 0xffffffa4
   198e0:	b	19948 <argp_help@@Base+0x588>
   198e4:	ldr	r0, [fp, #-112]	; 0xffffff90
   198e8:	ldr	r0, [r0, #4]
   198ec:	cmp	r0, #0
   198f0:	beq	19948 <argp_help@@Base+0x588>
   198f4:	ldr	r0, [r9, #28]
   198f8:	ldr	r1, [r9, #32]
   198fc:	add	r2, r0, #12
   19900:	cmp	r2, r1
   19904:	bls	19920 <argp_help@@Base+0x560>
   19908:	mov	r0, r9
   1990c:	mov	r1, #12
   19910:	bl	1d534 <argp_failure@@Base+0x2e90>
   19914:	cmp	r0, #0
   19918:	beq	19948 <argp_help@@Base+0x588>
   1991c:	ldr	r0, [r9, #28]
   19920:	movw	r1, #1736	; 0x6c8
   19924:	movt	r1, #2
   19928:	vldr	d16, [r1]
   1992c:	movw	r1, #11822	; 0x2e2e
   19930:	movt	r1, #23854	; 0x5d2e
   19934:	str	r1, [r0, #8]
   19938:	vst1.8	{d16}, [r0]
   1993c:	ldr	r0, [r9, #28]
   19940:	add	r0, r0, #12
   19944:	str	r0, [r9, #28]
   19948:	sub	sp, sp, #8
   1994c:	str	r9, [sp]
   19950:	sub	r2, fp, #88	; 0x58
   19954:	mov	r3, #1
   19958:	ldr	r0, [fp, #-108]	; 0xffffff94
   1995c:	ldr	r1, [fp, #-96]	; 0xffffffa0
   19960:	bl	1b09c <argp_failure@@Base+0x9f8>
   19964:	add	sp, sp, #8
   19968:	mov	r5, r0
   1996c:	ldr	r2, [r9, #24]
   19970:	ldr	r0, [r9, #28]
   19974:	ldr	r1, [r9, #16]
   19978:	sub	r2, r0, r2
   1997c:	cmp	r2, r1
   19980:	bls	1999c <argp_help@@Base+0x5dc>
   19984:	mov	r0, r9
   19988:	bl	1d0d0 <argp_failure@@Base+0x2a2c>
   1998c:	ldr	r2, [r9, #24]
   19990:	ldr	r0, [r9, #28]
   19994:	ldr	r1, [r9, #16]
   19998:	sub	r2, r0, r2
   1999c:	cmp	r2, r1
   199a0:	str	r4, [r9, #12]
   199a4:	bls	199b4 <argp_help@@Base+0x5f4>
   199a8:	mov	r0, r9
   199ac:	bl	1d0d0 <argp_failure@@Base+0x2a2c>
   199b0:	ldr	r0, [r9, #28]
   199b4:	str	r8, [r9, #4]
   199b8:	movw	r7, #6800	; 0x1a90
   199bc:	ldr	r1, [r9, #32]
   199c0:	movt	r7, #3
   199c4:	cmp	r0, r1
   199c8:	bcc	199e4 <argp_help@@Base+0x624>
   199cc:	mov	r0, r9
   199d0:	mov	r1, #1
   199d4:	bl	1d534 <argp_failure@@Base+0x2e90>
   199d8:	cmp	r0, #0
   199dc:	beq	199f4 <argp_help@@Base+0x634>
   199e0:	ldr	r0, [r9, #28]
   199e4:	add	r1, r0, #1
   199e8:	str	r1, [r9, #28]
   199ec:	mov	r1, #10
   199f0:	strb	r1, [r0]
   199f4:	cmp	r5, #0
   199f8:	movw	r5, #1007	; 0x3ef
   199fc:	movt	r5, #2
   19a00:	bne	1984c <argp_help@@Base+0x48c>
   19a04:	ldr	r8, [fp, #-132]	; 0xffffff7c
   19a08:	mov	r5, #1
   19a0c:	b	19a24 <argp_help@@Base+0x664>
   19a10:	mov	r0, r8
   19a14:	sub	sp, fp, #28
   19a18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19a1c:	b	11758 <funlockfile@plt>
   19a20:	mov	r5, #0
   19a24:	ldr	r0, [fp, #-92]	; 0xffffffa4
   19a28:	ldr	sl, [fp, #-96]	; 0xffffffa0
   19a2c:	tst	r0, #16
   19a30:	beq	19a5c <argp_help@@Base+0x69c>
   19a34:	sub	sp, sp, #8
   19a38:	mov	r0, #1
   19a3c:	mov	r1, sl
   19a40:	mov	r2, #0
   19a44:	mov	r3, #0
   19a48:	stm	sp, {r0, r9}
   19a4c:	ldr	r0, [fp, #-108]	; 0xffffff94
   19a50:	bl	1b2b4 <argp_failure@@Base+0xc10>
   19a54:	add	sp, sp, #8
   19a58:	orr	r5, r0, r5
   19a5c:	ldr	r4, [fp, #-92]	; 0xffffffa4
   19a60:	tst	r4, #4
   19a64:	beq	19a84 <argp_help@@Base+0x6c4>
   19a68:	ldr	r2, [fp, #-100]	; 0xffffff9c
   19a6c:	movw	r1, #1014	; 0x3f6
   19a70:	mov	r0, r9
   19a74:	movt	r1, #2
   19a78:	mov	r3, r2
   19a7c:	bl	1d61c <argp_failure@@Base+0x2f78>
   19a80:	mov	r5, #1
   19a84:	tst	r4, #8
   19a88:	beq	1a2a8 <argp_help@@Base+0xee8>
   19a8c:	ldr	r0, [fp, #-112]	; 0xffffff90
   19a90:	ldr	r4, [r0, #4]
   19a94:	cmp	r4, #0
   19a98:	beq	1a2a8 <argp_help@@Base+0xee8>
   19a9c:	cmp	r5, #0
   19aa0:	beq	19b00 <argp_help@@Base+0x740>
   19aa4:	ldr	r0, [r9, #28]
   19aa8:	ldr	r1, [r9, #32]
   19aac:	cmp	r0, r1
   19ab0:	bcc	19acc <argp_help@@Base+0x70c>
   19ab4:	mov	r0, r9
   19ab8:	mov	r1, #1
   19abc:	bl	1d534 <argp_failure@@Base+0x2e90>
   19ac0:	cmp	r0, #0
   19ac4:	beq	19adc <argp_help@@Base+0x71c>
   19ac8:	ldr	r0, [r9, #28]
   19acc:	add	r1, r0, #1
   19ad0:	str	r1, [r9, #28]
   19ad4:	mov	r1, #10
   19ad8:	strb	r1, [r0]
   19adc:	ldr	r0, [fp, #-112]	; 0xffffff90
   19ae0:	ldr	r4, [r0, #4]
   19ae4:	mov	r0, #0
   19ae8:	str	r0, [fp, #-44]	; 0xffffffd4
   19aec:	str	r0, [fp, #-48]	; 0xffffffd0
   19af0:	str	r0, [fp, #-40]	; 0xffffffd8
   19af4:	cmp	r4, #0
   19af8:	bne	19b10 <argp_help@@Base+0x750>
   19afc:	b	1a2a0 <argp_help@@Base+0xee0>
   19b00:	mov	r0, #0
   19b04:	str	r0, [fp, #-44]	; 0xffffffd4
   19b08:	str	r0, [fp, #-48]	; 0xffffffd0
   19b0c:	str	r0, [fp, #-40]	; 0xffffffd8
   19b10:	add	r0, r9, #28
   19b14:	str	r0, [fp, #-104]	; 0xffffff98
   19b18:	ldr	r0, [fp, #-112]	; 0xffffff90
   19b1c:	ldr	r5, [r0]
   19b20:	ldr	r1, [r9, #24]
   19b24:	ldr	r2, [r9, #28]
   19b28:	ldr	r0, [r9, #16]
   19b2c:	ldr	r8, [r5]
   19b30:	mov	r6, r5
   19b34:	ldr	r5, [r5, #8]
   19b38:	sub	r1, r2, r1
   19b3c:	cmp	r1, r0
   19b40:	bls	19b4c <argp_help@@Base+0x78c>
   19b44:	mov	r0, r9
   19b48:	bl	1d0d0 <argp_failure@@Base+0x2a2c>
   19b4c:	mov	r0, #0
   19b50:	mov	r3, #0
   19b54:	ldr	r2, [r9, #4]
   19b58:	ldr	r1, [r9, #12]
   19b5c:	str	r0, [fp, #-128]	; 0xffffff80
   19b60:	mov	r0, #1
   19b64:	str	r3, [r9, #4]
   19b68:	str	sl, [fp, #-72]	; 0xffffffb8
   19b6c:	str	r4, [fp, #-116]	; 0xffffff8c
   19b70:	str	r6, [fp, #-100]	; 0xffffff9c
   19b74:	str	r0, [fp, #-76]	; 0xffffffb4
   19b78:	sub	r0, fp, #48	; 0x30
   19b7c:	str	r0, [fp, #-80]	; 0xffffffb0
   19b80:	str	r9, [fp, #-84]	; 0xffffffac
   19b84:	str	r6, [fp, #-88]	; 0xffffffa8
   19b88:	ldrb	r0, [r8, #12]
   19b8c:	str	r1, [fp, #-120]	; 0xffffff88
   19b90:	str	r2, [fp, #-124]	; 0xffffff84
   19b94:	tst	r0, #8
   19b98:	bne	19bdc <argp_help@@Base+0x81c>
   19b9c:	ldr	r0, [r6, #4]
   19ba0:	cmp	r0, #0
   19ba4:	beq	19bdc <argp_help@@Base+0x81c>
   19ba8:	add	r1, r8, #12
   19bac:	ldr	r2, [r1, #-12]
   19bb0:	cmp	r2, #0
   19bb4:	beq	19bc4 <argp_help@@Base+0x804>
   19bb8:	ldrb	r2, [r1]
   19bbc:	tst	r2, #2
   19bc0:	beq	19bd4 <argp_help@@Base+0x814>
   19bc4:	add	r1, r1, #24
   19bc8:	subs	r0, r0, #1
   19bcc:	bne	19bac <argp_help@@Base+0x7ec>
   19bd0:	b	19bdc <argp_help@@Base+0x81c>
   19bd4:	mov	r0, #1
   19bd8:	str	r0, [fp, #-128]	; 0xffffff80
   19bdc:	movw	r0, #6800	; 0x1a90
   19be0:	ldr	r1, [r9, #24]
   19be4:	ldr	r2, [r9, #28]
   19be8:	movt	r0, #3
   19bec:	ldr	r4, [r0, #8]
   19bf0:	ldr	r0, [r9, #16]
   19bf4:	sub	r1, r2, r1
   19bf8:	cmp	r1, r0
   19bfc:	bls	19c08 <argp_help@@Base+0x848>
   19c00:	mov	r0, r9
   19c04:	bl	1d0d0 <argp_failure@@Base+0x2a2c>
   19c08:	ldr	r0, [fp, #-100]	; 0xffffff9c
   19c0c:	str	r4, [r9, #12]
   19c10:	ldr	r7, [r0, #4]
   19c14:	cmp	r7, #0
   19c18:	beq	19d5c <argp_help@@Base+0x99c>
   19c1c:	add	sl, r8, #12
   19c20:	ldr	r4, [sl]
   19c24:	tst	r4, #8
   19c28:	bne	19d50 <argp_help@@Base+0x990>
   19c2c:	ldr	r6, [sl, #-8]
   19c30:	sub	r0, r6, #1
   19c34:	cmp	r0, #254	; 0xfe
   19c38:	bhi	19d50 <argp_help@@Base+0x990>
   19c3c:	bl	11800 <__ctype_b_loc@plt>
   19c40:	ldr	r0, [r0]
   19c44:	add	r0, r0, r6, lsl #1
   19c48:	ldrb	r0, [r0, #1]
   19c4c:	tst	r0, #64	; 0x40
   19c50:	beq	19d50 <argp_help@@Base+0x990>
   19c54:	ldrb	r0, [r5]
   19c58:	cmp	r6, r0
   19c5c:	bne	19d50 <argp_help@@Base+0x990>
   19c60:	tst	r4, #2
   19c64:	bne	19d4c <argp_help@@Base+0x98c>
   19c68:	movw	r0, #6800	; 0x1a90
   19c6c:	sub	r1, fp, #88	; 0x58
   19c70:	movt	r0, #3
   19c74:	ldr	r0, [r0, #8]
   19c78:	bl	1be70 <argp_failure@@Base+0x17cc>
   19c7c:	ldr	r0, [r9, #28]
   19c80:	ldr	r1, [r9, #32]
   19c84:	cmp	r0, r1
   19c88:	bcc	19ca8 <argp_help@@Base+0x8e8>
   19c8c:	mov	r0, r9
   19c90:	mov	r1, #1
   19c94:	bl	1d534 <argp_failure@@Base+0x2e90>
   19c98:	cmp	r0, #0
   19c9c:	beq	19cbc <argp_help@@Base+0x8fc>
   19ca0:	ldr	r0, [fp, #-104]	; 0xffffff98
   19ca4:	ldr	r0, [r0]
   19ca8:	ldr	r2, [fp, #-104]	; 0xffffff98
   19cac:	add	r1, r0, #1
   19cb0:	str	r1, [r2]
   19cb4:	mov	r1, #45	; 0x2d
   19cb8:	strb	r1, [r0]
   19cbc:	ldr	r0, [r9, #28]
   19cc0:	ldr	r1, [r9, #32]
   19cc4:	ldrb	r4, [r5]
   19cc8:	cmp	r0, r1
   19ccc:	bcc	19cec <argp_help@@Base+0x92c>
   19cd0:	mov	r0, r9
   19cd4:	mov	r1, #1
   19cd8:	bl	1d534 <argp_failure@@Base+0x2e90>
   19cdc:	cmp	r0, #0
   19ce0:	beq	19cfc <argp_help@@Base+0x93c>
   19ce4:	ldr	r0, [fp, #-104]	; 0xffffff98
   19ce8:	ldr	r0, [r0]
   19cec:	ldr	r2, [fp, #-104]	; 0xffffff98
   19cf0:	add	r1, r0, #1
   19cf4:	str	r1, [r2]
   19cf8:	strb	r4, [r0]
   19cfc:	ldr	r0, [fp, #-128]	; 0xffffff80
   19d00:	cmp	r0, #0
   19d04:	beq	19d30 <argp_help@@Base+0x970>
   19d08:	movw	r0, #6800	; 0x1a90
   19d0c:	movt	r0, #3
   19d10:	ldr	r0, [r0]
   19d14:	cmp	r0, #0
   19d18:	bne	19d30 <argp_help@@Base+0x970>
   19d1c:	ldr	r0, [r8, #8]
   19d20:	cmp	r0, #0
   19d24:	movne	r0, #1
   19d28:	strne	r0, [fp, #-40]	; 0xffffffd8
   19d2c:	b	19d4c <argp_help@@Base+0x98c>
   19d30:	movw	r1, #55400	; 0xd868
   19d34:	movw	r2, #1709	; 0x6ad
   19d38:	mov	r0, r8
   19d3c:	mov	r3, r9
   19d40:	movt	r1, #1
   19d44:	movt	r2, #2
   19d48:	bl	1bff4 <argp_failure@@Base+0x1950>
   19d4c:	add	r5, r5, #1
   19d50:	add	sl, sl, #24
   19d54:	subs	r7, r7, #1
   19d58:	bne	19c20 <argp_help@@Base+0x860>
   19d5c:	ldrb	r0, [r8, #12]
   19d60:	tst	r0, #8
   19d64:	bne	19e1c <argp_help@@Base+0xa5c>
   19d68:	movw	r0, #6800	; 0x1a90
   19d6c:	ldr	r1, [r9, #24]
   19d70:	ldr	r2, [r9, #28]
   19d74:	movt	r0, #3
   19d78:	ldr	r4, [r0, #12]
   19d7c:	ldr	r0, [r9, #16]
   19d80:	sub	r1, r2, r1
   19d84:	cmp	r1, r0
   19d88:	bls	19d94 <argp_help@@Base+0x9d4>
   19d8c:	mov	r0, r9
   19d90:	bl	1d0d0 <argp_failure@@Base+0x2a2c>
   19d94:	ldr	r0, [fp, #-100]	; 0xffffff9c
   19d98:	str	r4, [r9, #12]
   19d9c:	ldr	sl, [fp, #-96]	; 0xffffffa0
   19da0:	ldr	r4, [r0, #4]
   19da4:	cmp	r4, #0
   19da8:	beq	19f00 <argp_help@@Base+0xb40>
   19dac:	add	r5, r8, #12
   19db0:	ldr	r0, [r5, #-12]
   19db4:	cmp	r0, #0
   19db8:	beq	19e0c <argp_help@@Base+0xa4c>
   19dbc:	ldrb	r0, [r5]
   19dc0:	tst	r0, #2
   19dc4:	bne	19e0c <argp_help@@Base+0xa4c>
   19dc8:	movw	r0, #6800	; 0x1a90
   19dcc:	sub	r1, fp, #88	; 0x58
   19dd0:	movt	r0, #3
   19dd4:	ldr	r0, [r0, #12]
   19dd8:	bl	1be70 <argp_failure@@Base+0x17cc>
   19ddc:	ldr	r2, [r5, #-12]
   19de0:	movw	r1, #1714	; 0x6b2
   19de4:	mov	r0, r9
   19de8:	movt	r1, #2
   19dec:	bl	1d61c <argp_failure@@Base+0x2f78>
   19df0:	movw	r1, #1719	; 0x6b7
   19df4:	movw	r2, #1723	; 0x6bb
   19df8:	mov	r0, r8
   19dfc:	mov	r3, r9
   19e00:	movt	r1, #2
   19e04:	movt	r2, #2
   19e08:	bl	1bff4 <argp_failure@@Base+0x1950>
   19e0c:	add	r5, r5, #24
   19e10:	subs	r4, r4, #1
   19e14:	bne	19db0 <argp_help@@Base+0x9f0>
   19e18:	b	19f00 <argp_help@@Base+0xb40>
   19e1c:	movw	r0, #6800	; 0x1a90
   19e20:	ldr	r1, [r9, #24]
   19e24:	ldr	r2, [r9, #28]
   19e28:	movt	r0, #3
   19e2c:	ldr	r4, [r0, #16]
   19e30:	ldr	r0, [r9, #16]
   19e34:	sub	r1, r2, r1
   19e38:	cmp	r1, r0
   19e3c:	bls	19e48 <argp_help@@Base+0xa88>
   19e40:	mov	r0, r9
   19e44:	bl	1d0d0 <argp_failure@@Base+0x2a2c>
   19e48:	ldr	r0, [fp, #-100]	; 0xffffff9c
   19e4c:	str	r4, [r9, #12]
   19e50:	ldr	sl, [fp, #-96]	; 0xffffffa0
   19e54:	ldr	r6, [r0, #4]
   19e58:	cmp	r6, #0
   19e5c:	beq	19f00 <argp_help@@Base+0xb40>
   19e60:	add	r4, r8, #12
   19e64:	ldr	r0, [r4, #-12]
   19e68:	cmp	r0, #0
   19e6c:	beq	19ef4 <argp_help@@Base+0xb34>
   19e70:	ldrb	r0, [r4]
   19e74:	tst	r0, #2
   19e78:	bne	19ef4 <argp_help@@Base+0xb34>
   19e7c:	movw	r0, #6800	; 0x1a90
   19e80:	sub	r1, fp, #88	; 0x58
   19e84:	movt	r0, #3
   19e88:	ldr	r0, [r0, #16]
   19e8c:	bl	1be70 <argp_failure@@Base+0x17cc>
   19e90:	ldr	r5, [r4, #-12]
   19e94:	mov	r0, r5
   19e98:	bl	11824 <strlen@plt>
   19e9c:	cmp	r0, #0
   19ea0:	beq	19ef4 <argp_help@@Base+0xb34>
   19ea4:	mov	r7, r0
   19ea8:	ldr	r0, [r9, #28]
   19eac:	ldr	r1, [r9, #32]
   19eb0:	add	r2, r0, r7
   19eb4:	cmp	r2, r1
   19eb8:	bls	19ed8 <argp_help@@Base+0xb18>
   19ebc:	mov	r0, r9
   19ec0:	mov	r1, r7
   19ec4:	bl	1d534 <argp_failure@@Base+0x2e90>
   19ec8:	cmp	r0, #0
   19ecc:	beq	19ef4 <argp_help@@Base+0xb34>
   19ed0:	ldr	r0, [fp, #-104]	; 0xffffff98
   19ed4:	ldr	r0, [r0]
   19ed8:	mov	r1, r5
   19edc:	mov	r2, r7
   19ee0:	bl	11704 <memcpy@plt>
   19ee4:	ldr	r1, [fp, #-104]	; 0xffffff98
   19ee8:	ldr	r0, [r1]
   19eec:	add	r0, r0, r7
   19ef0:	str	r0, [r1]
   19ef4:	add	r4, r4, #24
   19ef8:	subs	r6, r6, #1
   19efc:	bne	19e64 <argp_help@@Base+0xaa4>
   19f00:	ldr	r1, [r9, #24]
   19f04:	ldr	r2, [r9, #28]
   19f08:	ldr	r0, [r9, #16]
   19f0c:	sub	r1, r2, r1
   19f10:	cmp	r1, r0
   19f14:	bls	19f20 <argp_help@@Base+0xb60>
   19f18:	mov	r0, r9
   19f1c:	bl	1d0d0 <argp_failure@@Base+0x2a2c>
   19f20:	mov	r0, #0
   19f24:	ldr	r5, [fp, #-100]	; 0xffffff9c
   19f28:	str	r0, [r9, #4]
   19f2c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   19f30:	cmp	r0, #0
   19f34:	beq	19f8c <argp_help@@Base+0xbcc>
   19f38:	ldrb	r0, [r8, #12]
   19f3c:	tst	r0, #8
   19f40:	bne	19f6c <argp_help@@Base+0xbac>
   19f44:	ldr	r4, [r8, #4]
   19f48:	sub	r0, r4, #1
   19f4c:	cmp	r0, #254	; 0xfe
   19f50:	bhi	19f6c <argp_help@@Base+0xbac>
   19f54:	bl	11800 <__ctype_b_loc@plt>
   19f58:	ldr	r0, [r0]
   19f5c:	add	r0, r0, r4, lsl #1
   19f60:	ldrb	r0, [r0, #1]
   19f64:	tst	r0, #64	; 0x40
   19f68:	bne	1a224 <argp_help@@Base+0xe64>
   19f6c:	ldr	r0, [r8]
   19f70:	cmp	r0, #0
   19f74:	bne	1a224 <argp_help@@Base+0xe64>
   19f78:	ldr	r1, [r5, #20]
   19f7c:	ldr	r0, [r8, #16]
   19f80:	sub	r2, fp, #88	; 0x58
   19f84:	bl	1c01c <argp_failure@@Base+0x1978>
   19f88:	b	1a220 <argp_help@@Base+0xe60>
   19f8c:	ldr	r5, [r5, #20]
   19f90:	ldr	r4, [r8, #16]
   19f94:	cmp	r5, #0
   19f98:	mov	r6, r4
   19f9c:	beq	19fd8 <argp_help@@Base+0xc18>
   19fa0:	ldr	r0, [r5, #20]
   19fa4:	mov	r6, r4
   19fa8:	cmp	r0, #0
   19fac:	beq	19fd8 <argp_help@@Base+0xc18>
   19fb0:	ldr	r7, [r8, #4]
   19fb4:	mov	r0, r5
   19fb8:	mov	r1, sl
   19fbc:	bl	17bc0 <argp_parse@@Base+0xc04>
   19fc0:	ldr	r3, [r5, #20]
   19fc4:	mov	r2, r0
   19fc8:	mov	r0, r7
   19fcc:	mov	r1, r4
   19fd0:	blx	r3
   19fd4:	mov	r6, r0
   19fd8:	movw	r8, #6800	; 0x1a90
   19fdc:	cmp	r6, #0
   19fe0:	movt	r8, #3
   19fe4:	beq	1a1b4 <argp_help@@Base+0xdf4>
   19fe8:	ldrb	r0, [r6]
   19fec:	cmp	r0, #0
   19ff0:	beq	1a1a4 <argp_help@@Base+0xde4>
   19ff4:	ldr	r1, [r9, #24]
   19ff8:	ldr	r2, [r9, #28]
   19ffc:	ldr	r0, [r9, #16]
   1a000:	mov	sl, r4
   1a004:	sub	r1, r2, r1
   1a008:	cmp	r1, r0
   1a00c:	bls	1a028 <argp_help@@Base+0xc68>
   1a010:	mov	r0, r9
   1a014:	bl	1d0d0 <argp_failure@@Base+0x2a2c>
   1a018:	ldr	r1, [r9, #24]
   1a01c:	ldr	r2, [r9, #28]
   1a020:	ldr	r0, [r9, #16]
   1a024:	sub	r1, r2, r1
   1a028:	ldr	r5, [r8, #20]
   1a02c:	ldr	r7, [r9, #20]
   1a030:	cmp	r1, r0
   1a034:	mov	r4, r5
   1a038:	bls	1a058 <argp_help@@Base+0xc98>
   1a03c:	mov	r0, r9
   1a040:	bl	1d0d0 <argp_failure@@Base+0x2a2c>
   1a044:	ldr	r1, [r9, #24]
   1a048:	ldr	r2, [r9, #28]
   1a04c:	ldr	r4, [r8, #20]
   1a050:	ldr	r0, [r9, #16]
   1a054:	sub	r1, r2, r1
   1a058:	bic	r7, r7, r7, asr #31
   1a05c:	cmp	r1, r0
   1a060:	mov	r1, r4
   1a064:	str	r5, [r9, #4]
   1a068:	bls	1a078 <argp_help@@Base+0xcb8>
   1a06c:	mov	r0, r9
   1a070:	bl	1d0d0 <argp_failure@@Base+0x2a2c>
   1a074:	ldr	r1, [r8, #20]
   1a078:	add	r0, r1, #3
   1a07c:	str	r4, [r9, #12]
   1a080:	cmp	r7, r0
   1a084:	bls	1a0d4 <argp_help@@Base+0xd14>
   1a088:	ldr	r0, [r9, #28]
   1a08c:	ldr	r1, [r9, #32]
   1a090:	mov	r4, sl
   1a094:	ldr	sl, [fp, #-96]	; 0xffffffa0
   1a098:	cmp	r0, r1
   1a09c:	bcc	1a0bc <argp_help@@Base+0xcfc>
   1a0a0:	mov	r0, r9
   1a0a4:	mov	r1, #1
   1a0a8:	bl	1d534 <argp_failure@@Base+0x2e90>
   1a0ac:	cmp	r0, #0
   1a0b0:	beq	1a144 <argp_help@@Base+0xd84>
   1a0b4:	ldr	r0, [fp, #-104]	; 0xffffff98
   1a0b8:	ldr	r0, [r0]
   1a0bc:	ldr	r2, [fp, #-104]	; 0xffffff98
   1a0c0:	add	r1, r0, #1
   1a0c4:	str	r1, [r2]
   1a0c8:	mov	r1, #10
   1a0cc:	strb	r1, [r0]
   1a0d0:	b	1a144 <argp_help@@Base+0xd84>
   1a0d4:	cmp	r7, r1
   1a0d8:	mov	r4, sl
   1a0dc:	bcs	1a0f0 <argp_help@@Base+0xd30>
   1a0e0:	mov	r0, r9
   1a0e4:	bl	1c24c <argp_failure@@Base+0x1ba8>
   1a0e8:	ldr	sl, [fp, #-96]	; 0xffffffa0
   1a0ec:	b	1a144 <argp_help@@Base+0xd84>
   1a0f0:	ldr	r0, [r9, #28]
   1a0f4:	ldr	r1, [r9, #32]
   1a0f8:	ldr	sl, [fp, #-96]	; 0xffffffa0
   1a0fc:	add	r2, r0, #3
   1a100:	cmp	r2, r1
   1a104:	bls	1a124 <argp_help@@Base+0xd64>
   1a108:	mov	r0, r9
   1a10c:	mov	r1, #3
   1a110:	bl	1d534 <argp_failure@@Base+0x2e90>
   1a114:	cmp	r0, #0
   1a118:	beq	1a144 <argp_help@@Base+0xd84>
   1a11c:	ldr	r0, [fp, #-104]	; 0xffffff98
   1a120:	ldr	r0, [r0]
   1a124:	mov	r1, #32
   1a128:	strb	r1, [r0, #2]
   1a12c:	movw	r1, #8224	; 0x2020
   1a130:	strh	r1, [r0]
   1a134:	ldr	r1, [fp, #-104]	; 0xffffff98
   1a138:	ldr	r0, [r1]
   1a13c:	add	r0, r0, #3
   1a140:	str	r0, [r1]
   1a144:	mov	r0, r6
   1a148:	bl	11824 <strlen@plt>
   1a14c:	cmp	r0, #0
   1a150:	beq	1a1a4 <argp_help@@Base+0xde4>
   1a154:	mov	r5, r0
   1a158:	ldr	r0, [r9, #28]
   1a15c:	ldr	r1, [r9, #32]
   1a160:	add	r2, r0, r5
   1a164:	cmp	r2, r1
   1a168:	bls	1a188 <argp_help@@Base+0xdc8>
   1a16c:	mov	r0, r9
   1a170:	mov	r1, r5
   1a174:	bl	1d534 <argp_failure@@Base+0x2e90>
   1a178:	cmp	r0, #0
   1a17c:	beq	1a1a4 <argp_help@@Base+0xde4>
   1a180:	ldr	r0, [fp, #-104]	; 0xffffff98
   1a184:	ldr	r0, [r0]
   1a188:	mov	r1, r6
   1a18c:	mov	r2, r5
   1a190:	bl	11704 <memcpy@plt>
   1a194:	ldr	r1, [fp, #-104]	; 0xffffff98
   1a198:	ldr	r0, [r1]
   1a19c:	add	r0, r0, r5
   1a1a0:	str	r0, [r1]
   1a1a4:	cmp	r6, r4
   1a1a8:	beq	1a1b4 <argp_help@@Base+0xdf4>
   1a1ac:	mov	r0, r6
   1a1b0:	bl	18218 <argp_parse@@Base+0x125c>
   1a1b4:	ldr	r2, [r9, #24]
   1a1b8:	ldr	r0, [r9, #28]
   1a1bc:	ldr	r1, [r9, #16]
   1a1c0:	sub	r2, r0, r2
   1a1c4:	cmp	r2, r1
   1a1c8:	bls	1a1d8 <argp_help@@Base+0xe18>
   1a1cc:	mov	r0, r9
   1a1d0:	bl	1d0d0 <argp_failure@@Base+0x2a2c>
   1a1d4:	ldr	r0, [r9, #28]
   1a1d8:	mov	r1, #0
   1a1dc:	ldr	r5, [fp, #-100]	; 0xffffff9c
   1a1e0:	str	r1, [r9, #4]
   1a1e4:	ldr	r1, [r9, #32]
   1a1e8:	cmp	r0, r1
   1a1ec:	bcc	1a20c <argp_help@@Base+0xe4c>
   1a1f0:	mov	r0, r9
   1a1f4:	mov	r1, #1
   1a1f8:	bl	1d534 <argp_failure@@Base+0x2e90>
   1a1fc:	cmp	r0, #0
   1a200:	beq	1a220 <argp_help@@Base+0xe60>
   1a204:	ldr	r0, [fp, #-104]	; 0xffffff98
   1a208:	ldr	r0, [r0]
   1a20c:	ldr	r2, [fp, #-104]	; 0xffffff98
   1a210:	add	r1, r0, #1
   1a214:	str	r1, [r2]
   1a218:	mov	r1, #10
   1a21c:	strb	r1, [r0]
   1a220:	str	r5, [fp, #-48]	; 0xffffffd0
   1a224:	ldr	r1, [r9, #24]
   1a228:	ldr	r2, [r9, #28]
   1a22c:	ldr	r0, [r9, #16]
   1a230:	sub	r1, r2, r1
   1a234:	cmp	r1, r0
   1a238:	bls	1a254 <argp_help@@Base+0xe94>
   1a23c:	mov	r0, r9
   1a240:	bl	1d0d0 <argp_failure@@Base+0x2a2c>
   1a244:	ldr	r1, [r9, #24]
   1a248:	ldr	r2, [r9, #28]
   1a24c:	ldr	r0, [r9, #16]
   1a250:	sub	r1, r2, r1
   1a254:	ldr	r2, [fp, #-124]	; 0xffffff84
   1a258:	ldr	r4, [fp, #-116]	; 0xffffff8c
   1a25c:	cmp	r1, r0
   1a260:	str	r2, [r9, #4]
   1a264:	bls	1a270 <argp_help@@Base+0xeb0>
   1a268:	mov	r0, r9
   1a26c:	bl	1d0d0 <argp_failure@@Base+0x2a2c>
   1a270:	ldr	r0, [fp, #-120]	; 0xffffff88
   1a274:	subs	r4, r4, #1
   1a278:	add	r5, r5, #28
   1a27c:	str	r0, [r9, #12]
   1a280:	bne	19b20 <argp_help@@Base+0x760>
   1a284:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1a288:	cmp	r0, #0
   1a28c:	movw	r0, #6800	; 0x1a90
   1a290:	movt	r0, #3
   1a294:	ldrne	r0, [r0, #4]
   1a298:	cmpne	r0, #0
   1a29c:	bne	1a378 <argp_help@@Base+0xfb8>
   1a2a0:	ldr	r8, [fp, #-132]	; 0xffffff7c
   1a2a4:	mov	r5, #1
   1a2a8:	ldr	r0, [fp, #-92]	; 0xffffffa4
   1a2ac:	tst	r0, #32
   1a2b0:	beq	1a2dc <argp_help@@Base+0xf1c>
   1a2b4:	sub	sp, sp, #8
   1a2b8:	mov	r0, #0
   1a2bc:	mov	r1, sl
   1a2c0:	mov	r2, #1
   1a2c4:	mov	r3, r5
   1a2c8:	stm	sp, {r0, r9}
   1a2cc:	ldr	r0, [fp, #-108]	; 0xffffff94
   1a2d0:	bl	1b2b4 <argp_failure@@Base+0xc10>
   1a2d4:	add	sp, sp, #8
   1a2d8:	orr	r5, r0, r5
   1a2dc:	ldr	r0, [fp, #-92]	; 0xffffffa4
   1a2e0:	ldr	r6, [fp, #-112]	; 0xffffff90
   1a2e4:	tst	r0, #64	; 0x40
   1a2e8:	beq	1a354 <argp_help@@Base+0xf94>
   1a2ec:	movw	r4, #7092	; 0x1bb4
   1a2f0:	movt	r4, #3
   1a2f4:	ldr	r0, [r4]
   1a2f8:	cmp	r0, #0
   1a2fc:	beq	1a354 <argp_help@@Base+0xf94>
   1a300:	cmp	r5, #0
   1a304:	beq	1a340 <argp_help@@Base+0xf80>
   1a308:	ldr	r0, [r9, #28]
   1a30c:	ldr	r1, [r9, #32]
   1a310:	cmp	r0, r1
   1a314:	bcc	1a330 <argp_help@@Base+0xf70>
   1a318:	mov	r0, r9
   1a31c:	mov	r1, #1
   1a320:	bl	1d534 <argp_failure@@Base+0x2e90>
   1a324:	cmp	r0, #0
   1a328:	beq	1a340 <argp_help@@Base+0xf80>
   1a32c:	ldr	r0, [r9, #28]
   1a330:	add	r1, r0, #1
   1a334:	str	r1, [r9, #28]
   1a338:	mov	r1, #10
   1a33c:	strb	r1, [r0]
   1a340:	ldr	r2, [r4]
   1a344:	movw	r1, #1069	; 0x42d
   1a348:	mov	r0, r9
   1a34c:	movt	r1, #2
   1a350:	bl	1d61c <argp_failure@@Base+0x2f78>
   1a354:	mov	r0, r8
   1a358:	bl	11758 <funlockfile@plt>
   1a35c:	cmp	r6, #0
   1a360:	movne	r0, r6
   1a364:	blne	1b728 <argp_failure@@Base+0x1084>
   1a368:	mov	r0, r9
   1a36c:	bl	1d08c <argp_failure@@Base+0x29e8>
   1a370:	sub	sp, fp, #28
   1a374:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a378:	movw	r5, #1593	; 0x639
   1a37c:	cmp	sl, #0
   1a380:	movt	r5, #2
   1a384:	beq	1a3d4 <argp_help@@Base+0x1014>
   1a388:	ldr	r7, [sl]
   1a38c:	cmp	r7, #0
   1a390:	beq	1a3d4 <argp_help@@Base+0x1014>
   1a394:	ldr	r0, [r7, #20]
   1a398:	cmp	r0, #0
   1a39c:	beq	1a3d4 <argp_help@@Base+0x1014>
   1a3a0:	mov	r0, r7
   1a3a4:	mov	r1, sl
   1a3a8:	bl	17bc0 <argp_parse@@Base+0xc04>
   1a3ac:	ldr	r3, [r7, #20]
   1a3b0:	movw	r1, #1593	; 0x639
   1a3b4:	mov	r2, r0
   1a3b8:	movw	r0, #5
   1a3bc:	movt	r0, #512	; 0x200
   1a3c0:	movt	r1, #2
   1a3c4:	blx	r3
   1a3c8:	mov	r5, r0
   1a3cc:	cmp	r0, #0
   1a3d0:	beq	1a2a0 <argp_help@@Base+0xee0>
   1a3d4:	ldrb	r0, [r5]
   1a3d8:	cmp	r0, #0
   1a3dc:	beq	1a4c0 <argp_help@@Base+0x1100>
   1a3e0:	ldr	r0, [r9, #28]
   1a3e4:	ldr	r1, [r9, #32]
   1a3e8:	cmp	r0, r1
   1a3ec:	bcc	1a40c <argp_help@@Base+0x104c>
   1a3f0:	mov	r0, r9
   1a3f4:	mov	r1, #1
   1a3f8:	bl	1d534 <argp_failure@@Base+0x2e90>
   1a3fc:	cmp	r0, #0
   1a400:	beq	1a420 <argp_help@@Base+0x1060>
   1a404:	ldr	r0, [fp, #-104]	; 0xffffff98
   1a408:	ldr	r0, [r0]
   1a40c:	ldr	r2, [fp, #-104]	; 0xffffff98
   1a410:	add	r1, r0, #1
   1a414:	str	r1, [r2]
   1a418:	mov	r1, #10
   1a41c:	strb	r1, [r0]
   1a420:	mov	r0, r5
   1a424:	bl	11824 <strlen@plt>
   1a428:	cmp	r0, #0
   1a42c:	beq	1a480 <argp_help@@Base+0x10c0>
   1a430:	mov	r7, r0
   1a434:	ldr	r0, [r9, #28]
   1a438:	ldr	r1, [r9, #32]
   1a43c:	add	r2, r0, r7
   1a440:	cmp	r2, r1
   1a444:	bls	1a464 <argp_help@@Base+0x10a4>
   1a448:	mov	r0, r9
   1a44c:	mov	r1, r7
   1a450:	bl	1d534 <argp_failure@@Base+0x2e90>
   1a454:	cmp	r0, #0
   1a458:	beq	1a480 <argp_help@@Base+0x10c0>
   1a45c:	ldr	r0, [fp, #-104]	; 0xffffff98
   1a460:	ldr	r0, [r0]
   1a464:	mov	r1, r5
   1a468:	mov	r2, r7
   1a46c:	bl	11704 <memcpy@plt>
   1a470:	ldr	r1, [fp, #-104]	; 0xffffff98
   1a474:	ldr	r0, [r1]
   1a478:	add	r0, r0, r7
   1a47c:	str	r0, [r1]
   1a480:	ldr	r0, [r9, #28]
   1a484:	ldr	r1, [r9, #32]
   1a488:	cmp	r0, r1
   1a48c:	bcc	1a4ac <argp_help@@Base+0x10ec>
   1a490:	mov	r0, r9
   1a494:	mov	r1, #1
   1a498:	bl	1d534 <argp_failure@@Base+0x2e90>
   1a49c:	cmp	r0, #0
   1a4a0:	beq	1a4c0 <argp_help@@Base+0x1100>
   1a4a4:	ldr	r0, [fp, #-104]	; 0xffffff98
   1a4a8:	ldr	r0, [r0]
   1a4ac:	ldr	r2, [fp, #-104]	; 0xffffff98
   1a4b0:	add	r1, r0, #1
   1a4b4:	str	r1, [r2]
   1a4b8:	mov	r1, #10
   1a4bc:	strb	r1, [r0]
   1a4c0:	movw	r0, #1593	; 0x639
   1a4c4:	movt	r0, #2
   1a4c8:	cmp	r5, r0
   1a4cc:	beq	1a2a0 <argp_help@@Base+0xee0>
   1a4d0:	mov	r0, r5
   1a4d4:	bl	18218 <argp_parse@@Base+0x125c>
   1a4d8:	b	1a2a0 <argp_help@@Base+0xee0>
   1a4dc:	sub	sp, sp, #8
   1a4e0:	movw	r1, #1269	; 0x4f5
   1a4e4:	movw	r3, #1217	; 0x4c1
   1a4e8:	str	r0, [sp, #4]
   1a4ec:	mov	r0, sl
   1a4f0:	mov	r2, #0
   1a4f4:	movt	r1, #2
   1a4f8:	movt	r3, #2
   1a4fc:	str	r1, [sp]
   1a500:	mov	r1, #0
   1a504:	bl	1a6a4 <argp_failure@@Base>
   1a508:	add	sp, sp, #8
   1a50c:	b	19770 <argp_help@@Base+0x3b0>

0001a510 <argp_state_help@@Base>:
   1a510:	push	{r4, r5, fp, lr}
   1a514:	add	fp, sp, #8
   1a518:	sub	sp, sp, #8
   1a51c:	mov	r4, r2
   1a520:	mov	r2, r1
   1a524:	cmp	r0, #0
   1a528:	beq	1a574 <argp_state_help@@Base+0x64>
   1a52c:	cmp	r2, #0
   1a530:	beq	1a5ac <argp_state_help@@Base+0x9c>
   1a534:	ldr	r1, [r0, #16]
   1a538:	mov	r5, r0
   1a53c:	ands	r0, r1, #2
   1a540:	bne	1a5ac <argp_state_help@@Base+0x9c>
   1a544:	ldr	r3, [r5, #40]	; 0x28
   1a548:	ldr	r0, [r5]
   1a54c:	and	r1, r1, #64	; 0x40
   1a550:	orr	r4, r4, r1, lsl #1
   1a554:	mov	r1, r5
   1a558:	str	r3, [sp]
   1a55c:	mov	r3, r4
   1a560:	bl	193ec <argp_help@@Base+0x2c>
   1a564:	ldrb	r0, [r5, #16]
   1a568:	tst	r0, #32
   1a56c:	beq	1a59c <argp_state_help@@Base+0x8c>
   1a570:	b	1a5ac <argp_state_help@@Base+0x9c>
   1a574:	cmp	r2, #0
   1a578:	beq	1a5ac <argp_state_help@@Base+0x9c>
   1a57c:	movw	r0, #6864	; 0x1ad0
   1a580:	mov	r1, #0
   1a584:	mov	r3, r4
   1a588:	movt	r0, #3
   1a58c:	ldr	r0, [r0]
   1a590:	str	r0, [sp]
   1a594:	mov	r0, #0
   1a598:	bl	193ec <argp_help@@Base+0x2c>
   1a59c:	tst	r4, #256	; 0x100
   1a5a0:	bne	1a5b4 <argp_state_help@@Base+0xa4>
   1a5a4:	tst	r4, #512	; 0x200
   1a5a8:	bne	1a5c4 <argp_state_help@@Base+0xb4>
   1a5ac:	sub	sp, fp, #8
   1a5b0:	pop	{r4, r5, fp, pc}
   1a5b4:	movw	r0, #6856	; 0x1ac8
   1a5b8:	movt	r0, #3
   1a5bc:	ldr	r0, [r0]
   1a5c0:	bl	1180c <exit@plt>
   1a5c4:	mov	r0, #0
   1a5c8:	bl	1180c <exit@plt>

0001a5cc <argp_error@@Base>:
   1a5cc:	sub	sp, sp, #8
   1a5d0:	push	{r4, r5, r6, sl, fp, lr}
   1a5d4:	add	fp, sp, #16
   1a5d8:	sub	sp, sp, #8
   1a5dc:	mov	r5, r1
   1a5e0:	mov	r4, r0
   1a5e4:	cmp	r0, #0
   1a5e8:	str	r2, [fp, #8]
   1a5ec:	str	r3, [fp, #12]
   1a5f0:	beq	1a608 <argp_error@@Base+0x3c>
   1a5f4:	ldrb	r0, [r4, #16]
   1a5f8:	tst	r0, #2
   1a5fc:	bne	1a694 <argp_error@@Base+0xc8>
   1a600:	add	r0, r4, #44	; 0x2c
   1a604:	b	1a610 <argp_error@@Base+0x44>
   1a608:	movw	r0, #6872	; 0x1ad8
   1a60c:	movt	r0, #3
   1a610:	ldr	r6, [r0]
   1a614:	cmp	r6, #0
   1a618:	beq	1a694 <argp_error@@Base+0xc8>
   1a61c:	mov	r0, r6
   1a620:	bl	11914 <flockfile@plt>
   1a624:	add	r0, fp, #8
   1a628:	cmp	r4, #0
   1a62c:	mov	r1, r6
   1a630:	str	r0, [sp, #4]
   1a634:	movw	r0, #6864	; 0x1ad0
   1a638:	movt	r0, #3
   1a63c:	addne	r0, r4, #40	; 0x28
   1a640:	ldr	r0, [r0]
   1a644:	bl	11668 <fputs_unlocked@plt>
   1a648:	mov	r0, #58	; 0x3a
   1a64c:	mov	r1, r6
   1a650:	bl	119d4 <putc_unlocked@plt>
   1a654:	mov	r0, #32
   1a658:	mov	r1, r6
   1a65c:	bl	119d4 <putc_unlocked@plt>
   1a660:	ldr	r2, [sp, #4]
   1a664:	mov	r0, r6
   1a668:	mov	r1, r5
   1a66c:	bl	118e4 <vfprintf@plt>
   1a670:	mov	r0, #10
   1a674:	mov	r1, r6
   1a678:	bl	119d4 <putc_unlocked@plt>
   1a67c:	mov	r0, r4
   1a680:	mov	r1, r6
   1a684:	mov	r2, #260	; 0x104
   1a688:	bl	1a510 <argp_state_help@@Base>
   1a68c:	mov	r0, r6
   1a690:	bl	11758 <funlockfile@plt>
   1a694:	sub	sp, fp, #16
   1a698:	pop	{r4, r5, r6, sl, fp, lr}
   1a69c:	add	sp, sp, #8
   1a6a0:	bx	lr

0001a6a4 <argp_failure@@Base>:
   1a6a4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1a6a8:	add	fp, sp, #24
   1a6ac:	sub	sp, sp, #200	; 0xc8
   1a6b0:	mov	r4, r3
   1a6b4:	mov	r7, r2
   1a6b8:	mov	r8, r1
   1a6bc:	mov	r5, r0
   1a6c0:	cmp	r0, #0
   1a6c4:	beq	1a6dc <argp_failure@@Base+0x38>
   1a6c8:	ldrb	r0, [r5, #16]
   1a6cc:	tst	r0, #2
   1a6d0:	bne	1a7dc <argp_failure@@Base+0x138>
   1a6d4:	add	r0, r5, #44	; 0x2c
   1a6d8:	b	1a6e4 <argp_failure@@Base+0x40>
   1a6dc:	movw	r0, #6872	; 0x1ad8
   1a6e0:	movt	r0, #3
   1a6e4:	ldr	r6, [r0]
   1a6e8:	cmp	r6, #0
   1a6ec:	beq	1a7dc <argp_failure@@Base+0x138>
   1a6f0:	mov	r0, r6
   1a6f4:	bl	11914 <flockfile@plt>
   1a6f8:	movw	r0, #6864	; 0x1ad0
   1a6fc:	cmp	r5, #0
   1a700:	mov	r1, r6
   1a704:	movt	r0, #3
   1a708:	addne	r0, r5, #40	; 0x28
   1a70c:	ldr	r0, [r0]
   1a710:	bl	11668 <fputs_unlocked@plt>
   1a714:	cmp	r4, #0
   1a718:	beq	1a74c <argp_failure@@Base+0xa8>
   1a71c:	add	r0, fp, #8
   1a720:	mov	r1, r6
   1a724:	str	r0, [sp]
   1a728:	mov	r0, #58	; 0x3a
   1a72c:	bl	119d4 <putc_unlocked@plt>
   1a730:	mov	r0, #32
   1a734:	mov	r1, r6
   1a738:	bl	119d4 <putc_unlocked@plt>
   1a73c:	ldr	r2, [sp]
   1a740:	mov	r0, r6
   1a744:	mov	r1, r4
   1a748:	bl	118e4 <vfprintf@plt>
   1a74c:	cmp	r7, #0
   1a750:	beq	1a7a8 <argp_failure@@Base+0x104>
   1a754:	mov	r0, #58	; 0x3a
   1a758:	mov	r1, r6
   1a75c:	bl	119d4 <putc_unlocked@plt>
   1a760:	mov	r0, #32
   1a764:	mov	r1, r6
   1a768:	bl	119d4 <putc_unlocked@plt>
   1a76c:	mov	r1, sp
   1a770:	mov	r0, r7
   1a774:	mov	r2, #200	; 0xc8
   1a778:	bl	11860 <strerror_r@plt>
   1a77c:	cmp	r0, #0
   1a780:	bne	1a7a0 <argp_failure@@Base+0xfc>
   1a784:	mov	r0, r7
   1a788:	bl	117d0 <strerror@plt>
   1a78c:	mov	r1, r0
   1a790:	movw	r0, #973	; 0x3cd
   1a794:	cmp	r1, #0
   1a798:	movt	r0, #2
   1a79c:	movne	r0, r1
   1a7a0:	mov	r1, r6
   1a7a4:	bl	11668 <fputs_unlocked@plt>
   1a7a8:	mov	r0, #10
   1a7ac:	mov	r1, r6
   1a7b0:	bl	119d4 <putc_unlocked@plt>
   1a7b4:	mov	r0, r6
   1a7b8:	bl	11758 <funlockfile@plt>
   1a7bc:	cmp	r8, #0
   1a7c0:	beq	1a7dc <argp_failure@@Base+0x138>
   1a7c4:	cmp	r5, #0
   1a7c8:	ldrbne	r0, [r5, #16]
   1a7cc:	tstne	r0, #32
   1a7d0:	bne	1a7dc <argp_failure@@Base+0x138>
   1a7d4:	mov	r0, r8
   1a7d8:	bl	1180c <exit@plt>
   1a7dc:	sub	sp, fp, #24
   1a7e0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1a7e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a7e8:	add	fp, sp, #28
   1a7ec:	sub	sp, sp, #44	; 0x2c
   1a7f0:	ldr	r4, [r0]
   1a7f4:	ldr	r9, [r0, #16]
   1a7f8:	mov	r8, r0
   1a7fc:	mov	r0, #16
   1a800:	mov	sl, r1
   1a804:	bl	19340 <_obstack_memory_used@@Base+0xcd0>
   1a808:	cmp	r0, #0
   1a80c:	beq	1ada8 <argp_failure@@Base+0x704>
   1a810:	mov	r7, r0
   1a814:	mov	r0, #0
   1a818:	cmp	r4, #0
   1a81c:	str	r8, [sp, #32]
   1a820:	mov	r1, r7
   1a824:	str	r7, [fp, #-32]	; 0xffffffe0
   1a828:	str	r0, [r1, #12]!
   1a82c:	str	r1, [sp, #20]
   1a830:	str	r0, [r1, #-8]
   1a834:	beq	1aa88 <argp_failure@@Base+0x3e4>
   1a838:	ldrb	r0, [r4, #12]
   1a83c:	str	r9, [sp, #4]
   1a840:	tst	r0, #4
   1a844:	bne	1adc0 <argp_failure@@Base+0x71c>
   1a848:	add	r5, r4, #12
   1a84c:	mov	r6, #0
   1a850:	mov	r9, #0
   1a854:	ldr	r7, [r5, #-8]
   1a858:	cmp	r7, #0
   1a85c:	bne	1a884 <argp_failure@@Base+0x1e0>
   1a860:	ldr	r0, [r5, #-12]
   1a864:	cmp	r0, #0
   1a868:	bne	1a884 <argp_failure@@Base+0x1e0>
   1a86c:	ldr	r0, [r5, #4]
   1a870:	cmp	r0, #0
   1a874:	bne	1a884 <argp_failure@@Base+0x1e0>
   1a878:	ldr	r0, [r5, #8]
   1a87c:	cmp	r0, #0
   1a880:	beq	1a8d0 <argp_failure@@Base+0x22c>
   1a884:	ldr	r0, [r5]
   1a888:	tst	r0, #4
   1a88c:	bne	1a89c <argp_failure@@Base+0x1f8>
   1a890:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1a894:	add	r6, r6, #1
   1a898:	str	r6, [r1, #4]
   1a89c:	sub	r1, r7, #1
   1a8a0:	cmp	r1, #254	; 0xfe
   1a8a4:	bhi	1a8c8 <argp_failure@@Base+0x224>
   1a8a8:	ands	r0, r0, #8
   1a8ac:	bne	1a8c8 <argp_failure@@Base+0x224>
   1a8b0:	bl	11800 <__ctype_b_loc@plt>
   1a8b4:	ldr	r0, [r0]
   1a8b8:	add	r0, r0, r7, lsl #1
   1a8bc:	ldrb	r0, [r0, #1]
   1a8c0:	tst	r0, #64	; 0x40
   1a8c4:	addne	r9, r9, #1
   1a8c8:	add	r5, r5, #24
   1a8cc:	b	1a854 <argp_failure@@Base+0x1b0>
   1a8d0:	rsb	r0, r6, r6, lsl #3
   1a8d4:	lsl	r0, r0, #2
   1a8d8:	bl	19340 <_obstack_memory_used@@Base+0xcd0>
   1a8dc:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1a8e0:	mov	r5, r0
   1a8e4:	str	r0, [r1]
   1a8e8:	add	r0, r9, #1
   1a8ec:	mov	r8, r1
   1a8f0:	bl	19340 <_obstack_memory_used@@Base+0xcd0>
   1a8f4:	cmp	r5, #0
   1a8f8:	str	r0, [r8, #8]
   1a8fc:	movne	r7, r0
   1a900:	cmpne	r0, #0
   1a904:	bne	1a928 <argp_failure@@Base+0x284>
   1a908:	movw	r0, #1373	; 0x55d
   1a90c:	movw	r1, #1281	; 0x501
   1a910:	movw	r3, #1293	; 0x50d
   1a914:	movw	r2, #474	; 0x1da
   1a918:	movt	r0, #2
   1a91c:	movt	r1, #2
   1a920:	movt	r3, #2
   1a924:	bl	119c8 <__assert_fail@plt>
   1a928:	movw	r0, #37450	; 0x924a
   1a92c:	movt	r0, #2340	; 0x924
   1a930:	cmp	r6, r0
   1a934:	bcs	1add8 <argp_failure@@Base+0x734>
   1a938:	mov	r9, #0
   1a93c:	mov	r0, #0
   1a940:	ldr	r1, [r4, #4]
   1a944:	cmp	r1, #0
   1a948:	bne	1a970 <argp_failure@@Base+0x2cc>
   1a94c:	ldr	r2, [r4]
   1a950:	cmp	r2, #0
   1a954:	bne	1a970 <argp_failure@@Base+0x2cc>
   1a958:	ldr	r2, [r4, #16]
   1a95c:	cmp	r2, #0
   1a960:	bne	1a970 <argp_failure@@Base+0x2cc>
   1a964:	ldr	r2, [r4, #20]
   1a968:	cmp	r2, #0
   1a96c:	beq	1aa74 <argp_failure@@Base+0x3d0>
   1a970:	stm	r5, {r4, r9}
   1a974:	str	r7, [r5, #8]
   1a978:	ldr	r8, [r4, #20]
   1a97c:	cmp	r8, #0
   1a980:	bne	1a99c <argp_failure@@Base+0x2f8>
   1a984:	ldr	r2, [r4]
   1a988:	cmp	r2, #0
   1a98c:	bne	1a998 <argp_failure@@Base+0x2f4>
   1a990:	cmp	r1, #0
   1a994:	addeq	r0, r0, #1
   1a998:	mov	r8, r0
   1a99c:	ldr	r0, [sp, #32]
   1a9a0:	mov	r1, #0
   1a9a4:	str	r8, [r5, #12]
   1a9a8:	str	sl, [r5, #16]
   1a9ac:	str	r0, [r5, #20]
   1a9b0:	add	r0, r1, #1
   1a9b4:	str	r0, [r5, #4]
   1a9b8:	ldrb	r0, [r4, #12]
   1a9bc:	tst	r0, #8
   1a9c0:	bne	1aa18 <argp_failure@@Base+0x374>
   1a9c4:	ldr	r6, [r4, #4]
   1a9c8:	sub	r0, r6, #1
   1a9cc:	cmp	r0, #254	; 0xfe
   1a9d0:	bhi	1aa18 <argp_failure@@Base+0x374>
   1a9d4:	bl	11800 <__ctype_b_loc@plt>
   1a9d8:	ldr	r0, [r0]
   1a9dc:	add	r0, r0, r6, lsl #1
   1a9e0:	ldrb	r0, [r0, #1]
   1a9e4:	tst	r0, #64	; 0x40
   1a9e8:	beq	1aa18 <argp_failure@@Base+0x374>
   1a9ec:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1a9f0:	ldr	r0, [r0, #8]
   1a9f4:	cmp	r0, r7
   1a9f8:	bcs	1aa14 <argp_failure@@Base+0x370>
   1a9fc:	ldrb	r1, [r0], #1
   1aa00:	uxtb	r2, r6
   1aa04:	cmp	r1, r2
   1aa08:	beq	1aa18 <argp_failure@@Base+0x374>
   1aa0c:	cmp	r7, r0
   1aa10:	bne	1a9fc <argp_failure@@Base+0x358>
   1aa14:	strb	r6, [r7], #1
   1aa18:	ldr	r1, [r4, #28]
   1aa1c:	add	r0, r4, #24
   1aa20:	cmp	r1, #0
   1aa24:	bne	1aa4c <argp_failure@@Base+0x3a8>
   1aa28:	ldr	r1, [r0]
   1aa2c:	cmp	r1, #0
   1aa30:	bne	1aa4c <argp_failure@@Base+0x3a8>
   1aa34:	ldr	r1, [r4, #40]	; 0x28
   1aa38:	cmp	r1, #0
   1aa3c:	bne	1aa4c <argp_failure@@Base+0x3a8>
   1aa40:	ldr	r1, [r4, #44]	; 0x2c
   1aa44:	cmp	r1, #0
   1aa48:	beq	1aa64 <argp_failure@@Base+0x3c0>
   1aa4c:	ldrb	r1, [r4, #36]	; 0x24
   1aa50:	tst	r1, #4
   1aa54:	beq	1aa64 <argp_failure@@Base+0x3c0>
   1aa58:	ldr	r1, [r5, #4]
   1aa5c:	mov	r4, r0
   1aa60:	b	1a9b0 <argp_failure@@Base+0x30c>
   1aa64:	mov	r4, r0
   1aa68:	add	r5, r5, #28
   1aa6c:	mov	r0, r8
   1aa70:	b	1a940 <argp_failure@@Base+0x29c>
   1aa74:	mov	r0, #0
   1aa78:	ldr	r8, [sp, #32]
   1aa7c:	ldr	r9, [sp, #4]
   1aa80:	strb	r0, [r7]
   1aa84:	ldr	r7, [fp, #-32]	; 0xffffffe0
   1aa88:	cmp	r9, #0
   1aa8c:	beq	1ad7c <argp_failure@@Base+0x6d8>
   1aa90:	ldr	r0, [r9]
   1aa94:	cmp	r0, #0
   1aa98:	beq	1ad7c <argp_failure@@Base+0x6d8>
   1aa9c:	str	sl, [sp]
   1aaa0:	ldr	r4, [r9, #12]
   1aaa4:	cmp	r4, #0
   1aaa8:	beq	1aab4 <argp_failure@@Base+0x410>
   1aaac:	ldr	r5, [r9, #8]
   1aab0:	b	1aac4 <argp_failure@@Base+0x420>
   1aab4:	ldr	r5, [r9, #8]
   1aab8:	mov	r1, sl
   1aabc:	cmp	r5, #0
   1aac0:	beq	1ab1c <argp_failure@@Base+0x478>
   1aac4:	ldr	r6, [r8, #16]
   1aac8:	mov	r0, #28
   1aacc:	bl	19340 <_obstack_memory_used@@Base+0xcd0>
   1aad0:	mov	r1, r0
   1aad4:	cmp	r0, #0
   1aad8:	beq	1ab1c <argp_failure@@Base+0x478>
   1aadc:	sub	r0, r9, r6
   1aae0:	cmp	sl, #0
   1aae4:	str	r5, [r1]
   1aae8:	asr	r0, r0, #4
   1aaec:	stmib	r1, {r0, r4, sl}
   1aaf0:	str	r8, [r1, #16]
   1aaf4:	beq	1ab04 <argp_failure@@Base+0x460>
   1aaf8:	ldr	r0, [sl, #20]
   1aafc:	add	r0, r0, #1
   1ab00:	b	1ab08 <argp_failure@@Base+0x464>
   1ab04:	mov	r0, #0
   1ab08:	ldr	r3, [sp, #20]
   1ab0c:	str	r0, [r1, #20]
   1ab10:	ldr	r2, [r3]
   1ab14:	str	r1, [r3]
   1ab18:	str	r2, [r1, #24]
   1ab1c:	ldr	r0, [r9]
   1ab20:	bl	1a7e4 <argp_failure@@Base+0x140>
   1ab24:	ldr	r1, [sp, #20]
   1ab28:	mov	r4, r0
   1ab2c:	ldr	r2, [r1]
   1ab30:	mov	r0, r1
   1ab34:	add	r1, r2, #24
   1ab38:	cmp	r2, #0
   1ab3c:	bne	1ab2c <argp_failure@@Base+0x488>
   1ab40:	ldr	r1, [r4, #12]
   1ab44:	str	r1, [r0]
   1ab48:	mov	r0, #0
   1ab4c:	str	r0, [r4, #12]
   1ab50:	ldr	r0, [r4, #4]
   1ab54:	cmp	r0, #0
   1ab58:	beq	1ad68 <argp_failure@@Base+0x6c4>
   1ab5c:	ldr	r6, [r7, #4]
   1ab60:	cmp	r6, #0
   1ab64:	beq	1ad50 <argp_failure@@Base+0x6ac>
   1ab68:	add	r0, r6, r0
   1ab6c:	str	r0, [sp, #8]
   1ab70:	rsb	r0, r0, r0, lsl #3
   1ab74:	lsl	r0, r0, #2
   1ab78:	bl	19340 <_obstack_memory_used@@Base+0xcd0>
   1ab7c:	ldr	r5, [r7, #8]
   1ab80:	str	r0, [sp, #12]
   1ab84:	mov	r8, r7
   1ab88:	mov	r0, r5
   1ab8c:	bl	11824 <strlen@plt>
   1ab90:	mov	r7, r0
   1ab94:	ldr	r0, [r4, #8]
   1ab98:	bl	11824 <strlen@plt>
   1ab9c:	add	r0, r7, r0
   1aba0:	str	r7, [sp, #24]
   1aba4:	add	r0, r0, #1
   1aba8:	bl	19340 <_obstack_memory_used@@Base+0xcd0>
   1abac:	ldr	r1, [sp, #12]
   1abb0:	cmp	r1, #0
   1abb4:	cmpne	r0, #0
   1abb8:	beq	1ad88 <argp_failure@@Base+0x6e4>
   1abbc:	ldr	r1, [sp, #8]
   1abc0:	str	r0, [sp, #28]
   1abc4:	movw	r0, #37450	; 0x924a
   1abc8:	str	r4, [sp, #16]
   1abcc:	movt	r0, #2340	; 0x924
   1abd0:	cmp	r1, r0
   1abd4:	bcs	1adf0 <argp_failure@@Base+0x74c>
   1abd8:	ldr	r1, [r8]
   1abdc:	ldr	r8, [sp, #12]
   1abe0:	rsb	r4, r6, r6, lsl #3
   1abe4:	lsl	r2, r4, #2
   1abe8:	mov	r0, r8
   1abec:	bl	11704 <memcpy@plt>
   1abf0:	ldr	r2, [sp, #16]
   1abf4:	add	r0, r8, r4, lsl #2
   1abf8:	ldm	r2, {r1, r2}
   1abfc:	rsb	r2, r2, r2, lsl #3
   1ac00:	lsl	r2, r2, #2
   1ac04:	bl	11704 <memcpy@plt>
   1ac08:	ldr	r7, [sp, #28]
   1ac0c:	ldr	r2, [sp, #24]
   1ac10:	mov	r1, r5
   1ac14:	mov	r0, r7
   1ac18:	bl	11704 <memcpy@plt>
   1ac1c:	mov	r4, r8
   1ac20:	ldr	r0, [r4, #8]
   1ac24:	subs	r6, r6, #1
   1ac28:	sub	r0, r0, r5
   1ac2c:	add	r0, r7, r0
   1ac30:	str	r0, [r4, #8]
   1ac34:	add	r4, r4, #28
   1ac38:	bne	1ac20 <argp_failure@@Base+0x57c>
   1ac3c:	ldr	r0, [sp, #24]
   1ac40:	str	r9, [sp, #4]
   1ac44:	add	r0, r7, r0
   1ac48:	str	r0, [sp, #36]	; 0x24
   1ac4c:	ldr	r0, [sp, #16]
   1ac50:	ldr	r5, [r0, #4]
   1ac54:	cmp	r5, #0
   1ac58:	beq	1ad04 <argp_failure@@Base+0x660>
   1ac5c:	ldr	r6, [r0, #8]
   1ac60:	ldr	r0, [sp, #36]	; 0x24
   1ac64:	str	r0, [r4, #8]
   1ac68:	ldr	sl, [r4, #4]
   1ac6c:	cmp	sl, #0
   1ac70:	beq	1acf8 <argp_failure@@Base+0x654>
   1ac74:	ldr	r9, [r4]
   1ac78:	ldrb	r0, [r9, #12]
   1ac7c:	tst	r0, #8
   1ac80:	bne	1acec <argp_failure@@Base+0x648>
   1ac84:	ldr	r7, [r9, #4]
   1ac88:	sub	r0, r7, #1
   1ac8c:	cmp	r0, #254	; 0xfe
   1ac90:	bhi	1acec <argp_failure@@Base+0x648>
   1ac94:	ldrb	r8, [r6]
   1ac98:	bl	11800 <__ctype_b_loc@plt>
   1ac9c:	cmp	r7, r8
   1aca0:	bne	1acec <argp_failure@@Base+0x648>
   1aca4:	ldr	r0, [r0]
   1aca8:	add	r0, r0, r7, lsl #1
   1acac:	ldrh	r0, [r0]
   1acb0:	ands	r0, r0, #16384	; 0x4000
   1acb4:	beq	1acec <argp_failure@@Base+0x648>
   1acb8:	ldr	r0, [sp, #24]
   1acbc:	ldr	r1, [sp, #28]
   1acc0:	cmp	r0, #1
   1acc4:	blt	1acdc <argp_failure@@Base+0x638>
   1acc8:	ldrb	r2, [r1], #1
   1accc:	cmp	r2, r8
   1acd0:	beq	1ace8 <argp_failure@@Base+0x644>
   1acd4:	subs	r0, r0, #1
   1acd8:	bne	1acc8 <argp_failure@@Base+0x624>
   1acdc:	ldr	r0, [sp, #36]	; 0x24
   1ace0:	strb	r8, [r0], #1
   1ace4:	str	r0, [sp, #36]	; 0x24
   1ace8:	add	r6, r6, #1
   1acec:	subs	sl, sl, #1
   1acf0:	add	r9, r9, #24
   1acf4:	bne	1ac78 <argp_failure@@Base+0x5d4>
   1acf8:	subs	r5, r5, #1
   1acfc:	add	r4, r4, #28
   1ad00:	bne	1ac60 <argp_failure@@Base+0x5bc>
   1ad04:	ldr	r1, [sp, #36]	; 0x24
   1ad08:	ldr	r7, [fp, #-32]	; 0xffffffe0
   1ad0c:	mov	r0, #0
   1ad10:	strb	r0, [r1]
   1ad14:	ldr	r0, [r7]
   1ad18:	bl	18218 <argp_parse@@Base+0x125c>
   1ad1c:	ldr	r0, [r7, #8]
   1ad20:	bl	18218 <argp_parse@@Base+0x125c>
   1ad24:	ldr	r0, [sp, #12]
   1ad28:	ldr	sl, [sp]
   1ad2c:	ldr	r8, [sp, #32]
   1ad30:	ldr	r9, [sp, #4]
   1ad34:	ldr	r4, [sp, #16]
   1ad38:	str	r0, [r7]
   1ad3c:	ldr	r0, [sp, #8]
   1ad40:	str	r0, [r7, #4]
   1ad44:	ldr	r0, [sp, #28]
   1ad48:	str	r0, [r7, #8]
   1ad4c:	b	1ad68 <argp_failure@@Base+0x6c4>
   1ad50:	ldr	r1, [r4]
   1ad54:	ldr	r2, [r4, #8]
   1ad58:	str	r1, [r7]
   1ad5c:	stmib	r7, {r0, r2}
   1ad60:	mov	r0, #0
   1ad64:	str	r0, [r4, #4]
   1ad68:	mov	r0, r4
   1ad6c:	bl	1b728 <argp_failure@@Base+0x1084>
   1ad70:	ldr	r0, [r9, #16]!
   1ad74:	cmp	r0, #0
   1ad78:	bne	1aaa0 <argp_failure@@Base+0x3fc>
   1ad7c:	mov	r0, r7
   1ad80:	sub	sp, fp, #28
   1ad84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ad88:	movw	r0, #1465	; 0x5b9
   1ad8c:	movw	r1, #1281	; 0x501
   1ad90:	movw	r3, #1490	; 0x5d2
   1ad94:	movw	r2, #970	; 0x3ca
   1ad98:	movt	r0, #2
   1ad9c:	movt	r1, #2
   1ada0:	movt	r3, #2
   1ada4:	bl	119c8 <__assert_fail@plt>
   1ada8:	movw	r0, #1277	; 0x4fd
   1adac:	movw	r1, #1281	; 0x501
   1adb0:	movw	r3, #1293	; 0x50d
   1adb4:	movw	r2, #450	; 0x1c2
   1adb8:	movt	r0, #2
   1adbc:	b	1a91c <argp_failure@@Base+0x278>
   1adc0:	movw	r0, #1357	; 0x54d
   1adc4:	movw	r1, #1281	; 0x501
   1adc8:	movw	r3, #1293	; 0x50d
   1adcc:	mov	r2, #460	; 0x1cc
   1add0:	movt	r0, #2
   1add4:	b	1a91c <argp_failure@@Base+0x278>
   1add8:	movw	r0, #1408	; 0x580
   1addc:	movw	r1, #1281	; 0x501
   1ade0:	movw	r3, #1293	; 0x50d
   1ade4:	mov	r2, #476	; 0x1dc
   1ade8:	movt	r0, #2
   1adec:	b	1a91c <argp_failure@@Base+0x278>
   1adf0:	movw	r0, #1413	; 0x585
   1adf4:	movw	r1, #1281	; 0x501
   1adf8:	movw	r3, #1490	; 0x5d2
   1adfc:	mov	r2, #972	; 0x3cc
   1ae00:	movt	r0, #2
   1ae04:	b	1ad9c <argp_failure@@Base+0x6f8>
   1ae08:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1ae0c:	add	fp, sp, #24
   1ae10:	ldr	r6, [r0, #4]
   1ae14:	cmp	r6, #0
   1ae18:	beq	1ae78 <argp_failure@@Base+0x7d4>
   1ae1c:	ldr	r5, [r0]
   1ae20:	mov	r8, r1
   1ae24:	ldr	r7, [r5, #4]
   1ae28:	cmp	r7, #0
   1ae2c:	beq	1ae6c <argp_failure@@Base+0x7c8>
   1ae30:	ldr	r0, [r5]
   1ae34:	add	r4, r0, #12
   1ae38:	ldr	r0, [r4, #-12]
   1ae3c:	cmp	r0, #0
   1ae40:	beq	1ae60 <argp_failure@@Base+0x7bc>
   1ae44:	ldrb	r1, [r4]
   1ae48:	tst	r1, #2
   1ae4c:	bne	1ae60 <argp_failure@@Base+0x7bc>
   1ae50:	mov	r1, r8
   1ae54:	bl	11698 <strcmp@plt>
   1ae58:	cmp	r0, #0
   1ae5c:	beq	1ae7c <argp_failure@@Base+0x7d8>
   1ae60:	subs	r7, r7, #1
   1ae64:	add	r4, r4, #24
   1ae68:	bne	1ae38 <argp_failure@@Base+0x794>
   1ae6c:	subs	r6, r6, #1
   1ae70:	add	r5, r5, #28
   1ae74:	bne	1ae24 <argp_failure@@Base+0x780>
   1ae78:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1ae7c:	cmp	r5, #0
   1ae80:	mvnne	r0, #0
   1ae84:	strne	r0, [r5, #12]
   1ae88:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1ae8c:	push	{r4, r5, fp, lr}
   1ae90:	add	fp, sp, #8
   1ae94:	mov	r1, r0
   1ae98:	ldr	r0, [r0, #8]
   1ae9c:	ldr	r5, [r1, #16]
   1aea0:	cmp	r0, #0
   1aea4:	beq	1aec0 <argp_failure@@Base+0x81c>
   1aea8:	mov	r1, #10
   1aeac:	bl	11830 <strchr@plt>
   1aeb0:	cmp	r0, #0
   1aeb4:	mov	r4, r0
   1aeb8:	movwne	r4, #1
   1aebc:	b	1aec4 <argp_failure@@Base+0x820>
   1aec0:	mov	r4, #0
   1aec4:	cmp	r5, #0
   1aec8:	beq	1aef0 <argp_failure@@Base+0x84c>
   1aecc:	ldr	r0, [r5]
   1aed0:	cmp	r0, #0
   1aed4:	beq	1aef0 <argp_failure@@Base+0x84c>
   1aed8:	add	r5, r5, #16
   1aedc:	bl	1ae8c <argp_failure@@Base+0x7e8>
   1aee0:	add	r4, r0, r4
   1aee4:	ldr	r0, [r5], #16
   1aee8:	cmp	r0, #0
   1aeec:	bne	1aedc <argp_failure@@Base+0x838>
   1aef0:	mov	r0, r4
   1aef4:	pop	{r4, r5, fp, pc}
   1aef8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1aefc:	add	fp, sp, #28
   1af00:	sub	sp, sp, #12
   1af04:	ldr	r4, [r0, #4]
   1af08:	cmp	r4, #0
   1af0c:	beq	1b094 <argp_failure@@Base+0x9f0>
   1af10:	mov	r8, r0
   1af14:	ldr	r0, [r0, #8]
   1af18:	mov	sl, r1
   1af1c:	bl	11824 <strlen@plt>
   1af20:	add	r0, r0, #8
   1af24:	bic	r0, r0, #7
   1af28:	sub	r9, sp, r0
   1af2c:	mov	sp, r9
   1af30:	str	r9, [fp, #-36]	; 0xffffffdc
   1af34:	movw	r5, #48372	; 0xbcf4
   1af38:	sub	r6, fp, #36	; 0x24
   1af3c:	ldr	r7, [r8]
   1af40:	movt	r5, #1
   1af44:	ldr	r0, [r7, #20]
   1af48:	mov	r1, r5
   1af4c:	mov	r3, r6
   1af50:	ldr	r2, [r0, #24]
   1af54:	mov	r0, r7
   1af58:	bl	1bbe0 <argp_failure@@Base+0x153c>
   1af5c:	subs	r4, r4, #1
   1af60:	add	r7, r7, #28
   1af64:	bne	1af44 <argp_failure@@Base+0x8a0>
   1af68:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1af6c:	cmp	r0, r9
   1af70:	bls	1af98 <argp_failure@@Base+0x8f4>
   1af74:	add	r1, r0, #1
   1af78:	mov	r2, r9
   1af7c:	str	r1, [fp, #-36]	; 0xffffffdc
   1af80:	mov	r1, #0
   1af84:	strb	r1, [r0]
   1af88:	movw	r1, #1534	; 0x5fe
   1af8c:	mov	r0, sl
   1af90:	movt	r1, #2
   1af94:	bl	1d61c <argp_failure@@Base+0x2f78>
   1af98:	ldr	r4, [r8, #4]
   1af9c:	cmp	r4, #0
   1afa0:	beq	1b094 <argp_failure@@Base+0x9f0>
   1afa4:	ldr	r5, [r8]
   1afa8:	movw	r6, #48444	; 0xbd3c
   1afac:	movt	r6, #1
   1afb0:	ldr	r0, [r5, #20]
   1afb4:	mov	r1, r6
   1afb8:	mov	r3, sl
   1afbc:	ldr	r2, [r0, #24]
   1afc0:	mov	r0, r5
   1afc4:	bl	1bbe0 <argp_failure@@Base+0x153c>
   1afc8:	subs	r4, r4, #1
   1afcc:	add	r5, r5, #28
   1afd0:	bne	1afb0 <argp_failure@@Base+0x90c>
   1afd4:	ldr	r6, [r8, #4]
   1afd8:	cmp	r6, #0
   1afdc:	beq	1b094 <argp_failure@@Base+0x9f0>
   1afe0:	ldr	r7, [r8]
   1afe4:	movw	r4, #1585	; 0x631
   1afe8:	movt	r4, #2
   1afec:	ldr	r5, [r7, #4]
   1aff0:	cmp	r5, #0
   1aff4:	beq	1b088 <argp_failure@@Base+0x9e4>
   1aff8:	ldr	r9, [r7]
   1affc:	mov	r8, r9
   1b000:	ldr	r2, [r8]
   1b004:	cmp	r2, #0
   1b008:	beq	1b07c <argp_failure@@Base+0x9d8>
   1b00c:	ldr	r0, [r8, #12]
   1b010:	tst	r0, #4
   1b014:	moveq	r9, r8
   1b018:	tst	r0, #2
   1b01c:	bne	1b07c <argp_failure@@Base+0x9d8>
   1b020:	ldr	r3, [r8, #8]
   1b024:	ldr	r1, [r9, #12]
   1b028:	cmp	r3, #0
   1b02c:	orr	r0, r1, r0
   1b030:	ldreq	r3, [r9, #8]
   1b034:	tst	r0, #16
   1b038:	bne	1b07c <argp_failure@@Base+0x9d8>
   1b03c:	cmp	r3, #0
   1b040:	beq	1b05c <argp_failure@@Base+0x9b8>
   1b044:	tst	r0, #1
   1b048:	bne	1b06c <argp_failure@@Base+0x9c8>
   1b04c:	movw	r1, #1574	; 0x626
   1b050:	mov	r0, sl
   1b054:	movt	r1, #2
   1b058:	b	1b078 <argp_failure@@Base+0x9d4>
   1b05c:	mov	r0, sl
   1b060:	mov	r1, r4
   1b064:	bl	1d61c <argp_failure@@Base+0x2f78>
   1b068:	b	1b07c <argp_failure@@Base+0x9d8>
   1b06c:	movw	r1, #1561	; 0x619
   1b070:	mov	r0, sl
   1b074:	movt	r1, #2
   1b078:	bl	1d61c <argp_failure@@Base+0x2f78>
   1b07c:	subs	r5, r5, #1
   1b080:	add	r8, r8, #24
   1b084:	bne	1b000 <argp_failure@@Base+0x95c>
   1b088:	subs	r6, r6, #1
   1b08c:	add	r7, r7, #28
   1b090:	bne	1afec <argp_failure@@Base+0x948>
   1b094:	sub	sp, fp, #28
   1b098:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b09c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b0a0:	add	fp, sp, #28
   1b0a4:	sub	sp, sp, #28
   1b0a8:	mov	r7, r0
   1b0ac:	ldr	r6, [r0, #8]
   1b0b0:	ldr	r0, [r0, #16]
   1b0b4:	ldr	sl, [r2]
   1b0b8:	mov	r4, r3
   1b0bc:	mov	r9, r2
   1b0c0:	mov	r8, r1
   1b0c4:	cmp	r7, #0
   1b0c8:	str	r0, [sp, #24]
   1b0cc:	mov	r0, r6
   1b0d0:	beq	1b108 <argp_failure@@Base+0xa64>
   1b0d4:	ldr	r0, [r7, #20]
   1b0d8:	cmp	r0, #0
   1b0dc:	mov	r0, r6
   1b0e0:	beq	1b108 <argp_failure@@Base+0xa64>
   1b0e4:	mov	r0, r7
   1b0e8:	mov	r1, r8
   1b0ec:	bl	17bc0 <argp_parse@@Base+0xc04>
   1b0f0:	ldr	r3, [r7, #20]
   1b0f4:	mov	r2, r0
   1b0f8:	movw	r0, #6
   1b0fc:	mov	r1, r6
   1b100:	movt	r0, #512	; 0x200
   1b104:	blx	r3
   1b108:	ldr	r5, [fp, #8]
   1b10c:	cmp	r0, #0
   1b110:	beq	1b170 <argp_failure@@Base+0xacc>
   1b114:	mov	r1, #10
   1b118:	mov	r5, r0
   1b11c:	bl	116c8 <strchrnul@plt>
   1b120:	mov	r7, r0
   1b124:	ldrb	r0, [r0]
   1b128:	str	sl, [sp, #8]
   1b12c:	str	r6, [sp, #12]
   1b130:	str	r5, [sp, #16]
   1b134:	cmp	r0, #0
   1b138:	beq	1b180 <argp_failure@@Base+0xadc>
   1b13c:	ldrb	r6, [sl]
   1b140:	cmp	r6, #0
   1b144:	beq	1b18c <argp_failure@@Base+0xae8>
   1b148:	mov	r5, #0
   1b14c:	add	sl, r7, #1
   1b150:	mov	r1, #10
   1b154:	mov	r0, sl
   1b158:	bl	116c8 <strchrnul@plt>
   1b15c:	add	r5, r5, #1
   1b160:	mov	r7, r0
   1b164:	cmp	r5, r6
   1b168:	bcc	1b14c <argp_failure@@Base+0xaa8>
   1b16c:	b	1b190 <argp_failure@@Base+0xaec>
   1b170:	mov	r0, #0
   1b174:	mov	r7, #0
   1b178:	str	r0, [sp, #20]
   1b17c:	b	1b220 <argp_failure@@Base+0xb7c>
   1b180:	mov	r0, #0
   1b184:	mov	sl, r5
   1b188:	b	1b1a0 <argp_failure@@Base+0xafc>
   1b18c:	ldr	sl, [sp, #16]
   1b190:	ldr	r0, [r9]
   1b194:	add	r0, r0, #1
   1b198:	str	r0, [r9]
   1b19c:	mov	r0, #1
   1b1a0:	str	r0, [sp, #20]
   1b1a4:	ldr	r6, [fp, #8]
   1b1a8:	sub	r5, r7, sl
   1b1ac:	add	r1, r5, #1
   1b1b0:	mov	r0, r6
   1b1b4:	bl	1bdbc <argp_failure@@Base+0x1718>
   1b1b8:	ldr	r0, [r6, #28]
   1b1bc:	ldr	r1, [r6, #32]
   1b1c0:	add	r2, r0, r5
   1b1c4:	cmp	r2, r1
   1b1c8:	bls	1b1e8 <argp_failure@@Base+0xb44>
   1b1cc:	mov	r0, r6
   1b1d0:	mov	r1, r5
   1b1d4:	bl	1d534 <argp_failure@@Base+0x2e90>
   1b1d8:	cmp	r0, #0
   1b1dc:	beq	1b200 <argp_failure@@Base+0xb5c>
   1b1e0:	ldr	r6, [fp, #8]
   1b1e4:	ldr	r0, [r6, #28]
   1b1e8:	mov	r1, sl
   1b1ec:	mov	r2, r5
   1b1f0:	bl	11704 <memcpy@plt>
   1b1f4:	ldr	r0, [r6, #28]
   1b1f8:	add	r0, r0, r5
   1b1fc:	str	r0, [r6, #28]
   1b200:	ldr	r0, [sp, #12]
   1b204:	ldr	r1, [sp, #16]
   1b208:	cmp	r1, r0
   1b20c:	beq	1b218 <argp_failure@@Base+0xb74>
   1b210:	mov	r0, r1
   1b214:	bl	18218 <argp_parse@@Base+0x125c>
   1b218:	ldr	sl, [sp, #8]
   1b21c:	ldr	r5, [fp, #8]
   1b220:	ldr	r1, [sp, #24]
   1b224:	cmp	r1, #0
   1b228:	beq	1b264 <argp_failure@@Base+0xbc0>
   1b22c:	ldr	r0, [r1]
   1b230:	cmp	r0, #0
   1b234:	beq	1b264 <argp_failure@@Base+0xbc0>
   1b238:	add	r6, r1, #16
   1b23c:	mov	r1, r8
   1b240:	mov	r2, r9
   1b244:	mov	r3, r4
   1b248:	str	r5, [sp]
   1b24c:	bl	1b09c <argp_failure@@Base+0x9f8>
   1b250:	clz	r0, r0
   1b254:	lsr	r4, r0, #5
   1b258:	ldr	r0, [r6], #16
   1b25c:	cmp	r0, #0
   1b260:	bne	1b23c <argp_failure@@Base+0xb98>
   1b264:	ldr	r0, [sp, #20]
   1b268:	cmp	r0, #0
   1b26c:	cmpne	r4, #0
   1b270:	bne	1b284 <argp_failure@@Base+0xbe0>
   1b274:	clz	r0, r4
   1b278:	lsr	r0, r0, #5
   1b27c:	sub	sp, fp, #28
   1b280:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b284:	ldrb	r1, [r7]
   1b288:	ldrb	r0, [sl]
   1b28c:	cmp	r1, #0
   1b290:	beq	1b2a4 <argp_failure@@Base+0xc00>
   1b294:	add	r0, r0, #1
   1b298:	mov	r4, #0
   1b29c:	strb	r0, [sl]
   1b2a0:	b	1b274 <argp_failure@@Base+0xbd0>
   1b2a4:	cmp	r0, #0
   1b2a8:	movne	r0, #0
   1b2ac:	strbne	r0, [sl]
   1b2b0:	b	1b274 <argp_failure@@Base+0xbd0>
   1b2b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b2b8:	add	fp, sp, #28
   1b2bc:	sub	sp, sp, #28
   1b2c0:	ldr	r5, [r0, #12]
   1b2c4:	mov	r4, r0
   1b2c8:	ldr	r0, [r0, #16]
   1b2cc:	mov	sl, #0
   1b2d0:	str	r3, [sp, #24]
   1b2d4:	str	r1, [sp, #20]
   1b2d8:	str	r2, [sp, #16]
   1b2dc:	cmp	r5, #0
   1b2e0:	str	r0, [sp, #8]
   1b2e4:	beq	1b324 <argp_failure@@Base+0xc80>
   1b2e8:	mov	r0, r5
   1b2ec:	mov	r1, #11
   1b2f0:	mov	r6, r2
   1b2f4:	bl	11830 <strchr@plt>
   1b2f8:	cmp	r0, #0
   1b2fc:	mov	r8, r0
   1b300:	mov	r9, r0
   1b304:	subne	r8, r8, r5
   1b308:	cmp	r6, #0
   1b30c:	movne	r8, #0
   1b310:	cmp	r0, #0
   1b314:	addne	r9, r9, #1
   1b318:	cmp	r6, #0
   1b31c:	moveq	r9, r5
   1b320:	b	1b32c <argp_failure@@Base+0xc88>
   1b324:	mov	r8, #0
   1b328:	mov	r9, #0
   1b32c:	ldr	r0, [r4, #20]
   1b330:	movw	r5, #1
   1b334:	str	r4, [sp, #12]
   1b338:	movt	r5, #512	; 0x200
   1b33c:	cmp	r0, #0
   1b340:	beq	1b394 <argp_failure@@Base+0xcf0>
   1b344:	cmp	r8, #0
   1b348:	beq	1b35c <argp_failure@@Base+0xcb8>
   1b34c:	mov	r0, r9
   1b350:	mov	r1, r8
   1b354:	bl	116f8 <strndup@plt>
   1b358:	mov	r9, r0
   1b35c:	ldr	r1, [sp, #20]
   1b360:	mov	r0, r4
   1b364:	bl	17bc0 <argp_parse@@Base+0xc04>
   1b368:	mov	sl, r0
   1b36c:	ldr	r0, [sp, #16]
   1b370:	ldr	r3, [r4, #20]
   1b374:	mov	r1, r9
   1b378:	mov	r2, sl
   1b37c:	cmp	r0, #0
   1b380:	mov	r0, r5
   1b384:	addne	r0, r0, #1
   1b388:	blx	r3
   1b38c:	mov	r6, r0
   1b390:	b	1b398 <argp_failure@@Base+0xcf4>
   1b394:	mov	r6, r9
   1b398:	cmp	r6, #0
   1b39c:	beq	1b444 <argp_failure@@Base+0xda0>
   1b3a0:	ldr	r0, [sp, #24]
   1b3a4:	cmp	r0, #0
   1b3a8:	beq	1b3e8 <argp_failure@@Base+0xd44>
   1b3ac:	ldr	r0, [fp, #12]
   1b3b0:	ldr	r2, [r0, #28]
   1b3b4:	ldr	r1, [r0, #32]
   1b3b8:	cmp	r2, r1
   1b3bc:	bcc	1b3d8 <argp_failure@@Base+0xd34>
   1b3c0:	mov	r1, #1
   1b3c4:	bl	1d534 <argp_failure@@Base+0x2e90>
   1b3c8:	cmp	r0, #0
   1b3cc:	beq	1b3e8 <argp_failure@@Base+0xd44>
   1b3d0:	ldr	r0, [fp, #12]
   1b3d4:	ldr	r2, [r0, #28]
   1b3d8:	add	r1, r2, #1
   1b3dc:	str	r1, [r0, #28]
   1b3e0:	mov	r1, #10
   1b3e4:	strb	r1, [r2]
   1b3e8:	cmp	r8, #0
   1b3ec:	beq	1b450 <argp_failure@@Base+0xdac>
   1b3f0:	cmp	r6, r9
   1b3f4:	bne	1b450 <argp_failure@@Base+0xdac>
   1b3f8:	ldr	r4, [fp, #12]
   1b3fc:	mov	r7, r5
   1b400:	ldr	r0, [r4, #28]
   1b404:	ldr	r1, [r4, #32]
   1b408:	add	r2, r0, r8
   1b40c:	cmp	r2, r1
   1b410:	bls	1b42c <argp_failure@@Base+0xd88>
   1b414:	mov	r0, r4
   1b418:	mov	r1, r8
   1b41c:	bl	1d534 <argp_failure@@Base+0x2e90>
   1b420:	cmp	r0, #0
   1b424:	beq	1b4b0 <argp_failure@@Base+0xe0c>
   1b428:	ldr	r0, [r4, #28]
   1b42c:	mov	r1, r9
   1b430:	mov	r2, r8
   1b434:	bl	11704 <memcpy@plt>
   1b438:	ldr	r0, [r4, #28]
   1b43c:	add	r0, r0, r8
   1b440:	b	1b4ac <argp_failure@@Base+0xe08>
   1b444:	mov	r4, sl
   1b448:	mov	sl, #0
   1b44c:	b	1b538 <argp_failure@@Base+0xe94>
   1b450:	mov	r0, r6
   1b454:	mov	r7, r5
   1b458:	bl	11824 <strlen@plt>
   1b45c:	ldr	r4, [fp, #12]
   1b460:	cmp	r0, #0
   1b464:	beq	1b4b0 <argp_failure@@Base+0xe0c>
   1b468:	mov	r5, r0
   1b46c:	ldr	r0, [r4, #28]
   1b470:	ldr	r1, [r4, #32]
   1b474:	add	r2, r0, r5
   1b478:	cmp	r2, r1
   1b47c:	bls	1b498 <argp_failure@@Base+0xdf4>
   1b480:	mov	r0, r4
   1b484:	mov	r1, r5
   1b488:	bl	1d534 <argp_failure@@Base+0x2e90>
   1b48c:	cmp	r0, #0
   1b490:	beq	1b4b0 <argp_failure@@Base+0xe0c>
   1b494:	ldr	r0, [r4, #28]
   1b498:	mov	r1, r6
   1b49c:	mov	r2, r5
   1b4a0:	bl	11704 <memcpy@plt>
   1b4a4:	ldr	r0, [r4, #28]
   1b4a8:	add	r0, r0, r5
   1b4ac:	str	r0, [r4, #28]
   1b4b0:	ldr	r1, [r4, #24]
   1b4b4:	ldr	r2, [r4, #28]
   1b4b8:	ldr	r0, [r4, #16]
   1b4bc:	sub	r1, r2, r1
   1b4c0:	cmp	r1, r0
   1b4c4:	bls	1b4d0 <argp_failure@@Base+0xe2c>
   1b4c8:	mov	r0, r4
   1b4cc:	bl	1d0d0 <argp_failure@@Base+0x2a2c>
   1b4d0:	ldr	r1, [r4, #20]
   1b4d4:	ldr	r0, [r4, #4]
   1b4d8:	mov	r5, r7
   1b4dc:	bic	r1, r1, r1, asr #31
   1b4e0:	cmp	r1, r0
   1b4e4:	bls	1b520 <argp_failure@@Base+0xe7c>
   1b4e8:	ldr	r0, [r4, #28]
   1b4ec:	ldr	r1, [r4, #32]
   1b4f0:	cmp	r0, r1
   1b4f4:	bcc	1b510 <argp_failure@@Base+0xe6c>
   1b4f8:	mov	r0, r4
   1b4fc:	mov	r1, #1
   1b500:	bl	1d534 <argp_failure@@Base+0x2e90>
   1b504:	cmp	r0, #0
   1b508:	beq	1b520 <argp_failure@@Base+0xe7c>
   1b50c:	ldr	r0, [r4, #28]
   1b510:	add	r1, r0, #1
   1b514:	str	r1, [r4, #28]
   1b518:	mov	r1, #10
   1b51c:	strb	r1, [r0]
   1b520:	mov	r4, sl
   1b524:	mov	sl, #1
   1b528:	cmp	r6, r9
   1b52c:	beq	1b538 <argp_failure@@Base+0xe94>
   1b530:	mov	r0, r6
   1b534:	bl	18218 <argp_parse@@Base+0x125c>
   1b538:	cmp	r8, #0
   1b53c:	cmpne	r9, #0
   1b540:	bne	1b70c <argp_failure@@Base+0x1068>
   1b544:	ldr	r7, [sp, #16]
   1b548:	ldr	r6, [sp, #24]
   1b54c:	ldr	r9, [sp, #20]
   1b550:	ldr	r8, [fp, #12]
   1b554:	cmp	r7, #0
   1b558:	beq	1b6a8 <argp_failure@@Base+0x1004>
   1b55c:	ldr	r0, [sp, #12]
   1b560:	ldr	r3, [r0, #20]
   1b564:	cmp	r3, #0
   1b568:	beq	1b6a8 <argp_failure@@Base+0x1004>
   1b56c:	add	r0, r5, #3
   1b570:	mov	r1, #0
   1b574:	mov	r2, r4
   1b578:	blx	r3
   1b57c:	cmp	r0, #0
   1b580:	beq	1b6a8 <argp_failure@@Base+0x1004>
   1b584:	mov	r4, r0
   1b588:	orrs	r0, sl, r6
   1b58c:	beq	1b5c8 <argp_failure@@Base+0xf24>
   1b590:	ldr	r0, [r8, #28]
   1b594:	ldr	r1, [r8, #32]
   1b598:	cmp	r0, r1
   1b59c:	bcc	1b5b8 <argp_failure@@Base+0xf14>
   1b5a0:	mov	r0, r8
   1b5a4:	mov	r1, #1
   1b5a8:	bl	1d534 <argp_failure@@Base+0x2e90>
   1b5ac:	cmp	r0, #0
   1b5b0:	beq	1b5c8 <argp_failure@@Base+0xf24>
   1b5b4:	ldr	r0, [r8, #28]
   1b5b8:	add	r1, r0, #1
   1b5bc:	str	r1, [r8, #28]
   1b5c0:	mov	r1, #10
   1b5c4:	strb	r1, [r0]
   1b5c8:	mov	r0, r4
   1b5cc:	bl	11824 <strlen@plt>
   1b5d0:	cmp	r0, #0
   1b5d4:	beq	1b620 <argp_failure@@Base+0xf7c>
   1b5d8:	mov	r5, r0
   1b5dc:	ldr	r0, [r8, #28]
   1b5e0:	ldr	r1, [r8, #32]
   1b5e4:	add	r2, r0, r5
   1b5e8:	cmp	r2, r1
   1b5ec:	bls	1b608 <argp_failure@@Base+0xf64>
   1b5f0:	mov	r0, r8
   1b5f4:	mov	r1, r5
   1b5f8:	bl	1d534 <argp_failure@@Base+0x2e90>
   1b5fc:	cmp	r0, #0
   1b600:	beq	1b620 <argp_failure@@Base+0xf7c>
   1b604:	ldr	r0, [r8, #28]
   1b608:	mov	r1, r4
   1b60c:	mov	r2, r5
   1b610:	bl	11704 <memcpy@plt>
   1b614:	ldr	r0, [r8, #28]
   1b618:	add	r0, r0, r5
   1b61c:	str	r0, [r8, #28]
   1b620:	mov	r0, r4
   1b624:	bl	18218 <argp_parse@@Base+0x125c>
   1b628:	ldr	r1, [r8, #24]
   1b62c:	ldr	r2, [r8, #28]
   1b630:	ldr	r0, [r8, #16]
   1b634:	sub	r1, r2, r1
   1b638:	cmp	r1, r0
   1b63c:	bls	1b648 <argp_failure@@Base+0xfa4>
   1b640:	mov	r0, r8
   1b644:	bl	1d0d0 <argp_failure@@Base+0x2a2c>
   1b648:	ldr	r1, [r8, #20]
   1b64c:	ldr	r0, [r8, #4]
   1b650:	ldr	r4, [sp, #8]
   1b654:	mov	sl, #1
   1b658:	bic	r1, r1, r1, asr #31
   1b65c:	cmp	r1, r0
   1b660:	bls	1b6ac <argp_failure@@Base+0x1008>
   1b664:	ldr	r0, [r8, #28]
   1b668:	ldr	r1, [r8, #32]
   1b66c:	cmp	r0, r1
   1b670:	bcc	1b690 <argp_failure@@Base+0xfec>
   1b674:	mov	r0, r8
   1b678:	mov	r1, #1
   1b67c:	mov	sl, #1
   1b680:	bl	1d534 <argp_failure@@Base+0x2e90>
   1b684:	cmp	r0, #0
   1b688:	beq	1b6ac <argp_failure@@Base+0x1008>
   1b68c:	ldr	r0, [r8, #28]
   1b690:	add	r1, r0, #1
   1b694:	mov	sl, #1
   1b698:	str	r1, [r8, #28]
   1b69c:	mov	r1, #10
   1b6a0:	strb	r1, [r0]
   1b6a4:	b	1b6ac <argp_failure@@Base+0x1008>
   1b6a8:	ldr	r4, [sp, #8]
   1b6ac:	cmp	r4, #0
   1b6b0:	beq	1b700 <argp_failure@@Base+0x105c>
   1b6b4:	ldr	r0, [r4]
   1b6b8:	cmp	r0, #0
   1b6bc:	beq	1b700 <argp_failure@@Base+0x105c>
   1b6c0:	mov	r1, r4
   1b6c4:	ldr	r4, [fp, #8]
   1b6c8:	add	r5, r1, #16
   1b6cc:	cmp	r4, #0
   1b6d0:	cmpne	sl, #0
   1b6d4:	bne	1b700 <argp_failure@@Base+0x105c>
   1b6d8:	orrs	r3, sl, r6
   1b6dc:	mov	r1, r9
   1b6e0:	mov	r2, r7
   1b6e4:	stm	sp, {r4, r8}
   1b6e8:	movwne	r3, #1
   1b6ec:	bl	1b2b4 <argp_failure@@Base+0xc10>
   1b6f0:	orr	sl, r0, sl
   1b6f4:	ldr	r0, [r5], #16
   1b6f8:	cmp	r0, #0
   1b6fc:	bne	1b6cc <argp_failure@@Base+0x1028>
   1b700:	mov	r0, sl
   1b704:	sub	sp, fp, #28
   1b708:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b70c:	ldr	r0, [sp, #12]
   1b710:	ldr	r0, [r0, #20]
   1b714:	cmp	r0, #0
   1b718:	beq	1b544 <argp_failure@@Base+0xea0>
   1b71c:	mov	r0, r9
   1b720:	bl	18218 <argp_parse@@Base+0x125c>
   1b724:	b	1b544 <argp_failure@@Base+0xea0>
   1b728:	push	{r4, r5, fp, lr}
   1b72c:	add	fp, sp, #8
   1b730:	mov	r4, r0
   1b734:	ldr	r0, [r0, #12]
   1b738:	cmp	r0, #0
   1b73c:	beq	1b754 <argp_failure@@Base+0x10b0>
   1b740:	ldr	r5, [r0, #24]
   1b744:	bl	18218 <argp_parse@@Base+0x125c>
   1b748:	cmp	r5, #0
   1b74c:	mov	r0, r5
   1b750:	bne	1b740 <argp_failure@@Base+0x109c>
   1b754:	ldr	r0, [r4, #4]
   1b758:	cmp	r0, #0
   1b75c:	beq	1b770 <argp_failure@@Base+0x10cc>
   1b760:	ldr	r0, [r4]
   1b764:	bl	18218 <argp_parse@@Base+0x125c>
   1b768:	ldr	r0, [r4, #8]
   1b76c:	bl	18218 <argp_parse@@Base+0x125c>
   1b770:	mov	r0, r4
   1b774:	pop	{r4, r5, fp, lr}
   1b778:	b	18218 <argp_parse@@Base+0x125c>
   1b77c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1b780:	add	fp, sp, #24
   1b784:	sub	sp, sp, #8
   1b788:	mov	r5, r0
   1b78c:	ldr	r0, [r0, #16]
   1b790:	mov	r4, r1
   1b794:	cmp	r0, #0
   1b798:	beq	1b7b8 <argp_failure@@Base+0x1114>
   1b79c:	mov	r2, r0
   1b7a0:	mov	r1, r2
   1b7a4:	ldr	r2, [r2, #12]
   1b7a8:	cmp	r2, #0
   1b7ac:	bne	1b7a0 <argp_failure@@Base+0x10fc>
   1b7b0:	add	r2, r1, #8
   1b7b4:	b	1b7bc <argp_failure@@Base+0x1118>
   1b7b8:	add	r2, r5, #12
   1b7bc:	ldr	r1, [r4, #16]
   1b7c0:	ldr	r3, [r2]
   1b7c4:	cmp	r1, #0
   1b7c8:	beq	1b7e8 <argp_failure@@Base+0x1144>
   1b7cc:	mov	r2, r1
   1b7d0:	mov	r7, r2
   1b7d4:	ldr	r2, [r2, #12]
   1b7d8:	cmp	r2, #0
   1b7dc:	bne	1b7d0 <argp_failure@@Base+0x112c>
   1b7e0:	add	r2, r7, #8
   1b7e4:	b	1b7ec <argp_failure@@Base+0x1148>
   1b7e8:	add	r2, r4, #12
   1b7ec:	ldr	r7, [r2]
   1b7f0:	orr	r6, r7, r3
   1b7f4:	sub	r2, r3, r7
   1b7f8:	cmn	r6, #1
   1b7fc:	mov	r6, r2
   1b800:	suble	r6, r7, r3
   1b804:	ands	r3, r7, r3
   1b808:	movmi	r6, r2
   1b80c:	cmp	r6, #0
   1b810:	bne	1b830 <argp_failure@@Base+0x118c>
   1b814:	cmp	r0, #0
   1b818:	mov	r6, r0
   1b81c:	movwne	r6, #1
   1b820:	cmp	r1, #0
   1b824:	subne	r6, r6, #1
   1b828:	cmp	r6, #0
   1b82c:	beq	1b83c <argp_failure@@Base+0x1198>
   1b830:	mov	r0, r6
   1b834:	sub	sp, fp, #24
   1b838:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1b83c:	cmp	r0, #0
   1b840:	beq	1b8b0 <argp_failure@@Base+0x120c>
   1b844:	ldr	r3, [r1, #20]
   1b848:	ldr	r2, [r0, #20]
   1b84c:	cmp	r2, r3
   1b850:	ble	1b878 <argp_failure@@Base+0x11d4>
   1b854:	ldr	r0, [r0, #12]
   1b858:	ldr	r2, [r0, #20]
   1b85c:	cmp	r2, r3
   1b860:	bgt	1b854 <argp_failure@@Base+0x11b0>
   1b864:	bl	1bb74 <argp_failure@@Base+0x14d0>
   1b868:	cmp	r0, #0
   1b86c:	mov	r6, r0
   1b870:	movweq	r6, #1
   1b874:	b	1b830 <argp_failure@@Base+0x118c>
   1b878:	bge	1b8a0 <argp_failure@@Base+0x11fc>
   1b87c:	ldr	r1, [r1, #12]
   1b880:	ldr	r3, [r1, #20]
   1b884:	cmp	r2, r3
   1b888:	blt	1b87c <argp_failure@@Base+0x11d8>
   1b88c:	bl	1bb74 <argp_failure@@Base+0x14d0>
   1b890:	cmp	r0, #0
   1b894:	mov	r6, r0
   1b898:	mvneq	r6, #0
   1b89c:	b	1b830 <argp_failure@@Base+0x118c>
   1b8a0:	bl	1bb74 <argp_failure@@Base+0x14d0>
   1b8a4:	mov	r6, r0
   1b8a8:	cmp	r0, #0
   1b8ac:	bne	1b830 <argp_failure@@Base+0x118c>
   1b8b0:	ldr	r0, [r5, #12]
   1b8b4:	ldr	r1, [r4, #12]
   1b8b8:	orr	r2, r1, r0
   1b8bc:	sub	r3, r0, r1
   1b8c0:	cmn	r2, #1
   1b8c4:	mov	r6, r3
   1b8c8:	suble	r6, r1, r0
   1b8cc:	ands	r0, r1, r0
   1b8d0:	movmi	r6, r3
   1b8d4:	cmp	r6, #0
   1b8d8:	bne	1b830 <argp_failure@@Base+0x118c>
   1b8dc:	ldr	r1, [r5, #4]
   1b8e0:	mov	r0, #0
   1b8e4:	cmp	r1, #0
   1b8e8:	beq	1b91c <argp_failure@@Base+0x1278>
   1b8ec:	ldr	r0, [r5]
   1b8f0:	add	r2, r0, #12
   1b8f4:	ldr	r0, [r2, #-12]
   1b8f8:	cmp	r0, #0
   1b8fc:	beq	1b90c <argp_failure@@Base+0x1268>
   1b900:	ldrb	r3, [r2]
   1b904:	tst	r3, #2
   1b908:	beq	1b91c <argp_failure@@Base+0x1278>
   1b90c:	add	r2, r2, #24
   1b910:	subs	r1, r1, #1
   1b914:	bne	1b8f4 <argp_failure@@Base+0x1250>
   1b918:	mov	r0, #0
   1b91c:	str	r0, [sp, #4]
   1b920:	ldr	r1, [r4, #4]
   1b924:	cmp	r1, #0
   1b928:	beq	1b958 <argp_failure@@Base+0x12b4>
   1b92c:	ldr	r2, [r4]
   1b930:	add	r2, r2, #12
   1b934:	ldr	r6, [r2, #-12]
   1b938:	cmp	r6, #0
   1b93c:	beq	1b94c <argp_failure@@Base+0x12a8>
   1b940:	ldrb	r3, [r2]
   1b944:	tst	r3, #2
   1b948:	beq	1b95c <argp_failure@@Base+0x12b8>
   1b94c:	add	r2, r2, #24
   1b950:	subs	r1, r1, #1
   1b954:	bne	1b934 <argp_failure@@Base+0x1290>
   1b958:	mov	r6, #0
   1b95c:	mov	r8, #0
   1b960:	cmp	r0, #0
   1b964:	mov	r7, #0
   1b968:	str	r6, [sp]
   1b96c:	beq	1b998 <argp_failure@@Base+0x12f4>
   1b970:	ldr	r0, [r5]
   1b974:	mov	r7, #0
   1b978:	ldr	r0, [r0, #12]
   1b97c:	ands	r0, r0, #8
   1b980:	beq	1b998 <argp_failure@@Base+0x12f4>
   1b984:	add	r0, sp, #4
   1b988:	bl	1bad8 <argp_failure@@Base+0x1434>
   1b98c:	cmp	r0, #0
   1b990:	mov	r7, r0
   1b994:	movwne	r7, #1
   1b998:	cmp	r6, #0
   1b99c:	ldrne	r0, [r4]
   1b9a0:	ldrne	r0, [r0, #12]
   1b9a4:	andsne	r0, r0, #8
   1b9a8:	beq	1b9c0 <argp_failure@@Base+0x131c>
   1b9ac:	mov	r0, sp
   1b9b0:	bl	1bad8 <argp_failure@@Base+0x1434>
   1b9b4:	cmp	r0, #0
   1b9b8:	mov	r8, r0
   1b9bc:	movwne	r8, #1
   1b9c0:	subs	r6, r7, r8
   1b9c4:	bne	1b830 <argp_failure@@Base+0x118c>
   1b9c8:	ldr	r0, [r5, #20]
   1b9cc:	movw	r6, #48300	; 0xbcac
   1b9d0:	mov	r3, #0
   1b9d4:	movt	r6, #1
   1b9d8:	mov	r1, r6
   1b9dc:	ldr	r2, [r0, #24]
   1b9e0:	mov	r0, r5
   1b9e4:	bl	1bbe0 <argp_failure@@Base+0x153c>
   1b9e8:	mov	r5, r0
   1b9ec:	ldr	r0, [r4, #20]
   1b9f0:	mov	r1, r6
   1b9f4:	mov	r3, #0
   1b9f8:	ldr	r2, [r0, #24]
   1b9fc:	mov	r0, r4
   1ba00:	bl	1bbe0 <argp_failure@@Base+0x153c>
   1ba04:	mov	r4, r0
   1ba08:	mov	r7, r0
   1ba0c:	tst	r5, #255	; 0xff
   1ba10:	mov	r6, r5
   1ba14:	bne	1ba28 <argp_failure@@Base+0x1384>
   1ba18:	ldr	r0, [sp, #4]
   1ba1c:	mov	r6, #0
   1ba20:	cmp	r0, #0
   1ba24:	ldrbne	r6, [r0]
   1ba28:	tst	r4, #255	; 0xff
   1ba2c:	bne	1ba48 <argp_failure@@Base+0x13a4>
   1ba30:	ldr	r0, [sp]
   1ba34:	cmp	r0, #0
   1ba38:	beq	1ba44 <argp_failure@@Base+0x13a0>
   1ba3c:	ldrb	r7, [r0]
   1ba40:	b	1ba48 <argp_failure@@Base+0x13a4>
   1ba44:	mov	r7, #0
   1ba48:	bl	117dc <__ctype_tolower_loc@plt>
   1ba4c:	ldr	r2, [r0]
   1ba50:	uxtb	r0, r7
   1ba54:	uxtb	r1, r6
   1ba58:	ldr	r3, [r2, r0, lsl #2]
   1ba5c:	ldr	r2, [r2, r1, lsl #2]
   1ba60:	subs	r6, r2, r3
   1ba64:	subseq	r6, r0, r1
   1ba68:	bne	1b830 <argp_failure@@Base+0x118c>
   1ba6c:	uxtb	r6, r5
   1ba70:	cmp	r6, #0
   1ba74:	movwne	r6, #1
   1ba78:	tst	r4, #255	; 0xff
   1ba7c:	subne	r6, r6, #1
   1ba80:	cmp	r6, #0
   1ba84:	bne	1b830 <argp_failure@@Base+0x118c>
   1ba88:	tst	r5, #255	; 0xff
   1ba8c:	beq	1ba98 <argp_failure@@Base+0x13f4>
   1ba90:	mov	r6, #0
   1ba94:	b	1b830 <argp_failure@@Base+0x118c>
   1ba98:	ldr	r0, [sp, #4]
   1ba9c:	ldr	r1, [sp]
   1baa0:	cmp	r0, #0
   1baa4:	mov	r6, r0
   1baa8:	movwne	r6, #1
   1baac:	cmp	r1, #0
   1bab0:	subne	r6, r6, #1
   1bab4:	cmp	r6, #0
   1bab8:	bne	1b830 <argp_failure@@Base+0x118c>
   1babc:	cmp	r0, #0
   1bac0:	beq	1ba90 <argp_failure@@Base+0x13ec>
   1bac4:	bl	1174c <strcasecmp@plt>
   1bac8:	cmp	r0, #0
   1bacc:	mov	r6, r0
   1bad0:	moveq	r6, #0
   1bad4:	b	1b830 <argp_failure@@Base+0x118c>
   1bad8:	push	{r4, r5, fp, lr}
   1badc:	add	fp, sp, #8
   1bae0:	mov	r5, r0
   1bae4:	bl	11800 <__ctype_b_loc@plt>
   1bae8:	ldr	ip, [r5]
   1baec:	ldr	r2, [r0]
   1baf0:	ldrb	r3, [ip]
   1baf4:	add	r1, r2, r3, lsl #1
   1baf8:	ldrb	r1, [r1, #1]
   1bafc:	tst	r1, #32
   1bb00:	beq	1bb28 <argp_failure@@Base+0x1484>
   1bb04:	add	r1, ip, #1
   1bb08:	str	r1, [r5]
   1bb0c:	ldrb	r3, [r1], #1
   1bb10:	ldr	r2, [r0]
   1bb14:	add	r4, r2, r3, lsl #1
   1bb18:	ldrb	r4, [r4, #1]
   1bb1c:	tst	r4, #32
   1bb20:	bne	1bb08 <argp_failure@@Base+0x1464>
   1bb24:	sub	ip, r1, #1
   1bb28:	subs	r1, r3, #45	; 0x2d
   1bb2c:	movwne	r1, #1
   1bb30:	cmp	r3, #0
   1bb34:	beq	1bb6c <argp_failure@@Base+0x14c8>
   1bb38:	ldrb	r2, [r2, r3, lsl #1]
   1bb3c:	tst	r2, #8
   1bb40:	bne	1bb6c <argp_failure@@Base+0x14c8>
   1bb44:	add	r2, ip, #1
   1bb48:	str	r2, [r5]
   1bb4c:	ldrb	r3, [r2]
   1bb50:	cmp	r3, #0
   1bb54:	beq	1bb6c <argp_failure@@Base+0x14c8>
   1bb58:	ldr	r4, [r0]
   1bb5c:	add	r2, r2, #1
   1bb60:	ldrb	r3, [r4, r3, lsl #1]
   1bb64:	tst	r3, #8
   1bb68:	beq	1bb48 <argp_failure@@Base+0x14a4>
   1bb6c:	mov	r0, r1
   1bb70:	pop	{r4, r5, fp, pc}
   1bb74:	push	{r4, r5, fp, lr}
   1bb78:	add	fp, sp, #8
   1bb7c:	mov	r4, r1
   1bb80:	mov	r5, r0
   1bb84:	ldr	r1, [r1, #12]
   1bb88:	ldr	r0, [r0, #12]
   1bb8c:	cmp	r0, r1
   1bb90:	beq	1bba4 <argp_failure@@Base+0x1500>
   1bb94:	bl	1bb74 <argp_failure@@Base+0x14d0>
   1bb98:	cmp	r0, #0
   1bb9c:	beq	1bba4 <argp_failure@@Base+0x1500>
   1bba0:	pop	{r4, r5, fp, pc}
   1bba4:	ldr	r1, [r5, #8]
   1bba8:	ldr	r2, [r4, #8]
   1bbac:	orr	r0, r2, r1
   1bbb0:	sub	r3, r1, r2
   1bbb4:	cmn	r0, #1
   1bbb8:	mov	r0, r3
   1bbbc:	suble	r0, r2, r1
   1bbc0:	ands	r1, r2, r1
   1bbc4:	movmi	r0, r3
   1bbc8:	cmp	r0, #0
   1bbcc:	popne	{r4, r5, fp, pc}
   1bbd0:	ldr	r0, [r5, #4]
   1bbd4:	ldr	r1, [r4, #4]
   1bbd8:	sub	r0, r1, r0
   1bbdc:	pop	{r4, r5, fp, pc}
   1bbe0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bbe4:	add	fp, sp, #28
   1bbe8:	push	{r1, r2, r3}
   1bbec:	ldr	r1, [r0, #4]
   1bbf0:	cmp	r1, #0
   1bbf4:	beq	1bc9c <argp_failure@@Base+0x15f8>
   1bbf8:	ldr	r4, [r0]
   1bbfc:	ldr	r6, [r0, #8]
   1bc00:	sub	r8, r1, #1
   1bc04:	mov	r7, r4
   1bc08:	ldr	r9, [r7, #12]
   1bc0c:	mov	r5, #0
   1bc10:	tst	r9, #8
   1bc14:	bne	1bc7c <argp_failure@@Base+0x15d8>
   1bc18:	ldr	sl, [r7, #4]
   1bc1c:	sub	r0, sl, #1
   1bc20:	cmp	r0, #254	; 0xfe
   1bc24:	bhi	1bc7c <argp_failure@@Base+0x15d8>
   1bc28:	bl	11800 <__ctype_b_loc@plt>
   1bc2c:	ldr	r0, [r0]
   1bc30:	add	r0, r0, sl, lsl #1
   1bc34:	ldrb	r0, [r0, #1]
   1bc38:	tst	r0, #64	; 0x40
   1bc3c:	beq	1bc7c <argp_failure@@Base+0x15d8>
   1bc40:	ldrb	r0, [r6]
   1bc44:	cmp	sl, r0
   1bc48:	bne	1bc7c <argp_failure@@Base+0x15d8>
   1bc4c:	tst	r9, #4
   1bc50:	mov	r5, #0
   1bc54:	moveq	r4, r7
   1bc58:	tst	r9, #2
   1bc5c:	bne	1bc78 <argp_failure@@Base+0x15d4>
   1bc60:	ldr	r5, [sp]
   1bc64:	ldmib	sp, {r2, r3}
   1bc68:	mov	r0, r7
   1bc6c:	mov	r1, r4
   1bc70:	blx	r5
   1bc74:	mov	r5, r0
   1bc78:	add	r6, r6, #1
   1bc7c:	sub	r0, r8, #1
   1bc80:	cmp	r0, r8
   1bc84:	bcs	1bca0 <argp_failure@@Base+0x15fc>
   1bc88:	add	r7, r7, #24
   1bc8c:	cmp	r5, #0
   1bc90:	mov	r8, r0
   1bc94:	beq	1bc08 <argp_failure@@Base+0x1564>
   1bc98:	b	1bca0 <argp_failure@@Base+0x15fc>
   1bc9c:	mov	r5, #0
   1bca0:	mov	r0, r5
   1bca4:	sub	sp, fp, #28
   1bca8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1bcac:	push	{r4, sl, fp, lr}
   1bcb0:	add	fp, sp, #8
   1bcb4:	ldrb	r1, [r0, #12]
   1bcb8:	tst	r1, #8
   1bcbc:	bne	1bcec <argp_failure@@Base+0x1648>
   1bcc0:	ldr	r4, [r0, #4]
   1bcc4:	sub	r0, r4, #1
   1bcc8:	cmp	r0, #254	; 0xfe
   1bccc:	bhi	1bcec <argp_failure@@Base+0x1648>
   1bcd0:	bl	11800 <__ctype_b_loc@plt>
   1bcd4:	ldr	r0, [r0]
   1bcd8:	add	r0, r0, r4, lsl #1
   1bcdc:	ldrb	r0, [r0, #1]
   1bce0:	lsl	r0, r0, #25
   1bce4:	and	r0, r4, r0, asr #31
   1bce8:	pop	{r4, sl, fp, pc}
   1bcec:	mov	r0, #0
   1bcf0:	pop	{r4, sl, fp, pc}
   1bcf4:	ldr	r2, [r0, #8]
   1bcf8:	cmp	r2, #0
   1bcfc:	bne	1bd34 <argp_failure@@Base+0x1690>
   1bd00:	ldr	r2, [r1, #8]
   1bd04:	cmp	r2, #0
   1bd08:	bne	1bd34 <argp_failure@@Base+0x1690>
   1bd0c:	ldr	r2, [r0, #12]
   1bd10:	ldr	r1, [r1, #12]
   1bd14:	orr	r1, r1, r2
   1bd18:	tst	r1, #16
   1bd1c:	bne	1bd34 <argp_failure@@Base+0x1690>
   1bd20:	ldr	r1, [r3]
   1bd24:	ldr	r0, [r0, #4]
   1bd28:	add	r2, r1, #1
   1bd2c:	str	r2, [r3]
   1bd30:	strb	r0, [r1]
   1bd34:	mov	r0, #0
   1bd38:	bx	lr
   1bd3c:	push	{r4, r5, r6, sl, fp, lr}
   1bd40:	add	fp, sp, #16
   1bd44:	ldr	r5, [r0, #8]
   1bd48:	mov	r6, r0
   1bd4c:	ldr	r0, [r0, #12]
   1bd50:	ldr	r2, [r1, #12]
   1bd54:	mov	r4, r3
   1bd58:	cmp	r5, #0
   1bd5c:	orr	r0, r2, r0
   1bd60:	ldreq	r5, [r1, #8]
   1bd64:	tst	r0, #16
   1bd68:	bne	1bdb4 <argp_failure@@Base+0x1710>
   1bd6c:	cmp	r5, #0
   1bd70:	beq	1bdb4 <argp_failure@@Base+0x1710>
   1bd74:	tst	r0, #1
   1bd78:	bne	1bd9c <argp_failure@@Base+0x16f8>
   1bd7c:	mov	r0, r5
   1bd80:	bl	11824 <strlen@plt>
   1bd84:	add	r1, r0, #6
   1bd88:	mov	r0, r4
   1bd8c:	bl	1bdbc <argp_failure@@Base+0x1718>
   1bd90:	movw	r1, #1552	; 0x610
   1bd94:	movt	r1, #2
   1bd98:	b	1bda4 <argp_failure@@Base+0x1700>
   1bd9c:	movw	r1, #1541	; 0x605
   1bda0:	movt	r1, #2
   1bda4:	ldr	r2, [r6, #4]
   1bda8:	mov	r0, r4
   1bdac:	mov	r3, r5
   1bdb0:	bl	1d61c <argp_failure@@Base+0x2f78>
   1bdb4:	mov	r0, #0
   1bdb8:	pop	{r4, r5, r6, sl, fp, pc}
   1bdbc:	push	{r4, r5, fp, lr}
   1bdc0:	add	fp, sp, #8
   1bdc4:	mov	r5, r1
   1bdc8:	mov	r4, r0
   1bdcc:	ldr	r1, [r0, #16]
   1bdd0:	ldr	r2, [r0, #24]
   1bdd4:	ldr	r0, [r0, #28]
   1bdd8:	sub	r2, r0, r2
   1bddc:	cmp	r2, r1
   1bde0:	bls	1bdf0 <argp_failure@@Base+0x174c>
   1bde4:	mov	r0, r4
   1bde8:	bl	1d0d0 <argp_failure@@Base+0x2a2c>
   1bdec:	ldr	r0, [r4, #28]
   1bdf0:	ldr	r3, [r4, #20]
   1bdf4:	ldr	r2, [r4, #8]
   1bdf8:	ldr	r1, [r4, #32]
   1bdfc:	cmp	r3, #0
   1be00:	addgt	r5, r5, r3
   1be04:	cmp	r5, r2
   1be08:	bcs	1be3c <argp_failure@@Base+0x1798>
   1be0c:	cmp	r0, r1
   1be10:	bcc	1be2c <argp_failure@@Base+0x1788>
   1be14:	mov	r0, r4
   1be18:	mov	r1, #1
   1be1c:	bl	1d534 <argp_failure@@Base+0x2e90>
   1be20:	cmp	r0, #0
   1be24:	popeq	{r4, r5, fp, pc}
   1be28:	ldr	r0, [r4, #28]
   1be2c:	add	r1, r0, #1
   1be30:	str	r1, [r4, #28]
   1be34:	mov	r1, #32
   1be38:	b	1be68 <argp_failure@@Base+0x17c4>
   1be3c:	cmp	r0, r1
   1be40:	bcc	1be5c <argp_failure@@Base+0x17b8>
   1be44:	mov	r0, r4
   1be48:	mov	r1, #1
   1be4c:	bl	1d534 <argp_failure@@Base+0x2e90>
   1be50:	cmp	r0, #0
   1be54:	beq	1be6c <argp_failure@@Base+0x17c8>
   1be58:	ldr	r0, [r4, #28]
   1be5c:	add	r1, r0, #1
   1be60:	str	r1, [r4, #28]
   1be64:	mov	r1, #10
   1be68:	strb	r1, [r0]
   1be6c:	pop	{r4, r5, fp, pc}
   1be70:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1be74:	add	fp, sp, #24
   1be78:	mov	r8, r0
   1be7c:	ldr	r0, [r1, #12]
   1be80:	mov	r5, r1
   1be84:	cmp	r0, #0
   1be88:	beq	1befc <argp_failure@@Base+0x1858>
   1be8c:	ldr	r1, [r5, #8]
   1be90:	ldr	r0, [r5]
   1be94:	ldr	r4, [r1]
   1be98:	ldr	r7, [r0, #16]
   1be9c:	cmp	r4, #0
   1bea0:	ldrne	r1, [r1, #4]
   1bea4:	cmpne	r1, #0
   1bea8:	bne	1bf44 <argp_failure@@Base+0x18a0>
   1beac:	cmp	r7, #0
   1beb0:	beq	1bfdc <argp_failure@@Base+0x1938>
   1beb4:	ldr	r0, [r7]
   1beb8:	cmp	r0, #0
   1bebc:	beq	1bfdc <argp_failure@@Base+0x1938>
   1bec0:	ldrb	r1, [r0]
   1bec4:	cmp	r1, #0
   1bec8:	beq	1bfdc <argp_failure@@Base+0x1938>
   1becc:	cmp	r4, #0
   1bed0:	beq	1bfa0 <argp_failure@@Base+0x18fc>
   1bed4:	ldr	r1, [r4, #16]
   1bed8:	cmp	r1, r7
   1bedc:	beq	1bfdc <argp_failure@@Base+0x1938>
   1bee0:	cmp	r1, #0
   1bee4:	beq	1bf94 <argp_failure@@Base+0x18f0>
   1bee8:	ldr	r1, [r1, #12]
   1beec:	cmp	r1, r7
   1bef0:	cmpne	r1, #0
   1bef4:	bne	1bee8 <argp_failure@@Base+0x1844>
   1bef8:	b	1bf98 <argp_failure@@Base+0x18f4>
   1befc:	ldr	r6, [r5, #4]
   1bf00:	ldr	r0, [r6, #28]
   1bf04:	ldr	r1, [r6, #32]
   1bf08:	add	r2, r0, #2
   1bf0c:	cmp	r2, r1
   1bf10:	bls	1bf2c <argp_failure@@Base+0x1888>
   1bf14:	mov	r0, r6
   1bf18:	mov	r1, #2
   1bf1c:	bl	1d534 <argp_failure@@Base+0x2e90>
   1bf20:	cmp	r0, #0
   1bf24:	beq	1bfe4 <argp_failure@@Base+0x1940>
   1bf28:	ldr	r0, [r6, #28]
   1bf2c:	movw	r1, #8236	; 0x202c
   1bf30:	strh	r1, [r0]
   1bf34:	ldr	r0, [r6, #28]
   1bf38:	add	r0, r0, #2
   1bf3c:	str	r0, [r6, #28]
   1bf40:	b	1bfe4 <argp_failure@@Base+0x1940>
   1bf44:	ldr	r1, [r4, #12]
   1bf48:	ldr	r0, [r0, #12]
   1bf4c:	cmp	r0, r1
   1bf50:	beq	1beac <argp_failure@@Base+0x1808>
   1bf54:	ldr	r6, [r5, #4]
   1bf58:	ldr	r0, [r6, #28]
   1bf5c:	ldr	r1, [r6, #32]
   1bf60:	cmp	r0, r1
   1bf64:	bcc	1bf80 <argp_failure@@Base+0x18dc>
   1bf68:	mov	r0, r6
   1bf6c:	mov	r1, #1
   1bf70:	bl	1d534 <argp_failure@@Base+0x2e90>
   1bf74:	cmp	r0, #0
   1bf78:	beq	1beac <argp_failure@@Base+0x1808>
   1bf7c:	ldr	r0, [r6, #28]
   1bf80:	add	r1, r0, #1
   1bf84:	str	r1, [r6, #28]
   1bf88:	mov	r1, #10
   1bf8c:	strb	r1, [r0]
   1bf90:	b	1beac <argp_failure@@Base+0x1808>
   1bf94:	mov	r1, #0
   1bf98:	cmp	r1, r7
   1bf9c:	beq	1bfdc <argp_failure@@Base+0x1938>
   1bfa0:	ldr	r1, [r5, #4]
   1bfa4:	mov	r2, r5
   1bfa8:	ldr	r4, [r1, #12]
   1bfac:	ldr	r1, [r7, #16]
   1bfb0:	bl	1c01c <argp_failure@@Base+0x1978>
   1bfb4:	ldr	r6, [r5, #4]
   1bfb8:	ldr	r1, [r6, #24]
   1bfbc:	ldr	r2, [r6, #28]
   1bfc0:	ldr	r0, [r6, #16]
   1bfc4:	sub	r1, r2, r1
   1bfc8:	cmp	r1, r0
   1bfcc:	bls	1bfd8 <argp_failure@@Base+0x1934>
   1bfd0:	mov	r0, r6
   1bfd4:	bl	1d0d0 <argp_failure@@Base+0x2a2c>
   1bfd8:	str	r4, [r6, #12]
   1bfdc:	mov	r0, #0
   1bfe0:	str	r0, [r5, #12]
   1bfe4:	ldr	r0, [r5, #4]
   1bfe8:	mov	r1, r8
   1bfec:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   1bff0:	b	1c24c <argp_failure@@Base+0x1ba8>
   1bff4:	ldr	ip, [r0, #8]
   1bff8:	cmp	ip, #0
   1bffc:	bxeq	lr
   1c000:	ldr	r0, [r0, #12]
   1c004:	tst	r0, #1
   1c008:	mov	r0, r3
   1c00c:	moveq	r2, r1
   1c010:	mov	r1, r2
   1c014:	mov	r2, ip
   1c018:	b	1d61c <argp_failure@@Base+0x2f78>
   1c01c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c020:	add	fp, sp, #28
   1c024:	sub	sp, sp, #4
   1c028:	mov	r9, r2
   1c02c:	mov	r8, r0
   1c030:	cmp	r1, #0
   1c034:	mov	r6, r0
   1c038:	beq	1c078 <argp_failure@@Base+0x19d4>
   1c03c:	ldr	r0, [r1, #20]
   1c040:	mov	r4, r1
   1c044:	mov	r6, r8
   1c048:	cmp	r0, #0
   1c04c:	beq	1c078 <argp_failure@@Base+0x19d4>
   1c050:	ldr	r1, [r9, #16]
   1c054:	mov	r0, r4
   1c058:	bl	17bc0 <argp_parse@@Base+0xc04>
   1c05c:	ldr	r3, [r4, #20]
   1c060:	mov	r2, r0
   1c064:	movw	r0, #3
   1c068:	mov	r1, r8
   1c06c:	movt	r0, #512	; 0x200
   1c070:	blx	r3
   1c074:	mov	r6, r0
   1c078:	cmp	r6, #0
   1c07c:	beq	1c22c <argp_failure@@Base+0x1b88>
   1c080:	ldrb	r0, [r6]
   1c084:	cmp	r0, #0
   1c088:	beq	1c220 <argp_failure@@Base+0x1b7c>
   1c08c:	ldr	r0, [r9, #8]
   1c090:	ldr	r0, [r0]
   1c094:	cmp	r0, #0
   1c098:	beq	1c0d8 <argp_failure@@Base+0x1a34>
   1c09c:	ldr	r4, [r9, #4]
   1c0a0:	ldr	r0, [r4, #28]
   1c0a4:	ldr	r1, [r4, #32]
   1c0a8:	cmp	r0, r1
   1c0ac:	bcc	1c0c8 <argp_failure@@Base+0x1a24>
   1c0b0:	mov	r0, r4
   1c0b4:	mov	r1, #1
   1c0b8:	bl	1d534 <argp_failure@@Base+0x2e90>
   1c0bc:	cmp	r0, #0
   1c0c0:	beq	1c0d8 <argp_failure@@Base+0x1a34>
   1c0c4:	ldr	r0, [r4, #28]
   1c0c8:	add	r1, r0, #1
   1c0cc:	str	r1, [r4, #28]
   1c0d0:	mov	r1, #10
   1c0d4:	strb	r1, [r0]
   1c0d8:	movw	r4, #6800	; 0x1a90
   1c0dc:	ldr	r0, [r9, #4]
   1c0e0:	movt	r4, #3
   1c0e4:	ldr	r1, [r4, #24]
   1c0e8:	bl	1c24c <argp_failure@@Base+0x1ba8>
   1c0ec:	ldr	r5, [r4, #24]
   1c0f0:	ldr	r4, [r9, #4]
   1c0f4:	ldr	r1, [r4, #24]
   1c0f8:	ldr	r2, [r4, #28]
   1c0fc:	ldr	r0, [r4, #16]
   1c100:	mov	sl, r5
   1c104:	mov	r7, r4
   1c108:	sub	r1, r2, r1
   1c10c:	cmp	r1, r0
   1c110:	bls	1c13c <argp_failure@@Base+0x1a98>
   1c114:	mov	r0, r4
   1c118:	bl	1d0d0 <argp_failure@@Base+0x2a2c>
   1c11c:	ldr	r7, [r9, #4]
   1c120:	movw	r0, #6800	; 0x1a90
   1c124:	movt	r0, #3
   1c128:	ldr	sl, [r0, #24]
   1c12c:	ldr	r1, [r7, #24]
   1c130:	ldr	r2, [r7, #28]
   1c134:	ldr	r0, [r7, #16]
   1c138:	sub	r1, r2, r1
   1c13c:	str	r5, [r4, #4]
   1c140:	cmp	r1, r0
   1c144:	mov	r5, r7
   1c148:	bls	1c158 <argp_failure@@Base+0x1ab4>
   1c14c:	mov	r0, r7
   1c150:	bl	1d0d0 <argp_failure@@Base+0x2a2c>
   1c154:	ldr	r5, [r9, #4]
   1c158:	mov	r0, r6
   1c15c:	str	sl, [r7, #12]
   1c160:	bl	11824 <strlen@plt>
   1c164:	cmp	r0, #0
   1c168:	beq	1c1b4 <argp_failure@@Base+0x1b10>
   1c16c:	mov	r4, r0
   1c170:	ldr	r0, [r5, #28]
   1c174:	ldr	r1, [r5, #32]
   1c178:	add	r2, r0, r4
   1c17c:	cmp	r2, r1
   1c180:	bls	1c19c <argp_failure@@Base+0x1af8>
   1c184:	mov	r0, r5
   1c188:	mov	r1, r4
   1c18c:	bl	1d534 <argp_failure@@Base+0x2e90>
   1c190:	cmp	r0, #0
   1c194:	beq	1c1b4 <argp_failure@@Base+0x1b10>
   1c198:	ldr	r0, [r5, #28]
   1c19c:	mov	r1, r6
   1c1a0:	mov	r2, r4
   1c1a4:	bl	11704 <memcpy@plt>
   1c1a8:	ldr	r0, [r5, #28]
   1c1ac:	add	r0, r0, r4
   1c1b0:	str	r0, [r5, #28]
   1c1b4:	ldr	r5, [r9, #4]
   1c1b8:	ldr	r2, [r5, #24]
   1c1bc:	ldr	r0, [r5, #28]
   1c1c0:	ldr	r1, [r5, #16]
   1c1c4:	mov	r4, r5
   1c1c8:	sub	r2, r0, r2
   1c1cc:	cmp	r2, r1
   1c1d0:	bls	1c1e4 <argp_failure@@Base+0x1b40>
   1c1d4:	mov	r0, r5
   1c1d8:	bl	1d0d0 <argp_failure@@Base+0x2a2c>
   1c1dc:	ldr	r4, [r9, #4]
   1c1e0:	ldr	r0, [r4, #28]
   1c1e4:	mov	r1, #0
   1c1e8:	str	r1, [r5, #4]
   1c1ec:	ldr	r1, [r4, #32]
   1c1f0:	cmp	r0, r1
   1c1f4:	bcc	1c210 <argp_failure@@Base+0x1b6c>
   1c1f8:	mov	r0, r4
   1c1fc:	mov	r1, #1
   1c200:	bl	1d534 <argp_failure@@Base+0x2e90>
   1c204:	cmp	r0, #0
   1c208:	beq	1c220 <argp_failure@@Base+0x1b7c>
   1c20c:	ldr	r0, [r4, #28]
   1c210:	add	r1, r0, #1
   1c214:	str	r1, [r4, #28]
   1c218:	mov	r1, #10
   1c21c:	strb	r1, [r0]
   1c220:	ldr	r0, [r9, #8]
   1c224:	mov	r1, #1
   1c228:	str	r1, [r0, #4]
   1c22c:	cmp	r6, r8
   1c230:	beq	1c244 <argp_failure@@Base+0x1ba0>
   1c234:	mov	r0, r6
   1c238:	sub	sp, fp, #28
   1c23c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c240:	b	18218 <argp_parse@@Base+0x125c>
   1c244:	sub	sp, fp, #28
   1c248:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c24c:	push	{r4, r5, r6, sl, fp, lr}
   1c250:	add	fp, sp, #16
   1c254:	mov	r5, r0
   1c258:	mov	r4, r1
   1c25c:	ldr	r0, [r0, #16]
   1c260:	ldr	r1, [r5, #24]
   1c264:	ldr	r2, [r5, #28]
   1c268:	sub	r1, r2, r1
   1c26c:	cmp	r1, r0
   1c270:	bls	1c27c <argp_failure@@Base+0x1bd8>
   1c274:	mov	r0, r5
   1c278:	bl	1d0d0 <argp_failure@@Base+0x2a2c>
   1c27c:	ldr	r0, [r5, #20]
   1c280:	cmp	r0, #0
   1c284:	subgt	r4, r4, r0
   1c288:	cmp	r4, #1
   1c28c:	blt	1c2d4 <argp_failure@@Base+0x1c30>
   1c290:	mov	r6, #32
   1c294:	ldr	r0, [r5, #28]
   1c298:	ldr	r1, [r5, #32]
   1c29c:	sub	r4, r4, #1
   1c2a0:	cmp	r0, r1
   1c2a4:	bcc	1c2c0 <argp_failure@@Base+0x1c1c>
   1c2a8:	mov	r0, r5
   1c2ac:	mov	r1, #1
   1c2b0:	bl	1d534 <argp_failure@@Base+0x2e90>
   1c2b4:	cmp	r0, #0
   1c2b8:	beq	1c2cc <argp_failure@@Base+0x1c28>
   1c2bc:	ldr	r0, [r5, #28]
   1c2c0:	add	r1, r0, #1
   1c2c4:	str	r1, [r5, #28]
   1c2c8:	strb	r6, [r0]
   1c2cc:	cmp	r4, #0
   1c2d0:	bgt	1c294 <argp_failure@@Base+0x1bf0>
   1c2d4:	pop	{r4, r5, r6, sl, fp, pc}
   1c2d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c2dc:	add	fp, sp, #28
   1c2e0:	sub	sp, sp, #36	; 0x24
   1c2e4:	mvn	r6, #0
   1c2e8:	cmp	r0, #1
   1c2ec:	blt	1c648 <argp_failure@@Base+0x1fa4>
   1c2f0:	ldr	r4, [fp, #16]
   1c2f4:	str	r3, [sp, #28]
   1c2f8:	mov	r8, r0
   1c2fc:	mov	r7, r1
   1c300:	mov	r0, #0
   1c304:	ldm	r4, {r9, sl}
   1c308:	str	r0, [r4, #12]
   1c30c:	cmp	r9, #0
   1c310:	beq	1c334 <argp_failure@@Base+0x1c90>
   1c314:	ldr	r0, [r4, #16]
   1c318:	cmp	r0, #0
   1c31c:	beq	1c33c <argp_failure@@Base+0x1c98>
   1c320:	ldrb	r0, [r2]
   1c324:	cmp	r0, #45	; 0x2d
   1c328:	cmpne	r0, #43	; 0x2b
   1c32c:	addeq	r2, r2, #1
   1c330:	b	1c3ac <argp_failure@@Base+0x1d08>
   1c334:	mov	r9, #1
   1c338:	str	r9, [r4]
   1c33c:	mov	r0, #0
   1c340:	str	r9, [r4, #28]
   1c344:	str	r9, [r4, #32]
   1c348:	str	r0, [r4, #20]
   1c34c:	ldrb	r1, [r2]
   1c350:	cmp	r1, #43	; 0x2b
   1c354:	beq	1c364 <argp_failure@@Base+0x1cc0>
   1c358:	cmp	r1, #45	; 0x2d
   1c35c:	bne	1c370 <argp_failure@@Base+0x1ccc>
   1c360:	mov	r0, #2
   1c364:	str	r0, [r4, #24]
   1c368:	add	r2, r2, #1
   1c36c:	b	1c3a4 <argp_failure@@Base+0x1d00>
   1c370:	ldr	r0, [fp, #20]
   1c374:	cmp	r0, #0
   1c378:	bne	1c39c <argp_failure@@Base+0x1cf8>
   1c37c:	movw	r0, #1969	; 0x7b1
   1c380:	mov	r5, r2
   1c384:	movt	r0, #2
   1c388:	bl	117a0 <getenv@plt>
   1c38c:	mov	r2, r5
   1c390:	mvn	r6, #0
   1c394:	cmp	r0, #0
   1c398:	beq	1c654 <argp_failure@@Base+0x1fb0>
   1c39c:	mov	r0, #0
   1c3a0:	str	r0, [r4, #24]
   1c3a4:	mov	r0, #1
   1c3a8:	str	r0, [r4, #16]
   1c3ac:	ldrb	r0, [r2]
   1c3b0:	ldr	r5, [r4, #20]
   1c3b4:	subs	r0, r0, #58	; 0x3a
   1c3b8:	movne	r0, sl
   1c3bc:	cmp	r5, #0
   1c3c0:	str	r0, [sp, #32]
   1c3c4:	beq	1c42c <argp_failure@@Base+0x1d88>
   1c3c8:	ldrb	r0, [r5]
   1c3cc:	cmp	r0, #0
   1c3d0:	beq	1c42c <argp_failure@@Base+0x1d88>
   1c3d4:	add	sl, r5, #1
   1c3d8:	mov	r0, r2
   1c3dc:	str	r2, [sp, #20]
   1c3e0:	str	sl, [r4, #20]
   1c3e4:	ldrb	r1, [r5]
   1c3e8:	str	r1, [sp, #24]
   1c3ec:	bl	11830 <strchr@plt>
   1c3f0:	ldrb	r1, [r5, #1]
   1c3f4:	ldr	r6, [sp, #24]
   1c3f8:	cmp	r1, #0
   1c3fc:	orr	r1, r6, #1
   1c400:	addeq	r9, r9, #1
   1c404:	streq	r9, [r4]
   1c408:	cmp	r1, #59	; 0x3b
   1c40c:	cmpne	r0, #0
   1c410:	bne	1c470 <argp_failure@@Base+0x1dcc>
   1c414:	ldr	r0, [sp, #32]
   1c418:	cmp	r0, #0
   1c41c:	bne	1c6b4 <argp_failure@@Base+0x2010>
   1c420:	str	r6, [r4, #8]
   1c424:	mov	r6, #63	; 0x3f
   1c428:	b	1c648 <argp_failure@@Base+0x1fa4>
   1c42c:	ldr	r5, [r4, #32]
   1c430:	cmp	r5, r9
   1c434:	strgt	r9, [r4, #32]
   1c438:	movgt	r5, r9
   1c43c:	ldr	r0, [r4, #28]
   1c440:	cmp	r0, r9
   1c444:	strgt	r9, [r4, #28]
   1c448:	movgt	r0, r9
   1c44c:	ldr	r1, [r4, #24]
   1c450:	cmp	r1, #1
   1c454:	bne	1c534 <argp_failure@@Base+0x1e90>
   1c458:	cmp	r0, r5
   1c45c:	cmpne	r5, r9
   1c460:	bne	1c4d0 <argp_failure@@Base+0x1e2c>
   1c464:	cmp	r5, r9
   1c468:	strne	r9, [r4, #28]
   1c46c:	b	1c4ec <argp_failure@@Base+0x1e48>
   1c470:	ldrb	r2, [r0]
   1c474:	ldrb	r1, [r0, #1]
   1c478:	cmp	r2, #87	; 0x57
   1c47c:	bne	1c4a8 <argp_failure@@Base+0x1e04>
   1c480:	ldr	r2, [sp, #28]
   1c484:	cmp	r2, #0
   1c488:	beq	1c4a8 <argp_failure@@Base+0x1e04>
   1c48c:	cmp	r1, #59	; 0x3b
   1c490:	bne	1c4a8 <argp_failure@@Base+0x1e04>
   1c494:	ldrb	r0, [sl]
   1c498:	cmp	r0, #0
   1c49c:	beq	1c65c <argp_failure@@Base+0x1fb8>
   1c4a0:	ldr	r2, [sp, #20]
   1c4a4:	b	1c6e0 <argp_failure@@Base+0x203c>
   1c4a8:	cmp	r1, #58	; 0x3a
   1c4ac:	bne	1c648 <argp_failure@@Base+0x1fa4>
   1c4b0:	ldrb	r0, [r0, #2]
   1c4b4:	ldrb	r1, [sl]
   1c4b8:	cmp	r0, #58	; 0x3a
   1c4bc:	bne	1c608 <argp_failure@@Base+0x1f64>
   1c4c0:	cmp	r1, #0
   1c4c4:	bne	1c610 <argp_failure@@Base+0x1f6c>
   1c4c8:	mov	r0, #0
   1c4cc:	b	1c7a0 <argp_failure@@Base+0x20fc>
   1c4d0:	mov	r0, r7
   1c4d4:	mov	r1, r4
   1c4d8:	mov	r5, r2
   1c4dc:	bl	1c824 <argp_failure@@Base+0x2180>
   1c4e0:	ldr	r9, [r4]
   1c4e4:	mov	r2, r5
   1c4e8:	mvn	r6, #0
   1c4ec:	cmp	r9, r8
   1c4f0:	bge	1c528 <argp_failure@@Base+0x1e84>
   1c4f4:	ldr	r0, [r7, r9, lsl #2]
   1c4f8:	ldrb	r1, [r0]
   1c4fc:	cmp	r1, #45	; 0x2d
   1c500:	bne	1c510 <argp_failure@@Base+0x1e6c>
   1c504:	ldrb	r0, [r0, #1]
   1c508:	cmp	r0, #0
   1c50c:	bne	1c528 <argp_failure@@Base+0x1e84>
   1c510:	add	r9, r9, #1
   1c514:	cmp	r8, r9
   1c518:	str	r9, [r4]
   1c51c:	bne	1c4f4 <argp_failure@@Base+0x1e50>
   1c520:	mov	r5, r8
   1c524:	b	1c52c <argp_failure@@Base+0x1e88>
   1c528:	mov	r5, r9
   1c52c:	mov	r9, r5
   1c530:	str	r5, [r4, #32]
   1c534:	cmp	r9, r8
   1c538:	beq	1c63c <argp_failure@@Base+0x1f98>
   1c53c:	movw	r6, #65522	; 0xfff2
   1c540:	ldr	r0, [r7, r9, lsl #2]
   1c544:	mov	sl, r2
   1c548:	movt	r6, #1
   1c54c:	mov	r1, r6
   1c550:	bl	11698 <strcmp@plt>
   1c554:	cmp	r0, #0
   1c558:	beq	1c5c8 <argp_failure@@Base+0x1f24>
   1c55c:	mov	ip, r6
   1c560:	cmp	r9, r8
   1c564:	mvn	r6, #0
   1c568:	beq	1c63c <argp_failure@@Base+0x1f98>
   1c56c:	ldr	r5, [r7, r9, lsl #2]
   1c570:	ldrb	r0, [r5]
   1c574:	cmp	r0, #45	; 0x2d
   1c578:	bne	1c5f0 <argp_failure@@Base+0x1f4c>
   1c57c:	mov	r3, r5
   1c580:	ldrb	r1, [r3, #1]!
   1c584:	cmp	r1, #0
   1c588:	beq	1c5f0 <argp_failure@@Base+0x1f4c>
   1c58c:	ldr	r0, [sp, #28]
   1c590:	cmp	r0, #0
   1c594:	beq	1c784 <argp_failure@@Base+0x20e0>
   1c598:	ldr	r6, [fp, #12]
   1c59c:	cmp	r1, #45	; 0x2d
   1c5a0:	mov	r2, sl
   1c5a4:	bne	1c724 <argp_failure@@Base+0x2080>
   1c5a8:	add	r0, r5, #2
   1c5ac:	str	r0, [r4, #20]
   1c5b0:	ldr	r0, [fp, #8]
   1c5b4:	stm	sp, {r0, r6}
   1c5b8:	ldr	r0, [sp, #32]
   1c5bc:	str	r4, [sp, #8]
   1c5c0:	str	ip, [sp, #16]
   1c5c4:	b	1c70c <argp_failure@@Base+0x2068>
   1c5c8:	add	r0, r9, #1
   1c5cc:	str	r0, [r4]
   1c5d0:	ldr	r1, [r4, #28]
   1c5d4:	cmp	r1, r5
   1c5d8:	cmpne	r5, r0
   1c5dc:	bne	1c620 <argp_failure@@Base+0x1f7c>
   1c5e0:	cmp	r1, r5
   1c5e4:	mvn	r6, #0
   1c5e8:	streq	r0, [r4, #28]
   1c5ec:	b	1c630 <argp_failure@@Base+0x1f8c>
   1c5f0:	ldr	r0, [r4, #24]
   1c5f4:	cmp	r0, #0
   1c5f8:	addne	r0, r9, #1
   1c5fc:	strne	r5, [r4, #12]
   1c600:	movne	r6, #1
   1c604:	b	1c644 <argp_failure@@Base+0x1fa0>
   1c608:	cmp	r1, #0
   1c60c:	beq	1c688 <argp_failure@@Base+0x1fe4>
   1c610:	add	r0, r9, #1
   1c614:	str	sl, [r4, #12]
   1c618:	str	r0, [r4]
   1c61c:	b	1c7a4 <argp_failure@@Base+0x2100>
   1c620:	mov	r0, r7
   1c624:	mov	r1, r4
   1c628:	bl	1c824 <argp_failure@@Base+0x2180>
   1c62c:	mvn	r6, #0
   1c630:	str	r8, [r4]
   1c634:	str	r8, [r4, #32]
   1c638:	mov	r5, r8
   1c63c:	ldr	r0, [r4, #28]
   1c640:	cmp	r0, r5
   1c644:	strne	r0, [r4]
   1c648:	mov	r0, r6
   1c64c:	sub	sp, fp, #28
   1c650:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c654:	mov	r0, #1
   1c658:	b	1c3a0 <argp_failure@@Base+0x1cfc>
   1c65c:	ldr	r2, [sp, #20]
   1c660:	cmp	r9, r8
   1c664:	bne	1c6dc <argp_failure@@Base+0x2038>
   1c668:	ldr	r0, [sp, #32]
   1c66c:	cmp	r0, #0
   1c670:	bne	1c7d0 <argp_failure@@Base+0x212c>
   1c674:	str	r6, [r4, #8]
   1c678:	ldrb	r6, [r2]
   1c67c:	cmp	r6, #58	; 0x3a
   1c680:	movwne	r6, #63	; 0x3f
   1c684:	b	1c648 <argp_failure@@Base+0x1fa4>
   1c688:	cmp	r9, r8
   1c68c:	bne	1c794 <argp_failure@@Base+0x20f0>
   1c690:	ldr	r0, [sp, #32]
   1c694:	cmp	r0, #0
   1c698:	bne	1c7fc <argp_failure@@Base+0x2158>
   1c69c:	ldr	r0, [sp, #20]
   1c6a0:	str	r6, [r4, #8]
   1c6a4:	ldrb	r6, [r0]
   1c6a8:	cmp	r6, #58	; 0x3a
   1c6ac:	movwne	r6, #63	; 0x3f
   1c6b0:	b	1c7a4 <argp_failure@@Base+0x2100>
   1c6b4:	movw	r0, #6872	; 0x1ad8
   1c6b8:	ldr	r2, [r7]
   1c6bc:	ldr	r3, [sp, #24]
   1c6c0:	movw	r1, #1896	; 0x768
   1c6c4:	movt	r0, #3
   1c6c8:	movt	r1, #2
   1c6cc:	ldr	r0, [r0]
   1c6d0:	bl	1183c <fprintf@plt>
   1c6d4:	ldr	r6, [sp, #24]
   1c6d8:	b	1c420 <argp_failure@@Base+0x1d7c>
   1c6dc:	ldr	sl, [r7, r9, lsl #2]
   1c6e0:	str	sl, [r4, #12]
   1c6e4:	ldr	r3, [fp, #8]
   1c6e8:	mov	r0, #0
   1c6ec:	movw	r1, #1965	; 0x7ad
   1c6f0:	str	r0, [r4, #12]
   1c6f4:	str	sl, [r4, #20]
   1c6f8:	movt	r1, #2
   1c6fc:	str	r3, [sp]
   1c700:	stmib	sp, {r0, r4}
   1c704:	ldr	r0, [sp, #32]
   1c708:	str	r1, [sp, #16]
   1c70c:	str	r0, [sp, #12]
   1c710:	ldr	r3, [sp, #28]
   1c714:	mov	r0, r8
   1c718:	mov	r1, r7
   1c71c:	bl	1c8fc <argp_failure@@Base+0x2258>
   1c720:	b	1c64c <argp_failure@@Base+0x1fa8>
   1c724:	cmp	r6, #0
   1c728:	beq	1c788 <argp_failure@@Base+0x20e4>
   1c72c:	ldrb	r0, [r5, #2]
   1c730:	cmp	r0, #0
   1c734:	beq	1c7b0 <argp_failure@@Base+0x210c>
   1c738:	ldr	r1, [fp, #8]
   1c73c:	str	r3, [r4, #20]
   1c740:	movw	r0, #65523	; 0xfff3
   1c744:	ldr	r3, [sp, #28]
   1c748:	mov	sl, r2
   1c74c:	movt	r0, #1
   1c750:	stm	sp, {r1, r6}
   1c754:	ldr	r1, [sp, #32]
   1c758:	str	r0, [sp, #16]
   1c75c:	mov	r0, r8
   1c760:	str	r4, [sp, #8]
   1c764:	str	r1, [sp, #12]
   1c768:	mov	r1, r7
   1c76c:	bl	1c8fc <argp_failure@@Base+0x2258>
   1c770:	mov	r6, r0
   1c774:	cmn	r0, #1
   1c778:	bne	1c648 <argp_failure@@Base+0x1fa4>
   1c77c:	ldr	r9, [r4]
   1c780:	ldr	r5, [r7, r9, lsl #2]
   1c784:	mov	r2, sl
   1c788:	add	r5, r5, #1
   1c78c:	str	r5, [r4, #20]
   1c790:	b	1c3d4 <argp_failure@@Base+0x1d30>
   1c794:	add	r0, r9, #1
   1c798:	str	r0, [r4]
   1c79c:	ldr	r0, [r7, r9, lsl #2]
   1c7a0:	str	r0, [r4, #12]
   1c7a4:	mov	r0, #0
   1c7a8:	str	r0, [r4, #20]
   1c7ac:	b	1c648 <argp_failure@@Base+0x1fa4>
   1c7b0:	mov	r0, r2
   1c7b4:	str	r3, [sp, #24]
   1c7b8:	bl	11830 <strchr@plt>
   1c7bc:	ldr	r3, [sp, #24]
   1c7c0:	mov	r2, sl
   1c7c4:	cmp	r0, #0
   1c7c8:	bne	1c788 <argp_failure@@Base+0x20e4>
   1c7cc:	b	1c738 <argp_failure@@Base+0x2094>
   1c7d0:	movw	r0, #6872	; 0x1ad8
   1c7d4:	ldr	r2, [r7]
   1c7d8:	ldr	r3, [sp, #24]
   1c7dc:	movw	r1, #1924	; 0x784
   1c7e0:	movt	r0, #3
   1c7e4:	movt	r1, #2
   1c7e8:	ldr	r0, [r0]
   1c7ec:	bl	1183c <fprintf@plt>
   1c7f0:	ldr	r2, [sp, #20]
   1c7f4:	ldr	r6, [sp, #24]
   1c7f8:	b	1c674 <argp_failure@@Base+0x1fd0>
   1c7fc:	movw	r0, #6872	; 0x1ad8
   1c800:	ldr	r2, [r7]
   1c804:	ldr	r3, [sp, #24]
   1c808:	movw	r1, #1924	; 0x784
   1c80c:	movt	r0, #3
   1c810:	movt	r1, #2
   1c814:	ldr	r0, [r0]
   1c818:	bl	1183c <fprintf@plt>
   1c81c:	ldr	r6, [sp, #24]
   1c820:	b	1c69c <argp_failure@@Base+0x1ff8>
   1c824:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c828:	add	fp, sp, #28
   1c82c:	sub	sp, sp, #4
   1c830:	ldr	lr, [r1]
   1c834:	ldr	ip, [r1, #32]
   1c838:	ldr	r2, [r1, #28]
   1c83c:	cmp	lr, ip
   1c840:	str	r2, [sp]
   1c844:	ble	1c8e0 <argp_failure@@Base+0x223c>
   1c848:	ldr	r2, [sp]
   1c84c:	cmp	r2, ip
   1c850:	bge	1c8e0 <argp_failure@@Base+0x223c>
   1c854:	ldr	r9, [sp]
   1c858:	add	r8, r0, ip, lsl #2
   1c85c:	mov	sl, lr
   1c860:	sub	r7, ip, r9
   1c864:	sub	r4, sl, ip
   1c868:	cmp	r4, r7
   1c86c:	ble	1c8a4 <argp_failure@@Base+0x2200>
   1c870:	sub	r3, sl, r7
   1c874:	cmp	r7, #1
   1c878:	blt	1c89c <argp_failure@@Base+0x21f8>
   1c87c:	add	r2, r0, r9, lsl #2
   1c880:	add	r4, r0, sl, lsl #2
   1c884:	ldr	r5, [r4, -r7, lsl #2]
   1c888:	ldr	r6, [r2]
   1c88c:	str	r5, [r2], #4
   1c890:	str	r6, [r4, -r7, lsl #2]
   1c894:	subs	r7, r7, #1
   1c898:	bne	1c884 <argp_failure@@Base+0x21e0>
   1c89c:	mov	sl, r3
   1c8a0:	b	1c8d4 <argp_failure@@Base+0x2230>
   1c8a4:	cmp	r4, #1
   1c8a8:	blt	1c8d0 <argp_failure@@Base+0x222c>
   1c8ac:	add	r7, r0, r9, lsl #2
   1c8b0:	mov	r2, r8
   1c8b4:	mov	r6, r4
   1c8b8:	ldr	r3, [r7]
   1c8bc:	ldr	r5, [r2]
   1c8c0:	subs	r6, r6, #1
   1c8c4:	str	r5, [r7], #4
   1c8c8:	str	r3, [r2], #4
   1c8cc:	bne	1c8b8 <argp_failure@@Base+0x2214>
   1c8d0:	add	r9, r9, r4
   1c8d4:	cmp	sl, ip
   1c8d8:	cmpgt	ip, r9
   1c8dc:	bgt	1c860 <argp_failure@@Base+0x21bc>
   1c8e0:	ldr	r0, [sp]
   1c8e4:	sub	r0, r0, ip
   1c8e8:	add	r0, r0, lr
   1c8ec:	str	r0, [r1, #28]
   1c8f0:	str	lr, [r1, #32]
   1c8f4:	sub	sp, fp, #28
   1c8f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c8fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c900:	add	fp, sp, #28
   1c904:	sub	sp, sp, #44	; 0x2c
   1c908:	str	r0, [sp, #12]
   1c90c:	ldr	r0, [fp, #16]
   1c910:	ldr	r5, [fp, #8]
   1c914:	str	r2, [sp, #16]
   1c918:	str	r1, [sp, #20]
   1c91c:	ldr	r9, [r0, #20]
   1c920:	mov	r6, r9
   1c924:	b	1c92c <argp_failure@@Base+0x2288>
   1c928:	add	r6, r6, #1
   1c92c:	ldrb	r0, [r6]
   1c930:	cmp	r0, #0
   1c934:	cmpne	r0, #61	; 0x3d
   1c938:	bne	1c928 <argp_failure@@Base+0x2284>
   1c93c:	ldr	sl, [r3]
   1c940:	mvn	ip, #0
   1c944:	str	r3, [fp, #-32]	; 0xffffffe0
   1c948:	cmp	sl, #0
   1c94c:	beq	1cb4c <argp_failure@@Base+0x24a8>
   1c950:	sub	r4, r6, r9
   1c954:	mov	r8, #0
   1c958:	mov	r5, sl
   1c95c:	mov	r7, r3
   1c960:	mov	r0, r5
   1c964:	mov	r1, r9
   1c968:	mov	r2, r4
   1c96c:	bl	119a4 <strncmp@plt>
   1c970:	cmp	r0, #0
   1c974:	bne	1c988 <argp_failure@@Base+0x22e4>
   1c978:	mov	r0, r5
   1c97c:	bl	11824 <strlen@plt>
   1c980:	cmp	r4, r0
   1c984:	beq	1cb78 <argp_failure@@Base+0x24d4>
   1c988:	ldr	r5, [r7, #16]!
   1c98c:	add	r8, r8, #1
   1c990:	cmp	r5, #0
   1c994:	bne	1c960 <argp_failure@@Base+0x22bc>
   1c998:	cmp	sl, #0
   1c99c:	beq	1cb84 <argp_failure@@Base+0x24e0>
   1c9a0:	mvn	r0, #0
   1c9a4:	str	r4, [sp, #36]	; 0x24
   1c9a8:	mov	r4, #0
   1c9ac:	mov	r5, #0
   1c9b0:	mov	r7, #0
   1c9b4:	str	r0, [sp, #24]
   1c9b8:	mov	r0, #0
   1c9bc:	str	r0, [sp, #32]
   1c9c0:	mov	r0, #0
   1c9c4:	str	r0, [sp, #8]
   1c9c8:	mov	r0, #0
   1c9cc:	str	r0, [sp, #28]
   1c9d0:	ldr	r2, [sp, #36]	; 0x24
   1c9d4:	mov	r0, sl
   1c9d8:	mov	r1, r9
   1c9dc:	bl	119a4 <strncmp@plt>
   1c9e0:	cmp	r0, #0
   1c9e4:	beq	1ca18 <argp_failure@@Base+0x2374>
   1c9e8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c9ec:	mov	r1, r4
   1c9f0:	add	r0, r3, r5, lsl #4
   1c9f4:	ldr	sl, [r0, #16]
   1c9f8:	cmp	sl, #0
   1c9fc:	beq	1cb64 <argp_failure@@Base+0x24c0>
   1ca00:	ldr	r0, [fp, #16]
   1ca04:	add	r1, r1, #16
   1ca08:	add	r5, r5, #1
   1ca0c:	mov	r4, r1
   1ca10:	ldr	r9, [r0, #20]
   1ca14:	b	1c9d0 <argp_failure@@Base+0x232c>
   1ca18:	cmp	r7, #0
   1ca1c:	beq	1cad0 <argp_failure@@Base+0x242c>
   1ca20:	ldr	r0, [fp, #12]
   1ca24:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1ca28:	cmp	r0, #0
   1ca2c:	bne	1ca54 <argp_failure@@Base+0x23b0>
   1ca30:	add	r0, r3, r5, lsl #4
   1ca34:	ldr	r2, [r7, #4]
   1ca38:	ldr	r1, [r0, #4]
   1ca3c:	cmp	r2, r1
   1ca40:	bne	1ca54 <argp_failure@@Base+0x23b0>
   1ca44:	ldr	r1, [r0, #8]
   1ca48:	ldr	r2, [r7, #8]
   1ca4c:	cmp	r2, r1
   1ca50:	beq	1cb08 <argp_failure@@Base+0x2464>
   1ca54:	ldr	r0, [sp, #32]
   1ca58:	mov	r1, r4
   1ca5c:	cmp	r0, #0
   1ca60:	bne	1c9f0 <argp_failure@@Base+0x234c>
   1ca64:	ldr	r0, [fp, #20]
   1ca68:	cmp	r0, #0
   1ca6c:	beq	1cae4 <argp_failure@@Base+0x2440>
   1ca70:	ldr	r9, [sp, #28]
   1ca74:	mov	r0, #0
   1ca78:	str	r0, [sp, #32]
   1ca7c:	cmp	r9, #0
   1ca80:	bne	1caf8 <argp_failure@@Base+0x2454>
   1ca84:	mov	r0, r8
   1ca88:	bl	19340 <_obstack_memory_used@@Base+0xcd0>
   1ca8c:	cmp	r0, #0
   1ca90:	beq	1cb38 <argp_failure@@Base+0x2494>
   1ca94:	mov	r9, r0
   1ca98:	mov	r0, #0
   1ca9c:	mov	r1, #0
   1caa0:	mov	r2, r8
   1caa4:	str	r0, [sp, #32]
   1caa8:	mov	r0, r9
   1caac:	bl	11878 <memset@plt>
   1cab0:	ldr	r0, [sp, #24]
   1cab4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1cab8:	mov	r1, #1
   1cabc:	mov	r2, #1
   1cac0:	str	r1, [sp, #8]
   1cac4:	mov	r1, r4
   1cac8:	strb	r2, [r9, r0]
   1cacc:	b	1caf8 <argp_failure@@Base+0x2454>
   1cad0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1cad4:	mov	r1, r4
   1cad8:	str	r5, [sp, #24]
   1cadc:	add	r7, r3, r4
   1cae0:	b	1c9f0 <argp_failure@@Base+0x234c>
   1cae4:	ldr	r9, [sp, #28]
   1cae8:	mov	r0, #1
   1caec:	str	r0, [sp, #32]
   1caf0:	cmp	r9, #0
   1caf4:	beq	1cb2c <argp_failure@@Base+0x2488>
   1caf8:	mov	r0, #1
   1cafc:	str	r9, [sp, #28]
   1cb00:	strb	r0, [r9, r5]
   1cb04:	b	1c9f0 <argp_failure@@Base+0x234c>
   1cb08:	ldr	r1, [sp, #32]
   1cb0c:	cmp	r1, #0
   1cb10:	bne	1c9ec <argp_failure@@Base+0x2348>
   1cb14:	ldr	r0, [r0, #12]
   1cb18:	ldr	r1, [r7, #12]
   1cb1c:	cmp	r1, r0
   1cb20:	mov	r1, r4
   1cb24:	bne	1ca64 <argp_failure@@Base+0x23c0>
   1cb28:	b	1c9f0 <argp_failure@@Base+0x234c>
   1cb2c:	mov	r0, #0
   1cb30:	str	r0, [sp, #28]
   1cb34:	b	1c9f0 <argp_failure@@Base+0x234c>
   1cb38:	mov	r0, #1
   1cb3c:	str	r0, [sp, #32]
   1cb40:	mov	r0, #0
   1cb44:	str	r0, [sp, #28]
   1cb48:	b	1c9e8 <argp_failure@@Base+0x2344>
   1cb4c:	mov	r0, #0
   1cb50:	mov	r8, #0
   1cb54:	mov	r7, #0
   1cb58:	mov	sl, #0
   1cb5c:	mov	r4, #0
   1cb60:	b	1cb9c <argp_failure@@Base+0x24f8>
   1cb64:	ldr	r5, [fp, #8]
   1cb68:	ldr	ip, [sp, #24]
   1cb6c:	ldr	sl, [sp, #28]
   1cb70:	ldr	r4, [sp, #8]
   1cb74:	b	1cba0 <argp_failure@@Base+0x24fc>
   1cb78:	ldr	r5, [fp, #8]
   1cb7c:	mov	ip, r8
   1cb80:	b	1cc08 <argp_failure@@Base+0x2564>
   1cb84:	ldr	r5, [fp, #8]
   1cb88:	mov	r0, #0
   1cb8c:	mov	r7, #0
   1cb90:	mov	sl, #0
   1cb94:	mov	r4, #0
   1cb98:	mvn	ip, #0
   1cb9c:	str	r0, [sp, #32]
   1cba0:	cmp	sl, #0
   1cba4:	ldreq	r0, [sp, #32]
   1cba8:	cmpeq	r0, #0
   1cbac:	beq	1cc00 <argp_failure@@Base+0x255c>
   1cbb0:	ldr	r0, [fp, #20]
   1cbb4:	cmp	r0, #0
   1cbb8:	bne	1cd60 <argp_failure@@Base+0x26bc>
   1cbbc:	cmp	r4, #0
   1cbc0:	beq	1cbcc <argp_failure@@Base+0x2528>
   1cbc4:	mov	r0, sl
   1cbc8:	bl	18218 <argp_parse@@Base+0x125c>
   1cbcc:	ldr	r0, [fp, #16]
   1cbd0:	ldr	r4, [r0, #20]
   1cbd4:	mov	r5, r0
   1cbd8:	mov	r0, r4
   1cbdc:	bl	11824 <strlen@plt>
   1cbe0:	mov	r1, #0
   1cbe4:	add	r0, r4, r0
   1cbe8:	str	r1, [r5, #8]
   1cbec:	str	r0, [r5, #20]
   1cbf0:	ldr	r0, [r5]
   1cbf4:	add	r0, r0, #1
   1cbf8:	str	r0, [r5]
   1cbfc:	b	1cd28 <argp_failure@@Base+0x2684>
   1cc00:	cmp	r7, #0
   1cc04:	beq	1cc98 <argp_failure@@Base+0x25f4>
   1cc08:	ldr	r1, [fp, #16]
   1cc0c:	mov	r0, #0
   1cc10:	str	r0, [r1, #20]
   1cc14:	mov	r2, r1
   1cc18:	ldr	r1, [r1]
   1cc1c:	add	r0, r1, #1
   1cc20:	str	r0, [r2]
   1cc24:	ldrb	r3, [r6]
   1cc28:	ldr	r2, [r7, #4]
   1cc2c:	cmp	r3, #0
   1cc30:	beq	1cc4c <argp_failure@@Base+0x25a8>
   1cc34:	cmp	r2, #0
   1cc38:	beq	1cd10 <argp_failure@@Base+0x266c>
   1cc3c:	ldr	r1, [fp, #16]
   1cc40:	add	r0, r6, #1
   1cc44:	str	r0, [r1, #12]
   1cc48:	b	1cc78 <argp_failure@@Base+0x25d4>
   1cc4c:	cmp	r2, #1
   1cc50:	bne	1cc78 <argp_failure@@Base+0x25d4>
   1cc54:	ldr	r2, [sp, #12]
   1cc58:	cmp	r0, r2
   1cc5c:	bge	1cd34 <argp_failure@@Base+0x2690>
   1cc60:	ldr	r2, [fp, #16]
   1cc64:	add	r1, r1, #2
   1cc68:	str	r1, [r2]
   1cc6c:	ldr	r1, [sp, #20]
   1cc70:	ldr	r0, [r1, r0, lsl #2]
   1cc74:	str	r0, [r2, #12]
   1cc78:	cmp	r5, #0
   1cc7c:	strne	ip, [r5]
   1cc80:	ldr	r1, [r7, #8]
   1cc84:	ldr	r0, [r7, #12]
   1cc88:	cmp	r1, #0
   1cc8c:	strne	r0, [r1]
   1cc90:	movne	r0, #0
   1cc94:	b	1cd2c <argp_failure@@Base+0x2688>
   1cc98:	ldr	r0, [fp, #12]
   1cc9c:	cmp	r0, #0
   1cca0:	beq	1cce4 <argp_failure@@Base+0x2640>
   1cca4:	ldr	r0, [fp, #16]
   1cca8:	ldr	r1, [sp, #20]
   1ccac:	ldr	r0, [r0]
   1ccb0:	ldr	r0, [r1, r0, lsl #2]
   1ccb4:	ldrb	r0, [r0, #1]
   1ccb8:	cmp	r0, #45	; 0x2d
   1ccbc:	beq	1cce4 <argp_failure@@Base+0x2640>
   1ccc0:	ldr	r0, [fp, #16]
   1ccc4:	ldr	r0, [r0, #20]
   1ccc8:	ldrb	r1, [r0]
   1cccc:	ldr	r0, [sp, #16]
   1ccd0:	bl	11830 <strchr@plt>
   1ccd4:	mov	r1, r0
   1ccd8:	mvn	r0, #0
   1ccdc:	cmp	r1, #0
   1cce0:	bne	1cd2c <argp_failure@@Base+0x2688>
   1cce4:	ldr	r0, [fp, #20]
   1cce8:	cmp	r0, #0
   1ccec:	bne	1ce3c <argp_failure@@Base+0x2798>
   1ccf0:	ldr	r1, [fp, #16]
   1ccf4:	mov	r0, #0
   1ccf8:	str	r0, [r1, #20]
   1ccfc:	str	r0, [r1, #8]
   1cd00:	ldr	r0, [r1]
   1cd04:	add	r0, r0, #1
   1cd08:	str	r0, [r1]
   1cd0c:	b	1cd28 <argp_failure@@Base+0x2684>
   1cd10:	ldr	r0, [fp, #20]
   1cd14:	cmp	r0, #0
   1cd18:	bne	1ce70 <argp_failure@@Base+0x27cc>
   1cd1c:	ldr	r0, [r7, #12]
   1cd20:	ldr	r1, [fp, #16]
   1cd24:	str	r0, [r1, #8]
   1cd28:	mov	r0, #63	; 0x3f
   1cd2c:	sub	sp, fp, #28
   1cd30:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1cd34:	ldr	r0, [fp, #20]
   1cd38:	cmp	r0, #0
   1cd3c:	bne	1cea0 <argp_failure@@Base+0x27fc>
   1cd40:	ldr	r0, [r7, #12]
   1cd44:	ldr	r1, [fp, #16]
   1cd48:	str	r0, [r1, #8]
   1cd4c:	ldr	r0, [sp, #16]
   1cd50:	ldrb	r0, [r0]
   1cd54:	cmp	r0, #58	; 0x3a
   1cd58:	movwne	r0, #63	; 0x3f
   1cd5c:	b	1cd2c <argp_failure@@Base+0x2688>
   1cd60:	movw	r5, #6872	; 0x1ad8
   1cd64:	ldr	r1, [sp, #32]
   1cd68:	movt	r5, #3
   1cd6c:	ldr	r0, [r5]
   1cd70:	cmp	r1, #0
   1cd74:	beq	1cda0 <argp_failure@@Base+0x26fc>
   1cd78:	ldr	r1, [sp, #20]
   1cd7c:	ldr	r3, [fp, #24]
   1cd80:	ldr	r2, [r1]
   1cd84:	ldr	r1, [fp, #16]
   1cd88:	ldr	r1, [r1, #20]
   1cd8c:	str	r1, [sp]
   1cd90:	movw	r1, #1985	; 0x7c1
   1cd94:	movt	r1, #2
   1cd98:	bl	1183c <fprintf@plt>
   1cd9c:	b	1cbbc <argp_failure@@Base+0x2518>
   1cda0:	bl	11914 <flockfile@plt>
   1cda4:	ldr	r1, [fp, #16]
   1cda8:	ldr	r0, [sp, #20]
   1cdac:	ldr	r9, [fp, #24]
   1cdb0:	ldr	r1, [r1, #20]
   1cdb4:	ldr	r2, [r0]
   1cdb8:	ldr	r0, [r5]
   1cdbc:	mov	r3, r9
   1cdc0:	str	r1, [sp]
   1cdc4:	movw	r1, #2017	; 0x7e1
   1cdc8:	movt	r1, #2
   1cdcc:	bl	1183c <fprintf@plt>
   1cdd0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1cdd4:	cmp	r8, #0
   1cdd8:	beq	1ce24 <argp_failure@@Base+0x2780>
   1cddc:	mov	r6, sl
   1cde0:	ldrb	r0, [r6]
   1cde4:	cmp	r0, #0
   1cde8:	bne	1ce00 <argp_failure@@Base+0x275c>
   1cdec:	add	r1, r1, #16
   1cdf0:	add	r6, r6, #1
   1cdf4:	subs	r8, r8, #1
   1cdf8:	bne	1cde0 <argp_failure@@Base+0x273c>
   1cdfc:	b	1ce24 <argp_failure@@Base+0x2780>
   1ce00:	ldr	r3, [r1]
   1ce04:	ldr	r0, [r5]
   1ce08:	mov	r7, r1
   1ce0c:	movw	r1, #2064	; 0x810
   1ce10:	mov	r2, r9
   1ce14:	movt	r1, #2
   1ce18:	bl	1183c <fprintf@plt>
   1ce1c:	mov	r1, r7
   1ce20:	b	1cdec <argp_failure@@Base+0x2748>
   1ce24:	ldr	r1, [r5]
   1ce28:	mov	r0, #10
   1ce2c:	bl	118f0 <fputc@plt>
   1ce30:	ldr	r0, [r5]
   1ce34:	bl	11758 <funlockfile@plt>
   1ce38:	b	1cbbc <argp_failure@@Base+0x2518>
   1ce3c:	ldr	r1, [fp, #16]
   1ce40:	ldr	r0, [sp, #20]
   1ce44:	ldr	r3, [fp, #24]
   1ce48:	ldr	r2, [r0]
   1ce4c:	movw	r0, #6872	; 0x1ad8
   1ce50:	ldr	r1, [r1, #20]
   1ce54:	movt	r0, #3
   1ce58:	ldr	r0, [r0]
   1ce5c:	str	r1, [sp]
   1ce60:	movw	r1, #2072	; 0x818
   1ce64:	movt	r1, #2
   1ce68:	bl	1183c <fprintf@plt>
   1ce6c:	b	1ccf0 <argp_failure@@Base+0x264c>
   1ce70:	ldr	r0, [sp, #20]
   1ce74:	ldr	r1, [r7]
   1ce78:	ldr	r3, [fp, #24]
   1ce7c:	ldr	r2, [r0]
   1ce80:	movw	r0, #6872	; 0x1ad8
   1ce84:	str	r1, [sp]
   1ce88:	movw	r1, #2104	; 0x838
   1ce8c:	movt	r0, #3
   1ce90:	movt	r1, #2
   1ce94:	ldr	r0, [r0]
   1ce98:	bl	1183c <fprintf@plt>
   1ce9c:	b	1cd1c <argp_failure@@Base+0x2678>
   1cea0:	ldr	r0, [sp, #20]
   1cea4:	ldr	r1, [r7]
   1cea8:	ldr	r3, [fp, #24]
   1ceac:	ldr	r2, [r0]
   1ceb0:	movw	r0, #6872	; 0x1ad8
   1ceb4:	str	r1, [sp]
   1ceb8:	movw	r1, #2149	; 0x865
   1cebc:	movt	r0, #3
   1cec0:	movt	r1, #2
   1cec4:	ldr	r0, [r0]
   1cec8:	bl	1183c <fprintf@plt>
   1cecc:	b	1cd40 <argp_failure@@Base+0x269c>
   1ced0:	push	{r4, r5, r6, r7, fp, lr}
   1ced4:	add	fp, sp, #16
   1ced8:	sub	sp, sp, #16
   1cedc:	movw	r7, #6844	; 0x1abc
   1cee0:	movw	r6, #7004	; 0x1b5c
   1cee4:	movw	r5, #6848	; 0x1ac0
   1cee8:	movt	r7, #3
   1ceec:	movt	r5, #3
   1cef0:	movt	r6, #3
   1cef4:	ldr	r4, [r7]
   1cef8:	ldr	r5, [r5]
   1cefc:	str	r6, [sp, #8]
   1cf00:	stm	r6, {r4, r5}
   1cf04:	ldr	r5, [fp, #16]
   1cf08:	str	r5, [sp, #12]
   1cf0c:	ldr	r5, [fp, #12]
   1cf10:	str	r5, [sp, #4]
   1cf14:	ldr	r5, [fp, #8]
   1cf18:	str	r5, [sp]
   1cf1c:	bl	1c2d8 <argp_failure@@Base+0x1c34>
   1cf20:	ldr	r1, [r6]
   1cf24:	ldr	r3, [r6, #12]
   1cf28:	ldr	r2, [r6, #8]
   1cf2c:	str	r1, [r7]
   1cf30:	movw	r1, #7100	; 0x1bbc
   1cf34:	movt	r1, #3
   1cf38:	str	r3, [r1]
   1cf3c:	movw	r1, #6852	; 0x1ac4
   1cf40:	movt	r1, #3
   1cf44:	str	r2, [r1]
   1cf48:	sub	sp, fp, #16
   1cf4c:	pop	{r4, r5, r6, r7, fp, pc}
   1cf50:	push	{r4, r5, r6, sl, fp, lr}
   1cf54:	add	fp, sp, #16
   1cf58:	sub	sp, sp, #16
   1cf5c:	movw	r6, #6844	; 0x1abc
   1cf60:	movw	r5, #7004	; 0x1b5c
   1cf64:	movw	r4, #6848	; 0x1ac0
   1cf68:	movt	r6, #3
   1cf6c:	movt	r4, #3
   1cf70:	movt	r5, #3
   1cf74:	ldr	r3, [r6]
   1cf78:	ldr	r4, [r4]
   1cf7c:	stm	r5, {r3, r4}
   1cf80:	mov	r4, #0
   1cf84:	mov	r3, #1
   1cf88:	str	r4, [sp]
   1cf8c:	stmib	sp, {r4, r5}
   1cf90:	str	r3, [sp, #12]
   1cf94:	mov	r3, #0
   1cf98:	bl	1c2d8 <argp_failure@@Base+0x1c34>
   1cf9c:	ldr	r1, [r5]
   1cfa0:	ldr	r3, [r5, #12]
   1cfa4:	ldr	r2, [r5, #8]
   1cfa8:	str	r1, [r6]
   1cfac:	movw	r1, #7100	; 0x1bbc
   1cfb0:	movt	r1, #3
   1cfb4:	str	r3, [r1]
   1cfb8:	movw	r1, #6852	; 0x1ac4
   1cfbc:	movt	r1, #3
   1cfc0:	str	r2, [r1]
   1cfc4:	sub	sp, fp, #16
   1cfc8:	pop	{r4, r5, r6, sl, fp, pc}
   1cfcc:	cmp	r2, #0
   1cfd0:	beq	1d000 <argp_failure@@Base+0x295c>
   1cfd4:	mvn	r3, #0
   1cfd8:	udiv	r3, r3, r2
   1cfdc:	cmp	r3, r1
   1cfe0:	bcs	1d000 <argp_failure@@Base+0x295c>
   1cfe4:	push	{fp, lr}
   1cfe8:	mov	fp, sp
   1cfec:	bl	11848 <__errno_location@plt>
   1cff0:	mov	r1, #12
   1cff4:	str	r1, [r0]
   1cff8:	mov	r0, #0
   1cffc:	pop	{fp, pc}
   1d000:	mul	r1, r2, r1
   1d004:	b	19370 <_obstack_memory_used@@Base+0xd00>
   1d008:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1d00c:	add	fp, sp, #24
   1d010:	mov	r7, r0
   1d014:	mov	r0, #36	; 0x24
   1d018:	mov	r8, r3
   1d01c:	mov	r9, r2
   1d020:	mov	r6, r1
   1d024:	bl	19340 <_obstack_memory_used@@Base+0xcd0>
   1d028:	cmp	r0, #0
   1d02c:	beq	1d074 <argp_failure@@Base+0x29d0>
   1d030:	mov	r5, #0
   1d034:	str	r7, [r0]
   1d038:	stmib	r0, {r6, r9}
   1d03c:	str	r8, [r0, #12]
   1d040:	mov	r4, r0
   1d044:	str	r5, [r0, #16]
   1d048:	str	r5, [r0, #20]
   1d04c:	mov	r0, #200	; 0xc8
   1d050:	bl	19340 <_obstack_memory_used@@Base+0xcd0>
   1d054:	cmp	r0, #0
   1d058:	str	r0, [r4, #24]
   1d05c:	beq	1d07c <argp_failure@@Base+0x29d8>
   1d060:	mov	r5, r4
   1d064:	add	r1, r0, #200	; 0xc8
   1d068:	str	r0, [r4, #28]
   1d06c:	str	r1, [r4, #32]
   1d070:	b	1d084 <argp_failure@@Base+0x29e0>
   1d074:	mov	r5, #0
   1d078:	b	1d084 <argp_failure@@Base+0x29e0>
   1d07c:	mov	r0, r4
   1d080:	bl	18218 <argp_parse@@Base+0x125c>
   1d084:	mov	r0, r5
   1d088:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1d08c:	push	{r4, sl, fp, lr}
   1d090:	add	fp, sp, #8
   1d094:	mov	r4, r0
   1d098:	bl	1d0d0 <argp_failure@@Base+0x2a2c>
   1d09c:	ldr	r0, [r4, #24]
   1d0a0:	ldr	r1, [r4, #28]
   1d0a4:	cmp	r1, r0
   1d0a8:	bls	1d0c0 <argp_failure@@Base+0x2a1c>
   1d0ac:	ldr	r3, [r4]
   1d0b0:	sub	r2, r1, r0
   1d0b4:	mov	r1, #1
   1d0b8:	bl	11710 <fwrite_unlocked@plt>
   1d0bc:	ldr	r0, [r4, #24]
   1d0c0:	bl	18218 <argp_parse@@Base+0x125c>
   1d0c4:	mov	r0, r4
   1d0c8:	pop	{r4, sl, fp, lr}
   1d0cc:	b	18218 <argp_parse@@Base+0x125c>
   1d0d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d0d4:	add	fp, sp, #28
   1d0d8:	sub	sp, sp, #12
   1d0dc:	mov	sl, r0
   1d0e0:	ldr	r0, [r0, #16]
   1d0e4:	ldr	r1, [sl, #24]
   1d0e8:	ldr	r8, [sl, #28]
   1d0ec:	add	r5, r1, r0
   1d0f0:	cmp	r5, r8
   1d0f4:	bcs	1d520 <argp_failure@@Base+0x2e7c>
   1d0f8:	ldr	r7, [sl, #20]
   1d0fc:	cmp	r7, #0
   1d100:	beq	1d10c <argp_failure@@Base+0x2a68>
   1d104:	mov	r9, r5
   1d108:	b	1d180 <argp_failure@@Base+0x2adc>
   1d10c:	ldr	r7, [sl, #4]
   1d110:	cmp	r7, #0
   1d114:	beq	1d284 <argp_failure@@Base+0x2be0>
   1d118:	ldr	r1, [sl, #32]
   1d11c:	add	r0, r8, r7
   1d120:	mov	r4, r7
   1d124:	cmp	r0, r1
   1d128:	bcs	1d160 <argp_failure@@Base+0x2abc>
   1d12c:	add	r9, r5, r7
   1d130:	sub	r2, r8, r5
   1d134:	mov	r1, r5
   1d138:	mov	r0, r9
   1d13c:	bl	116bc <memmove@plt>
   1d140:	ldr	r0, [sl, #28]
   1d144:	mov	r1, #32
   1d148:	mov	r2, r7
   1d14c:	add	r0, r0, r7
   1d150:	str	r0, [sl, #28]
   1d154:	mov	r0, r5
   1d158:	bl	11878 <memset@plt>
   1d15c:	b	1d178 <argp_failure@@Base+0x2ad4>
   1d160:	ldr	r1, [sl]
   1d164:	mov	r0, #32
   1d168:	bl	119d4 <putc_unlocked@plt>
   1d16c:	subs	r4, r4, #1
   1d170:	bne	1d160 <argp_failure@@Base+0x2abc>
   1d174:	mov	r9, r5
   1d178:	str	r7, [sl, #20]
   1d17c:	ldr	r8, [sl, #28]
   1d180:	sub	r6, r8, r9
   1d184:	mov	r0, r9
   1d188:	mov	r1, #10
   1d18c:	mov	r2, r6
   1d190:	bl	118a8 <memchr@plt>
   1d194:	cmn	r7, #1
   1d198:	mov	r4, r0
   1d19c:	movle	r7, #0
   1d1a0:	strle	r7, [sl, #20]
   1d1a4:	cmp	r4, #0
   1d1a8:	beq	1d1c4 <argp_failure@@Base+0x2b20>
   1d1ac:	ldr	r5, [sl, #8]
   1d1b0:	sub	r0, r4, r9
   1d1b4:	add	r0, r0, r7
   1d1b8:	cmp	r0, r5
   1d1bc:	bge	1d1d8 <argp_failure@@Base+0x2b34>
   1d1c0:	b	1d340 <argp_failure@@Base+0x2c9c>
   1d1c4:	ldr	r5, [sl, #8]
   1d1c8:	add	r0, r7, r6
   1d1cc:	mov	r4, r8
   1d1d0:	cmp	r0, r5
   1d1d4:	bcc	1d504 <argp_failure@@Base+0x2e60>
   1d1d8:	ldr	r0, [sl, #12]
   1d1dc:	cmn	r0, #1
   1d1e0:	str	r0, [sp, #4]
   1d1e4:	ble	1d230 <argp_failure@@Base+0x2b8c>
   1d1e8:	subs	r0, r5, r7
   1d1ec:	str	r6, [sp, #8]
   1d1f0:	str	r0, [sp]
   1d1f4:	add	r5, r9, r0
   1d1f8:	mov	r0, #0
   1d1fc:	bmi	1d27c <argp_failure@@Base+0x2bd8>
   1d200:	bl	11800 <__ctype_b_loc@plt>
   1d204:	ldr	r0, [r0]
   1d208:	mov	r7, r5
   1d20c:	ldrb	r1, [r7]
   1d210:	ldrb	r1, [r0, r1, lsl #1]
   1d214:	tst	r1, #1
   1d218:	bne	1d28c <argp_failure@@Base+0x2be8>
   1d21c:	sub	r7, r7, #1
   1d220:	cmp	r7, r9
   1d224:	bcs	1d20c <argp_failure@@Base+0x2b68>
   1d228:	mov	r0, #0
   1d22c:	b	1d290 <argp_failure@@Base+0x2bec>
   1d230:	mov	r0, r6
   1d234:	sub	r6, r5, #1
   1d238:	cmp	r4, r8
   1d23c:	bcs	1d50c <argp_failure@@Base+0x2e68>
   1d240:	sub	r0, r6, r7
   1d244:	sub	r2, r8, r4
   1d248:	mov	r1, r4
   1d24c:	add	r0, r9, r0
   1d250:	bl	116bc <memmove@plt>
   1d254:	ldr	r0, [sl, #20]
   1d258:	ldr	r1, [sl, #28]
   1d25c:	mov	r7, #0
   1d260:	add	r5, r9, r5
   1d264:	str	r7, [sl, #20]
   1d268:	sub	r0, r6, r0
   1d26c:	add	r0, r9, r0
   1d270:	sub	r0, r4, r0
   1d274:	add	r8, r1, r0
   1d278:	b	1d4f4 <argp_failure@@Base+0x2e50>
   1d27c:	mov	r7, r5
   1d280:	b	1d290 <argp_failure@@Base+0x2bec>
   1d284:	mov	r7, #0
   1d288:	b	1d104 <argp_failure@@Base+0x2a60>
   1d28c:	mov	r0, #1
   1d290:	add	r6, r7, #1
   1d294:	cmp	r6, r9
   1d298:	bls	1d2d8 <argp_failure@@Base+0x2c34>
   1d29c:	cmp	r0, #0
   1d2a0:	beq	1d350 <argp_failure@@Base+0x2cac>
   1d2a4:	ldr	r4, [sp, #4]
   1d2a8:	sub	r1, r7, #1
   1d2ac:	mov	r7, r1
   1d2b0:	cmp	r1, r9
   1d2b4:	bcc	1d354 <argp_failure@@Base+0x2cb0>
   1d2b8:	bl	11800 <__ctype_b_loc@plt>
   1d2bc:	mov	r1, r7
   1d2c0:	ldr	r0, [r0]
   1d2c4:	ldrb	r2, [r1], #-1
   1d2c8:	ldrb	r0, [r0, r2, lsl #1]
   1d2cc:	tst	r0, #1
   1d2d0:	bne	1d2ac <argp_failure@@Base+0x2c08>
   1d2d4:	b	1d354 <argp_failure@@Base+0x2cb0>
   1d2d8:	cmp	r5, r4
   1d2dc:	bcs	1d314 <argp_failure@@Base+0x2c70>
   1d2e0:	ldr	r0, [sp]
   1d2e4:	add	r0, r9, r0
   1d2e8:	add	r1, r0, #1
   1d2ec:	mov	r5, r1
   1d2f0:	cmp	r1, r4
   1d2f4:	bcs	1d314 <argp_failure@@Base+0x2c70>
   1d2f8:	bl	11800 <__ctype_b_loc@plt>
   1d2fc:	mov	r1, r5
   1d300:	ldr	r0, [r0]
   1d304:	ldrb	r2, [r1], #1
   1d308:	ldrb	r0, [r0, r2, lsl #1]
   1d30c:	tst	r0, #1
   1d310:	beq	1d2ec <argp_failure@@Base+0x2c48>
   1d314:	cmp	r5, r4
   1d318:	beq	1d340 <argp_failure@@Base+0x2c9c>
   1d31c:	bl	11800 <__ctype_b_loc@plt>
   1d320:	ldr	r0, [r0]
   1d324:	mov	r6, r5
   1d328:	ldrb	r1, [r6, #1]!
   1d32c:	ldrb	r1, [r0, r1, lsl #1]
   1d330:	tst	r1, #1
   1d334:	bne	1d328 <argp_failure@@Base+0x2c84>
   1d338:	ldr	r4, [sp, #4]
   1d33c:	b	1d358 <argp_failure@@Base+0x2cb4>
   1d340:	mov	r7, #0
   1d344:	add	r5, r4, #1
   1d348:	str	r7, [sl, #20]
   1d34c:	b	1d4f8 <argp_failure@@Base+0x2e54>
   1d350:	ldr	r4, [sp, #4]
   1d354:	add	r5, r7, #1
   1d358:	add	r0, r8, #1
   1d35c:	cmp	r6, r0
   1d360:	beq	1d384 <argp_failure@@Base+0x2ce0>
   1d364:	cmp	r8, r6
   1d368:	bls	1d3e8 <argp_failure@@Base+0x2d44>
   1d36c:	mvn	r0, r5
   1d370:	add	r0, r0, r6
   1d374:	cmp	r0, r4
   1d378:	bge	1d3e8 <argp_failure@@Base+0x2d44>
   1d37c:	ldr	r0, [sl, #32]
   1d380:	b	1d39c <argp_failure@@Base+0x2cf8>
   1d384:	cmp	r8, r6
   1d388:	bls	1d3e8 <argp_failure@@Base+0x2d44>
   1d38c:	ldr	r0, [sl, #32]
   1d390:	sub	r1, r0, r5
   1d394:	cmp	r1, r4
   1d398:	bgt	1d3e8 <argp_failure@@Base+0x2d44>
   1d39c:	sub	r0, r0, r8
   1d3a0:	add	r1, r4, #1
   1d3a4:	cmp	r0, r1
   1d3a8:	ble	1d3f4 <argp_failure@@Base+0x2d50>
   1d3ac:	mov	r0, r4
   1d3b0:	sub	r4, r8, r6
   1d3b4:	add	r7, r5, #1
   1d3b8:	mov	r1, r6
   1d3bc:	add	r0, r7, r0
   1d3c0:	mov	r2, r4
   1d3c4:	bl	116bc <memmove@plt>
   1d3c8:	ldr	r0, [sl, #12]
   1d3cc:	mov	r1, #10
   1d3d0:	strb	r1, [r5]
   1d3d4:	mov	r5, r7
   1d3d8:	add	r6, r7, r0
   1d3dc:	add	r0, r6, r4
   1d3e0:	sub	r0, r0, r9
   1d3e4:	b	1d428 <argp_failure@@Base+0x2d84>
   1d3e8:	mov	r0, #10
   1d3ec:	strb	r0, [r5], #1
   1d3f0:	b	1d42c <argp_failure@@Base+0x2d88>
   1d3f4:	ldr	r0, [sl, #24]
   1d3f8:	cmp	r5, r0
   1d3fc:	bls	1d410 <argp_failure@@Base+0x2d6c>
   1d400:	ldr	r3, [sl]
   1d404:	sub	r2, r5, r0
   1d408:	mov	r1, #1
   1d40c:	bl	11710 <fwrite_unlocked@plt>
   1d410:	ldr	r1, [sl]
   1d414:	mov	r0, #10
   1d418:	bl	119d4 <putc_unlocked@plt>
   1d41c:	ldr	r5, [sl, #24]
   1d420:	sub	r0, r8, r5
   1d424:	mov	r9, r5
   1d428:	str	r0, [sp, #8]
   1d42c:	ldr	r7, [sl, #12]
   1d430:	sub	r0, r6, r5
   1d434:	mov	r1, #32
   1d438:	cmp	r0, r7
   1d43c:	bge	1d490 <argp_failure@@Base+0x2dec>
   1d440:	ldr	r0, [sp, #8]
   1d444:	add	r0, r9, r0
   1d448:	add	r0, r0, #1
   1d44c:	cmp	r6, r0
   1d450:	bne	1d464 <argp_failure@@Base+0x2dc0>
   1d454:	ldr	r0, [sl, #32]
   1d458:	sub	r0, r0, r6
   1d45c:	cmp	r0, r7
   1d460:	bge	1d490 <argp_failure@@Base+0x2dec>
   1d464:	cmp	r7, #1
   1d468:	blt	1d4b4 <argp_failure@@Base+0x2e10>
   1d46c:	mov	r4, #0
   1d470:	ldr	r1, [sl]
   1d474:	mov	r0, #32
   1d478:	bl	119d4 <putc_unlocked@plt>
   1d47c:	ldr	r7, [sl, #12]
   1d480:	add	r4, r4, #1
   1d484:	cmp	r4, r7
   1d488:	blt	1d470 <argp_failure@@Base+0x2dcc>
   1d48c:	b	1d4b4 <argp_failure@@Base+0x2e10>
   1d490:	cmp	r7, #1
   1d494:	blt	1d4b4 <argp_failure@@Base+0x2e10>
   1d498:	mov	r0, #0
   1d49c:	strb	r1, [r5, r0]
   1d4a0:	add	r0, r0, #1
   1d4a4:	ldr	r7, [sl, #12]
   1d4a8:	cmp	r0, r7
   1d4ac:	blt	1d49c <argp_failure@@Base+0x2df8>
   1d4b0:	add	r5, r5, r0
   1d4b4:	cmp	r5, r6
   1d4b8:	bcs	1d4d8 <argp_failure@@Base+0x2e34>
   1d4bc:	ldr	r0, [sp, #8]
   1d4c0:	mov	r1, r6
   1d4c4:	add	r0, r9, r0
   1d4c8:	sub	r2, r0, r6
   1d4cc:	mov	r0, r5
   1d4d0:	bl	116bc <memmove@plt>
   1d4d4:	ldr	r7, [sl, #12]
   1d4d8:	ldr	r0, [sp, #8]
   1d4dc:	cmp	r7, #0
   1d4e0:	mvneq	r7, #0
   1d4e4:	str	r7, [sl, #20]
   1d4e8:	sub	r0, r0, r6
   1d4ec:	add	r0, r0, r9
   1d4f0:	add	r8, r5, r0
   1d4f4:	str	r8, [sl, #28]
   1d4f8:	cmp	r5, r8
   1d4fc:	bcc	1d0fc <argp_failure@@Base+0x2a58>
   1d500:	b	1d520 <argp_failure@@Base+0x2e7c>
   1d504:	str	r0, [sl, #20]
   1d508:	b	1d520 <argp_failure@@Base+0x2e7c>
   1d50c:	add	r0, r7, r0
   1d510:	str	r0, [sl, #20]
   1d514:	sub	r0, r6, r0
   1d518:	add	r8, r8, r0
   1d51c:	str	r8, [sl, #28]
   1d520:	ldr	r0, [sl, #24]
   1d524:	sub	r0, r8, r0
   1d528:	str	r0, [sl, #16]
   1d52c:	sub	sp, fp, #28
   1d530:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d534:	push	{r4, r5, r6, sl, fp, lr}
   1d538:	add	fp, sp, #16
   1d53c:	mov	r4, r0
   1d540:	mov	r6, r1
   1d544:	ldr	r0, [r0, #28]
   1d548:	mov	r5, #1
   1d54c:	ldr	r1, [r4, #32]
   1d550:	sub	r0, r1, r0
   1d554:	cmp	r0, r6
   1d558:	bcs	1d614 <argp_failure@@Base+0x2f70>
   1d55c:	mov	r0, r4
   1d560:	bl	1d0d0 <argp_failure@@Base+0x2a2c>
   1d564:	ldr	r0, [r4, #24]
   1d568:	ldr	r1, [r4, #28]
   1d56c:	ldr	r3, [r4]
   1d570:	mov	r5, #1
   1d574:	sub	r2, r1, r0
   1d578:	mov	r1, #1
   1d57c:	bl	11710 <fwrite_unlocked@plt>
   1d580:	mov	r1, r0
   1d584:	ldr	r0, [r4, #24]
   1d588:	ldr	r2, [r4, #28]
   1d58c:	sub	r3, r2, r0
   1d590:	cmp	r1, r3
   1d594:	bne	1d5e0 <argp_failure@@Base+0x2f3c>
   1d598:	mov	r1, #0
   1d59c:	str	r1, [r4, #16]
   1d5a0:	str	r0, [r4, #28]
   1d5a4:	ldr	r1, [r4, #32]
   1d5a8:	sub	r1, r1, r0
   1d5ac:	cmp	r1, r6
   1d5b0:	bcs	1d614 <argp_failure@@Base+0x2f70>
   1d5b4:	adds	r6, r1, r6
   1d5b8:	bcs	1d604 <argp_failure@@Base+0x2f60>
   1d5bc:	mov	r1, r6
   1d5c0:	bl	19370 <_obstack_memory_used@@Base+0xd00>
   1d5c4:	cmp	r0, #0
   1d5c8:	beq	1d604 <argp_failure@@Base+0x2f60>
   1d5cc:	add	r1, r0, r6
   1d5d0:	str	r0, [r4, #24]
   1d5d4:	str	r0, [r4, #28]
   1d5d8:	str	r1, [r4, #32]
   1d5dc:	b	1d614 <argp_failure@@Base+0x2f70>
   1d5e0:	sub	r2, r2, r1
   1d5e4:	str	r2, [r4, #28]
   1d5e8:	sub	r2, r2, r0
   1d5ec:	ldr	r3, [r4, #16]
   1d5f0:	sub	r3, r3, r1
   1d5f4:	add	r1, r0, r1
   1d5f8:	str	r3, [r4, #16]
   1d5fc:	bl	116bc <memmove@plt>
   1d600:	b	1d610 <argp_failure@@Base+0x2f6c>
   1d604:	bl	11848 <__errno_location@plt>
   1d608:	mov	r1, #12
   1d60c:	str	r1, [r0]
   1d610:	mov	r5, #0
   1d614:	mov	r0, r5
   1d618:	pop	{r4, r5, r6, sl, fp, pc}
   1d61c:	sub	sp, sp, #8
   1d620:	push	{r4, r5, r6, r7, fp, lr}
   1d624:	add	fp, sp, #16
   1d628:	sub	sp, sp, #8
   1d62c:	mov	r5, r1
   1d630:	mov	r4, r0
   1d634:	mov	r1, #150	; 0x96
   1d638:	add	r6, fp, #8
   1d63c:	str	r2, [fp, #8]
   1d640:	str	r3, [fp, #12]
   1d644:	mov	r0, r4
   1d648:	bl	1d534 <argp_failure@@Base+0x2e90>
   1d64c:	cmp	r0, #0
   1d650:	beq	1d690 <argp_failure@@Base+0x2fec>
   1d654:	str	r6, [sp, #4]
   1d658:	mov	r2, r5
   1d65c:	mov	r3, r6
   1d660:	ldr	r0, [r4, #28]
   1d664:	ldr	r1, [r4, #32]
   1d668:	sub	r7, r1, r0
   1d66c:	mov	r1, r7
   1d670:	bl	11920 <vsnprintf@plt>
   1d674:	add	r1, r0, #1
   1d678:	cmp	r0, r7
   1d67c:	bcs	1d644 <argp_failure@@Base+0x2fa0>
   1d680:	ldr	r1, [r4, #28]
   1d684:	add	r1, r1, r0
   1d688:	str	r1, [r4, #28]
   1d68c:	b	1d694 <argp_failure@@Base+0x2ff0>
   1d690:	mvn	r0, #0
   1d694:	sub	sp, fp, #16
   1d698:	pop	{r4, r5, r6, r7, fp, lr}
   1d69c:	add	sp, sp, #8
   1d6a0:	bx	lr
   1d6a4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1d6a8:	mov	r7, r0
   1d6ac:	ldr	r6, [pc, #72]	; 1d6fc <argp_failure@@Base+0x3058>
   1d6b0:	ldr	r5, [pc, #72]	; 1d700 <argp_failure@@Base+0x305c>
   1d6b4:	add	r6, pc, r6
   1d6b8:	add	r5, pc, r5
   1d6bc:	sub	r6, r6, r5
   1d6c0:	mov	r8, r1
   1d6c4:	mov	r9, r2
   1d6c8:	bl	1163c <calloc@plt-0x20>
   1d6cc:	asrs	r6, r6, #2
   1d6d0:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d6d4:	mov	r4, #0
   1d6d8:	add	r4, r4, #1
   1d6dc:	ldr	r3, [r5], #4
   1d6e0:	mov	r2, r9
   1d6e4:	mov	r1, r8
   1d6e8:	mov	r0, r7
   1d6ec:	blx	r3
   1d6f0:	cmp	r6, r4
   1d6f4:	bne	1d6d8 <argp_failure@@Base+0x3034>
   1d6f8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d6fc:	andeq	r3, r1, r0, asr r8
   1d700:	andeq	r3, r1, r8, asr #16
   1d704:	bx	lr
   1d708:	mov	r2, r1
   1d70c:	mov	r1, r0
   1d710:	mov	r0, #3
   1d714:	b	11764 <__fxstat64@plt>

Disassembly of section .fini:

0001d718 <.fini>:
   1d718:	push	{r3, lr}
   1d71c:	pop	{r3, pc}
