{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd " "Source file: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1626531141249 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1626531141249 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd " "Source file: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1626531141347 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1626531141347 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd " "Source file: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1626531141445 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1626531141445 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1626531141995 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626531141995 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 17 10:12:21 2021 " "Processing started: Sat Jul 17 10:12:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1626531141995 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531141995 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pdp8_top -c pdp8_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off pdp8_top -c pdp8_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531141995 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1626531142669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/design_a_cpu/shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/design_a_cpu/shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter-beh " "Found design unit 1: Shifter-beh" {  } { { "../../../../Design_A_CPU/Shifter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Shifter.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531153953 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "../../../../Design_A_CPU/Shifter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Shifter.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531153953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531153953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/design_a_cpu/rom_1kw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/design_a_cpu/rom_1kw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_1kw-SYN " "Found design unit 1: rom_1kw-SYN" {  } { { "../../../../Design_A_CPU/ROM_1KW.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ROM_1KW.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531153956 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_1KW " "Found entity 1: ROM_1KW" {  } { { "../../../../Design_A_CPU/ROM_1KW.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ROM_1KW.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531153956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531153956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/design_a_cpu/registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/design_a_cpu/registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-beh " "Found design unit 1: RegisterFile-beh" {  } { { "../../../../Design_A_CPU/RegisterFile.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/RegisterFile.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531153958 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../../../../Design_A_CPU/RegisterFile.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/RegisterFile.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531153958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531153958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/design_a_cpu/programcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/design_a_cpu/programcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounter-beh " "Found design unit 1: ProgramCounter-beh" {  } { { "../../../../Design_A_CPU/ProgramCounter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ProgramCounter.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531153960 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "../../../../Design_A_CPU/ProgramCounter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ProgramCounter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531153960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531153960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/design_a_cpu/lifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/design_a_cpu/lifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lifo-rtl " "Found design unit 1: lifo-rtl" {  } { { "../../../../Design_A_CPU/lifo.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/lifo.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531153963 ""} { "Info" "ISGN_ENTITY_NAME" "1 lifo " "Found entity 1: lifo" {  } { { "../../../../Design_A_CPU/lifo.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/lifo.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531153963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531153963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/design_a_cpu/greycode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/design_a_cpu/greycode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GreyCode-beh " "Found design unit 1: GreyCode-beh" {  } { { "../../../../Design_A_CPU/GreyCode.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/GreyCode.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531153965 ""} { "Info" "ISGN_ENTITY_NAME" "1 GreyCode " "Found entity 1: GreyCode" {  } { { "../../../../Design_A_CPU/GreyCode.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/GreyCode.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531153965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531153965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/design_a_cpu/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/design_a_cpu/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debouncer-struct " "Found design unit 1: Debouncer-struct" {  } { { "../../../../Design_A_CPU/Debounce.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Debounce.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531153967 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "../../../../Design_A_CPU/Debounce.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Debounce.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531153967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531153967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/design_a_cpu/cpu_001_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/design_a_cpu/cpu_001_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_001_Pkg " "Found design unit 1: cpu_001_Pkg" {  } { { "../../../../Design_A_CPU/cpu_001_Pkg.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001_Pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531153969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531153969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/design_a_cpu/cpu_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/design_a_cpu/cpu_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_001-beh " "Found design unit 1: cpu_001-beh" {  } { { "../../../../Design_A_CPU/cpu_001.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531153972 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_001 " "Found entity 1: cpu_001" {  } { { "../../../../Design_A_CPU/cpu_001.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531153972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531153972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/design_a_cpu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/design_a_cpu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Unit-beh " "Found design unit 1: ALU_Unit-beh" {  } { { "../../../../Design_A_CPU/ALU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531153974 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Unit " "Found entity 1: ALU_Unit" {  } { { "../../../../Design_A_CPU/ALU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531153974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531153974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ansiterm/uart/buffereduart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ansiterm/uart/buffereduart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bufferedUART-rtl " "Found design unit 1: bufferedUART-rtl" {  } { { "ANSITerm/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/UART/bufferedUART.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531153977 ""} { "Info" "ISGN_ENTITY_NAME" "1 bufferedUART " "Found entity 1: bufferedUART" {  } { { "ANSITerm/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/UART/bufferedUART.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531153977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531153977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ansiterm/uart/baudrate6850.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ansiterm/uart/baudrate6850.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BaudRate6850-BaudRate6850_beh " "Found design unit 1: BaudRate6850-BaudRate6850_beh" {  } { { "ANSITerm/UART/BaudRate6850.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/UART/BaudRate6850.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531153979 ""} { "Info" "ISGN_ENTITY_NAME" "1 BaudRate6850 " "Found entity 1: BaudRate6850" {  } { { "ANSITerm/UART/BaudRate6850.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/UART/BaudRate6850.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531153979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531153979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ansiterm/ps2_wrapped/wrap_keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ansiterm/ps2_wrapped/wrap_keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Wrap_Keyboard-logic " "Found design unit 1: Wrap_Keyboard-logic" {  } { { "ANSITerm/ps2_Wrapped/Wrap_Keyboard.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ps2_Wrapped/Wrap_Keyboard.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531153982 ""} { "Info" "ISGN_ENTITY_NAME" "1 Wrap_Keyboard " "Found entity 1: Wrap_Keyboard" {  } { { "ANSITerm/ps2_Wrapped/Wrap_Keyboard.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ps2_Wrapped/Wrap_Keyboard.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531153982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531153982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ansiterm/ps2_wrapped/ps2_keyboard_to_ascii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ansiterm/ps2_wrapped/ps2_keyboard_to_ascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard_to_ascii-behavior " "Found design unit 1: ps2_keyboard_to_ascii-behavior" {  } { { "ANSITerm/ps2_Wrapped/ps2_keyboard_to_ascii.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ps2_Wrapped/ps2_keyboard_to_ascii.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531153984 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard_to_ascii " "Found entity 1: ps2_keyboard_to_ascii" {  } { { "ANSITerm/ps2_Wrapped/ps2_keyboard_to_ascii.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ps2_Wrapped/ps2_keyboard_to_ascii.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531153984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531153984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ansiterm/ps2_wrapped/ps2_keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ansiterm/ps2_wrapped/ps2_keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard-logic " "Found design unit 1: ps2_keyboard-logic" {  } { { "ANSITerm/ps2_Wrapped/ps2_keyboard.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ps2_Wrapped/ps2_keyboard.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531153987 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "ANSITerm/ps2_Wrapped/ps2_keyboard.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ps2_Wrapped/ps2_keyboard.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531153987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531153987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ansiterm/ps2_wrapped/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ansiterm/ps2_wrapped/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-logic " "Found design unit 1: debounce-logic" {  } { { "ANSITerm/ps2_Wrapped/debounce.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ps2_Wrapped/debounce.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531153990 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "ANSITerm/ps2_Wrapped/debounce.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ps2_Wrapped/debounce.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531153990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531153990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ansiterm/ansidisplayvga/sansboldromreduced.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ansiterm/ansidisplayvga/sansboldromreduced.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sansboldromreduced-SYN " "Found design unit 1: sansboldromreduced-SYN" {  } { { "ANSITerm/ANSIDisplayVGA/SansBoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/SansBoldRomReduced.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531153992 ""} { "Info" "ISGN_ENTITY_NAME" "1 SansBoldRomReduced " "Found entity 1: SansBoldRomReduced" {  } { { "ANSITerm/ANSIDisplayVGA/SansBoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/SansBoldRomReduced.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531153992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531153992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ansiterm/ansidisplayvga/sansboldrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ansiterm/ansidisplayvga/sansboldrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sansboldrom-SYN " "Found design unit 1: sansboldrom-SYN" {  } { { "ANSITerm/ANSIDisplayVGA/SansBoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/SansBoldRom.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531153995 ""} { "Info" "ISGN_ENTITY_NAME" "1 SansBoldRom " "Found entity 1: SansBoldRom" {  } { { "ANSITerm/ANSIDisplayVGA/SansBoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/SansBoldRom.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531153995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531153995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ansiterm/ansidisplayvga/displayram2k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ansiterm/ansidisplayvga/displayram2k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram2k-SYN " "Found design unit 1: displayram2k-SYN" {  } { { "ANSITerm/ANSIDisplayVGA/DisplayRam2K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/DisplayRam2K.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531153997 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam2K " "Found entity 1: DisplayRam2K" {  } { { "ANSITerm/ANSIDisplayVGA/DisplayRam2K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/DisplayRam2K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531153997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531153997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ansiterm/ansidisplayvga/displayram1k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ansiterm/ansidisplayvga/displayram1k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram1k-SYN " "Found design unit 1: displayram1k-SYN" {  } { { "ANSITerm/ANSIDisplayVGA/DisplayRam1K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/DisplayRam1K.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154000 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam1K " "Found entity 1: DisplayRam1K" {  } { { "ANSITerm/ANSIDisplayVGA/DisplayRam1K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/DisplayRam1K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ansiterm/ansidisplayvga/cgaboldromreduced.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ansiterm/ansidisplayvga/cgaboldromreduced.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cgaboldromreduced-SYN " "Found design unit 1: cgaboldromreduced-SYN" {  } { { "ANSITerm/ANSIDisplayVGA/CGABoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/CGABoldRomReduced.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154003 ""} { "Info" "ISGN_ENTITY_NAME" "1 CGABoldRomReduced " "Found entity 1: CGABoldRomReduced" {  } { { "ANSITerm/ANSIDisplayVGA/CGABoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/CGABoldRomReduced.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ansiterm/ansidisplayvga/cgaboldrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ansiterm/ansidisplayvga/cgaboldrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cgaboldrom-SYN " "Found design unit 1: cgaboldrom-SYN" {  } { { "ANSITerm/ANSIDisplayVGA/CGABoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/CGABoldRom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154005 ""} { "Info" "ISGN_ENTITY_NAME" "1 CGABoldRom " "Found entity 1: CGABoldRom" {  } { { "ANSITerm/ANSIDisplayVGA/CGABoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/CGABoldRom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ansiterm/ansidisplayvga/ansidisplayvga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ansiterm/ansidisplayvga/ansidisplayvga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ANSIDisplayVGA-rtl " "Found design unit 1: ANSIDisplayVGA-rtl" {  } { { "ANSITerm/ANSIDisplayVGA/ANSIDisplayVGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/ANSIDisplayVGA.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154009 ""} { "Info" "ISGN_ENTITY_NAME" "1 ANSIDisplayVGA " "Found entity 1: ANSIDisplayVGA" {  } { { "ANSITerm/ANSIDisplayVGA/ANSIDisplayVGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/ANSIDisplayVGA.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ansiterm/iop_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ansiterm/iop_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iop_rom-SYN " "Found design unit 1: iop_rom-SYN" {  } { { "ANSITerm/IOP_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP_ROM.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154011 ""} { "Info" "ISGN_ENTITY_NAME" "1 IOP_ROM " "Found entity 1: IOP_ROM" {  } { { "ANSITerm/IOP_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP_ROM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ansiterm/ansiterm1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ansiterm/ansiterm1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ANSITerm1-struct " "Found design unit 1: ANSITerm1-struct" {  } { { "ANSITerm/ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSITerm1.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154014 ""} { "Info" "ISGN_ENTITY_NAME" "1 ANSITerm1 " "Found entity 1: ANSITerm1" {  } { { "ANSITerm/ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSITerm1.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oct_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file oct_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oct_7seg-rtl " "Found design unit 1: oct_7seg-rtl" {  } { { "oct_7seg.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/oct_7seg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154016 ""} { "Info" "ISGN_ENTITY_NAME" "1 oct_7seg " "Found entity 1: oct_7seg" {  } { { "oct_7seg.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/oct_7seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/uart/uart_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/uart/uart_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_types " "Found design unit 1: uart_types" {  } { { "../pdp8/uart/uart_types.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/uart/uart_types.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/uart/uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/uart/uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eUART_TX-rtl " "Found design unit 1: eUART_TX-rtl" {  } { { "../pdp8/uart/uart_tx.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/uart/uart_tx.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154021 ""} { "Info" "ISGN_ENTITY_NAME" "1 eUART_TX " "Found entity 1: eUART_TX" {  } { { "../pdp8/uart/uart_tx.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/uart/uart_tx.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/uart/uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/uart/uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eUART_RX-rtl " "Found design unit 1: eUART_RX-rtl" {  } { { "../pdp8/uart/uart_rx.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/uart/uart_rx.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154023 ""} { "Info" "ISGN_ENTITY_NAME" "1 eUART_RX " "Found entity 1: eUART_RX" {  } { { "../pdp8/uart/uart_rx.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/uart/uart_rx.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/uart/uart_brg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/uart/uart_brg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eUART_BRG-rtl " "Found design unit 1: eUART_BRG-rtl" {  } { { "../pdp8/uart/uart_brg.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/uart/uart_brg.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154026 ""} { "Info" "ISGN_ENTITY_NAME" "1 eUART_BRG " "Found entity 1: eUART_BRG" {  } { { "../pdp8/uart/uart_brg.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/uart/uart_brg.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/rk8e/sdspi_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/rk8e/sdspi_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdspi_types " "Found design unit 1: sdspi_types" {  } { { "../pdp8/rk8e/sdspi_types.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/sdspi_types.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/rk8e/sdspi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/rk8e/sdspi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eSDSPI-rtl " "Found design unit 1: eSDSPI-rtl" {  } { { "../pdp8/rk8e/sdspi.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/sdspi.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154030 ""} { "Info" "ISGN_ENTITY_NAME" "1 eSDSPI " "Found entity 1: eSDSPI" {  } { { "../pdp8/rk8e/sdspi.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/sdspi.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/rk8e/sd_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/rk8e/sd_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sd_types " "Found design unit 1: sd_types" {  } { { "../pdp8/rk8e/sd_types.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/sd_types.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154033 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sd_types-body " "Found design unit 2: sd_types-body" {  } { { "../pdp8/rk8e/sd_types.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/sd_types.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/rk8e/sd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/rk8e/sd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eSD-rtl " "Found design unit 1: eSD-rtl" {  } { { "../pdp8/rk8e/sd.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/sd.vhd" 111 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154037 ""} { "Info" "ISGN_ENTITY_NAME" "1 eSD " "Found entity 1: eSD" {  } { { "../pdp8/rk8e/sd.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/sd.vhd" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/rk8e/rk05_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/rk8e/rk05_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rk05_types " "Found design unit 1: rk05_types" {  } { { "../pdp8/rk8e/rk05_types.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/rk05_types.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/rk8e/rk05.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/rk8e/rk05.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eRK05-rtl " "Found design unit 1: eRK05-rtl" {  } { { "../pdp8/rk8e/rk05.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/rk05.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154041 ""} { "Info" "ISGN_ENTITY_NAME" "1 eRK05 " "Found entity 1: eRK05" {  } { { "../pdp8/rk8e/rk05.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/rk05.vhd" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/kl8e/kl8e_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/kl8e/kl8e_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eKL8E_TX-rtl " "Found design unit 1: eKL8E_TX-rtl" {  } { { "../pdp8/kl8e/kl8e_tx.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/kl8e/kl8e_tx.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154044 ""} { "Info" "ISGN_ENTITY_NAME" "1 eKL8E_TX " "Found entity 1: eKL8E_TX" {  } { { "../pdp8/kl8e/kl8e_tx.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/kl8e/kl8e_tx.vhd" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/kl8e/kl8e_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/kl8e/kl8e_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eKL8E_RX-rtl " "Found design unit 1: eKL8E_RX-rtl" {  } { { "../pdp8/kl8e/kl8e_rx.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/kl8e/kl8e_rx.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154046 ""} { "Info" "ISGN_ENTITY_NAME" "1 eKL8E_RX " "Found entity 1: eKL8E_RX" {  } { { "../pdp8/kl8e/kl8e_rx.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/kl8e/kl8e_rx.vhd" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/xma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/xma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eXMA-rtl " "Found design unit 1: eXMA-rtl" {  } { { "../pdp8/cpu/xma.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/xma.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154048 ""} { "Info" "ISGN_ENTITY_NAME" "1 eXMA " "Found entity 1: eXMA" {  } { { "../pdp8/cpu/xma.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/xma.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/usrtrp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/usrtrp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eUSRTRP-rtl " "Found design unit 1: eUSRTRP-rtl" {  } { { "../pdp8/cpu/usrtrp.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/usrtrp.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154051 ""} { "Info" "ISGN_ENTITY_NAME" "1 eUSRTRP " "Found entity 1: eUSRTRP" {  } { { "../pdp8/cpu/usrtrp.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/usrtrp.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/uf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/uf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eUF-rtl " "Found design unit 1: eUF-rtl" {  } { { "../pdp8/cpu/uf.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/uf.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154053 ""} { "Info" "ISGN_ENTITY_NAME" "1 eUF " "Found entity 1: eUF" {  } { { "../pdp8/cpu/uf.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/uf.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/ub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/ub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eUB-rtl " "Found design unit 1: eUB-rtl" {  } { { "../pdp8/cpu/ub.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/ub.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154055 ""} { "Info" "ISGN_ENTITY_NAME" "1 eUB " "Found entity 1: eUB" {  } { { "../pdp8/cpu/ub.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/ub.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/sr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/sr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eSR-rtl " "Found design unit 1: eSR-rtl" {  } { { "../pdp8/cpu/sr.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/sr.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154057 ""} { "Info" "ISGN_ENTITY_NAME" "1 eSR " "Found entity 1: eSR" {  } { { "../pdp8/cpu/sr.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/sr.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/sp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/sp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eSP-rtl " "Found design unit 1: eSP-rtl" {  } { { "../pdp8/cpu/sp.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/sp.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154060 ""} { "Info" "ISGN_ENTITY_NAME" "1 eSP " "Found entity 1: eSP" {  } { { "../pdp8/cpu/sp.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/sp.vhd" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/sf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/sf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eSF-rtl " "Found design unit 1: eSF-rtl" {  } { { "../pdp8/cpu/sf.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/sf.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154062 ""} { "Info" "ISGN_ENTITY_NAME" "1 eSF " "Found entity 1: eSF" {  } { { "../pdp8/cpu/sf.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/sf.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/sc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/sc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eeSC-rtl " "Found design unit 1: eeSC-rtl" {  } { { "../pdp8/cpu/sc.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/sc.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154064 ""} { "Info" "ISGN_ENTITY_NAME" "1 eeSC " "Found entity 1: eeSC" {  } { { "../pdp8/cpu/sc.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/sc.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/pwrtrp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/pwrtrp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ePWRTRP-rtl " "Found design unit 1: ePWRTRP-rtl" {  } { { "../pdp8/cpu/pwrtrp.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/pwrtrp.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154066 ""} { "Info" "ISGN_ENTITY_NAME" "1 ePWRTRP " "Found entity 1: ePWRTRP" {  } { { "../pdp8/cpu/pwrtrp.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/pwrtrp.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/pnltrp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/pnltrp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ePNLTRP-rtl " "Found design unit 1: ePNLTRP-rtl" {  } { { "../pdp8/cpu/pnltrp.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/pnltrp.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154068 ""} { "Info" "ISGN_ENTITY_NAME" "1 ePNLTRP " "Found entity 1: ePNLTRP" {  } { { "../pdp8/cpu/pnltrp.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/pnltrp.vhd" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/pex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/pex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ePEX-rtl " "Found design unit 1: ePEX-rtl" {  } { { "../pdp8/cpu/pex.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/pex.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154071 ""} { "Info" "ISGN_ENTITY_NAME" "1 ePEX " "Found entity 1: ePEX" {  } { { "../pdp8/cpu/pex.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/pex.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/pdf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/pdf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ePDF-rtl " "Found design unit 1: ePDF-rtl" {  } { { "../pdp8/cpu/pdf.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/pdf.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154073 ""} { "Info" "ISGN_ENTITY_NAME" "1 ePDF " "Found entity 1: ePDF" {  } { { "../pdp8/cpu/pdf.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/pdf.vhd" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ePC-rtl " "Found design unit 1: ePC-rtl" {  } { { "../pdp8/cpu/pc.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/pc.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154075 ""} { "Info" "ISGN_ENTITY_NAME" "1 ePC " "Found entity 1: ePC" {  } { { "../pdp8/cpu/pc.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/pc.vhd" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/mqa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/mqa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eMQA-rtl " "Found design unit 1: eMQA-rtl" {  } { { "../pdp8/cpu/mqa.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/mqa.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154077 ""} { "Info" "ISGN_ENTITY_NAME" "1 eMQA " "Found entity 1: eMQA" {  } { { "../pdp8/cpu/mqa.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/mqa.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/mq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/mq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eMQ-rtl " "Found design unit 1: eMQ-rtl" {  } { { "../pdp8/cpu/mq.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/mq.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154080 ""} { "Info" "ISGN_ENTITY_NAME" "1 eMQ " "Found entity 1: eMQ" {  } { { "../pdp8/cpu/mq.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/mq.vhd" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/mb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/mb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eMB-rtl " "Found design unit 1: eMB-rtl" {  } { { "../pdp8/cpu/mb.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/mb.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154082 ""} { "Info" "ISGN_ENTITY_NAME" "1 eMB " "Found entity 1: eMB" {  } { { "../pdp8/cpu/mb.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/mb.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/ma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/ma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eMA-rtl " "Found design unit 1: eMA-rtl" {  } { { "../pdp8/cpu/ma.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/ma.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154084 ""} { "Info" "ISGN_ENTITY_NAME" "1 eMA " "Found entity 1: eMA" {  } { { "../pdp8/cpu/ma.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/ma.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eIR-rtl " "Found design unit 1: eIR-rtl" {  } { { "../pdp8/cpu/ir.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/ir.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154086 ""} { "Info" "ISGN_ENTITY_NAME" "1 eIR " "Found entity 1: eIR" {  } { { "../pdp8/cpu/ir.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/ir.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/ii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/ii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eII-rtl " "Found design unit 1: eII-rtl" {  } { { "../pdp8/cpu/ii.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/ii.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154089 ""} { "Info" "ISGN_ENTITY_NAME" "1 eII " "Found entity 1: eII" {  } { { "../pdp8/cpu/ii.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/ii.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/if.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/if.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eIF-rtl " "Found design unit 1: eIF-rtl" {  } { { "../pdp8/cpu/if.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/if.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154091 ""} { "Info" "ISGN_ENTITY_NAME" "1 eIF " "Found entity 1: eIF" {  } { { "../pdp8/cpu/if.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/if.vhd" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/ie.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/ie.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eIE-rtl " "Found design unit 1: eIE-rtl" {  } { { "../pdp8/cpu/ie.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/ie.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154093 ""} { "Info" "ISGN_ENTITY_NAME" "1 eIE " "Found entity 1: eIE" {  } { { "../pdp8/cpu/ie.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/ie.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/id.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eID-rtl " "Found design unit 1: eID-rtl" {  } { { "../pdp8/cpu/id.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/id.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154095 ""} { "Info" "ISGN_ENTITY_NAME" "1 eID " "Found entity 1: eID" {  } { { "../pdp8/cpu/id.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/id.vhd" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/ib.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/ib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eIB-rtl " "Found design unit 1: eIB-rtl" {  } { { "../pdp8/cpu/ib.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/ib.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154097 ""} { "Info" "ISGN_ENTITY_NAME" "1 eIB " "Found entity 1: eIB" {  } { { "../pdp8/cpu/ib.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/ib.vhd" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/hlttrp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/hlttrp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eHLTTRP-rtl " "Found design unit 1: eHLTTRP-rtl" {  } { { "../pdp8/cpu/hlttrp.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/hlttrp.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154099 ""} { "Info" "ISGN_ENTITY_NAME" "1 eHLTTRP " "Found entity 1: eHLTTRP" {  } { { "../pdp8/cpu/hlttrp.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/hlttrp.vhd" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/gtf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/gtf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eGTF-rtl " "Found design unit 1: eGTF-rtl" {  } { { "../pdp8/cpu/gtf.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/gtf.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154102 ""} { "Info" "ISGN_ENTITY_NAME" "1 eGTF " "Found entity 1: eGTF" {  } { { "../pdp8/cpu/gtf.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/gtf.vhd" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/fz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/fz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eFZ-rtl " "Found design unit 1: eFZ-rtl" {  } { { "../pdp8/cpu/fz.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/fz.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154104 ""} { "Info" "ISGN_ENTITY_NAME" "1 eFZ " "Found entity 1: eFZ" {  } { { "../pdp8/cpu/fz.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/fz.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/emode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/emode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eEMODE-rtl " "Found design unit 1: eEMODE-rtl" {  } { { "../pdp8/cpu/emode.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/emode.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154106 ""} { "Info" "ISGN_ENTITY_NAME" "1 eEMODE " "Found entity 1: eEMODE" {  } { { "../pdp8/cpu/emode.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/emode.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/eae.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/eae.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eEAE-rtl " "Found design unit 1: eEAE-rtl" {  } { { "../pdp8/cpu/eae.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/eae.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154109 ""} { "Info" "ISGN_ENTITY_NAME" "1 eEAE " "Found entity 1: eEAE" {  } { { "../pdp8/cpu/eae.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/eae.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/df.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/df.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eDF-rtl " "Found design unit 1: eDF-rtl" {  } { { "../pdp8/cpu/df.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/df.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154111 ""} { "Info" "ISGN_ENTITY_NAME" "1 eDF " "Found entity 1: eDF" {  } { { "../pdp8/cpu/df.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/df.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/ctrlff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/ctrlff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eCTRLFF-rtl " "Found design unit 1: eCTRLFF-rtl" {  } { { "../pdp8/cpu/ctrlff.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/ctrlff.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154114 ""} { "Info" "ISGN_ENTITY_NAME" "1 eCTRLFF " "Found entity 1: eCTRLFF" {  } { { "../pdp8/cpu/ctrlff.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/ctrlff.vhd" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/cpu_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/cpu_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_types " "Found design unit 1: cpu_types" {  } { { "../pdp8/cpu/cpu_types.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu_types.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eCPU-rtl " "Found design unit 1: eCPU-rtl" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154124 ""} { "Info" "ISGN_ENTITY_NAME" "1 eCPU " "Found entity 1: eCPU" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/btstrp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/btstrp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eBTSTRP-rtl " "Found design unit 1: eBTSTRP-rtl" {  } { { "../pdp8/cpu/btstrp.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/btstrp.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154126 ""} { "Info" "ISGN_ENTITY_NAME" "1 eBTSTRP " "Found entity 1: eBTSTRP" {  } { { "../pdp8/cpu/btstrp.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/btstrp.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/cpu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eALU-rtl " "Found design unit 1: eALU-rtl" {  } { { "../pdp8/cpu/alu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/alu.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154130 ""} { "Info" "ISGN_ENTITY_NAME" "1 eALU " "Found entity 1: eALU" {  } { { "../pdp8/cpu/alu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/alu.vhd" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/rk8e_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/rk8e_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rk8e_types " "Found design unit 1: rk8e_types" {  } { { "../pdp8/rk8e_types.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e_types.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/rk8e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/rk8e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eRK8E-rtl " "Found design unit 1: eRK8E-rtl" {  } { { "../pdp8/rk8e.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e.vhd" 173 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154135 ""} { "Info" "ISGN_ENTITY_NAME" "1 eRK8E " "Found entity 1: eRK8E" {  } { { "../pdp8/rk8e.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e.vhd" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/pr8e_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/pr8e_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pr8e_types " "Found design unit 1: pr8e_types" {  } { { "../pdp8/pr8e_types.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/pr8e_types.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/pr8e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/pr8e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ePR8E-rtl " "Found design unit 1: ePR8E-rtl" {  } { { "../pdp8/pr8e.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/pr8e.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154140 ""} { "Info" "ISGN_ENTITY_NAME" "1 ePR8E " "Found entity 1: ePR8E" {  } { { "../pdp8/pr8e.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/pr8e.vhd" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/pdp8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/pdp8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ePDP8-rtl " "Found design unit 1: ePDP8-rtl" {  } { { "../pdp8/pdp8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/pdp8.vhd" 120 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154143 ""} { "Info" "ISGN_ENTITY_NAME" "1 ePDP8 " "Found entity 1: ePDP8" {  } { { "../pdp8/pdp8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/pdp8.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/ms8c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/ms8c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eMS8C-rtl " "Found design unit 1: eMS8C-rtl" {  } { { "../pdp8/ms8c.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/ms8c.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154161 ""} { "Info" "ISGN_ENTITY_NAME" "1 eMS8C " "Found entity 1: eMS8C" {  } { { "../pdp8/ms8c.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/ms8c.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/ls8e_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/ls8e_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ls8e_types " "Found design unit 1: ls8e_types" {  } { { "../pdp8/ls8e_types.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/ls8e_types.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/ls8e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/ls8e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eLS8E-rtl " "Found design unit 1: eLS8E-rtl" {  } { { "../pdp8/ls8e.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/ls8e.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154166 ""} { "Info" "ISGN_ENTITY_NAME" "1 eLS8E " "Found entity 1: eLS8E" {  } { { "../pdp8/ls8e.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/ls8e.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/kl8e_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/kl8e_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kl8e_types " "Found design unit 1: kl8e_types" {  } { { "../pdp8/kl8e_types.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/kl8e_types.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/kl8e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/kl8e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eKL8E-rtl " "Found design unit 1: eKL8E-rtl" {  } { { "../pdp8/kl8e.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/kl8e.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154171 ""} { "Info" "ISGN_ENTITY_NAME" "1 eKL8E " "Found entity 1: eKL8E" {  } { { "../pdp8/kl8e.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/kl8e.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/kc8e_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/kc8e_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kc8e_types " "Found design unit 1: kc8e_types" {  } { { "../pdp8/kc8e_types.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/kc8e_types.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/kc8e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/kc8e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eKC8E-rtl " "Found design unit 1: eKC8E-rtl" {  } { { "../pdp8/kc8e.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/kc8e.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154175 ""} { "Info" "ISGN_ENTITY_NAME" "1 eKC8E " "Found entity 1: eKC8E" {  } { { "../pdp8/kc8e.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/kc8e.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/dk8e_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/dk8e_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dk8e_types " "Found design unit 1: dk8e_types" {  } { { "../pdp8/dk8e_types.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/dk8e_types.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/dk8e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/dk8e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eDK8E-rtl " "Found design unit 1: eDK8E-rtl" {  } { { "../pdp8/dk8e.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/dk8e.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154180 ""} { "Info" "ISGN_ENTITY_NAME" "1 eDK8E " "Found entity 1: eDK8E" {  } { { "../pdp8/dk8e.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/dk8e.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/dev_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/dev_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dev_types " "Found design unit 1: dev_types" {  } { { "../pdp8/dev_types.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/dev_types.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/busmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/busmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eBUSMUX-rtl " "Found design unit 1: eBUSMUX-rtl" {  } { { "../pdp8/busmux.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/busmux.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154184 ""} { "Info" "ISGN_ENTITY_NAME" "1 eBUSMUX " "Found entity 1: eBUSMUX" {  } { { "../pdp8/busmux.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/busmux.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/busmon.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/pdp-8/pdp8_opencores/pdp8/busmon.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pdp8_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pdp8_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pdp8_top-rtl " "Found design unit 1: pdp8_top-rtl" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 153 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154189 ""} { "Info" "ISGN_ENTITY_NAME" "1 pdp8_top " "Found entity 1: pdp8_top" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncesw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncesw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounceSW-struct " "Found design unit 1: debounceSW-struct" {  } { { "debounceSW.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/debounceSW.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154191 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounceSW " "Found entity 1: debounceSW" {  } { { "debounceSW.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/debounceSW.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncefpswitches.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncefpswitches.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncePBSWitches-struct " "Found design unit 1: debouncePBSWitches-struct" {  } { { "DebounceFPSwitches.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/DebounceFPSwitches.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154193 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncePBSWitches " "Found entity 1: debouncePBSWitches" {  } { { "DebounceFPSwitches.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/DebounceFPSwitches.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531154193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531154193 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pdp8_top " "Elaborating entity \"pdp8_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1626531155667 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_sramAddress pdp8_top.vhd(136) " "VHDL Signal Declaration warning at pdp8_top.vhd(136): used explicit default value for signal \"o_sramAddress\" because signal was never assigned a value" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 136 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1626531155670 "|pdp8_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_sRamWE_n pdp8_top.vhd(137) " "VHDL Signal Declaration warning at pdp8_top.vhd(137): used explicit default value for signal \"o_sRamWE_n\" because signal was never assigned a value" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 137 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1626531155670 "|pdp8_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_sRamCS_n pdp8_top.vhd(138) " "VHDL Signal Declaration warning at pdp8_top.vhd(138): used explicit default value for signal \"o_sRamCS_n\" because signal was never assigned a value" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 138 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1626531155670 "|pdp8_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_sRamOE_n pdp8_top.vhd(139) " "VHDL Signal Declaration warning at pdp8_top.vhd(139): used explicit default value for signal \"o_sRamOE_n\" because signal was never assigned a value" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 139 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1626531155670 "|pdp8_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_sdRamCas pdp8_top.vhd(142) " "VHDL Signal Declaration warning at pdp8_top.vhd(142): used explicit default value for signal \"n_sdRamCas\" because signal was never assigned a value" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 142 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1626531155670 "|pdp8_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_sdRamRas pdp8_top.vhd(143) " "VHDL Signal Declaration warning at pdp8_top.vhd(143): used explicit default value for signal \"n_sdRamRas\" because signal was never assigned a value" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 143 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1626531155671 "|pdp8_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_sdRamWe pdp8_top.vhd(144) " "VHDL Signal Declaration warning at pdp8_top.vhd(144): used explicit default value for signal \"n_sdRamWe\" because signal was never assigned a value" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 144 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1626531155671 "|pdp8_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_sdRamCe pdp8_top.vhd(145) " "VHDL Signal Declaration warning at pdp8_top.vhd(145): used explicit default value for signal \"n_sdRamCe\" because signal was never assigned a value" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 145 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1626531155671 "|pdp8_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sdRamClk pdp8_top.vhd(146) " "VHDL Signal Declaration warning at pdp8_top.vhd(146): used explicit default value for signal \"sdRamClk\" because signal was never assigned a value" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 146 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1626531155671 "|pdp8_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sdRamClkEn pdp8_top.vhd(147) " "VHDL Signal Declaration warning at pdp8_top.vhd(147): used explicit default value for signal \"sdRamClkEn\" because signal was never assigned a value" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 147 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1626531155671 "|pdp8_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sdRamAddr pdp8_top.vhd(148) " "VHDL Signal Declaration warning at pdp8_top.vhd(148): used explicit default value for signal \"sdRamAddr\" because signal was never assigned a value" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 148 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1626531155671 "|pdp8_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_rk8eSTAT pdp8_top.vhd(154) " "Verilog HDL or VHDL warning at pdp8_top.vhd(154): object \"w_rk8eSTAT\" assigned a value but never read" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1626531155671 "|pdp8_top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "w_swOPT.SP0 pdp8_top.vhd(157) " "Using initial value X (don't care) for net \"w_swOPT.SP0\" at pdp8_top.vhd(157)" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 157 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531155677 "|pdp8_top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "w_swOPT.SP1 pdp8_top.vhd(157) " "Using initial value X (don't care) for net \"w_swOPT.SP1\" at pdp8_top.vhd(157)" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 157 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531155677 "|pdp8_top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "w_swOPT.SP2 pdp8_top.vhd(157) " "Using initial value X (don't care) for net \"w_swOPT.SP2\" at pdp8_top.vhd(157)" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 157 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531155677 "|pdp8_top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "w_swOPT.SP3 pdp8_top.vhd(157) " "Using initial value X (don't care) for net \"w_swOPT.SP3\" at pdp8_top.vhd(157)" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 157 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531155677 "|pdp8_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANSITerm1 ANSITerm1:ANSITerm " "Elaborating entity \"ANSITerm1\" for hierarchy \"ANSITerm1:ANSITerm\"" {  } { { "pdp8_top.vhd" "ANSITerm" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531155702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_001 ANSITerm1:ANSITerm\|cpu_001:IOP " "Elaborating entity \"cpu_001\" for hierarchy \"ANSITerm1:ANSITerm\|cpu_001:IOP\"" {  } { { "ANSITerm/ANSITerm1.vhd" "IOP" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSITerm1.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531155715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ANSITerm1:ANSITerm\|cpu_001:IOP\|ProgramCounter:progCtr " "Elaborating entity \"ProgramCounter\" for hierarchy \"ANSITerm1:ANSITerm\|cpu_001:IOP\|ProgramCounter:progCtr\"" {  } { { "../../../../Design_A_CPU/cpu_001.vhd" "progCtr" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531155751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile ANSITerm1:ANSITerm\|cpu_001:IOP\|RegisterFile:RegFile " "Elaborating entity \"RegisterFile\" for hierarchy \"ANSITerm1:ANSITerm\|cpu_001:IOP\|RegisterFile:RegFile\"" {  } { { "../../../../Design_A_CPU/cpu_001.vhd" "RegFile" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531155753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter ANSITerm1:ANSITerm\|cpu_001:IOP\|Shifter:Shifter " "Elaborating entity \"Shifter\" for hierarchy \"ANSITerm1:ANSITerm\|cpu_001:IOP\|Shifter:Shifter\"" {  } { { "../../../../Design_A_CPU/cpu_001.vhd" "Shifter" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531155755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IOP_ROM ANSITerm1:ANSITerm\|cpu_001:IOP\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom " "Elaborating entity \"IOP_ROM\" for hierarchy \"ANSITerm1:ANSITerm\|cpu_001:IOP\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\"" {  } { { "../../../../Design_A_CPU/cpu_001.vhd" "\\GEN_512W_INST_ROM:IopRom" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531155757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ANSITerm1:ANSITerm\|cpu_001:IOP\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ANSITerm1:ANSITerm\|cpu_001:IOP\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\"" {  } { { "ANSITerm/IOP_ROM.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP_ROM.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531155812 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ANSITerm1:ANSITerm\|cpu_001:IOP\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ANSITerm1:ANSITerm\|cpu_001:IOP\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\"" {  } { { "ANSITerm/IOP_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP_ROM.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531155830 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ANSITerm1:ANSITerm\|cpu_001:IOP\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component " "Instantiated megafunction \"ANSITerm1:ANSITerm\|cpu_001:IOP\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ANSITerm/Assy_Code/PDP_Term.mif " "Parameter \"init_file\" = \"./ANSITerm/Assy_Code/PDP_Term.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155830 ""}  } { { "ANSITerm/IOP_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP_ROM.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1626531155830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uut3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uut3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uut3 " "Found entity 1: altsyncram_uut3" {  } { { "db/altsyncram_uut3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/altsyncram_uut3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531155888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531155888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uut3 ANSITerm1:ANSITerm\|cpu_001:IOP\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_uut3:auto_generated " "Elaborating entity \"altsyncram_uut3\" for hierarchy \"ANSITerm1:ANSITerm\|cpu_001:IOP\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_uut3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531155889 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 86 C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/Assy_Code/PDP_Term.mif " "Memory depth (512) in the design file differs from memory depth (86) in the Memory Initialization File \"C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/Assy_Code/PDP_Term.mif\" -- setting initial value for remaining addresses to 0" {  } { { "ANSITerm/IOP_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/IOP_ROM.vhd" 60 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1626531155893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GreyCode ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter " "Elaborating entity \"GreyCode\" for hierarchy \"ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\"" {  } { { "../../../../Design_A_CPU/cpu_001.vhd" "GreyCodeCounter" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531155927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Unit ANSITerm1:ANSITerm\|cpu_001:IOP\|ALU_Unit:ALU_Unit " "Elaborating entity \"ALU_Unit\" for hierarchy \"ANSITerm1:ANSITerm\|cpu_001:IOP\|ALU_Unit:ALU_Unit\"" {  } { { "../../../../Design_A_CPU/cpu_001.vhd" "ALU_Unit" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531155928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANSIDisplayVGA ANSITerm1:ANSITerm\|ANSIDisplayVGA:ANSIDisplay " "Elaborating entity \"ANSIDisplayVGA\" for hierarchy \"ANSITerm1:ANSITerm\|ANSIDisplayVGA:ANSIDisplay\"" {  } { { "ANSITerm/ANSITerm1.vhd" "ANSIDisplay" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSITerm1.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531155931 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "func_reset ANSIDisplayVGA.vhd(112) " "Verilog HDL or VHDL warning at ANSIDisplayVGA.vhd(112): object \"func_reset\" assigned a value but never read" {  } { { "ANSITerm/ANSIDisplayVGA/ANSIDisplayVGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/ANSIDisplayVGA.vhd" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1626531155938 "|pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dispAttRDData ANSIDisplayVGA.vhd(158) " "VHDL Signal Declaration warning at ANSIDisplayVGA.vhd(158): used implicit default value for signal \"dispAttRDData\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ANSITerm/ANSIDisplayVGA/ANSIDisplayVGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/ANSIDisplayVGA.vhd" 158 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1626531155938 "|pdp8_top|ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SansBoldRomReduced ANSITerm1:ANSITerm\|ANSIDisplayVGA:ANSIDisplay\|SansBoldRomReduced:\\GEN_REDUCED_SCHARS:fontRom " "Elaborating entity \"SansBoldRomReduced\" for hierarchy \"ANSITerm1:ANSITerm\|ANSIDisplayVGA:ANSIDisplay\|SansBoldRomReduced:\\GEN_REDUCED_SCHARS:fontRom\"" {  } { { "ANSITerm/ANSIDisplayVGA/ANSIDisplayVGA.vhd" "\\GEN_REDUCED_SCHARS:fontRom" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/ANSIDisplayVGA.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531155939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ANSITerm1:ANSITerm\|ANSIDisplayVGA:ANSIDisplay\|SansBoldRomReduced:\\GEN_REDUCED_SCHARS:fontRom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ANSITerm1:ANSITerm\|ANSIDisplayVGA:ANSIDisplay\|SansBoldRomReduced:\\GEN_REDUCED_SCHARS:fontRom\|altsyncram:altsyncram_component\"" {  } { { "ANSITerm/ANSIDisplayVGA/SansBoldRomReduced.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/SansBoldRomReduced.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531155950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ANSITerm1:ANSITerm\|ANSIDisplayVGA:ANSIDisplay\|SansBoldRomReduced:\\GEN_REDUCED_SCHARS:fontRom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ANSITerm1:ANSITerm\|ANSIDisplayVGA:ANSIDisplay\|SansBoldRomReduced:\\GEN_REDUCED_SCHARS:fontRom\|altsyncram:altsyncram_component\"" {  } { { "ANSITerm/ANSIDisplayVGA/SansBoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/SansBoldRomReduced.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531155966 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ANSITerm1:ANSITerm\|ANSIDisplayVGA:ANSIDisplay\|SansBoldRomReduced:\\GEN_REDUCED_SCHARS:fontRom\|altsyncram:altsyncram_component " "Instantiated megafunction \"ANSITerm1:ANSITerm\|ANSIDisplayVGA:ANSIDisplay\|SansBoldRomReduced:\\GEN_REDUCED_SCHARS:fontRom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ANSITerm/ANSIDisplayVGA/SansFontBoldReduced.HEX " "Parameter \"init_file\" = \"./ANSITerm/ANSIDisplayVGA/SansFontBoldReduced.HEX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531155966 ""}  } { { "ANSITerm/ANSIDisplayVGA/SansBoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/SansBoldRomReduced.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1626531155966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_irt3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_irt3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_irt3 " "Found entity 1: altsyncram_irt3" {  } { { "db/altsyncram_irt3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/altsyncram_irt3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531156024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531156024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_irt3 ANSITerm1:ANSITerm\|ANSIDisplayVGA:ANSIDisplay\|SansBoldRomReduced:\\GEN_REDUCED_SCHARS:fontRom\|altsyncram:altsyncram_component\|altsyncram_irt3:auto_generated " "Elaborating entity \"altsyncram_irt3\" for hierarchy \"ANSITerm1:ANSITerm\|ANSIDisplayVGA:ANSIDisplay\|SansBoldRomReduced:\\GEN_REDUCED_SCHARS:fontRom\|altsyncram:altsyncram_component\|altsyncram_irt3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayRam2K ANSITerm1:ANSITerm\|ANSIDisplayVGA:ANSIDisplay\|DisplayRam2K:\\GEN_2KRAM:dispCharRam " "Elaborating entity \"DisplayRam2K\" for hierarchy \"ANSITerm1:ANSITerm\|ANSIDisplayVGA:ANSIDisplay\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\"" {  } { { "ANSITerm/ANSIDisplayVGA/ANSIDisplayVGA.vhd" "\\GEN_2KRAM:dispCharRam" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/ANSIDisplayVGA.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ANSITerm1:ANSITerm\|ANSIDisplayVGA:ANSIDisplay\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ANSITerm1:ANSITerm\|ANSIDisplayVGA:ANSIDisplay\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\"" {  } { { "ANSITerm/ANSIDisplayVGA/DisplayRam2K.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/DisplayRam2K.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156037 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ANSITerm1:ANSITerm\|ANSIDisplayVGA:ANSIDisplay\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ANSITerm1:ANSITerm\|ANSIDisplayVGA:ANSIDisplay\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\"" {  } { { "ANSITerm/ANSIDisplayVGA/DisplayRam2K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/DisplayRam2K.vhd" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156054 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ANSITerm1:ANSITerm\|ANSIDisplayVGA:ANSIDisplay\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component " "Instantiated megafunction \"ANSITerm1:ANSITerm\|ANSIDisplayVGA:ANSIDisplay\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531156054 ""}  } { { "ANSITerm/ANSIDisplayVGA/DisplayRam2K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/DisplayRam2K.vhd" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1626531156054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ldr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ldr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ldr3 " "Found entity 1: altsyncram_ldr3" {  } { { "db/altsyncram_ldr3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/altsyncram_ldr3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531156110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531156110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ldr3 ANSITerm1:ANSITerm\|ANSIDisplayVGA:ANSIDisplay\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\|altsyncram_ldr3:auto_generated " "Elaborating entity \"altsyncram_ldr3\" for hierarchy \"ANSITerm1:ANSITerm\|ANSIDisplayVGA:ANSIDisplay\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\|altsyncram_ldr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Wrap_Keyboard ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD " "Elaborating entity \"Wrap_Keyboard\" for hierarchy \"ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\"" {  } { { "ANSITerm/ANSITerm1.vhd" "KEYBOARD" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSITerm1.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard_to_ascii ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard " "Elaborating entity \"ps2_keyboard_to_ascii\" for hierarchy \"ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\"" {  } { { "ANSITerm/ps2_Wrapped/Wrap_Keyboard.vhd" "ps2Keyboard" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ps2_Wrapped/Wrap_Keyboard.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0 " "Elaborating entity \"ps2_keyboard\" for hierarchy \"ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\"" {  } { { "ANSITerm/ps2_Wrapped/ps2_keyboard_to_ascii.vhd" "ps2_keyboard_0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ps2_Wrapped/ps2_keyboard_to_ascii.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk " "Elaborating entity \"debounce\" for hierarchy \"ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\"" {  } { { "ANSITerm/ps2_Wrapped/ps2_keyboard.vhd" "debounce_ps2_clk" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ps2_Wrapped/ps2_keyboard.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufferedUART ANSITerm1:ANSITerm\|bufferedUART:UART " "Elaborating entity \"bufferedUART\" for hierarchy \"ANSITerm1:ANSITerm\|bufferedUART:UART\"" {  } { { "ANSITerm/ANSITerm1.vhd" "UART" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSITerm1.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudRate6850 ANSITerm1:ANSITerm\|BaudRate6850:BAUDRATEGEN " "Elaborating entity \"BaudRate6850\" for hierarchy \"ANSITerm1:ANSITerm\|BaudRate6850:BAUDRATEGEN\"" {  } { { "ANSITerm/ANSITerm1.vhd" "BAUDRATEGEN" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSITerm1.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncePBSWitches debouncePBSWitches:debounceCtrlSwitches " "Elaborating entity \"debouncePBSWitches\" for hierarchy \"debouncePBSWitches:debounceCtrlSwitches\"" {  } { { "pdp8_top.vhd" "debounceCtrlSwitches" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounceSW debouncePBSWitches:debounceCtrlSwitches\|debounceSW:debounceSw5 " "Elaborating entity \"debounceSW\" for hierarchy \"debouncePBSWitches:debounceCtrlSwitches\|debounceSW:debounceSw5\"" {  } { { "DebounceFPSwitches.vhd" "debounceSw5" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/DebounceFPSwitches.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ePDP8 ePDP8:iPDP8 A:rtl " "Elaborating entity \"ePDP8\" using architecture \"A:rtl\" for hierarchy \"ePDP8:iPDP8\"" {  } { { "pdp8_top.vhd" "iPDP8" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 295 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156154 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "lprDSR pdp8.vhd(87) " "VHDL Signal Declaration warning at pdp8.vhd(87): used implicit default value for signal \"lprDSR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../pdp8/pdp8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/pdp8.vhd" 87 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1626531156160 "|pdp8_top|ePDP8:iPDP8"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "lprTXD pdp8.vhd(89) " "VHDL Signal Declaration warning at pdp8.vhd(89): used implicit default value for signal \"lprTXD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../pdp8/pdp8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/pdp8.vhd" 89 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1626531156160 "|pdp8_top|ePDP8:iPDP8"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ptrRTS pdp8.vhd(94) " "VHDL Signal Declaration warning at pdp8.vhd(94): used implicit default value for signal \"ptrRTS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../pdp8/pdp8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/pdp8.vhd" 94 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1626531156160 "|pdp8_top|ePDP8:iPDP8"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ptrTXD pdp8.vhd(96) " "VHDL Signal Declaration warning at pdp8.vhd(96): used implicit default value for signal \"ptrTXD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../pdp8/pdp8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/pdp8.vhd" 96 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1626531156160 "|pdp8_top|ePDP8:iPDP8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "eBUSMUX ePDP8:iPDP8\|eBUSMUX:iBUSMUX A:rtl " "Elaborating entity \"eBUSMUX\" using architecture \"A:rtl\" for hierarchy \"ePDP8:iPDP8\|eBUSMUX:iBUSMUX\"" {  } { { "../pdp8/pdp8.vhd" "iBUSMUX" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/pdp8.vhd" 187 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "eKL8E ePDP8:iPDP8\|eKL8E:iTTY1 A:rtl " "Elaborating entity \"eKL8E\" using architecture \"A:rtl\" for hierarchy \"ePDP8:iPDP8\|eKL8E:iTTY1\"" {  } { { "../pdp8/pdp8.vhd" "iTTY1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/pdp8.vhd" 209 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156169 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rts kl8e.vhd(62) " "VHDL Signal Declaration warning at kl8e.vhd(62): used implicit default value for signal \"rts\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../pdp8/kl8e.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/kl8e.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1626531156171 "|pdp8_top|ePDP8:iPDP8|eKL8E:iTTY1"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "txDEV kl8e.vhd(133) " "VHDL warning at kl8e.vhd(133): sensitivity list already contains txDEV" {  } { { "../pdp8/kl8e.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/kl8e.vhd" 133 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531156171 "|pdp8_top|ePDP8:iPDP8|eKL8E:iTTY1"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "rxDEV kl8e.vhd(133) " "VHDL warning at kl8e.vhd(133): sensitivity list already contains rxDEV" {  } { { "../pdp8/kl8e.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/kl8e.vhd" 133 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531156171 "|pdp8_top|ePDP8:iPDP8|eKL8E:iTTY1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eUART_BRG ePDP8:iPDP8\|eKL8E:iTTY1\|eUART_BRG:iKL8E_BRG " "Elaborating entity \"eUART_BRG\" for hierarchy \"ePDP8:iPDP8\|eKL8E:iTTY1\|eUART_BRG:iKL8E_BRG\"" {  } { { "../pdp8/kl8e.vhd" "iKL8E_BRG" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/kl8e.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eKL8E_RX ePDP8:iPDP8\|eKL8E:iTTY1\|eKL8E_RX:iKL8E_RX " "Elaborating entity \"eKL8E_RX\" for hierarchy \"ePDP8:iPDP8\|eKL8E:iTTY1\|eKL8E_RX:iKL8E_RX\"" {  } { { "../pdp8/kl8e.vhd" "iKL8E_RX" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/kl8e.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eUART_RX ePDP8:iPDP8\|eKL8E:iTTY1\|eKL8E_RX:iKL8E_RX\|eUART_RX:iUART_RX " "Elaborating entity \"eUART_RX\" for hierarchy \"ePDP8:iPDP8\|eKL8E:iTTY1\|eKL8E_RX:iKL8E_RX\|eUART_RX:iUART_RX\"" {  } { { "../pdp8/kl8e/kl8e_rx.vhd" "iUART_RX" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/kl8e/kl8e_rx.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eKL8E_TX ePDP8:iPDP8\|eKL8E:iTTY1\|eKL8E_TX:iKL8E_TX " "Elaborating entity \"eKL8E_TX\" for hierarchy \"ePDP8:iPDP8\|eKL8E:iTTY1\|eKL8E_TX:iKL8E_TX\"" {  } { { "../pdp8/kl8e.vhd" "iKL8E_TX" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/kl8e.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eUART_TX ePDP8:iPDP8\|eKL8E:iTTY1\|eKL8E_TX:iKL8E_TX\|eUART_TX:iUART_TX " "Elaborating entity \"eUART_TX\" for hierarchy \"ePDP8:iPDP8\|eKL8E:iTTY1\|eKL8E_TX:iKL8E_TX\|eUART_TX:iUART_TX\"" {  } { { "../pdp8/kl8e/kl8e_tx.vhd" "iUART_TX" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/kl8e/kl8e_tx.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "eDK8E ePDP8:iPDP8\|eDK8E:iRTC A:rtl " "Elaborating entity \"eDK8E\" using architecture \"A:rtl\" for hierarchy \"ePDP8:iPDP8\|eDK8E:iRTC\"" {  } { { "../pdp8/pdp8.vhd" "iRTC" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/pdp8.vhd" 278 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156205 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clkTRIG dk8e.vhd(78) " "VHDL Signal Declaration warning at dk8e.vhd(78): used implicit default value for signal \"clkTRIG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../pdp8/dk8e.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/dk8e.vhd" 78 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1626531156207 "|pdp8_top|ePDP8:iPDP8|eDK8E:iRTC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clkEnMUX dk8e.vhd(103) " "Verilog HDL or VHDL warning at dk8e.vhd(103): object \"clkEnMUX\" assigned a value but never read" {  } { { "../pdp8/dk8e.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/dk8e.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1626531156207 "|pdp8_top|ePDP8:iPDP8|eDK8E:iRTC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "eKC8E ePDP8:iPDP8\|eKC8E:iPANEL A:rtl " "Elaborating entity \"eKC8E\" using architecture \"A:rtl\" for hierarchy \"ePDP8:iPDP8\|eKC8E:iPANEL\"" {  } { { "../pdp8/pdp8.vhd" "iPANEL" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/pdp8.vhd" 292 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "eCPU ePDP8:iPDP8\|eCPU:iCPU A:rtl " "Elaborating entity \"eCPU\" using architecture \"A:rtl\" for hierarchy \"ePDP8:iPDP8\|eCPU:iCPU\"" {  } { { "../pdp8/pdp8.vhd" "iCPU" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/pdp8.vhd" 307 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156214 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FZ cpu.vhd(189) " "Verilog HDL or VHDL warning at cpu.vhd(189): object \"FZ\" assigned a value but never read" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1626531156226 "|pdp8_top|ePDP8:iPDP8|eCPU:iCPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oops cpu.vhd(335) " "Verilog HDL or VHDL warning at cpu.vhd(335): object \"oops\" assigned a value but never read" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 335 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1626531156226 "|pdp8_top|ePDP8:iPDP8|eCPU:iCPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastdma cpu.vhd(5666) " "Verilog HDL or VHDL warning at cpu.vhd(5666): object \"lastdma\" assigned a value but never read" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 5666 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1626531156226 "|pdp8_top|ePDP8:iPDP8|eCPU:iCPU"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "dev cpu.vhd(5899) " "VHDL warning at cpu.vhd(5899): sensitivity list already contains dev" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 5899 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531156226 "|pdp8_top|ePDP8:iPDP8|eCPU:iCPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MD cpu.vhd(5936) " "VHDL Process Statement warning at cpu.vhd(5936): inferring latch(es) for signal or variable \"MD\", which holds its previous value in one or more paths through the process" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 5936 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1626531156226 "|pdp8_top|ePDP8:iPDP8|eCPU:iCPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MD\[11\] cpu.vhd(5936) " "Inferred latch for \"MD\[11\]\" at cpu.vhd(5936)" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 5936 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531156226 "|pdp8_top|ePDP8:iPDP8|eCPU:iCPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MD\[10\] cpu.vhd(5936) " "Inferred latch for \"MD\[10\]\" at cpu.vhd(5936)" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 5936 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531156226 "|pdp8_top|ePDP8:iPDP8|eCPU:iCPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MD\[9\] cpu.vhd(5936) " "Inferred latch for \"MD\[9\]\" at cpu.vhd(5936)" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 5936 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531156226 "|pdp8_top|ePDP8:iPDP8|eCPU:iCPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MD\[8\] cpu.vhd(5936) " "Inferred latch for \"MD\[8\]\" at cpu.vhd(5936)" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 5936 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531156226 "|pdp8_top|ePDP8:iPDP8|eCPU:iCPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MD\[7\] cpu.vhd(5936) " "Inferred latch for \"MD\[7\]\" at cpu.vhd(5936)" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 5936 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531156226 "|pdp8_top|ePDP8:iPDP8|eCPU:iCPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MD\[6\] cpu.vhd(5936) " "Inferred latch for \"MD\[6\]\" at cpu.vhd(5936)" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 5936 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531156226 "|pdp8_top|ePDP8:iPDP8|eCPU:iCPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MD\[5\] cpu.vhd(5936) " "Inferred latch for \"MD\[5\]\" at cpu.vhd(5936)" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 5936 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531156226 "|pdp8_top|ePDP8:iPDP8|eCPU:iCPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MD\[4\] cpu.vhd(5936) " "Inferred latch for \"MD\[4\]\" at cpu.vhd(5936)" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 5936 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531156226 "|pdp8_top|ePDP8:iPDP8|eCPU:iCPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MD\[3\] cpu.vhd(5936) " "Inferred latch for \"MD\[3\]\" at cpu.vhd(5936)" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 5936 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531156226 "|pdp8_top|ePDP8:iPDP8|eCPU:iCPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MD\[2\] cpu.vhd(5936) " "Inferred latch for \"MD\[2\]\" at cpu.vhd(5936)" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 5936 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531156226 "|pdp8_top|ePDP8:iPDP8|eCPU:iCPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MD\[1\] cpu.vhd(5936) " "Inferred latch for \"MD\[1\]\" at cpu.vhd(5936)" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 5936 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531156226 "|pdp8_top|ePDP8:iPDP8|eCPU:iCPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MD\[0\] cpu.vhd(5936) " "Inferred latch for \"MD\[0\]\" at cpu.vhd(5936)" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 5936 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531156226 "|pdp8_top|ePDP8:iPDP8|eCPU:iCPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "eALU ePDP8:iPDP8\|eCPU:iCPU\|eALU:iALU A:rtl " "Elaborating entity \"eALU\" using architecture \"A:rtl\" for hierarchy \"ePDP8:iPDP8\|eCPU:iCPU\|eALU:iALU\"" {  } { { "../pdp8/cpu/cpu.vhd" "iALU" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 561 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "eCTRLFF ePDP8:iPDP8\|eCPU:iCPU\|eCTRLFF:iCTRLFF A:rtl " "Elaborating entity \"eCTRLFF\" using architecture \"A:rtl\" for hierarchy \"ePDP8:iPDP8\|eCPU:iCPU\|eCTRLFF:iCTRLFF\"" {  } { { "../pdp8/cpu/cpu.vhd" "iCTRLFF" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 592 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "eEAE ePDP8:iPDP8\|eCPU:iCPU\|eEAE:iEAE A:rtl " "Elaborating entity \"eEAE\" using architecture \"A:rtl\" for hierarchy \"ePDP8:iPDP8\|eCPU:iCPU\|eEAE:iEAE\"" {  } { { "../pdp8/cpu/cpu.vhd" "iEAE" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 602 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "eEMODE ePDP8:iPDP8\|eCPU:iCPU\|eEMODE:iEMODE A:rtl " "Elaborating entity \"eEMODE\" using architecture \"A:rtl\" for hierarchy \"ePDP8:iPDP8\|eCPU:iCPU\|eEMODE:iEMODE\"" {  } { { "../pdp8/cpu/cpu.vhd" "iEMODE" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 615 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "eFZ ePDP8:iPDP8\|eCPU:iCPU\|eFZ:iFZ A:rtl " "Elaborating entity \"eFZ\" using architecture \"A:rtl\" for hierarchy \"ePDP8:iPDP8\|eCPU:iCPU\|eFZ:iFZ\"" {  } { { "../pdp8/cpu/cpu.vhd" "iFZ" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 625 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "eGTF ePDP8:iPDP8\|eCPU:iCPU\|eGTF:iGTF A:rtl " "Elaborating entity \"eGTF\" using architecture \"A:rtl\" for hierarchy \"ePDP8:iPDP8\|eCPU:iCPU\|eGTF:iGTF\"" {  } { { "../pdp8/cpu/cpu.vhd" "iGTF" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 635 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "eHLTTRP ePDP8:iPDP8\|eCPU:iCPU\|eHLTTRP:iHLTTRP A:rtl " "Elaborating entity \"eHLTTRP\" using architecture \"A:rtl\" for hierarchy \"ePDP8:iPDP8\|eCPU:iCPU\|eHLTTRP:iHLTTRP\"" {  } { { "../pdp8/cpu/cpu.vhd" "iHLTTRP" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 646 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ePC ePDP8:iPDP8\|eCPU:iCPU\|ePC:iPC A:rtl " "Elaborating entity \"ePC\" using architecture \"A:rtl\" for hierarchy \"ePDP8:iPDP8\|eCPU:iCPU\|ePC:iPC\"" {  } { { "../pdp8/cpu/cpu.vhd" "iPC" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 656 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "eMQ ePDP8:iPDP8\|eCPU:iCPU\|eMQ:iMQ A:rtl " "Elaborating entity \"eMQ\" using architecture \"A:rtl\" for hierarchy \"ePDP8:iPDP8\|eCPU:iCPU\|eMQ:iMQ\"" {  } { { "../pdp8/cpu/cpu.vhd" "iMQ" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 671 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "eMQA ePDP8:iPDP8\|eCPU:iCPU\|eMQA:iMQA A:rtl " "Elaborating entity \"eMQA\" using architecture \"A:rtl\" for hierarchy \"ePDP8:iPDP8\|eCPU:iCPU\|eMQA:iMQA\"" {  } { { "../pdp8/cpu/cpu.vhd" "iMQA" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 684 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "eIE ePDP8:iPDP8\|eCPU:iCPU\|eIE:iIE A:rtl " "Elaborating entity \"eIE\" using architecture \"A:rtl\" for hierarchy \"ePDP8:iPDP8\|eCPU:iCPU\|eIE:iIE\"" {  } { { "../pdp8/cpu/cpu.vhd" "iIE" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 695 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "eII ePDP8:iPDP8\|eCPU:iCPU\|eII:iII A:rtl " "Elaborating entity \"eII\" using architecture \"A:rtl\" for hierarchy \"ePDP8:iPDP8\|eCPU:iCPU\|eII:iII\"" {  } { { "../pdp8/cpu/cpu.vhd" "iII" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 705 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "eUSRTRP ePDP8:iPDP8\|eCPU:iCPU\|eUSRTRP:iUSRTRP A:rtl " "Elaborating entity \"eUSRTRP\" using architecture \"A:rtl\" for hierarchy \"ePDP8:iPDP8\|eCPU:iCPU\|eUSRTRP:iUSRTRP\"" {  } { { "../pdp8/cpu/cpu.vhd" "iUSRTRP" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 715 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "eIR ePDP8:iPDP8\|eCPU:iCPU\|eIR:iIR A:rtl " "Elaborating entity \"eIR\" using architecture \"A:rtl\" for hierarchy \"ePDP8:iPDP8\|eCPU:iCPU\|eIR:iIR\"" {  } { { "../pdp8/cpu/cpu.vhd" "iIR" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 725 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "eMA ePDP8:iPDP8\|eCPU:iCPU\|eMA:iMA A:rtl " "Elaborating entity \"eMA\" using architecture \"A:rtl\" for hierarchy \"ePDP8:iPDP8\|eCPU:iCPU\|eMA:iMA\"" {  } { { "../pdp8/cpu/cpu.vhd" "iMA" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 736 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "eMB ePDP8:iPDP8\|eCPU:iCPU\|eMB:iMB A:rtl " "Elaborating entity \"eMB\" using architecture \"A:rtl\" for hierarchy \"ePDP8:iPDP8\|eCPU:iCPU\|eMB:iMB\"" {  } { { "../pdp8/cpu/cpu.vhd" "iMB" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 753 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "eIB ePDP8:iPDP8\|eCPU:iCPU\|eIB:iIB A:rtl " "Elaborating entity \"eIB\" using architecture \"A:rtl\" for hierarchy \"ePDP8:iPDP8\|eCPU:iCPU\|eIB:iIB\"" {  } { { "../pdp8/cpu/cpu.vhd" "iIB" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 769 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "eIF ePDP8:iPDP8\|eCPU:iCPU\|eIF:iIF A:rtl " "Elaborating entity \"eIF\" using architecture \"A:rtl\" for hierarchy \"ePDP8:iPDP8\|eCPU:iCPU\|eIF:iIF\"" {  } { { "../pdp8/cpu/cpu.vhd" "iIF" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 782 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "eID ePDP8:iPDP8\|eCPU:iCPU\|eID:iID A:rtl " "Elaborating entity \"eID\" using architecture \"A:rtl\" for hierarchy \"ePDP8:iPDP8\|eCPU:iCPU\|eID:iID\"" {  } { { "../pdp8/cpu/cpu.vhd" "iID" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 794 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "eDF ePDP8:iPDP8\|eCPU:iCPU\|eDF:iDF A:rtl " "Elaborating entity \"eDF\" using architecture \"A:rtl\" for hierarchy \"ePDP8:iPDP8\|eCPU:iCPU\|eDF:iDF\"" {  } { { "../pdp8/cpu/cpu.vhd" "iDF" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 804 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "eBTSTRP ePDP8:iPDP8\|eCPU:iCPU\|eBTSTRP:iBTSTRP A:rtl " "Elaborating entity \"eBTSTRP\" using architecture \"A:rtl\" for hierarchy \"ePDP8:iPDP8\|eCPU:iCPU\|eBTSTRP:iBTSTRP\"" {  } { { "../pdp8/cpu/cpu.vhd" "iBTSTRP" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 818 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ePDF ePDP8:iPDP8\|eCPU:iCPU\|ePDF:iPDF A:rtl " "Elaborating entity \"ePDF\" using architecture \"A:rtl\" for hierarchy \"ePDP8:iPDP8\|eCPU:iCPU\|ePDF:iPDF\"" {  } { { "../pdp8/cpu/cpu.vhd" "iPDF" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 828 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ePEX ePDP8:iPDP8\|eCPU:iCPU\|ePEX:iPEX A:rtl " "Elaborating entity \"ePEX\" using architecture \"A:rtl\" for hierarchy \"ePDP8:iPDP8\|eCPU:iCPU\|ePEX:iPEX\"" {  } { { "../pdp8/cpu/cpu.vhd" "iPEX" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 838 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ePNLTRP ePDP8:iPDP8\|eCPU:iCPU\|ePNLTRP:iPNLTRP A:rtl " "Elaborating entity \"ePNLTRP\" using architecture \"A:rtl\" for hierarchy \"ePDP8:iPDP8\|eCPU:iCPU\|ePNLTRP:iPNLTRP\"" {  } { { "../pdp8/cpu/cpu.vhd" "iPNLTRP" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 848 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ePWRTRP ePDP8:iPDP8\|eCPU:iCPU\|ePWRTRP:iPWRTRP A:rtl " "Elaborating entity \"ePWRTRP\" using architecture \"A:rtl\" for hierarchy \"ePDP8:iPDP8\|eCPU:iCPU\|ePWRTRP:iPWRTRP\"" {  } { { "../pdp8/cpu/cpu.vhd" "iPWRTRP" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 860 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "eeSC ePDP8:iPDP8\|eCPU:iCPU\|eeSC:iSC A:rtl " "Elaborating entity \"eeSC\" using architecture \"A:rtl\" for hierarchy \"ePDP8:iPDP8\|eCPU:iCPU\|eeSC:iSC\"" {  } { { "../pdp8/cpu/cpu.vhd" "iSC" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 871 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "eSF ePDP8:iPDP8\|eCPU:iCPU\|eSF:iSF A:rtl " "Elaborating entity \"eSF\" using architecture \"A:rtl\" for hierarchy \"ePDP8:iPDP8\|eCPU:iCPU\|eSF:iSF\"" {  } { { "../pdp8/cpu/cpu.vhd" "iSF" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 884 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "eSP ePDP8:iPDP8\|eCPU:iCPU\|eSP:iSP1 A:rtl " "Elaborating entity \"eSP\" using architecture \"A:rtl\" for hierarchy \"ePDP8:iPDP8\|eCPU:iCPU\|eSP:iSP1\"" {  } { { "../pdp8/cpu/cpu.vhd" "iSP1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 898 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "eSR ePDP8:iPDP8\|eCPU:iCPU\|eSR:iSR A:rtl " "Elaborating entity \"eSR\" using architecture \"A:rtl\" for hierarchy \"ePDP8:iPDP8\|eCPU:iCPU\|eSR:iSR\"" {  } { { "../pdp8/cpu/cpu.vhd" "iSR" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 922 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "eUB ePDP8:iPDP8\|eCPU:iCPU\|eUB:iUB A:rtl " "Elaborating entity \"eUB\" using architecture \"A:rtl\" for hierarchy \"ePDP8:iPDP8\|eCPU:iCPU\|eUB:iUB\"" {  } { { "../pdp8/cpu/cpu.vhd" "iUB" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 936 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "eUF ePDP8:iPDP8\|eCPU:iCPU\|eUF:iUF A:rtl " "Elaborating entity \"eUF\" using architecture \"A:rtl\" for hierarchy \"ePDP8:iPDP8\|eCPU:iCPU\|eUF:iUF\"" {  } { { "../pdp8/cpu/cpu.vhd" "iUF" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 949 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "eXMA ePDP8:iPDP8\|eCPU:iCPU\|eXMA:iXMA A:rtl " "Elaborating entity \"eXMA\" using architecture \"A:rtl\" for hierarchy \"ePDP8:iPDP8\|eCPU:iCPU\|eXMA:iXMA\"" {  } { { "../pdp8/cpu/cpu.vhd" "iXMA" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 961 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "eMS8C ePDP8:iPDP8\|eMS8C:iRAM A:rtl " "Elaborating entity \"eMS8C\" using architecture \"A:rtl\" for hierarchy \"ePDP8:iPDP8\|eMS8C:iRAM\"" {  } { { "../pdp8/pdp8.vhd" "iRAM" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/pdp8.vhd" 321 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "eRK8E ePDP8:iPDP8\|eRK8E:iDISK A:rtl " "Elaborating entity \"eRK8E\" using architecture \"A:rtl\" for hierarchy \"ePDP8:iPDP8\|eRK8E:iDISK\"" {  } { { "../pdp8/pdp8.vhd" "iDISK" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/pdp8.vhd" 331 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156310 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shiftEN rk8e.vhd(232) " "Verilog HDL or VHDL warning at rk8e.vhd(232): object \"shiftEN\" assigned a value but never read" {  } { { "../pdp8/rk8e.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e.vhd" 232 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1626531156316 "|pdp8_top|ePDP8:iPDP8|eRK8E:iDISK"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shiftCNT rk8e.vhd(233) " "Verilog HDL or VHDL warning at rk8e.vhd(233): object \"shiftCNT\" assigned a value but never read" {  } { { "../pdp8/rk8e.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e.vhd" 233 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1626531156316 "|pdp8_top|ePDP8:iPDP8|eRK8E:iDISK"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "rk8e.vhd(645) " "Verilog HDL or VHDL warning at rk8e.vhd(645): conditional expression evaluates to a constant" {  } { { "../pdp8/rk8e.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e.vhd" 645 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1626531156316 "|pdp8_top|ePDP8:iPDP8|eRK8E:iDISK"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "rk8e.vhd(686) " "Verilog HDL or VHDL warning at rk8e.vhd(686): conditional expression evaluates to a constant" {  } { { "../pdp8/rk8e.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e.vhd" 686 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1626531156316 "|pdp8_top|ePDP8:iPDP8|eRK8E:iDISK"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "rk8e.vhd(707) " "Verilog HDL or VHDL warning at rk8e.vhd(707): conditional expression evaluates to a constant" {  } { { "../pdp8/rk8e.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e.vhd" 707 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1626531156316 "|pdp8_top|ePDP8:iPDP8|eRK8E:iDISK"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "rk8e.vhd(753) " "Verilog HDL or VHDL warning at rk8e.vhd(753): conditional expression evaluates to a constant" {  } { { "../pdp8/rk8e.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e.vhd" 753 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1626531156316 "|pdp8_top|ePDP8:iPDP8|eRK8E:iDISK"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "rk8e.vhd(855) " "Verilog HDL or VHDL warning at rk8e.vhd(855): conditional expression evaluates to a constant" {  } { { "../pdp8/rk8e.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e.vhd" 855 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1626531156316 "|pdp8_top|ePDP8:iPDP8|eRK8E:iDISK"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "rk8e.vhd(885) " "Verilog HDL or VHDL warning at rk8e.vhd(885): conditional expression evaluates to a constant" {  } { { "../pdp8/rk8e.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e.vhd" 885 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1626531156316 "|pdp8_top|ePDP8:iPDP8|eRK8E:iDISK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "eRK05 ePDP8:iPDP8\|eRK8E:iDISK\|eRK05:iRK05_0 A:rtl " "Elaborating entity \"eRK05\" using architecture \"A:rtl\" for hierarchy \"ePDP8:iPDP8\|eRK8E:iDISK\|eRK05:iRK05_0\"" {  } { { "../pdp8/rk8e.vhd" "iRK05_0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e.vhd" 1120 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "eSD ePDP8:iPDP8\|eRK8E:iDISK\|eSD:iSD A:rtl " "Elaborating entity \"eSD\" using architecture \"A:rtl\" for hierarchy \"ePDP8:iPDP8\|eRK8E:iDISK\|eSD:iSD\"" {  } { { "../pdp8/rk8e.vhd" "iSD" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e.vhd" 1212 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "eSDSPI ePDP8:iPDP8\|eRK8E:iDISK\|eSD:iSD\|eSDSPI:iSDSPI A:rtl " "Elaborating entity \"eSDSPI\" using architecture \"A:rtl\" for hierarchy \"ePDP8:iPDP8\|eRK8E:iDISK\|eSD:iSD\|eSDSPI:iSDSPI\"" {  } { { "../pdp8/rk8e/sd.vhd" "iSDSPI" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/sd.vhd" 1416 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531156343 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ANSITerm1:ANSITerm\|bufferedUART:UART\|rxBuffer_rtl_0 " "Inferred dual-clock RAM node \"ANSITerm1:ANSITerm\|bufferedUART:UART\|rxBuffer_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1626531159006 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ANSITerm1:ANSITerm\|cpu_001:IOP\|w_ProgCtr\[9\] " "Synthesized away node \"ANSITerm1:ANSITerm\|cpu_001:IOP\|w_ProgCtr\[9\]\"" {  } { { "../../../../Design_A_CPU/cpu_001.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 45 -1 0 } } { "ANSITerm/ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSITerm1.vhd" 108 0 0 } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531174178 "|pdp8_top|ANSITerm1:ANSITerm|cpu_001:IOP|w_ProgCtr[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ANSITerm1:ANSITerm\|cpu_001:IOP\|w_ProgCtr\[10\] " "Synthesized away node \"ANSITerm1:ANSITerm\|cpu_001:IOP\|w_ProgCtr\[10\]\"" {  } { { "../../../../Design_A_CPU/cpu_001.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 45 -1 0 } } { "ANSITerm/ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSITerm1.vhd" 108 0 0 } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531174178 "|pdp8_top|ANSITerm1:ANSITerm|cpu_001:IOP|w_ProgCtr[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ANSITerm1:ANSITerm\|cpu_001:IOP\|w_ProgCtr\[11\] " "Synthesized away node \"ANSITerm1:ANSITerm\|cpu_001:IOP\|w_ProgCtr\[11\]\"" {  } { { "../../../../Design_A_CPU/cpu_001.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 45 -1 0 } } { "ANSITerm/ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSITerm1.vhd" 108 0 0 } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531174178 "|pdp8_top|ANSITerm1:ANSITerm|cpu_001:IOP|w_ProgCtr[11]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1626531174178 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1626531174178 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ePDP8:iPDP8\|eMS8C:iRAM\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ePDP8:iPDP8\|eMS8C:iRAM\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626531174595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626531174595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626531174595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32768 " "Parameter NUMWORDS_A set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626531174595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626531174595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626531174595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626531174595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626531174595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626531174595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626531174595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/pdp8_top.ram0_eMS8C_77b09fb_0.hdl.mif " "Parameter INIT_FILE set to db/pdp8_top.ram0_eMS8C_77b09fb_0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626531174595 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1626531174595 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ANSITerm1:ANSITerm\|bufferedUART:UART\|rxBuffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ANSITerm1:ANSITerm\|bufferedUART:UART\|rxBuffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626531174595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626531174595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626531174595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626531174595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626531174595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626531174595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626531174595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626531174595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626531174595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626531174595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626531174595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626531174595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626531174595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626531174595 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1626531174595 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1626531174595 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ePDP8:iPDP8\|eCPU:iCPU\|eEAE:iEAE\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ePDP8:iPDP8\|eCPU:iCPU\|eEAE:iEAE\|Mult0\"" {  } { { "../pdp8/cpu/eae.vhd" "Mult0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/eae.vhd" 307 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531174597 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ANSITerm1:ANSITerm\|ANSIDisplayVGA:ANSIDisplay\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ANSITerm1:ANSITerm\|ANSIDisplayVGA:ANSIDisplay\|Mod0\"" {  } { { "ANSITerm/ANSIDisplayVGA/ANSIDisplayVGA.vhd" "Mod0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/ANSIDisplayVGA.vhd" 329 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531174597 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ANSITerm1:ANSITerm\|ANSIDisplayVGA:ANSIDisplay\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ANSITerm1:ANSITerm\|ANSIDisplayVGA:ANSIDisplay\|Mod1\"" {  } { { "ANSITerm/ANSIDisplayVGA/ANSIDisplayVGA.vhd" "Mod1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/ANSIDisplayVGA.vhd" 330 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531174597 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1626531174597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ePDP8:iPDP8\|eMS8C:iRAM\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"ePDP8:iPDP8\|eMS8C:iRAM\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531174619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ePDP8:iPDP8\|eMS8C:iRAM\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"ePDP8:iPDP8\|eMS8C:iRAM\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531174619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531174619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531174619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32768 " "Parameter \"NUMWORDS_A\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531174619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531174619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531174619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531174619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531174619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531174619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531174619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/pdp8_top.ram0_eMS8C_77b09fb_0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/pdp8_top.ram0_eMS8C_77b09fb_0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531174619 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1626531174619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_73d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_73d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_73d1 " "Found entity 1: altsyncram_73d1" {  } { { "db/altsyncram_73d1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/altsyncram_73d1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531174684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531174684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/decode_msa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531174750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531174750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/decode_f8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531174808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531174808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hob " "Found entity 1: mux_hob" {  } { { "db/mux_hob.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/mux_hob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531174870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531174870 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ANSITerm1:ANSITerm\|bufferedUART:UART\|altsyncram:rxBuffer_rtl_0 " "Elaborated megafunction instantiation \"ANSITerm1:ANSITerm\|bufferedUART:UART\|altsyncram:rxBuffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531174880 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ANSITerm1:ANSITerm\|bufferedUART:UART\|altsyncram:rxBuffer_rtl_0 " "Instantiated megafunction \"ANSITerm1:ANSITerm\|bufferedUART:UART\|altsyncram:rxBuffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531174880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531174880 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1626531174880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ce1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ce1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ce1 " "Found entity 1: altsyncram_3ce1" {  } { { "db/altsyncram_3ce1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/altsyncram_3ce1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531174937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531174937 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ePDP8:iPDP8\|eCPU:iCPU\|eEAE:iEAE\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ePDP8:iPDP8\|eCPU:iCPU\|eEAE:iEAE\|lpm_mult:Mult0\"" {  } { { "../pdp8/cpu/eae.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/eae.vhd" 307 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531174984 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ePDP8:iPDP8\|eCPU:iCPU\|eEAE:iEAE\|lpm_mult:Mult0 " "Instantiated megafunction \"ePDP8:iPDP8\|eCPU:iCPU\|eEAE:iEAE\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531174984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531174984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531174984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531174984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531174984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531174984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531174984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531174984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531174984 ""}  } { { "../pdp8/cpu/eae.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/eae.vhd" 307 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1626531174984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_vct.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_vct.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_vct " "Found entity 1: mult_vct" {  } { { "db/mult_vct.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/mult_vct.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531175044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531175044 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ANSITerm1:ANSITerm\|ANSIDisplayVGA:ANSIDisplay\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ANSITerm1:ANSITerm\|ANSIDisplayVGA:ANSIDisplay\|lpm_divide:Mod0\"" {  } { { "ANSITerm/ANSIDisplayVGA/ANSIDisplayVGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/ANSIDisplayVGA.vhd" 329 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531175084 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ANSITerm1:ANSITerm\|ANSIDisplayVGA:ANSIDisplay\|lpm_divide:Mod0 " "Instantiated megafunction \"ANSITerm1:ANSITerm\|ANSIDisplayVGA:ANSIDisplay\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531175084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531175084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531175084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626531175084 ""}  } { { "ANSITerm/ANSIDisplayVGA/ANSIDisplayVGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/ANSIDisplayVGA.vhd" 329 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1626531175084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_icm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_icm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_icm " "Found entity 1: lpm_divide_icm" {  } { { "db/lpm_divide_icm.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/lpm_divide_icm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531175145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531175145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531175163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531175163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2af " "Found entity 1: alt_u_div_2af" {  } { { "db/alt_u_div_2af.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/alt_u_div_2af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531175193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531175193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531175256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531175256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626531175321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531175321 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_PS2_CLK " "bidirectional pin \"io_PS2_CLK\" has no driver" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1626531176271 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_PS2_DAT " "bidirectional pin \"io_PS2_DAT\" has no driver" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 132 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1626531176271 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_sramData\[0\] " "bidirectional pin \"io_sramData\[0\]\" has no driver" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1626531176271 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_sramData\[1\] " "bidirectional pin \"io_sramData\[1\]\" has no driver" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1626531176271 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_sramData\[2\] " "bidirectional pin \"io_sramData\[2\]\" has no driver" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1626531176271 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_sramData\[3\] " "bidirectional pin \"io_sramData\[3\]\" has no driver" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1626531176271 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_sramData\[4\] " "bidirectional pin \"io_sramData\[4\]\" has no driver" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1626531176271 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_sramData\[5\] " "bidirectional pin \"io_sramData\[5\]\" has no driver" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1626531176271 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_sramData\[6\] " "bidirectional pin \"io_sramData\[6\]\" has no driver" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1626531176271 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_sramData\[7\] " "bidirectional pin \"io_sramData\[7\]\" has no driver" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1626531176271 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1626531176271 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../pdp8/rk8e/sdspi.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/sdspi.vhd" 66 -1 0 } } { "../pdp8/rk8e/sdspi.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/sdspi.vhd" 95 -1 0 } } { "../pdp8/kl8e/kl8e_rx.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/kl8e/kl8e_rx.vhd" 216 -1 0 } } { "ANSITerm/ANSIDisplayVGA/ANSIDisplayVGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSIDisplayVGA/ANSIDisplayVGA.vhd" 540 -1 0 } } { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 5671 -1 0 } } { "../pdp8/rk8e.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e.vhd" 563 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1626531176339 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1626531176339 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_TTY1_RTS_Ser GND " "Pin \"o_TTY1_RTS_Ser\" is stuck at GND" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626531182666 "|pdp8_top|o_TTY1_RTS_Ser"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_sramAddress\[0\] GND " "Pin \"o_sramAddress\[0\]\" is stuck at GND" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626531182666 "|pdp8_top|o_sramAddress[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_sramAddress\[1\] GND " "Pin \"o_sramAddress\[1\]\" is stuck at GND" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626531182666 "|pdp8_top|o_sramAddress[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_sramAddress\[2\] GND " "Pin \"o_sramAddress\[2\]\" is stuck at GND" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626531182666 "|pdp8_top|o_sramAddress[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_sramAddress\[3\] GND " "Pin \"o_sramAddress\[3\]\" is stuck at GND" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626531182666 "|pdp8_top|o_sramAddress[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_sramAddress\[4\] GND " "Pin \"o_sramAddress\[4\]\" is stuck at GND" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626531182666 "|pdp8_top|o_sramAddress[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_sramAddress\[5\] GND " "Pin \"o_sramAddress\[5\]\" is stuck at GND" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626531182666 "|pdp8_top|o_sramAddress[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_sramAddress\[6\] GND " "Pin \"o_sramAddress\[6\]\" is stuck at GND" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626531182666 "|pdp8_top|o_sramAddress[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_sramAddress\[7\] GND " "Pin \"o_sramAddress\[7\]\" is stuck at GND" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626531182666 "|pdp8_top|o_sramAddress[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_sramAddress\[8\] GND " "Pin \"o_sramAddress\[8\]\" is stuck at GND" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626531182666 "|pdp8_top|o_sramAddress[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_sramAddress\[9\] GND " "Pin \"o_sramAddress\[9\]\" is stuck at GND" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626531182666 "|pdp8_top|o_sramAddress[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_sramAddress\[10\] GND " "Pin \"o_sramAddress\[10\]\" is stuck at GND" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626531182666 "|pdp8_top|o_sramAddress[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_sramAddress\[11\] GND " "Pin \"o_sramAddress\[11\]\" is stuck at GND" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626531182666 "|pdp8_top|o_sramAddress[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_sramAddress\[12\] GND " "Pin \"o_sramAddress\[12\]\" is stuck at GND" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626531182666 "|pdp8_top|o_sramAddress[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_sramAddress\[13\] GND " "Pin \"o_sramAddress\[13\]\" is stuck at GND" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626531182666 "|pdp8_top|o_sramAddress[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_sramAddress\[14\] GND " "Pin \"o_sramAddress\[14\]\" is stuck at GND" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626531182666 "|pdp8_top|o_sramAddress[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_sramAddress\[15\] GND " "Pin \"o_sramAddress\[15\]\" is stuck at GND" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626531182666 "|pdp8_top|o_sramAddress[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_sramAddress\[16\] GND " "Pin \"o_sramAddress\[16\]\" is stuck at GND" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626531182666 "|pdp8_top|o_sramAddress[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_sramAddress\[17\] GND " "Pin \"o_sramAddress\[17\]\" is stuck at GND" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626531182666 "|pdp8_top|o_sramAddress[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_sramAddress\[18\] GND " "Pin \"o_sramAddress\[18\]\" is stuck at GND" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626531182666 "|pdp8_top|o_sramAddress[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_sramAddress\[19\] GND " "Pin \"o_sramAddress\[19\]\" is stuck at GND" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626531182666 "|pdp8_top|o_sramAddress[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_sRamWE_n VCC " "Pin \"o_sRamWE_n\" is stuck at VCC" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626531182666 "|pdp8_top|o_sRamWE_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_sRamCS_n VCC " "Pin \"o_sRamCS_n\" is stuck at VCC" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626531182666 "|pdp8_top|o_sRamCS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_sRamOE_n VCC " "Pin \"o_sRamOE_n\" is stuck at VCC" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626531182666 "|pdp8_top|o_sRamOE_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_sdRamCas VCC " "Pin \"n_sdRamCas\" is stuck at VCC" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626531182666 "|pdp8_top|n_sdRamCas"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_sdRamRas VCC " "Pin \"n_sdRamRas\" is stuck at VCC" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626531182666 "|pdp8_top|n_sdRamRas"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_sdRamWe VCC " "Pin \"n_sdRamWe\" is stuck at VCC" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626531182666 "|pdp8_top|n_sdRamWe"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_sdRamCe VCC " "Pin \"n_sdRamCe\" is stuck at VCC" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626531182666 "|pdp8_top|n_sdRamCe"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamClk VCC " "Pin \"sdRamClk\" is stuck at VCC" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626531182666 "|pdp8_top|sdRamClk"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamClkEn VCC " "Pin \"sdRamClkEn\" is stuck at VCC" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626531182666 "|pdp8_top|sdRamClkEn"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[0\] GND " "Pin \"sdRamAddr\[0\]\" is stuck at GND" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626531182666 "|pdp8_top|sdRamAddr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[1\] GND " "Pin \"sdRamAddr\[1\]\" is stuck at GND" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626531182666 "|pdp8_top|sdRamAddr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[2\] GND " "Pin \"sdRamAddr\[2\]\" is stuck at GND" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626531182666 "|pdp8_top|sdRamAddr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[3\] GND " "Pin \"sdRamAddr\[3\]\" is stuck at GND" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626531182666 "|pdp8_top|sdRamAddr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[4\] GND " "Pin \"sdRamAddr\[4\]\" is stuck at GND" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626531182666 "|pdp8_top|sdRamAddr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[5\] GND " "Pin \"sdRamAddr\[5\]\" is stuck at GND" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626531182666 "|pdp8_top|sdRamAddr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[6\] GND " "Pin \"sdRamAddr\[6\]\" is stuck at GND" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626531182666 "|pdp8_top|sdRamAddr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[7\] GND " "Pin \"sdRamAddr\[7\]\" is stuck at GND" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626531182666 "|pdp8_top|sdRamAddr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[8\] GND " "Pin \"sdRamAddr\[8\]\" is stuck at GND" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626531182666 "|pdp8_top|sdRamAddr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[9\] GND " "Pin \"sdRamAddr\[9\]\" is stuck at GND" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626531182666 "|pdp8_top|sdRamAddr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[10\] GND " "Pin \"sdRamAddr\[10\]\" is stuck at GND" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626531182666 "|pdp8_top|sdRamAddr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[11\] GND " "Pin \"sdRamAddr\[11\]\" is stuck at GND" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626531182666 "|pdp8_top|sdRamAddr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[12\] GND " "Pin \"sdRamAddr\[12\]\" is stuck at GND" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626531182666 "|pdp8_top|sdRamAddr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[13\] GND " "Pin \"sdRamAddr\[13\]\" is stuck at GND" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626531182666 "|pdp8_top|sdRamAddr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[14\] GND " "Pin \"sdRamAddr\[14\]\" is stuck at GND" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626531182666 "|pdp8_top|sdRamAddr[14]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1626531182666 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1626531182946 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ePDP8:iPDP8\|eRK8E:iDISK\|eSD:iSD\|eSDSPI:iSDSPI\|clkdiv\[1\] High " "Register ePDP8:iPDP8\|eRK8E:iDISK\|eSD:iSD\|eSDSPI:iSDSPI\|clkdiv\[1\] will power up to High" {  } { { "../pdp8/rk8e/sdspi.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/sdspi.vhd" 95 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1626531183276 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ePDP8:iPDP8\|eRK8E:iDISK\|eSD:iSD\|timeout\[18\] High " "Register ePDP8:iPDP8\|eRK8E:iDISK\|eSD:iSD\|timeout\[18\] will power up to High" {  } { { "../pdp8/rk8e/sd.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/sd.vhd" 211 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1626531183276 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ePDP8:iPDP8\|eRK8E:iDISK\|eSD:iSD\|timeout\[17\] High " "Register ePDP8:iPDP8\|eRK8E:iDISK\|eSD:iSD\|timeout\[17\] will power up to High" {  } { { "../pdp8/rk8e/sd.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/sd.vhd" 211 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1626531183276 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ePDP8:iPDP8\|eRK8E:iDISK\|eSD:iSD\|timeout\[16\] High " "Register ePDP8:iPDP8\|eRK8E:iDISK\|eSD:iSD\|timeout\[16\] will power up to High" {  } { { "../pdp8/rk8e/sd.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/sd.vhd" 211 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1626531183276 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ePDP8:iPDP8\|eRK8E:iDISK\|eSD:iSD\|timeout\[15\] High " "Register ePDP8:iPDP8\|eRK8E:iDISK\|eSD:iSD\|timeout\[15\] will power up to High" {  } { { "../pdp8/rk8e/sd.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/sd.vhd" 211 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1626531183276 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ePDP8:iPDP8\|eRK8E:iDISK\|eSD:iSD\|timeout\[13\] High " "Register ePDP8:iPDP8\|eRK8E:iDISK\|eSD:iSD\|timeout\[13\] will power up to High" {  } { { "../pdp8/rk8e/sd.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/sd.vhd" 211 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1626531183276 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ePDP8:iPDP8\|eRK8E:iDISK\|eSD:iSD\|timeout\[8\] High " "Register ePDP8:iPDP8\|eRK8E:iDISK\|eSD:iSD\|timeout\[8\] will power up to High" {  } { { "../pdp8/rk8e/sd.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/sd.vhd" 211 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1626531183276 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ePDP8:iPDP8\|eRK8E:iDISK\|eSD:iSD\|timeout\[4\] High " "Register ePDP8:iPDP8\|eRK8E:iDISK\|eSD:iSD\|timeout\[4\] will power up to High" {  } { { "../pdp8/rk8e/sd.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/sd.vhd" 211 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1626531183276 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ePDP8:iPDP8\|eRK8E:iDISK\|eSD:iSD\|timeout\[3\] High " "Register ePDP8:iPDP8\|eRK8E:iDISK\|eSD:iSD\|timeout\[3\] will power up to High" {  } { { "../pdp8/rk8e/sd.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/sd.vhd" 211 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1626531183276 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ePDP8:iPDP8\|eRK8E:iDISK\|eSD:iSD\|timeout\[2\] High " "Register ePDP8:iPDP8\|eRK8E:iDISK\|eSD:iSD\|timeout\[2\] will power up to High" {  } { { "../pdp8/rk8e/sd.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/sd.vhd" 211 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1626531183276 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ePDP8:iPDP8\|eRK8E:iDISK\|eSD:iSD\|timeout\[1\] High " "Register ePDP8:iPDP8\|eRK8E:iDISK\|eSD:iSD\|timeout\[1\] will power up to High" {  } { { "../pdp8/rk8e/sd.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/sd.vhd" 211 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1626531183276 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ePDP8:iPDP8\|eRK8E:iDISK\|eSD:iSD\|timeout\[0\] High " "Register ePDP8:iPDP8\|eRK8E:iDISK\|eSD:iSD\|timeout\[0\] will power up to High" {  } { { "../pdp8/rk8e/sd.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e/sd.vhd" 211 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1626531183276 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1626531183276 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "66 " "66 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1626531192545 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "ANSITerm1:ANSITerm\|cpu_001:IOP\|w_romData\[0\] " "Logic cell \"ANSITerm1:ANSITerm\|cpu_001:IOP\|w_romData\[0\]\"" {  } { { "../../../../Design_A_CPU/cpu_001.vhd" "w_romData\[0\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531192600 ""} { "Info" "ISCL_SCL_CELL_NAME" "ANSITerm1:ANSITerm\|cpu_001:IOP\|w_romData\[9\] " "Logic cell \"ANSITerm1:ANSITerm\|cpu_001:IOP\|w_romData\[9\]\"" {  } { { "../../../../Design_A_CPU/cpu_001.vhd" "w_romData\[9\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531192600 ""} { "Info" "ISCL_SCL_CELL_NAME" "ANSITerm1:ANSITerm\|cpu_001:IOP\|w_romData\[10\] " "Logic cell \"ANSITerm1:ANSITerm\|cpu_001:IOP\|w_romData\[10\]\"" {  } { { "../../../../Design_A_CPU/cpu_001.vhd" "w_romData\[10\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531192600 ""} { "Info" "ISCL_SCL_CELL_NAME" "ANSITerm1:ANSITerm\|cpu_001:IOP\|w_romData\[8\] " "Logic cell \"ANSITerm1:ANSITerm\|cpu_001:IOP\|w_romData\[8\]\"" {  } { { "../../../../Design_A_CPU/cpu_001.vhd" "w_romData\[8\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531192600 ""} { "Info" "ISCL_SCL_CELL_NAME" "ANSITerm1:ANSITerm\|cpu_001:IOP\|w_romData\[11\] " "Logic cell \"ANSITerm1:ANSITerm\|cpu_001:IOP\|w_romData\[11\]\"" {  } { { "../../../../Design_A_CPU/cpu_001.vhd" "w_romData\[11\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531192600 ""} { "Info" "ISCL_SCL_CELL_NAME" "ANSITerm1:ANSITerm\|cpu_001:IOP\|w_romData\[1\] " "Logic cell \"ANSITerm1:ANSITerm\|cpu_001:IOP\|w_romData\[1\]\"" {  } { { "../../../../Design_A_CPU/cpu_001.vhd" "w_romData\[1\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531192600 ""} { "Info" "ISCL_SCL_CELL_NAME" "ANSITerm1:ANSITerm\|cpu_001:IOP\|w_romData\[7\] " "Logic cell \"ANSITerm1:ANSITerm\|cpu_001:IOP\|w_romData\[7\]\"" {  } { { "../../../../Design_A_CPU/cpu_001.vhd" "w_romData\[7\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531192600 ""} { "Info" "ISCL_SCL_CELL_NAME" "ANSITerm1:ANSITerm\|cpu_001:IOP\|w_romData\[6\] " "Logic cell \"ANSITerm1:ANSITerm\|cpu_001:IOP\|w_romData\[6\]\"" {  } { { "../../../../Design_A_CPU/cpu_001.vhd" "w_romData\[6\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531192600 ""} { "Info" "ISCL_SCL_CELL_NAME" "ANSITerm1:ANSITerm\|cpu_001:IOP\|w_romData\[5\] " "Logic cell \"ANSITerm1:ANSITerm\|cpu_001:IOP\|w_romData\[5\]\"" {  } { { "../../../../Design_A_CPU/cpu_001.vhd" "w_romData\[5\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531192600 ""} { "Info" "ISCL_SCL_CELL_NAME" "ANSITerm1:ANSITerm\|cpu_001:IOP\|w_romData\[4\] " "Logic cell \"ANSITerm1:ANSITerm\|cpu_001:IOP\|w_romData\[4\]\"" {  } { { "../../../../Design_A_CPU/cpu_001.vhd" "w_romData\[4\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531192600 ""} { "Info" "ISCL_SCL_CELL_NAME" "ANSITerm1:ANSITerm\|cpu_001:IOP\|w_romData\[2\] " "Logic cell \"ANSITerm1:ANSITerm\|cpu_001:IOP\|w_romData\[2\]\"" {  } { { "../../../../Design_A_CPU/cpu_001.vhd" "w_romData\[2\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531192600 ""} { "Info" "ISCL_SCL_CELL_NAME" "ANSITerm1:ANSITerm\|cpu_001:IOP\|w_romData\[3\] " "Logic cell \"ANSITerm1:ANSITerm\|cpu_001:IOP\|w_romData\[3\]\"" {  } { { "../../../../Design_A_CPU/cpu_001.vhd" "w_romData\[3\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531192600 ""} { "Info" "ISCL_SCL_CELL_NAME" "ANSITerm1:ANSITerm\|cpu_001:IOP\|w_romData\[12\] " "Logic cell \"ANSITerm1:ANSITerm\|cpu_001:IOP\|w_romData\[12\]\"" {  } { { "../../../../Design_A_CPU/cpu_001.vhd" "w_romData\[12\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531192600 ""} { "Info" "ISCL_SCL_CELL_NAME" "ANSITerm1:ANSITerm\|cpu_001:IOP\|w_romData\[13\] " "Logic cell \"ANSITerm1:ANSITerm\|cpu_001:IOP\|w_romData\[13\]\"" {  } { { "../../../../Design_A_CPU/cpu_001.vhd" "w_romData\[13\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531192600 ""} { "Info" "ISCL_SCL_CELL_NAME" "ANSITerm1:ANSITerm\|cpu_001:IOP\|w_romData\[14\] " "Logic cell \"ANSITerm1:ANSITerm\|cpu_001:IOP\|w_romData\[14\]\"" {  } { { "../../../../Design_A_CPU/cpu_001.vhd" "w_romData\[14\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531192600 ""} { "Info" "ISCL_SCL_CELL_NAME" "ANSITerm1:ANSITerm\|cpu_001:IOP\|w_romData\[15\] " "Logic cell \"ANSITerm1:ANSITerm\|cpu_001:IOP\|w_romData\[15\]\"" {  } { { "../../../../Design_A_CPU/cpu_001.vhd" "w_romData\[15\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531192600 ""} { "Info" "ISCL_SCL_CELL_NAME" "ANSITerm1:ANSITerm\|cpu_001:IOP\|w_ProgCtr\[0\] " "Logic cell \"ANSITerm1:ANSITerm\|cpu_001:IOP\|w_ProgCtr\[0\]\"" {  } { { "../../../../Design_A_CPU/cpu_001.vhd" "w_ProgCtr\[0\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531192600 ""} { "Info" "ISCL_SCL_CELL_NAME" "ANSITerm1:ANSITerm\|cpu_001:IOP\|w_ProgCtr\[1\] " "Logic cell \"ANSITerm1:ANSITerm\|cpu_001:IOP\|w_ProgCtr\[1\]\"" {  } { { "../../../../Design_A_CPU/cpu_001.vhd" "w_ProgCtr\[1\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531192600 ""} { "Info" "ISCL_SCL_CELL_NAME" "ANSITerm1:ANSITerm\|cpu_001:IOP\|w_ProgCtr\[2\] " "Logic cell \"ANSITerm1:ANSITerm\|cpu_001:IOP\|w_ProgCtr\[2\]\"" {  } { { "../../../../Design_A_CPU/cpu_001.vhd" "w_ProgCtr\[2\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531192600 ""} { "Info" "ISCL_SCL_CELL_NAME" "ANSITerm1:ANSITerm\|cpu_001:IOP\|w_ProgCtr\[3\] " "Logic cell \"ANSITerm1:ANSITerm\|cpu_001:IOP\|w_ProgCtr\[3\]\"" {  } { { "../../../../Design_A_CPU/cpu_001.vhd" "w_ProgCtr\[3\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531192600 ""} { "Info" "ISCL_SCL_CELL_NAME" "ANSITerm1:ANSITerm\|cpu_001:IOP\|w_ProgCtr\[4\] " "Logic cell \"ANSITerm1:ANSITerm\|cpu_001:IOP\|w_ProgCtr\[4\]\"" {  } { { "../../../../Design_A_CPU/cpu_001.vhd" "w_ProgCtr\[4\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531192600 ""} { "Info" "ISCL_SCL_CELL_NAME" "ANSITerm1:ANSITerm\|cpu_001:IOP\|w_ProgCtr\[5\] " "Logic cell \"ANSITerm1:ANSITerm\|cpu_001:IOP\|w_ProgCtr\[5\]\"" {  } { { "../../../../Design_A_CPU/cpu_001.vhd" "w_ProgCtr\[5\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531192600 ""} { "Info" "ISCL_SCL_CELL_NAME" "ANSITerm1:ANSITerm\|cpu_001:IOP\|w_ProgCtr\[6\] " "Logic cell \"ANSITerm1:ANSITerm\|cpu_001:IOP\|w_ProgCtr\[6\]\"" {  } { { "../../../../Design_A_CPU/cpu_001.vhd" "w_ProgCtr\[6\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531192600 ""} { "Info" "ISCL_SCL_CELL_NAME" "ANSITerm1:ANSITerm\|cpu_001:IOP\|w_ProgCtr\[7\] " "Logic cell \"ANSITerm1:ANSITerm\|cpu_001:IOP\|w_ProgCtr\[7\]\"" {  } { { "../../../../Design_A_CPU/cpu_001.vhd" "w_ProgCtr\[7\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531192600 ""} { "Info" "ISCL_SCL_CELL_NAME" "ANSITerm1:ANSITerm\|cpu_001:IOP\|w_ProgCtr\[8\] " "Logic cell \"ANSITerm1:ANSITerm\|cpu_001:IOP\|w_ProgCtr\[8\]\"" {  } { { "../../../../Design_A_CPU/cpu_001.vhd" "w_ProgCtr\[8\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531192600 ""} { "Info" "ISCL_SCL_CELL_NAME" "ANSITerm1:ANSITerm\|cpu_001:IOP\|Shifter:Shifter\|i_ShiftL0R1~buf0 " "Logic cell \"ANSITerm1:ANSITerm\|cpu_001:IOP\|Shifter:Shifter\|i_ShiftL0R1~buf0\"" {  } { { "../../../../Design_A_CPU/Shifter.vhd" "i_ShiftL0R1~buf0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Shifter.vhd" 22 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531192600 ""} { "Info" "ISCL_SCL_CELL_NAME" "ANSITerm1:ANSITerm\|cpu_001:IOP\|Shifter:Shifter\|i_ShiftCount\[0\]~buf0 " "Logic cell \"ANSITerm1:ANSITerm\|cpu_001:IOP\|Shifter:Shifter\|i_ShiftCount\[0\]~buf0\"" {  } { { "../../../../Design_A_CPU/Shifter.vhd" "i_ShiftCount\[0\]~buf0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Shifter.vhd" 23 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531192600 ""} { "Info" "ISCL_SCL_CELL_NAME" "ANSITerm1:ANSITerm\|cpu_001:IOP\|Shifter:Shifter\|i_ShiftCount\[2\]~buf0 " "Logic cell \"ANSITerm1:ANSITerm\|cpu_001:IOP\|Shifter:Shifter\|i_ShiftCount\[2\]~buf0\"" {  } { { "../../../../Design_A_CPU/Shifter.vhd" "i_ShiftCount\[2\]~buf0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Shifter.vhd" 23 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531192600 ""} { "Info" "ISCL_SCL_CELL_NAME" "ANSITerm1:ANSITerm\|cpu_001:IOP\|Shifter:Shifter\|i_ShiftCount\[1\]~buf0 " "Logic cell \"ANSITerm1:ANSITerm\|cpu_001:IOP\|Shifter:Shifter\|i_ShiftCount\[1\]~buf0\"" {  } { { "../../../../Design_A_CPU/Shifter.vhd" "i_ShiftCount\[1\]~buf0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Shifter.vhd" 23 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531192600 ""} { "Info" "ISCL_SCL_CELL_NAME" "ANSITerm1:ANSITerm\|cpu_001:IOP\|ALU_Unit:ALU_Unit\|i_ALU_B_In\[4\]~buf0 " "Logic cell \"ANSITerm1:ANSITerm\|cpu_001:IOP\|ALU_Unit:ALU_Unit\|i_ALU_B_In\[4\]~buf0\"" {  } { { "../../../../Design_A_CPU/ALU.vhd" "i_ALU_B_In\[4\]~buf0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 14 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531192600 ""} { "Info" "ISCL_SCL_CELL_NAME" "ANSITerm1:ANSITerm\|cpu_001:IOP\|ALU_Unit:ALU_Unit\|i_ALU_B_In\[3\]~buf0 " "Logic cell \"ANSITerm1:ANSITerm\|cpu_001:IOP\|ALU_Unit:ALU_Unit\|i_ALU_B_In\[3\]~buf0\"" {  } { { "../../../../Design_A_CPU/ALU.vhd" "i_ALU_B_In\[3\]~buf0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 14 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531192600 ""} { "Info" "ISCL_SCL_CELL_NAME" "ANSITerm1:ANSITerm\|cpu_001:IOP\|ALU_Unit:ALU_Unit\|i_ALU_B_In\[2\]~buf0 " "Logic cell \"ANSITerm1:ANSITerm\|cpu_001:IOP\|ALU_Unit:ALU_Unit\|i_ALU_B_In\[2\]~buf0\"" {  } { { "../../../../Design_A_CPU/ALU.vhd" "i_ALU_B_In\[2\]~buf0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 14 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531192600 ""} { "Info" "ISCL_SCL_CELL_NAME" "ANSITerm1:ANSITerm\|cpu_001:IOP\|ALU_Unit:ALU_Unit\|i_ALU_B_In\[1\]~buf0 " "Logic cell \"ANSITerm1:ANSITerm\|cpu_001:IOP\|ALU_Unit:ALU_Unit\|i_ALU_B_In\[1\]~buf0\"" {  } { { "../../../../Design_A_CPU/ALU.vhd" "i_ALU_B_In\[1\]~buf0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 14 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531192600 ""} { "Info" "ISCL_SCL_CELL_NAME" "ANSITerm1:ANSITerm\|cpu_001:IOP\|ALU_Unit:ALU_Unit\|i_ALU_B_In\[0\]~buf0 " "Logic cell \"ANSITerm1:ANSITerm\|cpu_001:IOP\|ALU_Unit:ALU_Unit\|i_ALU_B_In\[0\]~buf0\"" {  } { { "../../../../Design_A_CPU/ALU.vhd" "i_ALU_B_In\[0\]~buf0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 14 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531192600 ""} { "Info" "ISCL_SCL_CELL_NAME" "ANSITerm1:ANSITerm\|bufferedUART:UART\|statusReg\[3\] " "Logic cell \"ANSITerm1:ANSITerm\|bufferedUART:UART\|statusReg\[3\]\"" {  } { { "ANSITerm/UART/bufferedUART.vhd" "statusReg\[3\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/UART/bufferedUART.vhd" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531192600 ""} { "Info" "ISCL_SCL_CELL_NAME" "ANSITerm1:ANSITerm\|cpu_001:IOP\|Shifter:Shifter\|i_Shift0Rot1~buf0 " "Logic cell \"ANSITerm1:ANSITerm\|cpu_001:IOP\|Shifter:Shifter\|i_Shift0Rot1~buf0\"" {  } { { "../../../../Design_A_CPU/Shifter.vhd" "i_Shift0Rot1~buf0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Shifter.vhd" 21 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531192600 ""} { "Info" "ISCL_SCL_CELL_NAME" "ANSITerm1:ANSITerm\|cpu_001:IOP\|ALU_Unit:ALU_Unit\|i_ALU_B_In\[5\]~buf0 " "Logic cell \"ANSITerm1:ANSITerm\|cpu_001:IOP\|ALU_Unit:ALU_Unit\|i_ALU_B_In\[5\]~buf0\"" {  } { { "../../../../Design_A_CPU/ALU.vhd" "i_ALU_B_In\[5\]~buf0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 14 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531192600 ""} { "Info" "ISCL_SCL_CELL_NAME" "ANSITerm1:ANSITerm\|cpu_001:IOP\|ALU_Unit:ALU_Unit\|i_ALU_B_In\[6\]~buf0 " "Logic cell \"ANSITerm1:ANSITerm\|cpu_001:IOP\|ALU_Unit:ALU_Unit\|i_ALU_B_In\[6\]~buf0\"" {  } { { "../../../../Design_A_CPU/ALU.vhd" "i_ALU_B_In\[6\]~buf0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 14 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531192600 ""} { "Info" "ISCL_SCL_CELL_NAME" "ANSITerm1:ANSITerm\|cpu_001:IOP\|ALU_Unit:ALU_Unit\|i_ALU_B_In\[7\]~buf0 " "Logic cell \"ANSITerm1:ANSITerm\|cpu_001:IOP\|ALU_Unit:ALU_Unit\|i_ALU_B_In\[7\]~buf0\"" {  } { { "../../../../Design_A_CPU/ALU.vhd" "i_ALU_B_In\[7\]~buf0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 14 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531192600 ""} { "Info" "ISCL_SCL_CELL_NAME" "ANSITerm1:ANSITerm\|bufferedUART:UART\|n_cts~buf0 " "Logic cell \"ANSITerm1:ANSITerm\|bufferedUART:UART\|n_cts~buf0\"" {  } { { "ANSITerm/UART/bufferedUART.vhd" "n_cts~buf0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/UART/bufferedUART.vhd" 55 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531192600 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1626531192600 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1626531193241 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626531193241 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_LDA_PB " "No output dependent on input pin \"i_LDA_PB\"" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 83 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531193681 "|pdp8_top|i_LDA_PB"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_TTY1_CTS_Ser " "No output dependent on input pin \"i_TTY1_CTS_Ser\"" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531193681 "|pdp8_top|i_TTY1_CTS_Ser"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[0\] " "No output dependent on input pin \"sdRamData\[0\]\"" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531193681 "|pdp8_top|sdRamData[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[1\] " "No output dependent on input pin \"sdRamData\[1\]\"" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531193681 "|pdp8_top|sdRamData[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[2\] " "No output dependent on input pin \"sdRamData\[2\]\"" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531193681 "|pdp8_top|sdRamData[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[3\] " "No output dependent on input pin \"sdRamData\[3\]\"" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531193681 "|pdp8_top|sdRamData[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[4\] " "No output dependent on input pin \"sdRamData\[4\]\"" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531193681 "|pdp8_top|sdRamData[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[5\] " "No output dependent on input pin \"sdRamData\[5\]\"" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531193681 "|pdp8_top|sdRamData[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[6\] " "No output dependent on input pin \"sdRamData\[6\]\"" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531193681 "|pdp8_top|sdRamData[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[7\] " "No output dependent on input pin \"sdRamData\[7\]\"" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531193681 "|pdp8_top|sdRamData[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[8\] " "No output dependent on input pin \"sdRamData\[8\]\"" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531193681 "|pdp8_top|sdRamData[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[9\] " "No output dependent on input pin \"sdRamData\[9\]\"" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531193681 "|pdp8_top|sdRamData[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[10\] " "No output dependent on input pin \"sdRamData\[10\]\"" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531193681 "|pdp8_top|sdRamData[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[11\] " "No output dependent on input pin \"sdRamData\[11\]\"" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531193681 "|pdp8_top|sdRamData[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[12\] " "No output dependent on input pin \"sdRamData\[12\]\"" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531193681 "|pdp8_top|sdRamData[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[13\] " "No output dependent on input pin \"sdRamData\[13\]\"" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531193681 "|pdp8_top|sdRamData[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[14\] " "No output dependent on input pin \"sdRamData\[14\]\"" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531193681 "|pdp8_top|sdRamData[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[15\] " "No output dependent on input pin \"sdRamData\[15\]\"" {  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626531193681 "|pdp8_top|sdRamData[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1626531193681 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5776 " "Implemented 5776 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "43 " "Implemented 43 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1626531193684 ""} { "Info" "ICUT_CUT_TM_OPINS" "75 " "Implemented 75 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1626531193684 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "10 " "Implemented 10 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1626531193684 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5558 " "Implemented 5558 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1626531193684 ""} { "Info" "ICUT_CUT_TM_RAMS" "88 " "Implemented 88 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1626531193684 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1626531193684 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1626531193684 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 136 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 136 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626531193753 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 17 10:13:13 2021 " "Processing ended: Sat Jul 17 10:13:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626531193753 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626531193753 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626531193753 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1626531193753 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1626531195349 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626531195350 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 17 10:13:14 2021 " "Processing started: Sat Jul 17 10:13:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1626531195350 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1626531195350 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pdp8_top -c pdp8_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pdp8_top -c pdp8_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1626531195350 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1626531195491 ""}
{ "Info" "0" "" "Project  = pdp8_top" {  } {  } 0 0 "Project  = pdp8_top" 0 0 "Fitter" 0 0 1626531195492 ""}
{ "Info" "0" "" "Revision = pdp8_top" {  } {  } 0 0 "Revision = pdp8_top" 0 0 "Fitter" 0 0 1626531195492 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1626531195664 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pdp8_top EP4CE15F23C8 " "Selected device EP4CE15F23C8 for design \"pdp8_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1626531195714 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1626531195775 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1626531195775 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1626531195969 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1626531195977 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1626531196233 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1626531196233 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1626531196233 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1626531196233 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1626531196233 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1626531196233 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 10979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1626531196245 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 10981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1626531196245 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 10983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1626531196245 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 10985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1626531196245 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1626531196245 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1626531196251 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1626531196496 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "The Timing Analyzer is analyzing 12 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1626531197967 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pdp8_top.sdc " "Synopsys Design Constraints File file not found: 'pdp8_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1626531197972 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1626531197973 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1626531198042 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1626531198043 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1626531198044 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_CLOCK_50~input (placed in PIN T2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node i_CLOCK_50~input (placed in PIN T2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1626531198659 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|cpu_001:IOP\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_uut3:auto_generated\|ram_block1a1 " "Destination node ANSITerm1:ANSITerm\|cpu_001:IOP\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_uut3:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_uut3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/altsyncram_uut3.tdf" 57 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198659 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|cpu_001:IOP\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_uut3:auto_generated\|ram_block1a2 " "Destination node ANSITerm1:ANSITerm\|cpu_001:IOP\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_uut3:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_uut3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/altsyncram_uut3.tdf" 79 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198659 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|cpu_001:IOP\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_uut3:auto_generated\|ram_block1a3 " "Destination node ANSITerm1:ANSITerm\|cpu_001:IOP\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_uut3:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_uut3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/altsyncram_uut3.tdf" 101 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198659 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|cpu_001:IOP\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_uut3:auto_generated\|ram_block1a4 " "Destination node ANSITerm1:ANSITerm\|cpu_001:IOP\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_uut3:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_uut3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/altsyncram_uut3.tdf" 123 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198659 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|cpu_001:IOP\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_uut3:auto_generated\|ram_block1a5 " "Destination node ANSITerm1:ANSITerm\|cpu_001:IOP\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_uut3:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_uut3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/altsyncram_uut3.tdf" 145 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198659 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|cpu_001:IOP\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_uut3:auto_generated\|ram_block1a6 " "Destination node ANSITerm1:ANSITerm\|cpu_001:IOP\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_uut3:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_uut3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/altsyncram_uut3.tdf" 167 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198659 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|cpu_001:IOP\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_uut3:auto_generated\|ram_block1a7 " "Destination node ANSITerm1:ANSITerm\|cpu_001:IOP\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_uut3:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_uut3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/altsyncram_uut3.tdf" 189 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198659 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|cpu_001:IOP\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_uut3:auto_generated\|ram_block1a12 " "Destination node ANSITerm1:ANSITerm\|cpu_001:IOP\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_uut3:auto_generated\|ram_block1a12" {  } { { "db/altsyncram_uut3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/altsyncram_uut3.tdf" 299 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198659 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|cpu_001:IOP\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_uut3:auto_generated\|ram_block1a13 " "Destination node ANSITerm1:ANSITerm\|cpu_001:IOP\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_uut3:auto_generated\|ram_block1a13" {  } { { "db/altsyncram_uut3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/altsyncram_uut3.tdf" 321 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198659 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|cpu_001:IOP\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_uut3:auto_generated\|ram_block1a14 " "Destination node ANSITerm1:ANSITerm\|cpu_001:IOP\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_uut3:auto_generated\|ram_block1a14" {  } { { "db/altsyncram_uut3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/db/altsyncram_uut3.tdf" 343 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198659 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1626531198659 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1626531198659 ""}  } { { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 74 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 10954 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1626531198659 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ANSITerm1:ANSITerm\|w_rdUart  " "Automatically promoted node ANSITerm1:ANSITerm\|w_rdUart " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1626531198660 ""}  } { { "ANSITerm/ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSITerm1.vhd" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1626531198660 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ANSITerm1:ANSITerm\|w_wrUart  " "Automatically promoted node ANSITerm1:ANSITerm\|w_wrUart " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1626531198661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|bufferedUART:UART\|process_1~0 " "Destination node ANSITerm1:ANSITerm\|bufferedUART:UART\|process_1~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 8222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198661 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1626531198661 ""}  } { { "ANSITerm/ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSITerm1.vhd" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1626531198661 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ePDP8:iPDP8\|eCPU:iCPU\|rdb  " "Automatically promoted node ePDP8:iPDP8\|eCPU:iCPU\|rdb " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1626531198661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ePDP8:iPDP8\|eCPU:iCPU\|cpu~1 " "Destination node ePDP8:iPDP8\|eCPU:iCPU\|cpu~1" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 3770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ePDP8:iPDP8\|eCPU:iCPU\|cpu.regs.MD\[11\]~0 " "Destination node ePDP8:iPDP8\|eCPU:iCPU\|cpu.regs.MD\[11\]~0" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 3771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ePDP8:iPDP8\|eCPU:iCPU\|cpu~3 " "Destination node ePDP8:iPDP8\|eCPU:iCPU\|cpu~3" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 3773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ePDP8:iPDP8\|eCPU:iCPU\|cpu~4 " "Destination node ePDP8:iPDP8\|eCPU:iCPU\|cpu~4" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 3774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ePDP8:iPDP8\|eCPU:iCPU\|cpu~5 " "Destination node ePDP8:iPDP8\|eCPU:iCPU\|cpu~5" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 3775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ePDP8:iPDP8\|eCPU:iCPU\|cpu~6 " "Destination node ePDP8:iPDP8\|eCPU:iCPU\|cpu~6" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 3776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ePDP8:iPDP8\|eCPU:iCPU\|cpu~7 " "Destination node ePDP8:iPDP8\|eCPU:iCPU\|cpu~7" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 3777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ePDP8:iPDP8\|eCPU:iCPU\|cpu~8 " "Destination node ePDP8:iPDP8\|eCPU:iCPU\|cpu~8" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 3778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ePDP8:iPDP8\|eCPU:iCPU\|cpu~9 " "Destination node ePDP8:iPDP8\|eCPU:iCPU\|cpu~9" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 3779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ePDP8:iPDP8\|eCPU:iCPU\|cpu~10 " "Destination node ePDP8:iPDP8\|eCPU:iCPU\|cpu~10" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 3780 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1626531198661 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1626531198661 ""}  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 315 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 1504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1626531198661 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ANSITerm1:ANSITerm\|w_wrTerm  " "Automatically promoted node ANSITerm1:ANSITerm\|w_wrTerm " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1626531198663 ""}  } { { "ANSITerm/ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSITerm1.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1626531198663 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "Automatically promoted node ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1626531198664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[0\] " "Destination node ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[0\]" {  } { { "ANSITerm/ps2_Wrapped/ps2_keyboard.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ps2_Wrapped/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 1953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[1\] " "Destination node ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[1\]" {  } { { "ANSITerm/ps2_Wrapped/ps2_keyboard.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ps2_Wrapped/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 1954 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[2\] " "Destination node ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[2\]" {  } { { "ANSITerm/ps2_Wrapped/ps2_keyboard.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ps2_Wrapped/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 1955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[3\] " "Destination node ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[3\]" {  } { { "ANSITerm/ps2_Wrapped/ps2_keyboard.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ps2_Wrapped/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 1956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[4\] " "Destination node ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[4\]" {  } { { "ANSITerm/ps2_Wrapped/ps2_keyboard.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ps2_Wrapped/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 1957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[5\] " "Destination node ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[5\]" {  } { { "ANSITerm/ps2_Wrapped/ps2_keyboard.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ps2_Wrapped/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 1958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[6\] " "Destination node ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[6\]" {  } { { "ANSITerm/ps2_Wrapped/ps2_keyboard.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ps2_Wrapped/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 1959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[7\] " "Destination node ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[7\]" {  } { { "ANSITerm/ps2_Wrapped/ps2_keyboard.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ps2_Wrapped/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 1960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[8\] " "Destination node ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[8\]" {  } { { "ANSITerm/ps2_Wrapped/ps2_keyboard.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ps2_Wrapped/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 1961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[9\] " "Destination node ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|count_idle\[9\]" {  } { { "ANSITerm/ps2_Wrapped/ps2_keyboard.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ps2_Wrapped/ps2_keyboard.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 1962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1626531198664 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1626531198664 ""}  } { { "ANSITerm/ps2_Wrapped/debounce.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ps2_Wrapped/debounce.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 1938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1626531198664 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ANSITerm1:ANSITerm\|w_rdTerm  " "Automatically promoted node ANSITerm1:ANSITerm\|w_rdTerm " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1626531198665 ""}  } { { "ANSITerm/ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/ANSITerm/ANSITerm1.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1626531198665 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ePDP8:iPDP8\|sys.rst  " "Automatically promoted node ePDP8:iPDP8\|sys.rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1626531198666 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ePDP8:iPDP8\|eCPU:iCPU\|MD\[11\] " "Destination node ePDP8:iPDP8\|eCPU:iCPU\|MD\[11\]" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 5936 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 1313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198666 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ePDP8:iPDP8\|eCPU:iCPU\|MD\[10\] " "Destination node ePDP8:iPDP8\|eCPU:iCPU\|MD\[10\]" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 5936 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 1312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198666 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ePDP8:iPDP8\|eCPU:iCPU\|MD\[9\] " "Destination node ePDP8:iPDP8\|eCPU:iCPU\|MD\[9\]" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 5936 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 1311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198666 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ePDP8:iPDP8\|eCPU:iCPU\|MD\[8\] " "Destination node ePDP8:iPDP8\|eCPU:iCPU\|MD\[8\]" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 5936 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 1310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198666 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ePDP8:iPDP8\|eCPU:iCPU\|MD\[7\] " "Destination node ePDP8:iPDP8\|eCPU:iCPU\|MD\[7\]" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 5936 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 1309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198666 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ePDP8:iPDP8\|eCPU:iCPU\|MD\[6\] " "Destination node ePDP8:iPDP8\|eCPU:iCPU\|MD\[6\]" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 5936 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 1308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198666 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ePDP8:iPDP8\|eCPU:iCPU\|MD\[5\] " "Destination node ePDP8:iPDP8\|eCPU:iCPU\|MD\[5\]" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 5936 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 1307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198666 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ePDP8:iPDP8\|eCPU:iCPU\|MD\[4\] " "Destination node ePDP8:iPDP8\|eCPU:iCPU\|MD\[4\]" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 5936 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 1306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198666 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ePDP8:iPDP8\|eCPU:iCPU\|MD\[3\] " "Destination node ePDP8:iPDP8\|eCPU:iCPU\|MD\[3\]" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 5936 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 1305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198666 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ePDP8:iPDP8\|eCPU:iCPU\|MD\[2\] " "Destination node ePDP8:iPDP8\|eCPU:iCPU\|MD\[2\]" {  } { { "../pdp8/cpu/cpu.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/cpu/cpu.vhd" 5936 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 1304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198666 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1626531198666 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1626531198666 ""}  } { { "../pdp8/pdp8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/pdp8.vhd" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 1743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1626531198666 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debouncePBSWitches:debounceCtrlSwitches\|debounceSW:debounceSw5\|o_PinOut  " "Automatically promoted node debouncePBSWitches:debounceCtrlSwitches\|debounceSW:debounceSw5\|o_PinOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1626531198668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[1\]~reg0 " "Destination node ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[1\]~reg0" {  } { { "../../../../Design_A_CPU/GreyCode.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/GreyCode.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0 " "Destination node ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0" {  } { { "../../../../Design_A_CPU/GreyCode.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/GreyCode.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|cpu_001:IOP\|ProgramCounter:progCtr\|w_progCtr\[0\] " "Destination node ANSITerm1:ANSITerm\|cpu_001:IOP\|ProgramCounter:progCtr\|w_progCtr\[0\]" {  } { { "../../../../Design_A_CPU/ProgramCounter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ProgramCounter.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|cpu_001:IOP\|ProgramCounter:progCtr\|w_progCtr\[1\] " "Destination node ANSITerm1:ANSITerm\|cpu_001:IOP\|ProgramCounter:progCtr\|w_progCtr\[1\]" {  } { { "../../../../Design_A_CPU/ProgramCounter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ProgramCounter.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|cpu_001:IOP\|ProgramCounter:progCtr\|w_progCtr\[2\] " "Destination node ANSITerm1:ANSITerm\|cpu_001:IOP\|ProgramCounter:progCtr\|w_progCtr\[2\]" {  } { { "../../../../Design_A_CPU/ProgramCounter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ProgramCounter.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|cpu_001:IOP\|ProgramCounter:progCtr\|w_progCtr\[3\] " "Destination node ANSITerm1:ANSITerm\|cpu_001:IOP\|ProgramCounter:progCtr\|w_progCtr\[3\]" {  } { { "../../../../Design_A_CPU/ProgramCounter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ProgramCounter.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|cpu_001:IOP\|ProgramCounter:progCtr\|w_progCtr\[4\] " "Destination node ANSITerm1:ANSITerm\|cpu_001:IOP\|ProgramCounter:progCtr\|w_progCtr\[4\]" {  } { { "../../../../Design_A_CPU/ProgramCounter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ProgramCounter.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|cpu_001:IOP\|ProgramCounter:progCtr\|w_progCtr\[5\] " "Destination node ANSITerm1:ANSITerm\|cpu_001:IOP\|ProgramCounter:progCtr\|w_progCtr\[5\]" {  } { { "../../../../Design_A_CPU/ProgramCounter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ProgramCounter.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|cpu_001:IOP\|ProgramCounter:progCtr\|w_progCtr\[6\] " "Destination node ANSITerm1:ANSITerm\|cpu_001:IOP\|ProgramCounter:progCtr\|w_progCtr\[6\]" {  } { { "../../../../Design_A_CPU/ProgramCounter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ProgramCounter.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ANSITerm1:ANSITerm\|cpu_001:IOP\|ProgramCounter:progCtr\|w_progCtr\[7\] " "Destination node ANSITerm1:ANSITerm\|cpu_001:IOP\|ProgramCounter:progCtr\|w_progCtr\[7\]" {  } { { "../../../../Design_A_CPU/ProgramCounter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ProgramCounter.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 2688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1626531198668 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1626531198668 ""}  } { { "debounceSW.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/debounceSW.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 1744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1626531198668 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ePDP8:iPDP8\|eRK8E:iDISK\|sdMEMaddr\[3\]~0  " "Automatically promoted node ePDP8:iPDP8\|eRK8E:iDISK\|sdMEMaddr\[3\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1626531198671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ePDP8:iPDP8\|eRK8E:iDISK\|sdOP.sdopRD " "Destination node ePDP8:iPDP8\|eRK8E:iDISK\|sdOP.sdopRD" {  } { { "../pdp8/rk8e.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e.vhd" 284 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 813 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ePDP8:iPDP8\|eRK8E:iDISK\|sdOP.sdopWR " "Destination node ePDP8:iPDP8\|eRK8E:iDISK\|sdOP.sdopWR" {  } { { "../pdp8/rk8e.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e.vhd" 284 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 814 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ePDP8:iPDP8\|eRK8E:iDISK\|sdOP.sdopNOP " "Destination node ePDP8:iPDP8\|eRK8E:iDISK\|sdOP.sdopNOP" {  } { { "../pdp8/rk8e.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e.vhd" 284 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ePDP8:iPDP8\|eRK8E:iDISK\|sdOP.sdopABORT " "Destination node ePDP8:iPDP8\|eRK8E:iDISK\|sdOP.sdopABORT" {  } { { "../pdp8/rk8e.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e.vhd" 284 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 812 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626531198671 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1626531198671 ""}  } { { "../pdp8/rk8e.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/pdp8/rk8e.vhd" 563 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 6283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1626531198671 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1626531199415 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1626531199422 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1626531199422 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1626531199430 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1626531199441 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1626531199452 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1626531199840 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "12 Embedded multiplier block " "Packed 12 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1626531199847 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "12 " "Created 12 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1626531199847 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1626531199847 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1626531200228 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1626531200242 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1626531201277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1626531202753 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1626531202811 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1626531214073 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1626531214073 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1626531215287 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X21_Y20 X30_Y29 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } { { "loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} { { 12 { 0 ""} 21 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1626531219967 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1626531219967 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1626531227650 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1626531227650 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1626531227654 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 8.16 " "Total time spent on timing analysis during the Fitter is 8.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1626531227905 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1626531227943 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1626531228703 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1626531228706 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1626531229724 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1626531231067 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1626531231703 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "53 Cyclone IV E " "53 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_LDA_PB 3.3-V LVTTL P22 " "Pin i_LDA_PB uses I/O standard 3.3-V LVTTL at P22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_LDA_PB } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_LDA_PB" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_TTY1_CTS_Ser 3.3-V LVTTL A13 " "Pin i_TTY1_CTS_Ser uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_TTY1_CTS_Ser } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_TTY1_CTS_Ser" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[0\] 3.3-V LVTTL AA10 " "Pin sdRamData\[0\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdRamData[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[0\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[1\] 3.3-V LVTTL AB9 " "Pin sdRamData\[1\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdRamData[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[1\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[2\] 3.3-V LVTTL AA9 " "Pin sdRamData\[2\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdRamData[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[2\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[3\] 3.3-V LVTTL AB8 " "Pin sdRamData\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdRamData[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[3\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[4\] 3.3-V LVTTL AA8 " "Pin sdRamData\[4\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdRamData[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[4\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[5\] 3.3-V LVTTL AB7 " "Pin sdRamData\[5\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdRamData[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[5\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[6\] 3.3-V LVTTL AA7 " "Pin sdRamData\[6\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdRamData[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[6\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[7\] 3.3-V LVTTL AB5 " "Pin sdRamData\[7\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdRamData[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[7\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[8\] 3.3-V LVTTL Y7 " "Pin sdRamData\[8\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdRamData[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[8\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[9\] 3.3-V LVTTL W8 " "Pin sdRamData\[9\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdRamData[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[9\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[10\] 3.3-V LVTTL Y8 " "Pin sdRamData\[10\] uses I/O standard 3.3-V LVTTL at Y8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdRamData[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[10\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[11\] 3.3-V LVTTL V9 " "Pin sdRamData\[11\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdRamData[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[11\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[12\] 3.3-V LVTTL V10 " "Pin sdRamData\[12\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdRamData[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[12\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[13\] 3.3-V LVTTL Y10 " "Pin sdRamData\[13\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdRamData[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[13\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[14\] 3.3-V LVTTL W10 " "Pin sdRamData\[14\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdRamData[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[14\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[15\] 3.3-V LVTTL V11 " "Pin sdRamData\[15\] uses I/O standard 3.3-V LVTTL at V11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sdRamData[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[15\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_sramData\[0\] 3.3-V LVTTL E1 " "Pin io_sramData\[0\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { io_sramData[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_sramData\[0\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_sramData\[1\] 3.3-V LVTTL C1 " "Pin io_sramData\[1\] uses I/O standard 3.3-V LVTTL at C1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { io_sramData[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_sramData\[1\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_sramData\[2\] 3.3-V LVTTL B1 " "Pin io_sramData\[2\] uses I/O standard 3.3-V LVTTL at B1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { io_sramData[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_sramData\[2\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_sramData\[3\] 3.3-V LVTTL B3 " "Pin io_sramData\[3\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { io_sramData[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_sramData\[3\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_sramData\[4\] 3.3-V LVTTL B2 " "Pin io_sramData\[4\] uses I/O standard 3.3-V LVTTL at B2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { io_sramData[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_sramData\[4\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_sramData\[5\] 3.3-V LVTTL C2 " "Pin io_sramData\[5\] uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { io_sramData[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_sramData\[5\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_sramData\[6\] 3.3-V LVTTL D2 " "Pin io_sramData\[6\] uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { io_sramData[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_sramData\[6\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_sramData\[7\] 3.3-V LVTTL F2 " "Pin io_sramData\[7\] uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { io_sramData[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_sramData\[7\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_PS2_CLK 3.3-V LVTTL R1 " "Pin io_PS2_CLK uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { io_PS2_CLK } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_PS2_CLK" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_PS2_DAT 3.3-V LVTTL R2 " "Pin io_PS2_DAT uses I/O standard 3.3-V LVTTL at R2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { io_PS2_DAT } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_PS2_DAT" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 132 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_LINK_SS 3.3-V LVTTL H21 " "Pin i_LINK_SS uses I/O standard 3.3-V LVTTL at H21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_LINK_SS } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_LINK_SS" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_serSelect 3.3-V LVTTL B22 " "Pin i_serSelect uses I/O standard 3.3-V LVTTL at B22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_serSelect } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_serSelect" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 102 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_CLOCK_50 3.3-V LVTTL T2 " "Pin i_CLOCK_50 uses I/O standard 3.3-V LVTTL at T2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_CLOCK_50 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_CLOCK_50" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 74 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_RUN_SS 3.3-V LVTTL H22 " "Pin i_RUN_SS uses I/O standard 3.3-V LVTTL at H22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_RUN_SS } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_RUN_SS" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sdCD 3.3-V LVTTL B14 " "Pin i_sdCD uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sdCD } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_sdCD" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_SW12_SS\[0\] 3.3-V LVTTL AB14 " "Pin i_SW12_SS\[0\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_SW12_SS[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_SW12_SS\[0\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_SW12_SS\[1\] 3.3-V LVTTL AB16 " "Pin i_SW12_SS\[1\] uses I/O standard 3.3-V LVTTL at AB16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_SW12_SS[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_SW12_SS\[1\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_SW12_SS\[2\] 3.3-V LVTTL AB18 " "Pin i_SW12_SS\[2\] uses I/O standard 3.3-V LVTTL at AB18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_SW12_SS[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_SW12_SS\[2\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_SW12_SS\[3\] 3.3-V LVTTL AB19 " "Pin i_SW12_SS\[3\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_SW12_SS[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_SW12_SS\[3\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_SW12_SS\[4\] 3.3-V LVTTL AA20 " "Pin i_SW12_SS\[4\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_SW12_SS[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_SW12_SS\[4\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_SW12_SS\[5\] 3.3-V LVTTL W21 " "Pin i_SW12_SS\[5\] uses I/O standard 3.3-V LVTTL at W21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_SW12_SS[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_SW12_SS\[5\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_SW12_SS\[6\] 3.3-V LVTTL V22 " "Pin i_SW12_SS\[6\] uses I/O standard 3.3-V LVTTL at V22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_SW12_SS[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_SW12_SS\[6\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_SW12_SS\[7\] 3.3-V LVTTL U22 " "Pin i_SW12_SS\[7\] uses I/O standard 3.3-V LVTTL at U22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_SW12_SS[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_SW12_SS\[7\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_SW12_SS\[8\] 3.3-V LVTTL R22 " "Pin i_SW12_SS\[8\] uses I/O standard 3.3-V LVTTL at R22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_SW12_SS[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_SW12_SS\[8\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_SW12_SS\[9\] 3.3-V LVTTL N22 " "Pin i_SW12_SS\[9\] uses I/O standard 3.3-V LVTTL at N22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_SW12_SS[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_SW12_SS\[9\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_SW12_SS\[10\] 3.3-V LVTTL M22 " "Pin i_SW12_SS\[10\] uses I/O standard 3.3-V LVTTL at M22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_SW12_SS[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_SW12_SS\[10\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_SW12_SS\[11\] 3.3-V LVTTL L22 " "Pin i_SW12_SS\[11\] uses I/O standard 3.3-V LVTTL at L22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_SW12_SS[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_SW12_SS\[11\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sdDO 3.3-V LVTTL A20 " "Pin i_sdDO uses I/O standard 3.3-V LVTTL at A20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sdDO } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_sdDO" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_reset_n 3.3-V LVTTL K22 " "Pin i_reset_n uses I/O standard 3.3-V LVTTL at K22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_reset_n } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_reset_n" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_DISP_PB 3.3-V LVTTL AB15 " "Pin i_DISP_PB uses I/O standard 3.3-V LVTTL at AB15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_DISP_PB } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_DISP_PB" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_LDPC_PB 3.3-V LVTTL AB20 " "Pin i_LDPC_PB uses I/O standard 3.3-V LVTTL at AB20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_LDPC_PB } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_LDPC_PB" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_STEP_PB 3.3-V LVTTL AB17 " "Pin i_STEP_PB uses I/O standard 3.3-V LVTTL at AB17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_STEP_PB } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_STEP_PB" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_DEP_PB 3.3-V LVTTL V21 " "Pin i_DEP_PB uses I/O standard 3.3-V LVTTL at V21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_DEP_PB } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_DEP_PB" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_EXAM_PB 3.3-V LVTTL J22 " "Pin i_EXAM_PB uses I/O standard 3.3-V LVTTL at J22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_EXAM_PB } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_EXAM_PB" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_TTY1_RXD_Ser 3.3-V LVTTL B13 " "Pin i_TTY1_RXD_Ser uses I/O standard 3.3-V LVTTL at B13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_TTY1_RXD_Ser } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_TTY1_RXD_Ser" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 98 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626531231756 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1626531231756 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "10 " "Following 10 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_sramData\[0\] a permanently disabled " "Pin io_sramData\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { io_sramData[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_sramData\[0\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1626531231762 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_sramData\[1\] a permanently disabled " "Pin io_sramData\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { io_sramData[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_sramData\[1\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1626531231762 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_sramData\[2\] a permanently disabled " "Pin io_sramData\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { io_sramData[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_sramData\[2\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1626531231762 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_sramData\[3\] a permanently disabled " "Pin io_sramData\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { io_sramData[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_sramData\[3\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1626531231762 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_sramData\[4\] a permanently disabled " "Pin io_sramData\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { io_sramData[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_sramData\[4\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1626531231762 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_sramData\[5\] a permanently disabled " "Pin io_sramData\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { io_sramData[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_sramData\[5\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1626531231762 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_sramData\[6\] a permanently disabled " "Pin io_sramData\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { io_sramData[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_sramData\[6\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1626531231762 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_sramData\[7\] a permanently disabled " "Pin io_sramData\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { io_sramData[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_sramData\[7\]" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1626531231762 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_PS2_CLK a permanently disabled " "Pin io_PS2_CLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { io_PS2_CLK } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_PS2_CLK" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1626531231762 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_PS2_DAT a permanently disabled " "Pin io_PS2_DAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { io_PS2_DAT } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_PS2_DAT" } } } } { "pdp8_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.vhd" 132 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1626531231762 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1626531231762 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.fit.smsg " "Generated suppressed messages file C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_OpenCores/RETRO-EP4CE15_CYCLONE_IV_VDU/pdp8_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1626531232170 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5588 " "Peak virtual memory: 5588 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626531233811 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 17 10:13:53 2021 " "Processing ended: Sat Jul 17 10:13:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626531233811 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626531233811 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626531233811 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1626531233811 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1626531235143 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626531235144 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 17 10:13:55 2021 " "Processing started: Sat Jul 17 10:13:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1626531235144 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1626531235144 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pdp8_top -c pdp8_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pdp8_top -c pdp8_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1626531235144 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1626531236363 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1626531236400 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626531236645 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 17 10:13:56 2021 " "Processing ended: Sat Jul 17 10:13:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626531236645 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626531236645 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626531236645 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1626531236645 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1626531237352 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1626531238137 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626531238137 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 17 10:13:57 2021 " "Processing started: Sat Jul 17 10:13:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1626531238137 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1626531238137 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pdp8_top -c pdp8_top " "Command: quartus_sta pdp8_top -c pdp8_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1626531238137 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1626531238310 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1626531238721 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626531238793 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626531238793 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "The Timing Analyzer is analyzing 12 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1626531239184 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pdp8_top.sdc " "Synopsys Design Constraints File file not found: 'pdp8_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1626531239329 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1626531239330 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_CLOCK_50 i_CLOCK_50 " "create_clock -period 1.000 -name i_CLOCK_50 i_CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1626531239353 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ePDP8:iPDP8\|eCPU:iCPU\|rdb ePDP8:iPDP8\|eCPU:iCPU\|rdb " "create_clock -period 1.000 -name ePDP8:iPDP8\|eCPU:iCPU\|rdb ePDP8:iPDP8\|eCPU:iCPU\|rdb" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1626531239353 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0 " "create_clock -period 1.000 -name ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1626531239353 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[1\]~reg0 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[1\]~reg0 " "create_clock -period 1.000 -name ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[1\]~reg0 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[1\]~reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1626531239353 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " "create_clock -period 1.000 -name ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1626531239353 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1626531239353 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1626531239391 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1626531239392 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1626531239394 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1626531239417 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1626531239893 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1626531239893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.503 " "Worst-case setup slack is -14.503" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531239896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531239896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.503           -9986.330 i_CLOCK_50  " "  -14.503           -9986.330 i_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531239896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.156            -103.934 ePDP8:iPDP8\|eCPU:iCPU\|rdb  " "   -9.156            -103.934 ePDP8:iPDP8\|eCPU:iCPU\|rdb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531239896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.629            -163.575 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0  " "   -8.629            -163.575 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531239896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.033            -211.080 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[1\]~reg0  " "   -8.033            -211.080 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[1\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531239896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.354              -1.809 ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "   -0.354              -1.809 ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531239896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626531239896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.032 " "Worst-case hold slack is -1.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531239926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531239926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.032              -1.558 i_CLOCK_50  " "   -1.032              -1.558 i_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531239926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.787              -2.011 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[1\]~reg0  " "   -0.787              -2.011 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[1\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531239926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284               0.000 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0  " "    0.284               0.000 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531239926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.511               0.000 ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "    0.511               0.000 ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531239926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.625               0.000 ePDP8:iPDP8\|eCPU:iCPU\|rdb  " "    1.625               0.000 ePDP8:iPDP8\|eCPU:iCPU\|rdb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531239926 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626531239926 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.700 " "Worst-case recovery slack is -3.700" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531239941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531239941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.700           -2877.273 i_CLOCK_50  " "   -3.700           -2877.273 i_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531239941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.684             -29.112 ePDP8:iPDP8\|eCPU:iCPU\|rdb  " "   -2.684             -29.112 ePDP8:iPDP8\|eCPU:iCPU\|rdb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531239941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.183              -1.137 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[1\]~reg0  " "   -0.183              -1.137 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[1\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531239941 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626531239941 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.095 " "Worst-case removal slack is 0.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531239953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531239953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095               0.000 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[1\]~reg0  " "    0.095               0.000 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[1\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531239953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 ePDP8:iPDP8\|eCPU:iCPU\|rdb  " "    0.883               0.000 ePDP8:iPDP8\|eCPU:iCPU\|rdb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531239953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.160               0.000 i_CLOCK_50  " "    1.160               0.000 i_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531239953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626531239953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.000 " "Worst-case minimum pulse width slack is -4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531239959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531239959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.000           -2820.893 i_CLOCK_50  " "   -4.000           -2820.893 i_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531239959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201             -62.681 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[1\]~reg0  " "   -3.201             -62.681 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[1\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531239959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -34.201 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0  " "   -1.487             -34.201 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531239959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -16.357 ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "   -1.487             -16.357 ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531239959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 ePDP8:iPDP8\|eCPU:iCPU\|rdb  " "    0.357               0.000 ePDP8:iPDP8\|eCPU:iCPU\|rdb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531239959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626531239959 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 21 synchronizer chains. " "Report Metastability: Found 21 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1626531240353 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1626531240353 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1626531240361 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1626531240405 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1626531241531 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1626531241972 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1626531242050 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1626531242050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.409 " "Worst-case setup slack is -13.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.409           -9289.220 i_CLOCK_50  " "  -13.409           -9289.220 i_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.627             -97.762 ePDP8:iPDP8\|eCPU:iCPU\|rdb  " "   -8.627             -97.762 ePDP8:iPDP8\|eCPU:iCPU\|rdb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.015            -150.948 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0  " "   -8.015            -150.948 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.565            -196.298 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[1\]~reg0  " "   -7.565            -196.298 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[1\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.327              -1.194 ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "   -0.327              -1.194 ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626531242055 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.870 " "Worst-case hold slack is -0.870" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.870              -2.872 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[1\]~reg0  " "   -0.870              -2.872 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[1\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.858              -2.010 i_CLOCK_50  " "   -0.858              -2.010 i_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0  " "    0.184               0.000 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.480               0.000 ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "    0.480               0.000 ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.558               0.000 ePDP8:iPDP8\|eCPU:iCPU\|rdb  " "    1.558               0.000 ePDP8:iPDP8\|eCPU:iCPU\|rdb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626531242085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.282 " "Worst-case recovery slack is -3.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.282           -2480.546 i_CLOCK_50  " "   -3.282           -2480.546 i_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.574             -27.862 ePDP8:iPDP8\|eCPU:iCPU\|rdb  " "   -2.574             -27.862 ePDP8:iPDP8\|eCPU:iCPU\|rdb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.113              -0.645 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[1\]~reg0  " "   -0.113              -0.645 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[1\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626531242100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.167 " "Worst-case removal slack is -0.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.167              -0.939 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[1\]~reg0  " "   -0.167              -0.939 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[1\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.922               0.000 ePDP8:iPDP8\|eCPU:iCPU\|rdb  " "    0.922               0.000 ePDP8:iPDP8\|eCPU:iCPU\|rdb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.038               0.000 i_CLOCK_50  " "    1.038               0.000 i_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626531242116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.000 " "Worst-case minimum pulse width slack is -4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.000           -2820.612 i_CLOCK_50  " "   -4.000           -2820.612 i_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201             -67.381 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[1\]~reg0  " "   -3.201             -67.381 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[1\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -34.201 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0  " "   -1.487             -34.201 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -16.357 ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "   -1.487             -16.357 ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236               0.000 ePDP8:iPDP8\|eCPU:iCPU\|rdb  " "    0.236               0.000 ePDP8:iPDP8\|eCPU:iCPU\|rdb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626531242125 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 21 synchronizer chains. " "Report Metastability: Found 21 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1626531242446 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1626531242446 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1626531242457 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1626531242737 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1626531242765 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1626531242765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.683 " "Worst-case setup slack is -5.683" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.683           -3469.452 i_CLOCK_50  " "   -5.683           -3469.452 i_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.408             -37.719 ePDP8:iPDP8\|eCPU:iCPU\|rdb  " "   -3.408             -37.719 ePDP8:iPDP8\|eCPU:iCPU\|rdb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.038             -54.157 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0  " "   -3.038             -54.157 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.020             -69.760 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[1\]~reg0  " "   -3.020             -69.760 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[1\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258               0.000 ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "    0.258               0.000 ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626531242773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.545 " "Worst-case hold slack is -0.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.545              -0.660 i_CLOCK_50  " "   -0.545              -0.660 i_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.342              -0.547 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[1\]~reg0  " "   -0.342              -0.547 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[1\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.015               0.000 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0  " "    0.015               0.000 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196               0.000 ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "    0.196               0.000 ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.729               0.000 ePDP8:iPDP8\|eCPU:iCPU\|rdb  " "    0.729               0.000 ePDP8:iPDP8\|eCPU:iCPU\|rdb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626531242809 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.149 " "Worst-case recovery slack is -1.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.149            -792.420 i_CLOCK_50  " "   -1.149            -792.420 i_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.808              -8.091 ePDP8:iPDP8\|eCPU:iCPU\|rdb  " "   -0.808              -8.091 ePDP8:iPDP8\|eCPU:iCPU\|rdb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[1\]~reg0  " "    0.263               0.000 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[1\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242825 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626531242825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.105 " "Worst-case removal slack is 0.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105               0.000 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[1\]~reg0  " "    0.105               0.000 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[1\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469               0.000 ePDP8:iPDP8\|eCPU:iCPU\|rdb  " "    0.469               0.000 ePDP8:iPDP8\|eCPU:iCPU\|rdb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.511               0.000 i_CLOCK_50  " "    0.511               0.000 i_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242841 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626531242841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2191.464 i_CLOCK_50  " "   -3.000           -2191.464 i_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -41.000 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[1\]~reg0  " "   -1.000             -41.000 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[1\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -23.000 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0  " "   -1.000             -23.000 ANSITerm1:ANSITerm\|cpu_001:IOP\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "   -1.000             -11.000 ANSITerm1:ANSITerm\|Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 ePDP8:iPDP8\|eCPU:iCPU\|rdb  " "    0.361               0.000 ePDP8:iPDP8\|eCPU:iCPU\|rdb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626531242851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626531242851 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 21 synchronizer chains. " "Report Metastability: Found 21 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1626531243212 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1626531243212 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1626531243706 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1626531243708 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626531243912 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 17 10:14:03 2021 " "Processing ended: Sat Jul 17 10:14:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626531243912 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626531243912 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626531243912 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1626531243912 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Timing Analyzer" 0 -1 1626531244770 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 148 s " "Quartus Prime Full Compilation was successful. 0 errors, 148 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1626531244774 ""}
