#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Mon May 20 02:08:05 2019
# Process ID: 5644
# Current directory: G:/arty/IRIG_READER_LOGIC/archived_pro
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6556 G:\arty\IRIG_READER_LOGIC\archived_pro\archived_pro.xpr
# Log file: G:/arty/IRIG_READER_LOGIC/archived_pro/vivado.log
# Journal file: G:/arty/IRIG_READER_LOGIC/archived_pro\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: irig
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:55 ; elapsed = 00:43:52 . Memory (MB): peak = 864.164 ; gain = 656.656
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'irig' [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v:12]
INFO: [Synth 8-638] synthesizing module 'irig_symbol_decode' [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/new/irig_symbol_decode.v:23]
INFO: [Synth 8-256] done synthesizing module 'irig_symbol_decode' (1#1) [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/new/irig_symbol_decode.v:23]
WARNING: [Synth 8-350] instance 'id1' of module 'irig_symbol_decode' requires 9 connections, but only 8 given [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v:49]
INFO: [Synth 8-638] synthesizing module 'irig_state' [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_state.v:1]
	Parameter ST_UNLOCKED bound to: 4'b0000 
	Parameter ST_PRELOCK bound to: 4'b0001 
	Parameter ST_START bound to: 4'b0010 
	Parameter ST_SECOND bound to: 4'b0011 
	Parameter ST_MINUTE bound to: 4'b0100 
	Parameter ST_HOUR bound to: 4'b0101 
	Parameter ST_DAY bound to: 4'b0110 
	Parameter ST_DAY2 bound to: 4'b0111 
	Parameter ST_YEAR bound to: 4'b1000 
	Parameter ST_UNUSED1 bound to: 4'b1001 
	Parameter ST_UNUSED2 bound to: 4'b1010 
	Parameter ST_SEC_DAY bound to: 4'b1011 
	Parameter ST_SEC_DAY2 bound to: 4'b1100 
	Parameter TS_SELECT_SECOND bound to: 3'b001 
	Parameter TS_SELECT_MINUTE bound to: 3'b010 
	Parameter TS_SELECT_HOUR bound to: 3'b011 
	Parameter TS_SELECT_DAY bound to: 3'b100 
	Parameter TS_SELECT_YEAR bound to: 3'b101 
	Parameter TS_SELECT_SEC_DAY bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_state.v:78]
INFO: [Synth 8-256] done synthesizing module 'irig_state' (2#1) [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_state.v:1]
INFO: [Synth 8-638] synthesizing module 'irig_timestamp' [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_timestamp.v:1]
	Parameter TS_SELECT_SECOND bound to: 3'b001 
	Parameter TS_SELECT_MINUTE bound to: 3'b010 
	Parameter TS_SELECT_HOUR bound to: 3'b011 
	Parameter TS_SELECT_DAY bound to: 3'b100 
	Parameter TS_SELECT_YEAR bound to: 3'b101 
	Parameter TS_SELECT_SEC_DAY bound to: 3'b110 
INFO: [Synth 8-638] synthesizing module 'bcd_decoder' [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/bcd_decoder.v:1]
INFO: [Synth 8-256] done synthesizing module 'bcd_decoder' (3#1) [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/bcd_decoder.v:1]
WARNING: [Synth 8-689] width (5) of port connection 'bcd_bit_idx' does not match port width (3) of module 'bcd_decoder' [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_timestamp.v:39]
INFO: [Synth 8-155] case statement is not full and has no default [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_timestamp.v:76]
INFO: [Synth 8-256] done synthesizing module 'irig_timestamp' (4#1) [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_timestamp.v:1]
INFO: [Synth 8-256] done synthesizing module 'irig' (5#1) [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v:12]
WARNING: [Synth 8-3331] design irig_state has unconnected port end_of_symbl
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:56 ; elapsed = 00:43:53 . Memory (MB): peak = 896.621 ; gain = 689.113
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin id1:rst to constant 0 [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v:49]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:56 ; elapsed = 00:43:53 . Memory (MB): peak = 896.621 ; gain = 689.113
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:07 ; elapsed = 00:44:04 . Memory (MB): peak = 1174.922 ; gain = 967.414
16 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1174.922 ; gain = 310.758
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/bcd_decoder.v" into library work [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/bcd_decoder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v" into library work [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_state.v" into library work [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_state.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/new/irig_symbol_decode.v" into library work [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/new/irig_symbol_decode.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_timestamp.v" into library work [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_timestamp.v:1]
[Mon May 20 02:52:51 2019] Launched synth_1...
Run output will be captured here: G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1182.332 ; gain = 6.457
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/bcd_decoder.v" into library work [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/bcd_decoder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v" into library work [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_state.v" into library work [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_state.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/new/irig_symbol_decode.v" into library work [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/new/irig_symbol_decode.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_timestamp.v" into library work [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_timestamp.v:1]
[Mon May 20 02:54:12 2019] Launched synth_1...
Run output will be captured here: G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/new/irig_symbol_decode.v" into library work [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/new/irig_symbol_decode.v:1]
[Mon May 20 02:57:54 2019] Launched synth_1...
Run output will be captured here: G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: irig
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:33 ; elapsed = 00:51:22 . Memory (MB): peak = 1585.391 ; gain = 1377.883
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'irig' [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v:12]
INFO: [Synth 8-638] synthesizing module 'irig_symbol_decode' [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/new/irig_symbol_decode.v:23]
INFO: [Synth 8-256] done synthesizing module 'irig_symbol_decode' (1#1) [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/new/irig_symbol_decode.v:23]
WARNING: [Synth 8-350] instance 'id1' of module 'irig_symbol_decode' requires 9 connections, but only 8 given [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v:49]
INFO: [Synth 8-638] synthesizing module 'irig_state' [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_state.v:1]
	Parameter ST_UNLOCKED bound to: 4'b0000 
	Parameter ST_PRELOCK bound to: 4'b0001 
	Parameter ST_START bound to: 4'b0010 
	Parameter ST_SECOND bound to: 4'b0011 
	Parameter ST_MINUTE bound to: 4'b0100 
	Parameter ST_HOUR bound to: 4'b0101 
	Parameter ST_DAY bound to: 4'b0110 
	Parameter ST_DAY2 bound to: 4'b0111 
	Parameter ST_YEAR bound to: 4'b1000 
	Parameter ST_UNUSED1 bound to: 4'b1001 
	Parameter ST_UNUSED2 bound to: 4'b1010 
	Parameter ST_SEC_DAY bound to: 4'b1011 
	Parameter ST_SEC_DAY2 bound to: 4'b1100 
	Parameter TS_SELECT_SECOND bound to: 3'b001 
	Parameter TS_SELECT_MINUTE bound to: 3'b010 
	Parameter TS_SELECT_HOUR bound to: 3'b011 
	Parameter TS_SELECT_DAY bound to: 3'b100 
	Parameter TS_SELECT_YEAR bound to: 3'b101 
	Parameter TS_SELECT_SEC_DAY bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_state.v:78]
INFO: [Synth 8-256] done synthesizing module 'irig_state' (2#1) [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_state.v:1]
INFO: [Synth 8-638] synthesizing module 'irig_timestamp' [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_timestamp.v:1]
	Parameter TS_SELECT_SECOND bound to: 3'b001 
	Parameter TS_SELECT_MINUTE bound to: 3'b010 
	Parameter TS_SELECT_HOUR bound to: 3'b011 
	Parameter TS_SELECT_DAY bound to: 3'b100 
	Parameter TS_SELECT_YEAR bound to: 3'b101 
	Parameter TS_SELECT_SEC_DAY bound to: 3'b110 
INFO: [Synth 8-638] synthesizing module 'bcd_decoder' [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/bcd_decoder.v:1]
INFO: [Synth 8-256] done synthesizing module 'bcd_decoder' (3#1) [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/bcd_decoder.v:1]
WARNING: [Synth 8-689] width (5) of port connection 'bcd_bit_idx' does not match port width (3) of module 'bcd_decoder' [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_timestamp.v:39]
INFO: [Synth 8-155] case statement is not full and has no default [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_timestamp.v:76]
INFO: [Synth 8-256] done synthesizing module 'irig_timestamp' (4#1) [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_timestamp.v:1]
INFO: [Synth 8-256] done synthesizing module 'irig' (5#1) [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v:12]
WARNING: [Synth 8-3331] design irig_state has unconnected port end_of_symbl
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:34 ; elapsed = 00:51:22 . Memory (MB): peak = 1610.922 ; gain = 1403.414
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin id1:rst to constant 0 [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v:49]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:34 ; elapsed = 00:51:22 . Memory (MB): peak = 1610.922 ; gain = 1403.414
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:02:38 ; elapsed = 00:51:24 . Memory (MB): peak = 1733.234 ; gain = 1525.727
15 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:56 ; elapsed = 00:52:56 . Memory (MB): peak = 1733.234 ; gain = 1525.727
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'irig' [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v:12]
INFO: [Synth 8-638] synthesizing module 'irig_symbol_decode' [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/new/irig_symbol_decode.v:23]
INFO: [Synth 8-256] done synthesizing module 'irig_symbol_decode' (1#1) [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/new/irig_symbol_decode.v:23]
INFO: [Synth 8-638] synthesizing module 'irig_state' [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_state.v:1]
	Parameter ST_UNLOCKED bound to: 4'b0000 
	Parameter ST_PRELOCK bound to: 4'b0001 
	Parameter ST_START bound to: 4'b0010 
	Parameter ST_SECOND bound to: 4'b0011 
	Parameter ST_MINUTE bound to: 4'b0100 
	Parameter ST_HOUR bound to: 4'b0101 
	Parameter ST_DAY bound to: 4'b0110 
	Parameter ST_DAY2 bound to: 4'b0111 
	Parameter ST_YEAR bound to: 4'b1000 
	Parameter ST_UNUSED1 bound to: 4'b1001 
	Parameter ST_UNUSED2 bound to: 4'b1010 
	Parameter ST_SEC_DAY bound to: 4'b1011 
	Parameter ST_SEC_DAY2 bound to: 4'b1100 
	Parameter TS_SELECT_SECOND bound to: 3'b001 
	Parameter TS_SELECT_MINUTE bound to: 3'b010 
	Parameter TS_SELECT_HOUR bound to: 3'b011 
	Parameter TS_SELECT_DAY bound to: 3'b100 
	Parameter TS_SELECT_YEAR bound to: 3'b101 
	Parameter TS_SELECT_SEC_DAY bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_state.v:78]
INFO: [Synth 8-256] done synthesizing module 'irig_state' (2#1) [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_state.v:1]
INFO: [Synth 8-638] synthesizing module 'irig_timestamp' [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_timestamp.v:1]
	Parameter TS_SELECT_SECOND bound to: 3'b001 
	Parameter TS_SELECT_MINUTE bound to: 3'b010 
	Parameter TS_SELECT_HOUR bound to: 3'b011 
	Parameter TS_SELECT_DAY bound to: 3'b100 
	Parameter TS_SELECT_YEAR bound to: 3'b101 
	Parameter TS_SELECT_SEC_DAY bound to: 3'b110 
INFO: [Synth 8-638] synthesizing module 'bcd_decoder' [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/bcd_decoder.v:1]
INFO: [Synth 8-256] done synthesizing module 'bcd_decoder' (3#1) [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/bcd_decoder.v:1]
WARNING: [Synth 8-689] width (5) of port connection 'bcd_bit_idx' does not match port width (3) of module 'bcd_decoder' [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_timestamp.v:39]
INFO: [Synth 8-155] case statement is not full and has no default [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_timestamp.v:76]
INFO: [Synth 8-256] done synthesizing module 'irig_timestamp' (4#1) [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_timestamp.v:1]
INFO: [Synth 8-256] done synthesizing module 'irig' (5#1) [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v:12]
WARNING: [Synth 8-3331] design irig_state has unconnected port end_of_symbl
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:57 ; elapsed = 00:52:56 . Memory (MB): peak = 1733.234 ; gain = 1525.727
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:57 ; elapsed = 00:52:57 . Memory (MB): peak = 1733.234 ; gain = 1525.727
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1779.191 ; gain = 45.957
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v" into library work [G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v:1]
[Mon May 20 03:01:19 2019] Launched synth_1...
Run output will be captured here: G:/arty/IRIG_READER_LOGIC/archived_pro/archived_pro.runs/synth_1/runme.log
current_design synth_1
refresh_design
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 20 03:18:40 2019...
