

================================================================
== Synthesis Summary Report of 'test'
================================================================
+ General Information: 
    * Date:           Fri May 10 16:45:05 2024
    * Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
    * Project:        D5
    * Solution:       comb_45 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+
    |              Modules              | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |           |            |             |     |
    |              & Loops              | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP    |     FF     |     LUT     | URAM|
    +-----------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+
    |+ test                             |     -|  0.00|      118|  1.180e+03|         -|      119|     -|        no|  4 (~0%)|  596 (23%)|  11443 (2%)|  34109 (12%)|    -|
    | + test_Pipeline_ARRAY_1_READ      |     -|  0.00|       18|    180.000|         -|       18|     -|        no|        -|          -|   524 (~0%)|     74 (~0%)|    -|
    |  o ARRAY_1_READ                   |     -|  7.30|       16|    160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_ARRAY_2_READ      |     -|  0.00|       18|    180.000|         -|       18|     -|        no|        -|          -|   524 (~0%)|     74 (~0%)|    -|
    |  o ARRAY_2_READ                   |     -|  7.30|       16|    160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_57_5   |     -|  0.29|        9|     90.000|         -|        9|     -|        no|        -|    28 (1%)|   535 (~0%)|   1711 (~0%)|    -|
    |  o VITIS_LOOP_57_5                |     -|  7.30|        7|     70.000|         2|        1|     7|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_77_9   |     -|  0.25|        8|     80.000|         -|        8|     -|        no|        -|   168 (6%)|  1374 (~0%)|    9634 (3%)|    -|
    |  o VITIS_LOOP_77_9                |     -|  7.30|        6|     60.000|         3|        1|     5|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_99_13  |     -|  1.60|       11|    110.000|         -|       11|     -|        no|        -|    28 (1%)|   459 (~0%)|   1182 (~0%)|    -|
    |  o VITIS_LOOP_99_13               |     -|  7.30|        9|     90.000|         1|        1|     9|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_ARRAY_WRITE       |     -|  0.00|       18|    180.000|         -|       18|     -|        no|        -|          -|    37 (~0%)|    139 (~0%)|    -|
    |  o ARRAY_WRITE                    |     -|  7.30|       16|    160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    +-----------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|           | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_mem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | out1_1   | 0x10   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | out1_2   | 0x14   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | arg1_1   | 0x1c   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg1_2   | 0x20   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg2_1   | 0x28   | 32    | W      | Data signal of arg2              |                                                                      |
| s_axi_control | arg2_2   | 0x2c   | 32    | W      | Data signal of arg2              |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------+
| Argument | Direction | Datatype      |
+----------+-----------+---------------+
| out1     | inout     | unsigned int* |
| arg1     | inout     | unsigned int* |
| arg2     | inout     | unsigned int* |
+----------+-----------+---------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                          |
+----------+---------------+-----------+----------+----------------------------------+
| out1     | m_axi_mem     | interface |          |                                  |
| out1     | s_axi_control | register  | offset   | name=out1_1 offset=0x10 range=32 |
| out1     | s_axi_control | register  | offset   | name=out1_2 offset=0x14 range=32 |
| arg1     | m_axi_mem     | interface |          |                                  |
| arg1     | s_axi_control | register  | offset   | name=arg1_1 offset=0x1c range=32 |
| arg1     | s_axi_control | register  | offset   | name=arg1_2 offset=0x20 range=32 |
| arg2     | m_axi_mem     | interface |          |                                  |
| arg2     | s_axi_control | register  | offset   | name=arg2_1 offset=0x28 range=32 |
| arg2     | s_axi_control | register  | offset   | name=arg2_2 offset=0x2c range=32 |
+----------+---------------+-----------+----------+----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+--------------+---------------+
| HW Interface | Direction | Length | Width | Loop         | Loop Location |
+--------------+-----------+--------+-------+--------------+---------------+
| m_axi_mem    | read      | 16     | 32    | ARRAY_1_READ | d5.cpp:18:3   |
| m_axi_mem    | read      | 16     | 32    | ARRAY_2_READ | d5.cpp:25:3   |
| m_axi_mem    | write     | 16     | 32    | ARRAY_WRITE  | d5.cpp:219:2  |
+--------------+-----------+--------+-------+--------------+---------------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location | Direction | Burst Status | Length | Loop         | Loop Location | Resolution | Problem                                                                                               |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_mem    | arg1     | d5.cpp:20:16    | read      | Widen Fail   |        | ARRAY_1_READ | d5.cpp:18:3   | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg1     | d5.cpp:20:16    | read      | Inferred     | 16     | ARRAY_1_READ | d5.cpp:18:3   |            |                                                                                                       |
| m_axi_mem    | arg2     | d5.cpp:27:16    | read      | Widen Fail   |        | ARRAY_2_READ | d5.cpp:25:3   | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg2     | d5.cpp:27:16    | read      | Inferred     | 16     | ARRAY_2_READ | d5.cpp:25:3   |            |                                                                                                       |
| m_axi_mem    | out1     | d5.cpp:221:11   | write     | Widen Fail   |        | ARRAY_WRITE  | d5.cpp:219:2  | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | out1     | d5.cpp:221:11   | write     | Inferred     | 16     | ARRAY_WRITE  | d5.cpp:219:2  |            |                                                                                                       |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-----------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                              | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+-----------------------------------+-----+--------+--------------+-----+--------+---------+
| + test                            | 596 |        |              |     |        |         |
|   mul_32ns_32ns_64_1_1_U290       | 4   |        | mul_ln50     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U291       | 4   |        | mul_ln50_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U292       | 4   |        | mul_ln50_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U293       | 4   |        | mul_ln50_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U294       | 4   |        | mul_ln50_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U295       | 4   |        | mul_ln50_5   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U296       | 4   |        | mul_ln50_6   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U297       | 4   |        | mul_ln50_7   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U298       | 4   |        | mul_ln50_8   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U299       | 4   |        | mul_ln50_9   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U300       | 4   |        | mul_ln50_10  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U301       | 4   |        | mul_ln50_11  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U302       | 4   |        | mul_ln50_12  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U303       | 4   |        | mul_ln50_13  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U304       | 4   |        | mul_ln50_14  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U305       | 4   |        | mul_ln50_15  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U306       | 4   |        | mul_ln50_16  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U307       | 4   |        | mul_ln50_17  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U308       | 4   |        | mul_ln50_18  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U290       | 4   |        | mul_ln50_19  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U291       | 4   |        | mul_ln50_20  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U292       | 4   |        | arr_58       | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U309       | 4   |        | mul_ln50_22  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U310       | 4   |        | mul_ln50_23  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U311       | 4   |        | mul_ln50_24  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U312       | 4   |        | mul_ln50_25  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U313       | 4   |        | mul_ln50_26  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U314       | 4   |        | mul_ln50_27  | mul | auto   | 0       |
|   arr_59_fu_1261_p2               | -   |        | arr_59       | add | fabric | 0       |
|   grp_fu_963_p2                   | -   |        | add_ln50_4   | add | fabric | 0       |
|   add_ln50_10_fu_1313_p2          | -   |        | add_ln50_10  | add | fabric | 0       |
|   add_ln50_15_fu_1344_p2          | -   |        | add_ln50_15  | add | fabric | 0       |
|   add_ln50_18_fu_1103_p2          | -   |        | add_ln50_18  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U290       | 4   |        | mul_ln143    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U291       | 4   |        | mul_ln143_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U292       | 4   |        | mul_ln143_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U293       | 4   |        | mul_ln143_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U294       | 4   |        | mul_ln143_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U295       | 4   |        | mul_ln143_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U296       | 4   |        | mul_ln143_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U297       | 4   |        | mul_ln143_7  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U298       | 4   |        | mul_ln143_8  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U299       | 4   |        | mul_ln143_9  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U300       | 4   |        | mul_ln143_10 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U301       | 4   |        | mul_ln143_11 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U302       | 4   |        | mul_ln143_12 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U303       | 4   |        | mul_ln165    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U304       | 4   |        | mul_ln165_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U305       | 4   |        | mul_ln165_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U306       | 4   |        | mul_ln165_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U307       | 4   |        | mul_ln165_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U308       | 4   |        | mul_ln165_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U309       | 4   |        | mul_ln165_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U310       | 4   |        | mul_ln165_7  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U311       | 4   |        | mul_ln165_8  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U312       | 4   |        | mul_ln165_9  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U313       | 4   |        | mul_ln165_10 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U314       | 4   |        | mul_ln165_11 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U315       | 4   |        | mul_ln165_12 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U316       | 4   |        | mul_ln165_13 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U317       | 4   |        | mul_ln165_14 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U318       | 4   |        | mul_ln165_15 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U319       | 4   |        | mul_ln165_16 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U320       | 4   |        | mul_ln165_17 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U321       | 4   |        | mul_ln165_18 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U322       | 4   |        | mul_ln165_19 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U323       | 4   |        | mul_ln165_20 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U324       | 4   |        | mul_ln184    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U290       | 4   |        | mul_ln184_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U291       | 4   |        | mul_ln184_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U292       | 4   |        | mul_ln184_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U293       | 4   |        | mul_ln184_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U294       | 4   |        | mul_ln184_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U295       | 4   |        | mul_ln184_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U296       | 4   |        | mul_ln184_7  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U325       | 4   |        | mul_ln184_8  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U326       | 4   |        | mul_ln185    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U297       | 4   |        | mul_ln185_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U298       | 4   |        | mul_ln185_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U299       | 4   |        | mul_ln185_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U300       | 4   |        | mul_ln185_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U301       | 4   |        | mul_ln185_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U302       | 4   |        | mul_ln185_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U303       | 4   |        | mul_ln185_7  | mul | auto   | 0       |
|   tmp_fu_1426_p2                  | -   |        | tmp          | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U369       | 4   |        | tmp1         | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U327       | 4   |        | mul_ln186    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U328       | 4   |        | mul_ln186_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U329       | 4   |        | mul_ln186_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U330       | 4   |        | mul_ln186_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U331       | 4   |        | mul_ln186_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U332       | 4   |        | mul_ln186_5  | mul | auto   | 0       |
|   tmp2_fu_1704_p2                 | -   |        | tmp2         | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U370       | 4   |        | tmp3         | mul | auto   | 0       |
|   mul_33ns_32ns_64_1_1_U371       | 4   |        | tmp5         | mul | auto   | 0       |
|   add_ln186_4_fu_1749_p2          | -   |        | add_ln186_4  | add | fabric | 0       |
|   add_ln186_10_fu_1787_p2         | -   |        | add_ln186_10 | add | fabric | 0       |
|   add_ln186_12_fu_1799_p2         | -   |        | add_ln186_12 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U333       | 4   |        | mul_ln187    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U334       | 4   |        | mul_ln187_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U335       | 4   |        | mul_ln187_2  | mul | auto   | 0       |
|   tmp6_fu_1811_p2                 | -   |        | tmp6         | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U372       | 4   |        | tmp7         | mul | auto   | 0       |
|   mul_33ns_32ns_64_1_1_U373       | 4   |        | tmp9         | mul | auto   | 0       |
|   mul_33ns_32ns_64_1_1_U374       | 4   |        | tmp11        | mul | auto   | 0       |
|   add_ln187_fu_1824_p2            | -   |        | add_ln187    | add | fabric | 0       |
|   add_ln187_1_fu_1830_p2          | -   |        | add_ln187_1  | add | fabric | 0       |
|   add_ln187_2_fu_1844_p2          | -   |        | add_ln187_2  | add | fabric | 0       |
|   add_ln187_3_fu_1850_p2          | -   |        | add_ln187_3  | add | fabric | 0       |
|   add_ln187_7_fu_1876_p2          | -   |        | add_ln187_7  | add | fabric | 0       |
|   add_ln187_9_fu_1882_p2          | -   |        | add_ln187_9  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U336       | 4   |        | mul_ln188    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U337       | 4   |        | mul_ln188_1  | mul | auto   | 0       |
|   tmp12_fu_1888_p2                | -   |        | tmp12        | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U375       | 4   |        | tmp13        | mul | auto   | 0       |
|   mul_33ns_32ns_64_1_1_U376       | 4   |        | tmp15        | mul | auto   | 0       |
|   add_ln188_fu_1900_p2            | -   |        | add_ln188    | add | fabric | 0       |
|   add_ln188_1_fu_1906_p2          | -   |        | add_ln188_1  | add | fabric | 0       |
|   add_ln188_3_fu_1920_p2          | -   |        | add_ln188_3  | add | fabric | 0       |
|   add_ln188_4_fu_1926_p2          | -   |        | add_ln188_4  | add | fabric | 0       |
|   add_ln188_5_fu_1932_p2          | -   |        | add_ln188_5  | add | fabric | 0       |
|   add_ln188_6_fu_1946_p2          | -   |        | add_ln188_6  | add | fabric | 0       |
|   add_ln188_7_fu_1952_p2          | -   |        | add_ln188_7  | add | fabric | 0       |
|   add_ln188_8_fu_1958_p2          | -   |        | add_ln188_8  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U338       | 4   |        | mul_ln189    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U339       | 4   |        | mul_ln189_1  | mul | auto   | 0       |
|   add_ln189_1_fu_1964_p2          | -   |        | add_ln189_1  | add | fabric | 0       |
|   grp_fu_963_p2                   | -   |        | add_ln189_2  | add | fabric | 0       |
|   add_ln189_3_fu_1978_p2          | -   |        | add_ln189_3  | add | fabric | 0       |
|   add_ln189_4_fu_1984_p2          | -   |        | add_ln189_4  | add | fabric | 0       |
|   add_ln189_5_fu_1990_p2          | -   |        | add_ln189_5  | add | fabric | 0       |
|   add_ln189_6_fu_2004_p2          | -   |        | add_ln189_6  | add | fabric | 0       |
|   add_ln189_8_fu_2010_p2          | -   |        | add_ln189_8  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U340       | 4   |        | mul_ln190    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U341       | 4   |        | mul_ln190_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U342       | 4   |        | mul_ln190_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U343       | 4   |        | mul_ln190_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U290       | 4   |        | mul_ln190_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U344       | 4   |        | mul_ln190_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U345       | 4   |        | mul_ln190_6  | mul | auto   | 0       |
|   tmp16_fu_2016_p2                | -   |        | tmp16        | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U377       | 4   |        | tmp17        | mul | auto   | 0       |
|   tmp18_fu_2027_p2                | -   |        | tmp18        | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U378       | 4   |        | tmp19        | mul | auto   | 0       |
|   tmp20_fu_1437_p2                | -   |        | tmp20        | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U369       | 4   |        | tmp21        | mul | auto   | 0       |
|   tmp22_fu_2038_p2                | -   |        | tmp22        | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U379       | 4   |        | tmp23        | mul | auto   | 0       |
|   mul_33ns_32ns_64_1_1_U380       | 4   |        | tmp25        | mul | auto   | 0       |
|   mul_33ns_32ns_64_1_1_U381       | 4   |        | tmp27        | mul | auto   | 0       |
|   mul_33ns_32ns_64_1_1_U382       | 4   |        | tmp29        | mul | auto   | 0       |
|   mul_33ns_32ns_64_1_1_U370       | 4   |        | tmp31        | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U291       | 4   |        | mul_ln190_7  | mul | auto   | 0       |
|   add_ln190_fu_2049_p2            | -   |        | add_ln190    | add | fabric | 0       |
|   add_ln190_1_fu_2055_p2          | -   |        | add_ln190_1  | add | fabric | 0       |
|   add_ln190_2_fu_2069_p2          | -   |        | add_ln190_2  | add | fabric | 0       |
|   add_ln190_3_fu_2075_p2          | -   |        | add_ln190_3  | add | fabric | 0       |
|   add_ln190_4_fu_2081_p2          | -   |        | add_ln190_4  | add | fabric | 0       |
|   add_ln190_5_fu_2095_p2          | -   |        | add_ln190_5  | add | fabric | 0       |
|   add_ln190_6_fu_2101_p2          | -   |        | add_ln190_6  | add | fabric | 0       |
|   add_ln190_7_fu_2107_p2          | -   |        | add_ln190_7  | add | fabric | 0       |
|   add_ln190_9_fu_2113_p2          | -   |        | add_ln190_9  | add | fabric | 0       |
|   add_ln190_10_fu_2119_p2         | -   |        | add_ln190_10 | add | fabric | 0       |
|   add_ln190_12_fu_1448_p2         | -   |        | add_ln190_12 | add | fabric | 0       |
|   add_ln190_13_fu_1454_p2         | -   |        | add_ln190_13 | add | fabric | 0       |
|   add_ln190_14_fu_1468_p2         | -   |        | add_ln190_14 | add | fabric | 0       |
|   add_ln190_16_fu_1474_p2         | -   |        | add_ln190_16 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U346       | 4   |        | mul_ln191    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U347       | 4   |        | mul_ln191_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U348       | 4   |        | mul_ln191_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U349       | 4   |        | mul_ln191_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U350       | 4   |        | mul_ln191_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U351       | 4   |        | mul_ln191_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U352       | 4   |        | mul_ln191_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U353       | 4   |        | mul_ln191_7  | mul | auto   | 0       |
|   add_ln191_fu_2155_p2            | -   |        | add_ln191    | add | fabric | 0       |
|   add_ln191_1_fu_2161_p2          | -   |        | add_ln191_1  | add | fabric | 0       |
|   add_ln191_2_fu_2175_p2          | -   |        | add_ln191_2  | add | fabric | 0       |
|   add_ln191_3_fu_2181_p2          | -   |        | add_ln191_3  | add | fabric | 0       |
|   add_ln191_4_fu_2187_p2          | -   |        | add_ln191_4  | add | fabric | 0       |
|   add_ln191_5_fu_2201_p2          | -   |        | add_ln191_5  | add | fabric | 0       |
|   add_ln191_7_fu_2207_p2          | -   |        | add_ln191_7  | add | fabric | 0       |
|   add_ln191_8_fu_2213_p2          | -   |        | add_ln191_8  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U304       | 4   |        | mul_ln192    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U305       | 4   |        | mul_ln192_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U306       | 4   |        | mul_ln192_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U307       | 4   |        | mul_ln192_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U308       | 4   |        | mul_ln192_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U309       | 4   |        | mul_ln192_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U310       | 4   |        | mul_ln192_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U311       | 4   |        | mul_ln193    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U312       | 4   |        | mul_ln193_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U313       | 4   |        | mul_ln193_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U314       | 4   |        | mul_ln193_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U315       | 4   |        | mul_ln193_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U316       | 4   |        | mul_ln193_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U317       | 4   |        | mul_ln194    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U318       | 4   |        | mul_ln194_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U319       | 4   |        | mul_ln194_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U320       | 4   |        | mul_ln194_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U321       | 4   |        | mul_ln194_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U322       | 4   |        | mul_ln195    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U323       | 4   |        | mul_ln195_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U324       | 4   |        | mul_ln195_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U325       | 4   |        | mul_ln195_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U354       | 4   |        | mul_ln196    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U355       | 4   |        | mul_ln196_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U356       | 4   |        | mul_ln196_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U357       | 4   |        | mul_ln197    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U358       | 4   |        | mul_ln197_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U359       | 4   |        | mul_ln198    | mul | auto   | 0       |
|   arr_65_fu_2662_p2               | -   |        | arr_65       | add | fabric | 0       |
|   add_ln200_fu_2675_p2            | -   |        | add_ln200    | add | fabric | 0       |
|   add_ln200_1_fu_2681_p2          | -   |        | add_ln200_1  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U360       | 4   |        | mul_ln200    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U361       | 4   |        | mul_ln200_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U362       | 4   |        | mul_ln200_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U363       | 4   |        | mul_ln200_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U364       | 4   |        | mul_ln200_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U365       | 4   |        | mul_ln200_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U366       | 4   |        | mul_ln200_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U367       | 4   |        | mul_ln200_7  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U368       | 4   |        | mul_ln200_8  | mul | auto   | 0       |
|   add_ln200_2_fu_2291_p2          | -   |        | add_ln200_2  | add | fabric | 0       |
|   add_ln200_3_fu_2301_p2          | -   |        | add_ln200_3  | add | fabric | 0       |
|   add_ln200_4_fu_2307_p2          | -   |        | add_ln200_4  | add | fabric | 0       |
|   add_ln200_5_fu_2317_p2          | -   |        | add_ln200_5  | add | fabric | 0       |
|   add_ln200_41_fu_2735_p2         | -   |        | add_ln200_41 | add | fabric | 0       |
|   add_ln200_6_fu_2739_p2          | -   |        | add_ln200_6  | add | fabric | 0       |
|   add_ln200_7_fu_2323_p2          | -   |        | add_ln200_7  | add | fabric | 0       |
|   add_ln200_8_fu_2333_p2          | -   |        | add_ln200_8  | add | fabric | 0       |
|   add_ln200_12_fu_2772_p2         | -   |        | add_ln200_12 | add | fabric | 0       |
|   add_ln200_35_fu_2786_p2         | -   |        | add_ln200_35 | add | fabric | 0       |
|   add_ln200_11_fu_2792_p2         | -   |        | add_ln200_11 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U326       | 4   |        | mul_ln200_9  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U327       | 4   |        | mul_ln200_10 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U328       | 4   |        | mul_ln200_11 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U329       | 4   |        | mul_ln200_12 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U330       | 4   |        | mul_ln200_13 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U331       | 4   |        | mul_ln200_14 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U332       | 4   |        | mul_ln200_15 | mul | auto   | 0       |
|   add_ln200_13_fu_2882_p2         | -   |        | add_ln200_13 | add | fabric | 0       |
|   add_ln200_14_fu_2892_p2         | -   |        | add_ln200_14 | add | fabric | 0       |
|   add_ln200_15_fu_2902_p2         | -   |        | add_ln200_15 | add | fabric | 0       |
|   add_ln200_16_fu_2908_p2         | -   |        | add_ln200_16 | add | fabric | 0       |
|   add_ln200_17_fu_2918_p2         | -   |        | add_ln200_17 | add | fabric | 0       |
|   add_ln200_18_fu_2928_p2         | -   |        | add_ln200_18 | add | fabric | 0       |
|   add_ln200_20_fu_2938_p2         | -   |        | add_ln200_20 | add | fabric | 0       |
|   add_ln200_19_fu_3632_p2         | -   |        | add_ln200_19 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U333       | 4   |        | mul_ln200_16 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U334       | 4   |        | mul_ln200_17 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U335       | 4   |        | mul_ln200_18 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U336       | 4   |        | mul_ln200_19 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U337       | 4   |        | mul_ln200_20 | mul | auto   | 0       |
|   add_ln200_21_fu_2984_p2         | -   |        | add_ln200_21 | add | fabric | 0       |
|   add_ln200_22_fu_2994_p2         | -   |        | add_ln200_22 | add | fabric | 0       |
|   add_ln200_23_fu_3004_p2         | -   |        | add_ln200_23 | add | fabric | 0       |
|   add_ln200_24_fu_3671_p2         | -   |        | add_ln200_24 | add | fabric | 0       |
|   add_ln200_42_fu_3681_p2         | -   |        | add_ln200_42 | add | fabric | 0       |
|   add_ln200_26_fu_3686_p2         | -   |        | add_ln200_26 | add | fabric | 0       |
|   add_ln200_40_fu_3700_p2         | -   |        | add_ln200_40 | add | fabric | 0       |
|   add_ln200_25_fu_3705_p2         | -   |        | add_ln200_25 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U338       | 4   |        | mul_ln200_21 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U339       | 4   |        | mul_ln200_22 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U340       | 4   |        | mul_ln200_23 | mul | auto   | 0       |
|   add_ln200_27_fu_3030_p2         | -   |        | add_ln200_27 | add | fabric | 0       |
|   add_ln200_28_fu_3741_p2         | -   |        | add_ln200_28 | add | fabric | 0       |
|   add_ln200_30_fu_3751_p2         | -   |        | add_ln200_30 | add | fabric | 0       |
|   add_ln200_29_fu_4021_p2         | -   |        | add_ln200_29 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U341       | 4   |        | mul_ln200_24 | mul | auto   | 0       |
|   add_ln200_36_fu_4057_p2         | -   |        | add_ln200_36 | add | fabric | 0       |
|   add_ln200_31_fu_4067_p2         | -   |        | add_ln200_31 | add | fabric | 0       |
|   add_ln185_2_fu_3052_p2          | -   |        | add_ln185_2  | add | fabric | 0       |
|   add_ln185_3_fu_3058_p2          | -   |        | add_ln185_3  | add | fabric | 0       |
|   add_ln185_10_fu_2351_p2         | -   |        | add_ln185_10 | add | fabric | 0       |
|   add_ln185_11_fu_2357_p2         | -   |        | add_ln185_11 | add | fabric | 0       |
|   add_ln200_37_fu_4109_p2         | -   |        | add_ln200_37 | add | fabric | 0       |
|   add_ln184_2_fu_3112_p2          | -   |        | add_ln184_2  | add | fabric | 0       |
|   add_ln184_3_fu_3118_p2          | -   |        | add_ln184_3  | add | fabric | 0       |
|   add_ln184_8_fu_2399_p2          | -   |        | add_ln184_8  | add | fabric | 0       |
|   add_ln184_9_fu_2405_p2          | -   |        | add_ln184_9  | add | fabric | 0       |
|   add_ln184_11_fu_2419_p2         | -   |        | add_ln184_11 | add | fabric | 0       |
|   add_ln184_12_fu_2425_p2         | -   |        | add_ln184_12 | add | fabric | 0       |
|   add_ln184_13_fu_2439_p2         | -   |        | add_ln184_13 | add | fabric | 0       |
|   add_ln184_15_fu_2445_p2         | -   |        | add_ln184_15 | add | fabric | 0       |
|   add_ln200_38_fu_4157_p2         | -   |        | add_ln200_38 | add | fabric | 0       |
|   add_ln200_34_fu_4244_p2         | -   |        | add_ln200_34 | add | fabric | 0       |
|   out1_w_fu_4272_p2               | -   |        | out1_w       | add | fabric | 0       |
|   add_ln201_fu_4281_p2            | -   |        | add_ln201    | add | fabric | 0       |
|   add_ln197_fu_2451_p2            | -   |        | add_ln197    | add | fabric | 0       |
|   out1_w_1_fu_4302_p2             | -   |        | out1_w_1     | add | fabric | 0       |
|   add_ln195_fu_3297_p2            | -   |        | add_ln195    | add | fabric | 0       |
|   add_ln195_1_fu_3303_p2          | -   |        | add_ln195_1  | add | fabric | 0       |
|   add_ln203_1_fu_3343_p2          | -   |        | add_ln203_1  | add | fabric | 0       |
|   add_ln203_2_fu_3355_p2          | -   |        | add_ln203_2  | add | fabric | 0       |
|   add_ln194_fu_3377_p2            | -   |        | add_ln194    | add | fabric | 0       |
|   add_ln204_1_fu_3772_p2          | -   |        | add_ln204_1  | add | fabric | 0       |
|   add_ln204_2_fu_3784_p2          | -   |        | add_ln204_2  | add | fabric | 0       |
|   add_ln205_1_fu_3831_p2          | -   |        | add_ln205_1  | add | fabric | 0       |
|   add_ln205_2_fu_3843_p2          | -   |        | add_ln205_2  | add | fabric | 0       |
|   add_ln192_2_fu_3451_p2          | -   |        | add_ln192_2  | add | fabric | 0       |
|   add_ln192_3_fu_3457_p2          | -   |        | add_ln192_3  | add | fabric | 0       |
|   add_ln192_4_fu_3471_p2          | -   |        | add_ln192_4  | add | fabric | 0       |
|   add_ln192_6_fu_3481_p2          | -   |        | add_ln192_6  | add | fabric | 0       |
|   add_ln206_1_fu_3891_p2          | -   |        | add_ln206_1  | add | fabric | 0       |
|   add_ln206_2_fu_3903_p2          | -   |        | add_ln206_2  | add | fabric | 0       |
|   out1_w_7_fu_3939_p2             | -   |        | out1_w_7     | add | fabric | 0       |
|   add_ln208_fu_3947_p2            | -   |        | add_ln208    | add | fabric | 0       |
|   add_ln208_7_fu_2489_p2          | -   |        | add_ln208_7  | add | fabric | 0       |
|   add_ln208_13_fu_4312_p2         | -   |        | add_ln208_13 | add | fabric | 0       |
|   out1_w_8_fu_4322_p2             | -   |        | out1_w_8     | add | fabric | 0       |
|   add_ln209_fu_4335_p2            | -   |        | add_ln209    | add | fabric | 0       |
|   add_ln209_1_fu_3541_p2          | -   |        | add_ln209_1  | add | fabric | 0       |
|   out1_w_9_fu_4356_p2             | -   |        | out1_w_9     | add | fabric | 0       |
|   add_ln210_fu_3595_p2            | -   |        | add_ln210    | add | fabric | 0       |
|   add_ln210_1_fu_3601_p2          | -   |        | add_ln210_1  | add | fabric | 0       |
|   add_ln211_fu_3607_p2            | -   |        | add_ln211    | add | fabric | 0       |
|   add_ln212_1_fu_4183_p2          | -   |        | add_ln212_1  | add | fabric | 0       |
|   add_ln213_fu_4194_p2            | -   |        | add_ln213    | add | fabric | 0       |
|   add_ln214_fu_4206_p2            | -   |        | add_ln214    | add | fabric | 0       |
|   out1_w_15_fu_4363_p2            | -   |        | out1_w_15    | add | fabric | 0       |
|  + test_Pipeline_ARRAY_1_READ     | 0   |        |              |     |        |         |
|    add_ln18_fu_325_p2             | -   |        | add_ln18     | add | fabric | 0       |
|  + test_Pipeline_ARRAY_2_READ     | 0   |        |              |     |        |         |
|    add_ln25_fu_325_p2             | -   |        | add_ln25     | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_57_5  | 28  |        |              |     |        |         |
|    empty_fu_358_p2                | -   |        | empty        | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U37       | 4   |        | mul_ln70     | mul | auto   | 0       |
|    add_ln70_fu_431_p2             | -   |        | add_ln70     | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U38       | 4   |        | mul_ln70_1   | mul | auto   | 0       |
|    add_ln70_1_fu_476_p2           | -   |        | add_ln70_1   | add | fabric | 0       |
|    sub_ln35_12_fu_486_p2          | -   |        | sub_ln35_12  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U39       | 4   |        | mul_ln70_2   | mul | auto   | 0       |
|    add_ln70_2_fu_632_p2           | -   |        | add_ln70_2   | add | fabric | 0       |
|    sub_ln35_13_fu_502_p2          | -   |        | sub_ln35_13  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U40       | 4   |        | mul_ln70_3   | mul | auto   | 0       |
|    add_ln70_3_fu_689_p2           | -   |        | add_ln70_3   | add | fabric | 0       |
|    sub_ln35_fu_522_p2             | -   |        | sub_ln35     | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U41       | 4   |        | mul_ln70_4   | mul | auto   | 0       |
|    add_ln70_4_fu_745_p2           | -   |        | add_ln70_4   | add | fabric | 0       |
|    sub_ln35_1_fu_754_p2           | -   |        | sub_ln35_1   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U42       | 4   |        | mul_ln70_5   | mul | auto   | 0       |
|    add_ln70_5_fu_809_p2           | -   |        | add_ln70_5   | add | fabric | 0       |
|    tmp_7_fu_824_p17               | -   |        | sub_ln35_2   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U43       | 4   |        | mul_ln70_6   | mul | auto   | 0       |
|    add_ln70_6_fu_860_p2           | -   |        | add_ln70_6   | add | fabric | 0       |
|    add_ln57_fu_540_p2             | -   |        | add_ln57     | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_77_9  | 168 |        |              |     |        |         |
|    empty_fu_923_p2                | -   |        | empty        | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U75       | 4   |        | mul_ln90     | mul | auto   | 0       |
|    arr_30_fu_989_p2               | -   |        | arr_30       | add | fabric | 0       |
|    sub_ln35_fu_1195_p2            | -   |        | sub_ln35     | sub | fabric | 0       |
|    sub_ln35_1_fu_1210_p2          | -   |        | sub_ln35_1   | sub | fabric | 0       |
|    sub_ln35_2_fu_1229_p2          | -   |        | sub_ln35_2   | sub | fabric | 0       |
|    sub_ln35_12_fu_1244_p2         | -   |        | sub_ln35_12  | sub | fabric | 0       |
|    sub_ln35_13_fu_1259_p2         | -   |        | sub_ln35_13  | sub | fabric | 0       |
|    sub_ln35_14_fu_1274_p2         | -   |        | sub_ln35_14  | sub | fabric | 0       |
|    sub_ln35_15_fu_1289_p2         | -   |        | sub_ln35_15  | sub | fabric | 0       |
|    sub_ln35_16_fu_1298_p2         | -   |        | sub_ln35_16  | sub | fabric | 0       |
|    sub_ln35_3_fu_1313_p2          | -   |        | sub_ln35_3   | sub | fabric | 0       |
|    sub_ln35_4_fu_1977_p2          | -   |        | sub_ln35_4   | sub | fabric | 0       |
|    sub_ln35_5_fu_2016_p2          | -   |        | sub_ln35_5   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U76       | 4   |        | mul_ln90_1   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U77       | 4   |        | mul_ln90_2   | mul | auto   | 0       |
|    sub_ln35_17_fu_1066_p2         | -   |        | sub_ln35_17  | sub | fabric | 0       |
|    sub_ln35_26_fu_1332_p2         | -   |        | sub_ln35_26  | sub | fabric | 0       |
|    sub_ln35_27_fu_1350_p2         | -   |        | sub_ln35_27  | sub | fabric | 0       |
|    sub_ln35_28_fu_1365_p2         | -   |        | sub_ln35_28  | sub | fabric | 0       |
|    sub_ln35_18_fu_1380_p2         | -   |        | sub_ln35_18  | sub | fabric | 0       |
|    sub_ln35_19_fu_1395_p2         | -   |        | sub_ln35_19  | sub | fabric | 0       |
|    sub_ln35_20_fu_1412_p2         | -   |        | sub_ln35_20  | sub | fabric | 0       |
|    sub_ln35_21_fu_1427_p2         | -   |        | sub_ln35_21  | sub | fabric | 0       |
|    sub_ln35_6_fu_1442_p2          | -   |        | sub_ln35_6   | sub | fabric | 0       |
|    sub_ln35_7_fu_1457_p2          | -   |        | sub_ln35_7   | sub | fabric | 0       |
|    sub_ln35_8_fu_2529_p2          | -   |        | sub_ln35_8   | sub | fabric | 0       |
|    empty_36_fu_1078_p2            | -   |        | empty_36     | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U78       | 4   |        | mul_ln90_3   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U79       | 4   |        | mul_ln90_4   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U80       | 4   |        | mul_ln90_5   | mul | auto   | 0       |
|    add_ln90_2_fu_2649_p2          | -   |        | add_ln90_2   | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U81       | 4   |        | mul_ln90_6   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U82       | 4   |        | mul_ln90_7   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U83       | 4   |        | mul_ln90_8   | mul | auto   | 0       |
|    add_ln90_5_fu_2716_p2          | -   |        | add_ln90_5   | add | fabric | 0       |
|    sub_ln35_29_fu_1133_p2         | -   |        | sub_ln35_29  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U84       | 4   |        | mul_ln90_9   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U85       | 4   |        | mul_ln90_10  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U86       | 4   |        | mul_ln90_11  | mul | auto   | 0       |
|    add_ln90_8_fu_2816_p2          | -   |        | add_ln90_8   | add | fabric | 0       |
|    sub_ln35_30_fu_1481_p2         | -   |        | sub_ln35_30  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U87       | 4   |        | mul_ln90_12  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U88       | 4   |        | mul_ln90_13  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U89       | 4   |        | mul_ln90_14  | mul | auto   | 0       |
|    add_ln90_11_fu_2911_p2         | -   |        | add_ln90_11  | add | fabric | 0       |
|    sub_ln35_31_fu_1499_p2         | -   |        | sub_ln35_31  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U90       | 4   |        | mul_ln90_15  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U91       | 4   |        | mul_ln90_16  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U92       | 4   |        | mul_ln90_17  | mul | auto   | 0       |
|    add_ln90_14_fu_3005_p2         | -   |        | add_ln90_14  | add | fabric | 0       |
|    sub_ln35_32_fu_1514_p2         | -   |        | sub_ln35_32  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U93       | 4   |        | mul_ln90_18  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U94       | 4   |        | mul_ln90_19  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U95       | 4   |        | mul_ln90_20  | mul | auto   | 0       |
|    add_ln90_17_fu_3098_p2         | -   |        | add_ln90_17  | add | fabric | 0       |
|    sub_ln35_22_fu_1529_p2         | -   |        | sub_ln35_22  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U96       | 4   |        | mul_ln90_21  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U97       | 4   |        | mul_ln90_22  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U98       | 4   |        | mul_ln90_23  | mul | auto   | 0       |
|    add_ln90_20_fu_3190_p2         | -   |        | add_ln90_20  | add | fabric | 0       |
|    sub_ln35_23_fu_1538_p2         | -   |        | sub_ln35_23  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U99       | 4   |        | mul_ln90_24  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U100      | 4   |        | mul_ln90_25  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U101      | 4   |        | mul_ln90_26  | mul | auto   | 0       |
|    add_ln90_23_fu_3281_p2         | -   |        | add_ln90_23  | add | fabric | 0       |
|    sub_ln35_24_fu_1553_p2         | -   |        | sub_ln35_24  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U102      | 4   |        | mul_ln90_27  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U103      | 4   |        | mul_ln90_28  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U104      | 4   |        | mul_ln90_29  | mul | auto   | 0       |
|    add_ln90_26_fu_3371_p2         | -   |        | add_ln90_26  | add | fabric | 0       |
|    sub_ln35_25_fu_1568_p2         | -   |        | sub_ln35_25  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U105      | 4   |        | mul_ln90_30  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U106      | 4   |        | mul_ln90_31  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U107      | 4   |        | mul_ln90_32  | mul | auto   | 0       |
|    add_ln90_29_fu_3460_p2         | -   |        | add_ln90_29  | add | fabric | 0       |
|    sub_ln35_9_fu_1583_p2          | -   |        | sub_ln35_9   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U108      | 4   |        | mul_ln90_33  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U109      | 4   |        | mul_ln90_34  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U110      | 4   |        | mul_ln90_35  | mul | auto   | 0       |
|    add_ln90_32_fu_3535_p2         | -   |        | add_ln90_32  | add | fabric | 0       |
|    sub_ln35_10_fu_1592_p2         | -   |        | sub_ln35_10  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U111      | 4   |        | mul_ln90_36  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U112      | 4   |        | mul_ln90_37  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U113      | 4   |        | mul_ln90_38  | mul | auto   | 0       |
|    add_ln90_35_fu_3596_p2         | -   |        | add_ln90_35  | add | fabric | 0       |
|    tmp_44_fu_3622_p17             | -   |        | sub_ln35_11  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U114      | 4   |        | mul_ln90_39  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U115      | 4   |        | mul_ln90_40  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U116      | 4   |        | mul_ln90_41  | mul | auto   | 0       |
|    add_ln90_38_fu_3652_p2         | -   |        | add_ln90_38  | add | fabric | 0       |
|    add_ln77_fu_1169_p2            | -   |        | add_ln77     | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_99_13 | 28  |        |              |     |        |         |
|    add_ln106_fu_465_p2            | -   |        | add_ln106    | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U216      | 4   |        | mul_ln113    | mul | auto   | 0       |
|    add_ln113_fu_555_p2            | -   |        | add_ln113    | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U217      | 4   |        | mul_ln113_1  | mul | auto   | 0       |
|    add_ln113_1_fu_581_p2          | -   |        | add_ln113_1  | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U218      | 4   |        | mul_ln113_2  | mul | auto   | 0       |
|    add_ln113_2_fu_607_p2          | -   |        | add_ln113_2  | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U219      | 4   |        | mul_ln113_3  | mul | auto   | 0       |
|    add_ln113_3_fu_633_p2          | -   |        | add_ln113_3  | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U220      | 4   |        | mul_ln113_4  | mul | auto   | 0       |
|    add_ln113_4_fu_659_p2          | -   |        | add_ln113_4  | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U221      | 4   |        | mul_ln113_5  | mul | auto   | 0       |
|    add_ln113_5_fu_685_p2          | -   |        | add_ln113_5  | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U222      | 4   |        | mul_ln113_6  | mul | auto   | 0       |
|    add_ln113_6_fu_711_p2          | -   |        | add_ln113_6  | add | fabric | 0       |
|    add_ln99_fu_717_p2             | -   |        | add_ln99     | add | fabric | 0       |
|  + test_Pipeline_ARRAY_WRITE      | 0   |        |              |     |        |         |
|    add_ln219_fu_280_p2            | -   |        | add_ln219    | add | fabric | 0       |
+-----------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+--------------------------------------------------+---------------------------+
| Type            | Options                                          | Location                  |
+-----------------+--------------------------------------------------+---------------------------+
| interface       | m_axi depth=16 port=out1 offset=slave bundle=mem | d5.cpp:5 in test, out1    |
| interface       | m_axi depth=16 port=arg1 offset=slave bundle=mem | d5.cpp:6 in test, arg1    |
| interface       | m_axi depth=16 port=arg2 offset=slave bundle=mem | d5.cpp:7 in test, arg2    |
| interface       | mode=s_axilite port=return                       | d5.cpp:9 in test, return  |
| array_partition | variable=arr type=complete                       | d5.cpp:30 in test, arr    |
| array_partition | variable=arg1_r type=complete                    | d5.cpp:31 in test, arg1_r |
| array_partition | variable=arg2_r type=complete                    | d5.cpp:32 in test, arg2_r |
| array_partition | variable=out1_w type=complete                    | d5.cpp:33 in test, out1_w |
| pipeline        | II = 1                                           | d5.cpp:39 in test         |
| unroll          |                                                  | d5.cpp:42 in test         |
| pipeline        | II = 1                                           | d5.cpp:46 in test         |
| unroll          |                                                  | d5.cpp:49 in test         |
| pipeline        | II = 1                                           | d5.cpp:59 in test         |
| unroll          |                                                  | d5.cpp:62 in test         |
| pipeline        | II = 1                                           | d5.cpp:66 in test         |
| unroll          |                                                  | d5.cpp:69 in test         |
| pipeline        | II = 1                                           | d5.cpp:79 in test         |
| unroll          |                                                  | d5.cpp:82 in test         |
| pipeline        | II = 1                                           | d5.cpp:86 in test         |
| unroll          |                                                  | d5.cpp:89 in test         |
| pipeline        | II = 1                                           | d5.cpp:101 in test        |
| unroll          |                                                  | d5.cpp:104 in test        |
| pipeline        | II = 1                                           | d5.cpp:109 in test        |
| unroll          |                                                  | d5.cpp:112 in test        |
| pipeline        | II = 1                                           | d5.cpp:122 in test        |
| unroll          |                                                  | d5.cpp:125 in test        |
| pipeline        | II = 1                                           | d5.cpp:132 in test        |
| unroll          |                                                  | d5.cpp:135 in test        |
| pipeline        | II = 1                                           | d5.cpp:139 in test        |
| unroll          |                                                  | d5.cpp:142 in test        |
| pipeline        | II = 1                                           | d5.cpp:153 in test        |
| unroll          |                                                  | d5.cpp:156 in test        |
| pipeline        | II = 1                                           | d5.cpp:161 in test        |
| unroll          |                                                  | d5.cpp:164 in test        |
| pipeline        | II = 1                                           | d5.cpp:175 in test        |
| unroll          |                                                  | d5.cpp:178 in test        |
+-----------------+--------------------------------------------------+---------------------------+


