#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Oct 26 16:31:22 2021
# Process ID: 4760
# Current directory: C:/home/github/LogicDesign/Lab2-Advanced/LAB2_FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11696 C:\home\github\LogicDesign\Lab2-Advanced\LAB2_FPGA\LAB2_FPGA.xpr
# Log file: C:/home/github/LogicDesign/Lab2-Advanced/LAB2_FPGA/vivado.log
# Journal file: C:/home/github/LogicDesign/Lab2-Advanced/LAB2_FPGA\vivado.jou
#-----------------------------------------------------------
start_guioopen_project C:/home/github/LogicDesign/Lab2-Advanced/LAB2_FPGA/LAB2_FPGA.xpr
INFO: [Project 1-313] Project file moved from 'D:/LogicDesignExperiment/LAB02_1007/LAB2_FPGA' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/home/github/LogicDesign/Lab2-Advanced/LAB2_FPGA/LAB2_FPGA.gen/sources_1', nor could it be found using path 'D:/LogicDesignExperiment/LAB02_1007/LAB2_FPGA/LAB2_FPGA.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.176 ; gain = 0.000
update_compile_order -fileset sources_1open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1094.395 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/home/github/LogicDesign/Lab2-Advanced/LAB2_FPGA/LAB2_FPGA.srcs/constrs_1/new/lab2_fpga_1.xdc]
Finished Parsing XDC File [C:/home/github/LogicDesign/Lab2-Advanced/LAB2_FPGA/LAB2_FPGA.srcs/constrs_1/new/lab2_fpga_1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1169.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1299.434 ; gain = 284.633
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 27 13:32:00 2021...
