{"Source Block": ["hdl/library/common/up_delay_cntrl.v@121:131@HdlStmAssign", "  genvar                        n;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == IO_BASEADDR) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == IO_BASEADDR) ? up_rreq : 1'b0;\n  assign up_rdata_s[4] = | up_drdata4_s;\n  assign up_rdata_s[3] = | up_drdata3_s;\n  assign up_rdata_s[2] = | up_drdata2_s;\n  assign up_rdata_s[1] = | up_drdata1_s;\n  assign up_rdata_s[0] = | up_drdata0_s;\n"], "Clone Blocks": [["hdl/library/common/up_delay_cntrl.v@124:134", "\n  assign up_wreq_s = (up_waddr[13:8] == IO_BASEADDR) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == IO_BASEADDR) ? up_rreq : 1'b0;\n  assign up_rdata_s[4] = | up_drdata4_s;\n  assign up_rdata_s[3] = | up_drdata3_s;\n  assign up_rdata_s[2] = | up_drdata2_s;\n  assign up_rdata_s[1] = | up_drdata1_s;\n  assign up_rdata_s[0] = | up_drdata0_s;\n\n  generate\n  for (n = 0; n < IO_WIDTH; n = n + 1) begin: g_drd\n"], ["hdl/library/common/up_delay_cntrl.v@120:130", "\n  genvar                        n;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == IO_BASEADDR) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == IO_BASEADDR) ? up_rreq : 1'b0;\n  assign up_rdata_s[4] = | up_drdata4_s;\n  assign up_rdata_s[3] = | up_drdata3_s;\n  assign up_rdata_s[2] = | up_drdata2_s;\n  assign up_rdata_s[1] = | up_drdata1_s;\n"], ["hdl/library/common/up_delay_cntrl.v@125:135", "  assign up_wreq_s = (up_waddr[13:8] == IO_BASEADDR) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == IO_BASEADDR) ? up_rreq : 1'b0;\n  assign up_rdata_s[4] = | up_drdata4_s;\n  assign up_rdata_s[3] = | up_drdata3_s;\n  assign up_rdata_s[2] = | up_drdata2_s;\n  assign up_rdata_s[1] = | up_drdata1_s;\n  assign up_rdata_s[0] = | up_drdata0_s;\n\n  generate\n  for (n = 0; n < IO_WIDTH; n = n + 1) begin: g_drd\n  assign up_drdata4_s[n] = (up_raddr[7:0] == n) ? up_drdata[((n*5)+4)] : 1'd0;\n"], ["hdl/library/common/up_delay_cntrl.v@123:133", "  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == IO_BASEADDR) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == IO_BASEADDR) ? up_rreq : 1'b0;\n  assign up_rdata_s[4] = | up_drdata4_s;\n  assign up_rdata_s[3] = | up_drdata3_s;\n  assign up_rdata_s[2] = | up_drdata2_s;\n  assign up_rdata_s[1] = | up_drdata1_s;\n  assign up_rdata_s[0] = | up_drdata0_s;\n\n  generate\n"], ["hdl/library/common/up_delay_cntrl.v@122:132", "\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == IO_BASEADDR) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == IO_BASEADDR) ? up_rreq : 1'b0;\n  assign up_rdata_s[4] = | up_drdata4_s;\n  assign up_rdata_s[3] = | up_drdata3_s;\n  assign up_rdata_s[2] = | up_drdata2_s;\n  assign up_rdata_s[1] = | up_drdata1_s;\n  assign up_rdata_s[0] = | up_drdata0_s;\n\n"]], "Diff Content": {"Delete": [[126, "  assign up_rreq_s = (up_raddr[13:8] == IO_BASEADDR) ? up_rreq : 1'b0;\n"]], "Add": [[126, "  assign up_wreq_s = (up_waddr[13:8] == BASE_ADDRESS) ? up_wreq : 1'b0;\n"], [126, "  assign up_rreq_s = (up_raddr[13:8] == BASE_ADDRESS) ? up_rreq : 1'b0;\n"]]}}