library(stdcells) {

  delay_model : table_lookup;

  time_unit : "1ns";
  voltage_unit : "1V";
  current_unit : "1uA";
  pulling_resistance_unit : "1kohm";
  leakage_power_unit : "1nW";
  capacitive_load_unit (1,pf);

  type (regfile_sel) {
    base_type : array ;
    data_type : bit ;
    bit_width : 32;
    bit_from : 31;
    bit_to : 0 ;
    downto : true ;
  }

  cell (regfile) {
    area : 124.9189;
    ff_bank (IQ1, IQN1, 32) {
      next_state : "D" ;
      clocked_on : "clk" ;
    }
    ff_bank (IQ2, IQN2, 32) {
      next_state : "D" ;
      clocked_on : "clk" ;
    }
    pin(clk)  {
      direction : input;
      clock : true;
    }
    pin (rd_mux_out) {
      direction : input;
    }
    bus(rs1_sel) {
      bus_type : regfile_sel
      direction : input;
    }
    bus(rs2_sel) {
      bus_type : regfile_sel
      direction : input;
    }
    bus(rd_sel) {
      bus_type : regfile_sel
      direction : input;
    }
    pin(rs1_rdata)  {
      direction : output;
      function : "IQ1";
      timing() {
        related_pin : "clk";
        timing_type : rising_edge;
        cell_rise(scalar) {
          values("0.0");
        }
        rise_transition(scalar) {
          values("0.0");
        }
        cell_fall(scalar) {
          values("0.0");
        }
        fall_transition(scalar) {
          values("0.0");
        }
      }
    }
    pin(rs2_rdata)  {
      direction : output;
      function : "IQ2";
      timing() {
        related_pin : "clk";
        timing_type : rising_edge;
        cell_rise(scalar) {
          values("0.0");
        }
        rise_transition(scalar) {
          values("0.0");
        }
        cell_fall(scalar) {
          values("0.0");
        }
        fall_transition(scalar) {
          values("0.0");
        }
      }
    }
  }
}
