 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : my_div
Version: R-2020.09-SP5
Date   : Thu Nov 18 00:10:01 2021
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: divisor[2] (input port clocked by clk)
  Endpoint: quotient_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  my_div             8000                  saed32hvt_ss0p95v125c
  inverse_table_DIVISOR_WIDTH5_WIDTH_INVERSE17_WIDTH_SHIFT5
                     ForQA                 saed32hvt_ss0p95v125c
  mul_and_shift_DIVIDEND_WIDTH16_WIDTH_INVERSE17_WIDTH_SHIFT5
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  input external delay                                  1.0000     1.0000 f
  divisor[2] (in)                                       0.0000     1.0000 f
  U0/divisor[2] (inverse_table_DIVISOR_WIDTH5_WIDTH_INVERSE17_WIDTH_SHIFT5)
                                                        0.0000     1.0000 f
  U0/U9/Y (INVX0_HVT)                                   0.0663     1.0663 r
  U0/U11/Y (NAND2X0_HVT)                                0.1354     1.2016 f
  U0/U7/Y (INVX0_HVT)                                   0.1025     1.3041 r
  U0/U39/Y (NAND2X0_HVT)                                0.1467     1.4508 f
  U0/U53/Y (OA22X1_HVT)                                 0.1836     1.6344 f
  U0/U62/Y (AND2X1_HVT)                                 0.1042     1.7386 f
  U0/U63/Y (OA21X1_HVT)                                 0.1072     1.8458 f
  U0/U77/Y (NAND2X0_HVT)                                0.1478     1.9935 r
  U0/div_inverse_0_ (inverse_table_DIVISOR_WIDTH5_WIDTH_INVERSE17_WIDTH_SHIFT5)
                                                        0.0000     1.9935 r
  U1/div_inverse_0_ (mul_and_shift_DIVIDEND_WIDTH16_WIDTH_INVERSE17_WIDTH_SHIFT5)
                                                        0.0000     1.9935 r
  U1/U55/Y (OA21X1_HVT)                                 0.1616     2.1551 r
  U1/intadd_1_U14/S (FADDX1_HVT)                        0.2025     2.3577 f
  U1/U219/Y (INVX0_HVT)                                 0.0634     2.4211 r
  U1/U499/Y (OR2X1_HVT)                                 0.0894     2.5105 r
  U1/U501/Y (AND2X1_HVT)                                0.0779     2.5884 r
  U1/U504/Y (AND2X1_HVT)                                0.0733     2.6617 r
  U1/U505/Y (OR3X1_HVT)                                 0.0827     2.7444 r
  U1/U507/Y (AO22X1_HVT)                                0.0970     2.8414 r
  U1/U514/Y (OA22X1_HVT)                                0.1061     2.9475 r
  U1/U516/Y (AO22X1_HVT)                                0.0966     3.0441 r
  U1/U521/Y (OA22X1_HVT)                                0.1046     3.1487 r
  U1/U523/Y (AO22X1_HVT)                                0.0965     3.2452 r
  U1/U528/Y (OA22X1_HVT)                                0.1046     3.3499 r
  U1/U530/Y (AO22X1_HVT)                                0.0963     3.4462 r
  U1/U535/Y (AO222X1_HVT)                               0.1970     3.6431 r
  U1/U539/Y (OA22X1_HVT)                                0.1136     3.7567 r
  U1/U541/Y (AO22X1_HVT)                                0.0974     3.8541 r
  U1/U545/Y (OA22X1_HVT)                                0.1047     3.9588 r
  U1/U547/Y (AO22X1_HVT)                                0.0974     4.0562 r
  U1/U551/Y (OA22X1_HVT)                                0.1046     4.1608 r
  U1/U553/Y (AO22X1_HVT)                                0.0974     4.2582 r
  U1/U557/Y (OA22X1_HVT)                                0.1046     4.3628 r
  U1/U559/Y (AO22X1_HVT)                                0.0969     4.4597 r
  U1/U564/Y (AO222X1_HVT)                               0.1963     4.6560 r
  U1/U569/Y (AO222X1_HVT)                               0.2057     4.8617 r
  U1/U573/Y (OA22X1_HVT)                                0.1135     4.9753 r
  U1/U575/Y (AO22X1_HVT)                                0.0969     5.0722 r
  U1/U579/Y (OA22X1_HVT)                                0.1047     5.1769 r
  U1/U581/Y (AO22X1_HVT)                                0.1057     5.2826 r
  U1/U600/CO (FADDX1_HVT)                               0.1538     5.4364 r
  U1/U585/CO (FADDX1_HVT)                               0.1604     5.5968 r
  U1/intadd_0_U15/CO (FADDX1_HVT)                       0.1665     5.7633 r
  U1/intadd_0_U14/CO (FADDX1_HVT)                       0.1420     5.9053 r
  U1/intadd_0_U13/CO (FADDX1_HVT)                       0.1420     6.0473 r
  U1/intadd_0_U12/CO (FADDX1_HVT)                       0.1420     6.1893 r
  U1/intadd_0_U11/CO (FADDX1_HVT)                       0.1420     6.3313 r
  U1/intadd_0_U10/CO (FADDX1_HVT)                       0.1420     6.4733 r
  U1/intadd_0_U9/CO (FADDX1_HVT)                        0.1420     6.6153 r
  U1/intadd_0_U8/CO (FADDX1_HVT)                        0.1420     6.7573 r
  U1/intadd_0_U7/CO (FADDX1_HVT)                        0.1420     6.8993 r
  U1/intadd_0_U6/CO (FADDX1_HVT)                        0.1420     7.0413 r
  U1/intadd_0_U5/CO (FADDX1_HVT)                        0.1420     7.1833 r
  U1/intadd_0_U4/CO (FADDX1_HVT)                        0.1420     7.3253 r
  U1/intadd_0_U3/CO (FADDX1_HVT)                        0.1420     7.4673 r
  U1/intadd_0_U2/CO (FADDX1_HVT)                        0.1612     7.6285 r
  U1/U444/Y (MUX41X1_HVT)                               0.1887     7.8172 f
  U1/U592/Y (OAI222X1_HVT)                              0.1941     8.0113 r
  U1/U598/Y (AO22X1_HVT)                                0.1207     8.1320 r
  U1/quotient[10] (mul_and_shift_DIVIDEND_WIDTH16_WIDTH_INVERSE17_WIDTH_SHIFT5)
                                                        0.0000     8.1320 r
  quotient_reg_10_/D (DFFX1_HVT)                        0.0000     8.1320 r
  data arrival time                                                8.1320

  clock clk (rise edge)                                10.0000    10.0000
  clock network delay (ideal)                           0.0000    10.0000
  quotient_reg_10_/CLK (DFFX1_HVT)                      0.0000    10.0000 r
  library setup time                                   -0.0932     9.9068
  data required time                                               9.9068
  --------------------------------------------------------------------------
  data required time                                               9.9068
  data arrival time                                               -8.1320
  --------------------------------------------------------------------------
  slack (MET)                                                      1.7748


1
