<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-fpa-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-fpa-defs.h</h1><a href="cvmx-fpa-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2017  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-fpa-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon fpa.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_FPA_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_FPA_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_ADDR_RANGE_ERROR CVMX_FPA_ADDR_RANGE_ERROR_FUNC()</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fpa-defs_8h.html#ab5ec6a9393085cfcad0681336c80f734">CVMX_FPA_ADDR_RANGE_ERROR_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l00058"></a>00058 {
<a name="l00059"></a>00059     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00060"></a>00060         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00061"></a>00061         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00062"></a>00062         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00063"></a>00063         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00064"></a>00064         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00065"></a>00065             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180028000458ull);
<a name="l00066"></a>00066             <span class="keywordflow">break</span>;
<a name="l00067"></a>00067         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00068"></a>00068         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00069"></a>00069             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00070"></a>00070                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280000000458ull);
<a name="l00071"></a>00071             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00072"></a>00072                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280000000458ull);
<a name="l00073"></a>00073         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00074"></a>00074             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280000000458ull);
<a name="l00075"></a>00075             <span class="keywordflow">break</span>;
<a name="l00076"></a>00076     }
<a name="l00077"></a>00077     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FPA_ADDR_RANGE_ERROR not supported on this chip\n&quot;</span>);
<a name="l00078"></a>00078     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280000000458ull);
<a name="l00079"></a>00079 }
<a name="l00080"></a>00080 <span class="preprocessor">#else</span>
<a name="l00081"></a><a class="code" href="cvmx-fpa-defs_8h.html#a40c4105d9e5a4b63e78d963efa98f99d">00081</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_ADDR_RANGE_ERROR CVMX_FPA_ADDR_RANGE_ERROR_FUNC()</span>
<a name="l00082"></a><a class="code" href="cvmx-fpa-defs_8h.html#ab5ec6a9393085cfcad0681336c80f734">00082</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fpa-defs_8h.html#ab5ec6a9393085cfcad0681336c80f734">CVMX_FPA_ADDR_RANGE_ERROR_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l00083"></a>00083 {
<a name="l00084"></a>00084     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00085"></a>00085         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00086"></a>00086         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00087"></a>00087         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00088"></a>00088         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00089"></a>00089         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00090"></a>00090             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180028000458ull);
<a name="l00091"></a>00091         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00092"></a>00092         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00093"></a>00093             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00094"></a>00094                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280000000458ull);
<a name="l00095"></a>00095             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00096"></a>00096                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280000000458ull);
<a name="l00097"></a>00097         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00098"></a>00098             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280000000458ull);
<a name="l00099"></a>00099     }
<a name="l00100"></a>00100     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280000000458ull);
<a name="l00101"></a>00101 }
<a name="l00102"></a>00102 <span class="preprocessor">#endif</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fpa-defs_8h.html#ad6e6aaa6a0eb9b68fe29164467bad09c">CVMX_FPA_AURAX_CFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00105"></a>00105 {
<a name="l00106"></a>00106     <span class="keywordflow">if</span> (!(
<a name="l00107"></a>00107           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 511))) ||
<a name="l00108"></a>00108           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1023))) ||
<a name="l00109"></a>00109           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1023))) ||
<a name="l00110"></a>00110           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 511)))))
<a name="l00111"></a>00111         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FPA_AURAX_CFG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00112"></a>00112     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280020100000ull) + ((offset) &amp; 1023) * 8;
<a name="l00113"></a>00113 }
<a name="l00114"></a>00114 <span class="preprocessor">#else</span>
<a name="l00115"></a><a class="code" href="cvmx-fpa-defs_8h.html#ad6e6aaa6a0eb9b68fe29164467bad09c">00115</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_AURAX_CFG(offset) (CVMX_ADD_IO_SEG(0x0001280020100000ull) + ((offset) &amp; 1023) * 8)</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fpa-defs_8h.html#acd75e4ea12bc3bffabb6aaffc55f0f28">CVMX_FPA_AURAX_CNT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00119"></a>00119 {
<a name="l00120"></a>00120     <span class="keywordflow">if</span> (!(
<a name="l00121"></a>00121           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 511))) ||
<a name="l00122"></a>00122           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1023))) ||
<a name="l00123"></a>00123           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1023))) ||
<a name="l00124"></a>00124           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 511)))))
<a name="l00125"></a>00125         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FPA_AURAX_CNT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00126"></a>00126     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280020200000ull) + ((offset) &amp; 1023) * 8;
<a name="l00127"></a>00127 }
<a name="l00128"></a>00128 <span class="preprocessor">#else</span>
<a name="l00129"></a><a class="code" href="cvmx-fpa-defs_8h.html#acd75e4ea12bc3bffabb6aaffc55f0f28">00129</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_AURAX_CNT(offset) (CVMX_ADD_IO_SEG(0x0001280020200000ull) + ((offset) &amp; 1023) * 8)</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fpa-defs_8h.html#a56e126f37090fc7c1aa2d4e9dd99891a">CVMX_FPA_AURAX_CNT_ADD</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00133"></a>00133 {
<a name="l00134"></a>00134     <span class="keywordflow">if</span> (!(
<a name="l00135"></a>00135           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 511))) ||
<a name="l00136"></a>00136           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1023))) ||
<a name="l00137"></a>00137           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1023))) ||
<a name="l00138"></a>00138           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 511)))))
<a name="l00139"></a>00139         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FPA_AURAX_CNT_ADD(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00140"></a>00140     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280020300000ull) + ((offset) &amp; 1023) * 8;
<a name="l00141"></a>00141 }
<a name="l00142"></a>00142 <span class="preprocessor">#else</span>
<a name="l00143"></a><a class="code" href="cvmx-fpa-defs_8h.html#a56e126f37090fc7c1aa2d4e9dd99891a">00143</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_AURAX_CNT_ADD(offset) (CVMX_ADD_IO_SEG(0x0001280020300000ull) + ((offset) &amp; 1023) * 8)</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fpa-defs_8h.html#af1a96ef6e04aa8ba539a883f6ed4f9ee">CVMX_FPA_AURAX_CNT_LEVELS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00147"></a>00147 {
<a name="l00148"></a>00148     <span class="keywordflow">if</span> (!(
<a name="l00149"></a>00149           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 511))) ||
<a name="l00150"></a>00150           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1023))) ||
<a name="l00151"></a>00151           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1023))) ||
<a name="l00152"></a>00152           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 511)))))
<a name="l00153"></a>00153         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FPA_AURAX_CNT_LEVELS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00154"></a>00154     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280020800000ull) + ((offset) &amp; 1023) * 8;
<a name="l00155"></a>00155 }
<a name="l00156"></a>00156 <span class="preprocessor">#else</span>
<a name="l00157"></a><a class="code" href="cvmx-fpa-defs_8h.html#af1a96ef6e04aa8ba539a883f6ed4f9ee">00157</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_AURAX_CNT_LEVELS(offset) (CVMX_ADD_IO_SEG(0x0001280020800000ull) + ((offset) &amp; 1023) * 8)</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00159"></a>00159 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fpa-defs_8h.html#a52995ad9ccdc43167cf22fcda8696e04">CVMX_FPA_AURAX_CNT_LIMIT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00161"></a>00161 {
<a name="l00162"></a>00162     <span class="keywordflow">if</span> (!(
<a name="l00163"></a>00163           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 511))) ||
<a name="l00164"></a>00164           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1023))) ||
<a name="l00165"></a>00165           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1023))) ||
<a name="l00166"></a>00166           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 511)))))
<a name="l00167"></a>00167         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FPA_AURAX_CNT_LIMIT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00168"></a>00168     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280020400000ull) + ((offset) &amp; 1023) * 8;
<a name="l00169"></a>00169 }
<a name="l00170"></a>00170 <span class="preprocessor">#else</span>
<a name="l00171"></a><a class="code" href="cvmx-fpa-defs_8h.html#a52995ad9ccdc43167cf22fcda8696e04">00171</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_AURAX_CNT_LIMIT(offset) (CVMX_ADD_IO_SEG(0x0001280020400000ull) + ((offset) &amp; 1023) * 8)</span>
<a name="l00172"></a>00172 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00173"></a>00173 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fpa-defs_8h.html#a65e14abf1dd496308af5afab6e24bd34">CVMX_FPA_AURAX_CNT_THRESHOLD</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00175"></a>00175 {
<a name="l00176"></a>00176     <span class="keywordflow">if</span> (!(
<a name="l00177"></a>00177           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 511))) ||
<a name="l00178"></a>00178           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1023))) ||
<a name="l00179"></a>00179           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1023))) ||
<a name="l00180"></a>00180           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 511)))))
<a name="l00181"></a>00181         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FPA_AURAX_CNT_THRESHOLD(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00182"></a>00182     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280020500000ull) + ((offset) &amp; 1023) * 8;
<a name="l00183"></a>00183 }
<a name="l00184"></a>00184 <span class="preprocessor">#else</span>
<a name="l00185"></a><a class="code" href="cvmx-fpa-defs_8h.html#a65e14abf1dd496308af5afab6e24bd34">00185</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_AURAX_CNT_THRESHOLD(offset) (CVMX_ADD_IO_SEG(0x0001280020500000ull) + ((offset) &amp; 1023) * 8)</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fpa-defs_8h.html#ada37b0c5fc0bfd4e61c54a6b58fdda56">CVMX_FPA_AURAX_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00189"></a>00189 {
<a name="l00190"></a>00190     <span class="keywordflow">if</span> (!(
<a name="l00191"></a>00191           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 511))) ||
<a name="l00192"></a>00192           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1023))) ||
<a name="l00193"></a>00193           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1023))) ||
<a name="l00194"></a>00194           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 511)))))
<a name="l00195"></a>00195         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FPA_AURAX_INT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00196"></a>00196     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280020600000ull) + ((offset) &amp; 1023) * 8;
<a name="l00197"></a>00197 }
<a name="l00198"></a>00198 <span class="preprocessor">#else</span>
<a name="l00199"></a><a class="code" href="cvmx-fpa-defs_8h.html#ada37b0c5fc0bfd4e61c54a6b58fdda56">00199</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_AURAX_INT(offset) (CVMX_ADD_IO_SEG(0x0001280020600000ull) + ((offset) &amp; 1023) * 8)</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00201"></a>00201 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00202"></a>00202 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fpa-defs_8h.html#a26237b262cea135d7a8a13a436940b55">CVMX_FPA_AURAX_POOL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00203"></a>00203 {
<a name="l00204"></a>00204     <span class="keywordflow">if</span> (!(
<a name="l00205"></a>00205           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 511))) ||
<a name="l00206"></a>00206           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1023))) ||
<a name="l00207"></a>00207           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1023))) ||
<a name="l00208"></a>00208           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 511)))))
<a name="l00209"></a>00209         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FPA_AURAX_POOL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00210"></a>00210     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280020000000ull) + ((offset) &amp; 1023) * 8;
<a name="l00211"></a>00211 }
<a name="l00212"></a>00212 <span class="preprocessor">#else</span>
<a name="l00213"></a><a class="code" href="cvmx-fpa-defs_8h.html#a26237b262cea135d7a8a13a436940b55">00213</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_AURAX_POOL(offset) (CVMX_ADD_IO_SEG(0x0001280020000000ull) + ((offset) &amp; 1023) * 8)</span>
<a name="l00214"></a>00214 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00215"></a>00215 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00216"></a>00216 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fpa-defs_8h.html#ae7727d593542217da502893bbcdd8104">CVMX_FPA_AURAX_POOL_LEVELS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00217"></a>00217 {
<a name="l00218"></a>00218     <span class="keywordflow">if</span> (!(
<a name="l00219"></a>00219           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 511))) ||
<a name="l00220"></a>00220           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1023))) ||
<a name="l00221"></a>00221           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1023))) ||
<a name="l00222"></a>00222           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 511)))))
<a name="l00223"></a>00223         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FPA_AURAX_POOL_LEVELS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00224"></a>00224     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280020700000ull) + ((offset) &amp; 1023) * 8;
<a name="l00225"></a>00225 }
<a name="l00226"></a>00226 <span class="preprocessor">#else</span>
<a name="l00227"></a><a class="code" href="cvmx-fpa-defs_8h.html#ae7727d593542217da502893bbcdd8104">00227</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_AURAX_POOL_LEVELS(offset) (CVMX_ADD_IO_SEG(0x0001280020700000ull) + ((offset) &amp; 1023) * 8)</span>
<a name="l00228"></a>00228 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00229"></a>00229 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_BIST_STATUS CVMX_FPA_BIST_STATUS_FUNC()</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fpa-defs_8h.html#a755d1416765e238617f5bb8627e9b0a6">CVMX_FPA_BIST_STATUS_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l00232"></a>00232 {
<a name="l00233"></a>00233     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00234"></a>00234         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00235"></a>00235         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00236"></a>00236         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00237"></a>00237         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00238"></a>00238         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00239"></a>00239         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00240"></a>00240         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00241"></a>00241         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00242"></a>00242         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00243"></a>00243         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00244"></a>00244         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00245"></a>00245         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00246"></a>00246         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00247"></a>00247             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800280000E8ull);
<a name="l00248"></a>00248             <span class="keywordflow">break</span>;
<a name="l00249"></a>00249         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00250"></a>00250             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00251"></a>00251                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00012800000000E8ull);
<a name="l00252"></a>00252             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00253"></a>00253                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00012800000000E8ull);
<a name="l00254"></a>00254         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00255"></a>00255         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00256"></a>00256             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00012800000000E8ull);
<a name="l00257"></a>00257             <span class="keywordflow">break</span>;
<a name="l00258"></a>00258     }
<a name="l00259"></a>00259     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FPA_BIST_STATUS not supported on this chip\n&quot;</span>);
<a name="l00260"></a>00260     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00012800000000E8ull);
<a name="l00261"></a>00261 }
<a name="l00262"></a>00262 <span class="preprocessor">#else</span>
<a name="l00263"></a><a class="code" href="cvmx-fpa-defs_8h.html#ab804c3fc3171bfcaba05d27a754e290f">00263</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_BIST_STATUS CVMX_FPA_BIST_STATUS_FUNC()</span>
<a name="l00264"></a><a class="code" href="cvmx-fpa-defs_8h.html#a755d1416765e238617f5bb8627e9b0a6">00264</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fpa-defs_8h.html#a755d1416765e238617f5bb8627e9b0a6">CVMX_FPA_BIST_STATUS_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l00265"></a>00265 {
<a name="l00266"></a>00266     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00267"></a>00267         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00268"></a>00268         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00269"></a>00269         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00270"></a>00270         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00271"></a>00271         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00272"></a>00272         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00273"></a>00273         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00274"></a>00274         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00275"></a>00275         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00276"></a>00276         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00277"></a>00277         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00278"></a>00278         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00279"></a>00279         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00280"></a>00280             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800280000E8ull);
<a name="l00281"></a>00281         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00282"></a>00282             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00283"></a>00283                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00012800000000E8ull);
<a name="l00284"></a>00284             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00285"></a>00285                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00012800000000E8ull);
<a name="l00286"></a>00286         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00287"></a>00287         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00288"></a>00288             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00012800000000E8ull);
<a name="l00289"></a>00289     }
<a name="l00290"></a>00290     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00012800000000E8ull);
<a name="l00291"></a>00291 }
<a name="l00292"></a>00292 <span class="preprocessor">#endif</span>
<a name="l00293"></a>00293 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00294"></a>00294 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_CLK_COUNT CVMX_FPA_CLK_COUNT_FUNC()</span>
<a name="l00295"></a>00295 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_FPA_CLK_COUNT_FUNC(<span class="keywordtype">void</span>)
<a name="l00296"></a>00296 {
<a name="l00297"></a>00297     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00298"></a>00298         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FPA_CLK_COUNT not supported on this chip\n&quot;</span>);
<a name="l00299"></a>00299     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00012800000000F0ull);
<a name="l00300"></a>00300 }
<a name="l00301"></a>00301 <span class="preprocessor">#else</span>
<a name="l00302"></a><a class="code" href="cvmx-fpa-defs_8h.html#a50d91d91f58b70cf2b29f1731d83ff00">00302</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_CLK_COUNT (CVMX_ADD_IO_SEG(0x00012800000000F0ull))</span>
<a name="l00303"></a>00303 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00304"></a><a class="code" href="cvmx-fpa-defs_8h.html#a8845a65ce19ce7463f47d766aa52c234">00304</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_CTL_STATUS (CVMX_ADD_IO_SEG(0x0001180028000050ull))</span>
<a name="l00305"></a>00305 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00306"></a>00306 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_ECC_CTL CVMX_FPA_ECC_CTL_FUNC()</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_FPA_ECC_CTL_FUNC(<span class="keywordtype">void</span>)
<a name="l00308"></a>00308 {
<a name="l00309"></a>00309     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00310"></a>00310         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FPA_ECC_CTL not supported on this chip\n&quot;</span>);
<a name="l00311"></a>00311     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280000000058ull);
<a name="l00312"></a>00312 }
<a name="l00313"></a>00313 <span class="preprocessor">#else</span>
<a name="l00314"></a><a class="code" href="cvmx-fpa-defs_8h.html#aa2aa53d79ac3b07ab6ef5e672517489a">00314</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_ECC_CTL (CVMX_ADD_IO_SEG(0x0001280000000058ull))</span>
<a name="l00315"></a>00315 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00316"></a>00316 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00317"></a>00317 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_ECC_INT CVMX_FPA_ECC_INT_FUNC()</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_FPA_ECC_INT_FUNC(<span class="keywordtype">void</span>)
<a name="l00319"></a>00319 {
<a name="l00320"></a>00320     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00321"></a>00321         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FPA_ECC_INT not supported on this chip\n&quot;</span>);
<a name="l00322"></a>00322     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280000000068ull);
<a name="l00323"></a>00323 }
<a name="l00324"></a>00324 <span class="preprocessor">#else</span>
<a name="l00325"></a><a class="code" href="cvmx-fpa-defs_8h.html#acc65ed18c3e701041eb4e23aa68c44d7">00325</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_ECC_INT (CVMX_ADD_IO_SEG(0x0001280000000068ull))</span>
<a name="l00326"></a>00326 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00327"></a>00327 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00328"></a>00328 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_ERR_INT CVMX_FPA_ERR_INT_FUNC()</span>
<a name="l00329"></a>00329 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_FPA_ERR_INT_FUNC(<span class="keywordtype">void</span>)
<a name="l00330"></a>00330 {
<a name="l00331"></a>00331     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00332"></a>00332         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FPA_ERR_INT not supported on this chip\n&quot;</span>);
<a name="l00333"></a>00333     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280000000040ull);
<a name="l00334"></a>00334 }
<a name="l00335"></a>00335 <span class="preprocessor">#else</span>
<a name="l00336"></a><a class="code" href="cvmx-fpa-defs_8h.html#a7bb6122b1c20aa64378e10e646d2ce59">00336</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_ERR_INT (CVMX_ADD_IO_SEG(0x0001280000000040ull))</span>
<a name="l00337"></a>00337 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00338"></a>00338 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00339"></a>00339 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_FPF0_MARKS CVMX_FPA_FPF0_MARKS_FUNC()</span>
<a name="l00340"></a>00340 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_FPA_FPF0_MARKS_FUNC(<span class="keywordtype">void</span>)
<a name="l00341"></a>00341 {
<a name="l00342"></a>00342     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00343"></a>00343         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FPA_FPF0_MARKS not supported on this chip\n&quot;</span>);
<a name="l00344"></a>00344     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180028000000ull);
<a name="l00345"></a>00345 }
<a name="l00346"></a>00346 <span class="preprocessor">#else</span>
<a name="l00347"></a><a class="code" href="cvmx-fpa-defs_8h.html#aac6b91299a9c32c83e2b378fbbbd6b46">00347</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_FPF0_MARKS (CVMX_ADD_IO_SEG(0x0001180028000000ull))</span>
<a name="l00348"></a>00348 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00349"></a>00349 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00350"></a>00350 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_FPF0_SIZE CVMX_FPA_FPF0_SIZE_FUNC()</span>
<a name="l00351"></a>00351 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_FPA_FPF0_SIZE_FUNC(<span class="keywordtype">void</span>)
<a name="l00352"></a>00352 {
<a name="l00353"></a>00353     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00354"></a>00354         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FPA_FPF0_SIZE not supported on this chip\n&quot;</span>);
<a name="l00355"></a>00355     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180028000058ull);
<a name="l00356"></a>00356 }
<a name="l00357"></a>00357 <span class="preprocessor">#else</span>
<a name="l00358"></a><a class="code" href="cvmx-fpa-defs_8h.html#af0a57c159979249bfb305611e1ebf398">00358</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_FPF0_SIZE (CVMX_ADD_IO_SEG(0x0001180028000058ull))</span>
<a name="l00359"></a>00359 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00360"></a><a class="code" href="cvmx-fpa-defs_8h.html#a0dcfe66ee3cb1ef59a11e29327d6150e">00360</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_FPF1_MARKS CVMX_FPA_FPFX_MARKS(1)</span>
<a name="l00361"></a><a class="code" href="cvmx-fpa-defs_8h.html#aedcd9696316e08fe7f538bb8771451dc">00361</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_FPF2_MARKS CVMX_FPA_FPFX_MARKS(2)</span>
<a name="l00362"></a><a class="code" href="cvmx-fpa-defs_8h.html#aaeaf11e62f5ac89bdff819f8eeeab9c7">00362</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_FPF3_MARKS CVMX_FPA_FPFX_MARKS(3)</span>
<a name="l00363"></a><a class="code" href="cvmx-fpa-defs_8h.html#aa80852b5e7d6cf4095678eaff87ec01b">00363</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_FPF4_MARKS CVMX_FPA_FPFX_MARKS(4)</span>
<a name="l00364"></a><a class="code" href="cvmx-fpa-defs_8h.html#af3d540caa4e7954f75009120cddbb8d4">00364</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_FPF5_MARKS CVMX_FPA_FPFX_MARKS(5)</span>
<a name="l00365"></a><a class="code" href="cvmx-fpa-defs_8h.html#afec9593fca545fc40f58eaa2726b1eac">00365</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_FPF6_MARKS CVMX_FPA_FPFX_MARKS(6)</span>
<a name="l00366"></a><a class="code" href="cvmx-fpa-defs_8h.html#ae1de386e0f21c006f413a2acea746aad">00366</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_FPF7_MARKS CVMX_FPA_FPFX_MARKS(7)</span>
<a name="l00367"></a>00367 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00368"></a>00368 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_FPF8_MARKS CVMX_FPA_FPF8_MARKS_FUNC()</span>
<a name="l00369"></a>00369 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_FPA_FPF8_MARKS_FUNC(<span class="keywordtype">void</span>)
<a name="l00370"></a>00370 {
<a name="l00371"></a>00371     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>)))
<a name="l00372"></a>00372         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FPA_FPF8_MARKS not supported on this chip\n&quot;</span>);
<a name="l00373"></a>00373     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180028000240ull);
<a name="l00374"></a>00374 }
<a name="l00375"></a>00375 <span class="preprocessor">#else</span>
<a name="l00376"></a><a class="code" href="cvmx-fpa-defs_8h.html#a9a1264d53375cada291552b0f47bdffa">00376</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_FPF8_MARKS (CVMX_ADD_IO_SEG(0x0001180028000240ull))</span>
<a name="l00377"></a>00377 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00378"></a>00378 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00379"></a>00379 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_FPF8_SIZE CVMX_FPA_FPF8_SIZE_FUNC()</span>
<a name="l00380"></a>00380 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_FPA_FPF8_SIZE_FUNC(<span class="keywordtype">void</span>)
<a name="l00381"></a>00381 {
<a name="l00382"></a>00382     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>)))
<a name="l00383"></a>00383         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FPA_FPF8_SIZE not supported on this chip\n&quot;</span>);
<a name="l00384"></a>00384     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180028000248ull);
<a name="l00385"></a>00385 }
<a name="l00386"></a>00386 <span class="preprocessor">#else</span>
<a name="l00387"></a><a class="code" href="cvmx-fpa-defs_8h.html#ab6614bfc0273d3e687551a993fa75ec9">00387</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_FPF8_SIZE (CVMX_ADD_IO_SEG(0x0001180028000248ull))</span>
<a name="l00388"></a>00388 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00389"></a>00389 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00390"></a>00390 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fpa-defs_8h.html#a75de8228c7d457f3619273fafc29a4b0">CVMX_FPA_FPFX_MARKS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00391"></a>00391 {
<a name="l00392"></a>00392     <span class="keywordflow">if</span> (!(
<a name="l00393"></a>00393           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; (((offset &gt;= 1) &amp;&amp; (offset &lt;= 7)))) ||
<a name="l00394"></a>00394           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; (((offset &gt;= 1) &amp;&amp; (offset &lt;= 7)))) ||
<a name="l00395"></a>00395           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; (((offset &gt;= 1) &amp;&amp; (offset &lt;= 7)))) ||
<a name="l00396"></a>00396           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; (((offset &gt;= 1) &amp;&amp; (offset &lt;= 7)))) ||
<a name="l00397"></a>00397           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; (((offset &gt;= 1) &amp;&amp; (offset &lt;= 7)))) ||
<a name="l00398"></a>00398           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; (((offset &gt;= 1) &amp;&amp; (offset &lt;= 7)))) ||
<a name="l00399"></a>00399           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; (((offset &gt;= 1) &amp;&amp; (offset &lt;= 7)))) ||
<a name="l00400"></a>00400           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &gt;= 1) &amp;&amp; (offset &lt;= 7)))) ||
<a name="l00401"></a>00401           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; (((offset &gt;= 1) &amp;&amp; (offset &lt;= 7))))))
<a name="l00402"></a>00402         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FPA_FPFX_MARKS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00403"></a>00403     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180028000008ull) + ((offset) &amp; 7) * 8 - 8*1;
<a name="l00404"></a>00404 }
<a name="l00405"></a>00405 <span class="preprocessor">#else</span>
<a name="l00406"></a><a class="code" href="cvmx-fpa-defs_8h.html#a75de8228c7d457f3619273fafc29a4b0">00406</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_FPFX_MARKS(offset) (CVMX_ADD_IO_SEG(0x0001180028000008ull) + ((offset) &amp; 7) * 8 - 8*1)</span>
<a name="l00407"></a>00407 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00408"></a>00408 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00409"></a>00409 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fpa-defs_8h.html#a78330bb6b1deb373127a2784b8d8887a">CVMX_FPA_FPFX_SIZE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00410"></a>00410 {
<a name="l00411"></a>00411     <span class="keywordflow">if</span> (!(
<a name="l00412"></a>00412           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; (((offset &gt;= 1) &amp;&amp; (offset &lt;= 7)))) ||
<a name="l00413"></a>00413           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; (((offset &gt;= 1) &amp;&amp; (offset &lt;= 7)))) ||
<a name="l00414"></a>00414           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; (((offset &gt;= 1) &amp;&amp; (offset &lt;= 7)))) ||
<a name="l00415"></a>00415           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; (((offset &gt;= 1) &amp;&amp; (offset &lt;= 7)))) ||
<a name="l00416"></a>00416           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; (((offset &gt;= 1) &amp;&amp; (offset &lt;= 7)))) ||
<a name="l00417"></a>00417           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; (((offset &gt;= 1) &amp;&amp; (offset &lt;= 7)))) ||
<a name="l00418"></a>00418           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; (((offset &gt;= 1) &amp;&amp; (offset &lt;= 7)))) ||
<a name="l00419"></a>00419           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &gt;= 1) &amp;&amp; (offset &lt;= 7)))) ||
<a name="l00420"></a>00420           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; (((offset &gt;= 1) &amp;&amp; (offset &lt;= 7))))))
<a name="l00421"></a>00421         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FPA_FPFX_SIZE(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00422"></a>00422     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180028000060ull) + ((offset) &amp; 7) * 8 - 8*1;
<a name="l00423"></a>00423 }
<a name="l00424"></a>00424 <span class="preprocessor">#else</span>
<a name="l00425"></a><a class="code" href="cvmx-fpa-defs_8h.html#a78330bb6b1deb373127a2784b8d8887a">00425</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_FPFX_SIZE(offset) (CVMX_ADD_IO_SEG(0x0001180028000060ull) + ((offset) &amp; 7) * 8 - 8*1)</span>
<a name="l00426"></a>00426 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00427"></a>00427 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00428"></a>00428 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_GEN_CFG CVMX_FPA_GEN_CFG_FUNC()</span>
<a name="l00429"></a>00429 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_FPA_GEN_CFG_FUNC(<span class="keywordtype">void</span>)
<a name="l00430"></a>00430 {
<a name="l00431"></a>00431     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00432"></a>00432         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FPA_GEN_CFG not supported on this chip\n&quot;</span>);
<a name="l00433"></a>00433     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280000000050ull);
<a name="l00434"></a>00434 }
<a name="l00435"></a>00435 <span class="preprocessor">#else</span>
<a name="l00436"></a><a class="code" href="cvmx-fpa-defs_8h.html#a58366e056e4c27f74e7370ed117641e6">00436</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_GEN_CFG (CVMX_ADD_IO_SEG(0x0001280000000050ull))</span>
<a name="l00437"></a>00437 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00438"></a><a class="code" href="cvmx-fpa-defs_8h.html#a607ffa6ff7416ddecb1595028543489e">00438</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_INT_ENB (CVMX_ADD_IO_SEG(0x0001180028000048ull))</span>
<a name="l00439"></a><a class="code" href="cvmx-fpa-defs_8h.html#a552a47b4ed7464b833a696c61031dab8">00439</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_INT_SUM (CVMX_ADD_IO_SEG(0x0001180028000040ull))</span>
<a name="l00440"></a>00440 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00441"></a>00441 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_PACKET_THRESHOLD CVMX_FPA_PACKET_THRESHOLD_FUNC()</span>
<a name="l00442"></a>00442 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_FPA_PACKET_THRESHOLD_FUNC(<span class="keywordtype">void</span>)
<a name="l00443"></a>00443 {
<a name="l00444"></a>00444     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00445"></a>00445         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FPA_PACKET_THRESHOLD not supported on this chip\n&quot;</span>);
<a name="l00446"></a>00446     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180028000460ull);
<a name="l00447"></a>00447 }
<a name="l00448"></a>00448 <span class="preprocessor">#else</span>
<a name="l00449"></a><a class="code" href="cvmx-fpa-defs_8h.html#ae6473b5ff489ceee635373997a8356d2">00449</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_PACKET_THRESHOLD (CVMX_ADD_IO_SEG(0x0001180028000460ull))</span>
<a name="l00450"></a>00450 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00451"></a>00451 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00452"></a>00452 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fpa-defs_8h.html#ae11d59d9a00ae5552fb167d9a94a10c4">CVMX_FPA_POOLX_AVAILABLE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00453"></a>00453 {
<a name="l00454"></a>00454     <span class="keywordflow">if</span> (!(
<a name="l00455"></a>00455           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 31))) ||
<a name="l00456"></a>00456           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00457"></a>00457           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00458"></a>00458           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00459"></a>00459         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FPA_POOLX_AVAILABLE(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00460"></a>00460     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280010300000ull) + ((offset) &amp; 63) * 8;
<a name="l00461"></a>00461 }
<a name="l00462"></a>00462 <span class="preprocessor">#else</span>
<a name="l00463"></a><a class="code" href="cvmx-fpa-defs_8h.html#ae11d59d9a00ae5552fb167d9a94a10c4">00463</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_POOLX_AVAILABLE(offset) (CVMX_ADD_IO_SEG(0x0001280010300000ull) + ((offset) &amp; 63) * 8)</span>
<a name="l00464"></a>00464 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00465"></a>00465 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00466"></a>00466 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fpa-defs_8h.html#a79a1742eb53cd5bd37cae6fc6c65c816">CVMX_FPA_POOLX_CFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00467"></a>00467 {
<a name="l00468"></a>00468     <span class="keywordflow">if</span> (!(
<a name="l00469"></a>00469           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 31))) ||
<a name="l00470"></a>00470           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00471"></a>00471           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00472"></a>00472           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00473"></a>00473         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FPA_POOLX_CFG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00474"></a>00474     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280010000000ull) + ((offset) &amp; 63) * 8;
<a name="l00475"></a>00475 }
<a name="l00476"></a>00476 <span class="preprocessor">#else</span>
<a name="l00477"></a><a class="code" href="cvmx-fpa-defs_8h.html#a79a1742eb53cd5bd37cae6fc6c65c816">00477</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_POOLX_CFG(offset) (CVMX_ADD_IO_SEG(0x0001280010000000ull) + ((offset) &amp; 63) * 8)</span>
<a name="l00478"></a>00478 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00479"></a>00479 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00480"></a>00480 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fpa-defs_8h.html#a3e56728dbdb46493ca2eb450dc1bce06">CVMX_FPA_POOLX_END_ADDR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00481"></a>00481 {
<a name="l00482"></a>00482     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00483"></a>00483         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00484"></a>00484         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00485"></a>00485         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00486"></a>00486         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00487"></a>00487             <span class="keywordflow">if</span> ((offset &lt;= 7))
<a name="l00488"></a>00488                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180028000358ull) + ((offset) &amp; 7) * 8;
<a name="l00489"></a>00489             <span class="keywordflow">break</span>;
<a name="l00490"></a>00490         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00491"></a>00491             <span class="keywordflow">if</span> ((offset &lt;= 8))
<a name="l00492"></a>00492                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180028000358ull) + ((offset) &amp; 15) * 8;
<a name="l00493"></a>00493             <span class="keywordflow">break</span>;
<a name="l00494"></a>00494         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00495"></a>00495         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00496"></a>00496             <span class="keywordflow">if</span> ((offset &lt;= 31))
<a name="l00497"></a>00497                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280010600000ull) + ((offset) &amp; 31) * 8;
<a name="l00498"></a>00498             <span class="keywordflow">break</span>;
<a name="l00499"></a>00499         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00500"></a>00500             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00501"></a>00501                 <span class="keywordflow">if</span> ((offset &lt;= 63))
<a name="l00502"></a>00502                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280010600000ull) + ((offset) &amp; 63) * 8;
<a name="l00503"></a>00503             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00504"></a>00504                 <span class="keywordflow">if</span> ((offset &lt;= 63))
<a name="l00505"></a>00505                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280010600000ull) + ((offset) &amp; 63) * 8;
<a name="l00506"></a>00506 
<a name="l00507"></a>00507             <span class="keywordflow">break</span>;
<a name="l00508"></a>00508     }
<a name="l00509"></a>00509     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FPA_POOLX_END_ADDR (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00510"></a>00510     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280010600000ull) + ((offset) &amp; 31) * 8;
<a name="l00511"></a>00511 }
<a name="l00512"></a>00512 <span class="preprocessor">#else</span>
<a name="l00513"></a><a class="code" href="cvmx-fpa-defs_8h.html#a3e56728dbdb46493ca2eb450dc1bce06">00513</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fpa-defs_8h.html#a3e56728dbdb46493ca2eb450dc1bce06">CVMX_FPA_POOLX_END_ADDR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00514"></a>00514 {
<a name="l00515"></a>00515     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00516"></a>00516         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00517"></a>00517         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00518"></a>00518         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00519"></a>00519         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00520"></a>00520             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180028000358ull) + (offset) * 8;
<a name="l00521"></a>00521         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00522"></a>00522             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180028000358ull) + (offset) * 8;
<a name="l00523"></a>00523         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00524"></a>00524         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00525"></a>00525             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280010600000ull) + (offset) * 8;
<a name="l00526"></a>00526         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00527"></a>00527             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00528"></a>00528                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280010600000ull) + (offset) * 8;
<a name="l00529"></a>00529             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00530"></a>00530                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280010600000ull) + (offset) * 8;
<a name="l00531"></a>00531 
<a name="l00532"></a>00532     }
<a name="l00533"></a>00533     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280010600000ull) + (offset) * 8;
<a name="l00534"></a>00534 }
<a name="l00535"></a>00535 <span class="preprocessor">#endif</span>
<a name="l00536"></a>00536 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00537"></a>00537 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fpa-defs_8h.html#a7dad85429117f8841c5ebd2033c313b0">CVMX_FPA_POOLX_FPF_MARKS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00538"></a>00538 {
<a name="l00539"></a>00539     <span class="keywordflow">if</span> (!(
<a name="l00540"></a>00540           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 31))) ||
<a name="l00541"></a>00541           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00542"></a>00542           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00543"></a>00543           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00544"></a>00544         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FPA_POOLX_FPF_MARKS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00545"></a>00545     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280010100000ull) + ((offset) &amp; 63) * 8;
<a name="l00546"></a>00546 }
<a name="l00547"></a>00547 <span class="preprocessor">#else</span>
<a name="l00548"></a><a class="code" href="cvmx-fpa-defs_8h.html#a7dad85429117f8841c5ebd2033c313b0">00548</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_POOLX_FPF_MARKS(offset) (CVMX_ADD_IO_SEG(0x0001280010100000ull) + ((offset) &amp; 63) * 8)</span>
<a name="l00549"></a>00549 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00550"></a>00550 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00551"></a>00551 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fpa-defs_8h.html#a240fab7483fb20cdf77cba4e64bf75c1">CVMX_FPA_POOLX_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00552"></a>00552 {
<a name="l00553"></a>00553     <span class="keywordflow">if</span> (!(
<a name="l00554"></a>00554           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 31))) ||
<a name="l00555"></a>00555           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00556"></a>00556           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00557"></a>00557           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00558"></a>00558         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FPA_POOLX_INT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00559"></a>00559     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280010A00000ull) + ((offset) &amp; 63) * 8;
<a name="l00560"></a>00560 }
<a name="l00561"></a>00561 <span class="preprocessor">#else</span>
<a name="l00562"></a><a class="code" href="cvmx-fpa-defs_8h.html#a240fab7483fb20cdf77cba4e64bf75c1">00562</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_POOLX_INT(offset) (CVMX_ADD_IO_SEG(0x0001280010A00000ull) + ((offset) &amp; 63) * 8)</span>
<a name="l00563"></a>00563 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00564"></a>00564 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00565"></a>00565 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fpa-defs_8h.html#a247deafb1e600ba455e72ccaa73d4325">CVMX_FPA_POOLX_OP_PC</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00566"></a>00566 {
<a name="l00567"></a>00567     <span class="keywordflow">if</span> (!(
<a name="l00568"></a>00568           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 31))) ||
<a name="l00569"></a>00569           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00570"></a>00570           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00571"></a>00571           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00572"></a>00572         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FPA_POOLX_OP_PC(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00573"></a>00573     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280010F00000ull) + ((offset) &amp; 63) * 8;
<a name="l00574"></a>00574 }
<a name="l00575"></a>00575 <span class="preprocessor">#else</span>
<a name="l00576"></a><a class="code" href="cvmx-fpa-defs_8h.html#a247deafb1e600ba455e72ccaa73d4325">00576</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_POOLX_OP_PC(offset) (CVMX_ADD_IO_SEG(0x0001280010F00000ull) + ((offset) &amp; 63) * 8)</span>
<a name="l00577"></a>00577 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00578"></a>00578 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00579"></a>00579 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fpa-defs_8h.html#a43444a018950305e6bb9a45783e8cc93">CVMX_FPA_POOLX_STACK_ADDR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00580"></a>00580 {
<a name="l00581"></a>00581     <span class="keywordflow">if</span> (!(
<a name="l00582"></a>00582           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 31))) ||
<a name="l00583"></a>00583           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00584"></a>00584           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00585"></a>00585           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00586"></a>00586         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FPA_POOLX_STACK_ADDR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00587"></a>00587     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280010900000ull) + ((offset) &amp; 63) * 8;
<a name="l00588"></a>00588 }
<a name="l00589"></a>00589 <span class="preprocessor">#else</span>
<a name="l00590"></a><a class="code" href="cvmx-fpa-defs_8h.html#a43444a018950305e6bb9a45783e8cc93">00590</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_POOLX_STACK_ADDR(offset) (CVMX_ADD_IO_SEG(0x0001280010900000ull) + ((offset) &amp; 63) * 8)</span>
<a name="l00591"></a>00591 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00592"></a>00592 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00593"></a>00593 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fpa-defs_8h.html#a95878de2e8ef3e7cffc26b15d67d9eaa">CVMX_FPA_POOLX_STACK_BASE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00594"></a>00594 {
<a name="l00595"></a>00595     <span class="keywordflow">if</span> (!(
<a name="l00596"></a>00596           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 31))) ||
<a name="l00597"></a>00597           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00598"></a>00598           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00599"></a>00599           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00600"></a>00600         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FPA_POOLX_STACK_BASE(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00601"></a>00601     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280010700000ull) + ((offset) &amp; 63) * 8;
<a name="l00602"></a>00602 }
<a name="l00603"></a>00603 <span class="preprocessor">#else</span>
<a name="l00604"></a><a class="code" href="cvmx-fpa-defs_8h.html#a95878de2e8ef3e7cffc26b15d67d9eaa">00604</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_POOLX_STACK_BASE(offset) (CVMX_ADD_IO_SEG(0x0001280010700000ull) + ((offset) &amp; 63) * 8)</span>
<a name="l00605"></a>00605 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00606"></a>00606 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00607"></a>00607 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fpa-defs_8h.html#a727e55f08fdb87f9de6f3b5afef2b710">CVMX_FPA_POOLX_STACK_END</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00608"></a>00608 {
<a name="l00609"></a>00609     <span class="keywordflow">if</span> (!(
<a name="l00610"></a>00610           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 31))) ||
<a name="l00611"></a>00611           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00612"></a>00612           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00613"></a>00613           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00614"></a>00614         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FPA_POOLX_STACK_END(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00615"></a>00615     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280010800000ull) + ((offset) &amp; 63) * 8;
<a name="l00616"></a>00616 }
<a name="l00617"></a>00617 <span class="preprocessor">#else</span>
<a name="l00618"></a><a class="code" href="cvmx-fpa-defs_8h.html#a727e55f08fdb87f9de6f3b5afef2b710">00618</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_POOLX_STACK_END(offset) (CVMX_ADD_IO_SEG(0x0001280010800000ull) + ((offset) &amp; 63) * 8)</span>
<a name="l00619"></a>00619 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00620"></a>00620 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00621"></a>00621 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fpa-defs_8h.html#aaf8cd4949c464f45c16fe2eb9fa7348c">CVMX_FPA_POOLX_START_ADDR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00622"></a>00622 {
<a name="l00623"></a>00623     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00624"></a>00624         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00625"></a>00625         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00626"></a>00626         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00627"></a>00627         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00628"></a>00628             <span class="keywordflow">if</span> ((offset &lt;= 7))
<a name="l00629"></a>00629                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180028000258ull) + ((offset) &amp; 7) * 8;
<a name="l00630"></a>00630             <span class="keywordflow">break</span>;
<a name="l00631"></a>00631         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00632"></a>00632             <span class="keywordflow">if</span> ((offset &lt;= 8))
<a name="l00633"></a>00633                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180028000258ull) + ((offset) &amp; 15) * 8;
<a name="l00634"></a>00634             <span class="keywordflow">break</span>;
<a name="l00635"></a>00635         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00636"></a>00636         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00637"></a>00637             <span class="keywordflow">if</span> ((offset &lt;= 31))
<a name="l00638"></a>00638                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280010500000ull) + ((offset) &amp; 31) * 8;
<a name="l00639"></a>00639             <span class="keywordflow">break</span>;
<a name="l00640"></a>00640         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00641"></a>00641             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00642"></a>00642                 <span class="keywordflow">if</span> ((offset &lt;= 63))
<a name="l00643"></a>00643                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280010500000ull) + ((offset) &amp; 63) * 8;
<a name="l00644"></a>00644             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00645"></a>00645                 <span class="keywordflow">if</span> ((offset &lt;= 63))
<a name="l00646"></a>00646                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280010500000ull) + ((offset) &amp; 63) * 8;
<a name="l00647"></a>00647 
<a name="l00648"></a>00648             <span class="keywordflow">break</span>;
<a name="l00649"></a>00649     }
<a name="l00650"></a>00650     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FPA_POOLX_START_ADDR (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00651"></a>00651     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280010500000ull) + ((offset) &amp; 31) * 8;
<a name="l00652"></a>00652 }
<a name="l00653"></a>00653 <span class="preprocessor">#else</span>
<a name="l00654"></a><a class="code" href="cvmx-fpa-defs_8h.html#aaf8cd4949c464f45c16fe2eb9fa7348c">00654</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fpa-defs_8h.html#aaf8cd4949c464f45c16fe2eb9fa7348c">CVMX_FPA_POOLX_START_ADDR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00655"></a>00655 {
<a name="l00656"></a>00656     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00657"></a>00657         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00658"></a>00658         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00659"></a>00659         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00660"></a>00660         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00661"></a>00661             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180028000258ull) + (offset) * 8;
<a name="l00662"></a>00662         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00663"></a>00663             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180028000258ull) + (offset) * 8;
<a name="l00664"></a>00664         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00665"></a>00665         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00666"></a>00666             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280010500000ull) + (offset) * 8;
<a name="l00667"></a>00667         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00668"></a>00668             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00669"></a>00669                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280010500000ull) + (offset) * 8;
<a name="l00670"></a>00670             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00671"></a>00671                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280010500000ull) + (offset) * 8;
<a name="l00672"></a>00672 
<a name="l00673"></a>00673     }
<a name="l00674"></a>00674     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280010500000ull) + (offset) * 8;
<a name="l00675"></a>00675 }
<a name="l00676"></a>00676 <span class="preprocessor">#endif</span>
<a name="l00677"></a>00677 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00678"></a>00678 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fpa-defs_8h.html#a0465fbea1f96ee4e1afd66b369e57922">CVMX_FPA_POOLX_THRESHOLD</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00679"></a>00679 {
<a name="l00680"></a>00680     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00681"></a>00681         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00682"></a>00682         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00683"></a>00683         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00684"></a>00684         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00685"></a>00685         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00686"></a>00686             <span class="keywordflow">if</span> ((offset &lt;= 7))
<a name="l00687"></a>00687                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180028000140ull) + ((offset) &amp; 7) * 8;
<a name="l00688"></a>00688             <span class="keywordflow">break</span>;
<a name="l00689"></a>00689         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00690"></a>00690             <span class="keywordflow">if</span> ((offset &lt;= 8))
<a name="l00691"></a>00691                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180028000140ull) + ((offset) &amp; 15) * 8;
<a name="l00692"></a>00692             <span class="keywordflow">break</span>;
<a name="l00693"></a>00693         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00694"></a>00694         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00695"></a>00695             <span class="keywordflow">if</span> ((offset &lt;= 31))
<a name="l00696"></a>00696                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280010400000ull) + ((offset) &amp; 31) * 8;
<a name="l00697"></a>00697             <span class="keywordflow">break</span>;
<a name="l00698"></a>00698         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00699"></a>00699             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00700"></a>00700                 <span class="keywordflow">if</span> ((offset &lt;= 63))
<a name="l00701"></a>00701                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280010400000ull) + ((offset) &amp; 63) * 8;
<a name="l00702"></a>00702             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00703"></a>00703                 <span class="keywordflow">if</span> ((offset &lt;= 63))
<a name="l00704"></a>00704                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280010400000ull) + ((offset) &amp; 63) * 8;
<a name="l00705"></a>00705 
<a name="l00706"></a>00706             <span class="keywordflow">break</span>;
<a name="l00707"></a>00707     }
<a name="l00708"></a>00708     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FPA_POOLX_THRESHOLD (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00709"></a>00709     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280010400000ull) + ((offset) &amp; 31) * 8;
<a name="l00710"></a>00710 }
<a name="l00711"></a>00711 <span class="preprocessor">#else</span>
<a name="l00712"></a><a class="code" href="cvmx-fpa-defs_8h.html#a0465fbea1f96ee4e1afd66b369e57922">00712</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fpa-defs_8h.html#a0465fbea1f96ee4e1afd66b369e57922">CVMX_FPA_POOLX_THRESHOLD</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00713"></a>00713 {
<a name="l00714"></a>00714     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00715"></a>00715         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00716"></a>00716         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00717"></a>00717         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00718"></a>00718         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00719"></a>00719         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00720"></a>00720             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180028000140ull) + (offset) * 8;
<a name="l00721"></a>00721         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00722"></a>00722             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180028000140ull) + (offset) * 8;
<a name="l00723"></a>00723         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00724"></a>00724         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00725"></a>00725             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280010400000ull) + (offset) * 8;
<a name="l00726"></a>00726         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00727"></a>00727             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00728"></a>00728                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280010400000ull) + (offset) * 8;
<a name="l00729"></a>00729             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00730"></a>00730                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280010400000ull) + (offset) * 8;
<a name="l00731"></a>00731 
<a name="l00732"></a>00732     }
<a name="l00733"></a>00733     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280010400000ull) + (offset) * 8;
<a name="l00734"></a>00734 }
<a name="l00735"></a>00735 <span class="preprocessor">#endif</span>
<a name="l00736"></a><a class="code" href="cvmx-fpa-defs_8h.html#a5ed44ea23f706cd7e9832f661bc730e4">00736</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_QUE0_PAGE_INDEX CVMX_FPA_QUEX_PAGE_INDEX(0)</span>
<a name="l00737"></a><a class="code" href="cvmx-fpa-defs_8h.html#af17aaedf7bf2715199e7e3b6e56badaa">00737</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_QUE1_PAGE_INDEX CVMX_FPA_QUEX_PAGE_INDEX(1)</span>
<a name="l00738"></a><a class="code" href="cvmx-fpa-defs_8h.html#a86318b07776091424ed1c0abdb570a4d">00738</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_QUE2_PAGE_INDEX CVMX_FPA_QUEX_PAGE_INDEX(2)</span>
<a name="l00739"></a><a class="code" href="cvmx-fpa-defs_8h.html#acaa3cd8d5fdc4ebfebae5c9d2754d3b7">00739</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_QUE3_PAGE_INDEX CVMX_FPA_QUEX_PAGE_INDEX(3)</span>
<a name="l00740"></a><a class="code" href="cvmx-fpa-defs_8h.html#aea147c36063a97ec5973ff51263808ea">00740</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_QUE4_PAGE_INDEX CVMX_FPA_QUEX_PAGE_INDEX(4)</span>
<a name="l00741"></a><a class="code" href="cvmx-fpa-defs_8h.html#a0f94b3524eeb95d7b31f1abc2ef73f9e">00741</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_QUE5_PAGE_INDEX CVMX_FPA_QUEX_PAGE_INDEX(5)</span>
<a name="l00742"></a><a class="code" href="cvmx-fpa-defs_8h.html#ae2dbf04b6c2b6e26246bfdd4749c3149">00742</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_QUE6_PAGE_INDEX CVMX_FPA_QUEX_PAGE_INDEX(6)</span>
<a name="l00743"></a><a class="code" href="cvmx-fpa-defs_8h.html#a0444f6761a35bdd898ad020b8acee87e">00743</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_QUE7_PAGE_INDEX CVMX_FPA_QUEX_PAGE_INDEX(7)</span>
<a name="l00744"></a>00744 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00745"></a>00745 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_QUE8_PAGE_INDEX CVMX_FPA_QUE8_PAGE_INDEX_FUNC()</span>
<a name="l00746"></a>00746 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_FPA_QUE8_PAGE_INDEX_FUNC(<span class="keywordtype">void</span>)
<a name="l00747"></a>00747 {
<a name="l00748"></a>00748     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>)))
<a name="l00749"></a>00749         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FPA_QUE8_PAGE_INDEX not supported on this chip\n&quot;</span>);
<a name="l00750"></a>00750     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180028000250ull);
<a name="l00751"></a>00751 }
<a name="l00752"></a>00752 <span class="preprocessor">#else</span>
<a name="l00753"></a><a class="code" href="cvmx-fpa-defs_8h.html#ac806bee994bab8b7a33f89e944dcf5b5">00753</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_QUE8_PAGE_INDEX (CVMX_ADD_IO_SEG(0x0001180028000250ull))</span>
<a name="l00754"></a>00754 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00755"></a>00755 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00756"></a>00756 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fpa-defs_8h.html#afd570af8fcc1bb55fe14247c375ec5ce">CVMX_FPA_QUEX_AVAILABLE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00757"></a>00757 {
<a name="l00758"></a>00758     <span class="keywordflow">if</span> (!(
<a name="l00759"></a>00759           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00760"></a>00760           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00761"></a>00761           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00762"></a>00762           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00763"></a>00763           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00764"></a>00764           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00765"></a>00765           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00766"></a>00766           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00767"></a>00767           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00768"></a>00768           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00769"></a>00769           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 8))) ||
<a name="l00770"></a>00770           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00771"></a>00771           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 7)))))
<a name="l00772"></a>00772         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FPA_QUEX_AVAILABLE(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00773"></a>00773     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180028000098ull) + ((offset) &amp; 15) * 8;
<a name="l00774"></a>00774 }
<a name="l00775"></a>00775 <span class="preprocessor">#else</span>
<a name="l00776"></a><a class="code" href="cvmx-fpa-defs_8h.html#afd570af8fcc1bb55fe14247c375ec5ce">00776</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_QUEX_AVAILABLE(offset) (CVMX_ADD_IO_SEG(0x0001180028000098ull) + ((offset) &amp; 15) * 8)</span>
<a name="l00777"></a>00777 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00778"></a>00778 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00779"></a>00779 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-fpa-defs_8h.html#aea69713f7796523d94a0ebb451ce926e">CVMX_FPA_QUEX_PAGE_INDEX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00780"></a>00780 {
<a name="l00781"></a>00781     <span class="keywordflow">if</span> (!(
<a name="l00782"></a>00782           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00783"></a>00783           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00784"></a>00784           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00785"></a>00785           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00786"></a>00786           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00787"></a>00787           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00788"></a>00788           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00789"></a>00789           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00790"></a>00790           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00791"></a>00791           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00792"></a>00792           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00793"></a>00793           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 7))) ||
<a name="l00794"></a>00794           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 7)))))
<a name="l00795"></a>00795         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FPA_QUEX_PAGE_INDEX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00796"></a>00796     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800280000F0ull) + ((offset) &amp; 7) * 8;
<a name="l00797"></a>00797 }
<a name="l00798"></a>00798 <span class="preprocessor">#else</span>
<a name="l00799"></a><a class="code" href="cvmx-fpa-defs_8h.html#aea69713f7796523d94a0ebb451ce926e">00799</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_QUEX_PAGE_INDEX(offset) (CVMX_ADD_IO_SEG(0x00011800280000F0ull) + ((offset) &amp; 7) * 8)</span>
<a name="l00800"></a>00800 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00801"></a><a class="code" href="cvmx-fpa-defs_8h.html#a95309e07ed9452292ded92d336034b56">00801</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_QUE_ACT (CVMX_ADD_IO_SEG(0x0001180028000138ull))</span>
<a name="l00802"></a><a class="code" href="cvmx-fpa-defs_8h.html#a3849dd7fe143f4d6453b28d0d12d4b2c">00802</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_QUE_EXP (CVMX_ADD_IO_SEG(0x0001180028000130ull))</span>
<a name="l00803"></a>00803 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00804"></a>00804 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_RD_LATENCY_PC CVMX_FPA_RD_LATENCY_PC_FUNC()</span>
<a name="l00805"></a>00805 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_FPA_RD_LATENCY_PC_FUNC(<span class="keywordtype">void</span>)
<a name="l00806"></a>00806 {
<a name="l00807"></a>00807     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00808"></a>00808         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FPA_RD_LATENCY_PC not supported on this chip\n&quot;</span>);
<a name="l00809"></a>00809     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280000000610ull);
<a name="l00810"></a>00810 }
<a name="l00811"></a>00811 <span class="preprocessor">#else</span>
<a name="l00812"></a><a class="code" href="cvmx-fpa-defs_8h.html#a3ec9cd1367f2f2e82676e45cafbc9783">00812</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_RD_LATENCY_PC (CVMX_ADD_IO_SEG(0x0001280000000610ull))</span>
<a name="l00813"></a>00813 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00814"></a>00814 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00815"></a>00815 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_RD_REQ_PC CVMX_FPA_RD_REQ_PC_FUNC()</span>
<a name="l00816"></a>00816 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_FPA_RD_REQ_PC_FUNC(<span class="keywordtype">void</span>)
<a name="l00817"></a>00817 {
<a name="l00818"></a>00818     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00819"></a>00819         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FPA_RD_REQ_PC not supported on this chip\n&quot;</span>);
<a name="l00820"></a>00820     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280000000600ull);
<a name="l00821"></a>00821 }
<a name="l00822"></a>00822 <span class="preprocessor">#else</span>
<a name="l00823"></a><a class="code" href="cvmx-fpa-defs_8h.html#a17c99f90f4b9eb7939b59158edbd598e">00823</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_RD_REQ_PC (CVMX_ADD_IO_SEG(0x0001280000000600ull))</span>
<a name="l00824"></a>00824 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00825"></a>00825 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00826"></a>00826 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_RED_DELAY CVMX_FPA_RED_DELAY_FUNC()</span>
<a name="l00827"></a>00827 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_FPA_RED_DELAY_FUNC(<span class="keywordtype">void</span>)
<a name="l00828"></a>00828 {
<a name="l00829"></a>00829     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00830"></a>00830         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FPA_RED_DELAY not supported on this chip\n&quot;</span>);
<a name="l00831"></a>00831     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280000000100ull);
<a name="l00832"></a>00832 }
<a name="l00833"></a>00833 <span class="preprocessor">#else</span>
<a name="l00834"></a><a class="code" href="cvmx-fpa-defs_8h.html#a489a453d8f1f9baff3ef02bfa6f20c1d">00834</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_RED_DELAY (CVMX_ADD_IO_SEG(0x0001280000000100ull))</span>
<a name="l00835"></a>00835 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00836"></a>00836 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00837"></a>00837 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_SFT_RST CVMX_FPA_SFT_RST_FUNC()</span>
<a name="l00838"></a>00838 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_FPA_SFT_RST_FUNC(<span class="keywordtype">void</span>)
<a name="l00839"></a>00839 {
<a name="l00840"></a>00840     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00841"></a>00841         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FPA_SFT_RST not supported on this chip\n&quot;</span>);
<a name="l00842"></a>00842     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001280000000000ull);
<a name="l00843"></a>00843 }
<a name="l00844"></a>00844 <span class="preprocessor">#else</span>
<a name="l00845"></a><a class="code" href="cvmx-fpa-defs_8h.html#a0f669c08f27541e98318c1dcbd843e7a">00845</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_SFT_RST (CVMX_ADD_IO_SEG(0x0001280000000000ull))</span>
<a name="l00846"></a>00846 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00847"></a>00847 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00848"></a>00848 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_WART_CTL CVMX_FPA_WART_CTL_FUNC()</span>
<a name="l00849"></a>00849 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_FPA_WART_CTL_FUNC(<span class="keywordtype">void</span>)
<a name="l00850"></a>00850 {
<a name="l00851"></a>00851     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a6ce566b7e81b310c811756f6cf7c0dcf">OCTEON_CN5XXX</a>)))
<a name="l00852"></a>00852         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FPA_WART_CTL not supported on this chip\n&quot;</span>);
<a name="l00853"></a>00853     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800280000D8ull);
<a name="l00854"></a>00854 }
<a name="l00855"></a>00855 <span class="preprocessor">#else</span>
<a name="l00856"></a><a class="code" href="cvmx-fpa-defs_8h.html#a5f1bc7df884e90262798cba06a4a48da">00856</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_WART_CTL (CVMX_ADD_IO_SEG(0x00011800280000D8ull))</span>
<a name="l00857"></a>00857 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00858"></a>00858 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00859"></a>00859 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_WART_STATUS CVMX_FPA_WART_STATUS_FUNC()</span>
<a name="l00860"></a>00860 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_FPA_WART_STATUS_FUNC(<span class="keywordtype">void</span>)
<a name="l00861"></a>00861 {
<a name="l00862"></a>00862     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a6ce566b7e81b310c811756f6cf7c0dcf">OCTEON_CN5XXX</a>)))
<a name="l00863"></a>00863         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FPA_WART_STATUS not supported on this chip\n&quot;</span>);
<a name="l00864"></a>00864     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800280000E0ull);
<a name="l00865"></a>00865 }
<a name="l00866"></a>00866 <span class="preprocessor">#else</span>
<a name="l00867"></a><a class="code" href="cvmx-fpa-defs_8h.html#aab774f29c0ab5f58dade7e79492537d9">00867</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_WART_STATUS (CVMX_ADD_IO_SEG(0x00011800280000E0ull))</span>
<a name="l00868"></a>00868 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00869"></a>00869 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00870"></a>00870 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_WQE_THRESHOLD CVMX_FPA_WQE_THRESHOLD_FUNC()</span>
<a name="l00871"></a>00871 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_FPA_WQE_THRESHOLD_FUNC(<span class="keywordtype">void</span>)
<a name="l00872"></a>00872 {
<a name="l00873"></a>00873     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00874"></a>00874         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_FPA_WQE_THRESHOLD not supported on this chip\n&quot;</span>);
<a name="l00875"></a>00875     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180028000468ull);
<a name="l00876"></a>00876 }
<a name="l00877"></a>00877 <span class="preprocessor">#else</span>
<a name="l00878"></a><a class="code" href="cvmx-fpa-defs_8h.html#abc6586578b0df79721db3e283ebbe3e4">00878</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_FPA_WQE_THRESHOLD (CVMX_ADD_IO_SEG(0x0001180028000468ull))</span>
<a name="l00879"></a>00879 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00880"></a>00880 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00881"></a>00881 <span class="comment">/**</span>
<a name="l00882"></a>00882 <span class="comment"> * cvmx_fpa_addr_range_error</span>
<a name="l00883"></a>00883 <span class="comment"> *</span>
<a name="l00884"></a>00884 <span class="comment"> * When any FPA_POOL()_INT[RANGE] error occurs, this register is latched with additional</span>
<a name="l00885"></a>00885 <span class="comment"> * error information.</span>
<a name="l00886"></a>00886 <span class="comment"> */</span>
<a name="l00887"></a><a class="code" href="unioncvmx__fpa__addr__range__error.html">00887</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__addr__range__error.html" title="cvmx_fpa_addr_range_error">cvmx_fpa_addr_range_error</a> {
<a name="l00888"></a><a class="code" href="unioncvmx__fpa__addr__range__error.html#a10a5eaa46993eec032b55e1d051a4731">00888</a>     uint64_t <a class="code" href="unioncvmx__fpa__addr__range__error.html#a10a5eaa46993eec032b55e1d051a4731">u64</a>;
<a name="l00889"></a><a class="code" href="structcvmx__fpa__addr__range__error_1_1cvmx__fpa__addr__range__error__s.html">00889</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__addr__range__error_1_1cvmx__fpa__addr__range__error__s.html">cvmx_fpa_addr_range_error_s</a> {
<a name="l00890"></a>00890 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00891"></a>00891 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__addr__range__error_1_1cvmx__fpa__addr__range__error__s.html#a1a6eac8c5f6ca8bf923f9deb5bf08788">reserved_0_63</a>                : 64;
<a name="l00892"></a>00892 <span class="preprocessor">#else</span>
<a name="l00893"></a><a class="code" href="structcvmx__fpa__addr__range__error_1_1cvmx__fpa__addr__range__error__s.html#a1a6eac8c5f6ca8bf923f9deb5bf08788">00893</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__addr__range__error_1_1cvmx__fpa__addr__range__error__s.html#a1a6eac8c5f6ca8bf923f9deb5bf08788">reserved_0_63</a>                : 64;
<a name="l00894"></a>00894 <span class="preprocessor">#endif</span>
<a name="l00895"></a>00895 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__addr__range__error.html#a6a125c1f931bae3b5a031d13886c56e1">s</a>;
<a name="l00896"></a><a class="code" href="structcvmx__fpa__addr__range__error_1_1cvmx__fpa__addr__range__error__cn61xx.html">00896</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__addr__range__error_1_1cvmx__fpa__addr__range__error__cn61xx.html">cvmx_fpa_addr_range_error_cn61xx</a> {
<a name="l00897"></a>00897 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00898"></a>00898 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__addr__range__error_1_1cvmx__fpa__addr__range__error__cn61xx.html#a12cc57ec73776eec7e699d50506789cb">reserved_38_63</a>               : 26;
<a name="l00899"></a>00899     uint64_t <a class="code" href="structcvmx__fpa__addr__range__error_1_1cvmx__fpa__addr__range__error__cn61xx.html#a2704c02617f4a62a119d3372eb3a1057">pool</a>                         : 5;  <span class="comment">/**&lt; Pool address sent to. */</span>
<a name="l00900"></a>00900     uint64_t <a class="code" href="structcvmx__fpa__addr__range__error_1_1cvmx__fpa__addr__range__error__cn61xx.html#a8847790df02075621545025034911a79">addr</a>                         : 33; <span class="comment">/**&lt; Failing address. */</span>
<a name="l00901"></a>00901 <span class="preprocessor">#else</span>
<a name="l00902"></a><a class="code" href="structcvmx__fpa__addr__range__error_1_1cvmx__fpa__addr__range__error__cn61xx.html#a8847790df02075621545025034911a79">00902</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__addr__range__error_1_1cvmx__fpa__addr__range__error__cn61xx.html#a8847790df02075621545025034911a79">addr</a>                         : 33;
<a name="l00903"></a><a class="code" href="structcvmx__fpa__addr__range__error_1_1cvmx__fpa__addr__range__error__cn61xx.html#a2704c02617f4a62a119d3372eb3a1057">00903</a>     uint64_t <a class="code" href="structcvmx__fpa__addr__range__error_1_1cvmx__fpa__addr__range__error__cn61xx.html#a2704c02617f4a62a119d3372eb3a1057">pool</a>                         : 5;
<a name="l00904"></a><a class="code" href="structcvmx__fpa__addr__range__error_1_1cvmx__fpa__addr__range__error__cn61xx.html#a12cc57ec73776eec7e699d50506789cb">00904</a>     uint64_t <a class="code" href="structcvmx__fpa__addr__range__error_1_1cvmx__fpa__addr__range__error__cn61xx.html#a12cc57ec73776eec7e699d50506789cb">reserved_38_63</a>               : 26;
<a name="l00905"></a>00905 <span class="preprocessor">#endif</span>
<a name="l00906"></a>00906 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__addr__range__error.html#aa8af928a2b616a76de0a28fa6a0577b8">cn61xx</a>;
<a name="l00907"></a><a class="code" href="unioncvmx__fpa__addr__range__error.html#a53979e4dd7930dfe8cffbd3ddb2dc021">00907</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__addr__range__error_1_1cvmx__fpa__addr__range__error__cn61xx.html">cvmx_fpa_addr_range_error_cn61xx</a> <a class="code" href="unioncvmx__fpa__addr__range__error.html#a53979e4dd7930dfe8cffbd3ddb2dc021">cn66xx</a>;
<a name="l00908"></a><a class="code" href="unioncvmx__fpa__addr__range__error.html#ae52373a7ff9f73490721223e5f9fbef8">00908</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__addr__range__error_1_1cvmx__fpa__addr__range__error__cn61xx.html">cvmx_fpa_addr_range_error_cn61xx</a> <a class="code" href="unioncvmx__fpa__addr__range__error.html#ae52373a7ff9f73490721223e5f9fbef8">cn68xx</a>;
<a name="l00909"></a><a class="code" href="unioncvmx__fpa__addr__range__error.html#a0b6ddeb6e0a1d63e7db230a671a23176">00909</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__addr__range__error_1_1cvmx__fpa__addr__range__error__cn61xx.html">cvmx_fpa_addr_range_error_cn61xx</a> <a class="code" href="unioncvmx__fpa__addr__range__error.html#a0b6ddeb6e0a1d63e7db230a671a23176">cn68xxp1</a>;
<a name="l00910"></a><a class="code" href="unioncvmx__fpa__addr__range__error.html#a9901bd0253e0c77846eb896210c359a5">00910</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__addr__range__error_1_1cvmx__fpa__addr__range__error__cn61xx.html">cvmx_fpa_addr_range_error_cn61xx</a> <a class="code" href="unioncvmx__fpa__addr__range__error.html#a9901bd0253e0c77846eb896210c359a5">cn70xx</a>;
<a name="l00911"></a><a class="code" href="unioncvmx__fpa__addr__range__error.html#ae6073619a0f02fa004a3c4d638ed8070">00911</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__addr__range__error_1_1cvmx__fpa__addr__range__error__cn61xx.html">cvmx_fpa_addr_range_error_cn61xx</a> <a class="code" href="unioncvmx__fpa__addr__range__error.html#ae6073619a0f02fa004a3c4d638ed8070">cn70xxp1</a>;
<a name="l00912"></a><a class="code" href="structcvmx__fpa__addr__range__error_1_1cvmx__fpa__addr__range__error__cn73xx.html">00912</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__addr__range__error_1_1cvmx__fpa__addr__range__error__cn73xx.html">cvmx_fpa_addr_range_error_cn73xx</a> {
<a name="l00913"></a>00913 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00914"></a>00914 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__addr__range__error_1_1cvmx__fpa__addr__range__error__cn73xx.html#aa2b2bbf31439121c7cdab902e10c9be6">reserved_54_63</a>               : 10;
<a name="l00915"></a>00915     uint64_t <a class="code" href="structcvmx__fpa__addr__range__error_1_1cvmx__fpa__addr__range__error__cn73xx.html#a9168fcee9290ed706e4b9fe99ef912c7">pool</a>                         : 6;  <span class="comment">/**&lt; Pool that address was sent to. */</span>
<a name="l00916"></a>00916     uint64_t <a class="code" href="structcvmx__fpa__addr__range__error_1_1cvmx__fpa__addr__range__error__cn73xx.html#aa5326f1d417555208aeb56bbe0cc938b">reserved_42_47</a>               : 6;
<a name="l00917"></a>00917     uint64_t <a class="code" href="structcvmx__fpa__addr__range__error_1_1cvmx__fpa__addr__range__error__cn73xx.html#a810937513e05aed6c528dea3f76fcbdb">addr</a>                         : 42; <span class="comment">/**&lt; Failing address. */</span>
<a name="l00918"></a>00918 <span class="preprocessor">#else</span>
<a name="l00919"></a><a class="code" href="structcvmx__fpa__addr__range__error_1_1cvmx__fpa__addr__range__error__cn73xx.html#a810937513e05aed6c528dea3f76fcbdb">00919</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__addr__range__error_1_1cvmx__fpa__addr__range__error__cn73xx.html#a810937513e05aed6c528dea3f76fcbdb">addr</a>                         : 42;
<a name="l00920"></a><a class="code" href="structcvmx__fpa__addr__range__error_1_1cvmx__fpa__addr__range__error__cn73xx.html#aa5326f1d417555208aeb56bbe0cc938b">00920</a>     uint64_t <a class="code" href="structcvmx__fpa__addr__range__error_1_1cvmx__fpa__addr__range__error__cn73xx.html#aa5326f1d417555208aeb56bbe0cc938b">reserved_42_47</a>               : 6;
<a name="l00921"></a><a class="code" href="structcvmx__fpa__addr__range__error_1_1cvmx__fpa__addr__range__error__cn73xx.html#a9168fcee9290ed706e4b9fe99ef912c7">00921</a>     uint64_t <a class="code" href="structcvmx__fpa__addr__range__error_1_1cvmx__fpa__addr__range__error__cn73xx.html#a9168fcee9290ed706e4b9fe99ef912c7">pool</a>                         : 6;
<a name="l00922"></a><a class="code" href="structcvmx__fpa__addr__range__error_1_1cvmx__fpa__addr__range__error__cn73xx.html#aa2b2bbf31439121c7cdab902e10c9be6">00922</a>     uint64_t <a class="code" href="structcvmx__fpa__addr__range__error_1_1cvmx__fpa__addr__range__error__cn73xx.html#aa2b2bbf31439121c7cdab902e10c9be6">reserved_54_63</a>               : 10;
<a name="l00923"></a>00923 <span class="preprocessor">#endif</span>
<a name="l00924"></a>00924 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__addr__range__error.html#ae7dbea9875b51b4fd8dfc1da90fb1674">cn73xx</a>;
<a name="l00925"></a><a class="code" href="unioncvmx__fpa__addr__range__error.html#a59366094dd0b76c7879be6be228581e3">00925</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__addr__range__error_1_1cvmx__fpa__addr__range__error__cn73xx.html">cvmx_fpa_addr_range_error_cn73xx</a> <a class="code" href="unioncvmx__fpa__addr__range__error.html#a59366094dd0b76c7879be6be228581e3">cn78xx</a>;
<a name="l00926"></a><a class="code" href="unioncvmx__fpa__addr__range__error.html#a5290c2924a61b3277d98fcae617d1be7">00926</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__addr__range__error_1_1cvmx__fpa__addr__range__error__cn73xx.html">cvmx_fpa_addr_range_error_cn73xx</a> <a class="code" href="unioncvmx__fpa__addr__range__error.html#a5290c2924a61b3277d98fcae617d1be7">cn78xxp1</a>;
<a name="l00927"></a><a class="code" href="unioncvmx__fpa__addr__range__error.html#ac16c67076c5a712e990a521a73e13383">00927</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__addr__range__error_1_1cvmx__fpa__addr__range__error__cn61xx.html">cvmx_fpa_addr_range_error_cn61xx</a> <a class="code" href="unioncvmx__fpa__addr__range__error.html#ac16c67076c5a712e990a521a73e13383">cnf71xx</a>;
<a name="l00928"></a><a class="code" href="unioncvmx__fpa__addr__range__error.html#a18a93902d8fa927b16bdfce3b5cd6841">00928</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__addr__range__error_1_1cvmx__fpa__addr__range__error__cn73xx.html">cvmx_fpa_addr_range_error_cn73xx</a> <a class="code" href="unioncvmx__fpa__addr__range__error.html#a18a93902d8fa927b16bdfce3b5cd6841">cnf75xx</a>;
<a name="l00929"></a>00929 };
<a name="l00930"></a><a class="code" href="cvmx-fpa-defs_8h.html#a2d6c143f50e17f767c77e8735182ca96">00930</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__addr__range__error.html" title="cvmx_fpa_addr_range_error">cvmx_fpa_addr_range_error</a> <a class="code" href="unioncvmx__fpa__addr__range__error.html" title="cvmx_fpa_addr_range_error">cvmx_fpa_addr_range_error_t</a>;
<a name="l00931"></a>00931 <span class="comment"></span>
<a name="l00932"></a>00932 <span class="comment">/**</span>
<a name="l00933"></a>00933 <span class="comment"> * cvmx_fpa_aura#_cfg</span>
<a name="l00934"></a>00934 <span class="comment"> *</span>
<a name="l00935"></a>00935 <span class="comment"> * This register configures aura backpressure, etc.</span>
<a name="l00936"></a>00936 <span class="comment"> *</span>
<a name="l00937"></a>00937 <span class="comment"> */</span>
<a name="l00938"></a><a class="code" href="unioncvmx__fpa__aurax__cfg.html">00938</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__aurax__cfg.html" title="cvmx_fpa_aura::_cfg">cvmx_fpa_aurax_cfg</a> {
<a name="l00939"></a><a class="code" href="unioncvmx__fpa__aurax__cfg.html#ab92984c4aa5db7690da2495aa7636cb5">00939</a>     uint64_t <a class="code" href="unioncvmx__fpa__aurax__cfg.html#ab92984c4aa5db7690da2495aa7636cb5">u64</a>;
<a name="l00940"></a><a class="code" href="structcvmx__fpa__aurax__cfg_1_1cvmx__fpa__aurax__cfg__s.html">00940</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__aurax__cfg_1_1cvmx__fpa__aurax__cfg__s.html">cvmx_fpa_aurax_cfg_s</a> {
<a name="l00941"></a>00941 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00942"></a>00942 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__aurax__cfg_1_1cvmx__fpa__aurax__cfg__s.html#ae70871c8ba49288109605fe3318cea21">reserved_10_63</a>               : 54;
<a name="l00943"></a>00943     uint64_t <a class="code" href="structcvmx__fpa__aurax__cfg_1_1cvmx__fpa__aurax__cfg__s.html#a6007ff093c0e7a3606424d5a14abbdb6">ptr_dis</a>                      : 1;  <span class="comment">/**&lt; Disable aura tracking pointer allocates/returns.</span>
<a name="l00944"></a>00944 <span class="comment">                                                         0 = When FPA allocates a pointer from this aura (including coprocessor or core requests),</span>
<a name="l00945"></a>00945 <span class="comment">                                                         increment the count. When a pointer is returned to FPA for this aura (including</span>
<a name="l00946"></a>00946 <span class="comment">                                                         coprocessor or core requests), decrement the count. Note that PKI may prefetch buffers it</span>
<a name="l00947"></a>00947 <span class="comment">                                                         later returns, this may result in the count intermittently being higher than the number of</span>
<a name="l00948"></a>00948 <span class="comment">                                                         buffers actually in use by packets visible to software.</span>
<a name="l00949"></a>00949 <span class="comment">                                                         1 = Pointer allocations/returns will not automatically change the count.</span>
<a name="l00950"></a>00950 <span class="comment">                                                         Note specific requests to change the count, including FPA_AURA()_CNT_ADD,</span>
<a name="l00951"></a>00951 <span class="comment">                                                         PKO_SEND_AURA_S, or PKI_AURA()_CFG[PKT_ADD] will be applied regardless of the</span>
<a name="l00952"></a>00952 <span class="comment">                                                         setting of this bit. */</span>
<a name="l00953"></a>00953     uint64_t <a class="code" href="structcvmx__fpa__aurax__cfg_1_1cvmx__fpa__aurax__cfg__s.html#a4a6c678674fe02ae30f62f80a70238e3">avg_con</a>                      : 9;  <span class="comment">/**&lt; This value controls how much of each present average resource level is used to</span>
<a name="l00954"></a>00954 <span class="comment">                                                         calculate the new resource level. The value is a number from 0 to 256, which</span>
<a name="l00955"></a>00955 <span class="comment">                                                         represents [AVG_CON]/256 of the average resource level that will be used in the</span>
<a name="l00956"></a>00956 <span class="comment">                                                         calculation:</span>
<a name="l00957"></a>00957 <span class="comment">                                                         _  next_LEVEL = ([AVG_CON]/256) * prev_LEVEL</span>
<a name="l00958"></a>00958 <span class="comment">                                                         _  + (1-([AVG_CON]/256)) * count</span>
<a name="l00959"></a>00959 <span class="comment">                                                         Note setting this value to zero will disable averaging, and always use the most immediate</span>
<a name="l00960"></a>00960 <span class="comment">                                                         levels. FPA_GEN_CFG[AVG_EN] must be set and FPA_GEN_CFG[LVL_DLY] must be nonzero to</span>
<a name="l00961"></a>00961 <span class="comment">                                                         globally enable averaging. FPA_RED_DELAY[AVG_DLY] controls the periodicity of the level</span>
<a name="l00962"></a>00962 <span class="comment">                                                         calculations. */</span>
<a name="l00963"></a>00963 <span class="preprocessor">#else</span>
<a name="l00964"></a><a class="code" href="structcvmx__fpa__aurax__cfg_1_1cvmx__fpa__aurax__cfg__s.html#a4a6c678674fe02ae30f62f80a70238e3">00964</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__aurax__cfg_1_1cvmx__fpa__aurax__cfg__s.html#a4a6c678674fe02ae30f62f80a70238e3">avg_con</a>                      : 9;
<a name="l00965"></a><a class="code" href="structcvmx__fpa__aurax__cfg_1_1cvmx__fpa__aurax__cfg__s.html#a6007ff093c0e7a3606424d5a14abbdb6">00965</a>     uint64_t <a class="code" href="structcvmx__fpa__aurax__cfg_1_1cvmx__fpa__aurax__cfg__s.html#a6007ff093c0e7a3606424d5a14abbdb6">ptr_dis</a>                      : 1;
<a name="l00966"></a><a class="code" href="structcvmx__fpa__aurax__cfg_1_1cvmx__fpa__aurax__cfg__s.html#ae70871c8ba49288109605fe3318cea21">00966</a>     uint64_t <a class="code" href="structcvmx__fpa__aurax__cfg_1_1cvmx__fpa__aurax__cfg__s.html#ae70871c8ba49288109605fe3318cea21">reserved_10_63</a>               : 54;
<a name="l00967"></a>00967 <span class="preprocessor">#endif</span>
<a name="l00968"></a>00968 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__aurax__cfg.html#aa98cdd864f2dd08ace49f843575be7fa">s</a>;
<a name="l00969"></a><a class="code" href="unioncvmx__fpa__aurax__cfg.html#a86055386d9a873e56c477cad8d703e06">00969</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__aurax__cfg_1_1cvmx__fpa__aurax__cfg__s.html">cvmx_fpa_aurax_cfg_s</a>           <a class="code" href="unioncvmx__fpa__aurax__cfg.html#a86055386d9a873e56c477cad8d703e06">cn73xx</a>;
<a name="l00970"></a><a class="code" href="unioncvmx__fpa__aurax__cfg.html#aa3c2ac1459e6a899afc5a2b4aca9f025">00970</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__aurax__cfg_1_1cvmx__fpa__aurax__cfg__s.html">cvmx_fpa_aurax_cfg_s</a>           <a class="code" href="unioncvmx__fpa__aurax__cfg.html#aa3c2ac1459e6a899afc5a2b4aca9f025">cn78xx</a>;
<a name="l00971"></a><a class="code" href="unioncvmx__fpa__aurax__cfg.html#aa16456ba87f0fcc9fb07457c5f32e452">00971</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__aurax__cfg_1_1cvmx__fpa__aurax__cfg__s.html">cvmx_fpa_aurax_cfg_s</a>           <a class="code" href="unioncvmx__fpa__aurax__cfg.html#aa16456ba87f0fcc9fb07457c5f32e452">cn78xxp1</a>;
<a name="l00972"></a><a class="code" href="unioncvmx__fpa__aurax__cfg.html#aab43db8b793bbea52b0c56232699d75a">00972</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__aurax__cfg_1_1cvmx__fpa__aurax__cfg__s.html">cvmx_fpa_aurax_cfg_s</a>           <a class="code" href="unioncvmx__fpa__aurax__cfg.html#aab43db8b793bbea52b0c56232699d75a">cnf75xx</a>;
<a name="l00973"></a>00973 };
<a name="l00974"></a><a class="code" href="cvmx-fpa-defs_8h.html#a900f7c77ccb441dde42089220f7e9109">00974</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__aurax__cfg.html" title="cvmx_fpa_aura::_cfg">cvmx_fpa_aurax_cfg</a> <a class="code" href="unioncvmx__fpa__aurax__cfg.html" title="cvmx_fpa_aura::_cfg">cvmx_fpa_aurax_cfg_t</a>;
<a name="l00975"></a>00975 <span class="comment"></span>
<a name="l00976"></a>00976 <span class="comment">/**</span>
<a name="l00977"></a>00977 <span class="comment"> * cvmx_fpa_aura#_cnt</span>
<a name="l00978"></a>00978 <span class="comment"> */</span>
<a name="l00979"></a><a class="code" href="unioncvmx__fpa__aurax__cnt.html">00979</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__aurax__cnt.html" title="cvmx_fpa_aura::_cnt">cvmx_fpa_aurax_cnt</a> {
<a name="l00980"></a><a class="code" href="unioncvmx__fpa__aurax__cnt.html#a97b836cd112b1c9443ce8c0a3b5ccfc6">00980</a>     uint64_t <a class="code" href="unioncvmx__fpa__aurax__cnt.html#a97b836cd112b1c9443ce8c0a3b5ccfc6">u64</a>;
<a name="l00981"></a><a class="code" href="structcvmx__fpa__aurax__cnt_1_1cvmx__fpa__aurax__cnt__s.html">00981</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__aurax__cnt_1_1cvmx__fpa__aurax__cnt__s.html">cvmx_fpa_aurax_cnt_s</a> {
<a name="l00982"></a>00982 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00983"></a>00983 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__aurax__cnt_1_1cvmx__fpa__aurax__cnt__s.html#a733a4f05cbca7b2786e1c4d38c96a72d">reserved_40_63</a>               : 24;
<a name="l00984"></a>00984     uint64_t <a class="code" href="structcvmx__fpa__aurax__cnt_1_1cvmx__fpa__aurax__cnt__s.html#a308a2cb9f5f8181fdd0be9386f786056">cnt</a>                          : 40; <span class="comment">/**&lt; The current aura count. */</span>
<a name="l00985"></a>00985 <span class="preprocessor">#else</span>
<a name="l00986"></a><a class="code" href="structcvmx__fpa__aurax__cnt_1_1cvmx__fpa__aurax__cnt__s.html#a308a2cb9f5f8181fdd0be9386f786056">00986</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__aurax__cnt_1_1cvmx__fpa__aurax__cnt__s.html#a308a2cb9f5f8181fdd0be9386f786056">cnt</a>                          : 40;
<a name="l00987"></a><a class="code" href="structcvmx__fpa__aurax__cnt_1_1cvmx__fpa__aurax__cnt__s.html#a733a4f05cbca7b2786e1c4d38c96a72d">00987</a>     uint64_t <a class="code" href="structcvmx__fpa__aurax__cnt_1_1cvmx__fpa__aurax__cnt__s.html#a733a4f05cbca7b2786e1c4d38c96a72d">reserved_40_63</a>               : 24;
<a name="l00988"></a>00988 <span class="preprocessor">#endif</span>
<a name="l00989"></a>00989 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__aurax__cnt.html#a3adda87aa19b5c65459c421be772af8e">s</a>;
<a name="l00990"></a><a class="code" href="unioncvmx__fpa__aurax__cnt.html#ae0b492258835185509e9a6e5ad8acfdf">00990</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__aurax__cnt_1_1cvmx__fpa__aurax__cnt__s.html">cvmx_fpa_aurax_cnt_s</a>           <a class="code" href="unioncvmx__fpa__aurax__cnt.html#ae0b492258835185509e9a6e5ad8acfdf">cn73xx</a>;
<a name="l00991"></a><a class="code" href="unioncvmx__fpa__aurax__cnt.html#ac9209802ed017a624e46b7915d7af701">00991</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__aurax__cnt_1_1cvmx__fpa__aurax__cnt__s.html">cvmx_fpa_aurax_cnt_s</a>           <a class="code" href="unioncvmx__fpa__aurax__cnt.html#ac9209802ed017a624e46b7915d7af701">cn78xx</a>;
<a name="l00992"></a><a class="code" href="unioncvmx__fpa__aurax__cnt.html#a5bf2a4611c298454b1cc94e78fbe4b6b">00992</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__aurax__cnt_1_1cvmx__fpa__aurax__cnt__s.html">cvmx_fpa_aurax_cnt_s</a>           <a class="code" href="unioncvmx__fpa__aurax__cnt.html#a5bf2a4611c298454b1cc94e78fbe4b6b">cn78xxp1</a>;
<a name="l00993"></a><a class="code" href="unioncvmx__fpa__aurax__cnt.html#a3ec60a2c8433596a0972d7c44f0a3292">00993</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__aurax__cnt_1_1cvmx__fpa__aurax__cnt__s.html">cvmx_fpa_aurax_cnt_s</a>           <a class="code" href="unioncvmx__fpa__aurax__cnt.html#a3ec60a2c8433596a0972d7c44f0a3292">cnf75xx</a>;
<a name="l00994"></a>00994 };
<a name="l00995"></a><a class="code" href="cvmx-fpa-defs_8h.html#ac65a0e2f5707d550efd14411de128790">00995</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__aurax__cnt.html" title="cvmx_fpa_aura::_cnt">cvmx_fpa_aurax_cnt</a> <a class="code" href="unioncvmx__fpa__aurax__cnt.html" title="cvmx_fpa_aura::_cnt">cvmx_fpa_aurax_cnt_t</a>;
<a name="l00996"></a>00996 <span class="comment"></span>
<a name="l00997"></a>00997 <span class="comment">/**</span>
<a name="l00998"></a>00998 <span class="comment"> * cvmx_fpa_aura#_cnt_add</span>
<a name="l00999"></a>00999 <span class="comment"> */</span>
<a name="l01000"></a><a class="code" href="unioncvmx__fpa__aurax__cnt__add.html">01000</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__aurax__cnt__add.html" title="cvmx_fpa_aura::_cnt_add">cvmx_fpa_aurax_cnt_add</a> {
<a name="l01001"></a><a class="code" href="unioncvmx__fpa__aurax__cnt__add.html#a49256a5bf69e92cca62a726ea7afd8b6">01001</a>     uint64_t <a class="code" href="unioncvmx__fpa__aurax__cnt__add.html#a49256a5bf69e92cca62a726ea7afd8b6">u64</a>;
<a name="l01002"></a><a class="code" href="structcvmx__fpa__aurax__cnt__add_1_1cvmx__fpa__aurax__cnt__add__s.html">01002</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__aurax__cnt__add_1_1cvmx__fpa__aurax__cnt__add__s.html">cvmx_fpa_aurax_cnt_add_s</a> {
<a name="l01003"></a>01003 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01004"></a>01004 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__aurax__cnt__add_1_1cvmx__fpa__aurax__cnt__add__s.html#a91ac759eb186e6fd744728ed85c43a01">reserved_40_63</a>               : 24;
<a name="l01005"></a>01005     uint64_t <a class="code" href="structcvmx__fpa__aurax__cnt__add_1_1cvmx__fpa__aurax__cnt__add__s.html#a4744ac12219358a7c7f886ea82974391">cnt</a>                          : 40; <span class="comment">/**&lt; The value to be added to FPA_AURA()_CNT. The value may alternatively be a 2&apos;s</span>
<a name="l01006"></a>01006 <span class="comment">                                                         complement of a value to be subtracted. Subtraction or addition that results in overflow</span>
<a name="l01007"></a>01007 <span class="comment">                                                         will zero the count, not roll-around, and set either FPA_ERR_INT[CNT_ADD] or</span>
<a name="l01008"></a>01008 <span class="comment">                                                         FPA_ERR_INT[CNT_SUB].</span>
<a name="l01009"></a>01009 <span class="comment">                                                         This register is intended for use when FPA_AURA()_CFG[PTR_DIS] is set.  If</span>
<a name="l01010"></a>01010 <span class="comment">                                                         FPA_AURA()_CFG[PTR_DIS] is clear, this register would typically only be used if buffers</span>
<a name="l01011"></a>01011 <span class="comment">                                                         are being re-provisioned. */</span>
<a name="l01012"></a>01012 <span class="preprocessor">#else</span>
<a name="l01013"></a><a class="code" href="structcvmx__fpa__aurax__cnt__add_1_1cvmx__fpa__aurax__cnt__add__s.html#a4744ac12219358a7c7f886ea82974391">01013</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__aurax__cnt__add_1_1cvmx__fpa__aurax__cnt__add__s.html#a4744ac12219358a7c7f886ea82974391">cnt</a>                          : 40;
<a name="l01014"></a><a class="code" href="structcvmx__fpa__aurax__cnt__add_1_1cvmx__fpa__aurax__cnt__add__s.html#a91ac759eb186e6fd744728ed85c43a01">01014</a>     uint64_t <a class="code" href="structcvmx__fpa__aurax__cnt__add_1_1cvmx__fpa__aurax__cnt__add__s.html#a91ac759eb186e6fd744728ed85c43a01">reserved_40_63</a>               : 24;
<a name="l01015"></a>01015 <span class="preprocessor">#endif</span>
<a name="l01016"></a>01016 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__aurax__cnt__add.html#a5165116ab3b68a1f9bf04472d8c24c0a">s</a>;
<a name="l01017"></a><a class="code" href="unioncvmx__fpa__aurax__cnt__add.html#af05bd31aa61925b2429d70d8785cf0be">01017</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__aurax__cnt__add_1_1cvmx__fpa__aurax__cnt__add__s.html">cvmx_fpa_aurax_cnt_add_s</a>       <a class="code" href="unioncvmx__fpa__aurax__cnt__add.html#af05bd31aa61925b2429d70d8785cf0be">cn73xx</a>;
<a name="l01018"></a><a class="code" href="unioncvmx__fpa__aurax__cnt__add.html#a2f2e920546fc08fbaa31fe147d435566">01018</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__aurax__cnt__add_1_1cvmx__fpa__aurax__cnt__add__s.html">cvmx_fpa_aurax_cnt_add_s</a>       <a class="code" href="unioncvmx__fpa__aurax__cnt__add.html#a2f2e920546fc08fbaa31fe147d435566">cn78xx</a>;
<a name="l01019"></a><a class="code" href="unioncvmx__fpa__aurax__cnt__add.html#a9fab78a10608ed25099071b99318f077">01019</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__aurax__cnt__add_1_1cvmx__fpa__aurax__cnt__add__s.html">cvmx_fpa_aurax_cnt_add_s</a>       <a class="code" href="unioncvmx__fpa__aurax__cnt__add.html#a9fab78a10608ed25099071b99318f077">cn78xxp1</a>;
<a name="l01020"></a><a class="code" href="unioncvmx__fpa__aurax__cnt__add.html#aa2678cdb8f35aab6f5af6cf8eb4e2e72">01020</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__aurax__cnt__add_1_1cvmx__fpa__aurax__cnt__add__s.html">cvmx_fpa_aurax_cnt_add_s</a>       <a class="code" href="unioncvmx__fpa__aurax__cnt__add.html#aa2678cdb8f35aab6f5af6cf8eb4e2e72">cnf75xx</a>;
<a name="l01021"></a>01021 };
<a name="l01022"></a><a class="code" href="cvmx-fpa-defs_8h.html#a6d0ff814075e9154a96dfd2723437acd">01022</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__aurax__cnt__add.html" title="cvmx_fpa_aura::_cnt_add">cvmx_fpa_aurax_cnt_add</a> <a class="code" href="unioncvmx__fpa__aurax__cnt__add.html" title="cvmx_fpa_aura::_cnt_add">cvmx_fpa_aurax_cnt_add_t</a>;
<a name="l01023"></a>01023 <span class="comment"></span>
<a name="l01024"></a>01024 <span class="comment">/**</span>
<a name="l01025"></a>01025 <span class="comment"> * cvmx_fpa_aura#_cnt_levels</span>
<a name="l01026"></a>01026 <span class="comment"> */</span>
<a name="l01027"></a><a class="code" href="unioncvmx__fpa__aurax__cnt__levels.html">01027</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__aurax__cnt__levels.html" title="cvmx_fpa_aura::_cnt_levels">cvmx_fpa_aurax_cnt_levels</a> {
<a name="l01028"></a><a class="code" href="unioncvmx__fpa__aurax__cnt__levels.html#ad098699d48eef5959f1075167bb10d35">01028</a>     uint64_t <a class="code" href="unioncvmx__fpa__aurax__cnt__levels.html#ad098699d48eef5959f1075167bb10d35">u64</a>;
<a name="l01029"></a><a class="code" href="structcvmx__fpa__aurax__cnt__levels_1_1cvmx__fpa__aurax__cnt__levels__s.html">01029</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__aurax__cnt__levels_1_1cvmx__fpa__aurax__cnt__levels__s.html">cvmx_fpa_aurax_cnt_levels_s</a> {
<a name="l01030"></a>01030 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01031"></a>01031 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__aurax__cnt__levels_1_1cvmx__fpa__aurax__cnt__levels__s.html#aabc63ef47f2148b4bf6568c9c58fbe61">reserved_41_63</a>               : 23;
<a name="l01032"></a>01032     uint64_t <a class="code" href="structcvmx__fpa__aurax__cnt__levels_1_1cvmx__fpa__aurax__cnt__levels__s.html#ae43db2ccaa16b1dbe5118d1900e92181">drop_dis</a>                     : 1;  <span class="comment">/**&lt; Disable aura DROP based on the [DROP] level. */</span>
<a name="l01033"></a>01033     uint64_t <a class="code" href="structcvmx__fpa__aurax__cnt__levels_1_1cvmx__fpa__aurax__cnt__levels__s.html#a401f34a2da23960889947734a42a6125">bp_ena</a>                       : 1;  <span class="comment">/**&lt; Enable backpressure based on [BP] level. If set FPA_GEN_CFG[LVL_DLY] must be nonzero.</span>
<a name="l01034"></a>01034 <span class="comment">                                                         PKI_AURA()_CFG[ENA_BP] must also be set for backpressure to propagate through PKI. */</span>
<a name="l01035"></a>01035     uint64_t <a class="code" href="structcvmx__fpa__aurax__cnt__levels_1_1cvmx__fpa__aurax__cnt__levels__s.html#a0c28c943d3887b5640b0727680ea573d">red_ena</a>                      : 1;  <span class="comment">/**&lt; Enable aura RED based on [DROP] and [PASS] levels. If set FPA_GEN_CFG[LVL_DLY] must be</span>
<a name="l01036"></a>01036 <span class="comment">                                                         nonzero.</span>
<a name="l01037"></a>01037 <span class="comment">                                                         If set, aura RED is performed on core requests with</span>
<a name="l01038"></a>01038 <span class="comment">                                                         FPA_ALLOC_LD_S/FPA_ALLOC_IOBDMA_S[RED] set, and also may be performed on the</span>
<a name="l01039"></a>01039 <span class="comment">                                                         first PKI allocation request for a packet (depends on PKI style and aura</span>
<a name="l01040"></a>01040 <span class="comment">                                                         configuration). */</span>
<a name="l01041"></a>01041     uint64_t <a class="code" href="structcvmx__fpa__aurax__cnt__levels_1_1cvmx__fpa__aurax__cnt__levels__s.html#aa39c2fbd88d0b993009981802d308631">shift</a>                        : 6;  <span class="comment">/**&lt; Right shift to FPA_AURA()_CNT[CNT] to create a narrower depth for aura QOS and</span>
<a name="l01042"></a>01042 <span class="comment">                                                         backpressure calculations. PKI saturates the shifted FPA_AURA()_CNT[CNT] to</span>
<a name="l01043"></a>01043 <span class="comment">                                                         8-bits, and compares this 8-bit shifted and saturated depth directly to</span>
<a name="l01044"></a>01044 <span class="comment">                                                         [DROP/BP]. PKI also creates [LEVEL], which is a moving average of the 8-bit</span>
<a name="l01045"></a>01045 <span class="comment">                                                         shifted and saturated depth of the aura, for comparison to [DROP/PASS] in RED</span>
<a name="l01046"></a>01046 <span class="comment">                                                         calculations. */</span>
<a name="l01047"></a>01047     uint64_t <a class="code" href="structcvmx__fpa__aurax__cnt__levels_1_1cvmx__fpa__aurax__cnt__levels__s.html#afa8054c0934f4f27b3a2c5a914e1df99">bp</a>                           : 8;  <span class="comment">/**&lt; Backpressure can assert if the current 8-bit shifted and saturated FPA_AURA()_CNT[CNT] is</span>
<a name="l01048"></a>01048 <span class="comment">                                                         equal to or greater than this value. */</span>
<a name="l01049"></a>01049     uint64_t <a class="code" href="structcvmx__fpa__aurax__cnt__levels_1_1cvmx__fpa__aurax__cnt__levels__s.html#a222bc9b2da08abaa1a9dc8ab9cd50987">drop</a>                         : 8;  <span class="comment">/**&lt; If [RED_ENA]=1 and RED processing is requested, the packet will be dropped if</span>
<a name="l01050"></a>01050 <span class="comment">                                                         [LEVEL] is equal to or greater than this value.</span>
<a name="l01051"></a>01051 <span class="comment">                                                         If [DROP_DIS]=0 and DROP processing is requested, the packet will be dropped if</span>
<a name="l01052"></a>01052 <span class="comment">                                                         the current 8-bit shifted and saturated FPA_AURA()_CNT[CNT] is equal to or greater</span>
<a name="l01053"></a>01053 <span class="comment">                                                         than this value. */</span>
<a name="l01054"></a>01054     uint64_t <a class="code" href="structcvmx__fpa__aurax__cnt__levels_1_1cvmx__fpa__aurax__cnt__levels__s.html#a492a31f86f266b475f89a9401b88d0f4">pass</a>                         : 8;  <span class="comment">/**&lt; Aura RED processing will not drop an allocation request if [LEVEL] is less than this value. */</span>
<a name="l01055"></a>01055     uint64_t <a class="code" href="structcvmx__fpa__aurax__cnt__levels_1_1cvmx__fpa__aurax__cnt__levels__s.html#ace9d36e0e76e9236d59094d1ff106226">level</a>                        : 8;  <span class="comment">/**&lt; Current moving average of the 8-bit shifted and saturated FPA_AURA()_CNT[CNT].</span>
<a name="l01056"></a>01056 <span class="comment">                                                         The lower [LEVEL] is, the more free resources. The highest [LEVEL]&apos;s indicate buffer</span>
<a name="l01057"></a>01057 <span class="comment">                                                         exhaustion.</span>
<a name="l01058"></a>01058 <span class="comment">                                                         See [SHIFT]. */</span>
<a name="l01059"></a>01059 <span class="preprocessor">#else</span>
<a name="l01060"></a><a class="code" href="structcvmx__fpa__aurax__cnt__levels_1_1cvmx__fpa__aurax__cnt__levels__s.html#ace9d36e0e76e9236d59094d1ff106226">01060</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__aurax__cnt__levels_1_1cvmx__fpa__aurax__cnt__levels__s.html#ace9d36e0e76e9236d59094d1ff106226">level</a>                        : 8;
<a name="l01061"></a><a class="code" href="structcvmx__fpa__aurax__cnt__levels_1_1cvmx__fpa__aurax__cnt__levels__s.html#a492a31f86f266b475f89a9401b88d0f4">01061</a>     uint64_t <a class="code" href="structcvmx__fpa__aurax__cnt__levels_1_1cvmx__fpa__aurax__cnt__levels__s.html#a492a31f86f266b475f89a9401b88d0f4">pass</a>                         : 8;
<a name="l01062"></a><a class="code" href="structcvmx__fpa__aurax__cnt__levels_1_1cvmx__fpa__aurax__cnt__levels__s.html#a222bc9b2da08abaa1a9dc8ab9cd50987">01062</a>     uint64_t <a class="code" href="structcvmx__fpa__aurax__cnt__levels_1_1cvmx__fpa__aurax__cnt__levels__s.html#a222bc9b2da08abaa1a9dc8ab9cd50987">drop</a>                         : 8;
<a name="l01063"></a><a class="code" href="structcvmx__fpa__aurax__cnt__levels_1_1cvmx__fpa__aurax__cnt__levels__s.html#afa8054c0934f4f27b3a2c5a914e1df99">01063</a>     uint64_t <a class="code" href="structcvmx__fpa__aurax__cnt__levels_1_1cvmx__fpa__aurax__cnt__levels__s.html#afa8054c0934f4f27b3a2c5a914e1df99">bp</a>                           : 8;
<a name="l01064"></a><a class="code" href="structcvmx__fpa__aurax__cnt__levels_1_1cvmx__fpa__aurax__cnt__levels__s.html#aa39c2fbd88d0b993009981802d308631">01064</a>     uint64_t <a class="code" href="structcvmx__fpa__aurax__cnt__levels_1_1cvmx__fpa__aurax__cnt__levels__s.html#aa39c2fbd88d0b993009981802d308631">shift</a>                        : 6;
<a name="l01065"></a><a class="code" href="structcvmx__fpa__aurax__cnt__levels_1_1cvmx__fpa__aurax__cnt__levels__s.html#a0c28c943d3887b5640b0727680ea573d">01065</a>     uint64_t <a class="code" href="structcvmx__fpa__aurax__cnt__levels_1_1cvmx__fpa__aurax__cnt__levels__s.html#a0c28c943d3887b5640b0727680ea573d">red_ena</a>                      : 1;
<a name="l01066"></a><a class="code" href="structcvmx__fpa__aurax__cnt__levels_1_1cvmx__fpa__aurax__cnt__levels__s.html#a401f34a2da23960889947734a42a6125">01066</a>     uint64_t <a class="code" href="structcvmx__fpa__aurax__cnt__levels_1_1cvmx__fpa__aurax__cnt__levels__s.html#a401f34a2da23960889947734a42a6125">bp_ena</a>                       : 1;
<a name="l01067"></a><a class="code" href="structcvmx__fpa__aurax__cnt__levels_1_1cvmx__fpa__aurax__cnt__levels__s.html#ae43db2ccaa16b1dbe5118d1900e92181">01067</a>     uint64_t <a class="code" href="structcvmx__fpa__aurax__cnt__levels_1_1cvmx__fpa__aurax__cnt__levels__s.html#ae43db2ccaa16b1dbe5118d1900e92181">drop_dis</a>                     : 1;
<a name="l01068"></a><a class="code" href="structcvmx__fpa__aurax__cnt__levels_1_1cvmx__fpa__aurax__cnt__levels__s.html#aabc63ef47f2148b4bf6568c9c58fbe61">01068</a>     uint64_t <a class="code" href="structcvmx__fpa__aurax__cnt__levels_1_1cvmx__fpa__aurax__cnt__levels__s.html#aabc63ef47f2148b4bf6568c9c58fbe61">reserved_41_63</a>               : 23;
<a name="l01069"></a>01069 <span class="preprocessor">#endif</span>
<a name="l01070"></a>01070 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__aurax__cnt__levels.html#ab1aba6bc63ea444d6c3d485825fb6349">s</a>;
<a name="l01071"></a><a class="code" href="unioncvmx__fpa__aurax__cnt__levels.html#a02d39b028a2b4d5dd6c217cf213ff73b">01071</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__aurax__cnt__levels_1_1cvmx__fpa__aurax__cnt__levels__s.html">cvmx_fpa_aurax_cnt_levels_s</a>    <a class="code" href="unioncvmx__fpa__aurax__cnt__levels.html#a02d39b028a2b4d5dd6c217cf213ff73b">cn73xx</a>;
<a name="l01072"></a><a class="code" href="unioncvmx__fpa__aurax__cnt__levels.html#ac05441ff26e761977c98a54e70f4673e">01072</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__aurax__cnt__levels_1_1cvmx__fpa__aurax__cnt__levels__s.html">cvmx_fpa_aurax_cnt_levels_s</a>    <a class="code" href="unioncvmx__fpa__aurax__cnt__levels.html#ac05441ff26e761977c98a54e70f4673e">cn78xx</a>;
<a name="l01073"></a><a class="code" href="unioncvmx__fpa__aurax__cnt__levels.html#a2d194d926cecfc589bc39daa31862851">01073</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__aurax__cnt__levels_1_1cvmx__fpa__aurax__cnt__levels__s.html">cvmx_fpa_aurax_cnt_levels_s</a>    <a class="code" href="unioncvmx__fpa__aurax__cnt__levels.html#a2d194d926cecfc589bc39daa31862851">cn78xxp1</a>;
<a name="l01074"></a><a class="code" href="unioncvmx__fpa__aurax__cnt__levels.html#aa2ac8501ef9eca410e69990b45c6814d">01074</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__aurax__cnt__levels_1_1cvmx__fpa__aurax__cnt__levels__s.html">cvmx_fpa_aurax_cnt_levels_s</a>    <a class="code" href="unioncvmx__fpa__aurax__cnt__levels.html#aa2ac8501ef9eca410e69990b45c6814d">cnf75xx</a>;
<a name="l01075"></a>01075 };
<a name="l01076"></a><a class="code" href="cvmx-fpa-defs_8h.html#aa0abb8e897e85b6ab2e213517413813a">01076</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__aurax__cnt__levels.html" title="cvmx_fpa_aura::_cnt_levels">cvmx_fpa_aurax_cnt_levels</a> <a class="code" href="unioncvmx__fpa__aurax__cnt__levels.html" title="cvmx_fpa_aura::_cnt_levels">cvmx_fpa_aurax_cnt_levels_t</a>;
<a name="l01077"></a>01077 <span class="comment"></span>
<a name="l01078"></a>01078 <span class="comment">/**</span>
<a name="l01079"></a>01079 <span class="comment"> * cvmx_fpa_aura#_cnt_limit</span>
<a name="l01080"></a>01080 <span class="comment"> */</span>
<a name="l01081"></a><a class="code" href="unioncvmx__fpa__aurax__cnt__limit.html">01081</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__aurax__cnt__limit.html" title="cvmx_fpa_aura::_cnt_limit">cvmx_fpa_aurax_cnt_limit</a> {
<a name="l01082"></a><a class="code" href="unioncvmx__fpa__aurax__cnt__limit.html#a1a13595d62663a604cbba6b025e3e148">01082</a>     uint64_t <a class="code" href="unioncvmx__fpa__aurax__cnt__limit.html#a1a13595d62663a604cbba6b025e3e148">u64</a>;
<a name="l01083"></a><a class="code" href="structcvmx__fpa__aurax__cnt__limit_1_1cvmx__fpa__aurax__cnt__limit__s.html">01083</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__aurax__cnt__limit_1_1cvmx__fpa__aurax__cnt__limit__s.html">cvmx_fpa_aurax_cnt_limit_s</a> {
<a name="l01084"></a>01084 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01085"></a>01085 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__aurax__cnt__limit_1_1cvmx__fpa__aurax__cnt__limit__s.html#a10c6475c103ef4568197b02371bb5886">reserved_40_63</a>               : 24;
<a name="l01086"></a>01086     uint64_t <a class="code" href="structcvmx__fpa__aurax__cnt__limit_1_1cvmx__fpa__aurax__cnt__limit__s.html#a9bd5aaf126152bf76b01023d379954d0">limit</a>                        : 40; <span class="comment">/**&lt; When FPA_AURA()_CNT is equal to or greater than this value, any allocations using</span>
<a name="l01087"></a>01087 <span class="comment">                                                         this aura will fail. This allows a hard resource division between multiple auras sharing a</span>
<a name="l01088"></a>01088 <span class="comment">                                                         common pool. */</span>
<a name="l01089"></a>01089 <span class="preprocessor">#else</span>
<a name="l01090"></a><a class="code" href="structcvmx__fpa__aurax__cnt__limit_1_1cvmx__fpa__aurax__cnt__limit__s.html#a9bd5aaf126152bf76b01023d379954d0">01090</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__aurax__cnt__limit_1_1cvmx__fpa__aurax__cnt__limit__s.html#a9bd5aaf126152bf76b01023d379954d0">limit</a>                        : 40;
<a name="l01091"></a><a class="code" href="structcvmx__fpa__aurax__cnt__limit_1_1cvmx__fpa__aurax__cnt__limit__s.html#a10c6475c103ef4568197b02371bb5886">01091</a>     uint64_t <a class="code" href="structcvmx__fpa__aurax__cnt__limit_1_1cvmx__fpa__aurax__cnt__limit__s.html#a10c6475c103ef4568197b02371bb5886">reserved_40_63</a>               : 24;
<a name="l01092"></a>01092 <span class="preprocessor">#endif</span>
<a name="l01093"></a>01093 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__aurax__cnt__limit.html#adfc5481c50b176db4b263b91a49703d0">s</a>;
<a name="l01094"></a><a class="code" href="unioncvmx__fpa__aurax__cnt__limit.html#a378086605c79259780120a3c06e4ab25">01094</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__aurax__cnt__limit_1_1cvmx__fpa__aurax__cnt__limit__s.html">cvmx_fpa_aurax_cnt_limit_s</a>     <a class="code" href="unioncvmx__fpa__aurax__cnt__limit.html#a378086605c79259780120a3c06e4ab25">cn73xx</a>;
<a name="l01095"></a><a class="code" href="unioncvmx__fpa__aurax__cnt__limit.html#a179f85546a41f76ebea7499bdb28ff79">01095</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__aurax__cnt__limit_1_1cvmx__fpa__aurax__cnt__limit__s.html">cvmx_fpa_aurax_cnt_limit_s</a>     <a class="code" href="unioncvmx__fpa__aurax__cnt__limit.html#a179f85546a41f76ebea7499bdb28ff79">cn78xx</a>;
<a name="l01096"></a><a class="code" href="unioncvmx__fpa__aurax__cnt__limit.html#a2cc2cbce253d92fc81fad220cc6ac402">01096</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__aurax__cnt__limit_1_1cvmx__fpa__aurax__cnt__limit__s.html">cvmx_fpa_aurax_cnt_limit_s</a>     <a class="code" href="unioncvmx__fpa__aurax__cnt__limit.html#a2cc2cbce253d92fc81fad220cc6ac402">cn78xxp1</a>;
<a name="l01097"></a><a class="code" href="unioncvmx__fpa__aurax__cnt__limit.html#ac780d1098b9067406a7db41a7feb2679">01097</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__aurax__cnt__limit_1_1cvmx__fpa__aurax__cnt__limit__s.html">cvmx_fpa_aurax_cnt_limit_s</a>     <a class="code" href="unioncvmx__fpa__aurax__cnt__limit.html#ac780d1098b9067406a7db41a7feb2679">cnf75xx</a>;
<a name="l01098"></a>01098 };
<a name="l01099"></a><a class="code" href="cvmx-fpa-defs_8h.html#ab8584a04f2dd1ed903c56df306b8f9b2">01099</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__aurax__cnt__limit.html" title="cvmx_fpa_aura::_cnt_limit">cvmx_fpa_aurax_cnt_limit</a> <a class="code" href="unioncvmx__fpa__aurax__cnt__limit.html" title="cvmx_fpa_aura::_cnt_limit">cvmx_fpa_aurax_cnt_limit_t</a>;
<a name="l01100"></a>01100 <span class="comment"></span>
<a name="l01101"></a>01101 <span class="comment">/**</span>
<a name="l01102"></a>01102 <span class="comment"> * cvmx_fpa_aura#_cnt_threshold</span>
<a name="l01103"></a>01103 <span class="comment"> */</span>
<a name="l01104"></a><a class="code" href="unioncvmx__fpa__aurax__cnt__threshold.html">01104</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__aurax__cnt__threshold.html" title="cvmx_fpa_aura::_cnt_threshold">cvmx_fpa_aurax_cnt_threshold</a> {
<a name="l01105"></a><a class="code" href="unioncvmx__fpa__aurax__cnt__threshold.html#ac3857df4c033ada05979390db7ba23d7">01105</a>     uint64_t <a class="code" href="unioncvmx__fpa__aurax__cnt__threshold.html#ac3857df4c033ada05979390db7ba23d7">u64</a>;
<a name="l01106"></a><a class="code" href="structcvmx__fpa__aurax__cnt__threshold_1_1cvmx__fpa__aurax__cnt__threshold__s.html">01106</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__aurax__cnt__threshold_1_1cvmx__fpa__aurax__cnt__threshold__s.html">cvmx_fpa_aurax_cnt_threshold_s</a> {
<a name="l01107"></a>01107 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01108"></a>01108 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__aurax__cnt__threshold_1_1cvmx__fpa__aurax__cnt__threshold__s.html#a819e61c3f39a2c213a02a147b1077e82">reserved_40_63</a>               : 24;
<a name="l01109"></a>01109     uint64_t <a class="code" href="structcvmx__fpa__aurax__cnt__threshold_1_1cvmx__fpa__aurax__cnt__threshold__s.html#a25f5ea17a5b33b6759b889f344d74111">thresh</a>                       : 40; <span class="comment">/**&lt; When FPA_AURA()_CNT, after being modified, is equal to or crosses this value (i.e.</span>
<a name="l01110"></a>01110 <span class="comment">                                                         value was greater than, then becomes less than, or the value was less than and becomes</span>
<a name="l01111"></a>01111 <span class="comment">                                                         greater than) the corresponding bit in FPA_AURA()_INT is set. */</span>
<a name="l01112"></a>01112 <span class="preprocessor">#else</span>
<a name="l01113"></a><a class="code" href="structcvmx__fpa__aurax__cnt__threshold_1_1cvmx__fpa__aurax__cnt__threshold__s.html#a25f5ea17a5b33b6759b889f344d74111">01113</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__aurax__cnt__threshold_1_1cvmx__fpa__aurax__cnt__threshold__s.html#a25f5ea17a5b33b6759b889f344d74111">thresh</a>                       : 40;
<a name="l01114"></a><a class="code" href="structcvmx__fpa__aurax__cnt__threshold_1_1cvmx__fpa__aurax__cnt__threshold__s.html#a819e61c3f39a2c213a02a147b1077e82">01114</a>     uint64_t <a class="code" href="structcvmx__fpa__aurax__cnt__threshold_1_1cvmx__fpa__aurax__cnt__threshold__s.html#a819e61c3f39a2c213a02a147b1077e82">reserved_40_63</a>               : 24;
<a name="l01115"></a>01115 <span class="preprocessor">#endif</span>
<a name="l01116"></a>01116 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__aurax__cnt__threshold.html#a3f73335fe41ec5e42f60a3bc5a015442">s</a>;
<a name="l01117"></a><a class="code" href="unioncvmx__fpa__aurax__cnt__threshold.html#aca36e278f6efea4b68c10388e83a947d">01117</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__aurax__cnt__threshold_1_1cvmx__fpa__aurax__cnt__threshold__s.html">cvmx_fpa_aurax_cnt_threshold_s</a> <a class="code" href="unioncvmx__fpa__aurax__cnt__threshold.html#aca36e278f6efea4b68c10388e83a947d">cn73xx</a>;
<a name="l01118"></a><a class="code" href="unioncvmx__fpa__aurax__cnt__threshold.html#acc3ff241b2294f305aac48371ebc3679">01118</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__aurax__cnt__threshold_1_1cvmx__fpa__aurax__cnt__threshold__s.html">cvmx_fpa_aurax_cnt_threshold_s</a> <a class="code" href="unioncvmx__fpa__aurax__cnt__threshold.html#acc3ff241b2294f305aac48371ebc3679">cn78xx</a>;
<a name="l01119"></a><a class="code" href="unioncvmx__fpa__aurax__cnt__threshold.html#a53facb09e51340186b3fa56a1129f6fa">01119</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__aurax__cnt__threshold_1_1cvmx__fpa__aurax__cnt__threshold__s.html">cvmx_fpa_aurax_cnt_threshold_s</a> <a class="code" href="unioncvmx__fpa__aurax__cnt__threshold.html#a53facb09e51340186b3fa56a1129f6fa">cn78xxp1</a>;
<a name="l01120"></a><a class="code" href="unioncvmx__fpa__aurax__cnt__threshold.html#a9782993e42e62e01d4bb54c4cdce5517">01120</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__aurax__cnt__threshold_1_1cvmx__fpa__aurax__cnt__threshold__s.html">cvmx_fpa_aurax_cnt_threshold_s</a> <a class="code" href="unioncvmx__fpa__aurax__cnt__threshold.html#a9782993e42e62e01d4bb54c4cdce5517">cnf75xx</a>;
<a name="l01121"></a>01121 };
<a name="l01122"></a><a class="code" href="cvmx-fpa-defs_8h.html#a703ae3ece1268e7356bffd358255ddae">01122</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__aurax__cnt__threshold.html" title="cvmx_fpa_aura::_cnt_threshold">cvmx_fpa_aurax_cnt_threshold</a> <a class="code" href="unioncvmx__fpa__aurax__cnt__threshold.html" title="cvmx_fpa_aura::_cnt_threshold">cvmx_fpa_aurax_cnt_threshold_t</a>;
<a name="l01123"></a>01123 <span class="comment"></span>
<a name="l01124"></a>01124 <span class="comment">/**</span>
<a name="l01125"></a>01125 <span class="comment"> * cvmx_fpa_aura#_int</span>
<a name="l01126"></a>01126 <span class="comment"> */</span>
<a name="l01127"></a><a class="code" href="unioncvmx__fpa__aurax__int.html">01127</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__aurax__int.html" title="cvmx_fpa_aura::_int">cvmx_fpa_aurax_int</a> {
<a name="l01128"></a><a class="code" href="unioncvmx__fpa__aurax__int.html#ad063eff2caac2f150c81f147fba42c27">01128</a>     uint64_t <a class="code" href="unioncvmx__fpa__aurax__int.html#ad063eff2caac2f150c81f147fba42c27">u64</a>;
<a name="l01129"></a><a class="code" href="structcvmx__fpa__aurax__int_1_1cvmx__fpa__aurax__int__s.html">01129</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__aurax__int_1_1cvmx__fpa__aurax__int__s.html">cvmx_fpa_aurax_int_s</a> {
<a name="l01130"></a>01130 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01131"></a>01131 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__aurax__int_1_1cvmx__fpa__aurax__int__s.html#a94336928a02c64980d74f88ce737cb9a">reserved_1_63</a>                : 63;
<a name="l01132"></a>01132     uint64_t <a class="code" href="structcvmx__fpa__aurax__int_1_1cvmx__fpa__aurax__int__s.html#a370a36a0c437efc8678a6fb1bbd57586">thresh</a>                       : 1;  <span class="comment">/**&lt; Watermark interrupt pending. Set and throws FPA_INTSN_E::FPA_AURA()_THRESH when</span>
<a name="l01133"></a>01133 <span class="comment">                                                         FPA_AURA()_CNT, after being modified, is equal to or crosses</span>
<a name="l01134"></a>01134 <span class="comment">                                                         FPA_AURA()_CNT_THRESHOLD (i.e. value was greater than, then becomes less then, or</span>
<a name="l01135"></a>01135 <span class="comment">                                                         value was less than, and becomes greater than). */</span>
<a name="l01136"></a>01136 <span class="preprocessor">#else</span>
<a name="l01137"></a><a class="code" href="structcvmx__fpa__aurax__int_1_1cvmx__fpa__aurax__int__s.html#a370a36a0c437efc8678a6fb1bbd57586">01137</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__aurax__int_1_1cvmx__fpa__aurax__int__s.html#a370a36a0c437efc8678a6fb1bbd57586">thresh</a>                       : 1;
<a name="l01138"></a><a class="code" href="structcvmx__fpa__aurax__int_1_1cvmx__fpa__aurax__int__s.html#a94336928a02c64980d74f88ce737cb9a">01138</a>     uint64_t <a class="code" href="structcvmx__fpa__aurax__int_1_1cvmx__fpa__aurax__int__s.html#a94336928a02c64980d74f88ce737cb9a">reserved_1_63</a>                : 63;
<a name="l01139"></a>01139 <span class="preprocessor">#endif</span>
<a name="l01140"></a>01140 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__aurax__int.html#af0214ce23b12a5068d63a985ebdb52ca">s</a>;
<a name="l01141"></a><a class="code" href="unioncvmx__fpa__aurax__int.html#a11ed470c48c02510d0db8a574fb7d533">01141</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__aurax__int_1_1cvmx__fpa__aurax__int__s.html">cvmx_fpa_aurax_int_s</a>           <a class="code" href="unioncvmx__fpa__aurax__int.html#a11ed470c48c02510d0db8a574fb7d533">cn73xx</a>;
<a name="l01142"></a><a class="code" href="unioncvmx__fpa__aurax__int.html#a6980717860d4fa12891253dd5d8bb63b">01142</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__aurax__int_1_1cvmx__fpa__aurax__int__s.html">cvmx_fpa_aurax_int_s</a>           <a class="code" href="unioncvmx__fpa__aurax__int.html#a6980717860d4fa12891253dd5d8bb63b">cn78xx</a>;
<a name="l01143"></a><a class="code" href="unioncvmx__fpa__aurax__int.html#aeaccfa59f5694e93e0de74ecf1e4a871">01143</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__aurax__int_1_1cvmx__fpa__aurax__int__s.html">cvmx_fpa_aurax_int_s</a>           <a class="code" href="unioncvmx__fpa__aurax__int.html#aeaccfa59f5694e93e0de74ecf1e4a871">cn78xxp1</a>;
<a name="l01144"></a><a class="code" href="unioncvmx__fpa__aurax__int.html#ae10c71c5cf4ec2a113a69cae5a9e593e">01144</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__aurax__int_1_1cvmx__fpa__aurax__int__s.html">cvmx_fpa_aurax_int_s</a>           <a class="code" href="unioncvmx__fpa__aurax__int.html#ae10c71c5cf4ec2a113a69cae5a9e593e">cnf75xx</a>;
<a name="l01145"></a>01145 };
<a name="l01146"></a><a class="code" href="cvmx-fpa-defs_8h.html#a6ff41bc80d92b2cbe4e2c3e1f3f8b41a">01146</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__aurax__int.html" title="cvmx_fpa_aura::_int">cvmx_fpa_aurax_int</a> <a class="code" href="unioncvmx__fpa__aurax__int.html" title="cvmx_fpa_aura::_int">cvmx_fpa_aurax_int_t</a>;
<a name="l01147"></a>01147 <span class="comment"></span>
<a name="l01148"></a>01148 <span class="comment">/**</span>
<a name="l01149"></a>01149 <span class="comment"> * cvmx_fpa_aura#_pool</span>
<a name="l01150"></a>01150 <span class="comment"> *</span>
<a name="l01151"></a>01151 <span class="comment"> * Provides the mapping from each aura to the pool number.</span>
<a name="l01152"></a>01152 <span class="comment"> *</span>
<a name="l01153"></a>01153 <span class="comment"> */</span>
<a name="l01154"></a><a class="code" href="unioncvmx__fpa__aurax__pool.html">01154</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__aurax__pool.html" title="cvmx_fpa_aura::_pool">cvmx_fpa_aurax_pool</a> {
<a name="l01155"></a><a class="code" href="unioncvmx__fpa__aurax__pool.html#addc8be49a4077cf275470e0e06de9140">01155</a>     uint64_t <a class="code" href="unioncvmx__fpa__aurax__pool.html#addc8be49a4077cf275470e0e06de9140">u64</a>;
<a name="l01156"></a><a class="code" href="structcvmx__fpa__aurax__pool_1_1cvmx__fpa__aurax__pool__s.html">01156</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__aurax__pool_1_1cvmx__fpa__aurax__pool__s.html">cvmx_fpa_aurax_pool_s</a> {
<a name="l01157"></a>01157 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01158"></a>01158 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__aurax__pool_1_1cvmx__fpa__aurax__pool__s.html#a5a95b57b3023d5e9f75d19a1e2dafe1a">reserved_6_63</a>                : 58;
<a name="l01159"></a>01159     uint64_t <a class="code" href="structcvmx__fpa__aurax__pool_1_1cvmx__fpa__aurax__pool__s.html#a0553be858aa7134a53712de3634c7448">pool</a>                         : 6;  <span class="comment">/**&lt; Indicates which pool corresponds to each aura. Bit 5 should always be 0 (limit 32 pools) */</span>
<a name="l01160"></a>01160 <span class="preprocessor">#else</span>
<a name="l01161"></a><a class="code" href="structcvmx__fpa__aurax__pool_1_1cvmx__fpa__aurax__pool__s.html#a0553be858aa7134a53712de3634c7448">01161</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__aurax__pool_1_1cvmx__fpa__aurax__pool__s.html#a0553be858aa7134a53712de3634c7448">pool</a>                         : 6;
<a name="l01162"></a><a class="code" href="structcvmx__fpa__aurax__pool_1_1cvmx__fpa__aurax__pool__s.html#a5a95b57b3023d5e9f75d19a1e2dafe1a">01162</a>     uint64_t <a class="code" href="structcvmx__fpa__aurax__pool_1_1cvmx__fpa__aurax__pool__s.html#a5a95b57b3023d5e9f75d19a1e2dafe1a">reserved_6_63</a>                : 58;
<a name="l01163"></a>01163 <span class="preprocessor">#endif</span>
<a name="l01164"></a>01164 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__aurax__pool.html#a66b1bb86b166fb6b28c613dfc2aa2b2c">s</a>;
<a name="l01165"></a><a class="code" href="unioncvmx__fpa__aurax__pool.html#a32386aa7f84c159b30eec3e9dc58062a">01165</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__aurax__pool_1_1cvmx__fpa__aurax__pool__s.html">cvmx_fpa_aurax_pool_s</a>          <a class="code" href="unioncvmx__fpa__aurax__pool.html#a32386aa7f84c159b30eec3e9dc58062a">cn73xx</a>;
<a name="l01166"></a><a class="code" href="unioncvmx__fpa__aurax__pool.html#a8e354b382bae779ac9cf6c3b1eefa250">01166</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__aurax__pool_1_1cvmx__fpa__aurax__pool__s.html">cvmx_fpa_aurax_pool_s</a>          <a class="code" href="unioncvmx__fpa__aurax__pool.html#a8e354b382bae779ac9cf6c3b1eefa250">cn78xx</a>;
<a name="l01167"></a><a class="code" href="unioncvmx__fpa__aurax__pool.html#a1cf101f45244f0ec226b6228150c53ee">01167</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__aurax__pool_1_1cvmx__fpa__aurax__pool__s.html">cvmx_fpa_aurax_pool_s</a>          <a class="code" href="unioncvmx__fpa__aurax__pool.html#a1cf101f45244f0ec226b6228150c53ee">cn78xxp1</a>;
<a name="l01168"></a><a class="code" href="unioncvmx__fpa__aurax__pool.html#a05ec7cbd3ba4a22088b0c4b08c21a44c">01168</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__aurax__pool_1_1cvmx__fpa__aurax__pool__s.html">cvmx_fpa_aurax_pool_s</a>          <a class="code" href="unioncvmx__fpa__aurax__pool.html#a05ec7cbd3ba4a22088b0c4b08c21a44c">cnf75xx</a>;
<a name="l01169"></a>01169 };
<a name="l01170"></a><a class="code" href="cvmx-fpa-defs_8h.html#a8764a4a40138f41e35e53264f91500ac">01170</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__aurax__pool.html" title="cvmx_fpa_aura::_pool">cvmx_fpa_aurax_pool</a> <a class="code" href="unioncvmx__fpa__aurax__pool.html" title="cvmx_fpa_aura::_pool">cvmx_fpa_aurax_pool_t</a>;
<a name="l01171"></a>01171 <span class="comment"></span>
<a name="l01172"></a>01172 <span class="comment">/**</span>
<a name="l01173"></a>01173 <span class="comment"> * cvmx_fpa_aura#_pool_levels</span>
<a name="l01174"></a>01174 <span class="comment"> */</span>
<a name="l01175"></a><a class="code" href="unioncvmx__fpa__aurax__pool__levels.html">01175</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__aurax__pool__levels.html" title="cvmx_fpa_aura::_pool_levels">cvmx_fpa_aurax_pool_levels</a> {
<a name="l01176"></a><a class="code" href="unioncvmx__fpa__aurax__pool__levels.html#a32b3c9251649dc8d8ac0dd8784137b89">01176</a>     uint64_t <a class="code" href="unioncvmx__fpa__aurax__pool__levels.html#a32b3c9251649dc8d8ac0dd8784137b89">u64</a>;
<a name="l01177"></a><a class="code" href="structcvmx__fpa__aurax__pool__levels_1_1cvmx__fpa__aurax__pool__levels__s.html">01177</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__aurax__pool__levels_1_1cvmx__fpa__aurax__pool__levels__s.html">cvmx_fpa_aurax_pool_levels_s</a> {
<a name="l01178"></a>01178 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01179"></a>01179 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__aurax__pool__levels_1_1cvmx__fpa__aurax__pool__levels__s.html#add9d3304ee877bc6bc32c41136331c31">reserved_41_63</a>               : 23;
<a name="l01180"></a>01180     uint64_t <a class="code" href="structcvmx__fpa__aurax__pool__levels_1_1cvmx__fpa__aurax__pool__levels__s.html#a7aa8613c6b90b336b6b8f9ae0b23d453">drop_dis</a>                     : 1;  <span class="comment">/**&lt; Disables aura-unique pool DROP based on the [DROP] level. */</span>
<a name="l01181"></a>01181     uint64_t <a class="code" href="structcvmx__fpa__aurax__pool__levels_1_1cvmx__fpa__aurax__pool__levels__s.html#a41b79db9941f3f6b319a3adbc69dcd49">bp_ena</a>                       : 1;  <span class="comment">/**&lt; Enable aura-unique pool backpressure based on [BP] level. If set FPA_GEN_CFG[LVL_DLY] must</span>
<a name="l01182"></a>01182 <span class="comment">                                                         be nonzero. */</span>
<a name="l01183"></a>01183     uint64_t <a class="code" href="structcvmx__fpa__aurax__pool__levels_1_1cvmx__fpa__aurax__pool__levels__s.html#a6045361da40629efb4bf0058ab45ef17">red_ena</a>                      : 1;  <span class="comment">/**&lt; Enable aura-unique pool RED based on [DROP] and [PASS] levels. If set FPA_GEN_CFG[LVL_DLY]</span>
<a name="l01184"></a>01184 <span class="comment">                                                         must be nonzero.</span>
<a name="l01185"></a>01185 <span class="comment">                                                         If set, aura-unique pool RED is performed on core requests with</span>
<a name="l01186"></a>01186 <span class="comment">                                                         FPA_ALLOC_LD_S/FPA_ALLOC_IOBDMA_S[RED] set, and also may be performed on the first PKI</span>
<a name="l01187"></a>01187 <span class="comment">                                                         allocation request for a packet (depending on PKI style and aura configuration). */</span>
<a name="l01188"></a>01188     uint64_t <a class="code" href="structcvmx__fpa__aurax__pool__levels_1_1cvmx__fpa__aurax__pool__levels__s.html#a3eb8a900d9e3ba45461aaefc595d2ff8">shift</a>                        : 6;  <span class="comment">/**&lt; Right shift to FPA_POOL()_AVAILABLE[COUNT] used to create a narrower depth for</span>
<a name="l01189"></a>01189 <span class="comment">                                                         aura-unique pool QOS and backpressure calculations. PKI saturates the shifted</span>
<a name="l01190"></a>01190 <span class="comment">                                                         FPA_POOL()_AVAILABLE[COUNT] to 8-bits for the aura, and compares this 8-bit</span>
<a name="l01191"></a>01191 <span class="comment">                                                         shifted and saturated depth directly to [DROP/BP]. PKI also creates [LEVEL],</span>
<a name="l01192"></a>01192 <span class="comment">                                                         which is a moving average of the 8-bit shifted and saturated depth for the aura,</span>
<a name="l01193"></a>01193 <span class="comment">                                                         for comparison to [DROP/PASS] in aura-unique pool RED calculations.</span>
<a name="l01194"></a>01194 <span class="comment">                                                         Though [SHIFT] may differ amongst the auras sharing a given pool, they may most</span>
<a name="l01195"></a>01195 <span class="comment">                                                         commonly be the same (i.e. the 8-bit shifted and saturated depth and [LEVEL] may</span>
<a name="l01196"></a>01196 <span class="comment">                                                         typically be the same for all auras sharing a pool), with the [DROP/PASS/BP]</span>
<a name="l01197"></a>01197 <span class="comment">                                                         configuration providing aura-uniqueness in aura-unique pool RED/DROP/BP</span>
<a name="l01198"></a>01198 <span class="comment">                                                         processing. */</span>
<a name="l01199"></a>01199     uint64_t <a class="code" href="structcvmx__fpa__aurax__pool__levels_1_1cvmx__fpa__aurax__pool__levels__s.html#ad93d2468284e86a6e037568ab4523b61">bp</a>                           : 8;  <span class="comment">/**&lt; Backpressure can assert if the current 8-bit shifted and saturated</span>
<a name="l01200"></a>01200 <span class="comment">                                                         FPA_POOL()_AVAILABLE[COUNT] for the aura is equal to or less than this value. */</span>
<a name="l01201"></a>01201     uint64_t <a class="code" href="structcvmx__fpa__aurax__pool__levels_1_1cvmx__fpa__aurax__pool__levels__s.html#af0fb82bc1dd6990719fec3a6315c31e8">drop</a>                         : 8;  <span class="comment">/**&lt; If [RED_ENA]=1 and RED processing is requested, the packet will be dropped if</span>
<a name="l01202"></a>01202 <span class="comment">                                                         [LEVEL] is equal to or less than this value.</span>
<a name="l01203"></a>01203 <span class="comment">                                                         If [DROP_DIS]=0 and DROP processing is requested, the packet will be dropped</span>
<a name="l01204"></a>01204 <span class="comment">                                                         if the current 8-bit shifted and saturated FPA_POOL()_AVAILABLE[COUNT] for the</span>
<a name="l01205"></a>01205 <span class="comment">                                                         aura is equal to or less than this value. */</span>
<a name="l01206"></a>01206     uint64_t <a class="code" href="structcvmx__fpa__aurax__pool__levels_1_1cvmx__fpa__aurax__pool__levels__s.html#a549b50711babd7f004557c343c16bb90">pass</a>                         : 8;  <span class="comment">/**&lt; Aura-unique pool RED processing will not drop an allocation request if [LEVEL] is larger</span>
<a name="l01207"></a>01207 <span class="comment">                                                         than this value. */</span>
<a name="l01208"></a>01208     uint64_t <a class="code" href="structcvmx__fpa__aurax__pool__levels_1_1cvmx__fpa__aurax__pool__levels__s.html#afce13e8f2ff6310e957d3382bef110a1">level</a>                        : 8;  <span class="comment">/**&lt; Current moving average of the 8-bit shifted and saturated FPA_POOL()_AVAILABLE[COUNT] for</span>
<a name="l01209"></a>01209 <span class="comment">                                                         the aura.</span>
<a name="l01210"></a>01210 <span class="comment">                                                         The higher [LEVEL] is, the more free resources. The lowest [LEVEL]&apos;s indicate buffer</span>
<a name="l01211"></a>01211 <span class="comment">                                                         exhaustion.</span>
<a name="l01212"></a>01212 <span class="comment">                                                         See [SHIFT]. */</span>
<a name="l01213"></a>01213 <span class="preprocessor">#else</span>
<a name="l01214"></a><a class="code" href="structcvmx__fpa__aurax__pool__levels_1_1cvmx__fpa__aurax__pool__levels__s.html#afce13e8f2ff6310e957d3382bef110a1">01214</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__aurax__pool__levels_1_1cvmx__fpa__aurax__pool__levels__s.html#afce13e8f2ff6310e957d3382bef110a1">level</a>                        : 8;
<a name="l01215"></a><a class="code" href="structcvmx__fpa__aurax__pool__levels_1_1cvmx__fpa__aurax__pool__levels__s.html#a549b50711babd7f004557c343c16bb90">01215</a>     uint64_t <a class="code" href="structcvmx__fpa__aurax__pool__levels_1_1cvmx__fpa__aurax__pool__levels__s.html#a549b50711babd7f004557c343c16bb90">pass</a>                         : 8;
<a name="l01216"></a><a class="code" href="structcvmx__fpa__aurax__pool__levels_1_1cvmx__fpa__aurax__pool__levels__s.html#af0fb82bc1dd6990719fec3a6315c31e8">01216</a>     uint64_t <a class="code" href="structcvmx__fpa__aurax__pool__levels_1_1cvmx__fpa__aurax__pool__levels__s.html#af0fb82bc1dd6990719fec3a6315c31e8">drop</a>                         : 8;
<a name="l01217"></a><a class="code" href="structcvmx__fpa__aurax__pool__levels_1_1cvmx__fpa__aurax__pool__levels__s.html#ad93d2468284e86a6e037568ab4523b61">01217</a>     uint64_t <a class="code" href="structcvmx__fpa__aurax__pool__levels_1_1cvmx__fpa__aurax__pool__levels__s.html#ad93d2468284e86a6e037568ab4523b61">bp</a>                           : 8;
<a name="l01218"></a><a class="code" href="structcvmx__fpa__aurax__pool__levels_1_1cvmx__fpa__aurax__pool__levels__s.html#a3eb8a900d9e3ba45461aaefc595d2ff8">01218</a>     uint64_t <a class="code" href="structcvmx__fpa__aurax__pool__levels_1_1cvmx__fpa__aurax__pool__levels__s.html#a3eb8a900d9e3ba45461aaefc595d2ff8">shift</a>                        : 6;
<a name="l01219"></a><a class="code" href="structcvmx__fpa__aurax__pool__levels_1_1cvmx__fpa__aurax__pool__levels__s.html#a6045361da40629efb4bf0058ab45ef17">01219</a>     uint64_t <a class="code" href="structcvmx__fpa__aurax__pool__levels_1_1cvmx__fpa__aurax__pool__levels__s.html#a6045361da40629efb4bf0058ab45ef17">red_ena</a>                      : 1;
<a name="l01220"></a><a class="code" href="structcvmx__fpa__aurax__pool__levels_1_1cvmx__fpa__aurax__pool__levels__s.html#a41b79db9941f3f6b319a3adbc69dcd49">01220</a>     uint64_t <a class="code" href="structcvmx__fpa__aurax__pool__levels_1_1cvmx__fpa__aurax__pool__levels__s.html#a41b79db9941f3f6b319a3adbc69dcd49">bp_ena</a>                       : 1;
<a name="l01221"></a><a class="code" href="structcvmx__fpa__aurax__pool__levels_1_1cvmx__fpa__aurax__pool__levels__s.html#a7aa8613c6b90b336b6b8f9ae0b23d453">01221</a>     uint64_t <a class="code" href="structcvmx__fpa__aurax__pool__levels_1_1cvmx__fpa__aurax__pool__levels__s.html#a7aa8613c6b90b336b6b8f9ae0b23d453">drop_dis</a>                     : 1;
<a name="l01222"></a><a class="code" href="structcvmx__fpa__aurax__pool__levels_1_1cvmx__fpa__aurax__pool__levels__s.html#add9d3304ee877bc6bc32c41136331c31">01222</a>     uint64_t <a class="code" href="structcvmx__fpa__aurax__pool__levels_1_1cvmx__fpa__aurax__pool__levels__s.html#add9d3304ee877bc6bc32c41136331c31">reserved_41_63</a>               : 23;
<a name="l01223"></a>01223 <span class="preprocessor">#endif</span>
<a name="l01224"></a>01224 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__aurax__pool__levels.html#a16ebe2e1f956a9b607c393f769fbb1cb">s</a>;
<a name="l01225"></a><a class="code" href="unioncvmx__fpa__aurax__pool__levels.html#a406c29328b12ced2031e5640e2dd611c">01225</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__aurax__pool__levels_1_1cvmx__fpa__aurax__pool__levels__s.html">cvmx_fpa_aurax_pool_levels_s</a>   <a class="code" href="unioncvmx__fpa__aurax__pool__levels.html#a406c29328b12ced2031e5640e2dd611c">cn73xx</a>;
<a name="l01226"></a><a class="code" href="unioncvmx__fpa__aurax__pool__levels.html#ac7f29cae4bc44726d565b8ee90e7969f">01226</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__aurax__pool__levels_1_1cvmx__fpa__aurax__pool__levels__s.html">cvmx_fpa_aurax_pool_levels_s</a>   <a class="code" href="unioncvmx__fpa__aurax__pool__levels.html#ac7f29cae4bc44726d565b8ee90e7969f">cn78xx</a>;
<a name="l01227"></a><a class="code" href="unioncvmx__fpa__aurax__pool__levels.html#a63894ff77675aaa7143ec111e4f8f86f">01227</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__aurax__pool__levels_1_1cvmx__fpa__aurax__pool__levels__s.html">cvmx_fpa_aurax_pool_levels_s</a>   <a class="code" href="unioncvmx__fpa__aurax__pool__levels.html#a63894ff77675aaa7143ec111e4f8f86f">cn78xxp1</a>;
<a name="l01228"></a><a class="code" href="unioncvmx__fpa__aurax__pool__levels.html#a04a02327b07344668761a3ea63460f68">01228</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__aurax__pool__levels_1_1cvmx__fpa__aurax__pool__levels__s.html">cvmx_fpa_aurax_pool_levels_s</a>   <a class="code" href="unioncvmx__fpa__aurax__pool__levels.html#a04a02327b07344668761a3ea63460f68">cnf75xx</a>;
<a name="l01229"></a>01229 };
<a name="l01230"></a><a class="code" href="cvmx-fpa-defs_8h.html#ae2a0c6a52b4b752afcb749de60ebcd3e">01230</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__aurax__pool__levels.html" title="cvmx_fpa_aura::_pool_levels">cvmx_fpa_aurax_pool_levels</a> <a class="code" href="unioncvmx__fpa__aurax__pool__levels.html" title="cvmx_fpa_aura::_pool_levels">cvmx_fpa_aurax_pool_levels_t</a>;
<a name="l01231"></a>01231 <span class="comment"></span>
<a name="l01232"></a>01232 <span class="comment">/**</span>
<a name="l01233"></a>01233 <span class="comment"> * cvmx_fpa_bist_status</span>
<a name="l01234"></a>01234 <span class="comment"> *</span>
<a name="l01235"></a>01235 <span class="comment"> * This register provides the result of the BIST run on the FPA memories.</span>
<a name="l01236"></a>01236 <span class="comment"> *</span>
<a name="l01237"></a>01237 <span class="comment"> */</span>
<a name="l01238"></a><a class="code" href="unioncvmx__fpa__bist__status.html">01238</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__bist__status.html" title="cvmx_fpa_bist_status">cvmx_fpa_bist_status</a> {
<a name="l01239"></a><a class="code" href="unioncvmx__fpa__bist__status.html#a10ed24eada3bf49c7b20b32bec5477b9">01239</a>     uint64_t <a class="code" href="unioncvmx__fpa__bist__status.html#a10ed24eada3bf49c7b20b32bec5477b9">u64</a>;
<a name="l01240"></a><a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__s.html">01240</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__s.html">cvmx_fpa_bist_status_s</a> {
<a name="l01241"></a>01241 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01242"></a>01242 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__s.html#aa987e5f007cd61cf9175b6e0b7d0a15a">reserved_0_63</a>                : 64;
<a name="l01243"></a>01243 <span class="preprocessor">#else</span>
<a name="l01244"></a><a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__s.html#aa987e5f007cd61cf9175b6e0b7d0a15a">01244</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__s.html#aa987e5f007cd61cf9175b6e0b7d0a15a">reserved_0_63</a>                : 64;
<a name="l01245"></a>01245 <span class="preprocessor">#endif</span>
<a name="l01246"></a>01246 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__bist__status.html#ad4ac3c0a1cbdb77a906feaa8621d7e55">s</a>;
<a name="l01247"></a><a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn30xx.html">01247</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn30xx.html">cvmx_fpa_bist_status_cn30xx</a> {
<a name="l01248"></a>01248 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01249"></a>01249 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn30xx.html#a8ea9f9ad980cf225fd0e3bab8e721760">reserved_5_63</a>                : 59;
<a name="l01250"></a>01250     uint64_t <a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn30xx.html#a36756a6f040c800f64a0d919dd4c0266">frd</a>                          : 1;  <span class="comment">/**&lt; fpa_frd  memory bist status. */</span>
<a name="l01251"></a>01251     uint64_t <a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn30xx.html#abc4741547d1b69fd431f237b2fb95b97">fpf0</a>                         : 1;  <span class="comment">/**&lt; fpa_fpf0 memory bist status. */</span>
<a name="l01252"></a>01252     uint64_t <a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn30xx.html#ad0c304a87ba011405b2c6b35de5f30f1">fpf1</a>                         : 1;  <span class="comment">/**&lt; fpa_fpf1 memory bist status. */</span>
<a name="l01253"></a>01253     uint64_t <a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn30xx.html#a655a61cf467588d962ccfd23d9427156">ffr</a>                          : 1;  <span class="comment">/**&lt; fpa_ffr  memory bist status. */</span>
<a name="l01254"></a>01254     uint64_t <a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn30xx.html#a1ce9b4c2a8db01d0cacf03cf5518de1e">fdr</a>                          : 1;  <span class="comment">/**&lt; fpa_fdr  memory bist status. */</span>
<a name="l01255"></a>01255 <span class="preprocessor">#else</span>
<a name="l01256"></a><a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn30xx.html#a1ce9b4c2a8db01d0cacf03cf5518de1e">01256</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn30xx.html#a1ce9b4c2a8db01d0cacf03cf5518de1e">fdr</a>                          : 1;
<a name="l01257"></a><a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn30xx.html#a655a61cf467588d962ccfd23d9427156">01257</a>     uint64_t <a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn30xx.html#a655a61cf467588d962ccfd23d9427156">ffr</a>                          : 1;
<a name="l01258"></a><a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn30xx.html#ad0c304a87ba011405b2c6b35de5f30f1">01258</a>     uint64_t <a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn30xx.html#ad0c304a87ba011405b2c6b35de5f30f1">fpf1</a>                         : 1;
<a name="l01259"></a><a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn30xx.html#abc4741547d1b69fd431f237b2fb95b97">01259</a>     uint64_t <a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn30xx.html#abc4741547d1b69fd431f237b2fb95b97">fpf0</a>                         : 1;
<a name="l01260"></a><a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn30xx.html#a36756a6f040c800f64a0d919dd4c0266">01260</a>     uint64_t <a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn30xx.html#a36756a6f040c800f64a0d919dd4c0266">frd</a>                          : 1;
<a name="l01261"></a><a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn30xx.html#a8ea9f9ad980cf225fd0e3bab8e721760">01261</a>     uint64_t <a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn30xx.html#a8ea9f9ad980cf225fd0e3bab8e721760">reserved_5_63</a>                : 59;
<a name="l01262"></a>01262 <span class="preprocessor">#endif</span>
<a name="l01263"></a>01263 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__bist__status.html#af9141f6c82fe6142d8f45e474a559864">cn30xx</a>;
<a name="l01264"></a><a class="code" href="unioncvmx__fpa__bist__status.html#a2ea237392490f85a7c59f257c69497b0">01264</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn30xx.html">cvmx_fpa_bist_status_cn30xx</a>    <a class="code" href="unioncvmx__fpa__bist__status.html#a2ea237392490f85a7c59f257c69497b0">cn31xx</a>;
<a name="l01265"></a><a class="code" href="unioncvmx__fpa__bist__status.html#a6d051064aa51496f9a0663b2f2097b57">01265</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn30xx.html">cvmx_fpa_bist_status_cn30xx</a>    <a class="code" href="unioncvmx__fpa__bist__status.html#a6d051064aa51496f9a0663b2f2097b57">cn38xx</a>;
<a name="l01266"></a><a class="code" href="unioncvmx__fpa__bist__status.html#a0c417844050feb778cfa4d53a8c158e1">01266</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn30xx.html">cvmx_fpa_bist_status_cn30xx</a>    <a class="code" href="unioncvmx__fpa__bist__status.html#a0c417844050feb778cfa4d53a8c158e1">cn38xxp2</a>;
<a name="l01267"></a><a class="code" href="unioncvmx__fpa__bist__status.html#a638e461135839e9fa434bb4dd03bbfed">01267</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn30xx.html">cvmx_fpa_bist_status_cn30xx</a>    <a class="code" href="unioncvmx__fpa__bist__status.html#a638e461135839e9fa434bb4dd03bbfed">cn50xx</a>;
<a name="l01268"></a><a class="code" href="unioncvmx__fpa__bist__status.html#a1eb6584ac656ad9e5896bb3e6ebbee42">01268</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn30xx.html">cvmx_fpa_bist_status_cn30xx</a>    <a class="code" href="unioncvmx__fpa__bist__status.html#a1eb6584ac656ad9e5896bb3e6ebbee42">cn52xx</a>;
<a name="l01269"></a><a class="code" href="unioncvmx__fpa__bist__status.html#ad9b2b6a317941e91a078491e9856bb69">01269</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn30xx.html">cvmx_fpa_bist_status_cn30xx</a>    <a class="code" href="unioncvmx__fpa__bist__status.html#ad9b2b6a317941e91a078491e9856bb69">cn52xxp1</a>;
<a name="l01270"></a><a class="code" href="unioncvmx__fpa__bist__status.html#ace3af8913cd1de6659d2e9a9452076ce">01270</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn30xx.html">cvmx_fpa_bist_status_cn30xx</a>    <a class="code" href="unioncvmx__fpa__bist__status.html#ace3af8913cd1de6659d2e9a9452076ce">cn56xx</a>;
<a name="l01271"></a><a class="code" href="unioncvmx__fpa__bist__status.html#a5d8bcf739492a9f74e3ae3e69c010b59">01271</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn30xx.html">cvmx_fpa_bist_status_cn30xx</a>    <a class="code" href="unioncvmx__fpa__bist__status.html#a5d8bcf739492a9f74e3ae3e69c010b59">cn56xxp1</a>;
<a name="l01272"></a><a class="code" href="unioncvmx__fpa__bist__status.html#a0e58352c7e33edc7a213b218cd6cd67f">01272</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn30xx.html">cvmx_fpa_bist_status_cn30xx</a>    <a class="code" href="unioncvmx__fpa__bist__status.html#a0e58352c7e33edc7a213b218cd6cd67f">cn58xx</a>;
<a name="l01273"></a><a class="code" href="unioncvmx__fpa__bist__status.html#ac26e70ad2b6e5ae171fc4858fb19e0f8">01273</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn30xx.html">cvmx_fpa_bist_status_cn30xx</a>    <a class="code" href="unioncvmx__fpa__bist__status.html#ac26e70ad2b6e5ae171fc4858fb19e0f8">cn58xxp1</a>;
<a name="l01274"></a><a class="code" href="unioncvmx__fpa__bist__status.html#a6a837a0bdbe4cb61fbf312865de8379e">01274</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn30xx.html">cvmx_fpa_bist_status_cn30xx</a>    <a class="code" href="unioncvmx__fpa__bist__status.html#a6a837a0bdbe4cb61fbf312865de8379e">cn61xx</a>;
<a name="l01275"></a><a class="code" href="unioncvmx__fpa__bist__status.html#a53660de87d82d73f05377d92578e4abf">01275</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn30xx.html">cvmx_fpa_bist_status_cn30xx</a>    <a class="code" href="unioncvmx__fpa__bist__status.html#a53660de87d82d73f05377d92578e4abf">cn63xx</a>;
<a name="l01276"></a><a class="code" href="unioncvmx__fpa__bist__status.html#a7fc53cd41804fb6617f6093acf6048af">01276</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn30xx.html">cvmx_fpa_bist_status_cn30xx</a>    <a class="code" href="unioncvmx__fpa__bist__status.html#a7fc53cd41804fb6617f6093acf6048af">cn63xxp1</a>;
<a name="l01277"></a><a class="code" href="unioncvmx__fpa__bist__status.html#ac1ccd3fb5e9779d209e84bb93604abf9">01277</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn30xx.html">cvmx_fpa_bist_status_cn30xx</a>    <a class="code" href="unioncvmx__fpa__bist__status.html#ac1ccd3fb5e9779d209e84bb93604abf9">cn66xx</a>;
<a name="l01278"></a><a class="code" href="unioncvmx__fpa__bist__status.html#abfcb8464d5736124b7b4be4f3cff495b">01278</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn30xx.html">cvmx_fpa_bist_status_cn30xx</a>    <a class="code" href="unioncvmx__fpa__bist__status.html#abfcb8464d5736124b7b4be4f3cff495b">cn68xx</a>;
<a name="l01279"></a><a class="code" href="unioncvmx__fpa__bist__status.html#a2f8301feee9454f31042cee7629be147">01279</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn30xx.html">cvmx_fpa_bist_status_cn30xx</a>    <a class="code" href="unioncvmx__fpa__bist__status.html#a2f8301feee9454f31042cee7629be147">cn68xxp1</a>;
<a name="l01280"></a><a class="code" href="unioncvmx__fpa__bist__status.html#a4583d498d10e83ad0e87df231aa96d2b">01280</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn30xx.html">cvmx_fpa_bist_status_cn30xx</a>    <a class="code" href="unioncvmx__fpa__bist__status.html#a4583d498d10e83ad0e87df231aa96d2b">cn70xx</a>;
<a name="l01281"></a><a class="code" href="unioncvmx__fpa__bist__status.html#a5d0373f0e6f4e20069cb0f4439e0a3a1">01281</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn30xx.html">cvmx_fpa_bist_status_cn30xx</a>    <a class="code" href="unioncvmx__fpa__bist__status.html#a5d0373f0e6f4e20069cb0f4439e0a3a1">cn70xxp1</a>;
<a name="l01282"></a><a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn73xx.html">01282</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn73xx.html">cvmx_fpa_bist_status_cn73xx</a> {
<a name="l01283"></a>01283 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01284"></a>01284 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn73xx.html#a2b950d26c154b25e1d82d782fdba096f">reserved_38_63</a>               : 26;
<a name="l01285"></a>01285     uint64_t <a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn73xx.html#a822a5f8b8631a28e9a767b7460e0316e">status</a>                       : 38; <span class="comment">/**&lt; Memory BIST status. */</span>
<a name="l01286"></a>01286 <span class="preprocessor">#else</span>
<a name="l01287"></a><a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn73xx.html#a822a5f8b8631a28e9a767b7460e0316e">01287</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn73xx.html#a822a5f8b8631a28e9a767b7460e0316e">status</a>                       : 38;
<a name="l01288"></a><a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn73xx.html#a2b950d26c154b25e1d82d782fdba096f">01288</a>     uint64_t <a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn73xx.html#a2b950d26c154b25e1d82d782fdba096f">reserved_38_63</a>               : 26;
<a name="l01289"></a>01289 <span class="preprocessor">#endif</span>
<a name="l01290"></a>01290 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__bist__status.html#a3206c241ffd4841a176cd651030cbf69">cn73xx</a>;
<a name="l01291"></a><a class="code" href="unioncvmx__fpa__bist__status.html#a398c23f757dea9b942c41ba5bae5a01b">01291</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn73xx.html">cvmx_fpa_bist_status_cn73xx</a>    <a class="code" href="unioncvmx__fpa__bist__status.html#a398c23f757dea9b942c41ba5bae5a01b">cn78xx</a>;
<a name="l01292"></a><a class="code" href="unioncvmx__fpa__bist__status.html#aa379717f0eb11783594512ff73fd1bdf">01292</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn73xx.html">cvmx_fpa_bist_status_cn73xx</a>    <a class="code" href="unioncvmx__fpa__bist__status.html#aa379717f0eb11783594512ff73fd1bdf">cn78xxp1</a>;
<a name="l01293"></a><a class="code" href="unioncvmx__fpa__bist__status.html#a0fe436f21feb54e3f515139046324b6e">01293</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn30xx.html">cvmx_fpa_bist_status_cn30xx</a>    <a class="code" href="unioncvmx__fpa__bist__status.html#a0fe436f21feb54e3f515139046324b6e">cnf71xx</a>;
<a name="l01294"></a><a class="code" href="unioncvmx__fpa__bist__status.html#accfc9106fd1859dadb93ecee24207614">01294</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__bist__status_1_1cvmx__fpa__bist__status__cn73xx.html">cvmx_fpa_bist_status_cn73xx</a>    <a class="code" href="unioncvmx__fpa__bist__status.html#accfc9106fd1859dadb93ecee24207614">cnf75xx</a>;
<a name="l01295"></a>01295 };
<a name="l01296"></a><a class="code" href="cvmx-fpa-defs_8h.html#afce99228bc9ab07f7e9b5845d41aecf9">01296</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__bist__status.html" title="cvmx_fpa_bist_status">cvmx_fpa_bist_status</a> <a class="code" href="unioncvmx__fpa__bist__status.html" title="cvmx_fpa_bist_status">cvmx_fpa_bist_status_t</a>;
<a name="l01297"></a>01297 <span class="comment"></span>
<a name="l01298"></a>01298 <span class="comment">/**</span>
<a name="l01299"></a>01299 <span class="comment"> * cvmx_fpa_clk_count</span>
<a name="l01300"></a>01300 <span class="comment"> *</span>
<a name="l01301"></a>01301 <span class="comment"> * This register counts the number of coprocessor-clock cycles since the deassertion of reset.</span>
<a name="l01302"></a>01302 <span class="comment"> *</span>
<a name="l01303"></a>01303 <span class="comment"> */</span>
<a name="l01304"></a><a class="code" href="unioncvmx__fpa__clk__count.html">01304</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__clk__count.html" title="cvmx_fpa_clk_count">cvmx_fpa_clk_count</a> {
<a name="l01305"></a><a class="code" href="unioncvmx__fpa__clk__count.html#a34a91ce3f23704f5724bd0da37c0345c">01305</a>     uint64_t <a class="code" href="unioncvmx__fpa__clk__count.html#a34a91ce3f23704f5724bd0da37c0345c">u64</a>;
<a name="l01306"></a><a class="code" href="structcvmx__fpa__clk__count_1_1cvmx__fpa__clk__count__s.html">01306</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__clk__count_1_1cvmx__fpa__clk__count__s.html">cvmx_fpa_clk_count_s</a> {
<a name="l01307"></a>01307 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01308"></a>01308 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__clk__count_1_1cvmx__fpa__clk__count__s.html#a18d45b0423b85c484c379b400ed9ec8c">clk_cnt</a>                      : 64; <span class="comment">/**&lt; Clock count. This counter is cleared to 0x0 when reset is applied and increments on every</span>
<a name="l01309"></a>01309 <span class="comment">                                                         rising edge of the coprocessor clock. */</span>
<a name="l01310"></a>01310 <span class="preprocessor">#else</span>
<a name="l01311"></a><a class="code" href="structcvmx__fpa__clk__count_1_1cvmx__fpa__clk__count__s.html#a18d45b0423b85c484c379b400ed9ec8c">01311</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__clk__count_1_1cvmx__fpa__clk__count__s.html#a18d45b0423b85c484c379b400ed9ec8c">clk_cnt</a>                      : 64;
<a name="l01312"></a>01312 <span class="preprocessor">#endif</span>
<a name="l01313"></a>01313 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__clk__count.html#ac0c0590b4c2c60c01bf7d0e00448e802">s</a>;
<a name="l01314"></a><a class="code" href="unioncvmx__fpa__clk__count.html#a0eb0eb2d1196846da3814c2281f82d46">01314</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__clk__count_1_1cvmx__fpa__clk__count__s.html">cvmx_fpa_clk_count_s</a>           <a class="code" href="unioncvmx__fpa__clk__count.html#a0eb0eb2d1196846da3814c2281f82d46">cn73xx</a>;
<a name="l01315"></a><a class="code" href="unioncvmx__fpa__clk__count.html#a41766002807685450f24718007e086fd">01315</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__clk__count_1_1cvmx__fpa__clk__count__s.html">cvmx_fpa_clk_count_s</a>           <a class="code" href="unioncvmx__fpa__clk__count.html#a41766002807685450f24718007e086fd">cn78xx</a>;
<a name="l01316"></a><a class="code" href="unioncvmx__fpa__clk__count.html#a5c344bb63641e0a74cce2d6b9081ccd1">01316</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__clk__count_1_1cvmx__fpa__clk__count__s.html">cvmx_fpa_clk_count_s</a>           <a class="code" href="unioncvmx__fpa__clk__count.html#a5c344bb63641e0a74cce2d6b9081ccd1">cn78xxp1</a>;
<a name="l01317"></a><a class="code" href="unioncvmx__fpa__clk__count.html#a1f340ac8e3f0d5603097da74913355c8">01317</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__clk__count_1_1cvmx__fpa__clk__count__s.html">cvmx_fpa_clk_count_s</a>           <a class="code" href="unioncvmx__fpa__clk__count.html#a1f340ac8e3f0d5603097da74913355c8">cnf75xx</a>;
<a name="l01318"></a>01318 };
<a name="l01319"></a><a class="code" href="cvmx-fpa-defs_8h.html#a6e1c026266bcaca44d1f9da9a56991da">01319</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__clk__count.html" title="cvmx_fpa_clk_count">cvmx_fpa_clk_count</a> <a class="code" href="unioncvmx__fpa__clk__count.html" title="cvmx_fpa_clk_count">cvmx_fpa_clk_count_t</a>;
<a name="l01320"></a>01320 <span class="comment"></span>
<a name="l01321"></a>01321 <span class="comment">/**</span>
<a name="l01322"></a>01322 <span class="comment"> * cvmx_fpa_ctl_status</span>
<a name="l01323"></a>01323 <span class="comment"> *</span>
<a name="l01324"></a>01324 <span class="comment"> * The FPA&apos;s interrupt enable register.</span>
<a name="l01325"></a>01325 <span class="comment"> *</span>
<a name="l01326"></a>01326 <span class="comment"> */</span>
<a name="l01327"></a><a class="code" href="unioncvmx__fpa__ctl__status.html">01327</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__ctl__status.html" title="cvmx_fpa_ctl_status">cvmx_fpa_ctl_status</a> {
<a name="l01328"></a><a class="code" href="unioncvmx__fpa__ctl__status.html#acbd8aff039c6395b571f24900e30671c">01328</a>     uint64_t <a class="code" href="unioncvmx__fpa__ctl__status.html#acbd8aff039c6395b571f24900e30671c">u64</a>;
<a name="l01329"></a><a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__s.html">01329</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__s.html">cvmx_fpa_ctl_status_s</a> {
<a name="l01330"></a>01330 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01331"></a>01331 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__s.html#a6a5e38cadba9f3b5d4b0f3f1bf2690d6">reserved_21_63</a>               : 43;
<a name="l01332"></a>01332     uint64_t <a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__s.html#a9bb2118081fc706762b1ca9f8a09b777">free_en</a>                      : 1;  <span class="comment">/**&lt; Enables the setting of the INT_SUM_[FREE*] bits. */</span>
<a name="l01333"></a>01333     uint64_t <a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__s.html#ae69f07871354cc340917ade60aac7cca">ret_off</a>                      : 1;  <span class="comment">/**&lt; When set NCB devices returning pointer will be</span>
<a name="l01334"></a>01334 <span class="comment">                                                         stalled. */</span>
<a name="l01335"></a>01335     uint64_t <a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__s.html#a74a6bed52fbde8ef2c46915cc1210930">req_off</a>                      : 1;  <span class="comment">/**&lt; When set NCB devices requesting pointers will be</span>
<a name="l01336"></a>01336 <span class="comment">                                                         stalled. */</span>
<a name="l01337"></a>01337     uint64_t <a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__s.html#a97031d14f071b6cd914df4ffa67ad8ce">reset</a>                        : 1;  <span class="comment">/**&lt; When set causes a reset of the FPA with the */</span>
<a name="l01338"></a>01338     uint64_t <a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__s.html#aeb3496f051e6c26a9ceee622eaf270bb">use_ldt</a>                      : 1;  <span class="comment">/**&lt; When clear &apos;0&apos; the FPA will use LDT to load</span>
<a name="l01339"></a>01339 <span class="comment">                                                         pointers from the L2C. This is a PASS-2 field. */</span>
<a name="l01340"></a>01340     uint64_t <a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__s.html#a9b096274ec8a4376f7831482f739054b">use_stt</a>                      : 1;  <span class="comment">/**&lt; When clear &apos;0&apos; the FPA will use STT to store</span>
<a name="l01341"></a>01341 <span class="comment">                                                         pointers to the L2C. This is a PASS-2 field. */</span>
<a name="l01342"></a>01342     uint64_t <a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__s.html#ac0423103da1d16ab8441b50d0c49cb09">enb</a>                          : 1;  <span class="comment">/**&lt; Must be set to 1 AFTER writing all config registers</span>
<a name="l01343"></a>01343 <span class="comment">                                                         and 10 cycles have past. If any of the config</span>
<a name="l01344"></a>01344 <span class="comment">                                                         register are written after writing this bit the</span>
<a name="l01345"></a>01345 <span class="comment">                                                         FPA may begin to operate incorrectly. */</span>
<a name="l01346"></a>01346     uint64_t <a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__s.html#a78715e008ef881ac9bf16ecc862e7a53">mem1_err</a>                     : 7;  <span class="comment">/**&lt; Causes a flip of the ECC bit associated 38:32</span>
<a name="l01347"></a>01347 <span class="comment">                                                         respective to bit 6:0 of this field, for FPF</span>
<a name="l01348"></a>01348 <span class="comment">                                                         FIFO 1. */</span>
<a name="l01349"></a>01349     uint64_t <a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__s.html#a3f229036df58e903cedf47ca2df9aaf9">mem0_err</a>                     : 7;  <span class="comment">/**&lt; Causes a flip of the ECC bit associated 38:32</span>
<a name="l01350"></a>01350 <span class="comment">                                                         respective to bit 6:0 of this field, for FPF</span>
<a name="l01351"></a>01351 <span class="comment">                                                         FIFO 0. */</span>
<a name="l01352"></a>01352 <span class="preprocessor">#else</span>
<a name="l01353"></a><a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__s.html#a3f229036df58e903cedf47ca2df9aaf9">01353</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__s.html#a3f229036df58e903cedf47ca2df9aaf9">mem0_err</a>                     : 7;
<a name="l01354"></a><a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__s.html#a78715e008ef881ac9bf16ecc862e7a53">01354</a>     uint64_t <a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__s.html#a78715e008ef881ac9bf16ecc862e7a53">mem1_err</a>                     : 7;
<a name="l01355"></a><a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__s.html#ac0423103da1d16ab8441b50d0c49cb09">01355</a>     uint64_t <a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__s.html#ac0423103da1d16ab8441b50d0c49cb09">enb</a>                          : 1;
<a name="l01356"></a><a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__s.html#a9b096274ec8a4376f7831482f739054b">01356</a>     uint64_t <a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__s.html#a9b096274ec8a4376f7831482f739054b">use_stt</a>                      : 1;
<a name="l01357"></a><a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__s.html#aeb3496f051e6c26a9ceee622eaf270bb">01357</a>     uint64_t <a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__s.html#aeb3496f051e6c26a9ceee622eaf270bb">use_ldt</a>                      : 1;
<a name="l01358"></a><a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__s.html#a97031d14f071b6cd914df4ffa67ad8ce">01358</a>     uint64_t <a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__s.html#a97031d14f071b6cd914df4ffa67ad8ce">reset</a>                        : 1;
<a name="l01359"></a><a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__s.html#a74a6bed52fbde8ef2c46915cc1210930">01359</a>     uint64_t <a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__s.html#a74a6bed52fbde8ef2c46915cc1210930">req_off</a>                      : 1;
<a name="l01360"></a><a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__s.html#ae69f07871354cc340917ade60aac7cca">01360</a>     uint64_t <a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__s.html#ae69f07871354cc340917ade60aac7cca">ret_off</a>                      : 1;
<a name="l01361"></a><a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__s.html#a9bb2118081fc706762b1ca9f8a09b777">01361</a>     uint64_t <a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__s.html#a9bb2118081fc706762b1ca9f8a09b777">free_en</a>                      : 1;
<a name="l01362"></a><a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__s.html#a6a5e38cadba9f3b5d4b0f3f1bf2690d6">01362</a>     uint64_t <a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__s.html#a6a5e38cadba9f3b5d4b0f3f1bf2690d6">reserved_21_63</a>               : 43;
<a name="l01363"></a>01363 <span class="preprocessor">#endif</span>
<a name="l01364"></a>01364 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__ctl__status.html#afdcccc2d7da688708de857ab39025400">s</a>;
<a name="l01365"></a><a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__cn30xx.html">01365</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__cn30xx.html">cvmx_fpa_ctl_status_cn30xx</a> {
<a name="l01366"></a>01366 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01367"></a>01367 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__cn30xx.html#a27bbf30f5f2c047b21a5a0c5e920c03d">reserved_18_63</a>               : 46;
<a name="l01368"></a>01368     uint64_t <a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__cn30xx.html#a5e7e55dcbb05a6ffdb3cef7ec7400892">reset</a>                        : 1;  <span class="comment">/**&lt; When set causes a reset of the FPA with the</span>
<a name="l01369"></a>01369 <span class="comment">                                                         exception of the RSL. */</span>
<a name="l01370"></a>01370     uint64_t <a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__cn30xx.html#ad0a34fb6b9206dc058cdc53f75a6e9a8">use_ldt</a>                      : 1;  <span class="comment">/**&lt; When clear &apos;0&apos; the FPA will use LDT to load</span>
<a name="l01371"></a>01371 <span class="comment">                                                         pointers from the L2C. */</span>
<a name="l01372"></a>01372     uint64_t <a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__cn30xx.html#a0b7e22ac8e81095db81730a9cf1c29a1">use_stt</a>                      : 1;  <span class="comment">/**&lt; When clear &apos;0&apos; the FPA will use STT to store</span>
<a name="l01373"></a>01373 <span class="comment">                                                         pointers to the L2C. */</span>
<a name="l01374"></a>01374     uint64_t <a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__cn30xx.html#a551976bb5a465d82acecbdf0ad5a7a67">enb</a>                          : 1;  <span class="comment">/**&lt; Must be set to 1 AFTER writing all config registers</span>
<a name="l01375"></a>01375 <span class="comment">                                                         and 10 cycles have past. If any of the config</span>
<a name="l01376"></a>01376 <span class="comment">                                                         register are written after writing this bit the</span>
<a name="l01377"></a>01377 <span class="comment">                                                         FPA may begin to operate incorrectly. */</span>
<a name="l01378"></a>01378     uint64_t <a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__cn30xx.html#aef70e43b04804a884c9d493625afea69">mem1_err</a>                     : 7;  <span class="comment">/**&lt; Causes a flip of the ECC bit associated 38:32</span>
<a name="l01379"></a>01379 <span class="comment">                                                         respective to bit 6:0 of this field, for FPF</span>
<a name="l01380"></a>01380 <span class="comment">                                                         FIFO 1. */</span>
<a name="l01381"></a>01381     uint64_t <a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__cn30xx.html#a36661b356acbef201a59f712d314cb94">mem0_err</a>                     : 7;  <span class="comment">/**&lt; Causes a flip of the ECC bit associated 38:32</span>
<a name="l01382"></a>01382 <span class="comment">                                                         respective to bit 6:0 of this field, for FPF</span>
<a name="l01383"></a>01383 <span class="comment">                                                         FIFO 0. */</span>
<a name="l01384"></a>01384 <span class="preprocessor">#else</span>
<a name="l01385"></a><a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__cn30xx.html#a36661b356acbef201a59f712d314cb94">01385</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__cn30xx.html#a36661b356acbef201a59f712d314cb94">mem0_err</a>                     : 7;
<a name="l01386"></a><a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__cn30xx.html#aef70e43b04804a884c9d493625afea69">01386</a>     uint64_t <a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__cn30xx.html#aef70e43b04804a884c9d493625afea69">mem1_err</a>                     : 7;
<a name="l01387"></a><a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__cn30xx.html#a551976bb5a465d82acecbdf0ad5a7a67">01387</a>     uint64_t <a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__cn30xx.html#a551976bb5a465d82acecbdf0ad5a7a67">enb</a>                          : 1;
<a name="l01388"></a><a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__cn30xx.html#a0b7e22ac8e81095db81730a9cf1c29a1">01388</a>     uint64_t <a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__cn30xx.html#a0b7e22ac8e81095db81730a9cf1c29a1">use_stt</a>                      : 1;
<a name="l01389"></a><a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__cn30xx.html#ad0a34fb6b9206dc058cdc53f75a6e9a8">01389</a>     uint64_t <a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__cn30xx.html#ad0a34fb6b9206dc058cdc53f75a6e9a8">use_ldt</a>                      : 1;
<a name="l01390"></a><a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__cn30xx.html#a5e7e55dcbb05a6ffdb3cef7ec7400892">01390</a>     uint64_t <a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__cn30xx.html#a5e7e55dcbb05a6ffdb3cef7ec7400892">reset</a>                        : 1;
<a name="l01391"></a><a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__cn30xx.html#a27bbf30f5f2c047b21a5a0c5e920c03d">01391</a>     uint64_t <a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__cn30xx.html#a27bbf30f5f2c047b21a5a0c5e920c03d">reserved_18_63</a>               : 46;
<a name="l01392"></a>01392 <span class="preprocessor">#endif</span>
<a name="l01393"></a>01393 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__ctl__status.html#aac26dd99c0cdb7fa8ae64a7233cff728">cn30xx</a>;
<a name="l01394"></a><a class="code" href="unioncvmx__fpa__ctl__status.html#a14653208ca19ebfd83c043249199d878">01394</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__cn30xx.html">cvmx_fpa_ctl_status_cn30xx</a>     <a class="code" href="unioncvmx__fpa__ctl__status.html#a14653208ca19ebfd83c043249199d878">cn31xx</a>;
<a name="l01395"></a><a class="code" href="unioncvmx__fpa__ctl__status.html#aef066b0851c15447796277f45fee8c22">01395</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__cn30xx.html">cvmx_fpa_ctl_status_cn30xx</a>     <a class="code" href="unioncvmx__fpa__ctl__status.html#aef066b0851c15447796277f45fee8c22">cn38xx</a>;
<a name="l01396"></a><a class="code" href="unioncvmx__fpa__ctl__status.html#aa9e6aa64273fcf670390f9ca5f35ecd4">01396</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__cn30xx.html">cvmx_fpa_ctl_status_cn30xx</a>     <a class="code" href="unioncvmx__fpa__ctl__status.html#aa9e6aa64273fcf670390f9ca5f35ecd4">cn38xxp2</a>;
<a name="l01397"></a><a class="code" href="unioncvmx__fpa__ctl__status.html#a8a6ceca0af3bb1dcbd32b15cb85311b8">01397</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__cn30xx.html">cvmx_fpa_ctl_status_cn30xx</a>     <a class="code" href="unioncvmx__fpa__ctl__status.html#a8a6ceca0af3bb1dcbd32b15cb85311b8">cn50xx</a>;
<a name="l01398"></a><a class="code" href="unioncvmx__fpa__ctl__status.html#af7d61b47fc09105b654f8cca79cfda90">01398</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__cn30xx.html">cvmx_fpa_ctl_status_cn30xx</a>     <a class="code" href="unioncvmx__fpa__ctl__status.html#af7d61b47fc09105b654f8cca79cfda90">cn52xx</a>;
<a name="l01399"></a><a class="code" href="unioncvmx__fpa__ctl__status.html#a5b9dee92571977b39965efdd5eed87f6">01399</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__cn30xx.html">cvmx_fpa_ctl_status_cn30xx</a>     <a class="code" href="unioncvmx__fpa__ctl__status.html#a5b9dee92571977b39965efdd5eed87f6">cn52xxp1</a>;
<a name="l01400"></a><a class="code" href="unioncvmx__fpa__ctl__status.html#ae770270d753d9b3f80fe495666ff90e3">01400</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__cn30xx.html">cvmx_fpa_ctl_status_cn30xx</a>     <a class="code" href="unioncvmx__fpa__ctl__status.html#ae770270d753d9b3f80fe495666ff90e3">cn56xx</a>;
<a name="l01401"></a><a class="code" href="unioncvmx__fpa__ctl__status.html#ae330614ba2d82c8a2ee0820d32f3a0ba">01401</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__cn30xx.html">cvmx_fpa_ctl_status_cn30xx</a>     <a class="code" href="unioncvmx__fpa__ctl__status.html#ae330614ba2d82c8a2ee0820d32f3a0ba">cn56xxp1</a>;
<a name="l01402"></a><a class="code" href="unioncvmx__fpa__ctl__status.html#af9cbb910fd98a572c38816749b357b78">01402</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__cn30xx.html">cvmx_fpa_ctl_status_cn30xx</a>     <a class="code" href="unioncvmx__fpa__ctl__status.html#af9cbb910fd98a572c38816749b357b78">cn58xx</a>;
<a name="l01403"></a><a class="code" href="unioncvmx__fpa__ctl__status.html#a84bdb800c94f81c59855d57439ef3970">01403</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__cn30xx.html">cvmx_fpa_ctl_status_cn30xx</a>     <a class="code" href="unioncvmx__fpa__ctl__status.html#a84bdb800c94f81c59855d57439ef3970">cn58xxp1</a>;
<a name="l01404"></a><a class="code" href="unioncvmx__fpa__ctl__status.html#af39f055e90b66c7d980eb8f4c3b1b509">01404</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__s.html">cvmx_fpa_ctl_status_s</a>          <a class="code" href="unioncvmx__fpa__ctl__status.html#af39f055e90b66c7d980eb8f4c3b1b509">cn61xx</a>;
<a name="l01405"></a><a class="code" href="unioncvmx__fpa__ctl__status.html#afbe1c7d68dfa8648a6c0e690b6ffe6f6">01405</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__s.html">cvmx_fpa_ctl_status_s</a>          <a class="code" href="unioncvmx__fpa__ctl__status.html#afbe1c7d68dfa8648a6c0e690b6ffe6f6">cn63xx</a>;
<a name="l01406"></a><a class="code" href="unioncvmx__fpa__ctl__status.html#abde51729f221234c278f60bdcf34ac76">01406</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__cn30xx.html">cvmx_fpa_ctl_status_cn30xx</a>     <a class="code" href="unioncvmx__fpa__ctl__status.html#abde51729f221234c278f60bdcf34ac76">cn63xxp1</a>;
<a name="l01407"></a><a class="code" href="unioncvmx__fpa__ctl__status.html#aac56d8b399ef183354e72161bbe38f43">01407</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__s.html">cvmx_fpa_ctl_status_s</a>          <a class="code" href="unioncvmx__fpa__ctl__status.html#aac56d8b399ef183354e72161bbe38f43">cn66xx</a>;
<a name="l01408"></a><a class="code" href="unioncvmx__fpa__ctl__status.html#ad0ca0d650a1ef2e0681692ef017f66fd">01408</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__s.html">cvmx_fpa_ctl_status_s</a>          <a class="code" href="unioncvmx__fpa__ctl__status.html#ad0ca0d650a1ef2e0681692ef017f66fd">cn68xx</a>;
<a name="l01409"></a><a class="code" href="unioncvmx__fpa__ctl__status.html#a709c0e9c516825c14f29d2243c5d7db5">01409</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__s.html">cvmx_fpa_ctl_status_s</a>          <a class="code" href="unioncvmx__fpa__ctl__status.html#a709c0e9c516825c14f29d2243c5d7db5">cn68xxp1</a>;
<a name="l01410"></a><a class="code" href="unioncvmx__fpa__ctl__status.html#a9b48dfcc22d85c9d9578429ead2254f6">01410</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__s.html">cvmx_fpa_ctl_status_s</a>          <a class="code" href="unioncvmx__fpa__ctl__status.html#a9b48dfcc22d85c9d9578429ead2254f6">cn70xx</a>;
<a name="l01411"></a><a class="code" href="unioncvmx__fpa__ctl__status.html#a2be8ab70e58fcd24bcf23719e492695b">01411</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__s.html">cvmx_fpa_ctl_status_s</a>          <a class="code" href="unioncvmx__fpa__ctl__status.html#a2be8ab70e58fcd24bcf23719e492695b">cn70xxp1</a>;
<a name="l01412"></a><a class="code" href="unioncvmx__fpa__ctl__status.html#a0e9323d199e204ef466d7a26bf14a7e4">01412</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__ctl__status_1_1cvmx__fpa__ctl__status__s.html">cvmx_fpa_ctl_status_s</a>          <a class="code" href="unioncvmx__fpa__ctl__status.html#a0e9323d199e204ef466d7a26bf14a7e4">cnf71xx</a>;
<a name="l01413"></a>01413 };
<a name="l01414"></a><a class="code" href="cvmx-fpa-defs_8h.html#ae553b9eb706e39dca4d67f79792eb324">01414</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__ctl__status.html" title="cvmx_fpa_ctl_status">cvmx_fpa_ctl_status</a> <a class="code" href="unioncvmx__fpa__ctl__status.html" title="cvmx_fpa_ctl_status">cvmx_fpa_ctl_status_t</a>;
<a name="l01415"></a>01415 <span class="comment"></span>
<a name="l01416"></a>01416 <span class="comment">/**</span>
<a name="l01417"></a>01417 <span class="comment"> * cvmx_fpa_ecc_ctl</span>
<a name="l01418"></a>01418 <span class="comment"> *</span>
<a name="l01419"></a>01419 <span class="comment"> * This register allows inserting ECC errors for testing.</span>
<a name="l01420"></a>01420 <span class="comment"> *</span>
<a name="l01421"></a>01421 <span class="comment"> */</span>
<a name="l01422"></a><a class="code" href="unioncvmx__fpa__ecc__ctl.html">01422</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__ecc__ctl.html" title="cvmx_fpa_ecc_ctl">cvmx_fpa_ecc_ctl</a> {
<a name="l01423"></a><a class="code" href="unioncvmx__fpa__ecc__ctl.html#a60a60f8a0cafa28831eb91294b46def0">01423</a>     uint64_t <a class="code" href="unioncvmx__fpa__ecc__ctl.html#a60a60f8a0cafa28831eb91294b46def0">u64</a>;
<a name="l01424"></a><a class="code" href="structcvmx__fpa__ecc__ctl_1_1cvmx__fpa__ecc__ctl__s.html">01424</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__ecc__ctl_1_1cvmx__fpa__ecc__ctl__s.html">cvmx_fpa_ecc_ctl_s</a> {
<a name="l01425"></a>01425 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01426"></a>01426 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__ecc__ctl_1_1cvmx__fpa__ecc__ctl__s.html#ababec26af72b9b55100a8538bacbe290">reserved_62_63</a>               : 2;
<a name="l01427"></a>01427     uint64_t <a class="code" href="structcvmx__fpa__ecc__ctl_1_1cvmx__fpa__ecc__ctl__s.html#ab1501ca16eb71728e9db858759cb8c82">ram_flip1</a>                    : 20; <span class="comment">/**&lt; Flip syndrome bits on write. Flip syndrome bits &lt;1&gt; on writes to the corresponding ram to</span>
<a name="l01428"></a>01428 <span class="comment">                                                         test single-bit or double-bit error handling. */</span>
<a name="l01429"></a>01429     uint64_t <a class="code" href="structcvmx__fpa__ecc__ctl_1_1cvmx__fpa__ecc__ctl__s.html#a91e9decc78c1a7d19c0009a7dd166afb">reserved_41_41</a>               : 1;
<a name="l01430"></a>01430     uint64_t <a class="code" href="structcvmx__fpa__ecc__ctl_1_1cvmx__fpa__ecc__ctl__s.html#ae3589cd04b487d496680fb6bdf1ceadf">ram_flip0</a>                    : 20; <span class="comment">/**&lt; Flip syndrome bits on write. Flip syndrome bits &lt;0&gt; on writes to the corresponding ram to</span>
<a name="l01431"></a>01431 <span class="comment">                                                         test single-bit or double-bit error handling. */</span>
<a name="l01432"></a>01432     uint64_t <a class="code" href="structcvmx__fpa__ecc__ctl_1_1cvmx__fpa__ecc__ctl__s.html#ab8de8fb4f713d7312ea6145d398ea192">reserved_20_20</a>               : 1;
<a name="l01433"></a>01433     uint64_t <a class="code" href="structcvmx__fpa__ecc__ctl_1_1cvmx__fpa__ecc__ctl__s.html#ada1b8ba969045e1731c2c992b69e6c7a">ram_cdis</a>                     : 20; <span class="comment">/**&lt; RAM ECC correction disable. Each bit corresponds to a different RAM. */</span>
<a name="l01434"></a>01434 <span class="preprocessor">#else</span>
<a name="l01435"></a><a class="code" href="structcvmx__fpa__ecc__ctl_1_1cvmx__fpa__ecc__ctl__s.html#ada1b8ba969045e1731c2c992b69e6c7a">01435</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__ecc__ctl_1_1cvmx__fpa__ecc__ctl__s.html#ada1b8ba969045e1731c2c992b69e6c7a">ram_cdis</a>                     : 20;
<a name="l01436"></a><a class="code" href="structcvmx__fpa__ecc__ctl_1_1cvmx__fpa__ecc__ctl__s.html#ab8de8fb4f713d7312ea6145d398ea192">01436</a>     uint64_t <a class="code" href="structcvmx__fpa__ecc__ctl_1_1cvmx__fpa__ecc__ctl__s.html#ab8de8fb4f713d7312ea6145d398ea192">reserved_20_20</a>               : 1;
<a name="l01437"></a><a class="code" href="structcvmx__fpa__ecc__ctl_1_1cvmx__fpa__ecc__ctl__s.html#ae3589cd04b487d496680fb6bdf1ceadf">01437</a>     uint64_t <a class="code" href="structcvmx__fpa__ecc__ctl_1_1cvmx__fpa__ecc__ctl__s.html#ae3589cd04b487d496680fb6bdf1ceadf">ram_flip0</a>                    : 20;
<a name="l01438"></a><a class="code" href="structcvmx__fpa__ecc__ctl_1_1cvmx__fpa__ecc__ctl__s.html#a91e9decc78c1a7d19c0009a7dd166afb">01438</a>     uint64_t <a class="code" href="structcvmx__fpa__ecc__ctl_1_1cvmx__fpa__ecc__ctl__s.html#a91e9decc78c1a7d19c0009a7dd166afb">reserved_41_41</a>               : 1;
<a name="l01439"></a><a class="code" href="structcvmx__fpa__ecc__ctl_1_1cvmx__fpa__ecc__ctl__s.html#ab1501ca16eb71728e9db858759cb8c82">01439</a>     uint64_t <a class="code" href="structcvmx__fpa__ecc__ctl_1_1cvmx__fpa__ecc__ctl__s.html#ab1501ca16eb71728e9db858759cb8c82">ram_flip1</a>                    : 20;
<a name="l01440"></a><a class="code" href="structcvmx__fpa__ecc__ctl_1_1cvmx__fpa__ecc__ctl__s.html#ababec26af72b9b55100a8538bacbe290">01440</a>     uint64_t <a class="code" href="structcvmx__fpa__ecc__ctl_1_1cvmx__fpa__ecc__ctl__s.html#ababec26af72b9b55100a8538bacbe290">reserved_62_63</a>               : 2;
<a name="l01441"></a>01441 <span class="preprocessor">#endif</span>
<a name="l01442"></a>01442 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__ecc__ctl.html#a5e5845d164df992d7be044c9d0cb0bc5">s</a>;
<a name="l01443"></a><a class="code" href="unioncvmx__fpa__ecc__ctl.html#aa0cae8f81742ce17fa9befc26e40e4d0">01443</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__ecc__ctl_1_1cvmx__fpa__ecc__ctl__s.html">cvmx_fpa_ecc_ctl_s</a>             <a class="code" href="unioncvmx__fpa__ecc__ctl.html#aa0cae8f81742ce17fa9befc26e40e4d0">cn73xx</a>;
<a name="l01444"></a><a class="code" href="unioncvmx__fpa__ecc__ctl.html#a7ee36c5354aaa2ae74aa8efcd4102616">01444</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__ecc__ctl_1_1cvmx__fpa__ecc__ctl__s.html">cvmx_fpa_ecc_ctl_s</a>             <a class="code" href="unioncvmx__fpa__ecc__ctl.html#a7ee36c5354aaa2ae74aa8efcd4102616">cn78xx</a>;
<a name="l01445"></a><a class="code" href="unioncvmx__fpa__ecc__ctl.html#a9b10bed039732dccf31de0818c7fd3d3">01445</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__ecc__ctl_1_1cvmx__fpa__ecc__ctl__s.html">cvmx_fpa_ecc_ctl_s</a>             <a class="code" href="unioncvmx__fpa__ecc__ctl.html#a9b10bed039732dccf31de0818c7fd3d3">cn78xxp1</a>;
<a name="l01446"></a><a class="code" href="unioncvmx__fpa__ecc__ctl.html#a84a01c89f0120d37f87385f1646a78b2">01446</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__ecc__ctl_1_1cvmx__fpa__ecc__ctl__s.html">cvmx_fpa_ecc_ctl_s</a>             <a class="code" href="unioncvmx__fpa__ecc__ctl.html#a84a01c89f0120d37f87385f1646a78b2">cnf75xx</a>;
<a name="l01447"></a>01447 };
<a name="l01448"></a><a class="code" href="cvmx-fpa-defs_8h.html#aec907ef85b0dc0ca4cad6575810a9abf">01448</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__ecc__ctl.html" title="cvmx_fpa_ecc_ctl">cvmx_fpa_ecc_ctl</a> <a class="code" href="unioncvmx__fpa__ecc__ctl.html" title="cvmx_fpa_ecc_ctl">cvmx_fpa_ecc_ctl_t</a>;
<a name="l01449"></a>01449 <span class="comment"></span>
<a name="l01450"></a>01450 <span class="comment">/**</span>
<a name="l01451"></a>01451 <span class="comment"> * cvmx_fpa_ecc_int</span>
<a name="l01452"></a>01452 <span class="comment"> *</span>
<a name="l01453"></a>01453 <span class="comment"> * This register contains ECC error interrupt summary bits.</span>
<a name="l01454"></a>01454 <span class="comment"> *</span>
<a name="l01455"></a>01455 <span class="comment"> */</span>
<a name="l01456"></a><a class="code" href="unioncvmx__fpa__ecc__int.html">01456</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__ecc__int.html" title="cvmx_fpa_ecc_int">cvmx_fpa_ecc_int</a> {
<a name="l01457"></a><a class="code" href="unioncvmx__fpa__ecc__int.html#a7aa91a5db4026ed3af3882bc69528734">01457</a>     uint64_t <a class="code" href="unioncvmx__fpa__ecc__int.html#a7aa91a5db4026ed3af3882bc69528734">u64</a>;
<a name="l01458"></a><a class="code" href="structcvmx__fpa__ecc__int_1_1cvmx__fpa__ecc__int__s.html">01458</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__ecc__int_1_1cvmx__fpa__ecc__int__s.html">cvmx_fpa_ecc_int_s</a> {
<a name="l01459"></a>01459 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01460"></a>01460 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__ecc__int_1_1cvmx__fpa__ecc__int__s.html#acdedbbdc488c544dfe5d91fef6e53ada">reserved_52_63</a>               : 12;
<a name="l01461"></a>01461     uint64_t <a class="code" href="structcvmx__fpa__ecc__int_1_1cvmx__fpa__ecc__int__s.html#a9c276357428858166328d158898ae603">ram_dbe</a>                      : 20; <span class="comment">/**&lt; Set when a double-bit error is detected in the corresponding RAM. Throws</span>
<a name="l01462"></a>01462 <span class="comment">                                                         FPA_INTSN_E::FPA_ERR_RAM_DBE. */</span>
<a name="l01463"></a>01463     uint64_t <a class="code" href="structcvmx__fpa__ecc__int_1_1cvmx__fpa__ecc__int__s.html#aff64682e519ab30cfcb83c7b53a43afd">reserved_20_31</a>               : 12;
<a name="l01464"></a>01464     uint64_t <a class="code" href="structcvmx__fpa__ecc__int_1_1cvmx__fpa__ecc__int__s.html#aa328dd47ce90c6bd01889c6cb4b9f9d5">ram_sbe</a>                      : 20; <span class="comment">/**&lt; Set when a single-bit error is detected in the corresponding RAM. Throws</span>
<a name="l01465"></a>01465 <span class="comment">                                                         FPA_INTSN_E::FPA_ERR_RAM_SBE. */</span>
<a name="l01466"></a>01466 <span class="preprocessor">#else</span>
<a name="l01467"></a><a class="code" href="structcvmx__fpa__ecc__int_1_1cvmx__fpa__ecc__int__s.html#aa328dd47ce90c6bd01889c6cb4b9f9d5">01467</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__ecc__int_1_1cvmx__fpa__ecc__int__s.html#aa328dd47ce90c6bd01889c6cb4b9f9d5">ram_sbe</a>                      : 20;
<a name="l01468"></a><a class="code" href="structcvmx__fpa__ecc__int_1_1cvmx__fpa__ecc__int__s.html#aff64682e519ab30cfcb83c7b53a43afd">01468</a>     uint64_t <a class="code" href="structcvmx__fpa__ecc__int_1_1cvmx__fpa__ecc__int__s.html#aff64682e519ab30cfcb83c7b53a43afd">reserved_20_31</a>               : 12;
<a name="l01469"></a><a class="code" href="structcvmx__fpa__ecc__int_1_1cvmx__fpa__ecc__int__s.html#a9c276357428858166328d158898ae603">01469</a>     uint64_t <a class="code" href="structcvmx__fpa__ecc__int_1_1cvmx__fpa__ecc__int__s.html#a9c276357428858166328d158898ae603">ram_dbe</a>                      : 20;
<a name="l01470"></a><a class="code" href="structcvmx__fpa__ecc__int_1_1cvmx__fpa__ecc__int__s.html#acdedbbdc488c544dfe5d91fef6e53ada">01470</a>     uint64_t <a class="code" href="structcvmx__fpa__ecc__int_1_1cvmx__fpa__ecc__int__s.html#acdedbbdc488c544dfe5d91fef6e53ada">reserved_52_63</a>               : 12;
<a name="l01471"></a>01471 <span class="preprocessor">#endif</span>
<a name="l01472"></a>01472 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__ecc__int.html#aab4a420038637b8e14bba20a5b8fe4f6">s</a>;
<a name="l01473"></a><a class="code" href="unioncvmx__fpa__ecc__int.html#a07aa3378307b7b3b1adf958325c5e618">01473</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__ecc__int_1_1cvmx__fpa__ecc__int__s.html">cvmx_fpa_ecc_int_s</a>             <a class="code" href="unioncvmx__fpa__ecc__int.html#a07aa3378307b7b3b1adf958325c5e618">cn73xx</a>;
<a name="l01474"></a><a class="code" href="unioncvmx__fpa__ecc__int.html#a5d309c7d06564ac467444f5dbdab6825">01474</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__ecc__int_1_1cvmx__fpa__ecc__int__s.html">cvmx_fpa_ecc_int_s</a>             <a class="code" href="unioncvmx__fpa__ecc__int.html#a5d309c7d06564ac467444f5dbdab6825">cn78xx</a>;
<a name="l01475"></a><a class="code" href="unioncvmx__fpa__ecc__int.html#abf3c49410649dcd127eb11d8ba315d31">01475</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__ecc__int_1_1cvmx__fpa__ecc__int__s.html">cvmx_fpa_ecc_int_s</a>             <a class="code" href="unioncvmx__fpa__ecc__int.html#abf3c49410649dcd127eb11d8ba315d31">cn78xxp1</a>;
<a name="l01476"></a><a class="code" href="unioncvmx__fpa__ecc__int.html#aad9dca39e08985f887216dbfbe671080">01476</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__ecc__int_1_1cvmx__fpa__ecc__int__s.html">cvmx_fpa_ecc_int_s</a>             <a class="code" href="unioncvmx__fpa__ecc__int.html#aad9dca39e08985f887216dbfbe671080">cnf75xx</a>;
<a name="l01477"></a>01477 };
<a name="l01478"></a><a class="code" href="cvmx-fpa-defs_8h.html#a00c63686286cdd135b413ee2092725c1">01478</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__ecc__int.html" title="cvmx_fpa_ecc_int">cvmx_fpa_ecc_int</a> <a class="code" href="unioncvmx__fpa__ecc__int.html" title="cvmx_fpa_ecc_int">cvmx_fpa_ecc_int_t</a>;
<a name="l01479"></a>01479 <span class="comment"></span>
<a name="l01480"></a>01480 <span class="comment">/**</span>
<a name="l01481"></a>01481 <span class="comment"> * cvmx_fpa_err_int</span>
<a name="l01482"></a>01482 <span class="comment"> *</span>
<a name="l01483"></a>01483 <span class="comment"> * This register contains the global (non-pool) error interrupt summary bits of the FPA.</span>
<a name="l01484"></a>01484 <span class="comment"> *</span>
<a name="l01485"></a>01485 <span class="comment"> */</span>
<a name="l01486"></a><a class="code" href="unioncvmx__fpa__err__int.html">01486</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__err__int.html" title="cvmx_fpa_err_int">cvmx_fpa_err_int</a> {
<a name="l01487"></a><a class="code" href="unioncvmx__fpa__err__int.html#a56bb33bd94b88691c612e52ea6ddf015">01487</a>     uint64_t <a class="code" href="unioncvmx__fpa__err__int.html#a56bb33bd94b88691c612e52ea6ddf015">u64</a>;
<a name="l01488"></a><a class="code" href="structcvmx__fpa__err__int_1_1cvmx__fpa__err__int__s.html">01488</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__err__int_1_1cvmx__fpa__err__int__s.html">cvmx_fpa_err_int_s</a> {
<a name="l01489"></a>01489 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01490"></a>01490 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__err__int_1_1cvmx__fpa__err__int__s.html#a8631619ae8b310b389a0901a20fe1e28">reserved_4_63</a>                : 60;
<a name="l01491"></a>01491     uint64_t <a class="code" href="structcvmx__fpa__err__int_1_1cvmx__fpa__err__int__s.html#ad90a2ea96b650b4eb2a3d8d3960754b3">hw_sub</a>                       : 1;  <span class="comment">/**&lt; Set when hardware does a subtract to the count that caused the counter to wrap. Throws</span>
<a name="l01492"></a>01492 <span class="comment">                                                         FPA_INTSN_E::FPA_ERR_HW_SUB. */</span>
<a name="l01493"></a>01493     uint64_t <a class="code" href="structcvmx__fpa__err__int_1_1cvmx__fpa__err__int__s.html#aee3b48e19a7f64ae169688f523a90099">hw_add</a>                       : 1;  <span class="comment">/**&lt; Set when hardware does an add to the count that caused the counter to wrap. Throws</span>
<a name="l01494"></a>01494 <span class="comment">                                                         FPA_INTSN_E::FPA_ERR_HW_ADD. */</span>
<a name="l01495"></a>01495     uint64_t <a class="code" href="structcvmx__fpa__err__int_1_1cvmx__fpa__err__int__s.html#a887fecd2b019bb8b3131d2c5d1baacd0">cnt_sub</a>                      : 1;  <span class="comment">/**&lt; Set when a write to FPA_AURA()_CNT_ADD does a subtract to the count that would have</span>
<a name="l01496"></a>01496 <span class="comment">                                                         caused the counter to wrap, so the count was zeroed. Throws FPA_INTSN_E::FPA_ERR_CNT_SUB. */</span>
<a name="l01497"></a>01497     uint64_t <a class="code" href="structcvmx__fpa__err__int_1_1cvmx__fpa__err__int__s.html#aac3dd3429babcd90d4fd45d590ed2dca">cnt_add</a>                      : 1;  <span class="comment">/**&lt; Set when a write to FPA_AURA()_CNT_ADD does an add to the count that would have</span>
<a name="l01498"></a>01498 <span class="comment">                                                         caused the counter to wrap, so the count was zeroed. Throws FPA_INTSN_E::FPA_ERR_CNT_ADD. */</span>
<a name="l01499"></a>01499 <span class="preprocessor">#else</span>
<a name="l01500"></a><a class="code" href="structcvmx__fpa__err__int_1_1cvmx__fpa__err__int__s.html#aac3dd3429babcd90d4fd45d590ed2dca">01500</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__err__int_1_1cvmx__fpa__err__int__s.html#aac3dd3429babcd90d4fd45d590ed2dca">cnt_add</a>                      : 1;
<a name="l01501"></a><a class="code" href="structcvmx__fpa__err__int_1_1cvmx__fpa__err__int__s.html#a887fecd2b019bb8b3131d2c5d1baacd0">01501</a>     uint64_t <a class="code" href="structcvmx__fpa__err__int_1_1cvmx__fpa__err__int__s.html#a887fecd2b019bb8b3131d2c5d1baacd0">cnt_sub</a>                      : 1;
<a name="l01502"></a><a class="code" href="structcvmx__fpa__err__int_1_1cvmx__fpa__err__int__s.html#aee3b48e19a7f64ae169688f523a90099">01502</a>     uint64_t <a class="code" href="structcvmx__fpa__err__int_1_1cvmx__fpa__err__int__s.html#aee3b48e19a7f64ae169688f523a90099">hw_add</a>                       : 1;
<a name="l01503"></a><a class="code" href="structcvmx__fpa__err__int_1_1cvmx__fpa__err__int__s.html#ad90a2ea96b650b4eb2a3d8d3960754b3">01503</a>     uint64_t <a class="code" href="structcvmx__fpa__err__int_1_1cvmx__fpa__err__int__s.html#ad90a2ea96b650b4eb2a3d8d3960754b3">hw_sub</a>                       : 1;
<a name="l01504"></a><a class="code" href="structcvmx__fpa__err__int_1_1cvmx__fpa__err__int__s.html#a8631619ae8b310b389a0901a20fe1e28">01504</a>     uint64_t <a class="code" href="structcvmx__fpa__err__int_1_1cvmx__fpa__err__int__s.html#a8631619ae8b310b389a0901a20fe1e28">reserved_4_63</a>                : 60;
<a name="l01505"></a>01505 <span class="preprocessor">#endif</span>
<a name="l01506"></a>01506 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__err__int.html#a021453f4e73f96c97d8c25a24685b2c3">s</a>;
<a name="l01507"></a><a class="code" href="unioncvmx__fpa__err__int.html#a94986d1f05d41daf19b6af5dd8119476">01507</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__err__int_1_1cvmx__fpa__err__int__s.html">cvmx_fpa_err_int_s</a>             <a class="code" href="unioncvmx__fpa__err__int.html#a94986d1f05d41daf19b6af5dd8119476">cn73xx</a>;
<a name="l01508"></a><a class="code" href="unioncvmx__fpa__err__int.html#a42135a47e7251221372bfa39066c151a">01508</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__err__int_1_1cvmx__fpa__err__int__s.html">cvmx_fpa_err_int_s</a>             <a class="code" href="unioncvmx__fpa__err__int.html#a42135a47e7251221372bfa39066c151a">cn78xx</a>;
<a name="l01509"></a><a class="code" href="unioncvmx__fpa__err__int.html#a90d266d8cb152d617ef294808ace845d">01509</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__err__int_1_1cvmx__fpa__err__int__s.html">cvmx_fpa_err_int_s</a>             <a class="code" href="unioncvmx__fpa__err__int.html#a90d266d8cb152d617ef294808ace845d">cn78xxp1</a>;
<a name="l01510"></a><a class="code" href="unioncvmx__fpa__err__int.html#a437ec48169f8dcbd4914874452c9671b">01510</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__err__int_1_1cvmx__fpa__err__int__s.html">cvmx_fpa_err_int_s</a>             <a class="code" href="unioncvmx__fpa__err__int.html#a437ec48169f8dcbd4914874452c9671b">cnf75xx</a>;
<a name="l01511"></a>01511 };
<a name="l01512"></a><a class="code" href="cvmx-fpa-defs_8h.html#a7d55888575534fa5a182159aac038116">01512</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__err__int.html" title="cvmx_fpa_err_int">cvmx_fpa_err_int</a> <a class="code" href="unioncvmx__fpa__err__int.html" title="cvmx_fpa_err_int">cvmx_fpa_err_int_t</a>;
<a name="l01513"></a>01513 <span class="comment"></span>
<a name="l01514"></a>01514 <span class="comment">/**</span>
<a name="l01515"></a>01515 <span class="comment"> * cvmx_fpa_fpf#_marks</span>
<a name="l01516"></a>01516 <span class="comment"> *</span>
<a name="l01517"></a>01517 <span class="comment"> * &quot;The high and low watermark register that determines when we write and read free pages from</span>
<a name="l01518"></a>01518 <span class="comment"> * L2C</span>
<a name="l01519"></a>01519 <span class="comment"> * for Queue 1. The value of FPF_RD and FPF_WR should have at least a 33 difference. Recommend</span>
<a name="l01520"></a>01520 <span class="comment"> * value</span>
<a name="l01521"></a>01521 <span class="comment"> * is FPF_RD == (FPA_FPF#_SIZE[FPF_SIZ] * .25) and FPF_WR == (FPA_FPF#_SIZE[FPF_SIZ] * .75)&quot;</span>
<a name="l01522"></a>01522 <span class="comment"> */</span>
<a name="l01523"></a><a class="code" href="unioncvmx__fpa__fpfx__marks.html">01523</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__fpfx__marks.html" title="cvmx_fpa_fpf::_marks">cvmx_fpa_fpfx_marks</a> {
<a name="l01524"></a><a class="code" href="unioncvmx__fpa__fpfx__marks.html#aade33b823ab8fabe3c792cb9492a31c7">01524</a>     uint64_t <a class="code" href="unioncvmx__fpa__fpfx__marks.html#aade33b823ab8fabe3c792cb9492a31c7">u64</a>;
<a name="l01525"></a><a class="code" href="structcvmx__fpa__fpfx__marks_1_1cvmx__fpa__fpfx__marks__s.html">01525</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpfx__marks_1_1cvmx__fpa__fpfx__marks__s.html">cvmx_fpa_fpfx_marks_s</a> {
<a name="l01526"></a>01526 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01527"></a>01527 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__fpfx__marks_1_1cvmx__fpa__fpfx__marks__s.html#a7a3e36f163a659fcee374bcba916feef">reserved_22_63</a>               : 42;
<a name="l01528"></a>01528     uint64_t <a class="code" href="structcvmx__fpa__fpfx__marks_1_1cvmx__fpa__fpfx__marks__s.html#ac6fa5a981b2c13f45c00b5729bb10686">fpf_wr</a>                       : 11; <span class="comment">/**&lt; When the number of free-page-pointers in a</span>
<a name="l01529"></a>01529 <span class="comment">                                                          queue exceeds this value the FPA will write</span>
<a name="l01530"></a>01530 <span class="comment">                                                          32-page-pointers of that queue to DRAM.</span>
<a name="l01531"></a>01531 <span class="comment">                                                         The MAX value for this field should be</span>
<a name="l01532"></a>01532 <span class="comment">                                                         FPA_FPF1_SIZE[FPF_SIZ]-2. */</span>
<a name="l01533"></a>01533     uint64_t <a class="code" href="structcvmx__fpa__fpfx__marks_1_1cvmx__fpa__fpfx__marks__s.html#af0668842bb745a2490df2aeae6f4218a">fpf_rd</a>                       : 11; <span class="comment">/**&lt; When the number of free-page-pointers in a</span>
<a name="l01534"></a>01534 <span class="comment">                                                          queue drops below this value and there are</span>
<a name="l01535"></a>01535 <span class="comment">                                                          free-page-pointers in DRAM, the FPA will</span>
<a name="l01536"></a>01536 <span class="comment">                                                          read one page (32 pointers) from DRAM.</span>
<a name="l01537"></a>01537 <span class="comment">                                                         This maximum value for this field should be</span>
<a name="l01538"></a>01538 <span class="comment">                                                         FPA_FPF1_SIZE[FPF_SIZ]-34. The min number</span>
<a name="l01539"></a>01539 <span class="comment">                                                         for this would be 16. */</span>
<a name="l01540"></a>01540 <span class="preprocessor">#else</span>
<a name="l01541"></a><a class="code" href="structcvmx__fpa__fpfx__marks_1_1cvmx__fpa__fpfx__marks__s.html#af0668842bb745a2490df2aeae6f4218a">01541</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__fpfx__marks_1_1cvmx__fpa__fpfx__marks__s.html#af0668842bb745a2490df2aeae6f4218a">fpf_rd</a>                       : 11;
<a name="l01542"></a><a class="code" href="structcvmx__fpa__fpfx__marks_1_1cvmx__fpa__fpfx__marks__s.html#ac6fa5a981b2c13f45c00b5729bb10686">01542</a>     uint64_t <a class="code" href="structcvmx__fpa__fpfx__marks_1_1cvmx__fpa__fpfx__marks__s.html#ac6fa5a981b2c13f45c00b5729bb10686">fpf_wr</a>                       : 11;
<a name="l01543"></a><a class="code" href="structcvmx__fpa__fpfx__marks_1_1cvmx__fpa__fpfx__marks__s.html#a7a3e36f163a659fcee374bcba916feef">01543</a>     uint64_t <a class="code" href="structcvmx__fpa__fpfx__marks_1_1cvmx__fpa__fpfx__marks__s.html#a7a3e36f163a659fcee374bcba916feef">reserved_22_63</a>               : 42;
<a name="l01544"></a>01544 <span class="preprocessor">#endif</span>
<a name="l01545"></a>01545 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__fpfx__marks.html#a8c57c287053e67c434c721378d5cc709">s</a>;
<a name="l01546"></a><a class="code" href="unioncvmx__fpa__fpfx__marks.html#a23599574140f678cbf57ab3d29f506c2">01546</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpfx__marks_1_1cvmx__fpa__fpfx__marks__s.html">cvmx_fpa_fpfx_marks_s</a>          <a class="code" href="unioncvmx__fpa__fpfx__marks.html#a23599574140f678cbf57ab3d29f506c2">cn38xx</a>;
<a name="l01547"></a><a class="code" href="unioncvmx__fpa__fpfx__marks.html#af5f01d9469b04262666c8ea1db4b8ded">01547</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpfx__marks_1_1cvmx__fpa__fpfx__marks__s.html">cvmx_fpa_fpfx_marks_s</a>          <a class="code" href="unioncvmx__fpa__fpfx__marks.html#af5f01d9469b04262666c8ea1db4b8ded">cn38xxp2</a>;
<a name="l01548"></a><a class="code" href="unioncvmx__fpa__fpfx__marks.html#a099af83cd7cda8a03073270adfcd51ec">01548</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpfx__marks_1_1cvmx__fpa__fpfx__marks__s.html">cvmx_fpa_fpfx_marks_s</a>          <a class="code" href="unioncvmx__fpa__fpfx__marks.html#a099af83cd7cda8a03073270adfcd51ec">cn56xx</a>;
<a name="l01549"></a><a class="code" href="unioncvmx__fpa__fpfx__marks.html#a2a69832aac7d66408cadf6310ae9d414">01549</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpfx__marks_1_1cvmx__fpa__fpfx__marks__s.html">cvmx_fpa_fpfx_marks_s</a>          <a class="code" href="unioncvmx__fpa__fpfx__marks.html#a2a69832aac7d66408cadf6310ae9d414">cn56xxp1</a>;
<a name="l01550"></a><a class="code" href="unioncvmx__fpa__fpfx__marks.html#a6d62dd4fa4945fac5ef259f9222df6fb">01550</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpfx__marks_1_1cvmx__fpa__fpfx__marks__s.html">cvmx_fpa_fpfx_marks_s</a>          <a class="code" href="unioncvmx__fpa__fpfx__marks.html#a6d62dd4fa4945fac5ef259f9222df6fb">cn58xx</a>;
<a name="l01551"></a><a class="code" href="unioncvmx__fpa__fpfx__marks.html#afb055dca7185bac54121e4ef9248e878">01551</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpfx__marks_1_1cvmx__fpa__fpfx__marks__s.html">cvmx_fpa_fpfx_marks_s</a>          <a class="code" href="unioncvmx__fpa__fpfx__marks.html#afb055dca7185bac54121e4ef9248e878">cn58xxp1</a>;
<a name="l01552"></a><a class="code" href="unioncvmx__fpa__fpfx__marks.html#a34dccf50b8464b33573d0ef477307a7c">01552</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpfx__marks_1_1cvmx__fpa__fpfx__marks__s.html">cvmx_fpa_fpfx_marks_s</a>          <a class="code" href="unioncvmx__fpa__fpfx__marks.html#a34dccf50b8464b33573d0ef477307a7c">cn61xx</a>;
<a name="l01553"></a><a class="code" href="unioncvmx__fpa__fpfx__marks.html#ad06c36863edf273ef1aa0c87b4c71e8e">01553</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpfx__marks_1_1cvmx__fpa__fpfx__marks__s.html">cvmx_fpa_fpfx_marks_s</a>          <a class="code" href="unioncvmx__fpa__fpfx__marks.html#ad06c36863edf273ef1aa0c87b4c71e8e">cn63xx</a>;
<a name="l01554"></a><a class="code" href="unioncvmx__fpa__fpfx__marks.html#a92f46702d4b227771ae167e6198c5ea7">01554</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpfx__marks_1_1cvmx__fpa__fpfx__marks__s.html">cvmx_fpa_fpfx_marks_s</a>          <a class="code" href="unioncvmx__fpa__fpfx__marks.html#a92f46702d4b227771ae167e6198c5ea7">cn63xxp1</a>;
<a name="l01555"></a><a class="code" href="unioncvmx__fpa__fpfx__marks.html#a1a2d82131ca0c9ff2f367d9bf98afef7">01555</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpfx__marks_1_1cvmx__fpa__fpfx__marks__s.html">cvmx_fpa_fpfx_marks_s</a>          <a class="code" href="unioncvmx__fpa__fpfx__marks.html#a1a2d82131ca0c9ff2f367d9bf98afef7">cn66xx</a>;
<a name="l01556"></a><a class="code" href="unioncvmx__fpa__fpfx__marks.html#a558e21d8102cdb958604a872d764287c">01556</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpfx__marks_1_1cvmx__fpa__fpfx__marks__s.html">cvmx_fpa_fpfx_marks_s</a>          <a class="code" href="unioncvmx__fpa__fpfx__marks.html#a558e21d8102cdb958604a872d764287c">cn68xx</a>;
<a name="l01557"></a><a class="code" href="unioncvmx__fpa__fpfx__marks.html#a9ee6fcbec908cbf401c2e84812094e32">01557</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpfx__marks_1_1cvmx__fpa__fpfx__marks__s.html">cvmx_fpa_fpfx_marks_s</a>          <a class="code" href="unioncvmx__fpa__fpfx__marks.html#a9ee6fcbec908cbf401c2e84812094e32">cn68xxp1</a>;
<a name="l01558"></a><a class="code" href="unioncvmx__fpa__fpfx__marks.html#a4862af2de63a172c919f338812ee4d86">01558</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpfx__marks_1_1cvmx__fpa__fpfx__marks__s.html">cvmx_fpa_fpfx_marks_s</a>          <a class="code" href="unioncvmx__fpa__fpfx__marks.html#a4862af2de63a172c919f338812ee4d86">cn70xx</a>;
<a name="l01559"></a><a class="code" href="unioncvmx__fpa__fpfx__marks.html#a7fa32292733cc5e8371dba02b184c975">01559</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpfx__marks_1_1cvmx__fpa__fpfx__marks__s.html">cvmx_fpa_fpfx_marks_s</a>          <a class="code" href="unioncvmx__fpa__fpfx__marks.html#a7fa32292733cc5e8371dba02b184c975">cn70xxp1</a>;
<a name="l01560"></a><a class="code" href="unioncvmx__fpa__fpfx__marks.html#ae55f578930d2fa3a6b80211d555475f4">01560</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpfx__marks_1_1cvmx__fpa__fpfx__marks__s.html">cvmx_fpa_fpfx_marks_s</a>          <a class="code" href="unioncvmx__fpa__fpfx__marks.html#ae55f578930d2fa3a6b80211d555475f4">cnf71xx</a>;
<a name="l01561"></a>01561 };
<a name="l01562"></a><a class="code" href="cvmx-fpa-defs_8h.html#ad77482e41e0a289f6b75075ea33831fe">01562</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__fpfx__marks.html" title="cvmx_fpa_fpf::_marks">cvmx_fpa_fpfx_marks</a> <a class="code" href="unioncvmx__fpa__fpfx__marks.html" title="cvmx_fpa_fpf::_marks">cvmx_fpa_fpfx_marks_t</a>;
<a name="l01563"></a>01563 <span class="comment"></span>
<a name="l01564"></a>01564 <span class="comment">/**</span>
<a name="l01565"></a>01565 <span class="comment"> * cvmx_fpa_fpf#_size</span>
<a name="l01566"></a>01566 <span class="comment"> *</span>
<a name="l01567"></a>01567 <span class="comment"> * &quot;FPA_FPFX_SIZE = FPA&apos;s Queue 1-7 Free Page FIFO Size</span>
<a name="l01568"></a>01568 <span class="comment"> * The number of page pointers that will be kept local to the FPA for this Queue. FPA Queues are</span>
<a name="l01569"></a>01569 <span class="comment"> * assigned in order from Queue 0 to Queue 7, though only Queue 0 through Queue x can be used.</span>
<a name="l01570"></a>01570 <span class="comment"> * The sum of the 8 (0-7) FPA_FPF#_SIZE registers must be limited to 2048.&quot;</span>
<a name="l01571"></a>01571 <span class="comment"> */</span>
<a name="l01572"></a><a class="code" href="unioncvmx__fpa__fpfx__size.html">01572</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__fpfx__size.html" title="cvmx_fpa_fpf::_size">cvmx_fpa_fpfx_size</a> {
<a name="l01573"></a><a class="code" href="unioncvmx__fpa__fpfx__size.html#af186470d1562145424c540a4e4de4f7f">01573</a>     uint64_t <a class="code" href="unioncvmx__fpa__fpfx__size.html#af186470d1562145424c540a4e4de4f7f">u64</a>;
<a name="l01574"></a><a class="code" href="structcvmx__fpa__fpfx__size_1_1cvmx__fpa__fpfx__size__s.html">01574</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpfx__size_1_1cvmx__fpa__fpfx__size__s.html">cvmx_fpa_fpfx_size_s</a> {
<a name="l01575"></a>01575 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01576"></a>01576 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__fpfx__size_1_1cvmx__fpa__fpfx__size__s.html#a4f55c24fff4b2fcba9a26fd3bca1a6ff">reserved_11_63</a>               : 53;
<a name="l01577"></a>01577     uint64_t <a class="code" href="structcvmx__fpa__fpfx__size_1_1cvmx__fpa__fpfx__size__s.html#aa98727171e7140c7c805c274bda4ba99">fpf_siz</a>                      : 11; <span class="comment">/**&lt; The number of entries assigned in the FPA FIFO</span>
<a name="l01578"></a>01578 <span class="comment">                                                         (used to hold page-pointers) for this Queue.</span>
<a name="l01579"></a>01579 <span class="comment">                                                         The value of this register must divisable by 2,</span>
<a name="l01580"></a>01580 <span class="comment">                                                         and the FPA will ignore bit [0] of this register.</span>
<a name="l01581"></a>01581 <span class="comment">                                                         The total of the FPF_SIZ field of the 8 (0-7)</span>
<a name="l01582"></a>01582 <span class="comment">                                                         FPA_FPF#_SIZE registers must not exceed 2048.</span>
<a name="l01583"></a>01583 <span class="comment">                                                         After writing this field the FPA will need 10</span>
<a name="l01584"></a>01584 <span class="comment">                                                         core clock cycles to be ready for operation. The</span>
<a name="l01585"></a>01585 <span class="comment">                                                         assignment of location in the FPA FIFO must</span>
<a name="l01586"></a>01586 <span class="comment">                                                         start with Queue 0, then 1, 2, etc.</span>
<a name="l01587"></a>01587 <span class="comment">                                                         The number of useable entries will be FPF_SIZ-2. */</span>
<a name="l01588"></a>01588 <span class="preprocessor">#else</span>
<a name="l01589"></a><a class="code" href="structcvmx__fpa__fpfx__size_1_1cvmx__fpa__fpfx__size__s.html#aa98727171e7140c7c805c274bda4ba99">01589</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__fpfx__size_1_1cvmx__fpa__fpfx__size__s.html#aa98727171e7140c7c805c274bda4ba99">fpf_siz</a>                      : 11;
<a name="l01590"></a><a class="code" href="structcvmx__fpa__fpfx__size_1_1cvmx__fpa__fpfx__size__s.html#a4f55c24fff4b2fcba9a26fd3bca1a6ff">01590</a>     uint64_t <a class="code" href="structcvmx__fpa__fpfx__size_1_1cvmx__fpa__fpfx__size__s.html#a4f55c24fff4b2fcba9a26fd3bca1a6ff">reserved_11_63</a>               : 53;
<a name="l01591"></a>01591 <span class="preprocessor">#endif</span>
<a name="l01592"></a>01592 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__fpfx__size.html#a5990c41191a5c25c53b60d7983a174c3">s</a>;
<a name="l01593"></a><a class="code" href="unioncvmx__fpa__fpfx__size.html#afd3b66d30fabdb50c1f688e6349a59f0">01593</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpfx__size_1_1cvmx__fpa__fpfx__size__s.html">cvmx_fpa_fpfx_size_s</a>           <a class="code" href="unioncvmx__fpa__fpfx__size.html#afd3b66d30fabdb50c1f688e6349a59f0">cn38xx</a>;
<a name="l01594"></a><a class="code" href="unioncvmx__fpa__fpfx__size.html#a9de9f43c082c9c0d06818d8e9a5d2c6f">01594</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpfx__size_1_1cvmx__fpa__fpfx__size__s.html">cvmx_fpa_fpfx_size_s</a>           <a class="code" href="unioncvmx__fpa__fpfx__size.html#a9de9f43c082c9c0d06818d8e9a5d2c6f">cn38xxp2</a>;
<a name="l01595"></a><a class="code" href="unioncvmx__fpa__fpfx__size.html#a8e99bd9f73df0d67edbe84f3df6a7a4f">01595</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpfx__size_1_1cvmx__fpa__fpfx__size__s.html">cvmx_fpa_fpfx_size_s</a>           <a class="code" href="unioncvmx__fpa__fpfx__size.html#a8e99bd9f73df0d67edbe84f3df6a7a4f">cn56xx</a>;
<a name="l01596"></a><a class="code" href="unioncvmx__fpa__fpfx__size.html#adb959c2727ef1bec890558962a3ca47c">01596</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpfx__size_1_1cvmx__fpa__fpfx__size__s.html">cvmx_fpa_fpfx_size_s</a>           <a class="code" href="unioncvmx__fpa__fpfx__size.html#adb959c2727ef1bec890558962a3ca47c">cn56xxp1</a>;
<a name="l01597"></a><a class="code" href="unioncvmx__fpa__fpfx__size.html#adfb29be956bf43f3a01d9afffb16d95b">01597</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpfx__size_1_1cvmx__fpa__fpfx__size__s.html">cvmx_fpa_fpfx_size_s</a>           <a class="code" href="unioncvmx__fpa__fpfx__size.html#adfb29be956bf43f3a01d9afffb16d95b">cn58xx</a>;
<a name="l01598"></a><a class="code" href="unioncvmx__fpa__fpfx__size.html#ab22c772225e76c472d3caa8eaa3d50ea">01598</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpfx__size_1_1cvmx__fpa__fpfx__size__s.html">cvmx_fpa_fpfx_size_s</a>           <a class="code" href="unioncvmx__fpa__fpfx__size.html#ab22c772225e76c472d3caa8eaa3d50ea">cn58xxp1</a>;
<a name="l01599"></a><a class="code" href="unioncvmx__fpa__fpfx__size.html#a07f9f24e509594387525936c5fbdf248">01599</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpfx__size_1_1cvmx__fpa__fpfx__size__s.html">cvmx_fpa_fpfx_size_s</a>           <a class="code" href="unioncvmx__fpa__fpfx__size.html#a07f9f24e509594387525936c5fbdf248">cn61xx</a>;
<a name="l01600"></a><a class="code" href="unioncvmx__fpa__fpfx__size.html#a84221aaa7b28d13da07af6bf0191ae71">01600</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpfx__size_1_1cvmx__fpa__fpfx__size__s.html">cvmx_fpa_fpfx_size_s</a>           <a class="code" href="unioncvmx__fpa__fpfx__size.html#a84221aaa7b28d13da07af6bf0191ae71">cn63xx</a>;
<a name="l01601"></a><a class="code" href="unioncvmx__fpa__fpfx__size.html#a75aa95dd2e50ef5fc6d0d4ecda14ec29">01601</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpfx__size_1_1cvmx__fpa__fpfx__size__s.html">cvmx_fpa_fpfx_size_s</a>           <a class="code" href="unioncvmx__fpa__fpfx__size.html#a75aa95dd2e50ef5fc6d0d4ecda14ec29">cn63xxp1</a>;
<a name="l01602"></a><a class="code" href="unioncvmx__fpa__fpfx__size.html#aa24c75ba4e6398df9e3412e8980aab7a">01602</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpfx__size_1_1cvmx__fpa__fpfx__size__s.html">cvmx_fpa_fpfx_size_s</a>           <a class="code" href="unioncvmx__fpa__fpfx__size.html#aa24c75ba4e6398df9e3412e8980aab7a">cn66xx</a>;
<a name="l01603"></a><a class="code" href="unioncvmx__fpa__fpfx__size.html#ae2b0efd16b65285ab35f57a5b6bc1952">01603</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpfx__size_1_1cvmx__fpa__fpfx__size__s.html">cvmx_fpa_fpfx_size_s</a>           <a class="code" href="unioncvmx__fpa__fpfx__size.html#ae2b0efd16b65285ab35f57a5b6bc1952">cn68xx</a>;
<a name="l01604"></a><a class="code" href="unioncvmx__fpa__fpfx__size.html#ab853bd868c4ea7c1f2fbf6e05c3746c2">01604</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpfx__size_1_1cvmx__fpa__fpfx__size__s.html">cvmx_fpa_fpfx_size_s</a>           <a class="code" href="unioncvmx__fpa__fpfx__size.html#ab853bd868c4ea7c1f2fbf6e05c3746c2">cn68xxp1</a>;
<a name="l01605"></a><a class="code" href="unioncvmx__fpa__fpfx__size.html#a9f780f78bd70c00536b1dd2da98fdce6">01605</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpfx__size_1_1cvmx__fpa__fpfx__size__s.html">cvmx_fpa_fpfx_size_s</a>           <a class="code" href="unioncvmx__fpa__fpfx__size.html#a9f780f78bd70c00536b1dd2da98fdce6">cn70xx</a>;
<a name="l01606"></a><a class="code" href="unioncvmx__fpa__fpfx__size.html#a1deb715cad581a9d7f6b98cb99a987d4">01606</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpfx__size_1_1cvmx__fpa__fpfx__size__s.html">cvmx_fpa_fpfx_size_s</a>           <a class="code" href="unioncvmx__fpa__fpfx__size.html#a1deb715cad581a9d7f6b98cb99a987d4">cn70xxp1</a>;
<a name="l01607"></a><a class="code" href="unioncvmx__fpa__fpfx__size.html#a8749e633b1ef54ff72230e5bd7dda5dc">01607</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpfx__size_1_1cvmx__fpa__fpfx__size__s.html">cvmx_fpa_fpfx_size_s</a>           <a class="code" href="unioncvmx__fpa__fpfx__size.html#a8749e633b1ef54ff72230e5bd7dda5dc">cnf71xx</a>;
<a name="l01608"></a>01608 };
<a name="l01609"></a><a class="code" href="cvmx-fpa-defs_8h.html#afa729dc1d97314edeb3c8a7c543a83d2">01609</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__fpfx__size.html" title="cvmx_fpa_fpf::_size">cvmx_fpa_fpfx_size</a> <a class="code" href="unioncvmx__fpa__fpfx__size.html" title="cvmx_fpa_fpf::_size">cvmx_fpa_fpfx_size_t</a>;
<a name="l01610"></a>01610 <span class="comment"></span>
<a name="l01611"></a>01611 <span class="comment">/**</span>
<a name="l01612"></a>01612 <span class="comment"> * cvmx_fpa_fpf0_marks</span>
<a name="l01613"></a>01613 <span class="comment"> *</span>
<a name="l01614"></a>01614 <span class="comment"> * &quot;The high and low watermark register that determines when we write and read free pages from</span>
<a name="l01615"></a>01615 <span class="comment"> * L2C</span>
<a name="l01616"></a>01616 <span class="comment"> * for Queue 0. The value of FPF_RD and FPF_WR should have at least a 33 difference. Recommend</span>
<a name="l01617"></a>01617 <span class="comment"> * value</span>
<a name="l01618"></a>01618 <span class="comment"> * is FPF_RD == (FPA_FPF#_SIZE[FPF_SIZ] * .25) and FPF_WR == (FPA_FPF#_SIZE[FPF_SIZ] * .75)&quot;</span>
<a name="l01619"></a>01619 <span class="comment"> */</span>
<a name="l01620"></a><a class="code" href="unioncvmx__fpa__fpf0__marks.html">01620</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__fpf0__marks.html" title="cvmx_fpa_fpf0_marks">cvmx_fpa_fpf0_marks</a> {
<a name="l01621"></a><a class="code" href="unioncvmx__fpa__fpf0__marks.html#a6736ec823e05df8287b092433a7d1f96">01621</a>     uint64_t <a class="code" href="unioncvmx__fpa__fpf0__marks.html#a6736ec823e05df8287b092433a7d1f96">u64</a>;
<a name="l01622"></a><a class="code" href="structcvmx__fpa__fpf0__marks_1_1cvmx__fpa__fpf0__marks__s.html">01622</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpf0__marks_1_1cvmx__fpa__fpf0__marks__s.html">cvmx_fpa_fpf0_marks_s</a> {
<a name="l01623"></a>01623 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01624"></a>01624 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__fpf0__marks_1_1cvmx__fpa__fpf0__marks__s.html#a80ae46d9868af3d6aa856e7f95b6a2da">reserved_24_63</a>               : 40;
<a name="l01625"></a>01625     uint64_t <a class="code" href="structcvmx__fpa__fpf0__marks_1_1cvmx__fpa__fpf0__marks__s.html#a98c8b0bc02c40a5ba4f38c89dc1c1711">fpf_wr</a>                       : 12; <span class="comment">/**&lt; When the number of free-page-pointers in a</span>
<a name="l01626"></a>01626 <span class="comment">                                                          queue exceeds this value the FPA will write</span>
<a name="l01627"></a>01627 <span class="comment">                                                          32-page-pointers of that queue to DRAM.</span>
<a name="l01628"></a>01628 <span class="comment">                                                         The MAX value for this field should be</span>
<a name="l01629"></a>01629 <span class="comment">                                                         FPA_FPF0_SIZE[FPF_SIZ]-2. */</span>
<a name="l01630"></a>01630     uint64_t <a class="code" href="structcvmx__fpa__fpf0__marks_1_1cvmx__fpa__fpf0__marks__s.html#a1f8074e8425a8c60bc7a80c8d078fe11">fpf_rd</a>                       : 12; <span class="comment">/**&lt; When the number of free-page-pointers in a</span>
<a name="l01631"></a>01631 <span class="comment">                                                         queue drops below this value and there are</span>
<a name="l01632"></a>01632 <span class="comment">                                                         free-page-pointers in DRAM, the FPA will</span>
<a name="l01633"></a>01633 <span class="comment">                                                         read one page (32 pointers) from DRAM.</span>
<a name="l01634"></a>01634 <span class="comment">                                                         This maximum value for this field should be</span>
<a name="l01635"></a>01635 <span class="comment">                                                         FPA_FPF0_SIZE[FPF_SIZ]-34. The min number</span>
<a name="l01636"></a>01636 <span class="comment">                                                         for this would be 16. */</span>
<a name="l01637"></a>01637 <span class="preprocessor">#else</span>
<a name="l01638"></a><a class="code" href="structcvmx__fpa__fpf0__marks_1_1cvmx__fpa__fpf0__marks__s.html#a1f8074e8425a8c60bc7a80c8d078fe11">01638</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__fpf0__marks_1_1cvmx__fpa__fpf0__marks__s.html#a1f8074e8425a8c60bc7a80c8d078fe11">fpf_rd</a>                       : 12;
<a name="l01639"></a><a class="code" href="structcvmx__fpa__fpf0__marks_1_1cvmx__fpa__fpf0__marks__s.html#a98c8b0bc02c40a5ba4f38c89dc1c1711">01639</a>     uint64_t <a class="code" href="structcvmx__fpa__fpf0__marks_1_1cvmx__fpa__fpf0__marks__s.html#a98c8b0bc02c40a5ba4f38c89dc1c1711">fpf_wr</a>                       : 12;
<a name="l01640"></a><a class="code" href="structcvmx__fpa__fpf0__marks_1_1cvmx__fpa__fpf0__marks__s.html#a80ae46d9868af3d6aa856e7f95b6a2da">01640</a>     uint64_t <a class="code" href="structcvmx__fpa__fpf0__marks_1_1cvmx__fpa__fpf0__marks__s.html#a80ae46d9868af3d6aa856e7f95b6a2da">reserved_24_63</a>               : 40;
<a name="l01641"></a>01641 <span class="preprocessor">#endif</span>
<a name="l01642"></a>01642 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__fpf0__marks.html#aff1db91953bafd47ebae74b9b4a85344">s</a>;
<a name="l01643"></a><a class="code" href="unioncvmx__fpa__fpf0__marks.html#a6281cd71340aabe2cd4bdd46ee69daf7">01643</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpf0__marks_1_1cvmx__fpa__fpf0__marks__s.html">cvmx_fpa_fpf0_marks_s</a>          <a class="code" href="unioncvmx__fpa__fpf0__marks.html#a6281cd71340aabe2cd4bdd46ee69daf7">cn38xx</a>;
<a name="l01644"></a><a class="code" href="unioncvmx__fpa__fpf0__marks.html#ac0955d0e4257ac28fcaeaaae7e4d9caa">01644</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpf0__marks_1_1cvmx__fpa__fpf0__marks__s.html">cvmx_fpa_fpf0_marks_s</a>          <a class="code" href="unioncvmx__fpa__fpf0__marks.html#ac0955d0e4257ac28fcaeaaae7e4d9caa">cn38xxp2</a>;
<a name="l01645"></a><a class="code" href="unioncvmx__fpa__fpf0__marks.html#a78dd2a629a6235f9b46b3dcc5f06048f">01645</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpf0__marks_1_1cvmx__fpa__fpf0__marks__s.html">cvmx_fpa_fpf0_marks_s</a>          <a class="code" href="unioncvmx__fpa__fpf0__marks.html#a78dd2a629a6235f9b46b3dcc5f06048f">cn56xx</a>;
<a name="l01646"></a><a class="code" href="unioncvmx__fpa__fpf0__marks.html#a21b1c392094976814d14b25cef2cb41d">01646</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpf0__marks_1_1cvmx__fpa__fpf0__marks__s.html">cvmx_fpa_fpf0_marks_s</a>          <a class="code" href="unioncvmx__fpa__fpf0__marks.html#a21b1c392094976814d14b25cef2cb41d">cn56xxp1</a>;
<a name="l01647"></a><a class="code" href="unioncvmx__fpa__fpf0__marks.html#a36810a2ac0e33c808db2a99c4f7eb3a0">01647</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpf0__marks_1_1cvmx__fpa__fpf0__marks__s.html">cvmx_fpa_fpf0_marks_s</a>          <a class="code" href="unioncvmx__fpa__fpf0__marks.html#a36810a2ac0e33c808db2a99c4f7eb3a0">cn58xx</a>;
<a name="l01648"></a><a class="code" href="unioncvmx__fpa__fpf0__marks.html#a4e0333c7512fea69594167c5cb4c39e7">01648</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpf0__marks_1_1cvmx__fpa__fpf0__marks__s.html">cvmx_fpa_fpf0_marks_s</a>          <a class="code" href="unioncvmx__fpa__fpf0__marks.html#a4e0333c7512fea69594167c5cb4c39e7">cn58xxp1</a>;
<a name="l01649"></a><a class="code" href="unioncvmx__fpa__fpf0__marks.html#ac0992a5cddcd24ff2a716d3527a51b14">01649</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpf0__marks_1_1cvmx__fpa__fpf0__marks__s.html">cvmx_fpa_fpf0_marks_s</a>          <a class="code" href="unioncvmx__fpa__fpf0__marks.html#ac0992a5cddcd24ff2a716d3527a51b14">cn61xx</a>;
<a name="l01650"></a><a class="code" href="unioncvmx__fpa__fpf0__marks.html#a34ae8ca9ee8d23e5b7b1f2aaae317916">01650</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpf0__marks_1_1cvmx__fpa__fpf0__marks__s.html">cvmx_fpa_fpf0_marks_s</a>          <a class="code" href="unioncvmx__fpa__fpf0__marks.html#a34ae8ca9ee8d23e5b7b1f2aaae317916">cn63xx</a>;
<a name="l01651"></a><a class="code" href="unioncvmx__fpa__fpf0__marks.html#abe33cdc9c903fa2826a396cbae8499da">01651</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpf0__marks_1_1cvmx__fpa__fpf0__marks__s.html">cvmx_fpa_fpf0_marks_s</a>          <a class="code" href="unioncvmx__fpa__fpf0__marks.html#abe33cdc9c903fa2826a396cbae8499da">cn63xxp1</a>;
<a name="l01652"></a><a class="code" href="unioncvmx__fpa__fpf0__marks.html#a26b99c733afe32d2bd5bd474d8025f6c">01652</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpf0__marks_1_1cvmx__fpa__fpf0__marks__s.html">cvmx_fpa_fpf0_marks_s</a>          <a class="code" href="unioncvmx__fpa__fpf0__marks.html#a26b99c733afe32d2bd5bd474d8025f6c">cn66xx</a>;
<a name="l01653"></a><a class="code" href="unioncvmx__fpa__fpf0__marks.html#a4e3c45f6854a98fbc7f2432ad431aa6e">01653</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpf0__marks_1_1cvmx__fpa__fpf0__marks__s.html">cvmx_fpa_fpf0_marks_s</a>          <a class="code" href="unioncvmx__fpa__fpf0__marks.html#a4e3c45f6854a98fbc7f2432ad431aa6e">cn68xx</a>;
<a name="l01654"></a><a class="code" href="unioncvmx__fpa__fpf0__marks.html#a713bb4caac36f4ca9b9e5a1fdd66298a">01654</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpf0__marks_1_1cvmx__fpa__fpf0__marks__s.html">cvmx_fpa_fpf0_marks_s</a>          <a class="code" href="unioncvmx__fpa__fpf0__marks.html#a713bb4caac36f4ca9b9e5a1fdd66298a">cn68xxp1</a>;
<a name="l01655"></a><a class="code" href="unioncvmx__fpa__fpf0__marks.html#a1f2bc08d9fc66430fb634900db2b4c43">01655</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpf0__marks_1_1cvmx__fpa__fpf0__marks__s.html">cvmx_fpa_fpf0_marks_s</a>          <a class="code" href="unioncvmx__fpa__fpf0__marks.html#a1f2bc08d9fc66430fb634900db2b4c43">cn70xx</a>;
<a name="l01656"></a><a class="code" href="unioncvmx__fpa__fpf0__marks.html#af79cfc2b58902621aa07eba0ecb32c18">01656</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpf0__marks_1_1cvmx__fpa__fpf0__marks__s.html">cvmx_fpa_fpf0_marks_s</a>          <a class="code" href="unioncvmx__fpa__fpf0__marks.html#af79cfc2b58902621aa07eba0ecb32c18">cn70xxp1</a>;
<a name="l01657"></a><a class="code" href="unioncvmx__fpa__fpf0__marks.html#ad006bcf6442eeef736dea21be578b7d6">01657</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpf0__marks_1_1cvmx__fpa__fpf0__marks__s.html">cvmx_fpa_fpf0_marks_s</a>          <a class="code" href="unioncvmx__fpa__fpf0__marks.html#ad006bcf6442eeef736dea21be578b7d6">cnf71xx</a>;
<a name="l01658"></a>01658 };
<a name="l01659"></a><a class="code" href="cvmx-fpa-defs_8h.html#abfac3ce03ac0724e353c6d1d199756a9">01659</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__fpf0__marks.html" title="cvmx_fpa_fpf0_marks">cvmx_fpa_fpf0_marks</a> <a class="code" href="unioncvmx__fpa__fpf0__marks.html" title="cvmx_fpa_fpf0_marks">cvmx_fpa_fpf0_marks_t</a>;
<a name="l01660"></a>01660 <span class="comment"></span>
<a name="l01661"></a>01661 <span class="comment">/**</span>
<a name="l01662"></a>01662 <span class="comment"> * cvmx_fpa_fpf0_size</span>
<a name="l01663"></a>01663 <span class="comment"> *</span>
<a name="l01664"></a>01664 <span class="comment"> * &quot;The number of page pointers that will be kept local to the FPA for this Queue. FPA Queues are</span>
<a name="l01665"></a>01665 <span class="comment"> * assigned in order from Queue 0 to Queue 7, though only Queue 0 through Queue x can be used.</span>
<a name="l01666"></a>01666 <span class="comment"> * The sum of the 8 (0-7) FPA_FPF#_SIZE registers must be limited to 2048.&quot;</span>
<a name="l01667"></a>01667 <span class="comment"> */</span>
<a name="l01668"></a><a class="code" href="unioncvmx__fpa__fpf0__size.html">01668</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__fpf0__size.html" title="cvmx_fpa_fpf0_size">cvmx_fpa_fpf0_size</a> {
<a name="l01669"></a><a class="code" href="unioncvmx__fpa__fpf0__size.html#a238c8a2744589e12160efbf9d0fc63d6">01669</a>     uint64_t <a class="code" href="unioncvmx__fpa__fpf0__size.html#a238c8a2744589e12160efbf9d0fc63d6">u64</a>;
<a name="l01670"></a><a class="code" href="structcvmx__fpa__fpf0__size_1_1cvmx__fpa__fpf0__size__s.html">01670</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpf0__size_1_1cvmx__fpa__fpf0__size__s.html">cvmx_fpa_fpf0_size_s</a> {
<a name="l01671"></a>01671 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01672"></a>01672 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__fpf0__size_1_1cvmx__fpa__fpf0__size__s.html#ad7160ebca24d444e2baa340039226e97">reserved_12_63</a>               : 52;
<a name="l01673"></a>01673     uint64_t <a class="code" href="structcvmx__fpa__fpf0__size_1_1cvmx__fpa__fpf0__size__s.html#a81e36db925df1c260f2fbfcf51890a75">fpf_siz</a>                      : 12; <span class="comment">/**&lt; The number of entries assigned in the FPA FIFO</span>
<a name="l01674"></a>01674 <span class="comment">                                                         (used to hold page-pointers) for this Queue.</span>
<a name="l01675"></a>01675 <span class="comment">                                                         The value of this register must divisable by 2,</span>
<a name="l01676"></a>01676 <span class="comment">                                                         and the FPA will ignore bit [0] of this register.</span>
<a name="l01677"></a>01677 <span class="comment">                                                         The total of the FPF_SIZ field of the 8 (0-7)</span>
<a name="l01678"></a>01678 <span class="comment">                                                         FPA_FPF#_SIZE registers must not exceed 2048.</span>
<a name="l01679"></a>01679 <span class="comment">                                                         After writing this field the FPA will need 10</span>
<a name="l01680"></a>01680 <span class="comment">                                                         core clock cycles to be ready for operation. The</span>
<a name="l01681"></a>01681 <span class="comment">                                                         assignment of location in the FPA FIFO must</span>
<a name="l01682"></a>01682 <span class="comment">                                                         start with Queue 0, then 1, 2, etc.</span>
<a name="l01683"></a>01683 <span class="comment">                                                         The number of useable entries will be FPF_SIZ-2. */</span>
<a name="l01684"></a>01684 <span class="preprocessor">#else</span>
<a name="l01685"></a><a class="code" href="structcvmx__fpa__fpf0__size_1_1cvmx__fpa__fpf0__size__s.html#a81e36db925df1c260f2fbfcf51890a75">01685</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__fpf0__size_1_1cvmx__fpa__fpf0__size__s.html#a81e36db925df1c260f2fbfcf51890a75">fpf_siz</a>                      : 12;
<a name="l01686"></a><a class="code" href="structcvmx__fpa__fpf0__size_1_1cvmx__fpa__fpf0__size__s.html#ad7160ebca24d444e2baa340039226e97">01686</a>     uint64_t <a class="code" href="structcvmx__fpa__fpf0__size_1_1cvmx__fpa__fpf0__size__s.html#ad7160ebca24d444e2baa340039226e97">reserved_12_63</a>               : 52;
<a name="l01687"></a>01687 <span class="preprocessor">#endif</span>
<a name="l01688"></a>01688 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__fpf0__size.html#a22e1aa5ef2dd61675c3ba5625ef302d5">s</a>;
<a name="l01689"></a><a class="code" href="unioncvmx__fpa__fpf0__size.html#a3412eba5eef764ffec503a42e0d13f52">01689</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpf0__size_1_1cvmx__fpa__fpf0__size__s.html">cvmx_fpa_fpf0_size_s</a>           <a class="code" href="unioncvmx__fpa__fpf0__size.html#a3412eba5eef764ffec503a42e0d13f52">cn38xx</a>;
<a name="l01690"></a><a class="code" href="unioncvmx__fpa__fpf0__size.html#ab5aecb78b530f64d6a0a30adf572982e">01690</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpf0__size_1_1cvmx__fpa__fpf0__size__s.html">cvmx_fpa_fpf0_size_s</a>           <a class="code" href="unioncvmx__fpa__fpf0__size.html#ab5aecb78b530f64d6a0a30adf572982e">cn38xxp2</a>;
<a name="l01691"></a><a class="code" href="unioncvmx__fpa__fpf0__size.html#ad6fd7ac14cf912a9572d33adb4c6d8b9">01691</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpf0__size_1_1cvmx__fpa__fpf0__size__s.html">cvmx_fpa_fpf0_size_s</a>           <a class="code" href="unioncvmx__fpa__fpf0__size.html#ad6fd7ac14cf912a9572d33adb4c6d8b9">cn56xx</a>;
<a name="l01692"></a><a class="code" href="unioncvmx__fpa__fpf0__size.html#ab4367f211398224f8293ffceb675351c">01692</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpf0__size_1_1cvmx__fpa__fpf0__size__s.html">cvmx_fpa_fpf0_size_s</a>           <a class="code" href="unioncvmx__fpa__fpf0__size.html#ab4367f211398224f8293ffceb675351c">cn56xxp1</a>;
<a name="l01693"></a><a class="code" href="unioncvmx__fpa__fpf0__size.html#adf33533152ed9020bbefaf93be45529d">01693</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpf0__size_1_1cvmx__fpa__fpf0__size__s.html">cvmx_fpa_fpf0_size_s</a>           <a class="code" href="unioncvmx__fpa__fpf0__size.html#adf33533152ed9020bbefaf93be45529d">cn58xx</a>;
<a name="l01694"></a><a class="code" href="unioncvmx__fpa__fpf0__size.html#a556a14fa129d1a232ab0b8be31f1384a">01694</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpf0__size_1_1cvmx__fpa__fpf0__size__s.html">cvmx_fpa_fpf0_size_s</a>           <a class="code" href="unioncvmx__fpa__fpf0__size.html#a556a14fa129d1a232ab0b8be31f1384a">cn58xxp1</a>;
<a name="l01695"></a><a class="code" href="unioncvmx__fpa__fpf0__size.html#a55dc532e11de906bc02c32b2c1c88626">01695</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpf0__size_1_1cvmx__fpa__fpf0__size__s.html">cvmx_fpa_fpf0_size_s</a>           <a class="code" href="unioncvmx__fpa__fpf0__size.html#a55dc532e11de906bc02c32b2c1c88626">cn61xx</a>;
<a name="l01696"></a><a class="code" href="unioncvmx__fpa__fpf0__size.html#a10ebe9800dbb264e53ebd330cbedf397">01696</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpf0__size_1_1cvmx__fpa__fpf0__size__s.html">cvmx_fpa_fpf0_size_s</a>           <a class="code" href="unioncvmx__fpa__fpf0__size.html#a10ebe9800dbb264e53ebd330cbedf397">cn63xx</a>;
<a name="l01697"></a><a class="code" href="unioncvmx__fpa__fpf0__size.html#a13e2ffe8f7e9b2c87227f1f947cca44d">01697</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpf0__size_1_1cvmx__fpa__fpf0__size__s.html">cvmx_fpa_fpf0_size_s</a>           <a class="code" href="unioncvmx__fpa__fpf0__size.html#a13e2ffe8f7e9b2c87227f1f947cca44d">cn63xxp1</a>;
<a name="l01698"></a><a class="code" href="unioncvmx__fpa__fpf0__size.html#a4dffd843a15e3b5393e388ca1bfd2bcb">01698</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpf0__size_1_1cvmx__fpa__fpf0__size__s.html">cvmx_fpa_fpf0_size_s</a>           <a class="code" href="unioncvmx__fpa__fpf0__size.html#a4dffd843a15e3b5393e388ca1bfd2bcb">cn66xx</a>;
<a name="l01699"></a><a class="code" href="unioncvmx__fpa__fpf0__size.html#a8700d223a9ad8857d922cb794d4cfaf2">01699</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpf0__size_1_1cvmx__fpa__fpf0__size__s.html">cvmx_fpa_fpf0_size_s</a>           <a class="code" href="unioncvmx__fpa__fpf0__size.html#a8700d223a9ad8857d922cb794d4cfaf2">cn68xx</a>;
<a name="l01700"></a><a class="code" href="unioncvmx__fpa__fpf0__size.html#a7b689fd8177e50ad209a77f2b4393263">01700</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpf0__size_1_1cvmx__fpa__fpf0__size__s.html">cvmx_fpa_fpf0_size_s</a>           <a class="code" href="unioncvmx__fpa__fpf0__size.html#a7b689fd8177e50ad209a77f2b4393263">cn68xxp1</a>;
<a name="l01701"></a><a class="code" href="unioncvmx__fpa__fpf0__size.html#a8c9714c4f2b0f1b78cadea76de82f15a">01701</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpf0__size_1_1cvmx__fpa__fpf0__size__s.html">cvmx_fpa_fpf0_size_s</a>           <a class="code" href="unioncvmx__fpa__fpf0__size.html#a8c9714c4f2b0f1b78cadea76de82f15a">cn70xx</a>;
<a name="l01702"></a><a class="code" href="unioncvmx__fpa__fpf0__size.html#a932acd86253c923b2633d4058d277108">01702</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpf0__size_1_1cvmx__fpa__fpf0__size__s.html">cvmx_fpa_fpf0_size_s</a>           <a class="code" href="unioncvmx__fpa__fpf0__size.html#a932acd86253c923b2633d4058d277108">cn70xxp1</a>;
<a name="l01703"></a><a class="code" href="unioncvmx__fpa__fpf0__size.html#ac780509b952b8a95bc2a40f6fe9c5322">01703</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpf0__size_1_1cvmx__fpa__fpf0__size__s.html">cvmx_fpa_fpf0_size_s</a>           <a class="code" href="unioncvmx__fpa__fpf0__size.html#ac780509b952b8a95bc2a40f6fe9c5322">cnf71xx</a>;
<a name="l01704"></a>01704 };
<a name="l01705"></a><a class="code" href="cvmx-fpa-defs_8h.html#af23c27ab0f5e5a648f724b39eb20b466">01705</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__fpf0__size.html" title="cvmx_fpa_fpf0_size">cvmx_fpa_fpf0_size</a> <a class="code" href="unioncvmx__fpa__fpf0__size.html" title="cvmx_fpa_fpf0_size">cvmx_fpa_fpf0_size_t</a>;
<a name="l01706"></a>01706 <span class="comment"></span>
<a name="l01707"></a>01707 <span class="comment">/**</span>
<a name="l01708"></a>01708 <span class="comment"> * cvmx_fpa_fpf8_marks</span>
<a name="l01709"></a>01709 <span class="comment"> *</span>
<a name="l01710"></a>01710 <span class="comment"> * Reserved through 0x238 for additional thresholds</span>
<a name="l01711"></a>01711 <span class="comment"> *</span>
<a name="l01712"></a>01712 <span class="comment"> *                  FPA_FPF8_MARKS = FPA&apos;s Queue 8 Free Page FIFO Read Write Marks</span>
<a name="l01713"></a>01713 <span class="comment"> *</span>
<a name="l01714"></a>01714 <span class="comment"> * The high and low watermark register that determines when we write and read free pages from L2C</span>
<a name="l01715"></a>01715 <span class="comment"> * for Queue 8. The value of FPF_RD and FPF_WR should have at least a 33 difference. Recommend value</span>
<a name="l01716"></a>01716 <span class="comment"> * is FPF_RD == (FPA_FPF#_SIZE[FPF_SIZ] * .25) and FPF_WR == (FPA_FPF#_SIZE[FPF_SIZ] * .75)</span>
<a name="l01717"></a>01717 <span class="comment"> */</span>
<a name="l01718"></a><a class="code" href="unioncvmx__fpa__fpf8__marks.html">01718</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__fpf8__marks.html" title="cvmx_fpa_fpf8_marks">cvmx_fpa_fpf8_marks</a> {
<a name="l01719"></a><a class="code" href="unioncvmx__fpa__fpf8__marks.html#a7e8de552ece12380d3f7301c9091c211">01719</a>     uint64_t <a class="code" href="unioncvmx__fpa__fpf8__marks.html#a7e8de552ece12380d3f7301c9091c211">u64</a>;
<a name="l01720"></a><a class="code" href="structcvmx__fpa__fpf8__marks_1_1cvmx__fpa__fpf8__marks__s.html">01720</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpf8__marks_1_1cvmx__fpa__fpf8__marks__s.html">cvmx_fpa_fpf8_marks_s</a> {
<a name="l01721"></a>01721 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01722"></a>01722 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__fpf8__marks_1_1cvmx__fpa__fpf8__marks__s.html#ada25d41d30528ea03e33fa432afc8b2a">reserved_22_63</a>               : 42;
<a name="l01723"></a>01723     uint64_t <a class="code" href="structcvmx__fpa__fpf8__marks_1_1cvmx__fpa__fpf8__marks__s.html#aef448fdccebad392ec1828ef3460c2b5">fpf_wr</a>                       : 11; <span class="comment">/**&lt; When the number of free-page-pointers in a</span>
<a name="l01724"></a>01724 <span class="comment">                                                         queue exceeds this value the FPA will write</span>
<a name="l01725"></a>01725 <span class="comment">                                                         32-page-pointers of that queue to DRAM.</span>
<a name="l01726"></a>01726 <span class="comment">                                                         The MAX value for this field should be</span>
<a name="l01727"></a>01727 <span class="comment">                                                         FPA_FPF0_SIZE[FPF_SIZ]-2. */</span>
<a name="l01728"></a>01728     uint64_t <a class="code" href="structcvmx__fpa__fpf8__marks_1_1cvmx__fpa__fpf8__marks__s.html#ad0088651607908c26907a7036680e878">fpf_rd</a>                       : 11; <span class="comment">/**&lt; When the number of free-page-pointers in a</span>
<a name="l01729"></a>01729 <span class="comment">                                                         queue drops below this value and there are</span>
<a name="l01730"></a>01730 <span class="comment">                                                         free-page-pointers in DRAM, the FPA will</span>
<a name="l01731"></a>01731 <span class="comment">                                                         read one page (32 pointers) from DRAM.</span>
<a name="l01732"></a>01732 <span class="comment">                                                         This maximum value for this field should be</span>
<a name="l01733"></a>01733 <span class="comment">                                                         FPA_FPF0_SIZE[FPF_SIZ]-34. The min number</span>
<a name="l01734"></a>01734 <span class="comment">                                                         for this would be 16. */</span>
<a name="l01735"></a>01735 <span class="preprocessor">#else</span>
<a name="l01736"></a><a class="code" href="structcvmx__fpa__fpf8__marks_1_1cvmx__fpa__fpf8__marks__s.html#ad0088651607908c26907a7036680e878">01736</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__fpf8__marks_1_1cvmx__fpa__fpf8__marks__s.html#ad0088651607908c26907a7036680e878">fpf_rd</a>                       : 11;
<a name="l01737"></a><a class="code" href="structcvmx__fpa__fpf8__marks_1_1cvmx__fpa__fpf8__marks__s.html#aef448fdccebad392ec1828ef3460c2b5">01737</a>     uint64_t <a class="code" href="structcvmx__fpa__fpf8__marks_1_1cvmx__fpa__fpf8__marks__s.html#aef448fdccebad392ec1828ef3460c2b5">fpf_wr</a>                       : 11;
<a name="l01738"></a><a class="code" href="structcvmx__fpa__fpf8__marks_1_1cvmx__fpa__fpf8__marks__s.html#ada25d41d30528ea03e33fa432afc8b2a">01738</a>     uint64_t <a class="code" href="structcvmx__fpa__fpf8__marks_1_1cvmx__fpa__fpf8__marks__s.html#ada25d41d30528ea03e33fa432afc8b2a">reserved_22_63</a>               : 42;
<a name="l01739"></a>01739 <span class="preprocessor">#endif</span>
<a name="l01740"></a>01740 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__fpf8__marks.html#ab25d0bd4686e7ab48665c898404d61f5">s</a>;
<a name="l01741"></a><a class="code" href="unioncvmx__fpa__fpf8__marks.html#adba0691158246a7013f3f3290096e40c">01741</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpf8__marks_1_1cvmx__fpa__fpf8__marks__s.html">cvmx_fpa_fpf8_marks_s</a>          <a class="code" href="unioncvmx__fpa__fpf8__marks.html#adba0691158246a7013f3f3290096e40c">cn68xx</a>;
<a name="l01742"></a><a class="code" href="unioncvmx__fpa__fpf8__marks.html#a55f2b0c8d0b1e0d5a09f88d1151befc5">01742</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpf8__marks_1_1cvmx__fpa__fpf8__marks__s.html">cvmx_fpa_fpf8_marks_s</a>          <a class="code" href="unioncvmx__fpa__fpf8__marks.html#a55f2b0c8d0b1e0d5a09f88d1151befc5">cn68xxp1</a>;
<a name="l01743"></a>01743 };
<a name="l01744"></a><a class="code" href="cvmx-fpa-defs_8h.html#a16bb3a86ea1f59d154ab9d8425b5664f">01744</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__fpf8__marks.html" title="cvmx_fpa_fpf8_marks">cvmx_fpa_fpf8_marks</a> <a class="code" href="unioncvmx__fpa__fpf8__marks.html" title="cvmx_fpa_fpf8_marks">cvmx_fpa_fpf8_marks_t</a>;
<a name="l01745"></a>01745 <span class="comment"></span>
<a name="l01746"></a>01746 <span class="comment">/**</span>
<a name="l01747"></a>01747 <span class="comment"> * cvmx_fpa_fpf8_size</span>
<a name="l01748"></a>01748 <span class="comment"> *</span>
<a name="l01749"></a>01749 <span class="comment"> * FPA_FPF8_SIZE = FPA&apos;s Queue 8 Free Page FIFO Size</span>
<a name="l01750"></a>01750 <span class="comment"> *</span>
<a name="l01751"></a>01751 <span class="comment"> * The number of page pointers that will be kept local to the FPA for this Queue. FPA Queues are</span>
<a name="l01752"></a>01752 <span class="comment"> * assigned in order from Queue 0 to Queue 7, though only Queue 0 through Queue x can be used.</span>
<a name="l01753"></a>01753 <span class="comment"> * The sum of the 9 (0-8) FPA_FPF#_SIZE registers must be limited to 2048.</span>
<a name="l01754"></a>01754 <span class="comment"> */</span>
<a name="l01755"></a><a class="code" href="unioncvmx__fpa__fpf8__size.html">01755</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__fpf8__size.html" title="cvmx_fpa_fpf8_size">cvmx_fpa_fpf8_size</a> {
<a name="l01756"></a><a class="code" href="unioncvmx__fpa__fpf8__size.html#a43da28420a9faf53d185bde9a9bd2a2d">01756</a>     uint64_t <a class="code" href="unioncvmx__fpa__fpf8__size.html#a43da28420a9faf53d185bde9a9bd2a2d">u64</a>;
<a name="l01757"></a><a class="code" href="structcvmx__fpa__fpf8__size_1_1cvmx__fpa__fpf8__size__s.html">01757</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpf8__size_1_1cvmx__fpa__fpf8__size__s.html">cvmx_fpa_fpf8_size_s</a> {
<a name="l01758"></a>01758 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01759"></a>01759 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__fpf8__size_1_1cvmx__fpa__fpf8__size__s.html#acb0fb6d4cedd4ee9449f55413c629313">reserved_12_63</a>               : 52;
<a name="l01760"></a>01760     uint64_t <a class="code" href="structcvmx__fpa__fpf8__size_1_1cvmx__fpa__fpf8__size__s.html#ad6ab307bfd2c95b805626c0f28fadf7d">fpf_siz</a>                      : 12; <span class="comment">/**&lt; The number of entries assigned in the FPA FIFO</span>
<a name="l01761"></a>01761 <span class="comment">                                                         (used to hold page-pointers) for this Queue.</span>
<a name="l01762"></a>01762 <span class="comment">                                                         The value of this register must divisable by 2,</span>
<a name="l01763"></a>01763 <span class="comment">                                                         and the FPA will ignore bit [0] of this register.</span>
<a name="l01764"></a>01764 <span class="comment">                                                         The total of the FPF_SIZ field of the 8 (0-7)</span>
<a name="l01765"></a>01765 <span class="comment">                                                         FPA_FPF#_SIZE registers must not exceed 2048.</span>
<a name="l01766"></a>01766 <span class="comment">                                                         After writing this field the FPA will need 10</span>
<a name="l01767"></a>01767 <span class="comment">                                                         core clock cycles to be ready for operation. The</span>
<a name="l01768"></a>01768 <span class="comment">                                                         assignment of location in the FPA FIFO must</span>
<a name="l01769"></a>01769 <span class="comment">                                                         start with Queue 0, then 1, 2, etc.</span>
<a name="l01770"></a>01770 <span class="comment">                                                         The number of useable entries will be FPF_SIZ-2. */</span>
<a name="l01771"></a>01771 <span class="preprocessor">#else</span>
<a name="l01772"></a><a class="code" href="structcvmx__fpa__fpf8__size_1_1cvmx__fpa__fpf8__size__s.html#ad6ab307bfd2c95b805626c0f28fadf7d">01772</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__fpf8__size_1_1cvmx__fpa__fpf8__size__s.html#ad6ab307bfd2c95b805626c0f28fadf7d">fpf_siz</a>                      : 12;
<a name="l01773"></a><a class="code" href="structcvmx__fpa__fpf8__size_1_1cvmx__fpa__fpf8__size__s.html#acb0fb6d4cedd4ee9449f55413c629313">01773</a>     uint64_t <a class="code" href="structcvmx__fpa__fpf8__size_1_1cvmx__fpa__fpf8__size__s.html#acb0fb6d4cedd4ee9449f55413c629313">reserved_12_63</a>               : 52;
<a name="l01774"></a>01774 <span class="preprocessor">#endif</span>
<a name="l01775"></a>01775 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__fpf8__size.html#a66e1f044039cca86869ca07e3d014805">s</a>;
<a name="l01776"></a><a class="code" href="unioncvmx__fpa__fpf8__size.html#adf240662ce6e361a2243658480fae99b">01776</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpf8__size_1_1cvmx__fpa__fpf8__size__s.html">cvmx_fpa_fpf8_size_s</a>           <a class="code" href="unioncvmx__fpa__fpf8__size.html#adf240662ce6e361a2243658480fae99b">cn68xx</a>;
<a name="l01777"></a><a class="code" href="unioncvmx__fpa__fpf8__size.html#ad0667a00dcfe42df98d92e9664638495">01777</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__fpf8__size_1_1cvmx__fpa__fpf8__size__s.html">cvmx_fpa_fpf8_size_s</a>           <a class="code" href="unioncvmx__fpa__fpf8__size.html#ad0667a00dcfe42df98d92e9664638495">cn68xxp1</a>;
<a name="l01778"></a>01778 };
<a name="l01779"></a><a class="code" href="cvmx-fpa-defs_8h.html#abe14f53c183057b7a8fdb2c59c6b8b5a">01779</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__fpf8__size.html" title="cvmx_fpa_fpf8_size">cvmx_fpa_fpf8_size</a> <a class="code" href="unioncvmx__fpa__fpf8__size.html" title="cvmx_fpa_fpf8_size">cvmx_fpa_fpf8_size_t</a>;
<a name="l01780"></a>01780 <span class="comment"></span>
<a name="l01781"></a>01781 <span class="comment">/**</span>
<a name="l01782"></a>01782 <span class="comment"> * cvmx_fpa_gen_cfg</span>
<a name="l01783"></a>01783 <span class="comment"> *</span>
<a name="l01784"></a>01784 <span class="comment"> * This register provides FPA control and status information.</span>
<a name="l01785"></a>01785 <span class="comment"> *</span>
<a name="l01786"></a>01786 <span class="comment"> */</span>
<a name="l01787"></a><a class="code" href="unioncvmx__fpa__gen__cfg.html">01787</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__gen__cfg.html" title="cvmx_fpa_gen_cfg">cvmx_fpa_gen_cfg</a> {
<a name="l01788"></a><a class="code" href="unioncvmx__fpa__gen__cfg.html#a71403dfa6f77c49b9fa645e894dcb9ee">01788</a>     uint64_t <a class="code" href="unioncvmx__fpa__gen__cfg.html#a71403dfa6f77c49b9fa645e894dcb9ee">u64</a>;
<a name="l01789"></a><a class="code" href="structcvmx__fpa__gen__cfg_1_1cvmx__fpa__gen__cfg__s.html">01789</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__gen__cfg_1_1cvmx__fpa__gen__cfg__s.html">cvmx_fpa_gen_cfg_s</a> {
<a name="l01790"></a>01790 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01791"></a>01791 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__gen__cfg_1_1cvmx__fpa__gen__cfg__s.html#a157bb0b9ec56b05c4a747935d289936a">reserved_12_63</a>               : 52;
<a name="l01792"></a>01792     uint64_t <a class="code" href="structcvmx__fpa__gen__cfg_1_1cvmx__fpa__gen__cfg__s.html#a3f6a47585c3e77e03602fecec9b5a348">halfrate</a>                     : 1;  <span class="comment">/**&lt; Half rate. Limit peak alloc/free rate to half of peak to insure all alloc/frees are</span>
<a name="l01793"></a>01793 <span class="comment">                                                         visible to OCLA. */</span>
<a name="l01794"></a>01794     uint64_t <a class="code" href="structcvmx__fpa__gen__cfg_1_1cvmx__fpa__gen__cfg__s.html#ae7c8a8b9185918e277d17a301fb1bd6b">ocla_bp</a>                      : 1;  <span class="comment">/**&lt; OCLA backpressure enable. When OCLA FIFOs are near full, allow OCLA to backpressure</span>
<a name="l01795"></a>01795 <span class="comment">                                                         alloc/frees. See also [HALFRATE]. */</span>
<a name="l01796"></a>01796     uint64_t <a class="code" href="structcvmx__fpa__gen__cfg_1_1cvmx__fpa__gen__cfg__s.html#a75c45169a8298cf87b1898cbb6f9bdfa">lvl_dly</a>                      : 6;  <span class="comment">/**&lt; Levelizer delay. Number of cycles between level computations for backpressure and RED.</span>
<a name="l01797"></a>01797 <span class="comment">                                                         Increasing values decrease power and leave additional bandwidth for allocate/deallocates.</span>
<a name="l01798"></a>01798 <span class="comment">                                                         Zero disables, one indicates a level computation every other cycle, etc. Once set to</span>
<a name="l01799"></a>01799 <span class="comment">                                                         nonzero must not be later set to zero without resetting FPA. */</span>
<a name="l01800"></a>01800     uint64_t <a class="code" href="structcvmx__fpa__gen__cfg_1_1cvmx__fpa__gen__cfg__s.html#a72582eec66c13b520d66cb3b66291580">pools</a>                        : 2;  <span class="comment">/**&lt; Number of pools. Each halving of the number of pools doubles the buffering available to</span>
<a name="l01801"></a>01801 <span class="comment">                                                         the remaining pools, leading to some improvement in memory bandwidth. Value must not be</span>
<a name="l01802"></a>01802 <span class="comment">                                                         changed if FPA_POOL()_CFG[ENA] is set for any pool.</span>
<a name="l01803"></a>01803 <span class="comment">                                                         0x0 = Reserved.</span>
<a name="l01804"></a>01804 <span class="comment">                                                         0x1 = 32 pools, 216 FPF entries per pool.</span>
<a name="l01805"></a>01805 <span class="comment">                                                         0x2 = 16 pools, 432 FPF entries per pool.</span>
<a name="l01806"></a>01806 <span class="comment">                                                         0x3 = Reserved. */</span>
<a name="l01807"></a>01807     uint64_t <a class="code" href="structcvmx__fpa__gen__cfg_1_1cvmx__fpa__gen__cfg__s.html#ae81927a9723534ba92643d8c5433f222">avg_en</a>                       : 1;  <span class="comment">/**&lt; QoS averaging enable. When set, RED calculations use average buffer levels. When clear,</span>
<a name="l01808"></a>01808 <span class="comment">                                                         RED calculations use the current values. */</span>
<a name="l01809"></a>01809     uint64_t <a class="code" href="structcvmx__fpa__gen__cfg_1_1cvmx__fpa__gen__cfg__s.html#ad786b65176b9060b752b94494935266e">clk_override</a>                 : 1;  <span class="comment">/**&lt; Conditional clock override. */</span>
<a name="l01810"></a>01810 <span class="preprocessor">#else</span>
<a name="l01811"></a><a class="code" href="structcvmx__fpa__gen__cfg_1_1cvmx__fpa__gen__cfg__s.html#ad786b65176b9060b752b94494935266e">01811</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__gen__cfg_1_1cvmx__fpa__gen__cfg__s.html#ad786b65176b9060b752b94494935266e">clk_override</a>                 : 1;
<a name="l01812"></a><a class="code" href="structcvmx__fpa__gen__cfg_1_1cvmx__fpa__gen__cfg__s.html#ae81927a9723534ba92643d8c5433f222">01812</a>     uint64_t <a class="code" href="structcvmx__fpa__gen__cfg_1_1cvmx__fpa__gen__cfg__s.html#ae81927a9723534ba92643d8c5433f222">avg_en</a>                       : 1;
<a name="l01813"></a><a class="code" href="structcvmx__fpa__gen__cfg_1_1cvmx__fpa__gen__cfg__s.html#a72582eec66c13b520d66cb3b66291580">01813</a>     uint64_t <a class="code" href="structcvmx__fpa__gen__cfg_1_1cvmx__fpa__gen__cfg__s.html#a72582eec66c13b520d66cb3b66291580">pools</a>                        : 2;
<a name="l01814"></a><a class="code" href="structcvmx__fpa__gen__cfg_1_1cvmx__fpa__gen__cfg__s.html#a75c45169a8298cf87b1898cbb6f9bdfa">01814</a>     uint64_t <a class="code" href="structcvmx__fpa__gen__cfg_1_1cvmx__fpa__gen__cfg__s.html#a75c45169a8298cf87b1898cbb6f9bdfa">lvl_dly</a>                      : 6;
<a name="l01815"></a><a class="code" href="structcvmx__fpa__gen__cfg_1_1cvmx__fpa__gen__cfg__s.html#ae7c8a8b9185918e277d17a301fb1bd6b">01815</a>     uint64_t <a class="code" href="structcvmx__fpa__gen__cfg_1_1cvmx__fpa__gen__cfg__s.html#ae7c8a8b9185918e277d17a301fb1bd6b">ocla_bp</a>                      : 1;
<a name="l01816"></a><a class="code" href="structcvmx__fpa__gen__cfg_1_1cvmx__fpa__gen__cfg__s.html#a3f6a47585c3e77e03602fecec9b5a348">01816</a>     uint64_t <a class="code" href="structcvmx__fpa__gen__cfg_1_1cvmx__fpa__gen__cfg__s.html#a3f6a47585c3e77e03602fecec9b5a348">halfrate</a>                     : 1;
<a name="l01817"></a><a class="code" href="structcvmx__fpa__gen__cfg_1_1cvmx__fpa__gen__cfg__s.html#a157bb0b9ec56b05c4a747935d289936a">01817</a>     uint64_t <a class="code" href="structcvmx__fpa__gen__cfg_1_1cvmx__fpa__gen__cfg__s.html#a157bb0b9ec56b05c4a747935d289936a">reserved_12_63</a>               : 52;
<a name="l01818"></a>01818 <span class="preprocessor">#endif</span>
<a name="l01819"></a>01819 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__gen__cfg.html#a185e5447bd53b7d5d0d46bf7366f6b66">s</a>;
<a name="l01820"></a><a class="code" href="unioncvmx__fpa__gen__cfg.html#a22d2e5f3050c33fe4d70e631d99c576f">01820</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__gen__cfg_1_1cvmx__fpa__gen__cfg__s.html">cvmx_fpa_gen_cfg_s</a>             <a class="code" href="unioncvmx__fpa__gen__cfg.html#a22d2e5f3050c33fe4d70e631d99c576f">cn73xx</a>;
<a name="l01821"></a><a class="code" href="unioncvmx__fpa__gen__cfg.html#a4b4c374b42d19f71fb62c71023c2a580">01821</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__gen__cfg_1_1cvmx__fpa__gen__cfg__s.html">cvmx_fpa_gen_cfg_s</a>             <a class="code" href="unioncvmx__fpa__gen__cfg.html#a4b4c374b42d19f71fb62c71023c2a580">cn78xx</a>;
<a name="l01822"></a><a class="code" href="unioncvmx__fpa__gen__cfg.html#a347b9fdc8d7ca422d9f3ffeb929b0a7a">01822</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__gen__cfg_1_1cvmx__fpa__gen__cfg__s.html">cvmx_fpa_gen_cfg_s</a>             <a class="code" href="unioncvmx__fpa__gen__cfg.html#a347b9fdc8d7ca422d9f3ffeb929b0a7a">cn78xxp1</a>;
<a name="l01823"></a><a class="code" href="unioncvmx__fpa__gen__cfg.html#a7400ea3c2a8b92496ef6cc4ace80d3e0">01823</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__gen__cfg_1_1cvmx__fpa__gen__cfg__s.html">cvmx_fpa_gen_cfg_s</a>             <a class="code" href="unioncvmx__fpa__gen__cfg.html#a7400ea3c2a8b92496ef6cc4ace80d3e0">cnf75xx</a>;
<a name="l01824"></a>01824 };
<a name="l01825"></a><a class="code" href="cvmx-fpa-defs_8h.html#a3af60b07270dd3d5a1a4d89efa7afb59">01825</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__gen__cfg.html" title="cvmx_fpa_gen_cfg">cvmx_fpa_gen_cfg</a> <a class="code" href="unioncvmx__fpa__gen__cfg.html" title="cvmx_fpa_gen_cfg">cvmx_fpa_gen_cfg_t</a>;
<a name="l01826"></a>01826 <span class="comment"></span>
<a name="l01827"></a>01827 <span class="comment">/**</span>
<a name="l01828"></a>01828 <span class="comment"> * cvmx_fpa_int_enb</span>
<a name="l01829"></a>01829 <span class="comment"> *</span>
<a name="l01830"></a>01830 <span class="comment"> * The FPA&apos;s interrupt enable register.</span>
<a name="l01831"></a>01831 <span class="comment"> *</span>
<a name="l01832"></a>01832 <span class="comment"> */</span>
<a name="l01833"></a><a class="code" href="unioncvmx__fpa__int__enb.html">01833</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__int__enb.html" title="cvmx_fpa_int_enb">cvmx_fpa_int_enb</a> {
<a name="l01834"></a><a class="code" href="unioncvmx__fpa__int__enb.html#a185a7d22839254bf44a1412dd4eed800">01834</a>     uint64_t <a class="code" href="unioncvmx__fpa__int__enb.html#a185a7d22839254bf44a1412dd4eed800">u64</a>;
<a name="l01835"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html">01835</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html">cvmx_fpa_int_enb_s</a> {
<a name="l01836"></a>01836 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01837"></a>01837 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#ad7e8317b2ff52c22e1ca0777552b9679">reserved_50_63</a>               : 14;
<a name="l01838"></a>01838     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a1854e9b58ec592de0e2357118f660461">paddr_e</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 49 of the FPA_INT_SUM</span>
<a name="l01839"></a>01839 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l01840"></a>01840 <span class="comment">                                                         interrupt. */</span>
<a name="l01841"></a>01841     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a2e3403e5031893afee254636cdbf91bb">reserved_44_48</a>               : 5;
<a name="l01842"></a>01842     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#aa3290ddb82774474e92032cc389dc52d">free7</a>                        : 1;  <span class="comment">/**&lt; When set (1) and bit 43 of the FPA_INT_SUM</span>
<a name="l01843"></a>01843 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l01844"></a>01844 <span class="comment">                                                         interrupt. */</span>
<a name="l01845"></a>01845     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a6a0f59152a4266cfe2f875bec040dad6">free6</a>                        : 1;  <span class="comment">/**&lt; When set (1) and bit 42 of the FPA_INT_SUM</span>
<a name="l01846"></a>01846 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l01847"></a>01847 <span class="comment">                                                         interrupt. */</span>
<a name="l01848"></a>01848     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a14179ec7c30389be12ce291f7725e1ad">free5</a>                        : 1;  <span class="comment">/**&lt; When set (1) and bit 41 of the FPA_INT_SUM</span>
<a name="l01849"></a>01849 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l01850"></a>01850 <span class="comment">                                                         interrupt. */</span>
<a name="l01851"></a>01851     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#afdb26500663b1314a39d3a81984e8468">free4</a>                        : 1;  <span class="comment">/**&lt; When set (1) and bit 40 of the FPA_INT_SUM</span>
<a name="l01852"></a>01852 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l01853"></a>01853 <span class="comment">                                                         interrupt. */</span>
<a name="l01854"></a>01854     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a6180394b0b7dbc85c2a817e043b419ba">free3</a>                        : 1;  <span class="comment">/**&lt; When set (1) and bit 39 of the FPA_INT_SUM</span>
<a name="l01855"></a>01855 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l01856"></a>01856 <span class="comment">                                                         interrupt. */</span>
<a name="l01857"></a>01857     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#aaa4034939e9bd9b8ce729cf659922c35">free2</a>                        : 1;  <span class="comment">/**&lt; When set (1) and bit 38 of the FPA_INT_SUM</span>
<a name="l01858"></a>01858 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l01859"></a>01859 <span class="comment">                                                         interrupt. */</span>
<a name="l01860"></a>01860     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#af302fcf58dc0da8aad5570648f838e89">free1</a>                        : 1;  <span class="comment">/**&lt; When set (1) and bit 37 of the FPA_INT_SUM</span>
<a name="l01861"></a>01861 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l01862"></a>01862 <span class="comment">                                                         interrupt. */</span>
<a name="l01863"></a>01863     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#af2187c7a2ec1244163a7c6fd89ffa58e">free0</a>                        : 1;  <span class="comment">/**&lt; When set (1) and bit 36 of the FPA_INT_SUM</span>
<a name="l01864"></a>01864 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l01865"></a>01865 <span class="comment">                                                         interrupt. */</span>
<a name="l01866"></a>01866     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#ab7545b7ae14407c4dd5a3fe843ea4317">pool7th</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 35 of the FPA_INT_SUM</span>
<a name="l01867"></a>01867 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l01868"></a>01868 <span class="comment">                                                         interrupt. */</span>
<a name="l01869"></a>01869     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#aa430f59853798a00a0630a38ff850d40">pool6th</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 34 of the FPA_INT_SUM</span>
<a name="l01870"></a>01870 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l01871"></a>01871 <span class="comment">                                                         interrupt. */</span>
<a name="l01872"></a>01872     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#af742c999b91779546d1cba76fa0e48fb">pool5th</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 33 of the FPA_INT_SUM</span>
<a name="l01873"></a>01873 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l01874"></a>01874 <span class="comment">                                                         interrupt. */</span>
<a name="l01875"></a>01875     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a42825188f1e520a99fac28b658fe0f04">pool4th</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 32 of the FPA_INT_SUM</span>
<a name="l01876"></a>01876 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l01877"></a>01877 <span class="comment">                                                         interrupt. */</span>
<a name="l01878"></a>01878     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a38d1aa11704c2fcee592b31bd93cf160">pool3th</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 31 of the FPA_INT_SUM</span>
<a name="l01879"></a>01879 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l01880"></a>01880 <span class="comment">                                                         interrupt. */</span>
<a name="l01881"></a>01881     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#ae8858d2c162b2ca27ff4517c3bcb1f91">pool2th</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 30 of the FPA_INT_SUM</span>
<a name="l01882"></a>01882 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l01883"></a>01883 <span class="comment">                                                         interrupt. */</span>
<a name="l01884"></a>01884     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a82941f0c35c11a32703284a0c36541a3">pool1th</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 29 of the FPA_INT_SUM</span>
<a name="l01885"></a>01885 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l01886"></a>01886 <span class="comment">                                                         interrupt. */</span>
<a name="l01887"></a>01887     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#ab3114e857c98418b0d23cabccfe002b3">pool0th</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 28 of the FPA_INT_SUM</span>
<a name="l01888"></a>01888 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l01889"></a>01889 <span class="comment">                                                         interrupt. */</span>
<a name="l01890"></a>01890     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a595ae03554130a43a0c776d1213d5581">q7_perr</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 27 of the FPA_INT_SUM</span>
<a name="l01891"></a>01891 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l01892"></a>01892 <span class="comment">                                                         interrupt. */</span>
<a name="l01893"></a>01893     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#ab5bd2dac612f4d5e6b9ba2f735944ade">q7_coff</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 26 of the FPA_INT_SUM</span>
<a name="l01894"></a>01894 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l01895"></a>01895 <span class="comment">                                                         interrupt. */</span>
<a name="l01896"></a>01896     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a2b517b91253c7ee5d747acb16d5a2e8f">q7_und</a>                       : 1;  <span class="comment">/**&lt; When set (1) and bit 25 of the FPA_INT_SUM</span>
<a name="l01897"></a>01897 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l01898"></a>01898 <span class="comment">                                                         interrupt. */</span>
<a name="l01899"></a>01899     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a177d031e2b78ed848fabbebbd11ba75c">q6_perr</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 24 of the FPA_INT_SUM</span>
<a name="l01900"></a>01900 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l01901"></a>01901 <span class="comment">                                                         interrupt. */</span>
<a name="l01902"></a>01902     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#af0e258dfdc136fdbae682072ee26fe03">q6_coff</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 23 of the FPA_INT_SUM</span>
<a name="l01903"></a>01903 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l01904"></a>01904 <span class="comment">                                                         interrupt. */</span>
<a name="l01905"></a>01905     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a935dabc255a9bb963fe85342fbf73c37">q6_und</a>                       : 1;  <span class="comment">/**&lt; When set (1) and bit 22 of the FPA_INT_SUM</span>
<a name="l01906"></a>01906 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l01907"></a>01907 <span class="comment">                                                         interrupt. */</span>
<a name="l01908"></a>01908     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a27899377d7bec83901d00613c2de8848">q5_perr</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 21 of the FPA_INT_SUM</span>
<a name="l01909"></a>01909 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l01910"></a>01910 <span class="comment">                                                         interrupt. */</span>
<a name="l01911"></a>01911     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#af8f9161e73f7d4725bd642c065c79ce6">q5_coff</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 20 of the FPA_INT_SUM</span>
<a name="l01912"></a>01912 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l01913"></a>01913 <span class="comment">                                                         interrupt. */</span>
<a name="l01914"></a>01914     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a36b3f410895b897631e94d3c4d960137">q5_und</a>                       : 1;  <span class="comment">/**&lt; When set (1) and bit 19 of the FPA_INT_SUM</span>
<a name="l01915"></a>01915 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l01916"></a>01916 <span class="comment">                                                         interrupt. */</span>
<a name="l01917"></a>01917     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a1712ae4c30c525134fd3b3cf79a8988d">q4_perr</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 18 of the FPA_INT_SUM</span>
<a name="l01918"></a>01918 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l01919"></a>01919 <span class="comment">                                                         interrupt. */</span>
<a name="l01920"></a>01920     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a790389d0b93c1e3576228071254cdc0d">q4_coff</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 17 of the FPA_INT_SUM</span>
<a name="l01921"></a>01921 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l01922"></a>01922 <span class="comment">                                                         interrupt. */</span>
<a name="l01923"></a>01923     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#abf12673dc06a2b85f1f423df3a022288">q4_und</a>                       : 1;  <span class="comment">/**&lt; When set (1) and bit 16 of the FPA_INT_SUM</span>
<a name="l01924"></a>01924 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l01925"></a>01925 <span class="comment">                                                         interrupt. */</span>
<a name="l01926"></a>01926     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a026720ee782aab0562aa496a810261e0">q3_perr</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 15 of the FPA_INT_SUM</span>
<a name="l01927"></a>01927 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l01928"></a>01928 <span class="comment">                                                         interrupt. */</span>
<a name="l01929"></a>01929     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#ab7f9f57285df66a9aa3c948c4873f021">q3_coff</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 14 of the FPA_INT_SUM</span>
<a name="l01930"></a>01930 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l01931"></a>01931 <span class="comment">                                                         interrupt. */</span>
<a name="l01932"></a>01932     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a98ec77a8e625b9acf2f3dd14399ded51">q3_und</a>                       : 1;  <span class="comment">/**&lt; When set (1) and bit 13 of the FPA_INT_SUM</span>
<a name="l01933"></a>01933 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l01934"></a>01934 <span class="comment">                                                         interrupt. */</span>
<a name="l01935"></a>01935     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#ad85ee08cf84994187d58084b94d311fb">q2_perr</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 12 of the FPA_INT_SUM</span>
<a name="l01936"></a>01936 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l01937"></a>01937 <span class="comment">                                                         interrupt. */</span>
<a name="l01938"></a>01938     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#ad3a02bbad44e974b5c15a978c393f875">q2_coff</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 11 of the FPA_INT_SUM</span>
<a name="l01939"></a>01939 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l01940"></a>01940 <span class="comment">                                                         interrupt. */</span>
<a name="l01941"></a>01941     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a9ccfe422078c7127add209fb273e2799">q2_und</a>                       : 1;  <span class="comment">/**&lt; When set (1) and bit 10 of the FPA_INT_SUM</span>
<a name="l01942"></a>01942 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l01943"></a>01943 <span class="comment">                                                         interrupt. */</span>
<a name="l01944"></a>01944     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#abfe4dcd253d87284744f41c51fef552c">q1_perr</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 9 of the FPA_INT_SUM</span>
<a name="l01945"></a>01945 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l01946"></a>01946 <span class="comment">                                                         interrupt. */</span>
<a name="l01947"></a>01947     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a11fc2d4bab9581f353aa05a502005fdf">q1_coff</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 8 of the FPA_INT_SUM</span>
<a name="l01948"></a>01948 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l01949"></a>01949 <span class="comment">                                                         interrupt. */</span>
<a name="l01950"></a>01950     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a1d8d97010bede829d41237814dd439ca">q1_und</a>                       : 1;  <span class="comment">/**&lt; When set (1) and bit 7 of the FPA_INT_SUM</span>
<a name="l01951"></a>01951 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l01952"></a>01952 <span class="comment">                                                         interrupt. */</span>
<a name="l01953"></a>01953     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#aaff5abb9397ad31c97dc7b906335a483">q0_perr</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 6 of the FPA_INT_SUM</span>
<a name="l01954"></a>01954 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l01955"></a>01955 <span class="comment">                                                         interrupt. */</span>
<a name="l01956"></a>01956     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#adab1a9696803714171b77d0bd97bb45b">q0_coff</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 5 of the FPA_INT_SUM</span>
<a name="l01957"></a>01957 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l01958"></a>01958 <span class="comment">                                                         interrupt. */</span>
<a name="l01959"></a>01959     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#ab487671e4f7120c3c952f841517565eb">q0_und</a>                       : 1;  <span class="comment">/**&lt; When set (1) and bit 4 of the FPA_INT_SUM</span>
<a name="l01960"></a>01960 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l01961"></a>01961 <span class="comment">                                                         interrupt. */</span>
<a name="l01962"></a>01962     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a1f69409231ffea4c562485c306d8f6bb">fed1_dbe</a>                     : 1;  <span class="comment">/**&lt; When set (1) and bit 3 of the FPA_INT_SUM</span>
<a name="l01963"></a>01963 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l01964"></a>01964 <span class="comment">                                                         interrupt. */</span>
<a name="l01965"></a>01965     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#ae86b5a2c2d13936a72293b6f5de6efa5">fed1_sbe</a>                     : 1;  <span class="comment">/**&lt; When set (1) and bit 2 of the FPA_INT_SUM</span>
<a name="l01966"></a>01966 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l01967"></a>01967 <span class="comment">                                                         interrupt. */</span>
<a name="l01968"></a>01968     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a040e7d7a6fbe886bd459a92c60a6f2f8">fed0_dbe</a>                     : 1;  <span class="comment">/**&lt; When set (1) and bit 1 of the FPA_INT_SUM</span>
<a name="l01969"></a>01969 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l01970"></a>01970 <span class="comment">                                                         interrupt. */</span>
<a name="l01971"></a>01971     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#afc3c1f9aa09b0012119eabfc44ed5933">fed0_sbe</a>                     : 1;  <span class="comment">/**&lt; When set (1) and bit 0 of the FPA_INT_SUM</span>
<a name="l01972"></a>01972 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l01973"></a>01973 <span class="comment">                                                         interrupt. */</span>
<a name="l01974"></a>01974 <span class="preprocessor">#else</span>
<a name="l01975"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#afc3c1f9aa09b0012119eabfc44ed5933">01975</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#afc3c1f9aa09b0012119eabfc44ed5933">fed0_sbe</a>                     : 1;
<a name="l01976"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a040e7d7a6fbe886bd459a92c60a6f2f8">01976</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a040e7d7a6fbe886bd459a92c60a6f2f8">fed0_dbe</a>                     : 1;
<a name="l01977"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#ae86b5a2c2d13936a72293b6f5de6efa5">01977</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#ae86b5a2c2d13936a72293b6f5de6efa5">fed1_sbe</a>                     : 1;
<a name="l01978"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a1f69409231ffea4c562485c306d8f6bb">01978</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a1f69409231ffea4c562485c306d8f6bb">fed1_dbe</a>                     : 1;
<a name="l01979"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#ab487671e4f7120c3c952f841517565eb">01979</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#ab487671e4f7120c3c952f841517565eb">q0_und</a>                       : 1;
<a name="l01980"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#adab1a9696803714171b77d0bd97bb45b">01980</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#adab1a9696803714171b77d0bd97bb45b">q0_coff</a>                      : 1;
<a name="l01981"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#aaff5abb9397ad31c97dc7b906335a483">01981</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#aaff5abb9397ad31c97dc7b906335a483">q0_perr</a>                      : 1;
<a name="l01982"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a1d8d97010bede829d41237814dd439ca">01982</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a1d8d97010bede829d41237814dd439ca">q1_und</a>                       : 1;
<a name="l01983"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a11fc2d4bab9581f353aa05a502005fdf">01983</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a11fc2d4bab9581f353aa05a502005fdf">q1_coff</a>                      : 1;
<a name="l01984"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#abfe4dcd253d87284744f41c51fef552c">01984</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#abfe4dcd253d87284744f41c51fef552c">q1_perr</a>                      : 1;
<a name="l01985"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a9ccfe422078c7127add209fb273e2799">01985</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a9ccfe422078c7127add209fb273e2799">q2_und</a>                       : 1;
<a name="l01986"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#ad3a02bbad44e974b5c15a978c393f875">01986</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#ad3a02bbad44e974b5c15a978c393f875">q2_coff</a>                      : 1;
<a name="l01987"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#ad85ee08cf84994187d58084b94d311fb">01987</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#ad85ee08cf84994187d58084b94d311fb">q2_perr</a>                      : 1;
<a name="l01988"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a98ec77a8e625b9acf2f3dd14399ded51">01988</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a98ec77a8e625b9acf2f3dd14399ded51">q3_und</a>                       : 1;
<a name="l01989"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#ab7f9f57285df66a9aa3c948c4873f021">01989</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#ab7f9f57285df66a9aa3c948c4873f021">q3_coff</a>                      : 1;
<a name="l01990"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a026720ee782aab0562aa496a810261e0">01990</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a026720ee782aab0562aa496a810261e0">q3_perr</a>                      : 1;
<a name="l01991"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#abf12673dc06a2b85f1f423df3a022288">01991</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#abf12673dc06a2b85f1f423df3a022288">q4_und</a>                       : 1;
<a name="l01992"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a790389d0b93c1e3576228071254cdc0d">01992</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a790389d0b93c1e3576228071254cdc0d">q4_coff</a>                      : 1;
<a name="l01993"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a1712ae4c30c525134fd3b3cf79a8988d">01993</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a1712ae4c30c525134fd3b3cf79a8988d">q4_perr</a>                      : 1;
<a name="l01994"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a36b3f410895b897631e94d3c4d960137">01994</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a36b3f410895b897631e94d3c4d960137">q5_und</a>                       : 1;
<a name="l01995"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#af8f9161e73f7d4725bd642c065c79ce6">01995</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#af8f9161e73f7d4725bd642c065c79ce6">q5_coff</a>                      : 1;
<a name="l01996"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a27899377d7bec83901d00613c2de8848">01996</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a27899377d7bec83901d00613c2de8848">q5_perr</a>                      : 1;
<a name="l01997"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a935dabc255a9bb963fe85342fbf73c37">01997</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a935dabc255a9bb963fe85342fbf73c37">q6_und</a>                       : 1;
<a name="l01998"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#af0e258dfdc136fdbae682072ee26fe03">01998</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#af0e258dfdc136fdbae682072ee26fe03">q6_coff</a>                      : 1;
<a name="l01999"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a177d031e2b78ed848fabbebbd11ba75c">01999</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a177d031e2b78ed848fabbebbd11ba75c">q6_perr</a>                      : 1;
<a name="l02000"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a2b517b91253c7ee5d747acb16d5a2e8f">02000</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a2b517b91253c7ee5d747acb16d5a2e8f">q7_und</a>                       : 1;
<a name="l02001"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#ab5bd2dac612f4d5e6b9ba2f735944ade">02001</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#ab5bd2dac612f4d5e6b9ba2f735944ade">q7_coff</a>                      : 1;
<a name="l02002"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a595ae03554130a43a0c776d1213d5581">02002</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a595ae03554130a43a0c776d1213d5581">q7_perr</a>                      : 1;
<a name="l02003"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#ab3114e857c98418b0d23cabccfe002b3">02003</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#ab3114e857c98418b0d23cabccfe002b3">pool0th</a>                      : 1;
<a name="l02004"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a82941f0c35c11a32703284a0c36541a3">02004</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a82941f0c35c11a32703284a0c36541a3">pool1th</a>                      : 1;
<a name="l02005"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#ae8858d2c162b2ca27ff4517c3bcb1f91">02005</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#ae8858d2c162b2ca27ff4517c3bcb1f91">pool2th</a>                      : 1;
<a name="l02006"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a38d1aa11704c2fcee592b31bd93cf160">02006</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a38d1aa11704c2fcee592b31bd93cf160">pool3th</a>                      : 1;
<a name="l02007"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a42825188f1e520a99fac28b658fe0f04">02007</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a42825188f1e520a99fac28b658fe0f04">pool4th</a>                      : 1;
<a name="l02008"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#af742c999b91779546d1cba76fa0e48fb">02008</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#af742c999b91779546d1cba76fa0e48fb">pool5th</a>                      : 1;
<a name="l02009"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#aa430f59853798a00a0630a38ff850d40">02009</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#aa430f59853798a00a0630a38ff850d40">pool6th</a>                      : 1;
<a name="l02010"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#ab7545b7ae14407c4dd5a3fe843ea4317">02010</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#ab7545b7ae14407c4dd5a3fe843ea4317">pool7th</a>                      : 1;
<a name="l02011"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#af2187c7a2ec1244163a7c6fd89ffa58e">02011</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#af2187c7a2ec1244163a7c6fd89ffa58e">free0</a>                        : 1;
<a name="l02012"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#af302fcf58dc0da8aad5570648f838e89">02012</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#af302fcf58dc0da8aad5570648f838e89">free1</a>                        : 1;
<a name="l02013"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#aaa4034939e9bd9b8ce729cf659922c35">02013</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#aaa4034939e9bd9b8ce729cf659922c35">free2</a>                        : 1;
<a name="l02014"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a6180394b0b7dbc85c2a817e043b419ba">02014</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a6180394b0b7dbc85c2a817e043b419ba">free3</a>                        : 1;
<a name="l02015"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#afdb26500663b1314a39d3a81984e8468">02015</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#afdb26500663b1314a39d3a81984e8468">free4</a>                        : 1;
<a name="l02016"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a14179ec7c30389be12ce291f7725e1ad">02016</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a14179ec7c30389be12ce291f7725e1ad">free5</a>                        : 1;
<a name="l02017"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a6a0f59152a4266cfe2f875bec040dad6">02017</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a6a0f59152a4266cfe2f875bec040dad6">free6</a>                        : 1;
<a name="l02018"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#aa3290ddb82774474e92032cc389dc52d">02018</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#aa3290ddb82774474e92032cc389dc52d">free7</a>                        : 1;
<a name="l02019"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a2e3403e5031893afee254636cdbf91bb">02019</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a2e3403e5031893afee254636cdbf91bb">reserved_44_48</a>               : 5;
<a name="l02020"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a1854e9b58ec592de0e2357118f660461">02020</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#a1854e9b58ec592de0e2357118f660461">paddr_e</a>                      : 1;
<a name="l02021"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#ad7e8317b2ff52c22e1ca0777552b9679">02021</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__s.html#ad7e8317b2ff52c22e1ca0777552b9679">reserved_50_63</a>               : 14;
<a name="l02022"></a>02022 <span class="preprocessor">#endif</span>
<a name="l02023"></a>02023 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__int__enb.html#a6a708fc5e0bff728797d3072b2b6e829">s</a>;
<a name="l02024"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html">02024</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html">cvmx_fpa_int_enb_cn30xx</a> {
<a name="l02025"></a>02025 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02026"></a>02026 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#ab0e27ee4772fbe2f3a4548ef8a4ff9b6">reserved_28_63</a>               : 36;
<a name="l02027"></a>02027     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a6136c565e572722a3460cba58c08f97b">q7_perr</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 27 of the FPA_INT_SUM</span>
<a name="l02028"></a>02028 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02029"></a>02029 <span class="comment">                                                         interrupt. */</span>
<a name="l02030"></a>02030     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#abd0e21cbf8ab9bfcc8e5db15cce3a7c0">q7_coff</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 26 of the FPA_INT_SUM</span>
<a name="l02031"></a>02031 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02032"></a>02032 <span class="comment">                                                         interrupt. */</span>
<a name="l02033"></a>02033     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#ad754fc82e0e3aaf02c5ee3a55b9a51e3">q7_und</a>                       : 1;  <span class="comment">/**&lt; When set (1) and bit 25 of the FPA_INT_SUM</span>
<a name="l02034"></a>02034 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02035"></a>02035 <span class="comment">                                                         interrupt. */</span>
<a name="l02036"></a>02036     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a7e19f32b0b633602ea6257cea30c0c58">q6_perr</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 24 of the FPA_INT_SUM</span>
<a name="l02037"></a>02037 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02038"></a>02038 <span class="comment">                                                         interrupt. */</span>
<a name="l02039"></a>02039     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#abe4ee658f085b72dab2d6e101508d33e">q6_coff</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 23 of the FPA_INT_SUM</span>
<a name="l02040"></a>02040 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02041"></a>02041 <span class="comment">                                                         interrupt. */</span>
<a name="l02042"></a>02042     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a4e880edbc030331cddc328978050b869">q6_und</a>                       : 1;  <span class="comment">/**&lt; When set (1) and bit 22 of the FPA_INT_SUM</span>
<a name="l02043"></a>02043 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02044"></a>02044 <span class="comment">                                                         interrupt. */</span>
<a name="l02045"></a>02045     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a284984ea986371b1b32c4aa62b1827cf">q5_perr</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 21 of the FPA_INT_SUM</span>
<a name="l02046"></a>02046 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02047"></a>02047 <span class="comment">                                                         interrupt. */</span>
<a name="l02048"></a>02048     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a1a02d2de59ef3d62582e66598fca7066">q5_coff</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 20 of the FPA_INT_SUM</span>
<a name="l02049"></a>02049 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02050"></a>02050 <span class="comment">                                                         interrupt. */</span>
<a name="l02051"></a>02051     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#acac157c71b259e0de64593e53b4f73e1">q5_und</a>                       : 1;  <span class="comment">/**&lt; When set (1) and bit 19 of the FPA_INT_SUM</span>
<a name="l02052"></a>02052 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02053"></a>02053 <span class="comment">                                                         interrupt. */</span>
<a name="l02054"></a>02054     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a0dabb7576a496c2b157e920a70f827e7">q4_perr</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 18 of the FPA_INT_SUM</span>
<a name="l02055"></a>02055 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02056"></a>02056 <span class="comment">                                                         interrupt. */</span>
<a name="l02057"></a>02057     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a13cfbfcd3d72910481daac1c8176b931">q4_coff</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 17 of the FPA_INT_SUM</span>
<a name="l02058"></a>02058 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02059"></a>02059 <span class="comment">                                                         interrupt. */</span>
<a name="l02060"></a>02060     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a3a730c218465fd8a56d8de6ceded380c">q4_und</a>                       : 1;  <span class="comment">/**&lt; When set (1) and bit 16 of the FPA_INT_SUM</span>
<a name="l02061"></a>02061 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02062"></a>02062 <span class="comment">                                                         interrupt. */</span>
<a name="l02063"></a>02063     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a37025fff72bf3bfdd1ccb17445a7da95">q3_perr</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 15 of the FPA_INT_SUM</span>
<a name="l02064"></a>02064 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02065"></a>02065 <span class="comment">                                                         interrupt. */</span>
<a name="l02066"></a>02066     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#abe7abcb7285e1d6e11b57c98233fb757">q3_coff</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 14 of the FPA_INT_SUM</span>
<a name="l02067"></a>02067 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02068"></a>02068 <span class="comment">                                                         interrupt. */</span>
<a name="l02069"></a>02069     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a41463068c1372500e83e5eeb0e7f57f0">q3_und</a>                       : 1;  <span class="comment">/**&lt; When set (1) and bit 13 of the FPA_INT_SUM</span>
<a name="l02070"></a>02070 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02071"></a>02071 <span class="comment">                                                         interrupt. */</span>
<a name="l02072"></a>02072     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a8d7ab24df131127740105281563c456e">q2_perr</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 12 of the FPA_INT_SUM</span>
<a name="l02073"></a>02073 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02074"></a>02074 <span class="comment">                                                         interrupt. */</span>
<a name="l02075"></a>02075     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#ade132d69bb60c50ba3c1a306500c0c47">q2_coff</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 11 of the FPA_INT_SUM</span>
<a name="l02076"></a>02076 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02077"></a>02077 <span class="comment">                                                         interrupt. */</span>
<a name="l02078"></a>02078     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a08944888e7e08654f6c36a830c3cc2d0">q2_und</a>                       : 1;  <span class="comment">/**&lt; When set (1) and bit 10 of the FPA_INT_SUM</span>
<a name="l02079"></a>02079 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02080"></a>02080 <span class="comment">                                                         interrupt. */</span>
<a name="l02081"></a>02081     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#aa940d7c559ec60cda144c65f8ffa67db">q1_perr</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 9 of the FPA_INT_SUM</span>
<a name="l02082"></a>02082 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02083"></a>02083 <span class="comment">                                                         interrupt. */</span>
<a name="l02084"></a>02084     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a2d4b34067fc81c779af770e54a697a00">q1_coff</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 8 of the FPA_INT_SUM</span>
<a name="l02085"></a>02085 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02086"></a>02086 <span class="comment">                                                         interrupt. */</span>
<a name="l02087"></a>02087     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a2e39bd496af79b06bc3a3ddb4c8fd9d3">q1_und</a>                       : 1;  <span class="comment">/**&lt; When set (1) and bit 7 of the FPA_INT_SUM</span>
<a name="l02088"></a>02088 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02089"></a>02089 <span class="comment">                                                         interrupt. */</span>
<a name="l02090"></a>02090     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a977bb7a10f24d342e216f21db2b8794c">q0_perr</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 6 of the FPA_INT_SUM</span>
<a name="l02091"></a>02091 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02092"></a>02092 <span class="comment">                                                         interrupt. */</span>
<a name="l02093"></a>02093     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a34836d35c14764d22f6c6953f2de3193">q0_coff</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 5 of the FPA_INT_SUM</span>
<a name="l02094"></a>02094 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02095"></a>02095 <span class="comment">                                                         interrupt. */</span>
<a name="l02096"></a>02096     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a12e6196aeac73e4e1b7290420ce7ae56">q0_und</a>                       : 1;  <span class="comment">/**&lt; When set (1) and bit 4 of the FPA_INT_SUM</span>
<a name="l02097"></a>02097 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02098"></a>02098 <span class="comment">                                                         interrupt. */</span>
<a name="l02099"></a>02099     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a0fdcf2e9d07f3cc0cde7da4d0199b3a5">fed1_dbe</a>                     : 1;  <span class="comment">/**&lt; When set (1) and bit 3 of the FPA_INT_SUM</span>
<a name="l02100"></a>02100 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02101"></a>02101 <span class="comment">                                                         interrupt. */</span>
<a name="l02102"></a>02102     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#aaf542884e18da43f7bb2ab9eefc68e34">fed1_sbe</a>                     : 1;  <span class="comment">/**&lt; When set (1) and bit 2 of the FPA_INT_SUM</span>
<a name="l02103"></a>02103 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02104"></a>02104 <span class="comment">                                                         interrupt. */</span>
<a name="l02105"></a>02105     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#afd932df55d72b22cd56436d7479426a8">fed0_dbe</a>                     : 1;  <span class="comment">/**&lt; When set (1) and bit 1 of the FPA_INT_SUM</span>
<a name="l02106"></a>02106 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02107"></a>02107 <span class="comment">                                                         interrupt. */</span>
<a name="l02108"></a>02108     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#ada54f26db25c7bf6ccb537dfc5ea39a5">fed0_sbe</a>                     : 1;  <span class="comment">/**&lt; When set (1) and bit 0 of the FPA_INT_SUM</span>
<a name="l02109"></a>02109 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02110"></a>02110 <span class="comment">                                                         interrupt. */</span>
<a name="l02111"></a>02111 <span class="preprocessor">#else</span>
<a name="l02112"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#ada54f26db25c7bf6ccb537dfc5ea39a5">02112</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#ada54f26db25c7bf6ccb537dfc5ea39a5">fed0_sbe</a>                     : 1;
<a name="l02113"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#afd932df55d72b22cd56436d7479426a8">02113</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#afd932df55d72b22cd56436d7479426a8">fed0_dbe</a>                     : 1;
<a name="l02114"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#aaf542884e18da43f7bb2ab9eefc68e34">02114</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#aaf542884e18da43f7bb2ab9eefc68e34">fed1_sbe</a>                     : 1;
<a name="l02115"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a0fdcf2e9d07f3cc0cde7da4d0199b3a5">02115</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a0fdcf2e9d07f3cc0cde7da4d0199b3a5">fed1_dbe</a>                     : 1;
<a name="l02116"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a12e6196aeac73e4e1b7290420ce7ae56">02116</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a12e6196aeac73e4e1b7290420ce7ae56">q0_und</a>                       : 1;
<a name="l02117"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a34836d35c14764d22f6c6953f2de3193">02117</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a34836d35c14764d22f6c6953f2de3193">q0_coff</a>                      : 1;
<a name="l02118"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a977bb7a10f24d342e216f21db2b8794c">02118</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a977bb7a10f24d342e216f21db2b8794c">q0_perr</a>                      : 1;
<a name="l02119"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a2e39bd496af79b06bc3a3ddb4c8fd9d3">02119</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a2e39bd496af79b06bc3a3ddb4c8fd9d3">q1_und</a>                       : 1;
<a name="l02120"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a2d4b34067fc81c779af770e54a697a00">02120</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a2d4b34067fc81c779af770e54a697a00">q1_coff</a>                      : 1;
<a name="l02121"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#aa940d7c559ec60cda144c65f8ffa67db">02121</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#aa940d7c559ec60cda144c65f8ffa67db">q1_perr</a>                      : 1;
<a name="l02122"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a08944888e7e08654f6c36a830c3cc2d0">02122</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a08944888e7e08654f6c36a830c3cc2d0">q2_und</a>                       : 1;
<a name="l02123"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#ade132d69bb60c50ba3c1a306500c0c47">02123</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#ade132d69bb60c50ba3c1a306500c0c47">q2_coff</a>                      : 1;
<a name="l02124"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a8d7ab24df131127740105281563c456e">02124</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a8d7ab24df131127740105281563c456e">q2_perr</a>                      : 1;
<a name="l02125"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a41463068c1372500e83e5eeb0e7f57f0">02125</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a41463068c1372500e83e5eeb0e7f57f0">q3_und</a>                       : 1;
<a name="l02126"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#abe7abcb7285e1d6e11b57c98233fb757">02126</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#abe7abcb7285e1d6e11b57c98233fb757">q3_coff</a>                      : 1;
<a name="l02127"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a37025fff72bf3bfdd1ccb17445a7da95">02127</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a37025fff72bf3bfdd1ccb17445a7da95">q3_perr</a>                      : 1;
<a name="l02128"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a3a730c218465fd8a56d8de6ceded380c">02128</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a3a730c218465fd8a56d8de6ceded380c">q4_und</a>                       : 1;
<a name="l02129"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a13cfbfcd3d72910481daac1c8176b931">02129</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a13cfbfcd3d72910481daac1c8176b931">q4_coff</a>                      : 1;
<a name="l02130"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a0dabb7576a496c2b157e920a70f827e7">02130</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a0dabb7576a496c2b157e920a70f827e7">q4_perr</a>                      : 1;
<a name="l02131"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#acac157c71b259e0de64593e53b4f73e1">02131</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#acac157c71b259e0de64593e53b4f73e1">q5_und</a>                       : 1;
<a name="l02132"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a1a02d2de59ef3d62582e66598fca7066">02132</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a1a02d2de59ef3d62582e66598fca7066">q5_coff</a>                      : 1;
<a name="l02133"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a284984ea986371b1b32c4aa62b1827cf">02133</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a284984ea986371b1b32c4aa62b1827cf">q5_perr</a>                      : 1;
<a name="l02134"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a4e880edbc030331cddc328978050b869">02134</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a4e880edbc030331cddc328978050b869">q6_und</a>                       : 1;
<a name="l02135"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#abe4ee658f085b72dab2d6e101508d33e">02135</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#abe4ee658f085b72dab2d6e101508d33e">q6_coff</a>                      : 1;
<a name="l02136"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a7e19f32b0b633602ea6257cea30c0c58">02136</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a7e19f32b0b633602ea6257cea30c0c58">q6_perr</a>                      : 1;
<a name="l02137"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#ad754fc82e0e3aaf02c5ee3a55b9a51e3">02137</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#ad754fc82e0e3aaf02c5ee3a55b9a51e3">q7_und</a>                       : 1;
<a name="l02138"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#abd0e21cbf8ab9bfcc8e5db15cce3a7c0">02138</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#abd0e21cbf8ab9bfcc8e5db15cce3a7c0">q7_coff</a>                      : 1;
<a name="l02139"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a6136c565e572722a3460cba58c08f97b">02139</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#a6136c565e572722a3460cba58c08f97b">q7_perr</a>                      : 1;
<a name="l02140"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#ab0e27ee4772fbe2f3a4548ef8a4ff9b6">02140</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html#ab0e27ee4772fbe2f3a4548ef8a4ff9b6">reserved_28_63</a>               : 36;
<a name="l02141"></a>02141 <span class="preprocessor">#endif</span>
<a name="l02142"></a>02142 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__int__enb.html#a7c0f13d485dbad3a83d077a4fcc102f2">cn30xx</a>;
<a name="l02143"></a><a class="code" href="unioncvmx__fpa__int__enb.html#a926f8cc95ab1d390707011bad3d07765">02143</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html">cvmx_fpa_int_enb_cn30xx</a>        <a class="code" href="unioncvmx__fpa__int__enb.html#a926f8cc95ab1d390707011bad3d07765">cn31xx</a>;
<a name="l02144"></a><a class="code" href="unioncvmx__fpa__int__enb.html#a7accc2d00c7e1f3695ed1a2ca0e4d264">02144</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html">cvmx_fpa_int_enb_cn30xx</a>        <a class="code" href="unioncvmx__fpa__int__enb.html#a7accc2d00c7e1f3695ed1a2ca0e4d264">cn38xx</a>;
<a name="l02145"></a><a class="code" href="unioncvmx__fpa__int__enb.html#a928c6d5f8fc873d1b28c05c94544e858">02145</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html">cvmx_fpa_int_enb_cn30xx</a>        <a class="code" href="unioncvmx__fpa__int__enb.html#a928c6d5f8fc873d1b28c05c94544e858">cn38xxp2</a>;
<a name="l02146"></a><a class="code" href="unioncvmx__fpa__int__enb.html#a6277918f787413c21d62f0b0fb2aabf5">02146</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html">cvmx_fpa_int_enb_cn30xx</a>        <a class="code" href="unioncvmx__fpa__int__enb.html#a6277918f787413c21d62f0b0fb2aabf5">cn50xx</a>;
<a name="l02147"></a><a class="code" href="unioncvmx__fpa__int__enb.html#aba2df9aa21bf0b6a02f4b7ed14d60d3c">02147</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html">cvmx_fpa_int_enb_cn30xx</a>        <a class="code" href="unioncvmx__fpa__int__enb.html#aba2df9aa21bf0b6a02f4b7ed14d60d3c">cn52xx</a>;
<a name="l02148"></a><a class="code" href="unioncvmx__fpa__int__enb.html#a223ed14d9ef7669a54a0ccff1eec014c">02148</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html">cvmx_fpa_int_enb_cn30xx</a>        <a class="code" href="unioncvmx__fpa__int__enb.html#a223ed14d9ef7669a54a0ccff1eec014c">cn52xxp1</a>;
<a name="l02149"></a><a class="code" href="unioncvmx__fpa__int__enb.html#ab846069fbee5b1253296bb7e07bb8112">02149</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html">cvmx_fpa_int_enb_cn30xx</a>        <a class="code" href="unioncvmx__fpa__int__enb.html#ab846069fbee5b1253296bb7e07bb8112">cn56xx</a>;
<a name="l02150"></a><a class="code" href="unioncvmx__fpa__int__enb.html#a6b0f35b09ac549a4f2b07b503cca1a6a">02150</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html">cvmx_fpa_int_enb_cn30xx</a>        <a class="code" href="unioncvmx__fpa__int__enb.html#a6b0f35b09ac549a4f2b07b503cca1a6a">cn56xxp1</a>;
<a name="l02151"></a><a class="code" href="unioncvmx__fpa__int__enb.html#ad7b9b196884658431b063d22068bba52">02151</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html">cvmx_fpa_int_enb_cn30xx</a>        <a class="code" href="unioncvmx__fpa__int__enb.html#ad7b9b196884658431b063d22068bba52">cn58xx</a>;
<a name="l02152"></a><a class="code" href="unioncvmx__fpa__int__enb.html#a398d5d433ce62f359ee6cb0663faa4ca">02152</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html">cvmx_fpa_int_enb_cn30xx</a>        <a class="code" href="unioncvmx__fpa__int__enb.html#a398d5d433ce62f359ee6cb0663faa4ca">cn58xxp1</a>;
<a name="l02153"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html">02153</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html">cvmx_fpa_int_enb_cn61xx</a> {
<a name="l02154"></a>02154 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02155"></a>02155 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#af04198a6c9a7e9ae013108574df393bf">reserved_50_63</a>               : 14;
<a name="l02156"></a>02156     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#aa6921003471b7619a18ea569e37f6da7">paddr_e</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 49 of the FPA_INT_SUM</span>
<a name="l02157"></a>02157 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02158"></a>02158 <span class="comment">                                                         interrupt. */</span>
<a name="l02159"></a>02159     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a099cf28ee1baee3958a206ef22b3c205">res_44</a>                       : 5;  <span class="comment">/**&lt; Reserved */</span>
<a name="l02160"></a>02160     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a22319c64ce575de111ae434bef1765f6">free7</a>                        : 1;  <span class="comment">/**&lt; When set (1) and bit 43 of the FPA_INT_SUM</span>
<a name="l02161"></a>02161 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02162"></a>02162 <span class="comment">                                                         interrupt. */</span>
<a name="l02163"></a>02163     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#af985cd38c6dfea992cde441b8473c6b2">free6</a>                        : 1;  <span class="comment">/**&lt; When set (1) and bit 42 of the FPA_INT_SUM</span>
<a name="l02164"></a>02164 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02165"></a>02165 <span class="comment">                                                         interrupt. */</span>
<a name="l02166"></a>02166     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#aa8ddf2a313e4fb0d3b479d8dd813e936">free5</a>                        : 1;  <span class="comment">/**&lt; When set (1) and bit 41 of the FPA_INT_SUM</span>
<a name="l02167"></a>02167 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02168"></a>02168 <span class="comment">                                                         interrupt. */</span>
<a name="l02169"></a>02169     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a8c8439f1aeadc3e10c79e2af4d41f138">free4</a>                        : 1;  <span class="comment">/**&lt; When set (1) and bit 40 of the FPA_INT_SUM</span>
<a name="l02170"></a>02170 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02171"></a>02171 <span class="comment">                                                         interrupt. */</span>
<a name="l02172"></a>02172     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a37d27bf0f2e52e7af66dbcb1b11f5f7d">free3</a>                        : 1;  <span class="comment">/**&lt; When set (1) and bit 39 of the FPA_INT_SUM</span>
<a name="l02173"></a>02173 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02174"></a>02174 <span class="comment">                                                         interrupt. */</span>
<a name="l02175"></a>02175     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#ab7e619f9056fe72ff336359c87e814eb">free2</a>                        : 1;  <span class="comment">/**&lt; When set (1) and bit 38 of the FPA_INT_SUM</span>
<a name="l02176"></a>02176 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02177"></a>02177 <span class="comment">                                                         interrupt. */</span>
<a name="l02178"></a>02178     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a158aeeeaed25b9053259108c50840a95">free1</a>                        : 1;  <span class="comment">/**&lt; When set (1) and bit 37 of the FPA_INT_SUM</span>
<a name="l02179"></a>02179 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02180"></a>02180 <span class="comment">                                                         interrupt. */</span>
<a name="l02181"></a>02181     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a16823720394afb2df19eb74223d5dad1">free0</a>                        : 1;  <span class="comment">/**&lt; When set (1) and bit 36 of the FPA_INT_SUM</span>
<a name="l02182"></a>02182 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02183"></a>02183 <span class="comment">                                                         interrupt. */</span>
<a name="l02184"></a>02184     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a0950fc1f5e145d3863b5af8988b2065c">pool7th</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 35 of the FPA_INT_SUM</span>
<a name="l02185"></a>02185 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02186"></a>02186 <span class="comment">                                                         interrupt. */</span>
<a name="l02187"></a>02187     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a9c919592e4f3b0a33157af85b9ca76e9">pool6th</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 34 of the FPA_INT_SUM</span>
<a name="l02188"></a>02188 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02189"></a>02189 <span class="comment">                                                         interrupt. */</span>
<a name="l02190"></a>02190     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a1d1aa74b1e855209d3518d407e503fdf">pool5th</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 33 of the FPA_INT_SUM</span>
<a name="l02191"></a>02191 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02192"></a>02192 <span class="comment">                                                         interrupt. */</span>
<a name="l02193"></a>02193     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a2fc530945be382b2a4854ba8ff258b78">pool4th</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 32 of the FPA_INT_SUM</span>
<a name="l02194"></a>02194 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02195"></a>02195 <span class="comment">                                                         interrupt. */</span>
<a name="l02196"></a>02196     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#aa154e59c3434e78c9fdf55d958b1b3c4">pool3th</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 31 of the FPA_INT_SUM</span>
<a name="l02197"></a>02197 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02198"></a>02198 <span class="comment">                                                         interrupt. */</span>
<a name="l02199"></a>02199     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#abcfca03a8660b2e0cf7b2814243a8740">pool2th</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 30 of the FPA_INT_SUM</span>
<a name="l02200"></a>02200 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02201"></a>02201 <span class="comment">                                                         interrupt. */</span>
<a name="l02202"></a>02202     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a5ba420b52ee78d47dee78486286dc5a4">pool1th</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 29 of the FPA_INT_SUM</span>
<a name="l02203"></a>02203 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02204"></a>02204 <span class="comment">                                                         interrupt. */</span>
<a name="l02205"></a>02205     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a0eac721802efc85679097925d87a606e">pool0th</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 28 of the FPA_INT_SUM</span>
<a name="l02206"></a>02206 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02207"></a>02207 <span class="comment">                                                         interrupt. */</span>
<a name="l02208"></a>02208     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#adf539f70aeccba0bc6415543213381d7">q7_perr</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 27 of the FPA_INT_SUM</span>
<a name="l02209"></a>02209 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02210"></a>02210 <span class="comment">                                                         interrupt. */</span>
<a name="l02211"></a>02211     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#afc5e4098eaf71898c146c9270d15a6df">q7_coff</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 26 of the FPA_INT_SUM</span>
<a name="l02212"></a>02212 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02213"></a>02213 <span class="comment">                                                         interrupt. */</span>
<a name="l02214"></a>02214     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a0e92bd2e9d7c0e80dad9948fc70a9804">q7_und</a>                       : 1;  <span class="comment">/**&lt; When set (1) and bit 25 of the FPA_INT_SUM</span>
<a name="l02215"></a>02215 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02216"></a>02216 <span class="comment">                                                         interrupt. */</span>
<a name="l02217"></a>02217     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a6f6816a612f063f9e427252ecf312f39">q6_perr</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 24 of the FPA_INT_SUM</span>
<a name="l02218"></a>02218 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02219"></a>02219 <span class="comment">                                                         interrupt. */</span>
<a name="l02220"></a>02220     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a9375116b2358d7e90c4bfde11d8f1aa1">q6_coff</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 23 of the FPA_INT_SUM</span>
<a name="l02221"></a>02221 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02222"></a>02222 <span class="comment">                                                         interrupt. */</span>
<a name="l02223"></a>02223     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a3fa2146b14dee27b769599bec843bba4">q6_und</a>                       : 1;  <span class="comment">/**&lt; When set (1) and bit 22 of the FPA_INT_SUM</span>
<a name="l02224"></a>02224 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02225"></a>02225 <span class="comment">                                                         interrupt. */</span>
<a name="l02226"></a>02226     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#acffff21396f46c94f36f78a0dc482522">q5_perr</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 21 of the FPA_INT_SUM</span>
<a name="l02227"></a>02227 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02228"></a>02228 <span class="comment">                                                         interrupt. */</span>
<a name="l02229"></a>02229     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a8a3277a10ab62e4f68e31fdcd41ff9bb">q5_coff</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 20 of the FPA_INT_SUM</span>
<a name="l02230"></a>02230 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02231"></a>02231 <span class="comment">                                                         interrupt. */</span>
<a name="l02232"></a>02232     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a99b28e078c78122958500d6534ce9422">q5_und</a>                       : 1;  <span class="comment">/**&lt; When set (1) and bit 19 of the FPA_INT_SUM</span>
<a name="l02233"></a>02233 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02234"></a>02234 <span class="comment">                                                         interrupt. */</span>
<a name="l02235"></a>02235     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a35aef65792f5a8ebc4e3c1b1fccadadb">q4_perr</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 18 of the FPA_INT_SUM</span>
<a name="l02236"></a>02236 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02237"></a>02237 <span class="comment">                                                         interrupt. */</span>
<a name="l02238"></a>02238     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#ae7e50c09b319b3621922328aef77dcb3">q4_coff</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 17 of the FPA_INT_SUM</span>
<a name="l02239"></a>02239 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02240"></a>02240 <span class="comment">                                                         interrupt. */</span>
<a name="l02241"></a>02241     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a4a7ceaa45812bcf8a2984a7d646e7062">q4_und</a>                       : 1;  <span class="comment">/**&lt; When set (1) and bit 16 of the FPA_INT_SUM</span>
<a name="l02242"></a>02242 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02243"></a>02243 <span class="comment">                                                         interrupt. */</span>
<a name="l02244"></a>02244     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a3cbd90ffdab7a52a06d2efe1dd56817a">q3_perr</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 15 of the FPA_INT_SUM</span>
<a name="l02245"></a>02245 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02246"></a>02246 <span class="comment">                                                         interrupt. */</span>
<a name="l02247"></a>02247     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a15edee8671599c85185d166f1cc2e9f6">q3_coff</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 14 of the FPA_INT_SUM</span>
<a name="l02248"></a>02248 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02249"></a>02249 <span class="comment">                                                         interrupt. */</span>
<a name="l02250"></a>02250     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a96377f7e12076782af0a955e9a839432">q3_und</a>                       : 1;  <span class="comment">/**&lt; When set (1) and bit 13 of the FPA_INT_SUM</span>
<a name="l02251"></a>02251 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02252"></a>02252 <span class="comment">                                                         interrupt. */</span>
<a name="l02253"></a>02253     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a7a5523cd1c3679d0d8c6a9aa72352d82">q2_perr</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 12 of the FPA_INT_SUM</span>
<a name="l02254"></a>02254 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02255"></a>02255 <span class="comment">                                                         interrupt. */</span>
<a name="l02256"></a>02256     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#ad426d2060e961a6c36f333616fd6e076">q2_coff</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 11 of the FPA_INT_SUM</span>
<a name="l02257"></a>02257 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02258"></a>02258 <span class="comment">                                                         interrupt. */</span>
<a name="l02259"></a>02259     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#aa84583b620ca8de73d7fe058bc1dbb17">q2_und</a>                       : 1;  <span class="comment">/**&lt; When set (1) and bit 10 of the FPA_INT_SUM</span>
<a name="l02260"></a>02260 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02261"></a>02261 <span class="comment">                                                         interrupt. */</span>
<a name="l02262"></a>02262     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#aae06a18e23cd9923a71c757a07059bfc">q1_perr</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 9 of the FPA_INT_SUM</span>
<a name="l02263"></a>02263 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02264"></a>02264 <span class="comment">                                                         interrupt. */</span>
<a name="l02265"></a>02265     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a91e584623504ca1e5631940cb2d330f1">q1_coff</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 8 of the FPA_INT_SUM</span>
<a name="l02266"></a>02266 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02267"></a>02267 <span class="comment">                                                         interrupt. */</span>
<a name="l02268"></a>02268     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a27b9f4faa0a9ce2017a4eeb708131fe1">q1_und</a>                       : 1;  <span class="comment">/**&lt; When set (1) and bit 7 of the FPA_INT_SUM</span>
<a name="l02269"></a>02269 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02270"></a>02270 <span class="comment">                                                         interrupt. */</span>
<a name="l02271"></a>02271     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#af22e11b6ca8c05db6d2f1cde430d05e5">q0_perr</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 6 of the FPA_INT_SUM</span>
<a name="l02272"></a>02272 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02273"></a>02273 <span class="comment">                                                         interrupt. */</span>
<a name="l02274"></a>02274     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a0028f22f3957a3c588ec00941045d2d5">q0_coff</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 5 of the FPA_INT_SUM</span>
<a name="l02275"></a>02275 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02276"></a>02276 <span class="comment">                                                         interrupt. */</span>
<a name="l02277"></a>02277     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a575198dd6715b987f1b23474c41f4a7e">q0_und</a>                       : 1;  <span class="comment">/**&lt; When set (1) and bit 4 of the FPA_INT_SUM</span>
<a name="l02278"></a>02278 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02279"></a>02279 <span class="comment">                                                         interrupt. */</span>
<a name="l02280"></a>02280     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a53fc1c879dd73b5a564ab9c2dd5f476c">fed1_dbe</a>                     : 1;  <span class="comment">/**&lt; When set (1) and bit 3 of the FPA_INT_SUM</span>
<a name="l02281"></a>02281 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02282"></a>02282 <span class="comment">                                                         interrupt. */</span>
<a name="l02283"></a>02283     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#ae6a63690febf59cae081ff14f25deb4d">fed1_sbe</a>                     : 1;  <span class="comment">/**&lt; When set (1) and bit 2 of the FPA_INT_SUM</span>
<a name="l02284"></a>02284 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02285"></a>02285 <span class="comment">                                                         interrupt. */</span>
<a name="l02286"></a>02286     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a0d15dcc81af75fb81e341d435176ff76">fed0_dbe</a>                     : 1;  <span class="comment">/**&lt; When set (1) and bit 1 of the FPA_INT_SUM</span>
<a name="l02287"></a>02287 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02288"></a>02288 <span class="comment">                                                         interrupt. */</span>
<a name="l02289"></a>02289     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a3b23e3278cdcbb28868b8a3555232c3c">fed0_sbe</a>                     : 1;  <span class="comment">/**&lt; When set (1) and bit 0 of the FPA_INT_SUM</span>
<a name="l02290"></a>02290 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02291"></a>02291 <span class="comment">                                                         interrupt. */</span>
<a name="l02292"></a>02292 <span class="preprocessor">#else</span>
<a name="l02293"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a3b23e3278cdcbb28868b8a3555232c3c">02293</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a3b23e3278cdcbb28868b8a3555232c3c">fed0_sbe</a>                     : 1;
<a name="l02294"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a0d15dcc81af75fb81e341d435176ff76">02294</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a0d15dcc81af75fb81e341d435176ff76">fed0_dbe</a>                     : 1;
<a name="l02295"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#ae6a63690febf59cae081ff14f25deb4d">02295</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#ae6a63690febf59cae081ff14f25deb4d">fed1_sbe</a>                     : 1;
<a name="l02296"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a53fc1c879dd73b5a564ab9c2dd5f476c">02296</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a53fc1c879dd73b5a564ab9c2dd5f476c">fed1_dbe</a>                     : 1;
<a name="l02297"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a575198dd6715b987f1b23474c41f4a7e">02297</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a575198dd6715b987f1b23474c41f4a7e">q0_und</a>                       : 1;
<a name="l02298"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a0028f22f3957a3c588ec00941045d2d5">02298</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a0028f22f3957a3c588ec00941045d2d5">q0_coff</a>                      : 1;
<a name="l02299"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#af22e11b6ca8c05db6d2f1cde430d05e5">02299</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#af22e11b6ca8c05db6d2f1cde430d05e5">q0_perr</a>                      : 1;
<a name="l02300"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a27b9f4faa0a9ce2017a4eeb708131fe1">02300</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a27b9f4faa0a9ce2017a4eeb708131fe1">q1_und</a>                       : 1;
<a name="l02301"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a91e584623504ca1e5631940cb2d330f1">02301</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a91e584623504ca1e5631940cb2d330f1">q1_coff</a>                      : 1;
<a name="l02302"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#aae06a18e23cd9923a71c757a07059bfc">02302</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#aae06a18e23cd9923a71c757a07059bfc">q1_perr</a>                      : 1;
<a name="l02303"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#aa84583b620ca8de73d7fe058bc1dbb17">02303</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#aa84583b620ca8de73d7fe058bc1dbb17">q2_und</a>                       : 1;
<a name="l02304"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#ad426d2060e961a6c36f333616fd6e076">02304</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#ad426d2060e961a6c36f333616fd6e076">q2_coff</a>                      : 1;
<a name="l02305"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a7a5523cd1c3679d0d8c6a9aa72352d82">02305</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a7a5523cd1c3679d0d8c6a9aa72352d82">q2_perr</a>                      : 1;
<a name="l02306"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a96377f7e12076782af0a955e9a839432">02306</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a96377f7e12076782af0a955e9a839432">q3_und</a>                       : 1;
<a name="l02307"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a15edee8671599c85185d166f1cc2e9f6">02307</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a15edee8671599c85185d166f1cc2e9f6">q3_coff</a>                      : 1;
<a name="l02308"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a3cbd90ffdab7a52a06d2efe1dd56817a">02308</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a3cbd90ffdab7a52a06d2efe1dd56817a">q3_perr</a>                      : 1;
<a name="l02309"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a4a7ceaa45812bcf8a2984a7d646e7062">02309</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a4a7ceaa45812bcf8a2984a7d646e7062">q4_und</a>                       : 1;
<a name="l02310"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#ae7e50c09b319b3621922328aef77dcb3">02310</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#ae7e50c09b319b3621922328aef77dcb3">q4_coff</a>                      : 1;
<a name="l02311"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a35aef65792f5a8ebc4e3c1b1fccadadb">02311</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a35aef65792f5a8ebc4e3c1b1fccadadb">q4_perr</a>                      : 1;
<a name="l02312"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a99b28e078c78122958500d6534ce9422">02312</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a99b28e078c78122958500d6534ce9422">q5_und</a>                       : 1;
<a name="l02313"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a8a3277a10ab62e4f68e31fdcd41ff9bb">02313</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a8a3277a10ab62e4f68e31fdcd41ff9bb">q5_coff</a>                      : 1;
<a name="l02314"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#acffff21396f46c94f36f78a0dc482522">02314</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#acffff21396f46c94f36f78a0dc482522">q5_perr</a>                      : 1;
<a name="l02315"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a3fa2146b14dee27b769599bec843bba4">02315</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a3fa2146b14dee27b769599bec843bba4">q6_und</a>                       : 1;
<a name="l02316"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a9375116b2358d7e90c4bfde11d8f1aa1">02316</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a9375116b2358d7e90c4bfde11d8f1aa1">q6_coff</a>                      : 1;
<a name="l02317"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a6f6816a612f063f9e427252ecf312f39">02317</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a6f6816a612f063f9e427252ecf312f39">q6_perr</a>                      : 1;
<a name="l02318"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a0e92bd2e9d7c0e80dad9948fc70a9804">02318</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a0e92bd2e9d7c0e80dad9948fc70a9804">q7_und</a>                       : 1;
<a name="l02319"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#afc5e4098eaf71898c146c9270d15a6df">02319</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#afc5e4098eaf71898c146c9270d15a6df">q7_coff</a>                      : 1;
<a name="l02320"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#adf539f70aeccba0bc6415543213381d7">02320</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#adf539f70aeccba0bc6415543213381d7">q7_perr</a>                      : 1;
<a name="l02321"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a0eac721802efc85679097925d87a606e">02321</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a0eac721802efc85679097925d87a606e">pool0th</a>                      : 1;
<a name="l02322"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a5ba420b52ee78d47dee78486286dc5a4">02322</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a5ba420b52ee78d47dee78486286dc5a4">pool1th</a>                      : 1;
<a name="l02323"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#abcfca03a8660b2e0cf7b2814243a8740">02323</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#abcfca03a8660b2e0cf7b2814243a8740">pool2th</a>                      : 1;
<a name="l02324"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#aa154e59c3434e78c9fdf55d958b1b3c4">02324</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#aa154e59c3434e78c9fdf55d958b1b3c4">pool3th</a>                      : 1;
<a name="l02325"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a2fc530945be382b2a4854ba8ff258b78">02325</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a2fc530945be382b2a4854ba8ff258b78">pool4th</a>                      : 1;
<a name="l02326"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a1d1aa74b1e855209d3518d407e503fdf">02326</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a1d1aa74b1e855209d3518d407e503fdf">pool5th</a>                      : 1;
<a name="l02327"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a9c919592e4f3b0a33157af85b9ca76e9">02327</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a9c919592e4f3b0a33157af85b9ca76e9">pool6th</a>                      : 1;
<a name="l02328"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a0950fc1f5e145d3863b5af8988b2065c">02328</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a0950fc1f5e145d3863b5af8988b2065c">pool7th</a>                      : 1;
<a name="l02329"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a16823720394afb2df19eb74223d5dad1">02329</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a16823720394afb2df19eb74223d5dad1">free0</a>                        : 1;
<a name="l02330"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a158aeeeaed25b9053259108c50840a95">02330</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a158aeeeaed25b9053259108c50840a95">free1</a>                        : 1;
<a name="l02331"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#ab7e619f9056fe72ff336359c87e814eb">02331</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#ab7e619f9056fe72ff336359c87e814eb">free2</a>                        : 1;
<a name="l02332"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a37d27bf0f2e52e7af66dbcb1b11f5f7d">02332</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a37d27bf0f2e52e7af66dbcb1b11f5f7d">free3</a>                        : 1;
<a name="l02333"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a8c8439f1aeadc3e10c79e2af4d41f138">02333</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a8c8439f1aeadc3e10c79e2af4d41f138">free4</a>                        : 1;
<a name="l02334"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#aa8ddf2a313e4fb0d3b479d8dd813e936">02334</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#aa8ddf2a313e4fb0d3b479d8dd813e936">free5</a>                        : 1;
<a name="l02335"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#af985cd38c6dfea992cde441b8473c6b2">02335</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#af985cd38c6dfea992cde441b8473c6b2">free6</a>                        : 1;
<a name="l02336"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a22319c64ce575de111ae434bef1765f6">02336</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a22319c64ce575de111ae434bef1765f6">free7</a>                        : 1;
<a name="l02337"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a099cf28ee1baee3958a206ef22b3c205">02337</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#a099cf28ee1baee3958a206ef22b3c205">res_44</a>                       : 5;
<a name="l02338"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#aa6921003471b7619a18ea569e37f6da7">02338</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#aa6921003471b7619a18ea569e37f6da7">paddr_e</a>                      : 1;
<a name="l02339"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#af04198a6c9a7e9ae013108574df393bf">02339</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html#af04198a6c9a7e9ae013108574df393bf">reserved_50_63</a>               : 14;
<a name="l02340"></a>02340 <span class="preprocessor">#endif</span>
<a name="l02341"></a>02341 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__int__enb.html#a92369dfdeb8c9fbcb05bde99b5e0c012">cn61xx</a>;
<a name="l02342"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html">02342</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html">cvmx_fpa_int_enb_cn63xx</a> {
<a name="l02343"></a>02343 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02344"></a>02344 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a01623c54295b9976f6aacfc18e00178b">reserved_44_63</a>               : 20;
<a name="l02345"></a>02345     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#ae5df061f0b4ab5abd242cce9bf590df1">free7</a>                        : 1;  <span class="comment">/**&lt; When set (1) and bit 43 of the FPA_INT_SUM</span>
<a name="l02346"></a>02346 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02347"></a>02347 <span class="comment">                                                         interrupt. */</span>
<a name="l02348"></a>02348     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#ac84c0c17fbcaff20351f38614752539c">free6</a>                        : 1;  <span class="comment">/**&lt; When set (1) and bit 42 of the FPA_INT_SUM</span>
<a name="l02349"></a>02349 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02350"></a>02350 <span class="comment">                                                         interrupt. */</span>
<a name="l02351"></a>02351     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#ad1190eab498273753c75cb2869eb610f">free5</a>                        : 1;  <span class="comment">/**&lt; When set (1) and bit 41 of the FPA_INT_SUM</span>
<a name="l02352"></a>02352 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02353"></a>02353 <span class="comment">                                                         interrupt. */</span>
<a name="l02354"></a>02354     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a267568b6c5d70e7cec72b4c63a4f2732">free4</a>                        : 1;  <span class="comment">/**&lt; When set (1) and bit 40 of the FPA_INT_SUM</span>
<a name="l02355"></a>02355 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02356"></a>02356 <span class="comment">                                                         interrupt. */</span>
<a name="l02357"></a>02357     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a078361ddc933164dbe4f552683125e32">free3</a>                        : 1;  <span class="comment">/**&lt; When set (1) and bit 39 of the FPA_INT_SUM</span>
<a name="l02358"></a>02358 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02359"></a>02359 <span class="comment">                                                         interrupt. */</span>
<a name="l02360"></a>02360     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#aa4c966916b26343dbe75fdc935ae0735">free2</a>                        : 1;  <span class="comment">/**&lt; When set (1) and bit 38 of the FPA_INT_SUM</span>
<a name="l02361"></a>02361 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02362"></a>02362 <span class="comment">                                                         interrupt. */</span>
<a name="l02363"></a>02363     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#ab2234608b6c2d99edd69b819a8f562a7">free1</a>                        : 1;  <span class="comment">/**&lt; When set (1) and bit 37 of the FPA_INT_SUM</span>
<a name="l02364"></a>02364 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02365"></a>02365 <span class="comment">                                                         interrupt. */</span>
<a name="l02366"></a>02366     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a495d281a586cb4bea4b7e6a5b1c6a416">free0</a>                        : 1;  <span class="comment">/**&lt; When set (1) and bit 36 of the FPA_INT_SUM</span>
<a name="l02367"></a>02367 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02368"></a>02368 <span class="comment">                                                         interrupt. */</span>
<a name="l02369"></a>02369     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#abd00a8bda56cdfb6085ff2119fd3eea8">pool7th</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 35 of the FPA_INT_SUM</span>
<a name="l02370"></a>02370 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02371"></a>02371 <span class="comment">                                                         interrupt. */</span>
<a name="l02372"></a>02372     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a3a13b14f346d433ea713704890b93c66">pool6th</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 34 of the FPA_INT_SUM</span>
<a name="l02373"></a>02373 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02374"></a>02374 <span class="comment">                                                         interrupt. */</span>
<a name="l02375"></a>02375     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a0d3d66909a3653dad1182e41f922f5ce">pool5th</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 33 of the FPA_INT_SUM</span>
<a name="l02376"></a>02376 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02377"></a>02377 <span class="comment">                                                         interrupt. */</span>
<a name="l02378"></a>02378     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a221ac4e4e740679357802718cc20e0de">pool4th</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 32 of the FPA_INT_SUM</span>
<a name="l02379"></a>02379 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02380"></a>02380 <span class="comment">                                                         interrupt. */</span>
<a name="l02381"></a>02381     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a7320e375656f23d5a571cd31dc640bd8">pool3th</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 31 of the FPA_INT_SUM</span>
<a name="l02382"></a>02382 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02383"></a>02383 <span class="comment">                                                         interrupt. */</span>
<a name="l02384"></a>02384     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a75feb9eb7e8d30ece589270494c5429f">pool2th</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 30 of the FPA_INT_SUM</span>
<a name="l02385"></a>02385 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02386"></a>02386 <span class="comment">                                                         interrupt. */</span>
<a name="l02387"></a>02387     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#aa37efc20010e8c8e9ecb959ac2326984">pool1th</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 29 of the FPA_INT_SUM</span>
<a name="l02388"></a>02388 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02389"></a>02389 <span class="comment">                                                         interrupt. */</span>
<a name="l02390"></a>02390     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a3189016cf463f0efba1b121dfc60809f">pool0th</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 28 of the FPA_INT_SUM</span>
<a name="l02391"></a>02391 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02392"></a>02392 <span class="comment">                                                         interrupt. */</span>
<a name="l02393"></a>02393     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a11ed0be7c743871777746f4f866e06fa">q7_perr</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 27 of the FPA_INT_SUM</span>
<a name="l02394"></a>02394 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02395"></a>02395 <span class="comment">                                                         interrupt. */</span>
<a name="l02396"></a>02396     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#aa204120ebf5c8d5f344a5672adf0c0a8">q7_coff</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 26 of the FPA_INT_SUM</span>
<a name="l02397"></a>02397 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02398"></a>02398 <span class="comment">                                                         interrupt. */</span>
<a name="l02399"></a>02399     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#ab418ec951360bb7c4b49dd4ec5de151d">q7_und</a>                       : 1;  <span class="comment">/**&lt; When set (1) and bit 25 of the FPA_INT_SUM</span>
<a name="l02400"></a>02400 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02401"></a>02401 <span class="comment">                                                         interrupt. */</span>
<a name="l02402"></a>02402     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a829d5d062037fe05a0df7b8c5468b56d">q6_perr</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 24 of the FPA_INT_SUM</span>
<a name="l02403"></a>02403 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02404"></a>02404 <span class="comment">                                                         interrupt. */</span>
<a name="l02405"></a>02405     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a3ede0a277388b68e48675b1cc4591392">q6_coff</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 23 of the FPA_INT_SUM</span>
<a name="l02406"></a>02406 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02407"></a>02407 <span class="comment">                                                         interrupt. */</span>
<a name="l02408"></a>02408     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#ae389843fab9c33d2ff5267caf74e6a5f">q6_und</a>                       : 1;  <span class="comment">/**&lt; When set (1) and bit 22 of the FPA_INT_SUM</span>
<a name="l02409"></a>02409 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02410"></a>02410 <span class="comment">                                                         interrupt. */</span>
<a name="l02411"></a>02411     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#af57715b10a98c82d878f05a0d096ee59">q5_perr</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 21 of the FPA_INT_SUM</span>
<a name="l02412"></a>02412 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02413"></a>02413 <span class="comment">                                                         interrupt. */</span>
<a name="l02414"></a>02414     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a5acc3748717092705bf0230474c2fc79">q5_coff</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 20 of the FPA_INT_SUM</span>
<a name="l02415"></a>02415 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02416"></a>02416 <span class="comment">                                                         interrupt. */</span>
<a name="l02417"></a>02417     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#aa5da50128709a7741ac79c271d7955fc">q5_und</a>                       : 1;  <span class="comment">/**&lt; When set (1) and bit 19 of the FPA_INT_SUM</span>
<a name="l02418"></a>02418 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02419"></a>02419 <span class="comment">                                                         interrupt. */</span>
<a name="l02420"></a>02420     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a769ccc9b66cab27d8568d75d6f9b9c69">q4_perr</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 18 of the FPA_INT_SUM</span>
<a name="l02421"></a>02421 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02422"></a>02422 <span class="comment">                                                         interrupt. */</span>
<a name="l02423"></a>02423     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a8a626ee77d307859899827b47bb30c81">q4_coff</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 17 of the FPA_INT_SUM</span>
<a name="l02424"></a>02424 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02425"></a>02425 <span class="comment">                                                         interrupt. */</span>
<a name="l02426"></a>02426     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a4715a8584467f08ffd1ee8269f7578ad">q4_und</a>                       : 1;  <span class="comment">/**&lt; When set (1) and bit 16 of the FPA_INT_SUM</span>
<a name="l02427"></a>02427 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02428"></a>02428 <span class="comment">                                                         interrupt. */</span>
<a name="l02429"></a>02429     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#acfb289f09e2bb7d172fbc9fad8b13cb4">q3_perr</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 15 of the FPA_INT_SUM</span>
<a name="l02430"></a>02430 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02431"></a>02431 <span class="comment">                                                         interrupt. */</span>
<a name="l02432"></a>02432     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a316804d971a2c2756bd34c61bc2bfacf">q3_coff</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 14 of the FPA_INT_SUM</span>
<a name="l02433"></a>02433 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02434"></a>02434 <span class="comment">                                                         interrupt. */</span>
<a name="l02435"></a>02435     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#af6e323a988106f139991eedff8dfa8dc">q3_und</a>                       : 1;  <span class="comment">/**&lt; When set (1) and bit 13 of the FPA_INT_SUM</span>
<a name="l02436"></a>02436 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02437"></a>02437 <span class="comment">                                                         interrupt. */</span>
<a name="l02438"></a>02438     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#aaaaba37d9a71d69f59effc6b0892cd14">q2_perr</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 12 of the FPA_INT_SUM</span>
<a name="l02439"></a>02439 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02440"></a>02440 <span class="comment">                                                         interrupt. */</span>
<a name="l02441"></a>02441     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a3ba53bfc0b57d91560d78c28294fd02d">q2_coff</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 11 of the FPA_INT_SUM</span>
<a name="l02442"></a>02442 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02443"></a>02443 <span class="comment">                                                         interrupt. */</span>
<a name="l02444"></a>02444     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#afa6f23ad2eda2bb96c88e4f189991f88">q2_und</a>                       : 1;  <span class="comment">/**&lt; When set (1) and bit 10 of the FPA_INT_SUM</span>
<a name="l02445"></a>02445 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02446"></a>02446 <span class="comment">                                                         interrupt. */</span>
<a name="l02447"></a>02447     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a0ed868d6121b27b0dcacf2283771c9fa">q1_perr</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 9 of the FPA_INT_SUM</span>
<a name="l02448"></a>02448 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02449"></a>02449 <span class="comment">                                                         interrupt. */</span>
<a name="l02450"></a>02450     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#aedcb9a4c7c07925c488c11c0be92255c">q1_coff</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 8 of the FPA_INT_SUM</span>
<a name="l02451"></a>02451 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02452"></a>02452 <span class="comment">                                                         interrupt. */</span>
<a name="l02453"></a>02453     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#aa5400cc231ce3a436c11c272ef3c278d">q1_und</a>                       : 1;  <span class="comment">/**&lt; When set (1) and bit 7 of the FPA_INT_SUM</span>
<a name="l02454"></a>02454 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02455"></a>02455 <span class="comment">                                                         interrupt. */</span>
<a name="l02456"></a>02456     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a7b7c644fe89438620dd34189e2a8760a">q0_perr</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 6 of the FPA_INT_SUM</span>
<a name="l02457"></a>02457 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02458"></a>02458 <span class="comment">                                                         interrupt. */</span>
<a name="l02459"></a>02459     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a5b7b6920286eebd72ad04d660f141995">q0_coff</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 5 of the FPA_INT_SUM</span>
<a name="l02460"></a>02460 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02461"></a>02461 <span class="comment">                                                         interrupt. */</span>
<a name="l02462"></a>02462     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a72b21459453c7b287beeb879d23360f1">q0_und</a>                       : 1;  <span class="comment">/**&lt; When set (1) and bit 4 of the FPA_INT_SUM</span>
<a name="l02463"></a>02463 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02464"></a>02464 <span class="comment">                                                         interrupt. */</span>
<a name="l02465"></a>02465     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#aa4db7aaecf5b4e4f9ded0c8f7f68cdb4">fed1_dbe</a>                     : 1;  <span class="comment">/**&lt; When set (1) and bit 3 of the FPA_INT_SUM</span>
<a name="l02466"></a>02466 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02467"></a>02467 <span class="comment">                                                         interrupt. */</span>
<a name="l02468"></a>02468     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a62fdcab52ecce1c0e37ced172e745d97">fed1_sbe</a>                     : 1;  <span class="comment">/**&lt; When set (1) and bit 2 of the FPA_INT_SUM</span>
<a name="l02469"></a>02469 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02470"></a>02470 <span class="comment">                                                         interrupt. */</span>
<a name="l02471"></a>02471     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#ae23222398df0bf6b30ac4ac4b33dbdef">fed0_dbe</a>                     : 1;  <span class="comment">/**&lt; When set (1) and bit 1 of the FPA_INT_SUM</span>
<a name="l02472"></a>02472 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02473"></a>02473 <span class="comment">                                                         interrupt. */</span>
<a name="l02474"></a>02474     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a79f1c38e3a97c91cab5bc7786a276b53">fed0_sbe</a>                     : 1;  <span class="comment">/**&lt; When set (1) and bit 0 of the FPA_INT_SUM</span>
<a name="l02475"></a>02475 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02476"></a>02476 <span class="comment">                                                         interrupt. */</span>
<a name="l02477"></a>02477 <span class="preprocessor">#else</span>
<a name="l02478"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a79f1c38e3a97c91cab5bc7786a276b53">02478</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a79f1c38e3a97c91cab5bc7786a276b53">fed0_sbe</a>                     : 1;
<a name="l02479"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#ae23222398df0bf6b30ac4ac4b33dbdef">02479</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#ae23222398df0bf6b30ac4ac4b33dbdef">fed0_dbe</a>                     : 1;
<a name="l02480"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a62fdcab52ecce1c0e37ced172e745d97">02480</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a62fdcab52ecce1c0e37ced172e745d97">fed1_sbe</a>                     : 1;
<a name="l02481"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#aa4db7aaecf5b4e4f9ded0c8f7f68cdb4">02481</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#aa4db7aaecf5b4e4f9ded0c8f7f68cdb4">fed1_dbe</a>                     : 1;
<a name="l02482"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a72b21459453c7b287beeb879d23360f1">02482</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a72b21459453c7b287beeb879d23360f1">q0_und</a>                       : 1;
<a name="l02483"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a5b7b6920286eebd72ad04d660f141995">02483</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a5b7b6920286eebd72ad04d660f141995">q0_coff</a>                      : 1;
<a name="l02484"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a7b7c644fe89438620dd34189e2a8760a">02484</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a7b7c644fe89438620dd34189e2a8760a">q0_perr</a>                      : 1;
<a name="l02485"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#aa5400cc231ce3a436c11c272ef3c278d">02485</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#aa5400cc231ce3a436c11c272ef3c278d">q1_und</a>                       : 1;
<a name="l02486"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#aedcb9a4c7c07925c488c11c0be92255c">02486</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#aedcb9a4c7c07925c488c11c0be92255c">q1_coff</a>                      : 1;
<a name="l02487"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a0ed868d6121b27b0dcacf2283771c9fa">02487</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a0ed868d6121b27b0dcacf2283771c9fa">q1_perr</a>                      : 1;
<a name="l02488"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#afa6f23ad2eda2bb96c88e4f189991f88">02488</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#afa6f23ad2eda2bb96c88e4f189991f88">q2_und</a>                       : 1;
<a name="l02489"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a3ba53bfc0b57d91560d78c28294fd02d">02489</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a3ba53bfc0b57d91560d78c28294fd02d">q2_coff</a>                      : 1;
<a name="l02490"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#aaaaba37d9a71d69f59effc6b0892cd14">02490</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#aaaaba37d9a71d69f59effc6b0892cd14">q2_perr</a>                      : 1;
<a name="l02491"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#af6e323a988106f139991eedff8dfa8dc">02491</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#af6e323a988106f139991eedff8dfa8dc">q3_und</a>                       : 1;
<a name="l02492"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a316804d971a2c2756bd34c61bc2bfacf">02492</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a316804d971a2c2756bd34c61bc2bfacf">q3_coff</a>                      : 1;
<a name="l02493"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#acfb289f09e2bb7d172fbc9fad8b13cb4">02493</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#acfb289f09e2bb7d172fbc9fad8b13cb4">q3_perr</a>                      : 1;
<a name="l02494"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a4715a8584467f08ffd1ee8269f7578ad">02494</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a4715a8584467f08ffd1ee8269f7578ad">q4_und</a>                       : 1;
<a name="l02495"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a8a626ee77d307859899827b47bb30c81">02495</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a8a626ee77d307859899827b47bb30c81">q4_coff</a>                      : 1;
<a name="l02496"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a769ccc9b66cab27d8568d75d6f9b9c69">02496</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a769ccc9b66cab27d8568d75d6f9b9c69">q4_perr</a>                      : 1;
<a name="l02497"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#aa5da50128709a7741ac79c271d7955fc">02497</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#aa5da50128709a7741ac79c271d7955fc">q5_und</a>                       : 1;
<a name="l02498"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a5acc3748717092705bf0230474c2fc79">02498</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a5acc3748717092705bf0230474c2fc79">q5_coff</a>                      : 1;
<a name="l02499"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#af57715b10a98c82d878f05a0d096ee59">02499</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#af57715b10a98c82d878f05a0d096ee59">q5_perr</a>                      : 1;
<a name="l02500"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#ae389843fab9c33d2ff5267caf74e6a5f">02500</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#ae389843fab9c33d2ff5267caf74e6a5f">q6_und</a>                       : 1;
<a name="l02501"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a3ede0a277388b68e48675b1cc4591392">02501</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a3ede0a277388b68e48675b1cc4591392">q6_coff</a>                      : 1;
<a name="l02502"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a829d5d062037fe05a0df7b8c5468b56d">02502</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a829d5d062037fe05a0df7b8c5468b56d">q6_perr</a>                      : 1;
<a name="l02503"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#ab418ec951360bb7c4b49dd4ec5de151d">02503</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#ab418ec951360bb7c4b49dd4ec5de151d">q7_und</a>                       : 1;
<a name="l02504"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#aa204120ebf5c8d5f344a5672adf0c0a8">02504</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#aa204120ebf5c8d5f344a5672adf0c0a8">q7_coff</a>                      : 1;
<a name="l02505"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a11ed0be7c743871777746f4f866e06fa">02505</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a11ed0be7c743871777746f4f866e06fa">q7_perr</a>                      : 1;
<a name="l02506"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a3189016cf463f0efba1b121dfc60809f">02506</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a3189016cf463f0efba1b121dfc60809f">pool0th</a>                      : 1;
<a name="l02507"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#aa37efc20010e8c8e9ecb959ac2326984">02507</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#aa37efc20010e8c8e9ecb959ac2326984">pool1th</a>                      : 1;
<a name="l02508"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a75feb9eb7e8d30ece589270494c5429f">02508</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a75feb9eb7e8d30ece589270494c5429f">pool2th</a>                      : 1;
<a name="l02509"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a7320e375656f23d5a571cd31dc640bd8">02509</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a7320e375656f23d5a571cd31dc640bd8">pool3th</a>                      : 1;
<a name="l02510"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a221ac4e4e740679357802718cc20e0de">02510</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a221ac4e4e740679357802718cc20e0de">pool4th</a>                      : 1;
<a name="l02511"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a0d3d66909a3653dad1182e41f922f5ce">02511</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a0d3d66909a3653dad1182e41f922f5ce">pool5th</a>                      : 1;
<a name="l02512"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a3a13b14f346d433ea713704890b93c66">02512</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a3a13b14f346d433ea713704890b93c66">pool6th</a>                      : 1;
<a name="l02513"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#abd00a8bda56cdfb6085ff2119fd3eea8">02513</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#abd00a8bda56cdfb6085ff2119fd3eea8">pool7th</a>                      : 1;
<a name="l02514"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a495d281a586cb4bea4b7e6a5b1c6a416">02514</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a495d281a586cb4bea4b7e6a5b1c6a416">free0</a>                        : 1;
<a name="l02515"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#ab2234608b6c2d99edd69b819a8f562a7">02515</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#ab2234608b6c2d99edd69b819a8f562a7">free1</a>                        : 1;
<a name="l02516"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#aa4c966916b26343dbe75fdc935ae0735">02516</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#aa4c966916b26343dbe75fdc935ae0735">free2</a>                        : 1;
<a name="l02517"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a078361ddc933164dbe4f552683125e32">02517</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a078361ddc933164dbe4f552683125e32">free3</a>                        : 1;
<a name="l02518"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a267568b6c5d70e7cec72b4c63a4f2732">02518</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a267568b6c5d70e7cec72b4c63a4f2732">free4</a>                        : 1;
<a name="l02519"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#ad1190eab498273753c75cb2869eb610f">02519</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#ad1190eab498273753c75cb2869eb610f">free5</a>                        : 1;
<a name="l02520"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#ac84c0c17fbcaff20351f38614752539c">02520</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#ac84c0c17fbcaff20351f38614752539c">free6</a>                        : 1;
<a name="l02521"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#ae5df061f0b4ab5abd242cce9bf590df1">02521</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#ae5df061f0b4ab5abd242cce9bf590df1">free7</a>                        : 1;
<a name="l02522"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a01623c54295b9976f6aacfc18e00178b">02522</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn63xx.html#a01623c54295b9976f6aacfc18e00178b">reserved_44_63</a>               : 20;
<a name="l02523"></a>02523 <span class="preprocessor">#endif</span>
<a name="l02524"></a>02524 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__int__enb.html#a10f1dddd59594bba893d00dfa14836fc">cn63xx</a>;
<a name="l02525"></a><a class="code" href="unioncvmx__fpa__int__enb.html#a3c94a2c59d68e9845f35692a19863a24">02525</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn30xx.html">cvmx_fpa_int_enb_cn30xx</a>        <a class="code" href="unioncvmx__fpa__int__enb.html#a3c94a2c59d68e9845f35692a19863a24">cn63xxp1</a>;
<a name="l02526"></a><a class="code" href="unioncvmx__fpa__int__enb.html#a72ad783a5106f43d9252d35e65a71095">02526</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html">cvmx_fpa_int_enb_cn61xx</a>        <a class="code" href="unioncvmx__fpa__int__enb.html#a72ad783a5106f43d9252d35e65a71095">cn66xx</a>;
<a name="l02527"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html">02527</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html">cvmx_fpa_int_enb_cn68xx</a> {
<a name="l02528"></a>02528 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02529"></a>02529 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a948a54b1dbbc91e0911b6d16249d6ecc">reserved_50_63</a>               : 14;
<a name="l02530"></a>02530     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#ad21125b1e9cfedec17efa366ddd4515c">paddr_e</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 49 of the FPA_INT_SUM</span>
<a name="l02531"></a>02531 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02532"></a>02532 <span class="comment">                                                         interrupt. */</span>
<a name="l02533"></a>02533     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#aa6810f6c2dd5cea42cfc6589b6afcaad">pool8th</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 48 of the FPA_INT_SUM</span>
<a name="l02534"></a>02534 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02535"></a>02535 <span class="comment">                                                         interrupt. */</span>
<a name="l02536"></a>02536     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#ab7b0ac9779a3db758149ee8b6afbf935">q8_perr</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 47 of the FPA_INT_SUM</span>
<a name="l02537"></a>02537 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02538"></a>02538 <span class="comment">                                                         interrupt. */</span>
<a name="l02539"></a>02539     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#ad58a37ebe05b56b907a762c70d49b469">q8_coff</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 46 of the FPA_INT_SUM</span>
<a name="l02540"></a>02540 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02541"></a>02541 <span class="comment">                                                         interrupt. */</span>
<a name="l02542"></a>02542     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#af02fb65c147aea7545f82ccf47370523">q8_und</a>                       : 1;  <span class="comment">/**&lt; When set (1) and bit 45 of the FPA_INT_SUM</span>
<a name="l02543"></a>02543 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02544"></a>02544 <span class="comment">                                                         interrupt. */</span>
<a name="l02545"></a>02545     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a0e2d1fc76f7b4d0d7221cc2f72a1d679">free8</a>                        : 1;  <span class="comment">/**&lt; When set (1) and bit 44 of the FPA_INT_SUM</span>
<a name="l02546"></a>02546 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02547"></a>02547 <span class="comment">                                                         interrupt. */</span>
<a name="l02548"></a>02548     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a818805b5ce14e95e7edbd8cf87203e6a">free7</a>                        : 1;  <span class="comment">/**&lt; When set (1) and bit 43 of the FPA_INT_SUM</span>
<a name="l02549"></a>02549 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02550"></a>02550 <span class="comment">                                                         interrupt. */</span>
<a name="l02551"></a>02551     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a8a617b02afdab1e51b4c781df57e73dd">free6</a>                        : 1;  <span class="comment">/**&lt; When set (1) and bit 42 of the FPA_INT_SUM</span>
<a name="l02552"></a>02552 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02553"></a>02553 <span class="comment">                                                         interrupt. */</span>
<a name="l02554"></a>02554     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a97b983880f63f72ed136fc1563f074a0">free5</a>                        : 1;  <span class="comment">/**&lt; When set (1) and bit 41 of the FPA_INT_SUM</span>
<a name="l02555"></a>02555 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02556"></a>02556 <span class="comment">                                                         interrupt. */</span>
<a name="l02557"></a>02557     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a9350af4706a2d923badbc603047e2476">free4</a>                        : 1;  <span class="comment">/**&lt; When set (1) and bit 40 of the FPA_INT_SUM</span>
<a name="l02558"></a>02558 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02559"></a>02559 <span class="comment">                                                         interrupt. */</span>
<a name="l02560"></a>02560     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a2eea58ef0d3f83555fd40b8192c01c99">free3</a>                        : 1;  <span class="comment">/**&lt; When set (1) and bit 39 of the FPA_INT_SUM</span>
<a name="l02561"></a>02561 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02562"></a>02562 <span class="comment">                                                         interrupt. */</span>
<a name="l02563"></a>02563     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a3c096f2ae53f2dbe3fe46355289e4080">free2</a>                        : 1;  <span class="comment">/**&lt; When set (1) and bit 38 of the FPA_INT_SUM</span>
<a name="l02564"></a>02564 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02565"></a>02565 <span class="comment">                                                         interrupt. */</span>
<a name="l02566"></a>02566     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#aaca265290bb529447945e924fe1fedb8">free1</a>                        : 1;  <span class="comment">/**&lt; When set (1) and bit 37 of the FPA_INT_SUM</span>
<a name="l02567"></a>02567 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02568"></a>02568 <span class="comment">                                                         interrupt. */</span>
<a name="l02569"></a>02569     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a2ca9613bdf17fe35356a61ff45183000">free0</a>                        : 1;  <span class="comment">/**&lt; When set (1) and bit 36 of the FPA_INT_SUM</span>
<a name="l02570"></a>02570 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02571"></a>02571 <span class="comment">                                                         interrupt. */</span>
<a name="l02572"></a>02572     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a03ba8a2b0321979da7d025fca2e2a09c">pool7th</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 35 of the FPA_INT_SUM</span>
<a name="l02573"></a>02573 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02574"></a>02574 <span class="comment">                                                         interrupt. */</span>
<a name="l02575"></a>02575     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a130db4e5fc32b0bfca4bc0e0949f2394">pool6th</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 34 of the FPA_INT_SUM</span>
<a name="l02576"></a>02576 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02577"></a>02577 <span class="comment">                                                         interrupt. */</span>
<a name="l02578"></a>02578     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#af4babb982b749c93a019d289ef986675">pool5th</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 33 of the FPA_INT_SUM</span>
<a name="l02579"></a>02579 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02580"></a>02580 <span class="comment">                                                         interrupt. */</span>
<a name="l02581"></a>02581     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a921524db278217c0eb8cc49c80d9969f">pool4th</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 32 of the FPA_INT_SUM</span>
<a name="l02582"></a>02582 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02583"></a>02583 <span class="comment">                                                         interrupt. */</span>
<a name="l02584"></a>02584     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#aa24341dedccf47d628b303e878a28c22">pool3th</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 31 of the FPA_INT_SUM</span>
<a name="l02585"></a>02585 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02586"></a>02586 <span class="comment">                                                         interrupt. */</span>
<a name="l02587"></a>02587     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#aaaaf1d3baec48f3cb16d7c8598e25072">pool2th</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 30 of the FPA_INT_SUM</span>
<a name="l02588"></a>02588 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02589"></a>02589 <span class="comment">                                                         interrupt. */</span>
<a name="l02590"></a>02590     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a5e1b1205f3b7c0d3458f6d5a16cc8cd6">pool1th</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 29 of the FPA_INT_SUM</span>
<a name="l02591"></a>02591 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02592"></a>02592 <span class="comment">                                                         interrupt. */</span>
<a name="l02593"></a>02593     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a04b5297e7e200798bc5adb8001d8e2a4">pool0th</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 28 of the FPA_INT_SUM</span>
<a name="l02594"></a>02594 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02595"></a>02595 <span class="comment">                                                         interrupt. */</span>
<a name="l02596"></a>02596     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#addebb16c979d6982483ebedb1a0fb756">q7_perr</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 27 of the FPA_INT_SUM</span>
<a name="l02597"></a>02597 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02598"></a>02598 <span class="comment">                                                         interrupt. */</span>
<a name="l02599"></a>02599     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#ab1bffd3c5cbe93b3204e7c1547e67ba8">q7_coff</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 26 of the FPA_INT_SUM</span>
<a name="l02600"></a>02600 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02601"></a>02601 <span class="comment">                                                         interrupt. */</span>
<a name="l02602"></a>02602     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#af040a9a10d9da51c1b9fce0a9d72ef6f">q7_und</a>                       : 1;  <span class="comment">/**&lt; When set (1) and bit 25 of the FPA_INT_SUM</span>
<a name="l02603"></a>02603 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02604"></a>02604 <span class="comment">                                                         interrupt. */</span>
<a name="l02605"></a>02605     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a01c982c1edde4854b23e7fd84c3b5d92">q6_perr</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 24 of the FPA_INT_SUM</span>
<a name="l02606"></a>02606 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02607"></a>02607 <span class="comment">                                                         interrupt. */</span>
<a name="l02608"></a>02608     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a49bc123d4de8a7e81da23380fc4fe50a">q6_coff</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 23 of the FPA_INT_SUM</span>
<a name="l02609"></a>02609 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02610"></a>02610 <span class="comment">                                                         interrupt. */</span>
<a name="l02611"></a>02611     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#ad1c4c9aa5463dec21008dc1899ea0ed0">q6_und</a>                       : 1;  <span class="comment">/**&lt; When set (1) and bit 22 of the FPA_INT_SUM</span>
<a name="l02612"></a>02612 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02613"></a>02613 <span class="comment">                                                         interrupt. */</span>
<a name="l02614"></a>02614     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a9ba92020e37215b79e3a80ed7cd80153">q5_perr</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 21 of the FPA_INT_SUM</span>
<a name="l02615"></a>02615 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02616"></a>02616 <span class="comment">                                                         interrupt. */</span>
<a name="l02617"></a>02617     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a1f4bcfb5ef4aaaf25a33ac26dd181c6b">q5_coff</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 20 of the FPA_INT_SUM</span>
<a name="l02618"></a>02618 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02619"></a>02619 <span class="comment">                                                         interrupt. */</span>
<a name="l02620"></a>02620     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a65b2f6adfb0559900964d233c712dc7a">q5_und</a>                       : 1;  <span class="comment">/**&lt; When set (1) and bit 19 of the FPA_INT_SUM</span>
<a name="l02621"></a>02621 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02622"></a>02622 <span class="comment">                                                         interrupt. */</span>
<a name="l02623"></a>02623     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#adc64e55e0b3619902d0b2a1de4cf07d0">q4_perr</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 18 of the FPA_INT_SUM</span>
<a name="l02624"></a>02624 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02625"></a>02625 <span class="comment">                                                         interrupt. */</span>
<a name="l02626"></a>02626     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a5b6d29118e10d6f3d231370fe6bd0b38">q4_coff</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 17 of the FPA_INT_SUM</span>
<a name="l02627"></a>02627 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02628"></a>02628 <span class="comment">                                                         interrupt. */</span>
<a name="l02629"></a>02629     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a5407c6805f7f0586a0110023474d4b4a">q4_und</a>                       : 1;  <span class="comment">/**&lt; When set (1) and bit 16 of the FPA_INT_SUM</span>
<a name="l02630"></a>02630 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02631"></a>02631 <span class="comment">                                                         interrupt. */</span>
<a name="l02632"></a>02632     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a9f2e8ea57b1cdeb8f8b6af6828cc41b1">q3_perr</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 15 of the FPA_INT_SUM</span>
<a name="l02633"></a>02633 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02634"></a>02634 <span class="comment">                                                         interrupt. */</span>
<a name="l02635"></a>02635     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a7a1cee2789845cd0eaa4d22356eeb0d0">q3_coff</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 14 of the FPA_INT_SUM</span>
<a name="l02636"></a>02636 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02637"></a>02637 <span class="comment">                                                         interrupt. */</span>
<a name="l02638"></a>02638     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#af4d976ee2ac77cdc4d40a03726ba373b">q3_und</a>                       : 1;  <span class="comment">/**&lt; When set (1) and bit 13 of the FPA_INT_SUM</span>
<a name="l02639"></a>02639 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02640"></a>02640 <span class="comment">                                                         interrupt. */</span>
<a name="l02641"></a>02641     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a9aa1873f7b68959ee07a7c3ffa302069">q2_perr</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 12 of the FPA_INT_SUM</span>
<a name="l02642"></a>02642 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02643"></a>02643 <span class="comment">                                                         interrupt. */</span>
<a name="l02644"></a>02644     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a7171949c155ad71f4c47dc2433c90cca">q2_coff</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 11 of the FPA_INT_SUM</span>
<a name="l02645"></a>02645 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02646"></a>02646 <span class="comment">                                                         interrupt. */</span>
<a name="l02647"></a>02647     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#af343aeb9e64bca9e9f39d2b9809ddb55">q2_und</a>                       : 1;  <span class="comment">/**&lt; When set (1) and bit 10 of the FPA_INT_SUM</span>
<a name="l02648"></a>02648 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02649"></a>02649 <span class="comment">                                                         interrupt. */</span>
<a name="l02650"></a>02650     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#ad87694f9333aa576785eb50adc3bfe70">q1_perr</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 9 of the FPA_INT_SUM</span>
<a name="l02651"></a>02651 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02652"></a>02652 <span class="comment">                                                         interrupt. */</span>
<a name="l02653"></a>02653     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a10549e5a87f34818510f128dab93ca2f">q1_coff</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 8 of the FPA_INT_SUM</span>
<a name="l02654"></a>02654 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02655"></a>02655 <span class="comment">                                                         interrupt. */</span>
<a name="l02656"></a>02656     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a68784c1645229d0f5dc0e14ceaabca1f">q1_und</a>                       : 1;  <span class="comment">/**&lt; When set (1) and bit 7 of the FPA_INT_SUM</span>
<a name="l02657"></a>02657 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02658"></a>02658 <span class="comment">                                                         interrupt. */</span>
<a name="l02659"></a>02659     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a74bd9a6d13fecefc32d517c3811b7cf4">q0_perr</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 6 of the FPA_INT_SUM</span>
<a name="l02660"></a>02660 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02661"></a>02661 <span class="comment">                                                         interrupt. */</span>
<a name="l02662"></a>02662     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a9daf53f403d8d234563a952c2be0b163">q0_coff</a>                      : 1;  <span class="comment">/**&lt; When set (1) and bit 5 of the FPA_INT_SUM</span>
<a name="l02663"></a>02663 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02664"></a>02664 <span class="comment">                                                         interrupt. */</span>
<a name="l02665"></a>02665     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a37e05ca960cee02eb67f90ad98366a52">q0_und</a>                       : 1;  <span class="comment">/**&lt; When set (1) and bit 4 of the FPA_INT_SUM</span>
<a name="l02666"></a>02666 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02667"></a>02667 <span class="comment">                                                         interrupt. */</span>
<a name="l02668"></a>02668     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a99ee36aee48b65150a93063be5ef26bb">fed1_dbe</a>                     : 1;  <span class="comment">/**&lt; When set (1) and bit 3 of the FPA_INT_SUM</span>
<a name="l02669"></a>02669 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02670"></a>02670 <span class="comment">                                                         interrupt. */</span>
<a name="l02671"></a>02671     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#ae9cac9e75c6e66ef8960f64068c57267">fed1_sbe</a>                     : 1;  <span class="comment">/**&lt; When set (1) and bit 2 of the FPA_INT_SUM</span>
<a name="l02672"></a>02672 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02673"></a>02673 <span class="comment">                                                         interrupt. */</span>
<a name="l02674"></a>02674     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#aa0473591e955e35b69ce07aa5ccb86ce">fed0_dbe</a>                     : 1;  <span class="comment">/**&lt; When set (1) and bit 1 of the FPA_INT_SUM</span>
<a name="l02675"></a>02675 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02676"></a>02676 <span class="comment">                                                         interrupt. */</span>
<a name="l02677"></a>02677     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a203a71ce6d9bf806155780f618fb1cf0">fed0_sbe</a>                     : 1;  <span class="comment">/**&lt; When set (1) and bit 0 of the FPA_INT_SUM</span>
<a name="l02678"></a>02678 <span class="comment">                                                         register is asserted the FPA will assert an</span>
<a name="l02679"></a>02679 <span class="comment">                                                         interrupt. */</span>
<a name="l02680"></a>02680 <span class="preprocessor">#else</span>
<a name="l02681"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a203a71ce6d9bf806155780f618fb1cf0">02681</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a203a71ce6d9bf806155780f618fb1cf0">fed0_sbe</a>                     : 1;
<a name="l02682"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#aa0473591e955e35b69ce07aa5ccb86ce">02682</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#aa0473591e955e35b69ce07aa5ccb86ce">fed0_dbe</a>                     : 1;
<a name="l02683"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#ae9cac9e75c6e66ef8960f64068c57267">02683</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#ae9cac9e75c6e66ef8960f64068c57267">fed1_sbe</a>                     : 1;
<a name="l02684"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a99ee36aee48b65150a93063be5ef26bb">02684</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a99ee36aee48b65150a93063be5ef26bb">fed1_dbe</a>                     : 1;
<a name="l02685"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a37e05ca960cee02eb67f90ad98366a52">02685</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a37e05ca960cee02eb67f90ad98366a52">q0_und</a>                       : 1;
<a name="l02686"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a9daf53f403d8d234563a952c2be0b163">02686</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a9daf53f403d8d234563a952c2be0b163">q0_coff</a>                      : 1;
<a name="l02687"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a74bd9a6d13fecefc32d517c3811b7cf4">02687</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a74bd9a6d13fecefc32d517c3811b7cf4">q0_perr</a>                      : 1;
<a name="l02688"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a68784c1645229d0f5dc0e14ceaabca1f">02688</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a68784c1645229d0f5dc0e14ceaabca1f">q1_und</a>                       : 1;
<a name="l02689"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a10549e5a87f34818510f128dab93ca2f">02689</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a10549e5a87f34818510f128dab93ca2f">q1_coff</a>                      : 1;
<a name="l02690"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#ad87694f9333aa576785eb50adc3bfe70">02690</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#ad87694f9333aa576785eb50adc3bfe70">q1_perr</a>                      : 1;
<a name="l02691"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#af343aeb9e64bca9e9f39d2b9809ddb55">02691</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#af343aeb9e64bca9e9f39d2b9809ddb55">q2_und</a>                       : 1;
<a name="l02692"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a7171949c155ad71f4c47dc2433c90cca">02692</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a7171949c155ad71f4c47dc2433c90cca">q2_coff</a>                      : 1;
<a name="l02693"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a9aa1873f7b68959ee07a7c3ffa302069">02693</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a9aa1873f7b68959ee07a7c3ffa302069">q2_perr</a>                      : 1;
<a name="l02694"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#af4d976ee2ac77cdc4d40a03726ba373b">02694</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#af4d976ee2ac77cdc4d40a03726ba373b">q3_und</a>                       : 1;
<a name="l02695"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a7a1cee2789845cd0eaa4d22356eeb0d0">02695</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a7a1cee2789845cd0eaa4d22356eeb0d0">q3_coff</a>                      : 1;
<a name="l02696"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a9f2e8ea57b1cdeb8f8b6af6828cc41b1">02696</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a9f2e8ea57b1cdeb8f8b6af6828cc41b1">q3_perr</a>                      : 1;
<a name="l02697"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a5407c6805f7f0586a0110023474d4b4a">02697</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a5407c6805f7f0586a0110023474d4b4a">q4_und</a>                       : 1;
<a name="l02698"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a5b6d29118e10d6f3d231370fe6bd0b38">02698</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a5b6d29118e10d6f3d231370fe6bd0b38">q4_coff</a>                      : 1;
<a name="l02699"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#adc64e55e0b3619902d0b2a1de4cf07d0">02699</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#adc64e55e0b3619902d0b2a1de4cf07d0">q4_perr</a>                      : 1;
<a name="l02700"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a65b2f6adfb0559900964d233c712dc7a">02700</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a65b2f6adfb0559900964d233c712dc7a">q5_und</a>                       : 1;
<a name="l02701"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a1f4bcfb5ef4aaaf25a33ac26dd181c6b">02701</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a1f4bcfb5ef4aaaf25a33ac26dd181c6b">q5_coff</a>                      : 1;
<a name="l02702"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a9ba92020e37215b79e3a80ed7cd80153">02702</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a9ba92020e37215b79e3a80ed7cd80153">q5_perr</a>                      : 1;
<a name="l02703"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#ad1c4c9aa5463dec21008dc1899ea0ed0">02703</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#ad1c4c9aa5463dec21008dc1899ea0ed0">q6_und</a>                       : 1;
<a name="l02704"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a49bc123d4de8a7e81da23380fc4fe50a">02704</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a49bc123d4de8a7e81da23380fc4fe50a">q6_coff</a>                      : 1;
<a name="l02705"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a01c982c1edde4854b23e7fd84c3b5d92">02705</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a01c982c1edde4854b23e7fd84c3b5d92">q6_perr</a>                      : 1;
<a name="l02706"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#af040a9a10d9da51c1b9fce0a9d72ef6f">02706</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#af040a9a10d9da51c1b9fce0a9d72ef6f">q7_und</a>                       : 1;
<a name="l02707"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#ab1bffd3c5cbe93b3204e7c1547e67ba8">02707</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#ab1bffd3c5cbe93b3204e7c1547e67ba8">q7_coff</a>                      : 1;
<a name="l02708"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#addebb16c979d6982483ebedb1a0fb756">02708</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#addebb16c979d6982483ebedb1a0fb756">q7_perr</a>                      : 1;
<a name="l02709"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a04b5297e7e200798bc5adb8001d8e2a4">02709</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a04b5297e7e200798bc5adb8001d8e2a4">pool0th</a>                      : 1;
<a name="l02710"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a5e1b1205f3b7c0d3458f6d5a16cc8cd6">02710</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a5e1b1205f3b7c0d3458f6d5a16cc8cd6">pool1th</a>                      : 1;
<a name="l02711"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#aaaaf1d3baec48f3cb16d7c8598e25072">02711</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#aaaaf1d3baec48f3cb16d7c8598e25072">pool2th</a>                      : 1;
<a name="l02712"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#aa24341dedccf47d628b303e878a28c22">02712</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#aa24341dedccf47d628b303e878a28c22">pool3th</a>                      : 1;
<a name="l02713"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a921524db278217c0eb8cc49c80d9969f">02713</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a921524db278217c0eb8cc49c80d9969f">pool4th</a>                      : 1;
<a name="l02714"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#af4babb982b749c93a019d289ef986675">02714</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#af4babb982b749c93a019d289ef986675">pool5th</a>                      : 1;
<a name="l02715"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a130db4e5fc32b0bfca4bc0e0949f2394">02715</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a130db4e5fc32b0bfca4bc0e0949f2394">pool6th</a>                      : 1;
<a name="l02716"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a03ba8a2b0321979da7d025fca2e2a09c">02716</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a03ba8a2b0321979da7d025fca2e2a09c">pool7th</a>                      : 1;
<a name="l02717"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a2ca9613bdf17fe35356a61ff45183000">02717</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a2ca9613bdf17fe35356a61ff45183000">free0</a>                        : 1;
<a name="l02718"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#aaca265290bb529447945e924fe1fedb8">02718</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#aaca265290bb529447945e924fe1fedb8">free1</a>                        : 1;
<a name="l02719"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a3c096f2ae53f2dbe3fe46355289e4080">02719</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a3c096f2ae53f2dbe3fe46355289e4080">free2</a>                        : 1;
<a name="l02720"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a2eea58ef0d3f83555fd40b8192c01c99">02720</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a2eea58ef0d3f83555fd40b8192c01c99">free3</a>                        : 1;
<a name="l02721"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a9350af4706a2d923badbc603047e2476">02721</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a9350af4706a2d923badbc603047e2476">free4</a>                        : 1;
<a name="l02722"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a97b983880f63f72ed136fc1563f074a0">02722</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a97b983880f63f72ed136fc1563f074a0">free5</a>                        : 1;
<a name="l02723"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a8a617b02afdab1e51b4c781df57e73dd">02723</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a8a617b02afdab1e51b4c781df57e73dd">free6</a>                        : 1;
<a name="l02724"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a818805b5ce14e95e7edbd8cf87203e6a">02724</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a818805b5ce14e95e7edbd8cf87203e6a">free7</a>                        : 1;
<a name="l02725"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a0e2d1fc76f7b4d0d7221cc2f72a1d679">02725</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a0e2d1fc76f7b4d0d7221cc2f72a1d679">free8</a>                        : 1;
<a name="l02726"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#af02fb65c147aea7545f82ccf47370523">02726</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#af02fb65c147aea7545f82ccf47370523">q8_und</a>                       : 1;
<a name="l02727"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#ad58a37ebe05b56b907a762c70d49b469">02727</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#ad58a37ebe05b56b907a762c70d49b469">q8_coff</a>                      : 1;
<a name="l02728"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#ab7b0ac9779a3db758149ee8b6afbf935">02728</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#ab7b0ac9779a3db758149ee8b6afbf935">q8_perr</a>                      : 1;
<a name="l02729"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#aa6810f6c2dd5cea42cfc6589b6afcaad">02729</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#aa6810f6c2dd5cea42cfc6589b6afcaad">pool8th</a>                      : 1;
<a name="l02730"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#ad21125b1e9cfedec17efa366ddd4515c">02730</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#ad21125b1e9cfedec17efa366ddd4515c">paddr_e</a>                      : 1;
<a name="l02731"></a><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a948a54b1dbbc91e0911b6d16249d6ecc">02731</a>     uint64_t <a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html#a948a54b1dbbc91e0911b6d16249d6ecc">reserved_50_63</a>               : 14;
<a name="l02732"></a>02732 <span class="preprocessor">#endif</span>
<a name="l02733"></a>02733 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__int__enb.html#a0f44f361094257d86e8785adcbae4327">cn68xx</a>;
<a name="l02734"></a><a class="code" href="unioncvmx__fpa__int__enb.html#ac8662db9e5b6eb0e0a41db9b58576035">02734</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn68xx.html">cvmx_fpa_int_enb_cn68xx</a>        <a class="code" href="unioncvmx__fpa__int__enb.html#ac8662db9e5b6eb0e0a41db9b58576035">cn68xxp1</a>;
<a name="l02735"></a><a class="code" href="unioncvmx__fpa__int__enb.html#a93f0bfb08bae4a44a6dc305e8781859b">02735</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html">cvmx_fpa_int_enb_cn61xx</a>        <a class="code" href="unioncvmx__fpa__int__enb.html#a93f0bfb08bae4a44a6dc305e8781859b">cn70xx</a>;
<a name="l02736"></a><a class="code" href="unioncvmx__fpa__int__enb.html#aea0fc4c4e949b7f28a7e8184b5d43af7">02736</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html">cvmx_fpa_int_enb_cn61xx</a>        <a class="code" href="unioncvmx__fpa__int__enb.html#aea0fc4c4e949b7f28a7e8184b5d43af7">cn70xxp1</a>;
<a name="l02737"></a><a class="code" href="unioncvmx__fpa__int__enb.html#a66c606ffd03d4a7f862c572e115e757f">02737</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__int__enb_1_1cvmx__fpa__int__enb__cn61xx.html">cvmx_fpa_int_enb_cn61xx</a>        <a class="code" href="unioncvmx__fpa__int__enb.html#a66c606ffd03d4a7f862c572e115e757f">cnf71xx</a>;
<a name="l02738"></a>02738 };
<a name="l02739"></a><a class="code" href="cvmx-fpa-defs_8h.html#a73014b0f000bc016066907a8cef90110">02739</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__int__enb.html" title="cvmx_fpa_int_enb">cvmx_fpa_int_enb</a> <a class="code" href="unioncvmx__fpa__int__enb.html" title="cvmx_fpa_int_enb">cvmx_fpa_int_enb_t</a>;
<a name="l02740"></a>02740 <span class="comment"></span>
<a name="l02741"></a>02741 <span class="comment">/**</span>
<a name="l02742"></a>02742 <span class="comment"> * cvmx_fpa_int_sum</span>
<a name="l02743"></a>02743 <span class="comment"> *</span>
<a name="l02744"></a>02744 <span class="comment"> * Contains the different interrupt summary bits of the FPA.</span>
<a name="l02745"></a>02745 <span class="comment"> *</span>
<a name="l02746"></a>02746 <span class="comment"> */</span>
<a name="l02747"></a><a class="code" href="unioncvmx__fpa__int__sum.html">02747</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__int__sum.html" title="cvmx_fpa_int_sum">cvmx_fpa_int_sum</a> {
<a name="l02748"></a><a class="code" href="unioncvmx__fpa__int__sum.html#a14630028565b6d81d498658b857f0aee">02748</a>     uint64_t <a class="code" href="unioncvmx__fpa__int__sum.html#a14630028565b6d81d498658b857f0aee">u64</a>;
<a name="l02749"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html">02749</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html">cvmx_fpa_int_sum_s</a> {
<a name="l02750"></a>02750 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02751"></a>02751 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#af6bd78f736b4b48d2fef03bdaa5c5a50">reserved_50_63</a>               : 14;
<a name="l02752"></a>02752     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#ae2f7953f99bb6bbe4b151eece5c0be59">paddr_e</a>                      : 1;  <span class="comment">/**&lt; Set when a pointer address does not fall in the</span>
<a name="l02753"></a>02753 <span class="comment">                                                         address range for a pool specified by</span>
<a name="l02754"></a>02754 <span class="comment">                                                         FPA_POOLX_START_ADDR and FPA_POOLX_END_ADDR. */</span>
<a name="l02755"></a>02755     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#abb8271a6d9cd548c56727c94db81335e">pool8th</a>                      : 1;  <span class="comment">/**&lt; Set when FPA_QUE8_AVAILABLE is equal to</span>
<a name="l02756"></a>02756 <span class="comment">                                                         FPA_POOL8_THRESHOLD[THRESH] and a pointer is</span>
<a name="l02757"></a>02757 <span class="comment">                                                         allocated or de-allocated. */</span>
<a name="l02758"></a>02758     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#ac4c040d861502a56a1f8796076d18224">q8_perr</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue8 pointer read from the stack in</span>
<a name="l02759"></a>02759 <span class="comment">                                                         the L2C does not have the FPA owner ship bit set. */</span>
<a name="l02760"></a>02760     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a772a2a87f024966e7819a5c9cdc3a8c3">q8_coff</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue8 stack end tag is present and</span>
<a name="l02761"></a>02761 <span class="comment">                                                         the count available is greater than than pointers</span>
<a name="l02762"></a>02762 <span class="comment">                                                         present in the FPA. */</span>
<a name="l02763"></a>02763     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a552e3040e28986e94e7a0f239b29b404">q8_und</a>                       : 1;  <span class="comment">/**&lt; Set when a Queue8 page count available goes</span>
<a name="l02764"></a>02764 <span class="comment">                                                         negative. */</span>
<a name="l02765"></a>02765     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#aed7bd01ac909ea5612756c83d55ba861">free8</a>                        : 1;  <span class="comment">/**&lt; When a pointer for POOL8 is freed bit is set. */</span>
<a name="l02766"></a>02766     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a9d1fdb2dee1192ac6d7e9b794ed3520b">free7</a>                        : 1;  <span class="comment">/**&lt; When a pointer for POOL7 is freed bit is set. */</span>
<a name="l02767"></a>02767     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a7a0a4f4e7147163ff7a8a060687d5cbb">free6</a>                        : 1;  <span class="comment">/**&lt; When a pointer for POOL6 is freed bit is set. */</span>
<a name="l02768"></a>02768     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a7120a7b4bbf54112dee9bb6854b73451">free5</a>                        : 1;  <span class="comment">/**&lt; When a pointer for POOL5 is freed bit is set. */</span>
<a name="l02769"></a>02769     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a4164ec78f32d394599ba180574a385ea">free4</a>                        : 1;  <span class="comment">/**&lt; When a pointer for POOL4 is freed bit is set. */</span>
<a name="l02770"></a>02770     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#adb0e11343eaf29b255452fef1d39b620">free3</a>                        : 1;  <span class="comment">/**&lt; When a pointer for POOL3 is freed bit is set. */</span>
<a name="l02771"></a>02771     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a3a3285b26d4ed46e41eb44a08e5b8d9e">free2</a>                        : 1;  <span class="comment">/**&lt; When a pointer for POOL2 is freed bit is set. */</span>
<a name="l02772"></a>02772     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a96acd91ff906fdc5792c0d29d17e2804">free1</a>                        : 1;  <span class="comment">/**&lt; When a pointer for POOL1 is freed bit is set. */</span>
<a name="l02773"></a>02773     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a1fc74b65b8948e051b875a84260dca4c">free0</a>                        : 1;  <span class="comment">/**&lt; When a pointer for POOL0 is freed bit is set. */</span>
<a name="l02774"></a>02774     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a869b4a370980bc9a37b5192805092b7b">pool7th</a>                      : 1;  <span class="comment">/**&lt; Set when FPA_QUE7_AVAILABLE is equal to</span>
<a name="l02775"></a>02775 <span class="comment">                                                         FPA_POOL7_THRESHOLD[THRESH] and a pointer is</span>
<a name="l02776"></a>02776 <span class="comment">                                                         allocated or de-allocated. */</span>
<a name="l02777"></a>02777     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#adb29d47e46f323652a5c7fc8730891e8">pool6th</a>                      : 1;  <span class="comment">/**&lt; Set when FPA_QUE6_AVAILABLE is equal to</span>
<a name="l02778"></a>02778 <span class="comment">                                                         FPA_POOL6_THRESHOLD[THRESH] and a pointer is</span>
<a name="l02779"></a>02779 <span class="comment">                                                         allocated or de-allocated. */</span>
<a name="l02780"></a>02780     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a3dde11a1f5def32407b45bc8ce0ed27a">pool5th</a>                      : 1;  <span class="comment">/**&lt; Set when FPA_QUE5_AVAILABLE is equal to</span>
<a name="l02781"></a>02781 <span class="comment">                                                         FPA_POOL5_THRESHOLD[THRESH] and a pointer is</span>
<a name="l02782"></a>02782 <span class="comment">                                                         allocated or de-allocated. */</span>
<a name="l02783"></a>02783     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#ad5fd73f4bf1c181119448b7c6f93eee1">pool4th</a>                      : 1;  <span class="comment">/**&lt; Set when FPA_QUE4_AVAILABLE is equal to</span>
<a name="l02784"></a>02784 <span class="comment">                                                         FPA_POOL4_THRESHOLD[THRESH] and a pointer is</span>
<a name="l02785"></a>02785 <span class="comment">                                                         allocated or de-allocated. */</span>
<a name="l02786"></a>02786     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a151998b99f4898aa2225824263aecfdb">pool3th</a>                      : 1;  <span class="comment">/**&lt; Set when FPA_QUE3_AVAILABLE is equal to</span>
<a name="l02787"></a>02787 <span class="comment">                                                         FPA_POOL3_THRESHOLD[THRESH] and a pointer is</span>
<a name="l02788"></a>02788 <span class="comment">                                                         allocated or de-allocated. */</span>
<a name="l02789"></a>02789     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#ac4dbbe28924814e8520cef61fc399a55">pool2th</a>                      : 1;  <span class="comment">/**&lt; Set when FPA_QUE2_AVAILABLE is equal to</span>
<a name="l02790"></a>02790 <span class="comment">                                                         FPA_POOL2_THRESHOLD[THRESH] and a pointer is</span>
<a name="l02791"></a>02791 <span class="comment">                                                         allocated or de-allocated. */</span>
<a name="l02792"></a>02792     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a6ef1d7f1063eddd42802b6654655a4f1">pool1th</a>                      : 1;  <span class="comment">/**&lt; Set when FPA_QUE1_AVAILABLE is equal to</span>
<a name="l02793"></a>02793 <span class="comment">                                                         FPA_POOL1_THRESHOLD[THRESH] and a pointer is</span>
<a name="l02794"></a>02794 <span class="comment">                                                         allocated or de-allocated. */</span>
<a name="l02795"></a>02795     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#ac16df760eda0c51f93b77b27a033f07a">pool0th</a>                      : 1;  <span class="comment">/**&lt; Set when FPA_QUE0_AVAILABLE is equal to</span>
<a name="l02796"></a>02796 <span class="comment">                                                         FPA_POOL`_THRESHOLD[THRESH] and a pointer is</span>
<a name="l02797"></a>02797 <span class="comment">                                                         allocated or de-allocated. */</span>
<a name="l02798"></a>02798     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#ac1b685632bbdacf26b6fef624bbe2bf9">q7_perr</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 pointer read from the stack in</span>
<a name="l02799"></a>02799 <span class="comment">                                                         the L2C does not have the FPA owner ship bit set. */</span>
<a name="l02800"></a>02800     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a7070eccf3bc379f61a43e04c6a2749c3">q7_coff</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 stack end tag is present and</span>
<a name="l02801"></a>02801 <span class="comment">                                                         the count available is greater than than pointers</span>
<a name="l02802"></a>02802 <span class="comment">                                                         present in the FPA. */</span>
<a name="l02803"></a>02803     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#adb2f9b717493efbd205f8a77fa8e81a7">q7_und</a>                       : 1;  <span class="comment">/**&lt; Set when a Queue0 page count available goes</span>
<a name="l02804"></a>02804 <span class="comment">                                                         negative. */</span>
<a name="l02805"></a>02805     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a77ccb1503c81accbe147a7cdbb00c5e5">q6_perr</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 pointer read from the stack in</span>
<a name="l02806"></a>02806 <span class="comment">                                                         the L2C does not have the FPA owner ship bit set. */</span>
<a name="l02807"></a>02807     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#aa36b1b5cc648e915d4029b0ae2dfd921">q6_coff</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 stack end tag is present and</span>
<a name="l02808"></a>02808 <span class="comment">                                                         the count available is greater than than pointers</span>
<a name="l02809"></a>02809 <span class="comment">                                                         present in the FPA. */</span>
<a name="l02810"></a>02810     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a3b89f13bb0b23d51d670eb8e40915cd9">q6_und</a>                       : 1;  <span class="comment">/**&lt; Set when a Queue0 page count available goes</span>
<a name="l02811"></a>02811 <span class="comment">                                                         negative. */</span>
<a name="l02812"></a>02812     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a8d65565f20a2374df120a2dd2c3039d6">q5_perr</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 pointer read from the stack in</span>
<a name="l02813"></a>02813 <span class="comment">                                                         the L2C does not have the FPA owner ship bit set. */</span>
<a name="l02814"></a>02814     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#ae39cf87a820ac3e35c5d5664cfa0589b">q5_coff</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 stack end tag is present and</span>
<a name="l02815"></a>02815 <span class="comment">                                                         the count available is greater than than pointers</span>
<a name="l02816"></a>02816 <span class="comment">                                                         present in the FPA. */</span>
<a name="l02817"></a>02817     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#af3424cf270f51c74ec3354247a4de2c7">q5_und</a>                       : 1;  <span class="comment">/**&lt; Set when a Queue0 page count available goes</span>
<a name="l02818"></a>02818 <span class="comment">                                                         negative. */</span>
<a name="l02819"></a>02819     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#ad89663fb75c2930f2b6114347d55782a">q4_perr</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 pointer read from the stack in</span>
<a name="l02820"></a>02820 <span class="comment">                                                         the L2C does not have the FPA owner ship bit set. */</span>
<a name="l02821"></a>02821     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#aa530d4c1e393ebeb7e371d6416832b58">q4_coff</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 stack end tag is present and</span>
<a name="l02822"></a>02822 <span class="comment">                                                         the count available is greater than than pointers</span>
<a name="l02823"></a>02823 <span class="comment">                                                         present in the FPA. */</span>
<a name="l02824"></a>02824     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#abd792a3937476bd6f8a13d8b7c6cf6b5">q4_und</a>                       : 1;  <span class="comment">/**&lt; Set when a Queue0 page count available goes</span>
<a name="l02825"></a>02825 <span class="comment">                                                         negative. */</span>
<a name="l02826"></a>02826     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a188c74d0589bacc9bcc447715516ab2a">q3_perr</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 pointer read from the stack in</span>
<a name="l02827"></a>02827 <span class="comment">                                                         the L2C does not have the FPA owner ship bit set. */</span>
<a name="l02828"></a>02828     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a91fe4f1a6bae606f80f9736ceb0a0a6c">q3_coff</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 stack end tag is present and</span>
<a name="l02829"></a>02829 <span class="comment">                                                         the count available is greater than than pointers</span>
<a name="l02830"></a>02830 <span class="comment">                                                         present in the FPA. */</span>
<a name="l02831"></a>02831     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a2557aa2dae8d6babbb60849d34018627">q3_und</a>                       : 1;  <span class="comment">/**&lt; Set when a Queue0 page count available goes</span>
<a name="l02832"></a>02832 <span class="comment">                                                         negative. */</span>
<a name="l02833"></a>02833     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a0ac238e0932dbe0935351a4af5c2ba81">q2_perr</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 pointer read from the stack in</span>
<a name="l02834"></a>02834 <span class="comment">                                                         the L2C does not have the FPA owner ship bit set. */</span>
<a name="l02835"></a>02835     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a7c4b37212b8c2c84c2a86a140462a8e1">q2_coff</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 stack end tag is present and</span>
<a name="l02836"></a>02836 <span class="comment">                                                         the count available is greater than than pointers</span>
<a name="l02837"></a>02837 <span class="comment">                                                         present in the FPA. */</span>
<a name="l02838"></a>02838     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a69e275eafbfadcbf63440ce10cae7366">q2_und</a>                       : 1;  <span class="comment">/**&lt; Set when a Queue0 page count available goes</span>
<a name="l02839"></a>02839 <span class="comment">                                                         negative. */</span>
<a name="l02840"></a>02840     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a32934946fa043b9bdbcd8274be829a5e">q1_perr</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 pointer read from the stack in</span>
<a name="l02841"></a>02841 <span class="comment">                                                         the L2C does not have the FPA owner ship bit set. */</span>
<a name="l02842"></a>02842     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a9b6ecb958038830874e1a6c370dd1014">q1_coff</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 stack end tag is present and</span>
<a name="l02843"></a>02843 <span class="comment">                                                         the count available is greater than pointers</span>
<a name="l02844"></a>02844 <span class="comment">                                                         present in the FPA. */</span>
<a name="l02845"></a>02845     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a4e302d0703a60209ccfd371d7c760dc9">q1_und</a>                       : 1;  <span class="comment">/**&lt; Set when a Queue0 page count available goes</span>
<a name="l02846"></a>02846 <span class="comment">                                                         negative. */</span>
<a name="l02847"></a>02847     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a60eeb52401140e75c0c62db7196bfa2b">q0_perr</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 pointer read from the stack in</span>
<a name="l02848"></a>02848 <span class="comment">                                                         the L2C does not have the FPA owner ship bit set. */</span>
<a name="l02849"></a>02849     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a0ff9a8a6a6f22adf7a54dfd807b0a180">q0_coff</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 stack end tag is present and</span>
<a name="l02850"></a>02850 <span class="comment">                                                         the count available is greater than pointers</span>
<a name="l02851"></a>02851 <span class="comment">                                                         present in the FPA. */</span>
<a name="l02852"></a>02852     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#adc6aeac275e71950bf46fc325187a286">q0_und</a>                       : 1;  <span class="comment">/**&lt; Set when a Queue0 page count available goes</span>
<a name="l02853"></a>02853 <span class="comment">                                                         negative. */</span>
<a name="l02854"></a>02854     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a022134ec54d1c15ac43eb0b6125ecdef">fed1_dbe</a>                     : 1;  <span class="comment">/**&lt; Set when a Double Bit Error is detected in FPF1. */</span>
<a name="l02855"></a>02855     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a95d92a29d5f551503c8e27b709356f21">fed1_sbe</a>                     : 1;  <span class="comment">/**&lt; Set when a Single Bit Error is detected in FPF1. */</span>
<a name="l02856"></a>02856     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#aeb1affbf5613491806a6c831231f7a4f">fed0_dbe</a>                     : 1;  <span class="comment">/**&lt; Set when a Double Bit Error is detected in FPF0. */</span>
<a name="l02857"></a>02857     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#ad747b1c1f42179103befc40fd1ce0478">fed0_sbe</a>                     : 1;  <span class="comment">/**&lt; Set when a Single Bit Error is detected in FPF0. */</span>
<a name="l02858"></a>02858 <span class="preprocessor">#else</span>
<a name="l02859"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#ad747b1c1f42179103befc40fd1ce0478">02859</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#ad747b1c1f42179103befc40fd1ce0478">fed0_sbe</a>                     : 1;
<a name="l02860"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#aeb1affbf5613491806a6c831231f7a4f">02860</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#aeb1affbf5613491806a6c831231f7a4f">fed0_dbe</a>                     : 1;
<a name="l02861"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a95d92a29d5f551503c8e27b709356f21">02861</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a95d92a29d5f551503c8e27b709356f21">fed1_sbe</a>                     : 1;
<a name="l02862"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a022134ec54d1c15ac43eb0b6125ecdef">02862</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a022134ec54d1c15ac43eb0b6125ecdef">fed1_dbe</a>                     : 1;
<a name="l02863"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#adc6aeac275e71950bf46fc325187a286">02863</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#adc6aeac275e71950bf46fc325187a286">q0_und</a>                       : 1;
<a name="l02864"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a0ff9a8a6a6f22adf7a54dfd807b0a180">02864</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a0ff9a8a6a6f22adf7a54dfd807b0a180">q0_coff</a>                      : 1;
<a name="l02865"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a60eeb52401140e75c0c62db7196bfa2b">02865</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a60eeb52401140e75c0c62db7196bfa2b">q0_perr</a>                      : 1;
<a name="l02866"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a4e302d0703a60209ccfd371d7c760dc9">02866</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a4e302d0703a60209ccfd371d7c760dc9">q1_und</a>                       : 1;
<a name="l02867"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a9b6ecb958038830874e1a6c370dd1014">02867</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a9b6ecb958038830874e1a6c370dd1014">q1_coff</a>                      : 1;
<a name="l02868"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a32934946fa043b9bdbcd8274be829a5e">02868</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a32934946fa043b9bdbcd8274be829a5e">q1_perr</a>                      : 1;
<a name="l02869"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a69e275eafbfadcbf63440ce10cae7366">02869</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a69e275eafbfadcbf63440ce10cae7366">q2_und</a>                       : 1;
<a name="l02870"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a7c4b37212b8c2c84c2a86a140462a8e1">02870</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a7c4b37212b8c2c84c2a86a140462a8e1">q2_coff</a>                      : 1;
<a name="l02871"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a0ac238e0932dbe0935351a4af5c2ba81">02871</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a0ac238e0932dbe0935351a4af5c2ba81">q2_perr</a>                      : 1;
<a name="l02872"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a2557aa2dae8d6babbb60849d34018627">02872</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a2557aa2dae8d6babbb60849d34018627">q3_und</a>                       : 1;
<a name="l02873"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a91fe4f1a6bae606f80f9736ceb0a0a6c">02873</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a91fe4f1a6bae606f80f9736ceb0a0a6c">q3_coff</a>                      : 1;
<a name="l02874"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a188c74d0589bacc9bcc447715516ab2a">02874</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a188c74d0589bacc9bcc447715516ab2a">q3_perr</a>                      : 1;
<a name="l02875"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#abd792a3937476bd6f8a13d8b7c6cf6b5">02875</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#abd792a3937476bd6f8a13d8b7c6cf6b5">q4_und</a>                       : 1;
<a name="l02876"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#aa530d4c1e393ebeb7e371d6416832b58">02876</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#aa530d4c1e393ebeb7e371d6416832b58">q4_coff</a>                      : 1;
<a name="l02877"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#ad89663fb75c2930f2b6114347d55782a">02877</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#ad89663fb75c2930f2b6114347d55782a">q4_perr</a>                      : 1;
<a name="l02878"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#af3424cf270f51c74ec3354247a4de2c7">02878</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#af3424cf270f51c74ec3354247a4de2c7">q5_und</a>                       : 1;
<a name="l02879"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#ae39cf87a820ac3e35c5d5664cfa0589b">02879</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#ae39cf87a820ac3e35c5d5664cfa0589b">q5_coff</a>                      : 1;
<a name="l02880"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a8d65565f20a2374df120a2dd2c3039d6">02880</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a8d65565f20a2374df120a2dd2c3039d6">q5_perr</a>                      : 1;
<a name="l02881"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a3b89f13bb0b23d51d670eb8e40915cd9">02881</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a3b89f13bb0b23d51d670eb8e40915cd9">q6_und</a>                       : 1;
<a name="l02882"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#aa36b1b5cc648e915d4029b0ae2dfd921">02882</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#aa36b1b5cc648e915d4029b0ae2dfd921">q6_coff</a>                      : 1;
<a name="l02883"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a77ccb1503c81accbe147a7cdbb00c5e5">02883</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a77ccb1503c81accbe147a7cdbb00c5e5">q6_perr</a>                      : 1;
<a name="l02884"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#adb2f9b717493efbd205f8a77fa8e81a7">02884</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#adb2f9b717493efbd205f8a77fa8e81a7">q7_und</a>                       : 1;
<a name="l02885"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a7070eccf3bc379f61a43e04c6a2749c3">02885</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a7070eccf3bc379f61a43e04c6a2749c3">q7_coff</a>                      : 1;
<a name="l02886"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#ac1b685632bbdacf26b6fef624bbe2bf9">02886</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#ac1b685632bbdacf26b6fef624bbe2bf9">q7_perr</a>                      : 1;
<a name="l02887"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#ac16df760eda0c51f93b77b27a033f07a">02887</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#ac16df760eda0c51f93b77b27a033f07a">pool0th</a>                      : 1;
<a name="l02888"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a6ef1d7f1063eddd42802b6654655a4f1">02888</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a6ef1d7f1063eddd42802b6654655a4f1">pool1th</a>                      : 1;
<a name="l02889"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#ac4dbbe28924814e8520cef61fc399a55">02889</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#ac4dbbe28924814e8520cef61fc399a55">pool2th</a>                      : 1;
<a name="l02890"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a151998b99f4898aa2225824263aecfdb">02890</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a151998b99f4898aa2225824263aecfdb">pool3th</a>                      : 1;
<a name="l02891"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#ad5fd73f4bf1c181119448b7c6f93eee1">02891</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#ad5fd73f4bf1c181119448b7c6f93eee1">pool4th</a>                      : 1;
<a name="l02892"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a3dde11a1f5def32407b45bc8ce0ed27a">02892</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a3dde11a1f5def32407b45bc8ce0ed27a">pool5th</a>                      : 1;
<a name="l02893"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#adb29d47e46f323652a5c7fc8730891e8">02893</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#adb29d47e46f323652a5c7fc8730891e8">pool6th</a>                      : 1;
<a name="l02894"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a869b4a370980bc9a37b5192805092b7b">02894</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a869b4a370980bc9a37b5192805092b7b">pool7th</a>                      : 1;
<a name="l02895"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a1fc74b65b8948e051b875a84260dca4c">02895</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a1fc74b65b8948e051b875a84260dca4c">free0</a>                        : 1;
<a name="l02896"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a96acd91ff906fdc5792c0d29d17e2804">02896</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a96acd91ff906fdc5792c0d29d17e2804">free1</a>                        : 1;
<a name="l02897"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a3a3285b26d4ed46e41eb44a08e5b8d9e">02897</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a3a3285b26d4ed46e41eb44a08e5b8d9e">free2</a>                        : 1;
<a name="l02898"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#adb0e11343eaf29b255452fef1d39b620">02898</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#adb0e11343eaf29b255452fef1d39b620">free3</a>                        : 1;
<a name="l02899"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a4164ec78f32d394599ba180574a385ea">02899</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a4164ec78f32d394599ba180574a385ea">free4</a>                        : 1;
<a name="l02900"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a7120a7b4bbf54112dee9bb6854b73451">02900</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a7120a7b4bbf54112dee9bb6854b73451">free5</a>                        : 1;
<a name="l02901"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a7a0a4f4e7147163ff7a8a060687d5cbb">02901</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a7a0a4f4e7147163ff7a8a060687d5cbb">free6</a>                        : 1;
<a name="l02902"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a9d1fdb2dee1192ac6d7e9b794ed3520b">02902</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a9d1fdb2dee1192ac6d7e9b794ed3520b">free7</a>                        : 1;
<a name="l02903"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#aed7bd01ac909ea5612756c83d55ba861">02903</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#aed7bd01ac909ea5612756c83d55ba861">free8</a>                        : 1;
<a name="l02904"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a552e3040e28986e94e7a0f239b29b404">02904</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a552e3040e28986e94e7a0f239b29b404">q8_und</a>                       : 1;
<a name="l02905"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a772a2a87f024966e7819a5c9cdc3a8c3">02905</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#a772a2a87f024966e7819a5c9cdc3a8c3">q8_coff</a>                      : 1;
<a name="l02906"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#ac4c040d861502a56a1f8796076d18224">02906</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#ac4c040d861502a56a1f8796076d18224">q8_perr</a>                      : 1;
<a name="l02907"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#abb8271a6d9cd548c56727c94db81335e">02907</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#abb8271a6d9cd548c56727c94db81335e">pool8th</a>                      : 1;
<a name="l02908"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#ae2f7953f99bb6bbe4b151eece5c0be59">02908</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#ae2f7953f99bb6bbe4b151eece5c0be59">paddr_e</a>                      : 1;
<a name="l02909"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#af6bd78f736b4b48d2fef03bdaa5c5a50">02909</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html#af6bd78f736b4b48d2fef03bdaa5c5a50">reserved_50_63</a>               : 14;
<a name="l02910"></a>02910 <span class="preprocessor">#endif</span>
<a name="l02911"></a>02911 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__int__sum.html#ab74e0d9793fdfc9ec600b9720dc66e6a">s</a>;
<a name="l02912"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html">02912</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html">cvmx_fpa_int_sum_cn30xx</a> {
<a name="l02913"></a>02913 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02914"></a>02914 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a7db3cc68588e6addf1e16d81676a9a41">reserved_28_63</a>               : 36;
<a name="l02915"></a>02915     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a4c2728def1ffb83c83ef3e75aadb4b30">q7_perr</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 pointer read from the stack in</span>
<a name="l02916"></a>02916 <span class="comment">                                                         the L2C does not have the FPA owner ship bit set. */</span>
<a name="l02917"></a>02917     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a09faa6a2179eec83da11d93c6e6ea236">q7_coff</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 stack end tag is present and</span>
<a name="l02918"></a>02918 <span class="comment">                                                         the count available is greater than than pointers</span>
<a name="l02919"></a>02919 <span class="comment">                                                         present in the FPA. */</span>
<a name="l02920"></a>02920     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a52106c30749d92816314f2da71f44551">q7_und</a>                       : 1;  <span class="comment">/**&lt; Set when a Queue0 page count available goes</span>
<a name="l02921"></a>02921 <span class="comment">                                                         negative. */</span>
<a name="l02922"></a>02922     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#ae9090242cf15433eef29726ee2e9ad13">q6_perr</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 pointer read from the stack in</span>
<a name="l02923"></a>02923 <span class="comment">                                                         the L2C does not have the FPA owner ship bit set. */</span>
<a name="l02924"></a>02924     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a3b0aea6cafb50a2af4238d396e79be73">q6_coff</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 stack end tag is present and</span>
<a name="l02925"></a>02925 <span class="comment">                                                         the count available is greater than than pointers</span>
<a name="l02926"></a>02926 <span class="comment">                                                         present in the FPA. */</span>
<a name="l02927"></a>02927     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a4e92bc19333e327d2172e74f2c6dc6da">q6_und</a>                       : 1;  <span class="comment">/**&lt; Set when a Queue0 page count available goes</span>
<a name="l02928"></a>02928 <span class="comment">                                                         negative. */</span>
<a name="l02929"></a>02929     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a93bece511383cfa63e7baa9fe78d1a50">q5_perr</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 pointer read from the stack in</span>
<a name="l02930"></a>02930 <span class="comment">                                                         the L2C does not have the FPA owner ship bit set. */</span>
<a name="l02931"></a>02931     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a02d49d245c788a0fcca79afe5a402703">q5_coff</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 stack end tag is present and</span>
<a name="l02932"></a>02932 <span class="comment">                                                         the count available is greater than than pointers</span>
<a name="l02933"></a>02933 <span class="comment">                                                         present in the FPA. */</span>
<a name="l02934"></a>02934     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a04210c8fa012d628e27ed4f229c4810b">q5_und</a>                       : 1;  <span class="comment">/**&lt; Set when a Queue0 page count available goes</span>
<a name="l02935"></a>02935 <span class="comment">                                                         negative. */</span>
<a name="l02936"></a>02936     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#ae5c5a8eb46c7eca373ff8222c650985e">q4_perr</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 pointer read from the stack in</span>
<a name="l02937"></a>02937 <span class="comment">                                                         the L2C does not have the FPA owner ship bit set. */</span>
<a name="l02938"></a>02938     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#aa082a28f520a2fd539c4b6eb977989c2">q4_coff</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 stack end tag is present and</span>
<a name="l02939"></a>02939 <span class="comment">                                                         the count available is greater than than pointers</span>
<a name="l02940"></a>02940 <span class="comment">                                                         present in the FPA. */</span>
<a name="l02941"></a>02941     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#aaa0b9103a69d7afd50b9736d78efdb7b">q4_und</a>                       : 1;  <span class="comment">/**&lt; Set when a Queue0 page count available goes</span>
<a name="l02942"></a>02942 <span class="comment">                                                         negative. */</span>
<a name="l02943"></a>02943     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a412ffd24853e4d861b6142942357736d">q3_perr</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 pointer read from the stack in</span>
<a name="l02944"></a>02944 <span class="comment">                                                         the L2C does not have the FPA owner ship bit set. */</span>
<a name="l02945"></a>02945     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a2c336ff685b96ca286ad3d74c9bd7461">q3_coff</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 stack end tag is present and</span>
<a name="l02946"></a>02946 <span class="comment">                                                         the count available is greater than than pointers</span>
<a name="l02947"></a>02947 <span class="comment">                                                         present in the FPA. */</span>
<a name="l02948"></a>02948     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a02a321425766ec8cc4e939432ab5a0c9">q3_und</a>                       : 1;  <span class="comment">/**&lt; Set when a Queue0 page count available goes</span>
<a name="l02949"></a>02949 <span class="comment">                                                         negative. */</span>
<a name="l02950"></a>02950     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#ae8701aa77403cc7ebfc1280f757bd184">q2_perr</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 pointer read from the stack in</span>
<a name="l02951"></a>02951 <span class="comment">                                                         the L2C does not have the FPA owner ship bit set. */</span>
<a name="l02952"></a>02952     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a3a4afd3869bf5349f3c90a823b05f6d3">q2_coff</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 stack end tag is present and</span>
<a name="l02953"></a>02953 <span class="comment">                                                         the count available is greater than than pointers</span>
<a name="l02954"></a>02954 <span class="comment">                                                         present in the FPA. */</span>
<a name="l02955"></a>02955     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a92cd208709b3d2708854d24f07bf70c2">q2_und</a>                       : 1;  <span class="comment">/**&lt; Set when a Queue0 page count available goes</span>
<a name="l02956"></a>02956 <span class="comment">                                                         negative. */</span>
<a name="l02957"></a>02957     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a91813ea283b29344c8defac763306801">q1_perr</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 pointer read from the stack in</span>
<a name="l02958"></a>02958 <span class="comment">                                                         the L2C does not have the FPA owner ship bit set. */</span>
<a name="l02959"></a>02959     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a253d6335a45e9b5cf77d996df5875e03">q1_coff</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 stack end tag is present and</span>
<a name="l02960"></a>02960 <span class="comment">                                                         the count available is greater than pointers</span>
<a name="l02961"></a>02961 <span class="comment">                                                         present in the FPA. */</span>
<a name="l02962"></a>02962     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a550a1a4108af806f475fc911ec103138">q1_und</a>                       : 1;  <span class="comment">/**&lt; Set when a Queue0 page count available goes</span>
<a name="l02963"></a>02963 <span class="comment">                                                         negative. */</span>
<a name="l02964"></a>02964     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a04b427d7a92fdf7b794ee3123f2379e6">q0_perr</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 pointer read from the stack in</span>
<a name="l02965"></a>02965 <span class="comment">                                                         the L2C does not have the FPA owner ship bit set. */</span>
<a name="l02966"></a>02966     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a43321fbb1a9e7730837989b49f3dff34">q0_coff</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 stack end tag is present and</span>
<a name="l02967"></a>02967 <span class="comment">                                                         the count available is greater than pointers</span>
<a name="l02968"></a>02968 <span class="comment">                                                         present in the FPA. */</span>
<a name="l02969"></a>02969     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a67d2081021ab4bbd6de5215fffb6b7cf">q0_und</a>                       : 1;  <span class="comment">/**&lt; Set when a Queue0 page count available goes</span>
<a name="l02970"></a>02970 <span class="comment">                                                         negative. */</span>
<a name="l02971"></a>02971     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a889ae0a0f0fa833aa9ae527edb43f0a3">fed1_dbe</a>                     : 1;  <span class="comment">/**&lt; Set when a Double Bit Error is detected in FPF1. */</span>
<a name="l02972"></a>02972     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a2902b71ead2bae577f76d71e0e4493f6">fed1_sbe</a>                     : 1;  <span class="comment">/**&lt; Set when a Single Bit Error is detected in FPF1. */</span>
<a name="l02973"></a>02973     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#ab36ec16a7d7995bb6c2e7c3b2cacef2b">fed0_dbe</a>                     : 1;  <span class="comment">/**&lt; Set when a Double Bit Error is detected in FPF0. */</span>
<a name="l02974"></a>02974     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#aac810534e98175c50925361161148fb3">fed0_sbe</a>                     : 1;  <span class="comment">/**&lt; Set when a Single Bit Error is detected in FPF0. */</span>
<a name="l02975"></a>02975 <span class="preprocessor">#else</span>
<a name="l02976"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#aac810534e98175c50925361161148fb3">02976</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#aac810534e98175c50925361161148fb3">fed0_sbe</a>                     : 1;
<a name="l02977"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#ab36ec16a7d7995bb6c2e7c3b2cacef2b">02977</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#ab36ec16a7d7995bb6c2e7c3b2cacef2b">fed0_dbe</a>                     : 1;
<a name="l02978"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a2902b71ead2bae577f76d71e0e4493f6">02978</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a2902b71ead2bae577f76d71e0e4493f6">fed1_sbe</a>                     : 1;
<a name="l02979"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a889ae0a0f0fa833aa9ae527edb43f0a3">02979</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a889ae0a0f0fa833aa9ae527edb43f0a3">fed1_dbe</a>                     : 1;
<a name="l02980"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a67d2081021ab4bbd6de5215fffb6b7cf">02980</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a67d2081021ab4bbd6de5215fffb6b7cf">q0_und</a>                       : 1;
<a name="l02981"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a43321fbb1a9e7730837989b49f3dff34">02981</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a43321fbb1a9e7730837989b49f3dff34">q0_coff</a>                      : 1;
<a name="l02982"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a04b427d7a92fdf7b794ee3123f2379e6">02982</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a04b427d7a92fdf7b794ee3123f2379e6">q0_perr</a>                      : 1;
<a name="l02983"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a550a1a4108af806f475fc911ec103138">02983</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a550a1a4108af806f475fc911ec103138">q1_und</a>                       : 1;
<a name="l02984"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a253d6335a45e9b5cf77d996df5875e03">02984</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a253d6335a45e9b5cf77d996df5875e03">q1_coff</a>                      : 1;
<a name="l02985"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a91813ea283b29344c8defac763306801">02985</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a91813ea283b29344c8defac763306801">q1_perr</a>                      : 1;
<a name="l02986"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a92cd208709b3d2708854d24f07bf70c2">02986</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a92cd208709b3d2708854d24f07bf70c2">q2_und</a>                       : 1;
<a name="l02987"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a3a4afd3869bf5349f3c90a823b05f6d3">02987</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a3a4afd3869bf5349f3c90a823b05f6d3">q2_coff</a>                      : 1;
<a name="l02988"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#ae8701aa77403cc7ebfc1280f757bd184">02988</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#ae8701aa77403cc7ebfc1280f757bd184">q2_perr</a>                      : 1;
<a name="l02989"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a02a321425766ec8cc4e939432ab5a0c9">02989</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a02a321425766ec8cc4e939432ab5a0c9">q3_und</a>                       : 1;
<a name="l02990"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a2c336ff685b96ca286ad3d74c9bd7461">02990</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a2c336ff685b96ca286ad3d74c9bd7461">q3_coff</a>                      : 1;
<a name="l02991"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a412ffd24853e4d861b6142942357736d">02991</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a412ffd24853e4d861b6142942357736d">q3_perr</a>                      : 1;
<a name="l02992"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#aaa0b9103a69d7afd50b9736d78efdb7b">02992</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#aaa0b9103a69d7afd50b9736d78efdb7b">q4_und</a>                       : 1;
<a name="l02993"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#aa082a28f520a2fd539c4b6eb977989c2">02993</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#aa082a28f520a2fd539c4b6eb977989c2">q4_coff</a>                      : 1;
<a name="l02994"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#ae5c5a8eb46c7eca373ff8222c650985e">02994</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#ae5c5a8eb46c7eca373ff8222c650985e">q4_perr</a>                      : 1;
<a name="l02995"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a04210c8fa012d628e27ed4f229c4810b">02995</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a04210c8fa012d628e27ed4f229c4810b">q5_und</a>                       : 1;
<a name="l02996"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a02d49d245c788a0fcca79afe5a402703">02996</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a02d49d245c788a0fcca79afe5a402703">q5_coff</a>                      : 1;
<a name="l02997"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a93bece511383cfa63e7baa9fe78d1a50">02997</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a93bece511383cfa63e7baa9fe78d1a50">q5_perr</a>                      : 1;
<a name="l02998"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a4e92bc19333e327d2172e74f2c6dc6da">02998</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a4e92bc19333e327d2172e74f2c6dc6da">q6_und</a>                       : 1;
<a name="l02999"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a3b0aea6cafb50a2af4238d396e79be73">02999</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a3b0aea6cafb50a2af4238d396e79be73">q6_coff</a>                      : 1;
<a name="l03000"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#ae9090242cf15433eef29726ee2e9ad13">03000</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#ae9090242cf15433eef29726ee2e9ad13">q6_perr</a>                      : 1;
<a name="l03001"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a52106c30749d92816314f2da71f44551">03001</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a52106c30749d92816314f2da71f44551">q7_und</a>                       : 1;
<a name="l03002"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a09faa6a2179eec83da11d93c6e6ea236">03002</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a09faa6a2179eec83da11d93c6e6ea236">q7_coff</a>                      : 1;
<a name="l03003"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a4c2728def1ffb83c83ef3e75aadb4b30">03003</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a4c2728def1ffb83c83ef3e75aadb4b30">q7_perr</a>                      : 1;
<a name="l03004"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a7db3cc68588e6addf1e16d81676a9a41">03004</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html#a7db3cc68588e6addf1e16d81676a9a41">reserved_28_63</a>               : 36;
<a name="l03005"></a>03005 <span class="preprocessor">#endif</span>
<a name="l03006"></a>03006 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__int__sum.html#a60af69c825c651857d68f979fdf5ee5a">cn30xx</a>;
<a name="l03007"></a><a class="code" href="unioncvmx__fpa__int__sum.html#a20cc5e0e1aee5e9089288b44995b24c8">03007</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html">cvmx_fpa_int_sum_cn30xx</a>        <a class="code" href="unioncvmx__fpa__int__sum.html#a20cc5e0e1aee5e9089288b44995b24c8">cn31xx</a>;
<a name="l03008"></a><a class="code" href="unioncvmx__fpa__int__sum.html#a8a5d7e5a5cdd2a924adf1fdc05b02fa9">03008</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html">cvmx_fpa_int_sum_cn30xx</a>        <a class="code" href="unioncvmx__fpa__int__sum.html#a8a5d7e5a5cdd2a924adf1fdc05b02fa9">cn38xx</a>;
<a name="l03009"></a><a class="code" href="unioncvmx__fpa__int__sum.html#ad3e39d8f0393190be51909ffa9bb28e3">03009</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html">cvmx_fpa_int_sum_cn30xx</a>        <a class="code" href="unioncvmx__fpa__int__sum.html#ad3e39d8f0393190be51909ffa9bb28e3">cn38xxp2</a>;
<a name="l03010"></a><a class="code" href="unioncvmx__fpa__int__sum.html#ae133405a944a9cdd93a6b3db438d0c5a">03010</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html">cvmx_fpa_int_sum_cn30xx</a>        <a class="code" href="unioncvmx__fpa__int__sum.html#ae133405a944a9cdd93a6b3db438d0c5a">cn50xx</a>;
<a name="l03011"></a><a class="code" href="unioncvmx__fpa__int__sum.html#aeb7b2fa9b50610289b2acf6257af37de">03011</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html">cvmx_fpa_int_sum_cn30xx</a>        <a class="code" href="unioncvmx__fpa__int__sum.html#aeb7b2fa9b50610289b2acf6257af37de">cn52xx</a>;
<a name="l03012"></a><a class="code" href="unioncvmx__fpa__int__sum.html#a81fff99d849c6433fb91ce8d52135084">03012</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html">cvmx_fpa_int_sum_cn30xx</a>        <a class="code" href="unioncvmx__fpa__int__sum.html#a81fff99d849c6433fb91ce8d52135084">cn52xxp1</a>;
<a name="l03013"></a><a class="code" href="unioncvmx__fpa__int__sum.html#a09a824e8d0cfbf7709f5992cfca97485">03013</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html">cvmx_fpa_int_sum_cn30xx</a>        <a class="code" href="unioncvmx__fpa__int__sum.html#a09a824e8d0cfbf7709f5992cfca97485">cn56xx</a>;
<a name="l03014"></a><a class="code" href="unioncvmx__fpa__int__sum.html#a51a5a080d35cdbfe367e42f468b9314a">03014</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html">cvmx_fpa_int_sum_cn30xx</a>        <a class="code" href="unioncvmx__fpa__int__sum.html#a51a5a080d35cdbfe367e42f468b9314a">cn56xxp1</a>;
<a name="l03015"></a><a class="code" href="unioncvmx__fpa__int__sum.html#adc5b71296e6178ee0936f2450975bf16">03015</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html">cvmx_fpa_int_sum_cn30xx</a>        <a class="code" href="unioncvmx__fpa__int__sum.html#adc5b71296e6178ee0936f2450975bf16">cn58xx</a>;
<a name="l03016"></a><a class="code" href="unioncvmx__fpa__int__sum.html#a9a8a0b07f34770938c3b6d6740e6a742">03016</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html">cvmx_fpa_int_sum_cn30xx</a>        <a class="code" href="unioncvmx__fpa__int__sum.html#a9a8a0b07f34770938c3b6d6740e6a742">cn58xxp1</a>;
<a name="l03017"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html">03017</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html">cvmx_fpa_int_sum_cn61xx</a> {
<a name="l03018"></a>03018 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03019"></a>03019 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a3e0e722728742667c5dc2bee28647a78">reserved_50_63</a>               : 14;
<a name="l03020"></a>03020     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a083b77d94fd3fe338b586bc29469e5dc">paddr_e</a>                      : 1;  <span class="comment">/**&lt; Set when a pointer address does not fall in the</span>
<a name="l03021"></a>03021 <span class="comment">                                                         address range for a pool specified by</span>
<a name="l03022"></a>03022 <span class="comment">                                                         FPA_POOLX_START_ADDR and FPA_POOLX_END_ADDR. */</span>
<a name="l03023"></a>03023     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a3e219bd6390e13eb5c731777714daabc">reserved_44_48</a>               : 5;
<a name="l03024"></a>03024     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a60d51b081ec79a66ee759d34a42ae072">free7</a>                        : 1;  <span class="comment">/**&lt; When a pointer for POOL7 is freed bit is set. */</span>
<a name="l03025"></a>03025     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#af4ca5d9cce750083972e8174c3102d36">free6</a>                        : 1;  <span class="comment">/**&lt; When a pointer for POOL6 is freed bit is set. */</span>
<a name="l03026"></a>03026     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a6100fdc7db2e7cb113f06dabdc5fbafc">free5</a>                        : 1;  <span class="comment">/**&lt; When a pointer for POOL5 is freed bit is set. */</span>
<a name="l03027"></a>03027     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a30ece87fd7b158a43d10a3799d02482d">free4</a>                        : 1;  <span class="comment">/**&lt; When a pointer for POOL4 is freed bit is set. */</span>
<a name="l03028"></a>03028     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a6abe462bac58b8a45865887f73e23e12">free3</a>                        : 1;  <span class="comment">/**&lt; When a pointer for POOL3 is freed bit is set. */</span>
<a name="l03029"></a>03029     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a893acc460c6a3aa5df418217042da006">free2</a>                        : 1;  <span class="comment">/**&lt; When a pointer for POOL2 is freed bit is set. */</span>
<a name="l03030"></a>03030     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#ac198e017368123e803afe79d346f4d0a">free1</a>                        : 1;  <span class="comment">/**&lt; When a pointer for POOL1 is freed bit is set. */</span>
<a name="l03031"></a>03031     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a6b28440a8b7f08ff0b8dffc02bd6474c">free0</a>                        : 1;  <span class="comment">/**&lt; When a pointer for POOL0 is freed bit is set. */</span>
<a name="l03032"></a>03032     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a29993e681e32057eb58636b53b8a03cc">pool7th</a>                      : 1;  <span class="comment">/**&lt; Set when FPA_QUE7_AVAILABLE is equal to</span>
<a name="l03033"></a>03033 <span class="comment">                                                         FPA_POOL7_THRESHOLD[THRESH] and a pointer is</span>
<a name="l03034"></a>03034 <span class="comment">                                                         allocated or de-allocated. */</span>
<a name="l03035"></a>03035     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a80798cb4347de9e6e3575f23d2f73f0e">pool6th</a>                      : 1;  <span class="comment">/**&lt; Set when FPA_QUE6_AVAILABLE is equal to</span>
<a name="l03036"></a>03036 <span class="comment">                                                         FPA_POOL6_THRESHOLD[THRESH] and a pointer is</span>
<a name="l03037"></a>03037 <span class="comment">                                                         allocated or de-allocated. */</span>
<a name="l03038"></a>03038     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a129dcbe8ed88562dfab0f38d88f15232">pool5th</a>                      : 1;  <span class="comment">/**&lt; Set when FPA_QUE5_AVAILABLE is equal to</span>
<a name="l03039"></a>03039 <span class="comment">                                                         FPA_POOL5_THRESHOLD[THRESH] and a pointer is</span>
<a name="l03040"></a>03040 <span class="comment">                                                         allocated or de-allocated. */</span>
<a name="l03041"></a>03041     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a1e727c5253bd3ff5ed55ea452a90f25a">pool4th</a>                      : 1;  <span class="comment">/**&lt; Set when FPA_QUE4_AVAILABLE is equal to</span>
<a name="l03042"></a>03042 <span class="comment">                                                         FPA_POOL4_THRESHOLD[THRESH] and a pointer is</span>
<a name="l03043"></a>03043 <span class="comment">                                                         allocated or de-allocated. */</span>
<a name="l03044"></a>03044     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#aa455efe9d1e9c2812e0abf1708a59305">pool3th</a>                      : 1;  <span class="comment">/**&lt; Set when FPA_QUE3_AVAILABLE is equal to</span>
<a name="l03045"></a>03045 <span class="comment">                                                         FPA_POOL3_THRESHOLD[THRESH] and a pointer is</span>
<a name="l03046"></a>03046 <span class="comment">                                                         allocated or de-allocated. */</span>
<a name="l03047"></a>03047     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#af6fd51794ca0d1c568a8edfbee814280">pool2th</a>                      : 1;  <span class="comment">/**&lt; Set when FPA_QUE2_AVAILABLE is equal to</span>
<a name="l03048"></a>03048 <span class="comment">                                                         FPA_POOL2_THRESHOLD[THRESH] and a pointer is</span>
<a name="l03049"></a>03049 <span class="comment">                                                         allocated or de-allocated. */</span>
<a name="l03050"></a>03050     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#aa9f04175f2e2b40bc3327dd4129c9994">pool1th</a>                      : 1;  <span class="comment">/**&lt; Set when FPA_QUE1_AVAILABLE is equal to</span>
<a name="l03051"></a>03051 <span class="comment">                                                         FPA_POOL1_THRESHOLD[THRESH] and a pointer is</span>
<a name="l03052"></a>03052 <span class="comment">                                                         allocated or de-allocated. */</span>
<a name="l03053"></a>03053     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#aa3ae364a1a82dcdfee797d50eedca9e1">pool0th</a>                      : 1;  <span class="comment">/**&lt; Set when FPA_QUE0_AVAILABLE is equal to</span>
<a name="l03054"></a>03054 <span class="comment">                                                         FPA_POOL`_THRESHOLD[THRESH] and a pointer is</span>
<a name="l03055"></a>03055 <span class="comment">                                                         allocated or de-allocated. */</span>
<a name="l03056"></a>03056     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a24bed4420f061c74c0eb3b6c91271b89">q7_perr</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 pointer read from the stack in</span>
<a name="l03057"></a>03057 <span class="comment">                                                         the L2C does not have the FPA owner ship bit set. */</span>
<a name="l03058"></a>03058     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a136e1bff9a487d6419a61eccf03e8cd0">q7_coff</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 stack end tag is present and</span>
<a name="l03059"></a>03059 <span class="comment">                                                         the count available is greater than than pointers</span>
<a name="l03060"></a>03060 <span class="comment">                                                         present in the FPA. */</span>
<a name="l03061"></a>03061     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a90d7c1cf4ee3ffd13dd863f44e6f94ad">q7_und</a>                       : 1;  <span class="comment">/**&lt; Set when a Queue0 page count available goes</span>
<a name="l03062"></a>03062 <span class="comment">                                                         negative. */</span>
<a name="l03063"></a>03063     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#adb61625f250a6cd93353d808a679039c">q6_perr</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 pointer read from the stack in</span>
<a name="l03064"></a>03064 <span class="comment">                                                         the L2C does not have the FPA owner ship bit set. */</span>
<a name="l03065"></a>03065     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a3d4fc54b673f95aa66eb386fd3a8eedb">q6_coff</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 stack end tag is present and</span>
<a name="l03066"></a>03066 <span class="comment">                                                         the count available is greater than than pointers</span>
<a name="l03067"></a>03067 <span class="comment">                                                         present in the FPA. */</span>
<a name="l03068"></a>03068     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#ad2ac7cf7d4f96d9e3693774c4f1db4da">q6_und</a>                       : 1;  <span class="comment">/**&lt; Set when a Queue0 page count available goes</span>
<a name="l03069"></a>03069 <span class="comment">                                                         negative. */</span>
<a name="l03070"></a>03070     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#ae5e8cbe8e32c54b1c6c950a3234923de">q5_perr</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 pointer read from the stack in</span>
<a name="l03071"></a>03071 <span class="comment">                                                         the L2C does not have the FPA owner ship bit set. */</span>
<a name="l03072"></a>03072     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a816608093bd4033a94189d5819a47683">q5_coff</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 stack end tag is present and</span>
<a name="l03073"></a>03073 <span class="comment">                                                         the count available is greater than than pointers</span>
<a name="l03074"></a>03074 <span class="comment">                                                         present in the FPA. */</span>
<a name="l03075"></a>03075     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a01c1587e67dbbe40c776531633b8aca7">q5_und</a>                       : 1;  <span class="comment">/**&lt; Set when a Queue0 page count available goes</span>
<a name="l03076"></a>03076 <span class="comment">                                                         negative. */</span>
<a name="l03077"></a>03077     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a928712c363b0e598b8c7398569a4e578">q4_perr</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 pointer read from the stack in</span>
<a name="l03078"></a>03078 <span class="comment">                                                         the L2C does not have the FPA owner ship bit set. */</span>
<a name="l03079"></a>03079     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#aeff06db21e13ad8126f0854c5ac010f1">q4_coff</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 stack end tag is present and</span>
<a name="l03080"></a>03080 <span class="comment">                                                         the count available is greater than than pointers</span>
<a name="l03081"></a>03081 <span class="comment">                                                         present in the FPA. */</span>
<a name="l03082"></a>03082     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a29ce691d42314fbbd19e6ed246461102">q4_und</a>                       : 1;  <span class="comment">/**&lt; Set when a Queue0 page count available goes</span>
<a name="l03083"></a>03083 <span class="comment">                                                         negative. */</span>
<a name="l03084"></a>03084     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a819f08ad98b48058723d88834ab777e4">q3_perr</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 pointer read from the stack in</span>
<a name="l03085"></a>03085 <span class="comment">                                                         the L2C does not have the FPA owner ship bit set. */</span>
<a name="l03086"></a>03086     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#ac8a98cc820aadc6f2d4f8d4b28756b9a">q3_coff</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 stack end tag is present and</span>
<a name="l03087"></a>03087 <span class="comment">                                                         the count available is greater than than pointers</span>
<a name="l03088"></a>03088 <span class="comment">                                                         present in the FPA. */</span>
<a name="l03089"></a>03089     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a53e460820aa496a19e9047eab442b27a">q3_und</a>                       : 1;  <span class="comment">/**&lt; Set when a Queue0 page count available goes</span>
<a name="l03090"></a>03090 <span class="comment">                                                         negative. */</span>
<a name="l03091"></a>03091     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a6166d3d3afa38d7c28621b19e20d9a75">q2_perr</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 pointer read from the stack in</span>
<a name="l03092"></a>03092 <span class="comment">                                                         the L2C does not have the FPA owner ship bit set. */</span>
<a name="l03093"></a>03093     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a41f9a374d876eb712536173a476f5ba2">q2_coff</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 stack end tag is present and</span>
<a name="l03094"></a>03094 <span class="comment">                                                         the count available is greater than than pointers</span>
<a name="l03095"></a>03095 <span class="comment">                                                         present in the FPA. */</span>
<a name="l03096"></a>03096     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a373349f1ea47c529af76b3a612fcf82e">q2_und</a>                       : 1;  <span class="comment">/**&lt; Set when a Queue0 page count available goes</span>
<a name="l03097"></a>03097 <span class="comment">                                                         negative. */</span>
<a name="l03098"></a>03098     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#aadf692c5d236531c54d97fad96d90ddd">q1_perr</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 pointer read from the stack in</span>
<a name="l03099"></a>03099 <span class="comment">                                                         the L2C does not have the FPA owner ship bit set. */</span>
<a name="l03100"></a>03100     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#aa78b621187561cef4455a5da5838c111">q1_coff</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 stack end tag is present and</span>
<a name="l03101"></a>03101 <span class="comment">                                                         the count available is greater than pointers</span>
<a name="l03102"></a>03102 <span class="comment">                                                         present in the FPA. */</span>
<a name="l03103"></a>03103     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#af399e2096a665d6701b60f80e28ea05e">q1_und</a>                       : 1;  <span class="comment">/**&lt; Set when a Queue0 page count available goes</span>
<a name="l03104"></a>03104 <span class="comment">                                                         negative. */</span>
<a name="l03105"></a>03105     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a177037f76ba6704c1446a57e0a24eabc">q0_perr</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 pointer read from the stack in</span>
<a name="l03106"></a>03106 <span class="comment">                                                         the L2C does not have the FPA owner ship bit set. */</span>
<a name="l03107"></a>03107     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a6a96a01a002fc165f9e5621d17a80a79">q0_coff</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 stack end tag is present and</span>
<a name="l03108"></a>03108 <span class="comment">                                                         the count available is greater than pointers</span>
<a name="l03109"></a>03109 <span class="comment">                                                         present in the FPA. */</span>
<a name="l03110"></a>03110     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a8ce487a026475be6c385a28e0fd3222b">q0_und</a>                       : 1;  <span class="comment">/**&lt; Set when a Queue0 page count available goes</span>
<a name="l03111"></a>03111 <span class="comment">                                                         negative. */</span>
<a name="l03112"></a>03112     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a00cdb8184112ab9301f8de1b1ea1dc88">fed1_dbe</a>                     : 1;  <span class="comment">/**&lt; Set when a Double Bit Error is detected in FPF1. */</span>
<a name="l03113"></a>03113     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a284089c1e49486998964354ba9bc91bc">fed1_sbe</a>                     : 1;  <span class="comment">/**&lt; Set when a Single Bit Error is detected in FPF1. */</span>
<a name="l03114"></a>03114     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a169610a86434f4f8800aeb581b804184">fed0_dbe</a>                     : 1;  <span class="comment">/**&lt; Set when a Double Bit Error is detected in FPF0. */</span>
<a name="l03115"></a>03115     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#af89b15eeab405bf2fdf849a7599487f9">fed0_sbe</a>                     : 1;  <span class="comment">/**&lt; Set when a Single Bit Error is detected in FPF0. */</span>
<a name="l03116"></a>03116 <span class="preprocessor">#else</span>
<a name="l03117"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#af89b15eeab405bf2fdf849a7599487f9">03117</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#af89b15eeab405bf2fdf849a7599487f9">fed0_sbe</a>                     : 1;
<a name="l03118"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a169610a86434f4f8800aeb581b804184">03118</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a169610a86434f4f8800aeb581b804184">fed0_dbe</a>                     : 1;
<a name="l03119"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a284089c1e49486998964354ba9bc91bc">03119</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a284089c1e49486998964354ba9bc91bc">fed1_sbe</a>                     : 1;
<a name="l03120"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a00cdb8184112ab9301f8de1b1ea1dc88">03120</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a00cdb8184112ab9301f8de1b1ea1dc88">fed1_dbe</a>                     : 1;
<a name="l03121"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a8ce487a026475be6c385a28e0fd3222b">03121</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a8ce487a026475be6c385a28e0fd3222b">q0_und</a>                       : 1;
<a name="l03122"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a6a96a01a002fc165f9e5621d17a80a79">03122</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a6a96a01a002fc165f9e5621d17a80a79">q0_coff</a>                      : 1;
<a name="l03123"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a177037f76ba6704c1446a57e0a24eabc">03123</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a177037f76ba6704c1446a57e0a24eabc">q0_perr</a>                      : 1;
<a name="l03124"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#af399e2096a665d6701b60f80e28ea05e">03124</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#af399e2096a665d6701b60f80e28ea05e">q1_und</a>                       : 1;
<a name="l03125"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#aa78b621187561cef4455a5da5838c111">03125</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#aa78b621187561cef4455a5da5838c111">q1_coff</a>                      : 1;
<a name="l03126"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#aadf692c5d236531c54d97fad96d90ddd">03126</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#aadf692c5d236531c54d97fad96d90ddd">q1_perr</a>                      : 1;
<a name="l03127"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a373349f1ea47c529af76b3a612fcf82e">03127</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a373349f1ea47c529af76b3a612fcf82e">q2_und</a>                       : 1;
<a name="l03128"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a41f9a374d876eb712536173a476f5ba2">03128</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a41f9a374d876eb712536173a476f5ba2">q2_coff</a>                      : 1;
<a name="l03129"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a6166d3d3afa38d7c28621b19e20d9a75">03129</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a6166d3d3afa38d7c28621b19e20d9a75">q2_perr</a>                      : 1;
<a name="l03130"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a53e460820aa496a19e9047eab442b27a">03130</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a53e460820aa496a19e9047eab442b27a">q3_und</a>                       : 1;
<a name="l03131"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#ac8a98cc820aadc6f2d4f8d4b28756b9a">03131</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#ac8a98cc820aadc6f2d4f8d4b28756b9a">q3_coff</a>                      : 1;
<a name="l03132"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a819f08ad98b48058723d88834ab777e4">03132</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a819f08ad98b48058723d88834ab777e4">q3_perr</a>                      : 1;
<a name="l03133"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a29ce691d42314fbbd19e6ed246461102">03133</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a29ce691d42314fbbd19e6ed246461102">q4_und</a>                       : 1;
<a name="l03134"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#aeff06db21e13ad8126f0854c5ac010f1">03134</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#aeff06db21e13ad8126f0854c5ac010f1">q4_coff</a>                      : 1;
<a name="l03135"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a928712c363b0e598b8c7398569a4e578">03135</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a928712c363b0e598b8c7398569a4e578">q4_perr</a>                      : 1;
<a name="l03136"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a01c1587e67dbbe40c776531633b8aca7">03136</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a01c1587e67dbbe40c776531633b8aca7">q5_und</a>                       : 1;
<a name="l03137"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a816608093bd4033a94189d5819a47683">03137</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a816608093bd4033a94189d5819a47683">q5_coff</a>                      : 1;
<a name="l03138"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#ae5e8cbe8e32c54b1c6c950a3234923de">03138</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#ae5e8cbe8e32c54b1c6c950a3234923de">q5_perr</a>                      : 1;
<a name="l03139"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#ad2ac7cf7d4f96d9e3693774c4f1db4da">03139</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#ad2ac7cf7d4f96d9e3693774c4f1db4da">q6_und</a>                       : 1;
<a name="l03140"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a3d4fc54b673f95aa66eb386fd3a8eedb">03140</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a3d4fc54b673f95aa66eb386fd3a8eedb">q6_coff</a>                      : 1;
<a name="l03141"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#adb61625f250a6cd93353d808a679039c">03141</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#adb61625f250a6cd93353d808a679039c">q6_perr</a>                      : 1;
<a name="l03142"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a90d7c1cf4ee3ffd13dd863f44e6f94ad">03142</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a90d7c1cf4ee3ffd13dd863f44e6f94ad">q7_und</a>                       : 1;
<a name="l03143"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a136e1bff9a487d6419a61eccf03e8cd0">03143</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a136e1bff9a487d6419a61eccf03e8cd0">q7_coff</a>                      : 1;
<a name="l03144"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a24bed4420f061c74c0eb3b6c91271b89">03144</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a24bed4420f061c74c0eb3b6c91271b89">q7_perr</a>                      : 1;
<a name="l03145"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#aa3ae364a1a82dcdfee797d50eedca9e1">03145</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#aa3ae364a1a82dcdfee797d50eedca9e1">pool0th</a>                      : 1;
<a name="l03146"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#aa9f04175f2e2b40bc3327dd4129c9994">03146</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#aa9f04175f2e2b40bc3327dd4129c9994">pool1th</a>                      : 1;
<a name="l03147"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#af6fd51794ca0d1c568a8edfbee814280">03147</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#af6fd51794ca0d1c568a8edfbee814280">pool2th</a>                      : 1;
<a name="l03148"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#aa455efe9d1e9c2812e0abf1708a59305">03148</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#aa455efe9d1e9c2812e0abf1708a59305">pool3th</a>                      : 1;
<a name="l03149"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a1e727c5253bd3ff5ed55ea452a90f25a">03149</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a1e727c5253bd3ff5ed55ea452a90f25a">pool4th</a>                      : 1;
<a name="l03150"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a129dcbe8ed88562dfab0f38d88f15232">03150</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a129dcbe8ed88562dfab0f38d88f15232">pool5th</a>                      : 1;
<a name="l03151"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a80798cb4347de9e6e3575f23d2f73f0e">03151</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a80798cb4347de9e6e3575f23d2f73f0e">pool6th</a>                      : 1;
<a name="l03152"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a29993e681e32057eb58636b53b8a03cc">03152</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a29993e681e32057eb58636b53b8a03cc">pool7th</a>                      : 1;
<a name="l03153"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a6b28440a8b7f08ff0b8dffc02bd6474c">03153</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a6b28440a8b7f08ff0b8dffc02bd6474c">free0</a>                        : 1;
<a name="l03154"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#ac198e017368123e803afe79d346f4d0a">03154</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#ac198e017368123e803afe79d346f4d0a">free1</a>                        : 1;
<a name="l03155"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a893acc460c6a3aa5df418217042da006">03155</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a893acc460c6a3aa5df418217042da006">free2</a>                        : 1;
<a name="l03156"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a6abe462bac58b8a45865887f73e23e12">03156</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a6abe462bac58b8a45865887f73e23e12">free3</a>                        : 1;
<a name="l03157"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a30ece87fd7b158a43d10a3799d02482d">03157</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a30ece87fd7b158a43d10a3799d02482d">free4</a>                        : 1;
<a name="l03158"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a6100fdc7db2e7cb113f06dabdc5fbafc">03158</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a6100fdc7db2e7cb113f06dabdc5fbafc">free5</a>                        : 1;
<a name="l03159"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#af4ca5d9cce750083972e8174c3102d36">03159</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#af4ca5d9cce750083972e8174c3102d36">free6</a>                        : 1;
<a name="l03160"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a60d51b081ec79a66ee759d34a42ae072">03160</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a60d51b081ec79a66ee759d34a42ae072">free7</a>                        : 1;
<a name="l03161"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a3e219bd6390e13eb5c731777714daabc">03161</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a3e219bd6390e13eb5c731777714daabc">reserved_44_48</a>               : 5;
<a name="l03162"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a083b77d94fd3fe338b586bc29469e5dc">03162</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a083b77d94fd3fe338b586bc29469e5dc">paddr_e</a>                      : 1;
<a name="l03163"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a3e0e722728742667c5dc2bee28647a78">03163</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html#a3e0e722728742667c5dc2bee28647a78">reserved_50_63</a>               : 14;
<a name="l03164"></a>03164 <span class="preprocessor">#endif</span>
<a name="l03165"></a>03165 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__int__sum.html#a0ccc46026275df09935d0d316d11ead4">cn61xx</a>;
<a name="l03166"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html">03166</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html">cvmx_fpa_int_sum_cn63xx</a> {
<a name="l03167"></a>03167 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03168"></a>03168 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#aaa40b839b650e55ccd1f318b68056929">reserved_44_63</a>               : 20;
<a name="l03169"></a>03169     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#ab502eec15f74dd3edf78cdd7f6500eab">free7</a>                        : 1;  <span class="comment">/**&lt; When a pointer for POOL7 is freed bit is set. */</span>
<a name="l03170"></a>03170     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#ae2848f96f910eb5c8a5ea16dd1581197">free6</a>                        : 1;  <span class="comment">/**&lt; When a pointer for POOL6 is freed bit is set. */</span>
<a name="l03171"></a>03171     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#aad19d117fb115eb2f8ab6117b5462e62">free5</a>                        : 1;  <span class="comment">/**&lt; When a pointer for POOL5 is freed bit is set. */</span>
<a name="l03172"></a>03172     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a0b1a5534068c771156fdd18db96fd2ef">free4</a>                        : 1;  <span class="comment">/**&lt; When a pointer for POOL4 is freed bit is set. */</span>
<a name="l03173"></a>03173     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#ae38f87bdcfb016b64ab99a3aa672c23c">free3</a>                        : 1;  <span class="comment">/**&lt; When a pointer for POOL3 is freed bit is set. */</span>
<a name="l03174"></a>03174     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a9ddf3753b4fbb4c5a8c4052715636409">free2</a>                        : 1;  <span class="comment">/**&lt; When a pointer for POOL2 is freed bit is set. */</span>
<a name="l03175"></a>03175     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#aa594ef05a61fcabde6ccdc7f9f74c050">free1</a>                        : 1;  <span class="comment">/**&lt; When a pointer for POOL1 is freed bit is set. */</span>
<a name="l03176"></a>03176     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a89a396e99856dccb2a1c43379d3754a0">free0</a>                        : 1;  <span class="comment">/**&lt; When a pointer for POOL0 is freed bit is set. */</span>
<a name="l03177"></a>03177     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a1f08b2d4460761c36f1327c004a6eabf">pool7th</a>                      : 1;  <span class="comment">/**&lt; Set when FPA_QUE7_AVAILABLE is equal to</span>
<a name="l03178"></a>03178 <span class="comment">                                                         FPA_POOL7_THRESHOLD[THRESH] and a pointer is</span>
<a name="l03179"></a>03179 <span class="comment">                                                         allocated or de-allocated. */</span>
<a name="l03180"></a>03180     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a5b153a9f106fb87a044d6b5ce28edb56">pool6th</a>                      : 1;  <span class="comment">/**&lt; Set when FPA_QUE6_AVAILABLE is equal to</span>
<a name="l03181"></a>03181 <span class="comment">                                                         FPA_POOL6_THRESHOLD[THRESH] and a pointer is</span>
<a name="l03182"></a>03182 <span class="comment">                                                         allocated or de-allocated. */</span>
<a name="l03183"></a>03183     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#acc379a3aa190d99cb9f7fa8e4bc37dda">pool5th</a>                      : 1;  <span class="comment">/**&lt; Set when FPA_QUE5_AVAILABLE is equal to</span>
<a name="l03184"></a>03184 <span class="comment">                                                         FPA_POOL5_THRESHOLD[THRESH] and a pointer is</span>
<a name="l03185"></a>03185 <span class="comment">                                                         allocated or de-allocated. */</span>
<a name="l03186"></a>03186     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a1f4235900923c468b7f1eb84fece460d">pool4th</a>                      : 1;  <span class="comment">/**&lt; Set when FPA_QUE4_AVAILABLE is equal to</span>
<a name="l03187"></a>03187 <span class="comment">                                                         FPA_POOL4_THRESHOLD[THRESH] and a pointer is</span>
<a name="l03188"></a>03188 <span class="comment">                                                         allocated or de-allocated. */</span>
<a name="l03189"></a>03189     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#ab756e79c474e9e714165dc5a88c2eb98">pool3th</a>                      : 1;  <span class="comment">/**&lt; Set when FPA_QUE3_AVAILABLE is equal to</span>
<a name="l03190"></a>03190 <span class="comment">                                                         FPA_POOL3_THRESHOLD[THRESH] and a pointer is</span>
<a name="l03191"></a>03191 <span class="comment">                                                         allocated or de-allocated. */</span>
<a name="l03192"></a>03192     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a252084dc85b93a7355d6967b23e7b746">pool2th</a>                      : 1;  <span class="comment">/**&lt; Set when FPA_QUE2_AVAILABLE is equal to</span>
<a name="l03193"></a>03193 <span class="comment">                                                         FPA_POOL2_THRESHOLD[THRESH] and a pointer is</span>
<a name="l03194"></a>03194 <span class="comment">                                                         allocated or de-allocated. */</span>
<a name="l03195"></a>03195     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#aa61b4add995722fe036729609fb4b3a3">pool1th</a>                      : 1;  <span class="comment">/**&lt; Set when FPA_QUE1_AVAILABLE is equal to</span>
<a name="l03196"></a>03196 <span class="comment">                                                         FPA_POOL1_THRESHOLD[THRESH] and a pointer is</span>
<a name="l03197"></a>03197 <span class="comment">                                                         allocated or de-allocated. */</span>
<a name="l03198"></a>03198     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#af5f0865e10324115be844f39ce21ad73">pool0th</a>                      : 1;  <span class="comment">/**&lt; Set when FPA_QUE0_AVAILABLE is equal to</span>
<a name="l03199"></a>03199 <span class="comment">                                                         FPA_POOL`_THRESHOLD[THRESH] and a pointer is</span>
<a name="l03200"></a>03200 <span class="comment">                                                         allocated or de-allocated. */</span>
<a name="l03201"></a>03201     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a32113ce07ddedaa90eda02022ccc18b4">q7_perr</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 pointer read from the stack in</span>
<a name="l03202"></a>03202 <span class="comment">                                                         the L2C does not have the FPA owner ship bit set. */</span>
<a name="l03203"></a>03203     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a475bb4d1752372ecbb7065b25a5cfdeb">q7_coff</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 stack end tag is present and</span>
<a name="l03204"></a>03204 <span class="comment">                                                         the count available is greater than than pointers</span>
<a name="l03205"></a>03205 <span class="comment">                                                         present in the FPA. */</span>
<a name="l03206"></a>03206     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a5989ba5b5c7679552f40cdd03b7fbe26">q7_und</a>                       : 1;  <span class="comment">/**&lt; Set when a Queue0 page count available goes</span>
<a name="l03207"></a>03207 <span class="comment">                                                         negative. */</span>
<a name="l03208"></a>03208     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a227e0d69059b9ef5d173ed0a96263aba">q6_perr</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 pointer read from the stack in</span>
<a name="l03209"></a>03209 <span class="comment">                                                         the L2C does not have the FPA owner ship bit set. */</span>
<a name="l03210"></a>03210     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a66c37313f04933fac599ef1aafc6a2b5">q6_coff</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 stack end tag is present and</span>
<a name="l03211"></a>03211 <span class="comment">                                                         the count available is greater than than pointers</span>
<a name="l03212"></a>03212 <span class="comment">                                                         present in the FPA. */</span>
<a name="l03213"></a>03213     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a5ec344abf2584cbf34cdf1c7e35d08be">q6_und</a>                       : 1;  <span class="comment">/**&lt; Set when a Queue0 page count available goes</span>
<a name="l03214"></a>03214 <span class="comment">                                                         negative. */</span>
<a name="l03215"></a>03215     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a5d17e6edc316bc74fe60a9ba0d848cac">q5_perr</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 pointer read from the stack in</span>
<a name="l03216"></a>03216 <span class="comment">                                                         the L2C does not have the FPA owner ship bit set. */</span>
<a name="l03217"></a>03217     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a515cb7e2e6712c46766f9d745bb887e9">q5_coff</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 stack end tag is present and</span>
<a name="l03218"></a>03218 <span class="comment">                                                         the count available is greater than than pointers</span>
<a name="l03219"></a>03219 <span class="comment">                                                         present in the FPA. */</span>
<a name="l03220"></a>03220     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a910ed3b173ece7a2893bef879751088f">q5_und</a>                       : 1;  <span class="comment">/**&lt; Set when a Queue0 page count available goes</span>
<a name="l03221"></a>03221 <span class="comment">                                                         negative. */</span>
<a name="l03222"></a>03222     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a8098057a4e7bff5bd5d8800ea32cf8ad">q4_perr</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 pointer read from the stack in</span>
<a name="l03223"></a>03223 <span class="comment">                                                         the L2C does not have the FPA owner ship bit set. */</span>
<a name="l03224"></a>03224     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a543d8904362984f7f51ccdcc9eb8c710">q4_coff</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 stack end tag is present and</span>
<a name="l03225"></a>03225 <span class="comment">                                                         the count available is greater than than pointers</span>
<a name="l03226"></a>03226 <span class="comment">                                                         present in the FPA. */</span>
<a name="l03227"></a>03227     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a513c6954b7ec5d435aa5b73c5690bad4">q4_und</a>                       : 1;  <span class="comment">/**&lt; Set when a Queue0 page count available goes</span>
<a name="l03228"></a>03228 <span class="comment">                                                         negative. */</span>
<a name="l03229"></a>03229     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#ac63b24d292d71c8de7ee5a6033bcf3fc">q3_perr</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 pointer read from the stack in</span>
<a name="l03230"></a>03230 <span class="comment">                                                         the L2C does not have the FPA owner ship bit set. */</span>
<a name="l03231"></a>03231     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#ac8902aa65fc0685b70ddf2022c5358cf">q3_coff</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 stack end tag is present and</span>
<a name="l03232"></a>03232 <span class="comment">                                                         the count available is greater than than pointers</span>
<a name="l03233"></a>03233 <span class="comment">                                                         present in the FPA. */</span>
<a name="l03234"></a>03234     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#aa0b14e25104076fda62307f00c772bee">q3_und</a>                       : 1;  <span class="comment">/**&lt; Set when a Queue0 page count available goes</span>
<a name="l03235"></a>03235 <span class="comment">                                                         negative. */</span>
<a name="l03236"></a>03236     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#af6808eae121183d7a7f879483937bdda">q2_perr</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 pointer read from the stack in</span>
<a name="l03237"></a>03237 <span class="comment">                                                         the L2C does not have the FPA owner ship bit set. */</span>
<a name="l03238"></a>03238     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a2c0237c2e3a69c1272b7bde367f40002">q2_coff</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 stack end tag is present and</span>
<a name="l03239"></a>03239 <span class="comment">                                                         the count available is greater than than pointers</span>
<a name="l03240"></a>03240 <span class="comment">                                                         present in the FPA. */</span>
<a name="l03241"></a>03241     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a7b38bfcfd150ce3931af42c588bf4ec7">q2_und</a>                       : 1;  <span class="comment">/**&lt; Set when a Queue0 page count available goes</span>
<a name="l03242"></a>03242 <span class="comment">                                                         negative. */</span>
<a name="l03243"></a>03243     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#abab8925b9ab164e4048ef987d96d009e">q1_perr</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 pointer read from the stack in</span>
<a name="l03244"></a>03244 <span class="comment">                                                         the L2C does not have the FPA owner ship bit set. */</span>
<a name="l03245"></a>03245     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a68039beca2ae390b8b8349cbee440db0">q1_coff</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 stack end tag is present and</span>
<a name="l03246"></a>03246 <span class="comment">                                                         the count available is greater than pointers</span>
<a name="l03247"></a>03247 <span class="comment">                                                         present in the FPA. */</span>
<a name="l03248"></a>03248     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#ab4d5c40cad70075d37a6f906ba681db4">q1_und</a>                       : 1;  <span class="comment">/**&lt; Set when a Queue0 page count available goes</span>
<a name="l03249"></a>03249 <span class="comment">                                                         negative. */</span>
<a name="l03250"></a>03250     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#ace779b1c76eeb6e78047ead7882fd39a">q0_perr</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 pointer read from the stack in</span>
<a name="l03251"></a>03251 <span class="comment">                                                         the L2C does not have the FPA owner ship bit set. */</span>
<a name="l03252"></a>03252     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a33365a470bf5382bf81c06c133b6b4dc">q0_coff</a>                      : 1;  <span class="comment">/**&lt; Set when a Queue0 stack end tag is present and</span>
<a name="l03253"></a>03253 <span class="comment">                                                         the count available is greater than pointers</span>
<a name="l03254"></a>03254 <span class="comment">                                                         present in the FPA. */</span>
<a name="l03255"></a>03255     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a167e317981deb443ad337390607cc1c8">q0_und</a>                       : 1;  <span class="comment">/**&lt; Set when a Queue0 page count available goes</span>
<a name="l03256"></a>03256 <span class="comment">                                                         negative. */</span>
<a name="l03257"></a>03257     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a1e49579d503139b17a166181ba432e80">fed1_dbe</a>                     : 1;  <span class="comment">/**&lt; Set when a Double Bit Error is detected in FPF1. */</span>
<a name="l03258"></a>03258     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a03a46fc8f1b88a6888bdc359e4196590">fed1_sbe</a>                     : 1;  <span class="comment">/**&lt; Set when a Single Bit Error is detected in FPF1. */</span>
<a name="l03259"></a>03259     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#acecca1a3ba8ff8cb5b9a51f115f1cd33">fed0_dbe</a>                     : 1;  <span class="comment">/**&lt; Set when a Double Bit Error is detected in FPF0. */</span>
<a name="l03260"></a>03260     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#ab7a98da91b2240ad696df2b49591ebec">fed0_sbe</a>                     : 1;  <span class="comment">/**&lt; Set when a Single Bit Error is detected in FPF0. */</span>
<a name="l03261"></a>03261 <span class="preprocessor">#else</span>
<a name="l03262"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#ab7a98da91b2240ad696df2b49591ebec">03262</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#ab7a98da91b2240ad696df2b49591ebec">fed0_sbe</a>                     : 1;
<a name="l03263"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#acecca1a3ba8ff8cb5b9a51f115f1cd33">03263</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#acecca1a3ba8ff8cb5b9a51f115f1cd33">fed0_dbe</a>                     : 1;
<a name="l03264"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a03a46fc8f1b88a6888bdc359e4196590">03264</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a03a46fc8f1b88a6888bdc359e4196590">fed1_sbe</a>                     : 1;
<a name="l03265"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a1e49579d503139b17a166181ba432e80">03265</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a1e49579d503139b17a166181ba432e80">fed1_dbe</a>                     : 1;
<a name="l03266"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a167e317981deb443ad337390607cc1c8">03266</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a167e317981deb443ad337390607cc1c8">q0_und</a>                       : 1;
<a name="l03267"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a33365a470bf5382bf81c06c133b6b4dc">03267</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a33365a470bf5382bf81c06c133b6b4dc">q0_coff</a>                      : 1;
<a name="l03268"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#ace779b1c76eeb6e78047ead7882fd39a">03268</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#ace779b1c76eeb6e78047ead7882fd39a">q0_perr</a>                      : 1;
<a name="l03269"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#ab4d5c40cad70075d37a6f906ba681db4">03269</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#ab4d5c40cad70075d37a6f906ba681db4">q1_und</a>                       : 1;
<a name="l03270"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a68039beca2ae390b8b8349cbee440db0">03270</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a68039beca2ae390b8b8349cbee440db0">q1_coff</a>                      : 1;
<a name="l03271"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#abab8925b9ab164e4048ef987d96d009e">03271</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#abab8925b9ab164e4048ef987d96d009e">q1_perr</a>                      : 1;
<a name="l03272"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a7b38bfcfd150ce3931af42c588bf4ec7">03272</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a7b38bfcfd150ce3931af42c588bf4ec7">q2_und</a>                       : 1;
<a name="l03273"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a2c0237c2e3a69c1272b7bde367f40002">03273</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a2c0237c2e3a69c1272b7bde367f40002">q2_coff</a>                      : 1;
<a name="l03274"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#af6808eae121183d7a7f879483937bdda">03274</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#af6808eae121183d7a7f879483937bdda">q2_perr</a>                      : 1;
<a name="l03275"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#aa0b14e25104076fda62307f00c772bee">03275</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#aa0b14e25104076fda62307f00c772bee">q3_und</a>                       : 1;
<a name="l03276"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#ac8902aa65fc0685b70ddf2022c5358cf">03276</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#ac8902aa65fc0685b70ddf2022c5358cf">q3_coff</a>                      : 1;
<a name="l03277"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#ac63b24d292d71c8de7ee5a6033bcf3fc">03277</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#ac63b24d292d71c8de7ee5a6033bcf3fc">q3_perr</a>                      : 1;
<a name="l03278"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a513c6954b7ec5d435aa5b73c5690bad4">03278</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a513c6954b7ec5d435aa5b73c5690bad4">q4_und</a>                       : 1;
<a name="l03279"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a543d8904362984f7f51ccdcc9eb8c710">03279</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a543d8904362984f7f51ccdcc9eb8c710">q4_coff</a>                      : 1;
<a name="l03280"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a8098057a4e7bff5bd5d8800ea32cf8ad">03280</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a8098057a4e7bff5bd5d8800ea32cf8ad">q4_perr</a>                      : 1;
<a name="l03281"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a910ed3b173ece7a2893bef879751088f">03281</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a910ed3b173ece7a2893bef879751088f">q5_und</a>                       : 1;
<a name="l03282"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a515cb7e2e6712c46766f9d745bb887e9">03282</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a515cb7e2e6712c46766f9d745bb887e9">q5_coff</a>                      : 1;
<a name="l03283"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a5d17e6edc316bc74fe60a9ba0d848cac">03283</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a5d17e6edc316bc74fe60a9ba0d848cac">q5_perr</a>                      : 1;
<a name="l03284"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a5ec344abf2584cbf34cdf1c7e35d08be">03284</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a5ec344abf2584cbf34cdf1c7e35d08be">q6_und</a>                       : 1;
<a name="l03285"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a66c37313f04933fac599ef1aafc6a2b5">03285</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a66c37313f04933fac599ef1aafc6a2b5">q6_coff</a>                      : 1;
<a name="l03286"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a227e0d69059b9ef5d173ed0a96263aba">03286</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a227e0d69059b9ef5d173ed0a96263aba">q6_perr</a>                      : 1;
<a name="l03287"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a5989ba5b5c7679552f40cdd03b7fbe26">03287</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a5989ba5b5c7679552f40cdd03b7fbe26">q7_und</a>                       : 1;
<a name="l03288"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a475bb4d1752372ecbb7065b25a5cfdeb">03288</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a475bb4d1752372ecbb7065b25a5cfdeb">q7_coff</a>                      : 1;
<a name="l03289"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a32113ce07ddedaa90eda02022ccc18b4">03289</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a32113ce07ddedaa90eda02022ccc18b4">q7_perr</a>                      : 1;
<a name="l03290"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#af5f0865e10324115be844f39ce21ad73">03290</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#af5f0865e10324115be844f39ce21ad73">pool0th</a>                      : 1;
<a name="l03291"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#aa61b4add995722fe036729609fb4b3a3">03291</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#aa61b4add995722fe036729609fb4b3a3">pool1th</a>                      : 1;
<a name="l03292"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a252084dc85b93a7355d6967b23e7b746">03292</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a252084dc85b93a7355d6967b23e7b746">pool2th</a>                      : 1;
<a name="l03293"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#ab756e79c474e9e714165dc5a88c2eb98">03293</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#ab756e79c474e9e714165dc5a88c2eb98">pool3th</a>                      : 1;
<a name="l03294"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a1f4235900923c468b7f1eb84fece460d">03294</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a1f4235900923c468b7f1eb84fece460d">pool4th</a>                      : 1;
<a name="l03295"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#acc379a3aa190d99cb9f7fa8e4bc37dda">03295</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#acc379a3aa190d99cb9f7fa8e4bc37dda">pool5th</a>                      : 1;
<a name="l03296"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a5b153a9f106fb87a044d6b5ce28edb56">03296</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a5b153a9f106fb87a044d6b5ce28edb56">pool6th</a>                      : 1;
<a name="l03297"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a1f08b2d4460761c36f1327c004a6eabf">03297</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a1f08b2d4460761c36f1327c004a6eabf">pool7th</a>                      : 1;
<a name="l03298"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a89a396e99856dccb2a1c43379d3754a0">03298</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a89a396e99856dccb2a1c43379d3754a0">free0</a>                        : 1;
<a name="l03299"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#aa594ef05a61fcabde6ccdc7f9f74c050">03299</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#aa594ef05a61fcabde6ccdc7f9f74c050">free1</a>                        : 1;
<a name="l03300"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a9ddf3753b4fbb4c5a8c4052715636409">03300</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a9ddf3753b4fbb4c5a8c4052715636409">free2</a>                        : 1;
<a name="l03301"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#ae38f87bdcfb016b64ab99a3aa672c23c">03301</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#ae38f87bdcfb016b64ab99a3aa672c23c">free3</a>                        : 1;
<a name="l03302"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a0b1a5534068c771156fdd18db96fd2ef">03302</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#a0b1a5534068c771156fdd18db96fd2ef">free4</a>                        : 1;
<a name="l03303"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#aad19d117fb115eb2f8ab6117b5462e62">03303</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#aad19d117fb115eb2f8ab6117b5462e62">free5</a>                        : 1;
<a name="l03304"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#ae2848f96f910eb5c8a5ea16dd1581197">03304</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#ae2848f96f910eb5c8a5ea16dd1581197">free6</a>                        : 1;
<a name="l03305"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#ab502eec15f74dd3edf78cdd7f6500eab">03305</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#ab502eec15f74dd3edf78cdd7f6500eab">free7</a>                        : 1;
<a name="l03306"></a><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#aaa40b839b650e55ccd1f318b68056929">03306</a>     uint64_t <a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn63xx.html#aaa40b839b650e55ccd1f318b68056929">reserved_44_63</a>               : 20;
<a name="l03307"></a>03307 <span class="preprocessor">#endif</span>
<a name="l03308"></a>03308 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__int__sum.html#a917ebb11e68e293c1fe59f4af79c5cb2">cn63xx</a>;
<a name="l03309"></a><a class="code" href="unioncvmx__fpa__int__sum.html#abc0ca92e80b6fc18c61d874644fa627c">03309</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn30xx.html">cvmx_fpa_int_sum_cn30xx</a>        <a class="code" href="unioncvmx__fpa__int__sum.html#abc0ca92e80b6fc18c61d874644fa627c">cn63xxp1</a>;
<a name="l03310"></a><a class="code" href="unioncvmx__fpa__int__sum.html#a5924a7ed7558f73e7667b26b6e3b046a">03310</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html">cvmx_fpa_int_sum_cn61xx</a>        <a class="code" href="unioncvmx__fpa__int__sum.html#a5924a7ed7558f73e7667b26b6e3b046a">cn66xx</a>;
<a name="l03311"></a><a class="code" href="unioncvmx__fpa__int__sum.html#a677b757e5733e21b590e9c2cf6b78c0f">03311</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html">cvmx_fpa_int_sum_s</a>             <a class="code" href="unioncvmx__fpa__int__sum.html#a677b757e5733e21b590e9c2cf6b78c0f">cn68xx</a>;
<a name="l03312"></a><a class="code" href="unioncvmx__fpa__int__sum.html#a0131cc7d26d350edd0212af7f05497e6">03312</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__s.html">cvmx_fpa_int_sum_s</a>             <a class="code" href="unioncvmx__fpa__int__sum.html#a0131cc7d26d350edd0212af7f05497e6">cn68xxp1</a>;
<a name="l03313"></a><a class="code" href="unioncvmx__fpa__int__sum.html#ada16178603b4f4019e146c532d72335e">03313</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html">cvmx_fpa_int_sum_cn61xx</a>        <a class="code" href="unioncvmx__fpa__int__sum.html#ada16178603b4f4019e146c532d72335e">cn70xx</a>;
<a name="l03314"></a><a class="code" href="unioncvmx__fpa__int__sum.html#ae5dde3c0e7fb075bf0f758045a8c6e49">03314</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html">cvmx_fpa_int_sum_cn61xx</a>        <a class="code" href="unioncvmx__fpa__int__sum.html#ae5dde3c0e7fb075bf0f758045a8c6e49">cn70xxp1</a>;
<a name="l03315"></a><a class="code" href="unioncvmx__fpa__int__sum.html#af1aa11f0e92a5040db9fac84de712a96">03315</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__int__sum_1_1cvmx__fpa__int__sum__cn61xx.html">cvmx_fpa_int_sum_cn61xx</a>        <a class="code" href="unioncvmx__fpa__int__sum.html#af1aa11f0e92a5040db9fac84de712a96">cnf71xx</a>;
<a name="l03316"></a>03316 };
<a name="l03317"></a><a class="code" href="cvmx-fpa-defs_8h.html#a0efd8e7ecb54960af783c01496248cb6">03317</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__int__sum.html" title="cvmx_fpa_int_sum">cvmx_fpa_int_sum</a> <a class="code" href="unioncvmx__fpa__int__sum.html" title="cvmx_fpa_int_sum">cvmx_fpa_int_sum_t</a>;
<a name="l03318"></a>03318 <span class="comment"></span>
<a name="l03319"></a>03319 <span class="comment">/**</span>
<a name="l03320"></a>03320 <span class="comment"> * cvmx_fpa_packet_threshold</span>
<a name="l03321"></a>03321 <span class="comment"> *</span>
<a name="l03322"></a>03322 <span class="comment"> * When the value of FPA_QUE0_AVAILABLE[QUE_SIZ] is Less than the value of this register a low</span>
<a name="l03323"></a>03323 <span class="comment"> * pool count signal is sent to the</span>
<a name="l03324"></a>03324 <span class="comment"> * PCIe packet instruction engine (to make it stop reading instructions) and to the Packet-</span>
<a name="l03325"></a>03325 <span class="comment"> * Arbiter informing it to not give grants</span>
<a name="l03326"></a>03326 <span class="comment"> * to packets MAC with the exception of the PCIe MAC.</span>
<a name="l03327"></a>03327 <span class="comment"> */</span>
<a name="l03328"></a><a class="code" href="unioncvmx__fpa__packet__threshold.html">03328</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__packet__threshold.html" title="cvmx_fpa_packet_threshold">cvmx_fpa_packet_threshold</a> {
<a name="l03329"></a><a class="code" href="unioncvmx__fpa__packet__threshold.html#a3efe1b967f0981ea5e6aa77df35c0b28">03329</a>     uint64_t <a class="code" href="unioncvmx__fpa__packet__threshold.html#a3efe1b967f0981ea5e6aa77df35c0b28">u64</a>;
<a name="l03330"></a><a class="code" href="structcvmx__fpa__packet__threshold_1_1cvmx__fpa__packet__threshold__s.html">03330</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__packet__threshold_1_1cvmx__fpa__packet__threshold__s.html">cvmx_fpa_packet_threshold_s</a> {
<a name="l03331"></a>03331 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03332"></a>03332 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__packet__threshold_1_1cvmx__fpa__packet__threshold__s.html#a4d0332287058295f41eda338190cc23f">reserved_32_63</a>               : 32;
<a name="l03333"></a>03333     uint64_t <a class="code" href="structcvmx__fpa__packet__threshold_1_1cvmx__fpa__packet__threshold__s.html#a2c516cda8588e02b7dabba41c612cbbc">thresh</a>                       : 32; <span class="comment">/**&lt; Packet Threshold. */</span>
<a name="l03334"></a>03334 <span class="preprocessor">#else</span>
<a name="l03335"></a><a class="code" href="structcvmx__fpa__packet__threshold_1_1cvmx__fpa__packet__threshold__s.html#a2c516cda8588e02b7dabba41c612cbbc">03335</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__packet__threshold_1_1cvmx__fpa__packet__threshold__s.html#a2c516cda8588e02b7dabba41c612cbbc">thresh</a>                       : 32;
<a name="l03336"></a><a class="code" href="structcvmx__fpa__packet__threshold_1_1cvmx__fpa__packet__threshold__s.html#a4d0332287058295f41eda338190cc23f">03336</a>     uint64_t <a class="code" href="structcvmx__fpa__packet__threshold_1_1cvmx__fpa__packet__threshold__s.html#a4d0332287058295f41eda338190cc23f">reserved_32_63</a>               : 32;
<a name="l03337"></a>03337 <span class="preprocessor">#endif</span>
<a name="l03338"></a>03338 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__packet__threshold.html#a4278c1001cf496027420f2e1040cf2bc">s</a>;
<a name="l03339"></a><a class="code" href="unioncvmx__fpa__packet__threshold.html#ae321e3b3678de6e3720d92f3ea5b6d7a">03339</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__packet__threshold_1_1cvmx__fpa__packet__threshold__s.html">cvmx_fpa_packet_threshold_s</a>    <a class="code" href="unioncvmx__fpa__packet__threshold.html#ae321e3b3678de6e3720d92f3ea5b6d7a">cn61xx</a>;
<a name="l03340"></a><a class="code" href="unioncvmx__fpa__packet__threshold.html#aad6e35793022b7217012ea3d3187d65a">03340</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__packet__threshold_1_1cvmx__fpa__packet__threshold__s.html">cvmx_fpa_packet_threshold_s</a>    <a class="code" href="unioncvmx__fpa__packet__threshold.html#aad6e35793022b7217012ea3d3187d65a">cn63xx</a>;
<a name="l03341"></a><a class="code" href="unioncvmx__fpa__packet__threshold.html#a71ca9231e56ced7d216f0dc2d398e8f4">03341</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__packet__threshold_1_1cvmx__fpa__packet__threshold__s.html">cvmx_fpa_packet_threshold_s</a>    <a class="code" href="unioncvmx__fpa__packet__threshold.html#a71ca9231e56ced7d216f0dc2d398e8f4">cn66xx</a>;
<a name="l03342"></a><a class="code" href="unioncvmx__fpa__packet__threshold.html#add4b3c7416bdd7526ce882e7d89e159b">03342</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__packet__threshold_1_1cvmx__fpa__packet__threshold__s.html">cvmx_fpa_packet_threshold_s</a>    <a class="code" href="unioncvmx__fpa__packet__threshold.html#add4b3c7416bdd7526ce882e7d89e159b">cn68xx</a>;
<a name="l03343"></a><a class="code" href="unioncvmx__fpa__packet__threshold.html#ae8d6ec4e2ef2ce856fc4c8def2e3e0bb">03343</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__packet__threshold_1_1cvmx__fpa__packet__threshold__s.html">cvmx_fpa_packet_threshold_s</a>    <a class="code" href="unioncvmx__fpa__packet__threshold.html#ae8d6ec4e2ef2ce856fc4c8def2e3e0bb">cn68xxp1</a>;
<a name="l03344"></a><a class="code" href="unioncvmx__fpa__packet__threshold.html#a668ab660d12918d4413bf6f0a9c809b3">03344</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__packet__threshold_1_1cvmx__fpa__packet__threshold__s.html">cvmx_fpa_packet_threshold_s</a>    <a class="code" href="unioncvmx__fpa__packet__threshold.html#a668ab660d12918d4413bf6f0a9c809b3">cn70xx</a>;
<a name="l03345"></a><a class="code" href="unioncvmx__fpa__packet__threshold.html#a888f035e45d876d851be8dca326c23a4">03345</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__packet__threshold_1_1cvmx__fpa__packet__threshold__s.html">cvmx_fpa_packet_threshold_s</a>    <a class="code" href="unioncvmx__fpa__packet__threshold.html#a888f035e45d876d851be8dca326c23a4">cn70xxp1</a>;
<a name="l03346"></a><a class="code" href="unioncvmx__fpa__packet__threshold.html#a0eabba17ff7f114747e410a2676ac267">03346</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__packet__threshold_1_1cvmx__fpa__packet__threshold__s.html">cvmx_fpa_packet_threshold_s</a>    <a class="code" href="unioncvmx__fpa__packet__threshold.html#a0eabba17ff7f114747e410a2676ac267">cnf71xx</a>;
<a name="l03347"></a>03347 };
<a name="l03348"></a><a class="code" href="cvmx-fpa-defs_8h.html#ab3868b284b65e4699a10269eda7fcbea">03348</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__packet__threshold.html" title="cvmx_fpa_packet_threshold">cvmx_fpa_packet_threshold</a> <a class="code" href="unioncvmx__fpa__packet__threshold.html" title="cvmx_fpa_packet_threshold">cvmx_fpa_packet_threshold_t</a>;
<a name="l03349"></a>03349 <span class="comment"></span>
<a name="l03350"></a>03350 <span class="comment">/**</span>
<a name="l03351"></a>03351 <span class="comment"> * cvmx_fpa_pool#_available</span>
<a name="l03352"></a>03352 <span class="comment"> */</span>
<a name="l03353"></a><a class="code" href="unioncvmx__fpa__poolx__available.html">03353</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__poolx__available.html" title="cvmx_fpa_pool::_available">cvmx_fpa_poolx_available</a> {
<a name="l03354"></a><a class="code" href="unioncvmx__fpa__poolx__available.html#a415d15a82ecfc9ef7af37aa500df9d84">03354</a>     uint64_t <a class="code" href="unioncvmx__fpa__poolx__available.html#a415d15a82ecfc9ef7af37aa500df9d84">u64</a>;
<a name="l03355"></a><a class="code" href="structcvmx__fpa__poolx__available_1_1cvmx__fpa__poolx__available__s.html">03355</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__available_1_1cvmx__fpa__poolx__available__s.html">cvmx_fpa_poolx_available_s</a> {
<a name="l03356"></a>03356 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03357"></a>03357 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__poolx__available_1_1cvmx__fpa__poolx__available__s.html#a94c4152f4bd6aa998fadc10886d81fbc">reserved_36_63</a>               : 28;
<a name="l03358"></a>03358     uint64_t <a class="code" href="structcvmx__fpa__poolx__available_1_1cvmx__fpa__poolx__available__s.html#aaa3c56d3b984f71bd1fbbdedce802626">count</a>                        : 36; <span class="comment">/**&lt; The number of free pages available in this pool. */</span>
<a name="l03359"></a>03359 <span class="preprocessor">#else</span>
<a name="l03360"></a><a class="code" href="structcvmx__fpa__poolx__available_1_1cvmx__fpa__poolx__available__s.html#aaa3c56d3b984f71bd1fbbdedce802626">03360</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__poolx__available_1_1cvmx__fpa__poolx__available__s.html#aaa3c56d3b984f71bd1fbbdedce802626">count</a>                        : 36;
<a name="l03361"></a><a class="code" href="structcvmx__fpa__poolx__available_1_1cvmx__fpa__poolx__available__s.html#a94c4152f4bd6aa998fadc10886d81fbc">03361</a>     uint64_t <a class="code" href="structcvmx__fpa__poolx__available_1_1cvmx__fpa__poolx__available__s.html#a94c4152f4bd6aa998fadc10886d81fbc">reserved_36_63</a>               : 28;
<a name="l03362"></a>03362 <span class="preprocessor">#endif</span>
<a name="l03363"></a>03363 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__poolx__available.html#a32c99a8df19dac4492fa5b7bed5265d9">s</a>;
<a name="l03364"></a><a class="code" href="unioncvmx__fpa__poolx__available.html#aa291938528e3a880a6d5ddd423119a48">03364</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__available_1_1cvmx__fpa__poolx__available__s.html">cvmx_fpa_poolx_available_s</a>     <a class="code" href="unioncvmx__fpa__poolx__available.html#aa291938528e3a880a6d5ddd423119a48">cn73xx</a>;
<a name="l03365"></a><a class="code" href="unioncvmx__fpa__poolx__available.html#ad176a3313015c1e90061362925047aaf">03365</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__available_1_1cvmx__fpa__poolx__available__s.html">cvmx_fpa_poolx_available_s</a>     <a class="code" href="unioncvmx__fpa__poolx__available.html#ad176a3313015c1e90061362925047aaf">cn78xx</a>;
<a name="l03366"></a><a class="code" href="unioncvmx__fpa__poolx__available.html#ac38760e99d0dfcc9807ab75c4a871013">03366</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__available_1_1cvmx__fpa__poolx__available__s.html">cvmx_fpa_poolx_available_s</a>     <a class="code" href="unioncvmx__fpa__poolx__available.html#ac38760e99d0dfcc9807ab75c4a871013">cn78xxp1</a>;
<a name="l03367"></a><a class="code" href="unioncvmx__fpa__poolx__available.html#a3de841e66e1a6f338f5d399aab41cb20">03367</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__available_1_1cvmx__fpa__poolx__available__s.html">cvmx_fpa_poolx_available_s</a>     <a class="code" href="unioncvmx__fpa__poolx__available.html#a3de841e66e1a6f338f5d399aab41cb20">cnf75xx</a>;
<a name="l03368"></a>03368 };
<a name="l03369"></a><a class="code" href="cvmx-fpa-defs_8h.html#a9bdbac6f1a10e75304688c1b85cd651e">03369</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__poolx__available.html" title="cvmx_fpa_pool::_available">cvmx_fpa_poolx_available</a> <a class="code" href="unioncvmx__fpa__poolx__available.html" title="cvmx_fpa_pool::_available">cvmx_fpa_poolx_available_t</a>;
<a name="l03370"></a>03370 <span class="comment"></span>
<a name="l03371"></a>03371 <span class="comment">/**</span>
<a name="l03372"></a>03372 <span class="comment"> * cvmx_fpa_pool#_cfg</span>
<a name="l03373"></a>03373 <span class="comment"> */</span>
<a name="l03374"></a><a class="code" href="unioncvmx__fpa__poolx__cfg.html">03374</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__poolx__cfg.html" title="cvmx_fpa_pool::_cfg">cvmx_fpa_poolx_cfg</a> {
<a name="l03375"></a><a class="code" href="unioncvmx__fpa__poolx__cfg.html#af5f158a2f1093da579fc74ed858d89a5">03375</a>     uint64_t <a class="code" href="unioncvmx__fpa__poolx__cfg.html#af5f158a2f1093da579fc74ed858d89a5">u64</a>;
<a name="l03376"></a><a class="code" href="structcvmx__fpa__poolx__cfg_1_1cvmx__fpa__poolx__cfg__s.html">03376</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__cfg_1_1cvmx__fpa__poolx__cfg__s.html">cvmx_fpa_poolx_cfg_s</a> {
<a name="l03377"></a>03377 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03378"></a>03378 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__poolx__cfg_1_1cvmx__fpa__poolx__cfg__s.html#a67d1d22af6ca8aa2550ac7cc07fe3190">reserved_43_63</a>               : 21;
<a name="l03379"></a>03379     uint64_t <a class="code" href="structcvmx__fpa__poolx__cfg_1_1cvmx__fpa__poolx__cfg__s.html#a6225f67081e8ec58b22b8039b47e1961">buf_size</a>                     : 11; <span class="comment">/**&lt; Buffer size in 128-byte cache lines. Must be zero if [NAT_ALIGN] is clear. Buffer sizes</span>
<a name="l03380"></a>03380 <span class="comment">                                                         are supported that are any multiple of 128 bytes in the range of 128 bytes to 128 KB. */</span>
<a name="l03381"></a>03381     uint64_t <a class="code" href="structcvmx__fpa__poolx__cfg_1_1cvmx__fpa__poolx__cfg__s.html#ae8c58467b72ed8fc262e0e0538c4a93c">reserved_31_31</a>               : 1;
<a name="l03382"></a>03382     uint64_t <a class="code" href="structcvmx__fpa__poolx__cfg_1_1cvmx__fpa__poolx__cfg__s.html#a51ae87698750e77bb59e5a56be5eb5f2">buf_offset</a>                   : 15; <span class="comment">/**&lt; Number of 128-byte cache lines to offset the stored pointer. This field is sign extended</span>
<a name="l03383"></a>03383 <span class="comment">                                                         so that two&apos;s complement numbers may be used to do subtractions.</span>
<a name="l03384"></a>03384 <span class="comment">                                                         If [NAT_ALIGN] is clear, the pointer stored in the pool is normally the freed pointer</span>
<a name="l03385"></a>03385 <span class="comment">                                                         adjusted by [BUF_OFFSET]. [BUF_OFFSET] will normally be zero or negative to adjust the</span>
<a name="l03386"></a>03386 <span class="comment">                                                         pointer back to the beginning of the buffer.)</span>
<a name="l03387"></a>03387 <span class="comment">                                                         If [NAT_ALIGN] is set, the pointer stored in the pool is normally [BUF_OFFSET] from the</span>
<a name="l03388"></a>03388 <span class="comment">                                                         beginning of the buffer. [BUF_OFFSET] will normally be zero or positive to adjust the</span>
<a name="l03389"></a>03389 <span class="comment">                                                         pointer into the buffer. */</span>
<a name="l03390"></a>03390     uint64_t <a class="code" href="structcvmx__fpa__poolx__cfg_1_1cvmx__fpa__poolx__cfg__s.html#ab89e0a3f6939a2c7425a876b6183f8f9">reserved_5_15</a>                : 11;
<a name="l03391"></a>03391     uint64_t <a class="code" href="structcvmx__fpa__poolx__cfg_1_1cvmx__fpa__poolx__cfg__s.html#a975adb39dbeb4a9de2e764eca52d97c9">l_type</a>                       : 2;  <span class="comment">/**&lt; Type of load to send to L2.</span>
<a name="l03392"></a>03392 <span class="comment">                                                         0x0 = LDD.</span>
<a name="l03393"></a>03393 <span class="comment">                                                         0x1 = LDT.</span>
<a name="l03394"></a>03394 <span class="comment">                                                         0x2 = Load with DWB.</span>
<a name="l03395"></a>03395 <span class="comment">                                                         0x3 = Reserved. */</span>
<a name="l03396"></a>03396     uint64_t <a class="code" href="structcvmx__fpa__poolx__cfg_1_1cvmx__fpa__poolx__cfg__s.html#ab69d6098bc6f275f5bf014e6dd5c5b2b">s_type</a>                       : 1;  <span class="comment">/**&lt; Type of store to use when sending pages to L2:</span>
<a name="l03397"></a>03397 <span class="comment">                                                         0 = use STF.</span>
<a name="l03398"></a>03398 <span class="comment">                                                         1 = use STT. */</span>
<a name="l03399"></a>03399     uint64_t <a class="code" href="structcvmx__fpa__poolx__cfg_1_1cvmx__fpa__poolx__cfg__s.html#a81d70c4caba3d691a3d74b507481ee6a">nat_align</a>                    : 1;  <span class="comment">/**&lt; Returning buffers should be rounded to the nearest natural alignment specified with</span>
<a name="l03400"></a>03400 <span class="comment">                                                         [BUF_SIZE]. */</span>
<a name="l03401"></a>03401     uint64_t <a class="code" href="structcvmx__fpa__poolx__cfg_1_1cvmx__fpa__poolx__cfg__s.html#a369af0e05f692af305683728255c60a4">ena</a>                          : 1;  <span class="comment">/**&lt; Enable. Must be set after writing pool configuration, if clear any allocations</span>
<a name="l03402"></a>03402 <span class="comment">                                                         will fail and returns will be dropped. If any pool configuration is changed</span>
<a name="l03403"></a>03403 <span class="comment">                                                         while this bit is set (or until traffic is quiesced after clearing), the FPA may</span>
<a name="l03404"></a>03404 <span class="comment">                                                         operate incorrectly. */</span>
<a name="l03405"></a>03405 <span class="preprocessor">#else</span>
<a name="l03406"></a><a class="code" href="structcvmx__fpa__poolx__cfg_1_1cvmx__fpa__poolx__cfg__s.html#a369af0e05f692af305683728255c60a4">03406</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__poolx__cfg_1_1cvmx__fpa__poolx__cfg__s.html#a369af0e05f692af305683728255c60a4">ena</a>                          : 1;
<a name="l03407"></a><a class="code" href="structcvmx__fpa__poolx__cfg_1_1cvmx__fpa__poolx__cfg__s.html#a81d70c4caba3d691a3d74b507481ee6a">03407</a>     uint64_t <a class="code" href="structcvmx__fpa__poolx__cfg_1_1cvmx__fpa__poolx__cfg__s.html#a81d70c4caba3d691a3d74b507481ee6a">nat_align</a>                    : 1;
<a name="l03408"></a><a class="code" href="structcvmx__fpa__poolx__cfg_1_1cvmx__fpa__poolx__cfg__s.html#ab69d6098bc6f275f5bf014e6dd5c5b2b">03408</a>     uint64_t <a class="code" href="structcvmx__fpa__poolx__cfg_1_1cvmx__fpa__poolx__cfg__s.html#ab69d6098bc6f275f5bf014e6dd5c5b2b">s_type</a>                       : 1;
<a name="l03409"></a><a class="code" href="structcvmx__fpa__poolx__cfg_1_1cvmx__fpa__poolx__cfg__s.html#a975adb39dbeb4a9de2e764eca52d97c9">03409</a>     uint64_t <a class="code" href="structcvmx__fpa__poolx__cfg_1_1cvmx__fpa__poolx__cfg__s.html#a975adb39dbeb4a9de2e764eca52d97c9">l_type</a>                       : 2;
<a name="l03410"></a><a class="code" href="structcvmx__fpa__poolx__cfg_1_1cvmx__fpa__poolx__cfg__s.html#ab89e0a3f6939a2c7425a876b6183f8f9">03410</a>     uint64_t <a class="code" href="structcvmx__fpa__poolx__cfg_1_1cvmx__fpa__poolx__cfg__s.html#ab89e0a3f6939a2c7425a876b6183f8f9">reserved_5_15</a>                : 11;
<a name="l03411"></a><a class="code" href="structcvmx__fpa__poolx__cfg_1_1cvmx__fpa__poolx__cfg__s.html#a51ae87698750e77bb59e5a56be5eb5f2">03411</a>     uint64_t <a class="code" href="structcvmx__fpa__poolx__cfg_1_1cvmx__fpa__poolx__cfg__s.html#a51ae87698750e77bb59e5a56be5eb5f2">buf_offset</a>                   : 15;
<a name="l03412"></a><a class="code" href="structcvmx__fpa__poolx__cfg_1_1cvmx__fpa__poolx__cfg__s.html#ae8c58467b72ed8fc262e0e0538c4a93c">03412</a>     uint64_t <a class="code" href="structcvmx__fpa__poolx__cfg_1_1cvmx__fpa__poolx__cfg__s.html#ae8c58467b72ed8fc262e0e0538c4a93c">reserved_31_31</a>               : 1;
<a name="l03413"></a><a class="code" href="structcvmx__fpa__poolx__cfg_1_1cvmx__fpa__poolx__cfg__s.html#a6225f67081e8ec58b22b8039b47e1961">03413</a>     uint64_t <a class="code" href="structcvmx__fpa__poolx__cfg_1_1cvmx__fpa__poolx__cfg__s.html#a6225f67081e8ec58b22b8039b47e1961">buf_size</a>                     : 11;
<a name="l03414"></a><a class="code" href="structcvmx__fpa__poolx__cfg_1_1cvmx__fpa__poolx__cfg__s.html#a67d1d22af6ca8aa2550ac7cc07fe3190">03414</a>     uint64_t <a class="code" href="structcvmx__fpa__poolx__cfg_1_1cvmx__fpa__poolx__cfg__s.html#a67d1d22af6ca8aa2550ac7cc07fe3190">reserved_43_63</a>               : 21;
<a name="l03415"></a>03415 <span class="preprocessor">#endif</span>
<a name="l03416"></a>03416 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__poolx__cfg.html#abef426c8696c1aafb4e57c30a757a403">s</a>;
<a name="l03417"></a><a class="code" href="unioncvmx__fpa__poolx__cfg.html#a08ada9561a7b2a39b607c300f52bd026">03417</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__cfg_1_1cvmx__fpa__poolx__cfg__s.html">cvmx_fpa_poolx_cfg_s</a>           <a class="code" href="unioncvmx__fpa__poolx__cfg.html#a08ada9561a7b2a39b607c300f52bd026">cn73xx</a>;
<a name="l03418"></a><a class="code" href="unioncvmx__fpa__poolx__cfg.html#aace8164e398352319d512cf2de0f0561">03418</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__cfg_1_1cvmx__fpa__poolx__cfg__s.html">cvmx_fpa_poolx_cfg_s</a>           <a class="code" href="unioncvmx__fpa__poolx__cfg.html#aace8164e398352319d512cf2de0f0561">cn78xx</a>;
<a name="l03419"></a><a class="code" href="unioncvmx__fpa__poolx__cfg.html#a17fab8cf9c49f926d0686a5a2d16c700">03419</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__cfg_1_1cvmx__fpa__poolx__cfg__s.html">cvmx_fpa_poolx_cfg_s</a>           <a class="code" href="unioncvmx__fpa__poolx__cfg.html#a17fab8cf9c49f926d0686a5a2d16c700">cn78xxp1</a>;
<a name="l03420"></a><a class="code" href="unioncvmx__fpa__poolx__cfg.html#acf9a4a2675c375541152edc5726e57de">03420</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__cfg_1_1cvmx__fpa__poolx__cfg__s.html">cvmx_fpa_poolx_cfg_s</a>           <a class="code" href="unioncvmx__fpa__poolx__cfg.html#acf9a4a2675c375541152edc5726e57de">cnf75xx</a>;
<a name="l03421"></a>03421 };
<a name="l03422"></a><a class="code" href="cvmx-fpa-defs_8h.html#a414af269ecade00f8bb8d1029dbadec5">03422</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__poolx__cfg.html" title="cvmx_fpa_pool::_cfg">cvmx_fpa_poolx_cfg</a> <a class="code" href="unioncvmx__fpa__poolx__cfg.html" title="cvmx_fpa_pool::_cfg">cvmx_fpa_poolx_cfg_t</a>;
<a name="l03423"></a>03423 <span class="comment"></span>
<a name="l03424"></a>03424 <span class="comment">/**</span>
<a name="l03425"></a>03425 <span class="comment"> * cvmx_fpa_pool#_end_addr</span>
<a name="l03426"></a>03426 <span class="comment"> *</span>
<a name="l03427"></a>03427 <span class="comment"> * Pointers sent to this pool after alignment must be equal to or less than this address.</span>
<a name="l03428"></a>03428 <span class="comment"> *</span>
<a name="l03429"></a>03429 <span class="comment"> */</span>
<a name="l03430"></a><a class="code" href="unioncvmx__fpa__poolx__end__addr.html">03430</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__poolx__end__addr.html" title="cvmx_fpa_pool::_end_addr">cvmx_fpa_poolx_end_addr</a> {
<a name="l03431"></a><a class="code" href="unioncvmx__fpa__poolx__end__addr.html#a75c04e70ecc07218d7d9bc146d63e42d">03431</a>     uint64_t <a class="code" href="unioncvmx__fpa__poolx__end__addr.html#a75c04e70ecc07218d7d9bc146d63e42d">u64</a>;
<a name="l03432"></a><a class="code" href="structcvmx__fpa__poolx__end__addr_1_1cvmx__fpa__poolx__end__addr__s.html">03432</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__end__addr_1_1cvmx__fpa__poolx__end__addr__s.html">cvmx_fpa_poolx_end_addr_s</a> {
<a name="l03433"></a>03433 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03434"></a>03434 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__poolx__end__addr_1_1cvmx__fpa__poolx__end__addr__s.html#aa9cff79177fcfb8a8a685839e438be05">reserved_0_63</a>                : 64;
<a name="l03435"></a>03435 <span class="preprocessor">#else</span>
<a name="l03436"></a><a class="code" href="structcvmx__fpa__poolx__end__addr_1_1cvmx__fpa__poolx__end__addr__s.html#aa9cff79177fcfb8a8a685839e438be05">03436</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__poolx__end__addr_1_1cvmx__fpa__poolx__end__addr__s.html#aa9cff79177fcfb8a8a685839e438be05">reserved_0_63</a>                : 64;
<a name="l03437"></a>03437 <span class="preprocessor">#endif</span>
<a name="l03438"></a>03438 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__poolx__end__addr.html#a734478d82c4dbb456c95003c68fcbf32">s</a>;
<a name="l03439"></a><a class="code" href="structcvmx__fpa__poolx__end__addr_1_1cvmx__fpa__poolx__end__addr__cn61xx.html">03439</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__end__addr_1_1cvmx__fpa__poolx__end__addr__cn61xx.html">cvmx_fpa_poolx_end_addr_cn61xx</a> {
<a name="l03440"></a>03440 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03441"></a>03441 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__poolx__end__addr_1_1cvmx__fpa__poolx__end__addr__cn61xx.html#aade970b24f7cefa1ec40f46aed40a09a">reserved_33_63</a>               : 31;
<a name="l03442"></a>03442     uint64_t <a class="code" href="structcvmx__fpa__poolx__end__addr_1_1cvmx__fpa__poolx__end__addr__cn61xx.html#aea05cf0ae48bdb9f789dcbe3a362e1b2">addr</a>                         : 33; <span class="comment">/**&lt; Address&lt;39:7&gt;. */</span>
<a name="l03443"></a>03443 <span class="preprocessor">#else</span>
<a name="l03444"></a><a class="code" href="structcvmx__fpa__poolx__end__addr_1_1cvmx__fpa__poolx__end__addr__cn61xx.html#aea05cf0ae48bdb9f789dcbe3a362e1b2">03444</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__poolx__end__addr_1_1cvmx__fpa__poolx__end__addr__cn61xx.html#aea05cf0ae48bdb9f789dcbe3a362e1b2">addr</a>                         : 33;
<a name="l03445"></a><a class="code" href="structcvmx__fpa__poolx__end__addr_1_1cvmx__fpa__poolx__end__addr__cn61xx.html#aade970b24f7cefa1ec40f46aed40a09a">03445</a>     uint64_t <a class="code" href="structcvmx__fpa__poolx__end__addr_1_1cvmx__fpa__poolx__end__addr__cn61xx.html#aade970b24f7cefa1ec40f46aed40a09a">reserved_33_63</a>               : 31;
<a name="l03446"></a>03446 <span class="preprocessor">#endif</span>
<a name="l03447"></a>03447 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__poolx__end__addr.html#a5910441b382d14e79083dda659ad89aa">cn61xx</a>;
<a name="l03448"></a><a class="code" href="unioncvmx__fpa__poolx__end__addr.html#a8abdafd7f1acbd024ebf645fc9f450fe">03448</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__end__addr_1_1cvmx__fpa__poolx__end__addr__cn61xx.html">cvmx_fpa_poolx_end_addr_cn61xx</a> <a class="code" href="unioncvmx__fpa__poolx__end__addr.html#a8abdafd7f1acbd024ebf645fc9f450fe">cn66xx</a>;
<a name="l03449"></a><a class="code" href="unioncvmx__fpa__poolx__end__addr.html#ae89e88767f8678e2ddccc0424c5fdb92">03449</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__end__addr_1_1cvmx__fpa__poolx__end__addr__cn61xx.html">cvmx_fpa_poolx_end_addr_cn61xx</a> <a class="code" href="unioncvmx__fpa__poolx__end__addr.html#ae89e88767f8678e2ddccc0424c5fdb92">cn68xx</a>;
<a name="l03450"></a><a class="code" href="unioncvmx__fpa__poolx__end__addr.html#aab02d9c5f052ec2dd90e3b81317ae9e1">03450</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__end__addr_1_1cvmx__fpa__poolx__end__addr__cn61xx.html">cvmx_fpa_poolx_end_addr_cn61xx</a> <a class="code" href="unioncvmx__fpa__poolx__end__addr.html#aab02d9c5f052ec2dd90e3b81317ae9e1">cn68xxp1</a>;
<a name="l03451"></a><a class="code" href="unioncvmx__fpa__poolx__end__addr.html#a9c6247c5134cceaadff9b8d347f78013">03451</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__end__addr_1_1cvmx__fpa__poolx__end__addr__cn61xx.html">cvmx_fpa_poolx_end_addr_cn61xx</a> <a class="code" href="unioncvmx__fpa__poolx__end__addr.html#a9c6247c5134cceaadff9b8d347f78013">cn70xx</a>;
<a name="l03452"></a><a class="code" href="unioncvmx__fpa__poolx__end__addr.html#ab56346693ca1263ed7254a099a532621">03452</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__end__addr_1_1cvmx__fpa__poolx__end__addr__cn61xx.html">cvmx_fpa_poolx_end_addr_cn61xx</a> <a class="code" href="unioncvmx__fpa__poolx__end__addr.html#ab56346693ca1263ed7254a099a532621">cn70xxp1</a>;
<a name="l03453"></a><a class="code" href="structcvmx__fpa__poolx__end__addr_1_1cvmx__fpa__poolx__end__addr__cn73xx.html">03453</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__end__addr_1_1cvmx__fpa__poolx__end__addr__cn73xx.html">cvmx_fpa_poolx_end_addr_cn73xx</a> {
<a name="l03454"></a>03454 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03455"></a>03455 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__poolx__end__addr_1_1cvmx__fpa__poolx__end__addr__cn73xx.html#a2a71547cfc100aff824fcff7dd495872">reserved_42_63</a>               : 22;
<a name="l03456"></a>03456     uint64_t <a class="code" href="structcvmx__fpa__poolx__end__addr_1_1cvmx__fpa__poolx__end__addr__cn73xx.html#ad65d6e9866c4bf8ec8da6075e69252de">addr</a>                         : 35; <span class="comment">/**&lt; Address. */</span>
<a name="l03457"></a>03457     uint64_t <a class="code" href="structcvmx__fpa__poolx__end__addr_1_1cvmx__fpa__poolx__end__addr__cn73xx.html#a4d4a8bf34b0da8767093a02b49121091">reserved_0_6</a>                 : 7;
<a name="l03458"></a>03458 <span class="preprocessor">#else</span>
<a name="l03459"></a><a class="code" href="structcvmx__fpa__poolx__end__addr_1_1cvmx__fpa__poolx__end__addr__cn73xx.html#a4d4a8bf34b0da8767093a02b49121091">03459</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__poolx__end__addr_1_1cvmx__fpa__poolx__end__addr__cn73xx.html#a4d4a8bf34b0da8767093a02b49121091">reserved_0_6</a>                 : 7;
<a name="l03460"></a><a class="code" href="structcvmx__fpa__poolx__end__addr_1_1cvmx__fpa__poolx__end__addr__cn73xx.html#ad65d6e9866c4bf8ec8da6075e69252de">03460</a>     uint64_t <a class="code" href="structcvmx__fpa__poolx__end__addr_1_1cvmx__fpa__poolx__end__addr__cn73xx.html#ad65d6e9866c4bf8ec8da6075e69252de">addr</a>                         : 35;
<a name="l03461"></a><a class="code" href="structcvmx__fpa__poolx__end__addr_1_1cvmx__fpa__poolx__end__addr__cn73xx.html#a2a71547cfc100aff824fcff7dd495872">03461</a>     uint64_t <a class="code" href="structcvmx__fpa__poolx__end__addr_1_1cvmx__fpa__poolx__end__addr__cn73xx.html#a2a71547cfc100aff824fcff7dd495872">reserved_42_63</a>               : 22;
<a name="l03462"></a>03462 <span class="preprocessor">#endif</span>
<a name="l03463"></a>03463 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__poolx__end__addr.html#a1723c1da0968074479cc9d86b152c347">cn73xx</a>;
<a name="l03464"></a><a class="code" href="unioncvmx__fpa__poolx__end__addr.html#ababab18731447e4a82a909a217b9bc17">03464</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__end__addr_1_1cvmx__fpa__poolx__end__addr__cn73xx.html">cvmx_fpa_poolx_end_addr_cn73xx</a> <a class="code" href="unioncvmx__fpa__poolx__end__addr.html#ababab18731447e4a82a909a217b9bc17">cn78xx</a>;
<a name="l03465"></a><a class="code" href="unioncvmx__fpa__poolx__end__addr.html#a1416724a0d8bb0a69b3202ed2d6d98db">03465</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__end__addr_1_1cvmx__fpa__poolx__end__addr__cn73xx.html">cvmx_fpa_poolx_end_addr_cn73xx</a> <a class="code" href="unioncvmx__fpa__poolx__end__addr.html#a1416724a0d8bb0a69b3202ed2d6d98db">cn78xxp1</a>;
<a name="l03466"></a><a class="code" href="unioncvmx__fpa__poolx__end__addr.html#a349f3b25cabd6dc54a67de72cb3a337b">03466</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__end__addr_1_1cvmx__fpa__poolx__end__addr__cn61xx.html">cvmx_fpa_poolx_end_addr_cn61xx</a> <a class="code" href="unioncvmx__fpa__poolx__end__addr.html#a349f3b25cabd6dc54a67de72cb3a337b">cnf71xx</a>;
<a name="l03467"></a><a class="code" href="unioncvmx__fpa__poolx__end__addr.html#a0b8757c4d132e485cd3f4e03e7058ff4">03467</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__end__addr_1_1cvmx__fpa__poolx__end__addr__cn73xx.html">cvmx_fpa_poolx_end_addr_cn73xx</a> <a class="code" href="unioncvmx__fpa__poolx__end__addr.html#a0b8757c4d132e485cd3f4e03e7058ff4">cnf75xx</a>;
<a name="l03468"></a>03468 };
<a name="l03469"></a><a class="code" href="cvmx-fpa-defs_8h.html#a06b432cfcfa75ff4a9cf04db59fc84bf">03469</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__poolx__end__addr.html" title="cvmx_fpa_pool::_end_addr">cvmx_fpa_poolx_end_addr</a> <a class="code" href="unioncvmx__fpa__poolx__end__addr.html" title="cvmx_fpa_pool::_end_addr">cvmx_fpa_poolx_end_addr_t</a>;
<a name="l03470"></a>03470 <span class="comment"></span>
<a name="l03471"></a>03471 <span class="comment">/**</span>
<a name="l03472"></a>03472 <span class="comment"> * cvmx_fpa_pool#_fpf_marks</span>
<a name="l03473"></a>03473 <span class="comment"> *</span>
<a name="l03474"></a>03474 <span class="comment"> * The low watermark register that determines when we read free pages from L2C.</span>
<a name="l03475"></a>03475 <span class="comment"> *</span>
<a name="l03476"></a>03476 <span class="comment"> */</span>
<a name="l03477"></a><a class="code" href="unioncvmx__fpa__poolx__fpf__marks.html">03477</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__poolx__fpf__marks.html" title="cvmx_fpa_pool::_fpf_marks">cvmx_fpa_poolx_fpf_marks</a> {
<a name="l03478"></a><a class="code" href="unioncvmx__fpa__poolx__fpf__marks.html#acefae62989f710021e0868331bbf8642">03478</a>     uint64_t <a class="code" href="unioncvmx__fpa__poolx__fpf__marks.html#acefae62989f710021e0868331bbf8642">u64</a>;
<a name="l03479"></a><a class="code" href="structcvmx__fpa__poolx__fpf__marks_1_1cvmx__fpa__poolx__fpf__marks__s.html">03479</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__fpf__marks_1_1cvmx__fpa__poolx__fpf__marks__s.html">cvmx_fpa_poolx_fpf_marks_s</a> {
<a name="l03480"></a>03480 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03481"></a>03481 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__poolx__fpf__marks_1_1cvmx__fpa__poolx__fpf__marks__s.html#a408941fb01a00586443cd892ee58d2f2">reserved_27_63</a>               : 37;
<a name="l03482"></a>03482     uint64_t <a class="code" href="structcvmx__fpa__poolx__fpf__marks_1_1cvmx__fpa__poolx__fpf__marks__s.html#a6be2ec47fe7eb540d196b268353d8109">fpf_rd</a>                       : 11; <span class="comment">/**&lt; When the number of free-page pointers in a pool drops below this value and there are free-</span>
<a name="l03483"></a>03483 <span class="comment">                                                         page pointers in DRAM, the FPA reads one page of pointers from DRAM. The recommended value</span>
<a name="l03484"></a>03484 <span class="comment">                                                         for this field is:</span>
<a name="l03485"></a>03485 <span class="comment">                                                         _  fpf_sz * 0.75</span>
<a name="l03486"></a>03486 <span class="comment">                                                         _  where, fpf_sz = 108 * 2^FPA_GEN_CFG[POOLS].</span>
<a name="l03487"></a>03487 <span class="comment">                                                         The maximum value is fpf_sz - 48.</span>
<a name="l03488"></a>03488 <span class="comment">                                                         It is recommended that software APIs represent this value as a percentage of fpf_sz, as</span>
<a name="l03489"></a>03489 <span class="comment">                                                         fpf_sz may vary between products. */</span>
<a name="l03490"></a>03490     uint64_t <a class="code" href="structcvmx__fpa__poolx__fpf__marks_1_1cvmx__fpa__poolx__fpf__marks__s.html#aea76c905f242b6e36d8d8b0d871a514e">reserved_11_15</a>               : 5;
<a name="l03491"></a>03491     uint64_t <a class="code" href="structcvmx__fpa__poolx__fpf__marks_1_1cvmx__fpa__poolx__fpf__marks__s.html#ada0cc3c8719c37ca657bcad901f5c560">fpf_level</a>                    : 11; <span class="comment">/**&lt; Reserved. */</span>
<a name="l03492"></a>03492 <span class="preprocessor">#else</span>
<a name="l03493"></a><a class="code" href="structcvmx__fpa__poolx__fpf__marks_1_1cvmx__fpa__poolx__fpf__marks__s.html#ada0cc3c8719c37ca657bcad901f5c560">03493</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__poolx__fpf__marks_1_1cvmx__fpa__poolx__fpf__marks__s.html#ada0cc3c8719c37ca657bcad901f5c560">fpf_level</a>                    : 11;
<a name="l03494"></a><a class="code" href="structcvmx__fpa__poolx__fpf__marks_1_1cvmx__fpa__poolx__fpf__marks__s.html#aea76c905f242b6e36d8d8b0d871a514e">03494</a>     uint64_t <a class="code" href="structcvmx__fpa__poolx__fpf__marks_1_1cvmx__fpa__poolx__fpf__marks__s.html#aea76c905f242b6e36d8d8b0d871a514e">reserved_11_15</a>               : 5;
<a name="l03495"></a><a class="code" href="structcvmx__fpa__poolx__fpf__marks_1_1cvmx__fpa__poolx__fpf__marks__s.html#a6be2ec47fe7eb540d196b268353d8109">03495</a>     uint64_t <a class="code" href="structcvmx__fpa__poolx__fpf__marks_1_1cvmx__fpa__poolx__fpf__marks__s.html#a6be2ec47fe7eb540d196b268353d8109">fpf_rd</a>                       : 11;
<a name="l03496"></a><a class="code" href="structcvmx__fpa__poolx__fpf__marks_1_1cvmx__fpa__poolx__fpf__marks__s.html#a408941fb01a00586443cd892ee58d2f2">03496</a>     uint64_t <a class="code" href="structcvmx__fpa__poolx__fpf__marks_1_1cvmx__fpa__poolx__fpf__marks__s.html#a408941fb01a00586443cd892ee58d2f2">reserved_27_63</a>               : 37;
<a name="l03497"></a>03497 <span class="preprocessor">#endif</span>
<a name="l03498"></a>03498 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__poolx__fpf__marks.html#acba1bbdaffd0f7d755e04dd35abdc228">s</a>;
<a name="l03499"></a><a class="code" href="unioncvmx__fpa__poolx__fpf__marks.html#a22a69094ce49fb5fe91441799169a169">03499</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__fpf__marks_1_1cvmx__fpa__poolx__fpf__marks__s.html">cvmx_fpa_poolx_fpf_marks_s</a>     <a class="code" href="unioncvmx__fpa__poolx__fpf__marks.html#a22a69094ce49fb5fe91441799169a169">cn73xx</a>;
<a name="l03500"></a><a class="code" href="unioncvmx__fpa__poolx__fpf__marks.html#ab921712b321f80c0ab99ab60a110755a">03500</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__fpf__marks_1_1cvmx__fpa__poolx__fpf__marks__s.html">cvmx_fpa_poolx_fpf_marks_s</a>     <a class="code" href="unioncvmx__fpa__poolx__fpf__marks.html#ab921712b321f80c0ab99ab60a110755a">cn78xx</a>;
<a name="l03501"></a><a class="code" href="unioncvmx__fpa__poolx__fpf__marks.html#afb336613d4fd5dfd6b8c76f9cecbdb1d">03501</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__fpf__marks_1_1cvmx__fpa__poolx__fpf__marks__s.html">cvmx_fpa_poolx_fpf_marks_s</a>     <a class="code" href="unioncvmx__fpa__poolx__fpf__marks.html#afb336613d4fd5dfd6b8c76f9cecbdb1d">cn78xxp1</a>;
<a name="l03502"></a><a class="code" href="unioncvmx__fpa__poolx__fpf__marks.html#ac6b23268daaa25aefeed01e92280bcd6">03502</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__fpf__marks_1_1cvmx__fpa__poolx__fpf__marks__s.html">cvmx_fpa_poolx_fpf_marks_s</a>     <a class="code" href="unioncvmx__fpa__poolx__fpf__marks.html#ac6b23268daaa25aefeed01e92280bcd6">cnf75xx</a>;
<a name="l03503"></a>03503 };
<a name="l03504"></a><a class="code" href="cvmx-fpa-defs_8h.html#afa9cb861b826e7136072418abfbd018f">03504</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__poolx__fpf__marks.html" title="cvmx_fpa_pool::_fpf_marks">cvmx_fpa_poolx_fpf_marks</a> <a class="code" href="unioncvmx__fpa__poolx__fpf__marks.html" title="cvmx_fpa_pool::_fpf_marks">cvmx_fpa_poolx_fpf_marks_t</a>;
<a name="l03505"></a>03505 <span class="comment"></span>
<a name="l03506"></a>03506 <span class="comment">/**</span>
<a name="l03507"></a>03507 <span class="comment"> * cvmx_fpa_pool#_int</span>
<a name="l03508"></a>03508 <span class="comment"> *</span>
<a name="l03509"></a>03509 <span class="comment"> * This register indicates pool interrupts.</span>
<a name="l03510"></a>03510 <span class="comment"> *</span>
<a name="l03511"></a>03511 <span class="comment"> */</span>
<a name="l03512"></a><a class="code" href="unioncvmx__fpa__poolx__int.html">03512</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__poolx__int.html" title="cvmx_fpa_pool::_int">cvmx_fpa_poolx_int</a> {
<a name="l03513"></a><a class="code" href="unioncvmx__fpa__poolx__int.html#a548420fbd2dfcf4650e17af8fde87cd1">03513</a>     uint64_t <a class="code" href="unioncvmx__fpa__poolx__int.html#a548420fbd2dfcf4650e17af8fde87cd1">u64</a>;
<a name="l03514"></a><a class="code" href="structcvmx__fpa__poolx__int_1_1cvmx__fpa__poolx__int__s.html">03514</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__int_1_1cvmx__fpa__poolx__int__s.html">cvmx_fpa_poolx_int_s</a> {
<a name="l03515"></a>03515 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03516"></a>03516 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__poolx__int_1_1cvmx__fpa__poolx__int__s.html#acc34eade720daaf4f0c28fa044d0c2cd">reserved_4_63</a>                : 60;
<a name="l03517"></a>03517     uint64_t <a class="code" href="structcvmx__fpa__poolx__int_1_1cvmx__fpa__poolx__int__s.html#a49ab1d23a88cdca0c5dc6eca48e7cb4f">thresh</a>                       : 1;  <span class="comment">/**&lt; Set and throws FPA_INTSN_E::FPA_POOL()_THRESH when FPA_POOL()_AVAILABLE is equal</span>
<a name="l03518"></a>03518 <span class="comment">                                                         to FPA_POOL()_THRESHOLD and a pointer is allocated or deallocated. */</span>
<a name="l03519"></a>03519     uint64_t <a class="code" href="structcvmx__fpa__poolx__int_1_1cvmx__fpa__poolx__int__s.html#a18fed48aaa72c27cb2a3e6d2197a6676">range</a>                        : 1;  <span class="comment">/**&lt; Set and throws FPA_INTSN_E::FPA_POOL()_RANGE when a pointer address does not fall in</span>
<a name="l03520"></a>03520 <span class="comment">                                                         the address range for that pool specified by FPA_POOL()_START_ADDR and</span>
<a name="l03521"></a>03521 <span class="comment">                                                         FPA_POOL()_END_ADDR. */</span>
<a name="l03522"></a>03522     uint64_t <a class="code" href="structcvmx__fpa__poolx__int_1_1cvmx__fpa__poolx__int__s.html#a67af3d28d1a424f701397c8b112d2a91">crcerr</a>                       : 1;  <span class="comment">/**&lt; Set and throws FPA_INTSN_E::FPA_POOL()_CRCERR when a page read from the DRAM contains</span>
<a name="l03523"></a>03523 <span class="comment">                                                         inconsistent data (FPA ownership CRC does not match what FPA wrote). Most likely indicates</span>
<a name="l03524"></a>03524 <span class="comment">                                                         the stack has been fatally corrupted. */</span>
<a name="l03525"></a>03525     uint64_t <a class="code" href="structcvmx__fpa__poolx__int_1_1cvmx__fpa__poolx__int__s.html#a5f32bced394ce8415afd06f7b8ba97af">ovfls</a>                        : 1;  <span class="comment">/**&lt; Set and throws FPA_INTSN_E::FPA_POOL()_OVFLS on stack overflow; when</span>
<a name="l03526"></a>03526 <span class="comment">                                                         FPA_POOL()_STACK_ADDR would exceed FPA_POOL()_STACK_END. */</span>
<a name="l03527"></a>03527 <span class="preprocessor">#else</span>
<a name="l03528"></a><a class="code" href="structcvmx__fpa__poolx__int_1_1cvmx__fpa__poolx__int__s.html#a5f32bced394ce8415afd06f7b8ba97af">03528</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__poolx__int_1_1cvmx__fpa__poolx__int__s.html#a5f32bced394ce8415afd06f7b8ba97af">ovfls</a>                        : 1;
<a name="l03529"></a><a class="code" href="structcvmx__fpa__poolx__int_1_1cvmx__fpa__poolx__int__s.html#a67af3d28d1a424f701397c8b112d2a91">03529</a>     uint64_t <a class="code" href="structcvmx__fpa__poolx__int_1_1cvmx__fpa__poolx__int__s.html#a67af3d28d1a424f701397c8b112d2a91">crcerr</a>                       : 1;
<a name="l03530"></a><a class="code" href="structcvmx__fpa__poolx__int_1_1cvmx__fpa__poolx__int__s.html#a18fed48aaa72c27cb2a3e6d2197a6676">03530</a>     uint64_t <a class="code" href="structcvmx__fpa__poolx__int_1_1cvmx__fpa__poolx__int__s.html#a18fed48aaa72c27cb2a3e6d2197a6676">range</a>                        : 1;
<a name="l03531"></a><a class="code" href="structcvmx__fpa__poolx__int_1_1cvmx__fpa__poolx__int__s.html#a49ab1d23a88cdca0c5dc6eca48e7cb4f">03531</a>     uint64_t <a class="code" href="structcvmx__fpa__poolx__int_1_1cvmx__fpa__poolx__int__s.html#a49ab1d23a88cdca0c5dc6eca48e7cb4f">thresh</a>                       : 1;
<a name="l03532"></a><a class="code" href="structcvmx__fpa__poolx__int_1_1cvmx__fpa__poolx__int__s.html#acc34eade720daaf4f0c28fa044d0c2cd">03532</a>     uint64_t <a class="code" href="structcvmx__fpa__poolx__int_1_1cvmx__fpa__poolx__int__s.html#acc34eade720daaf4f0c28fa044d0c2cd">reserved_4_63</a>                : 60;
<a name="l03533"></a>03533 <span class="preprocessor">#endif</span>
<a name="l03534"></a>03534 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__poolx__int.html#a76cb1b904419c9828fd3e5bfdbdb1fa2">s</a>;
<a name="l03535"></a><a class="code" href="unioncvmx__fpa__poolx__int.html#ac46da861f74707ddb4f3802f03efc02c">03535</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__int_1_1cvmx__fpa__poolx__int__s.html">cvmx_fpa_poolx_int_s</a>           <a class="code" href="unioncvmx__fpa__poolx__int.html#ac46da861f74707ddb4f3802f03efc02c">cn73xx</a>;
<a name="l03536"></a><a class="code" href="unioncvmx__fpa__poolx__int.html#a82620cf131b8de51dec23fa3296c119a">03536</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__int_1_1cvmx__fpa__poolx__int__s.html">cvmx_fpa_poolx_int_s</a>           <a class="code" href="unioncvmx__fpa__poolx__int.html#a82620cf131b8de51dec23fa3296c119a">cn78xx</a>;
<a name="l03537"></a><a class="code" href="unioncvmx__fpa__poolx__int.html#aea58a557b9fc9329bca823a4fc5952d8">03537</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__int_1_1cvmx__fpa__poolx__int__s.html">cvmx_fpa_poolx_int_s</a>           <a class="code" href="unioncvmx__fpa__poolx__int.html#aea58a557b9fc9329bca823a4fc5952d8">cn78xxp1</a>;
<a name="l03538"></a><a class="code" href="unioncvmx__fpa__poolx__int.html#a14ae173537f53a9b3a67f934d785c258">03538</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__int_1_1cvmx__fpa__poolx__int__s.html">cvmx_fpa_poolx_int_s</a>           <a class="code" href="unioncvmx__fpa__poolx__int.html#a14ae173537f53a9b3a67f934d785c258">cnf75xx</a>;
<a name="l03539"></a>03539 };
<a name="l03540"></a><a class="code" href="cvmx-fpa-defs_8h.html#ac2774cc36ed34e41d031f88b159ba8ca">03540</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__poolx__int.html" title="cvmx_fpa_pool::_int">cvmx_fpa_poolx_int</a> <a class="code" href="unioncvmx__fpa__poolx__int.html" title="cvmx_fpa_pool::_int">cvmx_fpa_poolx_int_t</a>;
<a name="l03541"></a>03541 <span class="comment"></span>
<a name="l03542"></a>03542 <span class="comment">/**</span>
<a name="l03543"></a>03543 <span class="comment"> * cvmx_fpa_pool#_op_pc</span>
<a name="l03544"></a>03544 <span class="comment"> */</span>
<a name="l03545"></a><a class="code" href="unioncvmx__fpa__poolx__op__pc.html">03545</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__poolx__op__pc.html" title="cvmx_fpa_pool::_op_pc">cvmx_fpa_poolx_op_pc</a> {
<a name="l03546"></a><a class="code" href="unioncvmx__fpa__poolx__op__pc.html#a9e6c8c7b89ebdc3f955037f3113c0a37">03546</a>     uint64_t <a class="code" href="unioncvmx__fpa__poolx__op__pc.html#a9e6c8c7b89ebdc3f955037f3113c0a37">u64</a>;
<a name="l03547"></a><a class="code" href="structcvmx__fpa__poolx__op__pc_1_1cvmx__fpa__poolx__op__pc__s.html">03547</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__op__pc_1_1cvmx__fpa__poolx__op__pc__s.html">cvmx_fpa_poolx_op_pc_s</a> {
<a name="l03548"></a>03548 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03549"></a>03549 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__poolx__op__pc_1_1cvmx__fpa__poolx__op__pc__s.html#a45d3232492113bfb72e3c3dec0b73e0b">count</a>                        : 64; <span class="comment">/**&lt; Number of allocations or returns performed to this pool, including those that</span>
<a name="l03550"></a>03550 <span class="comment">                                                         fail due to RED/DROP. Does not include aura count change requests (from PKI/PKO)</span>
<a name="l03551"></a>03551 <span class="comment">                                                         that come without allocation/returns. */</span>
<a name="l03552"></a>03552 <span class="preprocessor">#else</span>
<a name="l03553"></a><a class="code" href="structcvmx__fpa__poolx__op__pc_1_1cvmx__fpa__poolx__op__pc__s.html#a45d3232492113bfb72e3c3dec0b73e0b">03553</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__poolx__op__pc_1_1cvmx__fpa__poolx__op__pc__s.html#a45d3232492113bfb72e3c3dec0b73e0b">count</a>                        : 64;
<a name="l03554"></a>03554 <span class="preprocessor">#endif</span>
<a name="l03555"></a>03555 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__poolx__op__pc.html#ac9b253a57c2b905c7ad6d955465c987a">s</a>;
<a name="l03556"></a><a class="code" href="unioncvmx__fpa__poolx__op__pc.html#a0a41deb402b94fe81385181b4a8b751d">03556</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__op__pc_1_1cvmx__fpa__poolx__op__pc__s.html">cvmx_fpa_poolx_op_pc_s</a>         <a class="code" href="unioncvmx__fpa__poolx__op__pc.html#a0a41deb402b94fe81385181b4a8b751d">cn73xx</a>;
<a name="l03557"></a><a class="code" href="unioncvmx__fpa__poolx__op__pc.html#ae558e81d9a00b890c568d1aaaf6339a1">03557</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__op__pc_1_1cvmx__fpa__poolx__op__pc__s.html">cvmx_fpa_poolx_op_pc_s</a>         <a class="code" href="unioncvmx__fpa__poolx__op__pc.html#ae558e81d9a00b890c568d1aaaf6339a1">cn78xx</a>;
<a name="l03558"></a><a class="code" href="unioncvmx__fpa__poolx__op__pc.html#ab2fa790d08ea9ad008f65a07e9f5ebb5">03558</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__op__pc_1_1cvmx__fpa__poolx__op__pc__s.html">cvmx_fpa_poolx_op_pc_s</a>         <a class="code" href="unioncvmx__fpa__poolx__op__pc.html#ab2fa790d08ea9ad008f65a07e9f5ebb5">cn78xxp1</a>;
<a name="l03559"></a><a class="code" href="unioncvmx__fpa__poolx__op__pc.html#ac66e010ebb1c2b43ad57bc05586309d2">03559</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__op__pc_1_1cvmx__fpa__poolx__op__pc__s.html">cvmx_fpa_poolx_op_pc_s</a>         <a class="code" href="unioncvmx__fpa__poolx__op__pc.html#ac66e010ebb1c2b43ad57bc05586309d2">cnf75xx</a>;
<a name="l03560"></a>03560 };
<a name="l03561"></a><a class="code" href="cvmx-fpa-defs_8h.html#a5b1faadc35c480fb6d88c0b82c8b8c11">03561</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__poolx__op__pc.html" title="cvmx_fpa_pool::_op_pc">cvmx_fpa_poolx_op_pc</a> <a class="code" href="unioncvmx__fpa__poolx__op__pc.html" title="cvmx_fpa_pool::_op_pc">cvmx_fpa_poolx_op_pc_t</a>;
<a name="l03562"></a>03562 <span class="comment"></span>
<a name="l03563"></a>03563 <span class="comment">/**</span>
<a name="l03564"></a>03564 <span class="comment"> * cvmx_fpa_pool#_stack_addr</span>
<a name="l03565"></a>03565 <span class="comment"> */</span>
<a name="l03566"></a><a class="code" href="unioncvmx__fpa__poolx__stack__addr.html">03566</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__poolx__stack__addr.html" title="cvmx_fpa_pool::_stack_addr">cvmx_fpa_poolx_stack_addr</a> {
<a name="l03567"></a><a class="code" href="unioncvmx__fpa__poolx__stack__addr.html#a1b89902ee72900e4cc84ef269e8a23ba">03567</a>     uint64_t <a class="code" href="unioncvmx__fpa__poolx__stack__addr.html#a1b89902ee72900e4cc84ef269e8a23ba">u64</a>;
<a name="l03568"></a><a class="code" href="structcvmx__fpa__poolx__stack__addr_1_1cvmx__fpa__poolx__stack__addr__s.html">03568</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__stack__addr_1_1cvmx__fpa__poolx__stack__addr__s.html">cvmx_fpa_poolx_stack_addr_s</a> {
<a name="l03569"></a>03569 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03570"></a>03570 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__poolx__stack__addr_1_1cvmx__fpa__poolx__stack__addr__s.html#a0dddf7028af793180c379e3056ab4d87">reserved_42_63</a>               : 22;
<a name="l03571"></a>03571     uint64_t <a class="code" href="structcvmx__fpa__poolx__stack__addr_1_1cvmx__fpa__poolx__stack__addr__s.html#a1aad33bbb77bd12163410c3c9f6fac69">addr</a>                         : 35; <span class="comment">/**&lt; Next address. The address of the next stack write. Must be initialized to</span>
<a name="l03572"></a>03572 <span class="comment">                                                         FPA_POOL()_STACK_BASE[ADDR] when stack is created. */</span>
<a name="l03573"></a>03573     uint64_t <a class="code" href="structcvmx__fpa__poolx__stack__addr_1_1cvmx__fpa__poolx__stack__addr__s.html#a753c2d302cadd40b75ca66b792623230">reserved_0_6</a>                 : 7;
<a name="l03574"></a>03574 <span class="preprocessor">#else</span>
<a name="l03575"></a><a class="code" href="structcvmx__fpa__poolx__stack__addr_1_1cvmx__fpa__poolx__stack__addr__s.html#a753c2d302cadd40b75ca66b792623230">03575</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__poolx__stack__addr_1_1cvmx__fpa__poolx__stack__addr__s.html#a753c2d302cadd40b75ca66b792623230">reserved_0_6</a>                 : 7;
<a name="l03576"></a><a class="code" href="structcvmx__fpa__poolx__stack__addr_1_1cvmx__fpa__poolx__stack__addr__s.html#a1aad33bbb77bd12163410c3c9f6fac69">03576</a>     uint64_t <a class="code" href="structcvmx__fpa__poolx__stack__addr_1_1cvmx__fpa__poolx__stack__addr__s.html#a1aad33bbb77bd12163410c3c9f6fac69">addr</a>                         : 35;
<a name="l03577"></a><a class="code" href="structcvmx__fpa__poolx__stack__addr_1_1cvmx__fpa__poolx__stack__addr__s.html#a0dddf7028af793180c379e3056ab4d87">03577</a>     uint64_t <a class="code" href="structcvmx__fpa__poolx__stack__addr_1_1cvmx__fpa__poolx__stack__addr__s.html#a0dddf7028af793180c379e3056ab4d87">reserved_42_63</a>               : 22;
<a name="l03578"></a>03578 <span class="preprocessor">#endif</span>
<a name="l03579"></a>03579 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__poolx__stack__addr.html#ae7745badafdc670f49a10c66f90bcb5d">s</a>;
<a name="l03580"></a><a class="code" href="unioncvmx__fpa__poolx__stack__addr.html#a035608a89c93c4d73c3a239de7926757">03580</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__stack__addr_1_1cvmx__fpa__poolx__stack__addr__s.html">cvmx_fpa_poolx_stack_addr_s</a>    <a class="code" href="unioncvmx__fpa__poolx__stack__addr.html#a035608a89c93c4d73c3a239de7926757">cn73xx</a>;
<a name="l03581"></a><a class="code" href="unioncvmx__fpa__poolx__stack__addr.html#a361c1a21b7a9acca0043ce3aa0f0771d">03581</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__stack__addr_1_1cvmx__fpa__poolx__stack__addr__s.html">cvmx_fpa_poolx_stack_addr_s</a>    <a class="code" href="unioncvmx__fpa__poolx__stack__addr.html#a361c1a21b7a9acca0043ce3aa0f0771d">cn78xx</a>;
<a name="l03582"></a><a class="code" href="unioncvmx__fpa__poolx__stack__addr.html#ad79f489bcc196f6f31304e0cd0c2a06e">03582</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__stack__addr_1_1cvmx__fpa__poolx__stack__addr__s.html">cvmx_fpa_poolx_stack_addr_s</a>    <a class="code" href="unioncvmx__fpa__poolx__stack__addr.html#ad79f489bcc196f6f31304e0cd0c2a06e">cn78xxp1</a>;
<a name="l03583"></a><a class="code" href="unioncvmx__fpa__poolx__stack__addr.html#a7b03f3f362ca268e50f33258bedd7c4e">03583</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__stack__addr_1_1cvmx__fpa__poolx__stack__addr__s.html">cvmx_fpa_poolx_stack_addr_s</a>    <a class="code" href="unioncvmx__fpa__poolx__stack__addr.html#a7b03f3f362ca268e50f33258bedd7c4e">cnf75xx</a>;
<a name="l03584"></a>03584 };
<a name="l03585"></a><a class="code" href="cvmx-fpa-defs_8h.html#a3e817c505c1d7982abe1524faccc0f71">03585</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__poolx__stack__addr.html" title="cvmx_fpa_pool::_stack_addr">cvmx_fpa_poolx_stack_addr</a> <a class="code" href="unioncvmx__fpa__poolx__stack__addr.html" title="cvmx_fpa_pool::_stack_addr">cvmx_fpa_poolx_stack_addr_t</a>;
<a name="l03586"></a>03586 <span class="comment"></span>
<a name="l03587"></a>03587 <span class="comment">/**</span>
<a name="l03588"></a>03588 <span class="comment"> * cvmx_fpa_pool#_stack_base</span>
<a name="l03589"></a>03589 <span class="comment"> */</span>
<a name="l03590"></a><a class="code" href="unioncvmx__fpa__poolx__stack__base.html">03590</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__poolx__stack__base.html" title="cvmx_fpa_pool::_stack_base">cvmx_fpa_poolx_stack_base</a> {
<a name="l03591"></a><a class="code" href="unioncvmx__fpa__poolx__stack__base.html#a132536fc214bb950d900b535927d425a">03591</a>     uint64_t <a class="code" href="unioncvmx__fpa__poolx__stack__base.html#a132536fc214bb950d900b535927d425a">u64</a>;
<a name="l03592"></a><a class="code" href="structcvmx__fpa__poolx__stack__base_1_1cvmx__fpa__poolx__stack__base__s.html">03592</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__stack__base_1_1cvmx__fpa__poolx__stack__base__s.html">cvmx_fpa_poolx_stack_base_s</a> {
<a name="l03593"></a>03593 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03594"></a>03594 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__poolx__stack__base_1_1cvmx__fpa__poolx__stack__base__s.html#af6911ca178230cc3c5d40181bd452818">reserved_42_63</a>               : 22;
<a name="l03595"></a>03595     uint64_t <a class="code" href="structcvmx__fpa__poolx__stack__base_1_1cvmx__fpa__poolx__stack__base__s.html#a8e6e6cd7b0e219d6259b6fbca0b04aa2">addr</a>                         : 35; <span class="comment">/**&lt; Base address. The lowest address used by the pool&apos;s stack. */</span>
<a name="l03596"></a>03596     uint64_t <a class="code" href="structcvmx__fpa__poolx__stack__base_1_1cvmx__fpa__poolx__stack__base__s.html#a700a1247b424dbd8409639b66a236a29">reserved_0_6</a>                 : 7;
<a name="l03597"></a>03597 <span class="preprocessor">#else</span>
<a name="l03598"></a><a class="code" href="structcvmx__fpa__poolx__stack__base_1_1cvmx__fpa__poolx__stack__base__s.html#a700a1247b424dbd8409639b66a236a29">03598</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__poolx__stack__base_1_1cvmx__fpa__poolx__stack__base__s.html#a700a1247b424dbd8409639b66a236a29">reserved_0_6</a>                 : 7;
<a name="l03599"></a><a class="code" href="structcvmx__fpa__poolx__stack__base_1_1cvmx__fpa__poolx__stack__base__s.html#a8e6e6cd7b0e219d6259b6fbca0b04aa2">03599</a>     uint64_t <a class="code" href="structcvmx__fpa__poolx__stack__base_1_1cvmx__fpa__poolx__stack__base__s.html#a8e6e6cd7b0e219d6259b6fbca0b04aa2">addr</a>                         : 35;
<a name="l03600"></a><a class="code" href="structcvmx__fpa__poolx__stack__base_1_1cvmx__fpa__poolx__stack__base__s.html#af6911ca178230cc3c5d40181bd452818">03600</a>     uint64_t <a class="code" href="structcvmx__fpa__poolx__stack__base_1_1cvmx__fpa__poolx__stack__base__s.html#af6911ca178230cc3c5d40181bd452818">reserved_42_63</a>               : 22;
<a name="l03601"></a>03601 <span class="preprocessor">#endif</span>
<a name="l03602"></a>03602 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__poolx__stack__base.html#a19cb8a69dad62d6513d28a3e5877516e">s</a>;
<a name="l03603"></a><a class="code" href="unioncvmx__fpa__poolx__stack__base.html#aac5df48c49ae71cf85cafabf3fedcdf7">03603</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__stack__base_1_1cvmx__fpa__poolx__stack__base__s.html">cvmx_fpa_poolx_stack_base_s</a>    <a class="code" href="unioncvmx__fpa__poolx__stack__base.html#aac5df48c49ae71cf85cafabf3fedcdf7">cn73xx</a>;
<a name="l03604"></a><a class="code" href="unioncvmx__fpa__poolx__stack__base.html#a05ac6746af4bf6b41a6876e772b1ea60">03604</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__stack__base_1_1cvmx__fpa__poolx__stack__base__s.html">cvmx_fpa_poolx_stack_base_s</a>    <a class="code" href="unioncvmx__fpa__poolx__stack__base.html#a05ac6746af4bf6b41a6876e772b1ea60">cn78xx</a>;
<a name="l03605"></a><a class="code" href="unioncvmx__fpa__poolx__stack__base.html#ac89ee7233246289d10918d76635b2528">03605</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__stack__base_1_1cvmx__fpa__poolx__stack__base__s.html">cvmx_fpa_poolx_stack_base_s</a>    <a class="code" href="unioncvmx__fpa__poolx__stack__base.html#ac89ee7233246289d10918d76635b2528">cn78xxp1</a>;
<a name="l03606"></a><a class="code" href="unioncvmx__fpa__poolx__stack__base.html#a1983ab14ffc903535ca0094876c3abbc">03606</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__stack__base_1_1cvmx__fpa__poolx__stack__base__s.html">cvmx_fpa_poolx_stack_base_s</a>    <a class="code" href="unioncvmx__fpa__poolx__stack__base.html#a1983ab14ffc903535ca0094876c3abbc">cnf75xx</a>;
<a name="l03607"></a>03607 };
<a name="l03608"></a><a class="code" href="cvmx-fpa-defs_8h.html#acb2b61d288548c7c4b4b633210ff1346">03608</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__poolx__stack__base.html" title="cvmx_fpa_pool::_stack_base">cvmx_fpa_poolx_stack_base</a> <a class="code" href="unioncvmx__fpa__poolx__stack__base.html" title="cvmx_fpa_pool::_stack_base">cvmx_fpa_poolx_stack_base_t</a>;
<a name="l03609"></a>03609 <span class="comment"></span>
<a name="l03610"></a>03610 <span class="comment">/**</span>
<a name="l03611"></a>03611 <span class="comment"> * cvmx_fpa_pool#_stack_end</span>
<a name="l03612"></a>03612 <span class="comment"> */</span>
<a name="l03613"></a><a class="code" href="unioncvmx__fpa__poolx__stack__end.html">03613</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__poolx__stack__end.html" title="cvmx_fpa_pool::_stack_end">cvmx_fpa_poolx_stack_end</a> {
<a name="l03614"></a><a class="code" href="unioncvmx__fpa__poolx__stack__end.html#ab34a230cee13c89f9580fdcd830fd486">03614</a>     uint64_t <a class="code" href="unioncvmx__fpa__poolx__stack__end.html#ab34a230cee13c89f9580fdcd830fd486">u64</a>;
<a name="l03615"></a><a class="code" href="structcvmx__fpa__poolx__stack__end_1_1cvmx__fpa__poolx__stack__end__s.html">03615</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__stack__end_1_1cvmx__fpa__poolx__stack__end__s.html">cvmx_fpa_poolx_stack_end_s</a> {
<a name="l03616"></a>03616 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03617"></a>03617 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__poolx__stack__end_1_1cvmx__fpa__poolx__stack__end__s.html#aabbe1fc8b30ce3d8d69ebb8686ba3a6c">reserved_42_63</a>               : 22;
<a name="l03618"></a>03618     uint64_t <a class="code" href="structcvmx__fpa__poolx__stack__end_1_1cvmx__fpa__poolx__stack__end__s.html#a4099f4bb4a29fce916fb67c4fb7524c2">addr</a>                         : 35; <span class="comment">/**&lt; Stack ending address plus one line; hardware will never write this address. If</span>
<a name="l03619"></a>03619 <span class="comment">                                                         FPA_POOL()_STACK_ADDR is equal to this value, the stack is full. */</span>
<a name="l03620"></a>03620     uint64_t <a class="code" href="structcvmx__fpa__poolx__stack__end_1_1cvmx__fpa__poolx__stack__end__s.html#aacd7c660f00fe93a1267bac85e8eadfd">reserved_0_6</a>                 : 7;
<a name="l03621"></a>03621 <span class="preprocessor">#else</span>
<a name="l03622"></a><a class="code" href="structcvmx__fpa__poolx__stack__end_1_1cvmx__fpa__poolx__stack__end__s.html#aacd7c660f00fe93a1267bac85e8eadfd">03622</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__poolx__stack__end_1_1cvmx__fpa__poolx__stack__end__s.html#aacd7c660f00fe93a1267bac85e8eadfd">reserved_0_6</a>                 : 7;
<a name="l03623"></a><a class="code" href="structcvmx__fpa__poolx__stack__end_1_1cvmx__fpa__poolx__stack__end__s.html#a4099f4bb4a29fce916fb67c4fb7524c2">03623</a>     uint64_t <a class="code" href="structcvmx__fpa__poolx__stack__end_1_1cvmx__fpa__poolx__stack__end__s.html#a4099f4bb4a29fce916fb67c4fb7524c2">addr</a>                         : 35;
<a name="l03624"></a><a class="code" href="structcvmx__fpa__poolx__stack__end_1_1cvmx__fpa__poolx__stack__end__s.html#aabbe1fc8b30ce3d8d69ebb8686ba3a6c">03624</a>     uint64_t <a class="code" href="structcvmx__fpa__poolx__stack__end_1_1cvmx__fpa__poolx__stack__end__s.html#aabbe1fc8b30ce3d8d69ebb8686ba3a6c">reserved_42_63</a>               : 22;
<a name="l03625"></a>03625 <span class="preprocessor">#endif</span>
<a name="l03626"></a>03626 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__poolx__stack__end.html#ac0f72e99056679f5b5d9f817045ee0d4">s</a>;
<a name="l03627"></a><a class="code" href="unioncvmx__fpa__poolx__stack__end.html#adf93fc0a6c6eab31b7395a45b290957c">03627</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__stack__end_1_1cvmx__fpa__poolx__stack__end__s.html">cvmx_fpa_poolx_stack_end_s</a>     <a class="code" href="unioncvmx__fpa__poolx__stack__end.html#adf93fc0a6c6eab31b7395a45b290957c">cn73xx</a>;
<a name="l03628"></a><a class="code" href="unioncvmx__fpa__poolx__stack__end.html#a56e802f3ea6297cdc1a62e52bdd0823a">03628</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__stack__end_1_1cvmx__fpa__poolx__stack__end__s.html">cvmx_fpa_poolx_stack_end_s</a>     <a class="code" href="unioncvmx__fpa__poolx__stack__end.html#a56e802f3ea6297cdc1a62e52bdd0823a">cn78xx</a>;
<a name="l03629"></a><a class="code" href="unioncvmx__fpa__poolx__stack__end.html#af290769117063997d1a05ec433da631f">03629</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__stack__end_1_1cvmx__fpa__poolx__stack__end__s.html">cvmx_fpa_poolx_stack_end_s</a>     <a class="code" href="unioncvmx__fpa__poolx__stack__end.html#af290769117063997d1a05ec433da631f">cn78xxp1</a>;
<a name="l03630"></a><a class="code" href="unioncvmx__fpa__poolx__stack__end.html#a9ede3ae2199399ccb784e08c30827f6a">03630</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__stack__end_1_1cvmx__fpa__poolx__stack__end__s.html">cvmx_fpa_poolx_stack_end_s</a>     <a class="code" href="unioncvmx__fpa__poolx__stack__end.html#a9ede3ae2199399ccb784e08c30827f6a">cnf75xx</a>;
<a name="l03631"></a>03631 };
<a name="l03632"></a><a class="code" href="cvmx-fpa-defs_8h.html#a339f783888a5a96484d2b1cd938766ff">03632</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__poolx__stack__end.html" title="cvmx_fpa_pool::_stack_end">cvmx_fpa_poolx_stack_end</a> <a class="code" href="unioncvmx__fpa__poolx__stack__end.html" title="cvmx_fpa_pool::_stack_end">cvmx_fpa_poolx_stack_end_t</a>;
<a name="l03633"></a>03633 <span class="comment"></span>
<a name="l03634"></a>03634 <span class="comment">/**</span>
<a name="l03635"></a>03635 <span class="comment"> * cvmx_fpa_pool#_start_addr</span>
<a name="l03636"></a>03636 <span class="comment"> *</span>
<a name="l03637"></a>03637 <span class="comment"> * Pointers sent to this pool after alignment must be equal to or greater than this address.</span>
<a name="l03638"></a>03638 <span class="comment"> *</span>
<a name="l03639"></a>03639 <span class="comment"> */</span>
<a name="l03640"></a><a class="code" href="unioncvmx__fpa__poolx__start__addr.html">03640</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__poolx__start__addr.html" title="cvmx_fpa_pool::_start_addr">cvmx_fpa_poolx_start_addr</a> {
<a name="l03641"></a><a class="code" href="unioncvmx__fpa__poolx__start__addr.html#a3e244cdee36efd4e240cc7bfee961166">03641</a>     uint64_t <a class="code" href="unioncvmx__fpa__poolx__start__addr.html#a3e244cdee36efd4e240cc7bfee961166">u64</a>;
<a name="l03642"></a><a class="code" href="structcvmx__fpa__poolx__start__addr_1_1cvmx__fpa__poolx__start__addr__s.html">03642</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__start__addr_1_1cvmx__fpa__poolx__start__addr__s.html">cvmx_fpa_poolx_start_addr_s</a> {
<a name="l03643"></a>03643 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03644"></a>03644 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__poolx__start__addr_1_1cvmx__fpa__poolx__start__addr__s.html#a3f1ab47a2cf7cc00ee64fe33f10c0a17">reserved_0_63</a>                : 64;
<a name="l03645"></a>03645 <span class="preprocessor">#else</span>
<a name="l03646"></a><a class="code" href="structcvmx__fpa__poolx__start__addr_1_1cvmx__fpa__poolx__start__addr__s.html#a3f1ab47a2cf7cc00ee64fe33f10c0a17">03646</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__poolx__start__addr_1_1cvmx__fpa__poolx__start__addr__s.html#a3f1ab47a2cf7cc00ee64fe33f10c0a17">reserved_0_63</a>                : 64;
<a name="l03647"></a>03647 <span class="preprocessor">#endif</span>
<a name="l03648"></a>03648 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__poolx__start__addr.html#a0e64156e75192ae99b929bd16c0de172">s</a>;
<a name="l03649"></a><a class="code" href="structcvmx__fpa__poolx__start__addr_1_1cvmx__fpa__poolx__start__addr__cn61xx.html">03649</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__start__addr_1_1cvmx__fpa__poolx__start__addr__cn61xx.html">cvmx_fpa_poolx_start_addr_cn61xx</a> {
<a name="l03650"></a>03650 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03651"></a>03651 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__poolx__start__addr_1_1cvmx__fpa__poolx__start__addr__cn61xx.html#a465c69de46c1551ea86fe9400846d559">reserved_33_63</a>               : 31;
<a name="l03652"></a>03652     uint64_t <a class="code" href="structcvmx__fpa__poolx__start__addr_1_1cvmx__fpa__poolx__start__addr__cn61xx.html#aaff568f0e46090ece0e4e236fe436ced">addr</a>                         : 33; <span class="comment">/**&lt; Address&lt;39:7&gt;. */</span>
<a name="l03653"></a>03653 <span class="preprocessor">#else</span>
<a name="l03654"></a><a class="code" href="structcvmx__fpa__poolx__start__addr_1_1cvmx__fpa__poolx__start__addr__cn61xx.html#aaff568f0e46090ece0e4e236fe436ced">03654</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__poolx__start__addr_1_1cvmx__fpa__poolx__start__addr__cn61xx.html#aaff568f0e46090ece0e4e236fe436ced">addr</a>                         : 33;
<a name="l03655"></a><a class="code" href="structcvmx__fpa__poolx__start__addr_1_1cvmx__fpa__poolx__start__addr__cn61xx.html#a465c69de46c1551ea86fe9400846d559">03655</a>     uint64_t <a class="code" href="structcvmx__fpa__poolx__start__addr_1_1cvmx__fpa__poolx__start__addr__cn61xx.html#a465c69de46c1551ea86fe9400846d559">reserved_33_63</a>               : 31;
<a name="l03656"></a>03656 <span class="preprocessor">#endif</span>
<a name="l03657"></a>03657 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__poolx__start__addr.html#a4e27664cac337131b2b3c6f391fd8ea6">cn61xx</a>;
<a name="l03658"></a><a class="code" href="unioncvmx__fpa__poolx__start__addr.html#af691fe5fef1bc6bfe494f539a4819523">03658</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__start__addr_1_1cvmx__fpa__poolx__start__addr__cn61xx.html">cvmx_fpa_poolx_start_addr_cn61xx</a> <a class="code" href="unioncvmx__fpa__poolx__start__addr.html#af691fe5fef1bc6bfe494f539a4819523">cn66xx</a>;
<a name="l03659"></a><a class="code" href="unioncvmx__fpa__poolx__start__addr.html#abae4599fe16dba3ba589b1f447853059">03659</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__start__addr_1_1cvmx__fpa__poolx__start__addr__cn61xx.html">cvmx_fpa_poolx_start_addr_cn61xx</a> <a class="code" href="unioncvmx__fpa__poolx__start__addr.html#abae4599fe16dba3ba589b1f447853059">cn68xx</a>;
<a name="l03660"></a><a class="code" href="unioncvmx__fpa__poolx__start__addr.html#a2497f86c210a0945277766841277929d">03660</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__start__addr_1_1cvmx__fpa__poolx__start__addr__cn61xx.html">cvmx_fpa_poolx_start_addr_cn61xx</a> <a class="code" href="unioncvmx__fpa__poolx__start__addr.html#a2497f86c210a0945277766841277929d">cn68xxp1</a>;
<a name="l03661"></a><a class="code" href="unioncvmx__fpa__poolx__start__addr.html#a5b97119f763946ceb2f5afd0b203a09a">03661</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__start__addr_1_1cvmx__fpa__poolx__start__addr__cn61xx.html">cvmx_fpa_poolx_start_addr_cn61xx</a> <a class="code" href="unioncvmx__fpa__poolx__start__addr.html#a5b97119f763946ceb2f5afd0b203a09a">cn70xx</a>;
<a name="l03662"></a><a class="code" href="unioncvmx__fpa__poolx__start__addr.html#ae998cb8ca7241888688478e25f4a157e">03662</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__start__addr_1_1cvmx__fpa__poolx__start__addr__cn61xx.html">cvmx_fpa_poolx_start_addr_cn61xx</a> <a class="code" href="unioncvmx__fpa__poolx__start__addr.html#ae998cb8ca7241888688478e25f4a157e">cn70xxp1</a>;
<a name="l03663"></a><a class="code" href="structcvmx__fpa__poolx__start__addr_1_1cvmx__fpa__poolx__start__addr__cn73xx.html">03663</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__start__addr_1_1cvmx__fpa__poolx__start__addr__cn73xx.html">cvmx_fpa_poolx_start_addr_cn73xx</a> {
<a name="l03664"></a>03664 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03665"></a>03665 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__poolx__start__addr_1_1cvmx__fpa__poolx__start__addr__cn73xx.html#af5f5793d97759a42e5d26b5db96833f0">reserved_42_63</a>               : 22;
<a name="l03666"></a>03666     uint64_t <a class="code" href="structcvmx__fpa__poolx__start__addr_1_1cvmx__fpa__poolx__start__addr__cn73xx.html#a186e43984f230fea128778259f594974">addr</a>                         : 35; <span class="comment">/**&lt; Address. Defaults to 1 so that a NULL pointer free will cause an exception. */</span>
<a name="l03667"></a>03667     uint64_t <a class="code" href="structcvmx__fpa__poolx__start__addr_1_1cvmx__fpa__poolx__start__addr__cn73xx.html#ac5b118bbffc425e4c027a3ba4f1742f5">reserved_0_6</a>                 : 7;
<a name="l03668"></a>03668 <span class="preprocessor">#else</span>
<a name="l03669"></a><a class="code" href="structcvmx__fpa__poolx__start__addr_1_1cvmx__fpa__poolx__start__addr__cn73xx.html#ac5b118bbffc425e4c027a3ba4f1742f5">03669</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__poolx__start__addr_1_1cvmx__fpa__poolx__start__addr__cn73xx.html#ac5b118bbffc425e4c027a3ba4f1742f5">reserved_0_6</a>                 : 7;
<a name="l03670"></a><a class="code" href="structcvmx__fpa__poolx__start__addr_1_1cvmx__fpa__poolx__start__addr__cn73xx.html#a186e43984f230fea128778259f594974">03670</a>     uint64_t <a class="code" href="structcvmx__fpa__poolx__start__addr_1_1cvmx__fpa__poolx__start__addr__cn73xx.html#a186e43984f230fea128778259f594974">addr</a>                         : 35;
<a name="l03671"></a><a class="code" href="structcvmx__fpa__poolx__start__addr_1_1cvmx__fpa__poolx__start__addr__cn73xx.html#af5f5793d97759a42e5d26b5db96833f0">03671</a>     uint64_t <a class="code" href="structcvmx__fpa__poolx__start__addr_1_1cvmx__fpa__poolx__start__addr__cn73xx.html#af5f5793d97759a42e5d26b5db96833f0">reserved_42_63</a>               : 22;
<a name="l03672"></a>03672 <span class="preprocessor">#endif</span>
<a name="l03673"></a>03673 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__poolx__start__addr.html#abb4f229bbbc681e14b7b8bce077cf92a">cn73xx</a>;
<a name="l03674"></a><a class="code" href="unioncvmx__fpa__poolx__start__addr.html#ac7bc979f2c2074ddf05587600aa9ba08">03674</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__start__addr_1_1cvmx__fpa__poolx__start__addr__cn73xx.html">cvmx_fpa_poolx_start_addr_cn73xx</a> <a class="code" href="unioncvmx__fpa__poolx__start__addr.html#ac7bc979f2c2074ddf05587600aa9ba08">cn78xx</a>;
<a name="l03675"></a><a class="code" href="unioncvmx__fpa__poolx__start__addr.html#a749c83e8a48fa9086515931a6ed80ebe">03675</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__start__addr_1_1cvmx__fpa__poolx__start__addr__cn73xx.html">cvmx_fpa_poolx_start_addr_cn73xx</a> <a class="code" href="unioncvmx__fpa__poolx__start__addr.html#a749c83e8a48fa9086515931a6ed80ebe">cn78xxp1</a>;
<a name="l03676"></a><a class="code" href="unioncvmx__fpa__poolx__start__addr.html#ab25aca70f47cdd26fc68e070b9144707">03676</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__start__addr_1_1cvmx__fpa__poolx__start__addr__cn61xx.html">cvmx_fpa_poolx_start_addr_cn61xx</a> <a class="code" href="unioncvmx__fpa__poolx__start__addr.html#ab25aca70f47cdd26fc68e070b9144707">cnf71xx</a>;
<a name="l03677"></a><a class="code" href="unioncvmx__fpa__poolx__start__addr.html#a6709c1c7dbaf1313fe2143b9e4c5e053">03677</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__start__addr_1_1cvmx__fpa__poolx__start__addr__cn73xx.html">cvmx_fpa_poolx_start_addr_cn73xx</a> <a class="code" href="unioncvmx__fpa__poolx__start__addr.html#a6709c1c7dbaf1313fe2143b9e4c5e053">cnf75xx</a>;
<a name="l03678"></a>03678 };
<a name="l03679"></a><a class="code" href="cvmx-fpa-defs_8h.html#a9db361590f38dcc59ced4e7d7e7a0de0">03679</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__poolx__start__addr.html" title="cvmx_fpa_pool::_start_addr">cvmx_fpa_poolx_start_addr</a> <a class="code" href="unioncvmx__fpa__poolx__start__addr.html" title="cvmx_fpa_pool::_start_addr">cvmx_fpa_poolx_start_addr_t</a>;
<a name="l03680"></a>03680 <span class="comment"></span>
<a name="l03681"></a>03681 <span class="comment">/**</span>
<a name="l03682"></a>03682 <span class="comment"> * cvmx_fpa_pool#_threshold</span>
<a name="l03683"></a>03683 <span class="comment"> *</span>
<a name="l03684"></a>03684 <span class="comment"> * FPA_POOLX_THRESHOLD = FPA&apos;s Pool 0-7 Threshold</span>
<a name="l03685"></a>03685 <span class="comment"> * When the value of FPA_QUEX_AVAILABLE is equal to FPA_POOLX_THRESHOLD[THRESH] when a pointer is</span>
<a name="l03686"></a>03686 <span class="comment"> * allocated</span>
<a name="l03687"></a>03687 <span class="comment"> * or deallocated, set interrupt FPA_INT_SUM[POOLXTH].</span>
<a name="l03688"></a>03688 <span class="comment"> */</span>
<a name="l03689"></a><a class="code" href="unioncvmx__fpa__poolx__threshold.html">03689</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__poolx__threshold.html" title="cvmx_fpa_pool::_threshold">cvmx_fpa_poolx_threshold</a> {
<a name="l03690"></a><a class="code" href="unioncvmx__fpa__poolx__threshold.html#a7edefd2cd58f8da65ed7f5f805467996">03690</a>     uint64_t <a class="code" href="unioncvmx__fpa__poolx__threshold.html#a7edefd2cd58f8da65ed7f5f805467996">u64</a>;
<a name="l03691"></a><a class="code" href="structcvmx__fpa__poolx__threshold_1_1cvmx__fpa__poolx__threshold__s.html">03691</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__threshold_1_1cvmx__fpa__poolx__threshold__s.html">cvmx_fpa_poolx_threshold_s</a> {
<a name="l03692"></a>03692 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03693"></a>03693 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__poolx__threshold_1_1cvmx__fpa__poolx__threshold__s.html#adcc74c28db972658264ee01951ba013a">reserved_36_63</a>               : 28;
<a name="l03694"></a>03694     uint64_t <a class="code" href="structcvmx__fpa__poolx__threshold_1_1cvmx__fpa__poolx__threshold__s.html#a138c90aae4be1b9a8e70636d114356be">thresh</a>                       : 36; <span class="comment">/**&lt; Threshold for the pool. When the value of FPA_POOL()_AVAILABLE[COUNT] is equal to</span>
<a name="l03695"></a>03695 <span class="comment">                                                         [THRESH] and a pointer is allocated or freed, set interrupt</span>
<a name="l03696"></a>03696 <span class="comment">                                                         FPA_INTSN_E::FPA_POOL()_THRESH. */</span>
<a name="l03697"></a>03697 <span class="preprocessor">#else</span>
<a name="l03698"></a><a class="code" href="structcvmx__fpa__poolx__threshold_1_1cvmx__fpa__poolx__threshold__s.html#a138c90aae4be1b9a8e70636d114356be">03698</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__poolx__threshold_1_1cvmx__fpa__poolx__threshold__s.html#a138c90aae4be1b9a8e70636d114356be">thresh</a>                       : 36;
<a name="l03699"></a><a class="code" href="structcvmx__fpa__poolx__threshold_1_1cvmx__fpa__poolx__threshold__s.html#adcc74c28db972658264ee01951ba013a">03699</a>     uint64_t <a class="code" href="structcvmx__fpa__poolx__threshold_1_1cvmx__fpa__poolx__threshold__s.html#adcc74c28db972658264ee01951ba013a">reserved_36_63</a>               : 28;
<a name="l03700"></a>03700 <span class="preprocessor">#endif</span>
<a name="l03701"></a>03701 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__poolx__threshold.html#a4e2c2588556d32e7b398a8acfa462054">s</a>;
<a name="l03702"></a><a class="code" href="structcvmx__fpa__poolx__threshold_1_1cvmx__fpa__poolx__threshold__cn61xx.html">03702</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__threshold_1_1cvmx__fpa__poolx__threshold__cn61xx.html">cvmx_fpa_poolx_threshold_cn61xx</a> {
<a name="l03703"></a>03703 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03704"></a>03704 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__poolx__threshold_1_1cvmx__fpa__poolx__threshold__cn61xx.html#a451aa67fb53097189c6e5daa28fa6233">reserved_29_63</a>               : 35;
<a name="l03705"></a>03705     uint64_t <a class="code" href="structcvmx__fpa__poolx__threshold_1_1cvmx__fpa__poolx__threshold__cn61xx.html#a4fb692adbc7870680760801822797b25">thresh</a>                       : 29; <span class="comment">/**&lt; The Threshold. */</span>
<a name="l03706"></a>03706 <span class="preprocessor">#else</span>
<a name="l03707"></a><a class="code" href="structcvmx__fpa__poolx__threshold_1_1cvmx__fpa__poolx__threshold__cn61xx.html#a4fb692adbc7870680760801822797b25">03707</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__poolx__threshold_1_1cvmx__fpa__poolx__threshold__cn61xx.html#a4fb692adbc7870680760801822797b25">thresh</a>                       : 29;
<a name="l03708"></a><a class="code" href="structcvmx__fpa__poolx__threshold_1_1cvmx__fpa__poolx__threshold__cn61xx.html#a451aa67fb53097189c6e5daa28fa6233">03708</a>     uint64_t <a class="code" href="structcvmx__fpa__poolx__threshold_1_1cvmx__fpa__poolx__threshold__cn61xx.html#a451aa67fb53097189c6e5daa28fa6233">reserved_29_63</a>               : 35;
<a name="l03709"></a>03709 <span class="preprocessor">#endif</span>
<a name="l03710"></a>03710 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__poolx__threshold.html#a972498cf30431aface99fa2e657d1dbd">cn61xx</a>;
<a name="l03711"></a><a class="code" href="unioncvmx__fpa__poolx__threshold.html#a86dbe2a8a8497d54a741620f81838052">03711</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__threshold_1_1cvmx__fpa__poolx__threshold__cn61xx.html">cvmx_fpa_poolx_threshold_cn61xx</a> <a class="code" href="unioncvmx__fpa__poolx__threshold.html#a86dbe2a8a8497d54a741620f81838052">cn63xx</a>;
<a name="l03712"></a><a class="code" href="unioncvmx__fpa__poolx__threshold.html#ab2ec2914f4b6636ebcff1040a6e1d3af">03712</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__threshold_1_1cvmx__fpa__poolx__threshold__cn61xx.html">cvmx_fpa_poolx_threshold_cn61xx</a> <a class="code" href="unioncvmx__fpa__poolx__threshold.html#ab2ec2914f4b6636ebcff1040a6e1d3af">cn66xx</a>;
<a name="l03713"></a><a class="code" href="structcvmx__fpa__poolx__threshold_1_1cvmx__fpa__poolx__threshold__cn68xx.html">03713</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__threshold_1_1cvmx__fpa__poolx__threshold__cn68xx.html">cvmx_fpa_poolx_threshold_cn68xx</a> {
<a name="l03714"></a>03714 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03715"></a>03715 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__poolx__threshold_1_1cvmx__fpa__poolx__threshold__cn68xx.html#a6fa062ebd439a493684b9897739fb406">reserved_32_63</a>               : 32;
<a name="l03716"></a>03716     uint64_t <a class="code" href="structcvmx__fpa__poolx__threshold_1_1cvmx__fpa__poolx__threshold__cn68xx.html#af3ec12ce8a73a4637dea5f7db48b513a">thresh</a>                       : 32; <span class="comment">/**&lt; The Threshold. */</span>
<a name="l03717"></a>03717 <span class="preprocessor">#else</span>
<a name="l03718"></a><a class="code" href="structcvmx__fpa__poolx__threshold_1_1cvmx__fpa__poolx__threshold__cn68xx.html#af3ec12ce8a73a4637dea5f7db48b513a">03718</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__poolx__threshold_1_1cvmx__fpa__poolx__threshold__cn68xx.html#af3ec12ce8a73a4637dea5f7db48b513a">thresh</a>                       : 32;
<a name="l03719"></a><a class="code" href="structcvmx__fpa__poolx__threshold_1_1cvmx__fpa__poolx__threshold__cn68xx.html#a6fa062ebd439a493684b9897739fb406">03719</a>     uint64_t <a class="code" href="structcvmx__fpa__poolx__threshold_1_1cvmx__fpa__poolx__threshold__cn68xx.html#a6fa062ebd439a493684b9897739fb406">reserved_32_63</a>               : 32;
<a name="l03720"></a>03720 <span class="preprocessor">#endif</span>
<a name="l03721"></a>03721 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__poolx__threshold.html#a032c23900e8f5817ad3d70cd785e724f">cn68xx</a>;
<a name="l03722"></a><a class="code" href="unioncvmx__fpa__poolx__threshold.html#a4cdfe8e847cd8546a8ac5e9a974a6aad">03722</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__threshold_1_1cvmx__fpa__poolx__threshold__cn68xx.html">cvmx_fpa_poolx_threshold_cn68xx</a> <a class="code" href="unioncvmx__fpa__poolx__threshold.html#a4cdfe8e847cd8546a8ac5e9a974a6aad">cn68xxp1</a>;
<a name="l03723"></a><a class="code" href="unioncvmx__fpa__poolx__threshold.html#a774b66a962c3f602d31843279aa17ae1">03723</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__threshold_1_1cvmx__fpa__poolx__threshold__cn61xx.html">cvmx_fpa_poolx_threshold_cn61xx</a> <a class="code" href="unioncvmx__fpa__poolx__threshold.html#a774b66a962c3f602d31843279aa17ae1">cn70xx</a>;
<a name="l03724"></a><a class="code" href="unioncvmx__fpa__poolx__threshold.html#a2f628ccf934583dca6ce9f8f2c7ad8a7">03724</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__threshold_1_1cvmx__fpa__poolx__threshold__cn61xx.html">cvmx_fpa_poolx_threshold_cn61xx</a> <a class="code" href="unioncvmx__fpa__poolx__threshold.html#a2f628ccf934583dca6ce9f8f2c7ad8a7">cn70xxp1</a>;
<a name="l03725"></a><a class="code" href="unioncvmx__fpa__poolx__threshold.html#a8e22f708cc331a6aad736dc86de748c1">03725</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__threshold_1_1cvmx__fpa__poolx__threshold__s.html">cvmx_fpa_poolx_threshold_s</a>     <a class="code" href="unioncvmx__fpa__poolx__threshold.html#a8e22f708cc331a6aad736dc86de748c1">cn73xx</a>;
<a name="l03726"></a><a class="code" href="unioncvmx__fpa__poolx__threshold.html#ab4593b132c19bd343cf95e99c5d3fd47">03726</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__threshold_1_1cvmx__fpa__poolx__threshold__s.html">cvmx_fpa_poolx_threshold_s</a>     <a class="code" href="unioncvmx__fpa__poolx__threshold.html#ab4593b132c19bd343cf95e99c5d3fd47">cn78xx</a>;
<a name="l03727"></a><a class="code" href="unioncvmx__fpa__poolx__threshold.html#a7f90883a26efdfe61fa5bb892128299c">03727</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__threshold_1_1cvmx__fpa__poolx__threshold__s.html">cvmx_fpa_poolx_threshold_s</a>     <a class="code" href="unioncvmx__fpa__poolx__threshold.html#a7f90883a26efdfe61fa5bb892128299c">cn78xxp1</a>;
<a name="l03728"></a><a class="code" href="unioncvmx__fpa__poolx__threshold.html#a0e164fc95528d7b22fc7e5fe9b07830a">03728</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__threshold_1_1cvmx__fpa__poolx__threshold__cn61xx.html">cvmx_fpa_poolx_threshold_cn61xx</a> <a class="code" href="unioncvmx__fpa__poolx__threshold.html#a0e164fc95528d7b22fc7e5fe9b07830a">cnf71xx</a>;
<a name="l03729"></a><a class="code" href="unioncvmx__fpa__poolx__threshold.html#a737ddef46f3361e94c9876aac8e25269">03729</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__poolx__threshold_1_1cvmx__fpa__poolx__threshold__s.html">cvmx_fpa_poolx_threshold_s</a>     <a class="code" href="unioncvmx__fpa__poolx__threshold.html#a737ddef46f3361e94c9876aac8e25269">cnf75xx</a>;
<a name="l03730"></a>03730 };
<a name="l03731"></a><a class="code" href="cvmx-fpa-defs_8h.html#ab06118de4e6f03c825464e70bd56ceea">03731</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__poolx__threshold.html" title="cvmx_fpa_pool::_threshold">cvmx_fpa_poolx_threshold</a> <a class="code" href="unioncvmx__fpa__poolx__threshold.html" title="cvmx_fpa_pool::_threshold">cvmx_fpa_poolx_threshold_t</a>;
<a name="l03732"></a>03732 <span class="comment"></span>
<a name="l03733"></a>03733 <span class="comment">/**</span>
<a name="l03734"></a>03734 <span class="comment"> * cvmx_fpa_que#_available</span>
<a name="l03735"></a>03735 <span class="comment"> *</span>
<a name="l03736"></a>03736 <span class="comment"> * FPA_QUEX_PAGES_AVAILABLE = FPA&apos;s Queue 0-7 Free Page Available Register</span>
<a name="l03737"></a>03737 <span class="comment"> * The number of page pointers that are available in the FPA and local DRAM.</span>
<a name="l03738"></a>03738 <span class="comment"> */</span>
<a name="l03739"></a><a class="code" href="unioncvmx__fpa__quex__available.html">03739</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__quex__available.html" title="cvmx_fpa_que::_available">cvmx_fpa_quex_available</a> {
<a name="l03740"></a><a class="code" href="unioncvmx__fpa__quex__available.html#aab624df79910b7950a221cf6b094902c">03740</a>     uint64_t <a class="code" href="unioncvmx__fpa__quex__available.html#aab624df79910b7950a221cf6b094902c">u64</a>;
<a name="l03741"></a><a class="code" href="structcvmx__fpa__quex__available_1_1cvmx__fpa__quex__available__s.html">03741</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__quex__available_1_1cvmx__fpa__quex__available__s.html">cvmx_fpa_quex_available_s</a> {
<a name="l03742"></a>03742 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03743"></a>03743 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__quex__available_1_1cvmx__fpa__quex__available__s.html#a5b7157fc3a6bc142cf66a5ffdc17dd69">reserved_32_63</a>               : 32;
<a name="l03744"></a>03744     uint64_t <a class="code" href="structcvmx__fpa__quex__available_1_1cvmx__fpa__quex__available__s.html#aa54a7149b0dcb0a5d229292c307f64b9">que_siz</a>                      : 32; <span class="comment">/**&lt; The number of free pages available in this Queue.</span>
<a name="l03745"></a>03745 <span class="comment">                                                         In PASS-1 this field was [25:0]. */</span>
<a name="l03746"></a>03746 <span class="preprocessor">#else</span>
<a name="l03747"></a><a class="code" href="structcvmx__fpa__quex__available_1_1cvmx__fpa__quex__available__s.html#aa54a7149b0dcb0a5d229292c307f64b9">03747</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__quex__available_1_1cvmx__fpa__quex__available__s.html#aa54a7149b0dcb0a5d229292c307f64b9">que_siz</a>                      : 32;
<a name="l03748"></a><a class="code" href="structcvmx__fpa__quex__available_1_1cvmx__fpa__quex__available__s.html#a5b7157fc3a6bc142cf66a5ffdc17dd69">03748</a>     uint64_t <a class="code" href="structcvmx__fpa__quex__available_1_1cvmx__fpa__quex__available__s.html#a5b7157fc3a6bc142cf66a5ffdc17dd69">reserved_32_63</a>               : 32;
<a name="l03749"></a>03749 <span class="preprocessor">#endif</span>
<a name="l03750"></a>03750 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__quex__available.html#ad910df11084398abce2d5a8572facfdf">s</a>;
<a name="l03751"></a><a class="code" href="structcvmx__fpa__quex__available_1_1cvmx__fpa__quex__available__cn30xx.html">03751</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__quex__available_1_1cvmx__fpa__quex__available__cn30xx.html">cvmx_fpa_quex_available_cn30xx</a> {
<a name="l03752"></a>03752 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03753"></a>03753 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__quex__available_1_1cvmx__fpa__quex__available__cn30xx.html#a259789b907bd0cfcc45edd2b39c072b4">reserved_29_63</a>               : 35;
<a name="l03754"></a>03754     uint64_t <a class="code" href="structcvmx__fpa__quex__available_1_1cvmx__fpa__quex__available__cn30xx.html#aad91677889aa2d4b1b52da7bf74f9352">que_siz</a>                      : 29; <span class="comment">/**&lt; The number of free pages available in this Queue. */</span>
<a name="l03755"></a>03755 <span class="preprocessor">#else</span>
<a name="l03756"></a><a class="code" href="structcvmx__fpa__quex__available_1_1cvmx__fpa__quex__available__cn30xx.html#aad91677889aa2d4b1b52da7bf74f9352">03756</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__quex__available_1_1cvmx__fpa__quex__available__cn30xx.html#aad91677889aa2d4b1b52da7bf74f9352">que_siz</a>                      : 29;
<a name="l03757"></a><a class="code" href="structcvmx__fpa__quex__available_1_1cvmx__fpa__quex__available__cn30xx.html#a259789b907bd0cfcc45edd2b39c072b4">03757</a>     uint64_t <a class="code" href="structcvmx__fpa__quex__available_1_1cvmx__fpa__quex__available__cn30xx.html#a259789b907bd0cfcc45edd2b39c072b4">reserved_29_63</a>               : 35;
<a name="l03758"></a>03758 <span class="preprocessor">#endif</span>
<a name="l03759"></a>03759 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__quex__available.html#a45b9f743d0582ed2a807e492e0c1e6aa">cn30xx</a>;
<a name="l03760"></a><a class="code" href="unioncvmx__fpa__quex__available.html#a92182e3524599941bc0dbfcfc7b65840">03760</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__quex__available_1_1cvmx__fpa__quex__available__cn30xx.html">cvmx_fpa_quex_available_cn30xx</a> <a class="code" href="unioncvmx__fpa__quex__available.html#a92182e3524599941bc0dbfcfc7b65840">cn31xx</a>;
<a name="l03761"></a><a class="code" href="unioncvmx__fpa__quex__available.html#a6684e28d08e595a4d455c2e28512afa3">03761</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__quex__available_1_1cvmx__fpa__quex__available__cn30xx.html">cvmx_fpa_quex_available_cn30xx</a> <a class="code" href="unioncvmx__fpa__quex__available.html#a6684e28d08e595a4d455c2e28512afa3">cn38xx</a>;
<a name="l03762"></a><a class="code" href="unioncvmx__fpa__quex__available.html#a67960b7bb6aba0f9c4c366aeb2b838c2">03762</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__quex__available_1_1cvmx__fpa__quex__available__cn30xx.html">cvmx_fpa_quex_available_cn30xx</a> <a class="code" href="unioncvmx__fpa__quex__available.html#a67960b7bb6aba0f9c4c366aeb2b838c2">cn38xxp2</a>;
<a name="l03763"></a><a class="code" href="unioncvmx__fpa__quex__available.html#a077da5ca195ea42551d14a9fa8f53e8e">03763</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__quex__available_1_1cvmx__fpa__quex__available__cn30xx.html">cvmx_fpa_quex_available_cn30xx</a> <a class="code" href="unioncvmx__fpa__quex__available.html#a077da5ca195ea42551d14a9fa8f53e8e">cn50xx</a>;
<a name="l03764"></a><a class="code" href="unioncvmx__fpa__quex__available.html#a2abfd1fa07953975cdd54dfdc99486ac">03764</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__quex__available_1_1cvmx__fpa__quex__available__cn30xx.html">cvmx_fpa_quex_available_cn30xx</a> <a class="code" href="unioncvmx__fpa__quex__available.html#a2abfd1fa07953975cdd54dfdc99486ac">cn52xx</a>;
<a name="l03765"></a><a class="code" href="unioncvmx__fpa__quex__available.html#aa0f15cd71b2c6aaef158d1c11364b266">03765</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__quex__available_1_1cvmx__fpa__quex__available__cn30xx.html">cvmx_fpa_quex_available_cn30xx</a> <a class="code" href="unioncvmx__fpa__quex__available.html#aa0f15cd71b2c6aaef158d1c11364b266">cn52xxp1</a>;
<a name="l03766"></a><a class="code" href="unioncvmx__fpa__quex__available.html#a0bdf69c097de022ed4241d4f4cec3ce1">03766</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__quex__available_1_1cvmx__fpa__quex__available__cn30xx.html">cvmx_fpa_quex_available_cn30xx</a> <a class="code" href="unioncvmx__fpa__quex__available.html#a0bdf69c097de022ed4241d4f4cec3ce1">cn56xx</a>;
<a name="l03767"></a><a class="code" href="unioncvmx__fpa__quex__available.html#aa8d79cb97e7e055497a4a3cdbc200b28">03767</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__quex__available_1_1cvmx__fpa__quex__available__cn30xx.html">cvmx_fpa_quex_available_cn30xx</a> <a class="code" href="unioncvmx__fpa__quex__available.html#aa8d79cb97e7e055497a4a3cdbc200b28">cn56xxp1</a>;
<a name="l03768"></a><a class="code" href="unioncvmx__fpa__quex__available.html#a433259917592ce41d49a5e3648bc89ef">03768</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__quex__available_1_1cvmx__fpa__quex__available__cn30xx.html">cvmx_fpa_quex_available_cn30xx</a> <a class="code" href="unioncvmx__fpa__quex__available.html#a433259917592ce41d49a5e3648bc89ef">cn58xx</a>;
<a name="l03769"></a><a class="code" href="unioncvmx__fpa__quex__available.html#a9cac649b2dd54735a514642a46357f41">03769</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__quex__available_1_1cvmx__fpa__quex__available__cn30xx.html">cvmx_fpa_quex_available_cn30xx</a> <a class="code" href="unioncvmx__fpa__quex__available.html#a9cac649b2dd54735a514642a46357f41">cn58xxp1</a>;
<a name="l03770"></a><a class="code" href="unioncvmx__fpa__quex__available.html#abb2981804d98f35c357188b545426c3c">03770</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__quex__available_1_1cvmx__fpa__quex__available__cn30xx.html">cvmx_fpa_quex_available_cn30xx</a> <a class="code" href="unioncvmx__fpa__quex__available.html#abb2981804d98f35c357188b545426c3c">cn61xx</a>;
<a name="l03771"></a><a class="code" href="unioncvmx__fpa__quex__available.html#a48dd5a7d52c3e4ded5ef9b03519e1fec">03771</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__quex__available_1_1cvmx__fpa__quex__available__cn30xx.html">cvmx_fpa_quex_available_cn30xx</a> <a class="code" href="unioncvmx__fpa__quex__available.html#a48dd5a7d52c3e4ded5ef9b03519e1fec">cn63xx</a>;
<a name="l03772"></a><a class="code" href="unioncvmx__fpa__quex__available.html#a8c96d8783e74e30c5334b8a53225eb03">03772</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__quex__available_1_1cvmx__fpa__quex__available__cn30xx.html">cvmx_fpa_quex_available_cn30xx</a> <a class="code" href="unioncvmx__fpa__quex__available.html#a8c96d8783e74e30c5334b8a53225eb03">cn63xxp1</a>;
<a name="l03773"></a><a class="code" href="unioncvmx__fpa__quex__available.html#ac37af2e1664408a73774b05083d7d954">03773</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__quex__available_1_1cvmx__fpa__quex__available__cn30xx.html">cvmx_fpa_quex_available_cn30xx</a> <a class="code" href="unioncvmx__fpa__quex__available.html#ac37af2e1664408a73774b05083d7d954">cn66xx</a>;
<a name="l03774"></a><a class="code" href="unioncvmx__fpa__quex__available.html#a1baf143858cb809af7954bfb4ad28fd1">03774</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__quex__available_1_1cvmx__fpa__quex__available__s.html">cvmx_fpa_quex_available_s</a>      <a class="code" href="unioncvmx__fpa__quex__available.html#a1baf143858cb809af7954bfb4ad28fd1">cn68xx</a>;
<a name="l03775"></a><a class="code" href="unioncvmx__fpa__quex__available.html#a2a10cab555c85e1096569d8791f15e85">03775</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__quex__available_1_1cvmx__fpa__quex__available__s.html">cvmx_fpa_quex_available_s</a>      <a class="code" href="unioncvmx__fpa__quex__available.html#a2a10cab555c85e1096569d8791f15e85">cn68xxp1</a>;
<a name="l03776"></a><a class="code" href="unioncvmx__fpa__quex__available.html#ac1a4b10bfc2b2390b13c36165077730e">03776</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__quex__available_1_1cvmx__fpa__quex__available__cn30xx.html">cvmx_fpa_quex_available_cn30xx</a> <a class="code" href="unioncvmx__fpa__quex__available.html#ac1a4b10bfc2b2390b13c36165077730e">cn70xx</a>;
<a name="l03777"></a><a class="code" href="unioncvmx__fpa__quex__available.html#a5928987a68e4780b9eab128e2335c5b7">03777</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__quex__available_1_1cvmx__fpa__quex__available__cn30xx.html">cvmx_fpa_quex_available_cn30xx</a> <a class="code" href="unioncvmx__fpa__quex__available.html#a5928987a68e4780b9eab128e2335c5b7">cn70xxp1</a>;
<a name="l03778"></a><a class="code" href="unioncvmx__fpa__quex__available.html#ab69d10d21d396f25de393e7fce10ec62">03778</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__quex__available_1_1cvmx__fpa__quex__available__cn30xx.html">cvmx_fpa_quex_available_cn30xx</a> <a class="code" href="unioncvmx__fpa__quex__available.html#ab69d10d21d396f25de393e7fce10ec62">cnf71xx</a>;
<a name="l03779"></a>03779 };
<a name="l03780"></a><a class="code" href="cvmx-fpa-defs_8h.html#af87d4ffc74afaeb1214b392d7c3fc842">03780</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__quex__available.html" title="cvmx_fpa_que::_available">cvmx_fpa_quex_available</a> <a class="code" href="unioncvmx__fpa__quex__available.html" title="cvmx_fpa_que::_available">cvmx_fpa_quex_available_t</a>;
<a name="l03781"></a>03781 <span class="comment"></span>
<a name="l03782"></a>03782 <span class="comment">/**</span>
<a name="l03783"></a>03783 <span class="comment"> * cvmx_fpa_que#_page_index</span>
<a name="l03784"></a>03784 <span class="comment"> *</span>
<a name="l03785"></a>03785 <span class="comment"> * The present index page for queue 0 of the FPA.</span>
<a name="l03786"></a>03786 <span class="comment"> * This number reflects the number of pages of pointers that have been written to memory</span>
<a name="l03787"></a>03787 <span class="comment"> * for this queue.</span>
<a name="l03788"></a>03788 <span class="comment"> */</span>
<a name="l03789"></a><a class="code" href="unioncvmx__fpa__quex__page__index.html">03789</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__quex__page__index.html" title="cvmx_fpa_que::_page_index">cvmx_fpa_quex_page_index</a> {
<a name="l03790"></a><a class="code" href="unioncvmx__fpa__quex__page__index.html#a0f1a7ced115a8dbfe40649e451966309">03790</a>     uint64_t <a class="code" href="unioncvmx__fpa__quex__page__index.html#a0f1a7ced115a8dbfe40649e451966309">u64</a>;
<a name="l03791"></a><a class="code" href="structcvmx__fpa__quex__page__index_1_1cvmx__fpa__quex__page__index__s.html">03791</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__quex__page__index_1_1cvmx__fpa__quex__page__index__s.html">cvmx_fpa_quex_page_index_s</a> {
<a name="l03792"></a>03792 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03793"></a>03793 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__quex__page__index_1_1cvmx__fpa__quex__page__index__s.html#a163156900bc20cceae52c36178e3385e">reserved_25_63</a>               : 39;
<a name="l03794"></a>03794     uint64_t <a class="code" href="structcvmx__fpa__quex__page__index_1_1cvmx__fpa__quex__page__index__s.html#a77c7e0e31e6c2fcda29969bae33ebe60">pg_num</a>                       : 25; <span class="comment">/**&lt; Page number. */</span>
<a name="l03795"></a>03795 <span class="preprocessor">#else</span>
<a name="l03796"></a><a class="code" href="structcvmx__fpa__quex__page__index_1_1cvmx__fpa__quex__page__index__s.html#a77c7e0e31e6c2fcda29969bae33ebe60">03796</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__quex__page__index_1_1cvmx__fpa__quex__page__index__s.html#a77c7e0e31e6c2fcda29969bae33ebe60">pg_num</a>                       : 25;
<a name="l03797"></a><a class="code" href="structcvmx__fpa__quex__page__index_1_1cvmx__fpa__quex__page__index__s.html#a163156900bc20cceae52c36178e3385e">03797</a>     uint64_t <a class="code" href="structcvmx__fpa__quex__page__index_1_1cvmx__fpa__quex__page__index__s.html#a163156900bc20cceae52c36178e3385e">reserved_25_63</a>               : 39;
<a name="l03798"></a>03798 <span class="preprocessor">#endif</span>
<a name="l03799"></a>03799 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__quex__page__index.html#ab3180579939a7467a353929b040b5190">s</a>;
<a name="l03800"></a><a class="code" href="unioncvmx__fpa__quex__page__index.html#a3553ebfeb932584aedf258a4ed5d7529">03800</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__quex__page__index_1_1cvmx__fpa__quex__page__index__s.html">cvmx_fpa_quex_page_index_s</a>     <a class="code" href="unioncvmx__fpa__quex__page__index.html#a3553ebfeb932584aedf258a4ed5d7529">cn30xx</a>;
<a name="l03801"></a><a class="code" href="unioncvmx__fpa__quex__page__index.html#a54fecb378f5a538c498c0bc6c6aa0e3e">03801</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__quex__page__index_1_1cvmx__fpa__quex__page__index__s.html">cvmx_fpa_quex_page_index_s</a>     <a class="code" href="unioncvmx__fpa__quex__page__index.html#a54fecb378f5a538c498c0bc6c6aa0e3e">cn31xx</a>;
<a name="l03802"></a><a class="code" href="unioncvmx__fpa__quex__page__index.html#a9bd0d48a970f8e97201d2112a792d213">03802</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__quex__page__index_1_1cvmx__fpa__quex__page__index__s.html">cvmx_fpa_quex_page_index_s</a>     <a class="code" href="unioncvmx__fpa__quex__page__index.html#a9bd0d48a970f8e97201d2112a792d213">cn38xx</a>;
<a name="l03803"></a><a class="code" href="unioncvmx__fpa__quex__page__index.html#a2bbd4a76004da598e563a06122ad758f">03803</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__quex__page__index_1_1cvmx__fpa__quex__page__index__s.html">cvmx_fpa_quex_page_index_s</a>     <a class="code" href="unioncvmx__fpa__quex__page__index.html#a2bbd4a76004da598e563a06122ad758f">cn38xxp2</a>;
<a name="l03804"></a><a class="code" href="unioncvmx__fpa__quex__page__index.html#a20af2d993aa1af2289acfdecb97ce790">03804</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__quex__page__index_1_1cvmx__fpa__quex__page__index__s.html">cvmx_fpa_quex_page_index_s</a>     <a class="code" href="unioncvmx__fpa__quex__page__index.html#a20af2d993aa1af2289acfdecb97ce790">cn50xx</a>;
<a name="l03805"></a><a class="code" href="unioncvmx__fpa__quex__page__index.html#a54d6ef1e7d2b53af53fe901ac2cb40f0">03805</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__quex__page__index_1_1cvmx__fpa__quex__page__index__s.html">cvmx_fpa_quex_page_index_s</a>     <a class="code" href="unioncvmx__fpa__quex__page__index.html#a54d6ef1e7d2b53af53fe901ac2cb40f0">cn52xx</a>;
<a name="l03806"></a><a class="code" href="unioncvmx__fpa__quex__page__index.html#a85707723a8ccfe5a6bb35de76b7ac34f">03806</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__quex__page__index_1_1cvmx__fpa__quex__page__index__s.html">cvmx_fpa_quex_page_index_s</a>     <a class="code" href="unioncvmx__fpa__quex__page__index.html#a85707723a8ccfe5a6bb35de76b7ac34f">cn52xxp1</a>;
<a name="l03807"></a><a class="code" href="unioncvmx__fpa__quex__page__index.html#a7880bf07612ca0491bc99a3258691877">03807</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__quex__page__index_1_1cvmx__fpa__quex__page__index__s.html">cvmx_fpa_quex_page_index_s</a>     <a class="code" href="unioncvmx__fpa__quex__page__index.html#a7880bf07612ca0491bc99a3258691877">cn56xx</a>;
<a name="l03808"></a><a class="code" href="unioncvmx__fpa__quex__page__index.html#a1c440cceeb2d166ccb9b95ca85bf138c">03808</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__quex__page__index_1_1cvmx__fpa__quex__page__index__s.html">cvmx_fpa_quex_page_index_s</a>     <a class="code" href="unioncvmx__fpa__quex__page__index.html#a1c440cceeb2d166ccb9b95ca85bf138c">cn56xxp1</a>;
<a name="l03809"></a><a class="code" href="unioncvmx__fpa__quex__page__index.html#ac98bb008fe130d95557d16cab48d807f">03809</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__quex__page__index_1_1cvmx__fpa__quex__page__index__s.html">cvmx_fpa_quex_page_index_s</a>     <a class="code" href="unioncvmx__fpa__quex__page__index.html#ac98bb008fe130d95557d16cab48d807f">cn58xx</a>;
<a name="l03810"></a><a class="code" href="unioncvmx__fpa__quex__page__index.html#a68669fdbca225d41e80f002549e8232e">03810</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__quex__page__index_1_1cvmx__fpa__quex__page__index__s.html">cvmx_fpa_quex_page_index_s</a>     <a class="code" href="unioncvmx__fpa__quex__page__index.html#a68669fdbca225d41e80f002549e8232e">cn58xxp1</a>;
<a name="l03811"></a><a class="code" href="unioncvmx__fpa__quex__page__index.html#aedaae58c0f8881291ebe6ea06e1f51a6">03811</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__quex__page__index_1_1cvmx__fpa__quex__page__index__s.html">cvmx_fpa_quex_page_index_s</a>     <a class="code" href="unioncvmx__fpa__quex__page__index.html#aedaae58c0f8881291ebe6ea06e1f51a6">cn61xx</a>;
<a name="l03812"></a><a class="code" href="unioncvmx__fpa__quex__page__index.html#a76d24ce3c8c429bdd89e25e8b02a0398">03812</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__quex__page__index_1_1cvmx__fpa__quex__page__index__s.html">cvmx_fpa_quex_page_index_s</a>     <a class="code" href="unioncvmx__fpa__quex__page__index.html#a76d24ce3c8c429bdd89e25e8b02a0398">cn63xx</a>;
<a name="l03813"></a><a class="code" href="unioncvmx__fpa__quex__page__index.html#a3017df32f88a22519e15fba2c03dc70d">03813</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__quex__page__index_1_1cvmx__fpa__quex__page__index__s.html">cvmx_fpa_quex_page_index_s</a>     <a class="code" href="unioncvmx__fpa__quex__page__index.html#a3017df32f88a22519e15fba2c03dc70d">cn63xxp1</a>;
<a name="l03814"></a><a class="code" href="unioncvmx__fpa__quex__page__index.html#a78092a0ad3b52e4bc0c65dc432c429b1">03814</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__quex__page__index_1_1cvmx__fpa__quex__page__index__s.html">cvmx_fpa_quex_page_index_s</a>     <a class="code" href="unioncvmx__fpa__quex__page__index.html#a78092a0ad3b52e4bc0c65dc432c429b1">cn66xx</a>;
<a name="l03815"></a><a class="code" href="unioncvmx__fpa__quex__page__index.html#a2a820e8f1dc454d94450567b8fbd7671">03815</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__quex__page__index_1_1cvmx__fpa__quex__page__index__s.html">cvmx_fpa_quex_page_index_s</a>     <a class="code" href="unioncvmx__fpa__quex__page__index.html#a2a820e8f1dc454d94450567b8fbd7671">cn68xx</a>;
<a name="l03816"></a><a class="code" href="unioncvmx__fpa__quex__page__index.html#a8002aa5fee3f8cb773f9efabfdfe40c1">03816</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__quex__page__index_1_1cvmx__fpa__quex__page__index__s.html">cvmx_fpa_quex_page_index_s</a>     <a class="code" href="unioncvmx__fpa__quex__page__index.html#a8002aa5fee3f8cb773f9efabfdfe40c1">cn68xxp1</a>;
<a name="l03817"></a><a class="code" href="unioncvmx__fpa__quex__page__index.html#aeddc7756c3cb2e1299cd0c8a86d4ea48">03817</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__quex__page__index_1_1cvmx__fpa__quex__page__index__s.html">cvmx_fpa_quex_page_index_s</a>     <a class="code" href="unioncvmx__fpa__quex__page__index.html#aeddc7756c3cb2e1299cd0c8a86d4ea48">cn70xx</a>;
<a name="l03818"></a><a class="code" href="unioncvmx__fpa__quex__page__index.html#af098a89a6666f01e4c4537c2bc46b402">03818</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__quex__page__index_1_1cvmx__fpa__quex__page__index__s.html">cvmx_fpa_quex_page_index_s</a>     <a class="code" href="unioncvmx__fpa__quex__page__index.html#af098a89a6666f01e4c4537c2bc46b402">cn70xxp1</a>;
<a name="l03819"></a><a class="code" href="unioncvmx__fpa__quex__page__index.html#afbcc92735db87f1b5f8b817309f13dc8">03819</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__quex__page__index_1_1cvmx__fpa__quex__page__index__s.html">cvmx_fpa_quex_page_index_s</a>     <a class="code" href="unioncvmx__fpa__quex__page__index.html#afbcc92735db87f1b5f8b817309f13dc8">cnf71xx</a>;
<a name="l03820"></a>03820 };
<a name="l03821"></a><a class="code" href="cvmx-fpa-defs_8h.html#ac71aec5e12bcf1a5111252a43dd62ff0">03821</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__quex__page__index.html" title="cvmx_fpa_que::_page_index">cvmx_fpa_quex_page_index</a> <a class="code" href="unioncvmx__fpa__quex__page__index.html" title="cvmx_fpa_que::_page_index">cvmx_fpa_quex_page_index_t</a>;
<a name="l03822"></a>03822 <span class="comment"></span>
<a name="l03823"></a>03823 <span class="comment">/**</span>
<a name="l03824"></a>03824 <span class="comment"> * cvmx_fpa_que8_page_index</span>
<a name="l03825"></a>03825 <span class="comment"> *</span>
<a name="l03826"></a>03826 <span class="comment"> * FPA_QUE8_PAGE_INDEX = FPA&apos;s Queue7 Page Index</span>
<a name="l03827"></a>03827 <span class="comment"> *</span>
<a name="l03828"></a>03828 <span class="comment"> * The present index page for queue 7 of the FPA.</span>
<a name="l03829"></a>03829 <span class="comment"> * This number reflects the number of pages of pointers that have been written to memory</span>
<a name="l03830"></a>03830 <span class="comment"> * for this queue.</span>
<a name="l03831"></a>03831 <span class="comment"> * Because the address space is 38-bits the number of 128 byte pages could cause this register value to wrap.</span>
<a name="l03832"></a>03832 <span class="comment"> */</span>
<a name="l03833"></a><a class="code" href="unioncvmx__fpa__que8__page__index.html">03833</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__que8__page__index.html" title="cvmx_fpa_que8_page_index">cvmx_fpa_que8_page_index</a> {
<a name="l03834"></a><a class="code" href="unioncvmx__fpa__que8__page__index.html#abbdc98fd669639e684a73884548b428d">03834</a>     uint64_t <a class="code" href="unioncvmx__fpa__que8__page__index.html#abbdc98fd669639e684a73884548b428d">u64</a>;
<a name="l03835"></a><a class="code" href="structcvmx__fpa__que8__page__index_1_1cvmx__fpa__que8__page__index__s.html">03835</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__que8__page__index_1_1cvmx__fpa__que8__page__index__s.html">cvmx_fpa_que8_page_index_s</a> {
<a name="l03836"></a>03836 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03837"></a>03837 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__que8__page__index_1_1cvmx__fpa__que8__page__index__s.html#a015604ef0b1afaea7e60165a19cb52d6">reserved_25_63</a>               : 39;
<a name="l03838"></a>03838     uint64_t <a class="code" href="structcvmx__fpa__que8__page__index_1_1cvmx__fpa__que8__page__index__s.html#ad9df5c5df7a0998f4001e81267478cec">pg_num</a>                       : 25; <span class="comment">/**&lt; Page number. */</span>
<a name="l03839"></a>03839 <span class="preprocessor">#else</span>
<a name="l03840"></a><a class="code" href="structcvmx__fpa__que8__page__index_1_1cvmx__fpa__que8__page__index__s.html#ad9df5c5df7a0998f4001e81267478cec">03840</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__que8__page__index_1_1cvmx__fpa__que8__page__index__s.html#ad9df5c5df7a0998f4001e81267478cec">pg_num</a>                       : 25;
<a name="l03841"></a><a class="code" href="structcvmx__fpa__que8__page__index_1_1cvmx__fpa__que8__page__index__s.html#a015604ef0b1afaea7e60165a19cb52d6">03841</a>     uint64_t <a class="code" href="structcvmx__fpa__que8__page__index_1_1cvmx__fpa__que8__page__index__s.html#a015604ef0b1afaea7e60165a19cb52d6">reserved_25_63</a>               : 39;
<a name="l03842"></a>03842 <span class="preprocessor">#endif</span>
<a name="l03843"></a>03843 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__que8__page__index.html#ab7ff5585a070b6c1cf8c144f3796b62b">s</a>;
<a name="l03844"></a><a class="code" href="unioncvmx__fpa__que8__page__index.html#ac593dae0bcf34fd6e3a7fdf3450e8ce9">03844</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__que8__page__index_1_1cvmx__fpa__que8__page__index__s.html">cvmx_fpa_que8_page_index_s</a>     <a class="code" href="unioncvmx__fpa__que8__page__index.html#ac593dae0bcf34fd6e3a7fdf3450e8ce9">cn68xx</a>;
<a name="l03845"></a><a class="code" href="unioncvmx__fpa__que8__page__index.html#ad33821881aa849bb37e77328c60a039d">03845</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__que8__page__index_1_1cvmx__fpa__que8__page__index__s.html">cvmx_fpa_que8_page_index_s</a>     <a class="code" href="unioncvmx__fpa__que8__page__index.html#ad33821881aa849bb37e77328c60a039d">cn68xxp1</a>;
<a name="l03846"></a>03846 };
<a name="l03847"></a><a class="code" href="cvmx-fpa-defs_8h.html#a192156a6a6e7ffd59c225d443442e79d">03847</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__que8__page__index.html" title="cvmx_fpa_que8_page_index">cvmx_fpa_que8_page_index</a> <a class="code" href="unioncvmx__fpa__que8__page__index.html" title="cvmx_fpa_que8_page_index">cvmx_fpa_que8_page_index_t</a>;
<a name="l03848"></a>03848 <span class="comment"></span>
<a name="l03849"></a>03849 <span class="comment">/**</span>
<a name="l03850"></a>03850 <span class="comment"> * cvmx_fpa_que_act</span>
<a name="l03851"></a>03851 <span class="comment"> *</span>
<a name="l03852"></a>03852 <span class="comment"> * &quot;When a INT_SUM[PERR#] occurs this will be latched with the value read from L2C.</span>
<a name="l03853"></a>03853 <span class="comment"> * This is latched on the first error and will not latch again unitl all errors are cleared.&quot;</span>
<a name="l03854"></a>03854 <span class="comment"> */</span>
<a name="l03855"></a><a class="code" href="unioncvmx__fpa__que__act.html">03855</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__que__act.html" title="cvmx_fpa_que_act">cvmx_fpa_que_act</a> {
<a name="l03856"></a><a class="code" href="unioncvmx__fpa__que__act.html#a8ccdeeb2037ddae429d614451a7ff440">03856</a>     uint64_t <a class="code" href="unioncvmx__fpa__que__act.html#a8ccdeeb2037ddae429d614451a7ff440">u64</a>;
<a name="l03857"></a><a class="code" href="structcvmx__fpa__que__act_1_1cvmx__fpa__que__act__s.html">03857</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__que__act_1_1cvmx__fpa__que__act__s.html">cvmx_fpa_que_act_s</a> {
<a name="l03858"></a>03858 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03859"></a>03859 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__que__act_1_1cvmx__fpa__que__act__s.html#a3fa58787613359118e6d0e3f05b06f4f">reserved_29_63</a>               : 35;
<a name="l03860"></a>03860     uint64_t <a class="code" href="structcvmx__fpa__que__act_1_1cvmx__fpa__que__act__s.html#a6493eccadf170f73a3ea96e0a9de2fba">act_que</a>                      : 3;  <span class="comment">/**&lt; FPA-queue-number read from memory. */</span>
<a name="l03861"></a>03861     uint64_t <a class="code" href="structcvmx__fpa__que__act_1_1cvmx__fpa__que__act__s.html#ad2504ce8145653349d7bc50d54795602">act_indx</a>                     : 26; <span class="comment">/**&lt; Page number read from memory. */</span>
<a name="l03862"></a>03862 <span class="preprocessor">#else</span>
<a name="l03863"></a><a class="code" href="structcvmx__fpa__que__act_1_1cvmx__fpa__que__act__s.html#ad2504ce8145653349d7bc50d54795602">03863</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__que__act_1_1cvmx__fpa__que__act__s.html#ad2504ce8145653349d7bc50d54795602">act_indx</a>                     : 26;
<a name="l03864"></a><a class="code" href="structcvmx__fpa__que__act_1_1cvmx__fpa__que__act__s.html#a6493eccadf170f73a3ea96e0a9de2fba">03864</a>     uint64_t <a class="code" href="structcvmx__fpa__que__act_1_1cvmx__fpa__que__act__s.html#a6493eccadf170f73a3ea96e0a9de2fba">act_que</a>                      : 3;
<a name="l03865"></a><a class="code" href="structcvmx__fpa__que__act_1_1cvmx__fpa__que__act__s.html#a3fa58787613359118e6d0e3f05b06f4f">03865</a>     uint64_t <a class="code" href="structcvmx__fpa__que__act_1_1cvmx__fpa__que__act__s.html#a3fa58787613359118e6d0e3f05b06f4f">reserved_29_63</a>               : 35;
<a name="l03866"></a>03866 <span class="preprocessor">#endif</span>
<a name="l03867"></a>03867 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__que__act.html#aba80ac10cc8fa8984e3da423e2a033da">s</a>;
<a name="l03868"></a><a class="code" href="unioncvmx__fpa__que__act.html#aac4b2cbd5f70b7959ad92520d7197adc">03868</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__que__act_1_1cvmx__fpa__que__act__s.html">cvmx_fpa_que_act_s</a>             <a class="code" href="unioncvmx__fpa__que__act.html#aac4b2cbd5f70b7959ad92520d7197adc">cn30xx</a>;
<a name="l03869"></a><a class="code" href="unioncvmx__fpa__que__act.html#a30c4e5a1efce44142c4cfa0c6ae3017e">03869</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__que__act_1_1cvmx__fpa__que__act__s.html">cvmx_fpa_que_act_s</a>             <a class="code" href="unioncvmx__fpa__que__act.html#a30c4e5a1efce44142c4cfa0c6ae3017e">cn31xx</a>;
<a name="l03870"></a><a class="code" href="unioncvmx__fpa__que__act.html#a1a757c3000e10f1190ec4b562da83eb6">03870</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__que__act_1_1cvmx__fpa__que__act__s.html">cvmx_fpa_que_act_s</a>             <a class="code" href="unioncvmx__fpa__que__act.html#a1a757c3000e10f1190ec4b562da83eb6">cn38xx</a>;
<a name="l03871"></a><a class="code" href="unioncvmx__fpa__que__act.html#a0adf833d422ff69eb50d670ffc98d45f">03871</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__que__act_1_1cvmx__fpa__que__act__s.html">cvmx_fpa_que_act_s</a>             <a class="code" href="unioncvmx__fpa__que__act.html#a0adf833d422ff69eb50d670ffc98d45f">cn38xxp2</a>;
<a name="l03872"></a><a class="code" href="unioncvmx__fpa__que__act.html#a495ec5dca069ddb2f4b3ce2064c998a2">03872</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__que__act_1_1cvmx__fpa__que__act__s.html">cvmx_fpa_que_act_s</a>             <a class="code" href="unioncvmx__fpa__que__act.html#a495ec5dca069ddb2f4b3ce2064c998a2">cn50xx</a>;
<a name="l03873"></a><a class="code" href="unioncvmx__fpa__que__act.html#a3087de83b2a9e1963ad0e73ea52332f4">03873</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__que__act_1_1cvmx__fpa__que__act__s.html">cvmx_fpa_que_act_s</a>             <a class="code" href="unioncvmx__fpa__que__act.html#a3087de83b2a9e1963ad0e73ea52332f4">cn52xx</a>;
<a name="l03874"></a><a class="code" href="unioncvmx__fpa__que__act.html#a1bf624fa523263e015aefa9438239da0">03874</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__que__act_1_1cvmx__fpa__que__act__s.html">cvmx_fpa_que_act_s</a>             <a class="code" href="unioncvmx__fpa__que__act.html#a1bf624fa523263e015aefa9438239da0">cn52xxp1</a>;
<a name="l03875"></a><a class="code" href="unioncvmx__fpa__que__act.html#a49eb9d5ab9654b763cb86085d4136ecd">03875</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__que__act_1_1cvmx__fpa__que__act__s.html">cvmx_fpa_que_act_s</a>             <a class="code" href="unioncvmx__fpa__que__act.html#a49eb9d5ab9654b763cb86085d4136ecd">cn56xx</a>;
<a name="l03876"></a><a class="code" href="unioncvmx__fpa__que__act.html#a9ff22745a37a553290675a863c1ceba3">03876</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__que__act_1_1cvmx__fpa__que__act__s.html">cvmx_fpa_que_act_s</a>             <a class="code" href="unioncvmx__fpa__que__act.html#a9ff22745a37a553290675a863c1ceba3">cn56xxp1</a>;
<a name="l03877"></a><a class="code" href="unioncvmx__fpa__que__act.html#abaaf9f64246a817dab03338be3e7fe2c">03877</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__que__act_1_1cvmx__fpa__que__act__s.html">cvmx_fpa_que_act_s</a>             <a class="code" href="unioncvmx__fpa__que__act.html#abaaf9f64246a817dab03338be3e7fe2c">cn58xx</a>;
<a name="l03878"></a><a class="code" href="unioncvmx__fpa__que__act.html#a383fd94857e1998bc8828c7ddf177395">03878</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__que__act_1_1cvmx__fpa__que__act__s.html">cvmx_fpa_que_act_s</a>             <a class="code" href="unioncvmx__fpa__que__act.html#a383fd94857e1998bc8828c7ddf177395">cn58xxp1</a>;
<a name="l03879"></a><a class="code" href="unioncvmx__fpa__que__act.html#adf4e2071c987447f064a87416d71a359">03879</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__que__act_1_1cvmx__fpa__que__act__s.html">cvmx_fpa_que_act_s</a>             <a class="code" href="unioncvmx__fpa__que__act.html#adf4e2071c987447f064a87416d71a359">cn61xx</a>;
<a name="l03880"></a><a class="code" href="unioncvmx__fpa__que__act.html#aee2a60ab02980c33e890dad77f7a56a0">03880</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__que__act_1_1cvmx__fpa__que__act__s.html">cvmx_fpa_que_act_s</a>             <a class="code" href="unioncvmx__fpa__que__act.html#aee2a60ab02980c33e890dad77f7a56a0">cn63xx</a>;
<a name="l03881"></a><a class="code" href="unioncvmx__fpa__que__act.html#a22a5277202e7f91dda231628919e5fd6">03881</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__que__act_1_1cvmx__fpa__que__act__s.html">cvmx_fpa_que_act_s</a>             <a class="code" href="unioncvmx__fpa__que__act.html#a22a5277202e7f91dda231628919e5fd6">cn63xxp1</a>;
<a name="l03882"></a><a class="code" href="unioncvmx__fpa__que__act.html#a09069fdf048f42c81578686281fac33e">03882</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__que__act_1_1cvmx__fpa__que__act__s.html">cvmx_fpa_que_act_s</a>             <a class="code" href="unioncvmx__fpa__que__act.html#a09069fdf048f42c81578686281fac33e">cn66xx</a>;
<a name="l03883"></a><a class="code" href="unioncvmx__fpa__que__act.html#a77c45f7e52baaf7993247ad1d0230802">03883</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__que__act_1_1cvmx__fpa__que__act__s.html">cvmx_fpa_que_act_s</a>             <a class="code" href="unioncvmx__fpa__que__act.html#a77c45f7e52baaf7993247ad1d0230802">cn68xx</a>;
<a name="l03884"></a><a class="code" href="unioncvmx__fpa__que__act.html#a95322c3b640223d97c62dfddee0f328e">03884</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__que__act_1_1cvmx__fpa__que__act__s.html">cvmx_fpa_que_act_s</a>             <a class="code" href="unioncvmx__fpa__que__act.html#a95322c3b640223d97c62dfddee0f328e">cn68xxp1</a>;
<a name="l03885"></a><a class="code" href="unioncvmx__fpa__que__act.html#aedb5d79963e13ca7d622553ac4c1c726">03885</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__que__act_1_1cvmx__fpa__que__act__s.html">cvmx_fpa_que_act_s</a>             <a class="code" href="unioncvmx__fpa__que__act.html#aedb5d79963e13ca7d622553ac4c1c726">cn70xx</a>;
<a name="l03886"></a><a class="code" href="unioncvmx__fpa__que__act.html#a2f4988aea1edbaeddb0b728c186f11e4">03886</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__que__act_1_1cvmx__fpa__que__act__s.html">cvmx_fpa_que_act_s</a>             <a class="code" href="unioncvmx__fpa__que__act.html#a2f4988aea1edbaeddb0b728c186f11e4">cn70xxp1</a>;
<a name="l03887"></a><a class="code" href="unioncvmx__fpa__que__act.html#a5571097b5116a26796ac4a323495d216">03887</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__que__act_1_1cvmx__fpa__que__act__s.html">cvmx_fpa_que_act_s</a>             <a class="code" href="unioncvmx__fpa__que__act.html#a5571097b5116a26796ac4a323495d216">cnf71xx</a>;
<a name="l03888"></a>03888 };
<a name="l03889"></a><a class="code" href="cvmx-fpa-defs_8h.html#a97e84fb33e85879b88590595b0e9feab">03889</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__que__act.html" title="cvmx_fpa_que_act">cvmx_fpa_que_act</a> <a class="code" href="unioncvmx__fpa__que__act.html" title="cvmx_fpa_que_act">cvmx_fpa_que_act_t</a>;
<a name="l03890"></a>03890 <span class="comment"></span>
<a name="l03891"></a>03891 <span class="comment">/**</span>
<a name="l03892"></a>03892 <span class="comment"> * cvmx_fpa_que_exp</span>
<a name="l03893"></a>03893 <span class="comment"> *</span>
<a name="l03894"></a>03894 <span class="comment"> * &quot;When a INT_SUM[PERR#] occurs this will be latched with the expected value.</span>
<a name="l03895"></a>03895 <span class="comment"> * This is latched on the first error and will not latch again unitl all errors are cleared.&quot;</span>
<a name="l03896"></a>03896 <span class="comment"> */</span>
<a name="l03897"></a><a class="code" href="unioncvmx__fpa__que__exp.html">03897</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__que__exp.html" title="cvmx_fpa_que_exp">cvmx_fpa_que_exp</a> {
<a name="l03898"></a><a class="code" href="unioncvmx__fpa__que__exp.html#af5e3edce3cd18dcb316c410a36ec9c57">03898</a>     uint64_t <a class="code" href="unioncvmx__fpa__que__exp.html#af5e3edce3cd18dcb316c410a36ec9c57">u64</a>;
<a name="l03899"></a><a class="code" href="structcvmx__fpa__que__exp_1_1cvmx__fpa__que__exp__s.html">03899</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__que__exp_1_1cvmx__fpa__que__exp__s.html">cvmx_fpa_que_exp_s</a> {
<a name="l03900"></a>03900 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03901"></a>03901 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__que__exp_1_1cvmx__fpa__que__exp__s.html#ad2459896046c09ee4b4dfc0af2abec74">reserved_29_63</a>               : 35;
<a name="l03902"></a>03902     uint64_t <a class="code" href="structcvmx__fpa__que__exp_1_1cvmx__fpa__que__exp__s.html#a5273177cc3b7df788d1b871ef2aecc74">exp_que</a>                      : 3;  <span class="comment">/**&lt; Expected fpa-queue-number read from memory. */</span>
<a name="l03903"></a>03903     uint64_t <a class="code" href="structcvmx__fpa__que__exp_1_1cvmx__fpa__que__exp__s.html#acb44b87bdc41487200ad2ec1d0439cf1">exp_indx</a>                     : 26; <span class="comment">/**&lt; Expected page number read from memory. */</span>
<a name="l03904"></a>03904 <span class="preprocessor">#else</span>
<a name="l03905"></a><a class="code" href="structcvmx__fpa__que__exp_1_1cvmx__fpa__que__exp__s.html#acb44b87bdc41487200ad2ec1d0439cf1">03905</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__que__exp_1_1cvmx__fpa__que__exp__s.html#acb44b87bdc41487200ad2ec1d0439cf1">exp_indx</a>                     : 26;
<a name="l03906"></a><a class="code" href="structcvmx__fpa__que__exp_1_1cvmx__fpa__que__exp__s.html#a5273177cc3b7df788d1b871ef2aecc74">03906</a>     uint64_t <a class="code" href="structcvmx__fpa__que__exp_1_1cvmx__fpa__que__exp__s.html#a5273177cc3b7df788d1b871ef2aecc74">exp_que</a>                      : 3;
<a name="l03907"></a><a class="code" href="structcvmx__fpa__que__exp_1_1cvmx__fpa__que__exp__s.html#ad2459896046c09ee4b4dfc0af2abec74">03907</a>     uint64_t <a class="code" href="structcvmx__fpa__que__exp_1_1cvmx__fpa__que__exp__s.html#ad2459896046c09ee4b4dfc0af2abec74">reserved_29_63</a>               : 35;
<a name="l03908"></a>03908 <span class="preprocessor">#endif</span>
<a name="l03909"></a>03909 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__que__exp.html#a414188a7d36dcf487062efb09c97a2da">s</a>;
<a name="l03910"></a><a class="code" href="unioncvmx__fpa__que__exp.html#a495fde3a2b75682d46c709e45f2b138b">03910</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__que__exp_1_1cvmx__fpa__que__exp__s.html">cvmx_fpa_que_exp_s</a>             <a class="code" href="unioncvmx__fpa__que__exp.html#a495fde3a2b75682d46c709e45f2b138b">cn30xx</a>;
<a name="l03911"></a><a class="code" href="unioncvmx__fpa__que__exp.html#a73e40b65de53fab4f19d56fefba51945">03911</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__que__exp_1_1cvmx__fpa__que__exp__s.html">cvmx_fpa_que_exp_s</a>             <a class="code" href="unioncvmx__fpa__que__exp.html#a73e40b65de53fab4f19d56fefba51945">cn31xx</a>;
<a name="l03912"></a><a class="code" href="unioncvmx__fpa__que__exp.html#a9a75e90dea990916dc68060f8987b84a">03912</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__que__exp_1_1cvmx__fpa__que__exp__s.html">cvmx_fpa_que_exp_s</a>             <a class="code" href="unioncvmx__fpa__que__exp.html#a9a75e90dea990916dc68060f8987b84a">cn38xx</a>;
<a name="l03913"></a><a class="code" href="unioncvmx__fpa__que__exp.html#a16a966c0d476bef4baf7990bf1c2b49d">03913</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__que__exp_1_1cvmx__fpa__que__exp__s.html">cvmx_fpa_que_exp_s</a>             <a class="code" href="unioncvmx__fpa__que__exp.html#a16a966c0d476bef4baf7990bf1c2b49d">cn38xxp2</a>;
<a name="l03914"></a><a class="code" href="unioncvmx__fpa__que__exp.html#ad011677ac42272c4059af752a07d3a06">03914</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__que__exp_1_1cvmx__fpa__que__exp__s.html">cvmx_fpa_que_exp_s</a>             <a class="code" href="unioncvmx__fpa__que__exp.html#ad011677ac42272c4059af752a07d3a06">cn50xx</a>;
<a name="l03915"></a><a class="code" href="unioncvmx__fpa__que__exp.html#a608cd403a6f19103b05213557778c43c">03915</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__que__exp_1_1cvmx__fpa__que__exp__s.html">cvmx_fpa_que_exp_s</a>             <a class="code" href="unioncvmx__fpa__que__exp.html#a608cd403a6f19103b05213557778c43c">cn52xx</a>;
<a name="l03916"></a><a class="code" href="unioncvmx__fpa__que__exp.html#ab149dcfd374b8606bfcd52807a374835">03916</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__que__exp_1_1cvmx__fpa__que__exp__s.html">cvmx_fpa_que_exp_s</a>             <a class="code" href="unioncvmx__fpa__que__exp.html#ab149dcfd374b8606bfcd52807a374835">cn52xxp1</a>;
<a name="l03917"></a><a class="code" href="unioncvmx__fpa__que__exp.html#a3a097da8bae8594128f286651e81f550">03917</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__que__exp_1_1cvmx__fpa__que__exp__s.html">cvmx_fpa_que_exp_s</a>             <a class="code" href="unioncvmx__fpa__que__exp.html#a3a097da8bae8594128f286651e81f550">cn56xx</a>;
<a name="l03918"></a><a class="code" href="unioncvmx__fpa__que__exp.html#ade578cf8cff435430fa44bc168f107d0">03918</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__que__exp_1_1cvmx__fpa__que__exp__s.html">cvmx_fpa_que_exp_s</a>             <a class="code" href="unioncvmx__fpa__que__exp.html#ade578cf8cff435430fa44bc168f107d0">cn56xxp1</a>;
<a name="l03919"></a><a class="code" href="unioncvmx__fpa__que__exp.html#a0399f70c564ee6f6926a2e7e6a5c4c31">03919</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__que__exp_1_1cvmx__fpa__que__exp__s.html">cvmx_fpa_que_exp_s</a>             <a class="code" href="unioncvmx__fpa__que__exp.html#a0399f70c564ee6f6926a2e7e6a5c4c31">cn58xx</a>;
<a name="l03920"></a><a class="code" href="unioncvmx__fpa__que__exp.html#a0e4ca5424c81ecb925c8df332f8c50fb">03920</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__que__exp_1_1cvmx__fpa__que__exp__s.html">cvmx_fpa_que_exp_s</a>             <a class="code" href="unioncvmx__fpa__que__exp.html#a0e4ca5424c81ecb925c8df332f8c50fb">cn58xxp1</a>;
<a name="l03921"></a><a class="code" href="unioncvmx__fpa__que__exp.html#ab5aaa637f32d94d43baf11107d4c4c78">03921</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__que__exp_1_1cvmx__fpa__que__exp__s.html">cvmx_fpa_que_exp_s</a>             <a class="code" href="unioncvmx__fpa__que__exp.html#ab5aaa637f32d94d43baf11107d4c4c78">cn61xx</a>;
<a name="l03922"></a><a class="code" href="unioncvmx__fpa__que__exp.html#aec05e6261da354453681676738a8fb6c">03922</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__que__exp_1_1cvmx__fpa__que__exp__s.html">cvmx_fpa_que_exp_s</a>             <a class="code" href="unioncvmx__fpa__que__exp.html#aec05e6261da354453681676738a8fb6c">cn63xx</a>;
<a name="l03923"></a><a class="code" href="unioncvmx__fpa__que__exp.html#af19b53a304c178c153fcf43d296c3e98">03923</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__que__exp_1_1cvmx__fpa__que__exp__s.html">cvmx_fpa_que_exp_s</a>             <a class="code" href="unioncvmx__fpa__que__exp.html#af19b53a304c178c153fcf43d296c3e98">cn63xxp1</a>;
<a name="l03924"></a><a class="code" href="unioncvmx__fpa__que__exp.html#ae33b4209ad3c91819fe17f0f2ef2294c">03924</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__que__exp_1_1cvmx__fpa__que__exp__s.html">cvmx_fpa_que_exp_s</a>             <a class="code" href="unioncvmx__fpa__que__exp.html#ae33b4209ad3c91819fe17f0f2ef2294c">cn66xx</a>;
<a name="l03925"></a><a class="code" href="unioncvmx__fpa__que__exp.html#aaa4883fa8b28870d5871d6d96eb86dbf">03925</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__que__exp_1_1cvmx__fpa__que__exp__s.html">cvmx_fpa_que_exp_s</a>             <a class="code" href="unioncvmx__fpa__que__exp.html#aaa4883fa8b28870d5871d6d96eb86dbf">cn68xx</a>;
<a name="l03926"></a><a class="code" href="unioncvmx__fpa__que__exp.html#ab9c06880f1991cad5a5a797e846fd18b">03926</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__que__exp_1_1cvmx__fpa__que__exp__s.html">cvmx_fpa_que_exp_s</a>             <a class="code" href="unioncvmx__fpa__que__exp.html#ab9c06880f1991cad5a5a797e846fd18b">cn68xxp1</a>;
<a name="l03927"></a><a class="code" href="unioncvmx__fpa__que__exp.html#a95f11af3fa5a35d7d45c1391421be3d3">03927</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__que__exp_1_1cvmx__fpa__que__exp__s.html">cvmx_fpa_que_exp_s</a>             <a class="code" href="unioncvmx__fpa__que__exp.html#a95f11af3fa5a35d7d45c1391421be3d3">cn70xx</a>;
<a name="l03928"></a><a class="code" href="unioncvmx__fpa__que__exp.html#a7b52ccab464871d8c30d403745948c74">03928</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__que__exp_1_1cvmx__fpa__que__exp__s.html">cvmx_fpa_que_exp_s</a>             <a class="code" href="unioncvmx__fpa__que__exp.html#a7b52ccab464871d8c30d403745948c74">cn70xxp1</a>;
<a name="l03929"></a><a class="code" href="unioncvmx__fpa__que__exp.html#a89317f9a9bbc244806be7560890cb6b1">03929</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__que__exp_1_1cvmx__fpa__que__exp__s.html">cvmx_fpa_que_exp_s</a>             <a class="code" href="unioncvmx__fpa__que__exp.html#a89317f9a9bbc244806be7560890cb6b1">cnf71xx</a>;
<a name="l03930"></a>03930 };
<a name="l03931"></a><a class="code" href="cvmx-fpa-defs_8h.html#aabfecb0e574e403fd2ccc80981cd7d12">03931</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__que__exp.html" title="cvmx_fpa_que_exp">cvmx_fpa_que_exp</a> <a class="code" href="unioncvmx__fpa__que__exp.html" title="cvmx_fpa_que_exp">cvmx_fpa_que_exp_t</a>;
<a name="l03932"></a>03932 <span class="comment"></span>
<a name="l03933"></a>03933 <span class="comment">/**</span>
<a name="l03934"></a>03934 <span class="comment"> * cvmx_fpa_rd_latency_pc</span>
<a name="l03935"></a>03935 <span class="comment"> */</span>
<a name="l03936"></a><a class="code" href="unioncvmx__fpa__rd__latency__pc.html">03936</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__rd__latency__pc.html" title="cvmx_fpa_rd_latency_pc">cvmx_fpa_rd_latency_pc</a> {
<a name="l03937"></a><a class="code" href="unioncvmx__fpa__rd__latency__pc.html#a04e47e4f94375185a33b2d8adaf3c2b0">03937</a>     uint64_t <a class="code" href="unioncvmx__fpa__rd__latency__pc.html#a04e47e4f94375185a33b2d8adaf3c2b0">u64</a>;
<a name="l03938"></a><a class="code" href="structcvmx__fpa__rd__latency__pc_1_1cvmx__fpa__rd__latency__pc__s.html">03938</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__rd__latency__pc_1_1cvmx__fpa__rd__latency__pc__s.html">cvmx_fpa_rd_latency_pc_s</a> {
<a name="l03939"></a>03939 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03940"></a>03940 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__rd__latency__pc_1_1cvmx__fpa__rd__latency__pc__s.html#ada3930ee5e08eb668f2e0e9c48cd6a81">count</a>                        : 64; <span class="comment">/**&lt; Number of cycles waiting for L2C pool read returns. Incremented every</span>
<a name="l03941"></a>03941 <span class="comment">                                                         coprocessor-clock by the number of transactions outstanding in that cycle. This</span>
<a name="l03942"></a>03942 <span class="comment">                                                         may be divided by FPA_RD_REQ_PC to determine the average read latency. */</span>
<a name="l03943"></a>03943 <span class="preprocessor">#else</span>
<a name="l03944"></a><a class="code" href="structcvmx__fpa__rd__latency__pc_1_1cvmx__fpa__rd__latency__pc__s.html#ada3930ee5e08eb668f2e0e9c48cd6a81">03944</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__rd__latency__pc_1_1cvmx__fpa__rd__latency__pc__s.html#ada3930ee5e08eb668f2e0e9c48cd6a81">count</a>                        : 64;
<a name="l03945"></a>03945 <span class="preprocessor">#endif</span>
<a name="l03946"></a>03946 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__rd__latency__pc.html#ab199c5e1a6da570c7ab8a788b8da6874">s</a>;
<a name="l03947"></a><a class="code" href="unioncvmx__fpa__rd__latency__pc.html#a8cbab84b44043a0f5b9a536749512163">03947</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__rd__latency__pc_1_1cvmx__fpa__rd__latency__pc__s.html">cvmx_fpa_rd_latency_pc_s</a>       <a class="code" href="unioncvmx__fpa__rd__latency__pc.html#a8cbab84b44043a0f5b9a536749512163">cn73xx</a>;
<a name="l03948"></a><a class="code" href="unioncvmx__fpa__rd__latency__pc.html#ae5f8c8069838fa3355fdc9928a376623">03948</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__rd__latency__pc_1_1cvmx__fpa__rd__latency__pc__s.html">cvmx_fpa_rd_latency_pc_s</a>       <a class="code" href="unioncvmx__fpa__rd__latency__pc.html#ae5f8c8069838fa3355fdc9928a376623">cn78xx</a>;
<a name="l03949"></a><a class="code" href="unioncvmx__fpa__rd__latency__pc.html#a8198453680b2df013b34c1d6c96f675e">03949</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__rd__latency__pc_1_1cvmx__fpa__rd__latency__pc__s.html">cvmx_fpa_rd_latency_pc_s</a>       <a class="code" href="unioncvmx__fpa__rd__latency__pc.html#a8198453680b2df013b34c1d6c96f675e">cn78xxp1</a>;
<a name="l03950"></a><a class="code" href="unioncvmx__fpa__rd__latency__pc.html#a769d2d35d2c1fac7e760fa794361d6a4">03950</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__rd__latency__pc_1_1cvmx__fpa__rd__latency__pc__s.html">cvmx_fpa_rd_latency_pc_s</a>       <a class="code" href="unioncvmx__fpa__rd__latency__pc.html#a769d2d35d2c1fac7e760fa794361d6a4">cnf75xx</a>;
<a name="l03951"></a>03951 };
<a name="l03952"></a><a class="code" href="cvmx-fpa-defs_8h.html#a1737f12c89b988455accc0283e2ac5d0">03952</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__rd__latency__pc.html" title="cvmx_fpa_rd_latency_pc">cvmx_fpa_rd_latency_pc</a> <a class="code" href="unioncvmx__fpa__rd__latency__pc.html" title="cvmx_fpa_rd_latency_pc">cvmx_fpa_rd_latency_pc_t</a>;
<a name="l03953"></a>03953 <span class="comment"></span>
<a name="l03954"></a>03954 <span class="comment">/**</span>
<a name="l03955"></a>03955 <span class="comment"> * cvmx_fpa_rd_req_pc</span>
<a name="l03956"></a>03956 <span class="comment"> */</span>
<a name="l03957"></a><a class="code" href="unioncvmx__fpa__rd__req__pc.html">03957</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__rd__req__pc.html" title="cvmx_fpa_rd_req_pc">cvmx_fpa_rd_req_pc</a> {
<a name="l03958"></a><a class="code" href="unioncvmx__fpa__rd__req__pc.html#a6ebabecabeb29cf53617967303046435">03958</a>     uint64_t <a class="code" href="unioncvmx__fpa__rd__req__pc.html#a6ebabecabeb29cf53617967303046435">u64</a>;
<a name="l03959"></a><a class="code" href="structcvmx__fpa__rd__req__pc_1_1cvmx__fpa__rd__req__pc__s.html">03959</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__rd__req__pc_1_1cvmx__fpa__rd__req__pc__s.html">cvmx_fpa_rd_req_pc_s</a> {
<a name="l03960"></a>03960 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03961"></a>03961 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__rd__req__pc_1_1cvmx__fpa__rd__req__pc__s.html#a38e3fd368b87dbf3f289e77678edb34b">count</a>                        : 64; <span class="comment">/**&lt; Number of L2C pool read requests. */</span>
<a name="l03962"></a>03962 <span class="preprocessor">#else</span>
<a name="l03963"></a><a class="code" href="structcvmx__fpa__rd__req__pc_1_1cvmx__fpa__rd__req__pc__s.html#a38e3fd368b87dbf3f289e77678edb34b">03963</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__rd__req__pc_1_1cvmx__fpa__rd__req__pc__s.html#a38e3fd368b87dbf3f289e77678edb34b">count</a>                        : 64;
<a name="l03964"></a>03964 <span class="preprocessor">#endif</span>
<a name="l03965"></a>03965 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__rd__req__pc.html#a55ac79bd2a36ecd92b34c767dc3eb247">s</a>;
<a name="l03966"></a><a class="code" href="unioncvmx__fpa__rd__req__pc.html#a49e1c8d81c702831dd0a4057ec153eb8">03966</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__rd__req__pc_1_1cvmx__fpa__rd__req__pc__s.html">cvmx_fpa_rd_req_pc_s</a>           <a class="code" href="unioncvmx__fpa__rd__req__pc.html#a49e1c8d81c702831dd0a4057ec153eb8">cn73xx</a>;
<a name="l03967"></a><a class="code" href="unioncvmx__fpa__rd__req__pc.html#af92e584e4578f1cdab51d0c206124921">03967</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__rd__req__pc_1_1cvmx__fpa__rd__req__pc__s.html">cvmx_fpa_rd_req_pc_s</a>           <a class="code" href="unioncvmx__fpa__rd__req__pc.html#af92e584e4578f1cdab51d0c206124921">cn78xx</a>;
<a name="l03968"></a><a class="code" href="unioncvmx__fpa__rd__req__pc.html#a966f52ad74f95f3a59794370d2bb932b">03968</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__rd__req__pc_1_1cvmx__fpa__rd__req__pc__s.html">cvmx_fpa_rd_req_pc_s</a>           <a class="code" href="unioncvmx__fpa__rd__req__pc.html#a966f52ad74f95f3a59794370d2bb932b">cn78xxp1</a>;
<a name="l03969"></a><a class="code" href="unioncvmx__fpa__rd__req__pc.html#ac8d00efe878ca543b334c1f68284ccde">03969</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__rd__req__pc_1_1cvmx__fpa__rd__req__pc__s.html">cvmx_fpa_rd_req_pc_s</a>           <a class="code" href="unioncvmx__fpa__rd__req__pc.html#ac8d00efe878ca543b334c1f68284ccde">cnf75xx</a>;
<a name="l03970"></a>03970 };
<a name="l03971"></a><a class="code" href="cvmx-fpa-defs_8h.html#a2df08c172901ead00c1ccf13b6e4ad1f">03971</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__rd__req__pc.html" title="cvmx_fpa_rd_req_pc">cvmx_fpa_rd_req_pc</a> <a class="code" href="unioncvmx__fpa__rd__req__pc.html" title="cvmx_fpa_rd_req_pc">cvmx_fpa_rd_req_pc_t</a>;
<a name="l03972"></a>03972 <span class="comment"></span>
<a name="l03973"></a>03973 <span class="comment">/**</span>
<a name="l03974"></a>03974 <span class="comment"> * cvmx_fpa_red_delay</span>
<a name="l03975"></a>03975 <span class="comment"> */</span>
<a name="l03976"></a><a class="code" href="unioncvmx__fpa__red__delay.html">03976</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__red__delay.html" title="cvmx_fpa_red_delay">cvmx_fpa_red_delay</a> {
<a name="l03977"></a><a class="code" href="unioncvmx__fpa__red__delay.html#a0786ed9794cb3b4a1e103e2f9822918a">03977</a>     uint64_t <a class="code" href="unioncvmx__fpa__red__delay.html#a0786ed9794cb3b4a1e103e2f9822918a">u64</a>;
<a name="l03978"></a><a class="code" href="structcvmx__fpa__red__delay_1_1cvmx__fpa__red__delay__s.html">03978</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__red__delay_1_1cvmx__fpa__red__delay__s.html">cvmx_fpa_red_delay_s</a> {
<a name="l03979"></a>03979 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03980"></a>03980 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__red__delay_1_1cvmx__fpa__red__delay__s.html#a0523c9d294ff3e02b4c39f3dd5389e3b">reserved_14_63</a>               : 50;
<a name="l03981"></a>03981     uint64_t <a class="code" href="structcvmx__fpa__red__delay_1_1cvmx__fpa__red__delay__s.html#a9c44ef70d92fface02e664cf34c0e135">avg_dly</a>                      : 14; <span class="comment">/**&lt; Average-queue-size delay. The number of levelizer-clock cycles to wait (1024 *</span>
<a name="l03982"></a>03982 <span class="comment">                                                         ([AVG_DLY]+1) * (FPA_GEN_CFG[LVL_DLY]+1)) coprocessor clocks) between calculating the</span>
<a name="l03983"></a>03983 <span class="comment">                                                         moving average for each aura level. Note the minimum value of 2048 cycles implies that at</span>
<a name="l03984"></a>03984 <span class="comment">                                                         100 M packets/sec, 1.2 GHz coprocessor clock, approximately 160 packets may arrive between</span>
<a name="l03985"></a>03985 <span class="comment">                                                         average calculations.</span>
<a name="l03986"></a>03986 <span class="comment">                                                         Larger FPA_GEN_CFG[LVL_DLY] values cause the backpressure indications and moving averages</span>
<a name="l03987"></a>03987 <span class="comment">                                                         of all aura levels to track changes in the actual free space more slowly. Larger [AVG_DLY]</span>
<a name="l03988"></a>03988 <span class="comment">                                                         also causes the moving averages of all aura levels to track changes in the actual free</span>
<a name="l03989"></a>03989 <span class="comment">                                                         space more slowly, but does not affect backpressure. Larger</span>
<a name="l03990"></a>03990 <span class="comment">                                                         FPA_AURA()_CFG[AVG_CON]) values causes a specific aura to track more slowly, but</span>
<a name="l03991"></a>03991 <span class="comment">                                                         only affects an individual aura level, rather than all. */</span>
<a name="l03992"></a>03992 <span class="preprocessor">#else</span>
<a name="l03993"></a><a class="code" href="structcvmx__fpa__red__delay_1_1cvmx__fpa__red__delay__s.html#a9c44ef70d92fface02e664cf34c0e135">03993</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__red__delay_1_1cvmx__fpa__red__delay__s.html#a9c44ef70d92fface02e664cf34c0e135">avg_dly</a>                      : 14;
<a name="l03994"></a><a class="code" href="structcvmx__fpa__red__delay_1_1cvmx__fpa__red__delay__s.html#a0523c9d294ff3e02b4c39f3dd5389e3b">03994</a>     uint64_t <a class="code" href="structcvmx__fpa__red__delay_1_1cvmx__fpa__red__delay__s.html#a0523c9d294ff3e02b4c39f3dd5389e3b">reserved_14_63</a>               : 50;
<a name="l03995"></a>03995 <span class="preprocessor">#endif</span>
<a name="l03996"></a>03996 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__red__delay.html#a820bee6f4981c6399800275bebad230a">s</a>;
<a name="l03997"></a><a class="code" href="unioncvmx__fpa__red__delay.html#a18a70d23d43bb46e23b173d899a8be5f">03997</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__red__delay_1_1cvmx__fpa__red__delay__s.html">cvmx_fpa_red_delay_s</a>           <a class="code" href="unioncvmx__fpa__red__delay.html#a18a70d23d43bb46e23b173d899a8be5f">cn73xx</a>;
<a name="l03998"></a><a class="code" href="unioncvmx__fpa__red__delay.html#a55dfbe4bfe43562446725d6b527fd377">03998</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__red__delay_1_1cvmx__fpa__red__delay__s.html">cvmx_fpa_red_delay_s</a>           <a class="code" href="unioncvmx__fpa__red__delay.html#a55dfbe4bfe43562446725d6b527fd377">cn78xx</a>;
<a name="l03999"></a><a class="code" href="unioncvmx__fpa__red__delay.html#a4b028ef1021df70810d428fc88963702">03999</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__red__delay_1_1cvmx__fpa__red__delay__s.html">cvmx_fpa_red_delay_s</a>           <a class="code" href="unioncvmx__fpa__red__delay.html#a4b028ef1021df70810d428fc88963702">cn78xxp1</a>;
<a name="l04000"></a><a class="code" href="unioncvmx__fpa__red__delay.html#aa857b0c363f7a8cf348ba05ba342faf5">04000</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__red__delay_1_1cvmx__fpa__red__delay__s.html">cvmx_fpa_red_delay_s</a>           <a class="code" href="unioncvmx__fpa__red__delay.html#aa857b0c363f7a8cf348ba05ba342faf5">cnf75xx</a>;
<a name="l04001"></a>04001 };
<a name="l04002"></a><a class="code" href="cvmx-fpa-defs_8h.html#a6b47bb000c345299b81ebe5dcdf79758">04002</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__red__delay.html" title="cvmx_fpa_red_delay">cvmx_fpa_red_delay</a> <a class="code" href="unioncvmx__fpa__red__delay.html" title="cvmx_fpa_red_delay">cvmx_fpa_red_delay_t</a>;
<a name="l04003"></a>04003 <span class="comment"></span>
<a name="l04004"></a>04004 <span class="comment">/**</span>
<a name="l04005"></a>04005 <span class="comment"> * cvmx_fpa_sft_rst</span>
<a name="l04006"></a>04006 <span class="comment"> *</span>
<a name="l04007"></a>04007 <span class="comment"> * Allows soft reset.</span>
<a name="l04008"></a>04008 <span class="comment"> *</span>
<a name="l04009"></a>04009 <span class="comment"> */</span>
<a name="l04010"></a><a class="code" href="unioncvmx__fpa__sft__rst.html">04010</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__sft__rst.html" title="cvmx_fpa_sft_rst">cvmx_fpa_sft_rst</a> {
<a name="l04011"></a><a class="code" href="unioncvmx__fpa__sft__rst.html#acf9975fa5eb97222ae834142717f5466">04011</a>     uint64_t <a class="code" href="unioncvmx__fpa__sft__rst.html#acf9975fa5eb97222ae834142717f5466">u64</a>;
<a name="l04012"></a><a class="code" href="structcvmx__fpa__sft__rst_1_1cvmx__fpa__sft__rst__s.html">04012</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__sft__rst_1_1cvmx__fpa__sft__rst__s.html">cvmx_fpa_sft_rst_s</a> {
<a name="l04013"></a>04013 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04014"></a>04014 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__sft__rst_1_1cvmx__fpa__sft__rst__s.html#a89560c406fd390e7fc48c065f89d8dcb">busy</a>                         : 1;  <span class="comment">/**&lt; When 1, FPA is busy completing reset. No access except the reading of this bit should</span>
<a name="l04015"></a>04015 <span class="comment">                                                         occur to the FPA until this is clear. */</span>
<a name="l04016"></a>04016     uint64_t <a class="code" href="structcvmx__fpa__sft__rst_1_1cvmx__fpa__sft__rst__s.html#a3941b904408f74f1037265ef8871ad29">reserved_1_62</a>                : 62;
<a name="l04017"></a>04017     uint64_t <a class="code" href="structcvmx__fpa__sft__rst_1_1cvmx__fpa__sft__rst__s.html#ad202132b1d6cd625bd773f524eff66f5">rst</a>                          : 1;  <span class="comment">/**&lt; Reset. When set to 1 by software, FPA gets a short reset pulse (three cycles in duration).</span>
<a name="l04018"></a>04018 <span class="comment">                                                         Following a write to this register and prior to performing another FPA operation, software</span>
<a name="l04019"></a>04019 <span class="comment">                                                         must write SSO_BIST_STATUS0 (or any register on the same IOI bus as FPA) and read it back. */</span>
<a name="l04020"></a>04020 <span class="preprocessor">#else</span>
<a name="l04021"></a><a class="code" href="structcvmx__fpa__sft__rst_1_1cvmx__fpa__sft__rst__s.html#ad202132b1d6cd625bd773f524eff66f5">04021</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__sft__rst_1_1cvmx__fpa__sft__rst__s.html#ad202132b1d6cd625bd773f524eff66f5">rst</a>                          : 1;
<a name="l04022"></a><a class="code" href="structcvmx__fpa__sft__rst_1_1cvmx__fpa__sft__rst__s.html#a3941b904408f74f1037265ef8871ad29">04022</a>     uint64_t <a class="code" href="structcvmx__fpa__sft__rst_1_1cvmx__fpa__sft__rst__s.html#a3941b904408f74f1037265ef8871ad29">reserved_1_62</a>                : 62;
<a name="l04023"></a><a class="code" href="structcvmx__fpa__sft__rst_1_1cvmx__fpa__sft__rst__s.html#a89560c406fd390e7fc48c065f89d8dcb">04023</a>     uint64_t <a class="code" href="structcvmx__fpa__sft__rst_1_1cvmx__fpa__sft__rst__s.html#a89560c406fd390e7fc48c065f89d8dcb">busy</a>                         : 1;
<a name="l04024"></a>04024 <span class="preprocessor">#endif</span>
<a name="l04025"></a>04025 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__sft__rst.html#acdde89debb0cd7b0e24499d4c4519bdf">s</a>;
<a name="l04026"></a><a class="code" href="unioncvmx__fpa__sft__rst.html#ae680fbb264821e918638a3441bd73727">04026</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__sft__rst_1_1cvmx__fpa__sft__rst__s.html">cvmx_fpa_sft_rst_s</a>             <a class="code" href="unioncvmx__fpa__sft__rst.html#ae680fbb264821e918638a3441bd73727">cn73xx</a>;
<a name="l04027"></a><a class="code" href="unioncvmx__fpa__sft__rst.html#a63f547fe53ee17c085f1276289a2e480">04027</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__sft__rst_1_1cvmx__fpa__sft__rst__s.html">cvmx_fpa_sft_rst_s</a>             <a class="code" href="unioncvmx__fpa__sft__rst.html#a63f547fe53ee17c085f1276289a2e480">cn78xx</a>;
<a name="l04028"></a><a class="code" href="unioncvmx__fpa__sft__rst.html#aabcf4c744a0d1915f3e27307d3aa4df1">04028</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__sft__rst_1_1cvmx__fpa__sft__rst__s.html">cvmx_fpa_sft_rst_s</a>             <a class="code" href="unioncvmx__fpa__sft__rst.html#aabcf4c744a0d1915f3e27307d3aa4df1">cn78xxp1</a>;
<a name="l04029"></a><a class="code" href="unioncvmx__fpa__sft__rst.html#a37a69fb61d33b50ee7d92d35e01c2ef3">04029</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__sft__rst_1_1cvmx__fpa__sft__rst__s.html">cvmx_fpa_sft_rst_s</a>             <a class="code" href="unioncvmx__fpa__sft__rst.html#a37a69fb61d33b50ee7d92d35e01c2ef3">cnf75xx</a>;
<a name="l04030"></a>04030 };
<a name="l04031"></a><a class="code" href="cvmx-fpa-defs_8h.html#a8686d4a0ba4b16440b9a472591c65205">04031</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__sft__rst.html" title="cvmx_fpa_sft_rst">cvmx_fpa_sft_rst</a> <a class="code" href="unioncvmx__fpa__sft__rst.html" title="cvmx_fpa_sft_rst">cvmx_fpa_sft_rst_t</a>;
<a name="l04032"></a>04032 <span class="comment"></span>
<a name="l04033"></a>04033 <span class="comment">/**</span>
<a name="l04034"></a>04034 <span class="comment"> * cvmx_fpa_wart_ctl</span>
<a name="l04035"></a>04035 <span class="comment"> *</span>
<a name="l04036"></a>04036 <span class="comment"> * FPA_WART_CTL = FPA&apos;s WART Control</span>
<a name="l04037"></a>04037 <span class="comment"> *</span>
<a name="l04038"></a>04038 <span class="comment"> * Control and status for the WART block.</span>
<a name="l04039"></a>04039 <span class="comment"> */</span>
<a name="l04040"></a><a class="code" href="unioncvmx__fpa__wart__ctl.html">04040</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__wart__ctl.html" title="cvmx_fpa_wart_ctl">cvmx_fpa_wart_ctl</a> {
<a name="l04041"></a><a class="code" href="unioncvmx__fpa__wart__ctl.html#a2eb8ec793ce9c8d29ffce7e5aa415c42">04041</a>     uint64_t <a class="code" href="unioncvmx__fpa__wart__ctl.html#a2eb8ec793ce9c8d29ffce7e5aa415c42">u64</a>;
<a name="l04042"></a><a class="code" href="structcvmx__fpa__wart__ctl_1_1cvmx__fpa__wart__ctl__s.html">04042</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__wart__ctl_1_1cvmx__fpa__wart__ctl__s.html">cvmx_fpa_wart_ctl_s</a> {
<a name="l04043"></a>04043 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04044"></a>04044 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__wart__ctl_1_1cvmx__fpa__wart__ctl__s.html#afd43481acc85daf889fccec6ef9db00b">reserved_16_63</a>               : 48;
<a name="l04045"></a>04045     uint64_t <a class="code" href="structcvmx__fpa__wart__ctl_1_1cvmx__fpa__wart__ctl__s.html#a7567e4e9e0cd05cdbefe13a61c2f9270">ctl</a>                          : 16; <span class="comment">/**&lt; Control information. */</span>
<a name="l04046"></a>04046 <span class="preprocessor">#else</span>
<a name="l04047"></a><a class="code" href="structcvmx__fpa__wart__ctl_1_1cvmx__fpa__wart__ctl__s.html#a7567e4e9e0cd05cdbefe13a61c2f9270">04047</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__wart__ctl_1_1cvmx__fpa__wart__ctl__s.html#a7567e4e9e0cd05cdbefe13a61c2f9270">ctl</a>                          : 16;
<a name="l04048"></a><a class="code" href="structcvmx__fpa__wart__ctl_1_1cvmx__fpa__wart__ctl__s.html#afd43481acc85daf889fccec6ef9db00b">04048</a>     uint64_t <a class="code" href="structcvmx__fpa__wart__ctl_1_1cvmx__fpa__wart__ctl__s.html#afd43481acc85daf889fccec6ef9db00b">reserved_16_63</a>               : 48;
<a name="l04049"></a>04049 <span class="preprocessor">#endif</span>
<a name="l04050"></a>04050 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__wart__ctl.html#aa3e1728a8e75c32e2d7e15452d6bfa1d">s</a>;
<a name="l04051"></a><a class="code" href="unioncvmx__fpa__wart__ctl.html#aae3e48688476252a6c4a2ad208435436">04051</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__wart__ctl_1_1cvmx__fpa__wart__ctl__s.html">cvmx_fpa_wart_ctl_s</a>            <a class="code" href="unioncvmx__fpa__wart__ctl.html#aae3e48688476252a6c4a2ad208435436">cn30xx</a>;
<a name="l04052"></a><a class="code" href="unioncvmx__fpa__wart__ctl.html#a53cd93d07727518a786b2332f974be1d">04052</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__wart__ctl_1_1cvmx__fpa__wart__ctl__s.html">cvmx_fpa_wart_ctl_s</a>            <a class="code" href="unioncvmx__fpa__wart__ctl.html#a53cd93d07727518a786b2332f974be1d">cn31xx</a>;
<a name="l04053"></a><a class="code" href="unioncvmx__fpa__wart__ctl.html#af4ff3d44d0dd231ce686b74c03bb2a1e">04053</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__wart__ctl_1_1cvmx__fpa__wart__ctl__s.html">cvmx_fpa_wart_ctl_s</a>            <a class="code" href="unioncvmx__fpa__wart__ctl.html#af4ff3d44d0dd231ce686b74c03bb2a1e">cn38xx</a>;
<a name="l04054"></a><a class="code" href="unioncvmx__fpa__wart__ctl.html#a6ac7f1a4975928f9f8f6fa8394ff6597">04054</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__wart__ctl_1_1cvmx__fpa__wart__ctl__s.html">cvmx_fpa_wart_ctl_s</a>            <a class="code" href="unioncvmx__fpa__wart__ctl.html#a6ac7f1a4975928f9f8f6fa8394ff6597">cn38xxp2</a>;
<a name="l04055"></a><a class="code" href="unioncvmx__fpa__wart__ctl.html#a3c27e4660422887e6e9cb7a758f89020">04055</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__wart__ctl_1_1cvmx__fpa__wart__ctl__s.html">cvmx_fpa_wart_ctl_s</a>            <a class="code" href="unioncvmx__fpa__wart__ctl.html#a3c27e4660422887e6e9cb7a758f89020">cn50xx</a>;
<a name="l04056"></a><a class="code" href="unioncvmx__fpa__wart__ctl.html#afcfd38f16664ef2bdccda160fc7daa55">04056</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__wart__ctl_1_1cvmx__fpa__wart__ctl__s.html">cvmx_fpa_wart_ctl_s</a>            <a class="code" href="unioncvmx__fpa__wart__ctl.html#afcfd38f16664ef2bdccda160fc7daa55">cn52xx</a>;
<a name="l04057"></a><a class="code" href="unioncvmx__fpa__wart__ctl.html#aff9f0b42bbb26e5914a47b069ab1fa62">04057</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__wart__ctl_1_1cvmx__fpa__wart__ctl__s.html">cvmx_fpa_wart_ctl_s</a>            <a class="code" href="unioncvmx__fpa__wart__ctl.html#aff9f0b42bbb26e5914a47b069ab1fa62">cn52xxp1</a>;
<a name="l04058"></a><a class="code" href="unioncvmx__fpa__wart__ctl.html#aec9e1ff2e167a61e44fb29065d2637e5">04058</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__wart__ctl_1_1cvmx__fpa__wart__ctl__s.html">cvmx_fpa_wart_ctl_s</a>            <a class="code" href="unioncvmx__fpa__wart__ctl.html#aec9e1ff2e167a61e44fb29065d2637e5">cn56xx</a>;
<a name="l04059"></a><a class="code" href="unioncvmx__fpa__wart__ctl.html#a376c0d25f3f1bffcb3f15a21d3ae62e8">04059</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__wart__ctl_1_1cvmx__fpa__wart__ctl__s.html">cvmx_fpa_wart_ctl_s</a>            <a class="code" href="unioncvmx__fpa__wart__ctl.html#a376c0d25f3f1bffcb3f15a21d3ae62e8">cn56xxp1</a>;
<a name="l04060"></a><a class="code" href="unioncvmx__fpa__wart__ctl.html#a8ab54b3b5ff2a8bc84244d0773dc651f">04060</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__wart__ctl_1_1cvmx__fpa__wart__ctl__s.html">cvmx_fpa_wart_ctl_s</a>            <a class="code" href="unioncvmx__fpa__wart__ctl.html#a8ab54b3b5ff2a8bc84244d0773dc651f">cn58xx</a>;
<a name="l04061"></a><a class="code" href="unioncvmx__fpa__wart__ctl.html#aaa8002c4fb2fa457cb9af49ffa6d04dc">04061</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__wart__ctl_1_1cvmx__fpa__wart__ctl__s.html">cvmx_fpa_wart_ctl_s</a>            <a class="code" href="unioncvmx__fpa__wart__ctl.html#aaa8002c4fb2fa457cb9af49ffa6d04dc">cn58xxp1</a>;
<a name="l04062"></a>04062 };
<a name="l04063"></a><a class="code" href="cvmx-fpa-defs_8h.html#a28b78e6c29599d7599081194fa20ea54">04063</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__wart__ctl.html" title="cvmx_fpa_wart_ctl">cvmx_fpa_wart_ctl</a> <a class="code" href="unioncvmx__fpa__wart__ctl.html" title="cvmx_fpa_wart_ctl">cvmx_fpa_wart_ctl_t</a>;
<a name="l04064"></a>04064 <span class="comment"></span>
<a name="l04065"></a>04065 <span class="comment">/**</span>
<a name="l04066"></a>04066 <span class="comment"> * cvmx_fpa_wart_status</span>
<a name="l04067"></a>04067 <span class="comment"> *</span>
<a name="l04068"></a>04068 <span class="comment"> * FPA_WART_STATUS = FPA&apos;s WART Status</span>
<a name="l04069"></a>04069 <span class="comment"> *</span>
<a name="l04070"></a>04070 <span class="comment"> * Control and status for the WART block.</span>
<a name="l04071"></a>04071 <span class="comment"> */</span>
<a name="l04072"></a><a class="code" href="unioncvmx__fpa__wart__status.html">04072</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__wart__status.html" title="cvmx_fpa_wart_status">cvmx_fpa_wart_status</a> {
<a name="l04073"></a><a class="code" href="unioncvmx__fpa__wart__status.html#a05cf3ffe5d4fc070b727e6190c564328">04073</a>     uint64_t <a class="code" href="unioncvmx__fpa__wart__status.html#a05cf3ffe5d4fc070b727e6190c564328">u64</a>;
<a name="l04074"></a><a class="code" href="structcvmx__fpa__wart__status_1_1cvmx__fpa__wart__status__s.html">04074</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__wart__status_1_1cvmx__fpa__wart__status__s.html">cvmx_fpa_wart_status_s</a> {
<a name="l04075"></a>04075 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04076"></a>04076 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__wart__status_1_1cvmx__fpa__wart__status__s.html#aff17580ef9f3f995b4262484b0eee2dc">reserved_32_63</a>               : 32;
<a name="l04077"></a>04077     uint64_t <a class="code" href="structcvmx__fpa__wart__status_1_1cvmx__fpa__wart__status__s.html#af23603cab9e7cf8e8c68e5d090739783">status</a>                       : 32; <span class="comment">/**&lt; Status information. */</span>
<a name="l04078"></a>04078 <span class="preprocessor">#else</span>
<a name="l04079"></a><a class="code" href="structcvmx__fpa__wart__status_1_1cvmx__fpa__wart__status__s.html#af23603cab9e7cf8e8c68e5d090739783">04079</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__wart__status_1_1cvmx__fpa__wart__status__s.html#af23603cab9e7cf8e8c68e5d090739783">status</a>                       : 32;
<a name="l04080"></a><a class="code" href="structcvmx__fpa__wart__status_1_1cvmx__fpa__wart__status__s.html#aff17580ef9f3f995b4262484b0eee2dc">04080</a>     uint64_t <a class="code" href="structcvmx__fpa__wart__status_1_1cvmx__fpa__wart__status__s.html#aff17580ef9f3f995b4262484b0eee2dc">reserved_32_63</a>               : 32;
<a name="l04081"></a>04081 <span class="preprocessor">#endif</span>
<a name="l04082"></a>04082 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__wart__status.html#aa7387f9165109c67b6dfe19f9167a8ba">s</a>;
<a name="l04083"></a><a class="code" href="unioncvmx__fpa__wart__status.html#ab2199f8588ce234899361c3fafec84fe">04083</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__wart__status_1_1cvmx__fpa__wart__status__s.html">cvmx_fpa_wart_status_s</a>         <a class="code" href="unioncvmx__fpa__wart__status.html#ab2199f8588ce234899361c3fafec84fe">cn30xx</a>;
<a name="l04084"></a><a class="code" href="unioncvmx__fpa__wart__status.html#a3b2ae41a7910073ef71e8341152803bf">04084</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__wart__status_1_1cvmx__fpa__wart__status__s.html">cvmx_fpa_wart_status_s</a>         <a class="code" href="unioncvmx__fpa__wart__status.html#a3b2ae41a7910073ef71e8341152803bf">cn31xx</a>;
<a name="l04085"></a><a class="code" href="unioncvmx__fpa__wart__status.html#aabab17a34e9d8d700b64f0a66cd26e5d">04085</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__wart__status_1_1cvmx__fpa__wart__status__s.html">cvmx_fpa_wart_status_s</a>         <a class="code" href="unioncvmx__fpa__wart__status.html#aabab17a34e9d8d700b64f0a66cd26e5d">cn38xx</a>;
<a name="l04086"></a><a class="code" href="unioncvmx__fpa__wart__status.html#ac53deba06248956a3e29bd8e15e65a0a">04086</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__wart__status_1_1cvmx__fpa__wart__status__s.html">cvmx_fpa_wart_status_s</a>         <a class="code" href="unioncvmx__fpa__wart__status.html#ac53deba06248956a3e29bd8e15e65a0a">cn38xxp2</a>;
<a name="l04087"></a><a class="code" href="unioncvmx__fpa__wart__status.html#a8751214441ab4ec0e92c0a4e7af182ab">04087</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__wart__status_1_1cvmx__fpa__wart__status__s.html">cvmx_fpa_wart_status_s</a>         <a class="code" href="unioncvmx__fpa__wart__status.html#a8751214441ab4ec0e92c0a4e7af182ab">cn50xx</a>;
<a name="l04088"></a><a class="code" href="unioncvmx__fpa__wart__status.html#a1bfc0098c067b5c4e94317b866f000aa">04088</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__wart__status_1_1cvmx__fpa__wart__status__s.html">cvmx_fpa_wart_status_s</a>         <a class="code" href="unioncvmx__fpa__wart__status.html#a1bfc0098c067b5c4e94317b866f000aa">cn52xx</a>;
<a name="l04089"></a><a class="code" href="unioncvmx__fpa__wart__status.html#a78b022dc499d9743aac67ecfb57b8746">04089</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__wart__status_1_1cvmx__fpa__wart__status__s.html">cvmx_fpa_wart_status_s</a>         <a class="code" href="unioncvmx__fpa__wart__status.html#a78b022dc499d9743aac67ecfb57b8746">cn52xxp1</a>;
<a name="l04090"></a><a class="code" href="unioncvmx__fpa__wart__status.html#aac85546cf9a6ed367f1003c301b2b293">04090</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__wart__status_1_1cvmx__fpa__wart__status__s.html">cvmx_fpa_wart_status_s</a>         <a class="code" href="unioncvmx__fpa__wart__status.html#aac85546cf9a6ed367f1003c301b2b293">cn56xx</a>;
<a name="l04091"></a><a class="code" href="unioncvmx__fpa__wart__status.html#a91f38b02e700a27806f09b765fca3131">04091</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__wart__status_1_1cvmx__fpa__wart__status__s.html">cvmx_fpa_wart_status_s</a>         <a class="code" href="unioncvmx__fpa__wart__status.html#a91f38b02e700a27806f09b765fca3131">cn56xxp1</a>;
<a name="l04092"></a><a class="code" href="unioncvmx__fpa__wart__status.html#aa98b84cae0a22ff97a9c61a94a0c8f35">04092</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__wart__status_1_1cvmx__fpa__wart__status__s.html">cvmx_fpa_wart_status_s</a>         <a class="code" href="unioncvmx__fpa__wart__status.html#aa98b84cae0a22ff97a9c61a94a0c8f35">cn58xx</a>;
<a name="l04093"></a><a class="code" href="unioncvmx__fpa__wart__status.html#a54323e144cea523e04213c6070cd1925">04093</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__wart__status_1_1cvmx__fpa__wart__status__s.html">cvmx_fpa_wart_status_s</a>         <a class="code" href="unioncvmx__fpa__wart__status.html#a54323e144cea523e04213c6070cd1925">cn58xxp1</a>;
<a name="l04094"></a>04094 };
<a name="l04095"></a><a class="code" href="cvmx-fpa-defs_8h.html#a4653a2483a34bce21d89ce396c8fea08">04095</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__wart__status.html" title="cvmx_fpa_wart_status">cvmx_fpa_wart_status</a> <a class="code" href="unioncvmx__fpa__wart__status.html" title="cvmx_fpa_wart_status">cvmx_fpa_wart_status_t</a>;
<a name="l04096"></a>04096 <span class="comment"></span>
<a name="l04097"></a>04097 <span class="comment">/**</span>
<a name="l04098"></a>04098 <span class="comment"> * cvmx_fpa_wqe_threshold</span>
<a name="l04099"></a>04099 <span class="comment"> *</span>
<a name="l04100"></a>04100 <span class="comment"> * &quot;When the value of FPA_QUE#_AVAILABLE[QUE_SIZ] (\# is determined by the value of</span>
<a name="l04101"></a>04101 <span class="comment"> * IPD_WQE_FPA_QUEUE) is Less than the value of this</span>
<a name="l04102"></a>04102 <span class="comment"> * register a low pool count signal is sent to the PCIe packet instruction engine (to make it</span>
<a name="l04103"></a>04103 <span class="comment"> * stop reading instructions) and to the</span>
<a name="l04104"></a>04104 <span class="comment"> * Packet-Arbiter informing it to not give grants to packets MAC with the exception of the PCIe</span>
<a name="l04105"></a>04105 <span class="comment"> * MAC.&quot;</span>
<a name="l04106"></a>04106 <span class="comment"> */</span>
<a name="l04107"></a><a class="code" href="unioncvmx__fpa__wqe__threshold.html">04107</a> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__wqe__threshold.html" title="cvmx_fpa_wqe_threshold">cvmx_fpa_wqe_threshold</a> {
<a name="l04108"></a><a class="code" href="unioncvmx__fpa__wqe__threshold.html#a853d299627e07e6e3985a83205b9cc86">04108</a>     uint64_t <a class="code" href="unioncvmx__fpa__wqe__threshold.html#a853d299627e07e6e3985a83205b9cc86">u64</a>;
<a name="l04109"></a><a class="code" href="structcvmx__fpa__wqe__threshold_1_1cvmx__fpa__wqe__threshold__s.html">04109</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__wqe__threshold_1_1cvmx__fpa__wqe__threshold__s.html">cvmx_fpa_wqe_threshold_s</a> {
<a name="l04110"></a>04110 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04111"></a>04111 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__wqe__threshold_1_1cvmx__fpa__wqe__threshold__s.html#a2037434fa38af98ef9aa876e49210daf">reserved_32_63</a>               : 32;
<a name="l04112"></a>04112     uint64_t <a class="code" href="structcvmx__fpa__wqe__threshold_1_1cvmx__fpa__wqe__threshold__s.html#adc132cdbe6b18cdfb0837d032bd25287">thresh</a>                       : 32; <span class="comment">/**&lt; WQE Threshold. */</span>
<a name="l04113"></a>04113 <span class="preprocessor">#else</span>
<a name="l04114"></a><a class="code" href="structcvmx__fpa__wqe__threshold_1_1cvmx__fpa__wqe__threshold__s.html#adc132cdbe6b18cdfb0837d032bd25287">04114</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__fpa__wqe__threshold_1_1cvmx__fpa__wqe__threshold__s.html#adc132cdbe6b18cdfb0837d032bd25287">thresh</a>                       : 32;
<a name="l04115"></a><a class="code" href="structcvmx__fpa__wqe__threshold_1_1cvmx__fpa__wqe__threshold__s.html#a2037434fa38af98ef9aa876e49210daf">04115</a>     uint64_t <a class="code" href="structcvmx__fpa__wqe__threshold_1_1cvmx__fpa__wqe__threshold__s.html#a2037434fa38af98ef9aa876e49210daf">reserved_32_63</a>               : 32;
<a name="l04116"></a>04116 <span class="preprocessor">#endif</span>
<a name="l04117"></a>04117 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__fpa__wqe__threshold.html#a2364ae57f18d8ba63e496174efd5d4c6">s</a>;
<a name="l04118"></a><a class="code" href="unioncvmx__fpa__wqe__threshold.html#a2e375a726e06017383129d3f029688cf">04118</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__wqe__threshold_1_1cvmx__fpa__wqe__threshold__s.html">cvmx_fpa_wqe_threshold_s</a>       <a class="code" href="unioncvmx__fpa__wqe__threshold.html#a2e375a726e06017383129d3f029688cf">cn61xx</a>;
<a name="l04119"></a><a class="code" href="unioncvmx__fpa__wqe__threshold.html#a095dee6177d7b00f9827682d918712dc">04119</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__wqe__threshold_1_1cvmx__fpa__wqe__threshold__s.html">cvmx_fpa_wqe_threshold_s</a>       <a class="code" href="unioncvmx__fpa__wqe__threshold.html#a095dee6177d7b00f9827682d918712dc">cn63xx</a>;
<a name="l04120"></a><a class="code" href="unioncvmx__fpa__wqe__threshold.html#a9ebeb5f7d19ef8f371bcce96f3468453">04120</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__wqe__threshold_1_1cvmx__fpa__wqe__threshold__s.html">cvmx_fpa_wqe_threshold_s</a>       <a class="code" href="unioncvmx__fpa__wqe__threshold.html#a9ebeb5f7d19ef8f371bcce96f3468453">cn66xx</a>;
<a name="l04121"></a><a class="code" href="unioncvmx__fpa__wqe__threshold.html#acb697aaa2f1bd05382ba3659d819c1e0">04121</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__wqe__threshold_1_1cvmx__fpa__wqe__threshold__s.html">cvmx_fpa_wqe_threshold_s</a>       <a class="code" href="unioncvmx__fpa__wqe__threshold.html#acb697aaa2f1bd05382ba3659d819c1e0">cn68xx</a>;
<a name="l04122"></a><a class="code" href="unioncvmx__fpa__wqe__threshold.html#afd53793409dbd65e4262ef68633482c5">04122</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__wqe__threshold_1_1cvmx__fpa__wqe__threshold__s.html">cvmx_fpa_wqe_threshold_s</a>       <a class="code" href="unioncvmx__fpa__wqe__threshold.html#afd53793409dbd65e4262ef68633482c5">cn68xxp1</a>;
<a name="l04123"></a><a class="code" href="unioncvmx__fpa__wqe__threshold.html#a5e5f76407f867914c6fac9904e7f4572">04123</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__wqe__threshold_1_1cvmx__fpa__wqe__threshold__s.html">cvmx_fpa_wqe_threshold_s</a>       <a class="code" href="unioncvmx__fpa__wqe__threshold.html#a5e5f76407f867914c6fac9904e7f4572">cn70xx</a>;
<a name="l04124"></a><a class="code" href="unioncvmx__fpa__wqe__threshold.html#a55aaac54acc81a1bab378c294226a6d0">04124</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__wqe__threshold_1_1cvmx__fpa__wqe__threshold__s.html">cvmx_fpa_wqe_threshold_s</a>       <a class="code" href="unioncvmx__fpa__wqe__threshold.html#a55aaac54acc81a1bab378c294226a6d0">cn70xxp1</a>;
<a name="l04125"></a><a class="code" href="unioncvmx__fpa__wqe__threshold.html#a5cdd28c650c535908127a1c5d38005df">04125</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__fpa__wqe__threshold_1_1cvmx__fpa__wqe__threshold__s.html">cvmx_fpa_wqe_threshold_s</a>       <a class="code" href="unioncvmx__fpa__wqe__threshold.html#a5cdd28c650c535908127a1c5d38005df">cnf71xx</a>;
<a name="l04126"></a>04126 };
<a name="l04127"></a><a class="code" href="cvmx-fpa-defs_8h.html#a7750999832a03e8ab6d562518c682647">04127</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__fpa__wqe__threshold.html" title="cvmx_fpa_wqe_threshold">cvmx_fpa_wqe_threshold</a> <a class="code" href="unioncvmx__fpa__wqe__threshold.html" title="cvmx_fpa_wqe_threshold">cvmx_fpa_wqe_threshold_t</a>;
<a name="l04128"></a>04128 
<a name="l04129"></a>04129 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
