#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Mar  7 14:48:23 2022
# Process ID: 35540
# Current directory: C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab3_7segment3/Lab3_7segment3.runs/synth_1
# Command line: vivado.exe -log Lab3_7segment3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab3_7segment3.tcl
# Log file: C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab3_7segment3/Lab3_7segment3.runs/synth_1/Lab3_7segment3.vds
# Journal file: C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab3_7segment3/Lab3_7segment3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Lab3_7segment3.tcl -notrace
Command: synth_design -top Lab3_7segment3 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 41140 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 389.590 ; gain = 97.449
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Lab3_7segment3' [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab3_7segment3/Lab3_7segment3.srcs/sources_1/new/Lab3_7segment3.v:54]
INFO: [Synth 8-226] default block is never used [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab3_7segment3/Lab3_7segment3.srcs/sources_1/new/Lab3_7segment3.v:67]
INFO: [Synth 8-638] synthesizing module 'Adder_4bit' [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab3_7segment3/Lab3_7segment3.srcs/sources_1/new/Lab3_7segment3.v:10]
INFO: [Synth 8-638] synthesizing module 'Adder_Full' [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab3_7segment3/Lab3_7segment3.srcs/sources_1/new/Lab3_7segment3.v:1]
INFO: [Synth 8-256] done synthesizing module 'Adder_Full' (1#1) [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab3_7segment3/Lab3_7segment3.srcs/sources_1/new/Lab3_7segment3.v:1]
INFO: [Synth 8-256] done synthesizing module 'Adder_4bit' (2#1) [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab3_7segment3/Lab3_7segment3.srcs/sources_1/new/Lab3_7segment3.v:10]
WARNING: [Synth 8-350] instance 'f0' of module 'Adder_4bit' requires 4 connections, but only 3 given [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab3_7segment3/Lab3_7segment3.srcs/sources_1/new/Lab3_7segment3.v:85]
INFO: [Synth 8-638] synthesizing module 'Decoder' [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab3_7segment3/Lab3_7segment3.srcs/sources_1/new/Lab3_7segment3.v:24]
INFO: [Synth 8-226] default block is never used [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab3_7segment3/Lab3_7segment3.srcs/sources_1/new/Lab3_7segment3.v:30]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (3#1) [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab3_7segment3/Lab3_7segment3.srcs/sources_1/new/Lab3_7segment3.v:24]
WARNING: [Synth 8-3848] Net cout in module/entity Lab3_7segment3 does not have driver. [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab3_7segment3/Lab3_7segment3.srcs/sources_1/new/Lab3_7segment3.v:59]
INFO: [Synth 8-256] done synthesizing module 'Lab3_7segment3' (4#1) [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab3_7segment3/Lab3_7segment3.srcs/sources_1/new/Lab3_7segment3.v:54]
WARNING: [Synth 8-3331] design Lab3_7segment3 has unconnected port Y
WARNING: [Synth 8-3331] design Lab3_7segment3 has unconnected port c[1]
WARNING: [Synth 8-3331] design Lab3_7segment3 has unconnected port c[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 441.727 ; gain = 149.586
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 441.727 ; gain = 149.586
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab3_7segment3/Basys3_7segment3.xdc]
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab3_7segment3/Basys3_7segment3.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab3_7segment3/Basys3_7segment3.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab3_7segment3/Basys3_7segment3.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab3_7segment3/Basys3_7segment3.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab3_7segment3/Basys3_7segment3.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab3_7segment3/Basys3_7segment3.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab3_7segment3/Basys3_7segment3.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab3_7segment3/Basys3_7segment3.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN'. [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab3_7segment3/Basys3_7segment3.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab3_7segment3/Basys3_7segment3.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab3_7segment3/Basys3_7segment3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab3_7segment3/Basys3_7segment3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Lab3_7segment3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Lab3_7segment3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 743.262 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 743.262 ; gain = 451.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 743.262 ; gain = 451.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 743.262 ; gain = 451.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 743.262 ; gain = 451.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Adder_Full 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design Lab3_7segment3 has unconnected port Y
WARNING: [Synth 8-3331] design Lab3_7segment3 has unconnected port c[1]
WARNING: [Synth 8-3331] design Lab3_7segment3 has unconnected port c[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 743.262 ; gain = 451.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 762.672 ; gain = 470.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 762.672 ; gain = 470.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 773.121 ; gain = 480.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 773.121 ; gain = 480.980
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 773.121 ; gain = 480.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 773.121 ; gain = 480.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 773.121 ; gain = 480.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 773.121 ; gain = 480.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 773.121 ; gain = 480.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |     1|
|2     |LUT4  |     1|
|3     |LUT6  |     9|
|4     |IBUF  |     8|
|5     |OBUF  |     7|
|6     |OBUFT |     1|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    27|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 773.121 ; gain = 480.980
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 773.121 ; gain = 179.445
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 773.121 ; gain = 480.980
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 13 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 782.910 ; gain = 503.781
INFO: [Common 17-1381] The checkpoint 'C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab3_7segment3/Lab3_7segment3.runs/synth_1/Lab3_7segment3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Lab3_7segment3_utilization_synth.rpt -pb Lab3_7segment3_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 782.910 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Mar  7 14:48:54 2022...
