// Seed: 424619566
module module_0;
  bit id_1;
  wor id_2 = -1 - -1;
  assign id_1 = 'b0;
  logic [7:0][-1 : 1] id_3;
  localparam id_4 = id_4;
  bit id_5, id_6;
  id_7(
      .id_0(id_1),
      .id_1(-1),
      .id_2(-1),
      .id_3(-1 * (id_3)),
      .id_4(1),
      .id_5(id_6),
      .id_6(id_3),
      .sum(id_1 && 1),
      .id_7(!-1),
      .id_8((id_1)),
      .id_9(id_5),
      .id_10(!1),
      .id_11(id_2),
      .id_12(id_5),
      .id_13(-1),
      .id_14(1),
      .id_15(id_4),
      .id_16("")
  );
  bit id_8 = id_1;
  always_latch id_6 <= -1;
  if (-1) id_9(.id_0(id_3), .id_1(id_5), .id_2(""), .id_3(1'b0));
  else begin : LABEL_0
    assign id_6 = id_1;
  end
endmodule
module module_1 (
    output tri0 id_0,
    output tri1 id_1,
    input  wand id_2
);
  wire id_4;
  module_0 modCall_1 ();
endmodule
