$date
	Sun Oct 23 01:42:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#241951
b1010 !
1"
#241954
b1010 &
b1010 %
1$
#241955
0"
#241958
b101 &
b101 %
#241962
b10000 &
b10000 %
#241966
b1000 &
b1000 %
#241970
b100 &
b100 %
#241974
b10 &
b10 %
#241978
b1 &
b1 %
1#
#241982
b0 &
0#
b0 %
0$
#1245275
b1100 !
1"
#1245278
b1100 &
b1100 %
1$
#1245279
0"
#1245282
b110 &
b110 %
#1245286
b11 &
b11 %
#1245290
b1010 &
b1010 %
#1245294
b101 &
b101 %
#1245298
b10000 &
b10000 %
#1245302
b1000 &
b1000 %
#1245306
b100 &
b100 %
#1245310
b10 &
b10 %
#1245314
b1 &
b1 %
1#
#1245318
b0 &
0#
b0 %
0$
#2297971
b11110 !
1"
#2297974
b11110 &
b11110 %
1$
#2297975
0"
#2297978
b1111 &
b1111 %
#2297982
b101110 &
b101110 %
#2297986
b10111 &
b10111 %
#2297990
b1000110 &
b1000110 %
#2297994
b100011 &
b100011 %
#2297998
b1101010 &
b1101010 %
#2298002
b110101 &
b110101 %
#2298006
b10100000 &
b10100000 %
#2298010
b1010000 &
b1010000 %
#2298014
b101000 &
b101000 %
#2298018
b10100 &
b10100 %
#2298022
b1010 &
b1010 %
#2298026
b101 &
b101 %
#2298030
b10000 &
b10000 %
#2298034
b1000 &
b1000 %
#2298038
b100 &
b100 %
#2298042
b10 &
b10 %
#2298046
b1 &
1#
b1 %
#2298050
b0 &
b0 %
0#
0$
#4500012
