

================================================================
== Vivado HLS Report for 'dateport_S4_pool'
================================================================
* Date:           Tue May 09 23:13:39 2017

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        Le_7
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.41|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  8593|  8593|  8593|  8593|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  8592|  8592|       537|          -|          -|    16|    no    |
        | + Loop 1.1      |   535|   535|       107|          -|          -|     5|    no    |
        |  ++ Loop 1.1.1  |   105|   105|        21|          -|          -|     5|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    333|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    152|
|Register         |        -|      -|     346|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|     694|   1196|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |                  Instance                 |                 Module                | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |dateport_fadd_32ns_32ns_32_5_full_dsp_U20  |dateport_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |dateport_fmul_32ns_32ns_32_4_max_dsp_U21   |dateport_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +-------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |Total                                      |                                       |        0|      5|  348|  711|
    +-------------------------------------------+---------------------------------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |C3_y_addr1_fu_200_p2  |     +    |      0|  0|   9|           9|           9|
    |C3_y_addr2_fu_240_p2  |     +    |      0|  0|   9|           9|           9|
    |C3_y_addr3_fu_269_p2  |     +    |      0|  0|  32|          32|          32|
    |C3_y_addr4_fu_400_p2  |     +    |      0|  0|  32|          32|          32|
    |C3_y_addr5_fu_365_p2  |     +    |      0|  0|  32|          32|          32|
    |C3_y_addr6_fu_385_p2  |     +    |      0|  0|  32|          32|          32|
    |C3_y_addr7_fu_395_p2  |     +    |      0|  0|  32|          32|          32|
    |C3_y_addr8_fu_279_p2  |     +    |      0|  0|   9|           9|           9|
    |C3_y_addr9_fu_308_p2  |     +    |      0|  0|  32|          32|          32|
    |S4_y_addr1_fu_218_p2  |     +    |      0|  0|   8|           8|           8|
    |S4_y_addr2_fu_328_p2  |     +    |      0|  0|   8|           8|           8|
    |S4_y_addr3_fu_349_p2  |     +    |      0|  0|  32|          32|          32|
    |S4_y_addr4_fu_419_p2  |     +    |      0|  0|  32|          32|          32|
    |i_5_fu_166_p2         |     +    |      0|  0|   5|           5|           1|
    |j_6_fu_430_p2         |     +    |      0|  0|   4|           4|           2|
    |k_6_fu_424_p2         |     +    |      0|  0|   4|           4|           2|
    |exitcond_fu_160_p2    |   icmp   |      0|  0|   3|           5|           6|
    |tmp_29_fu_355_p2      |   icmp   |      0|  0|   2|           4|           4|
    |tmp_s_fu_224_p2       |   icmp   |      0|  0|   2|           4|           4|
    |tmp_27_fu_230_p2      |    or    |      0|  0|   7|           4|           1|
    |tmp_30_fu_375_p2      |    or    |      0|  0|   7|           4|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 333|         333|         320|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |C3_y_address0  |  11|          3|   11|         33|
    |C3_y_address1  |  11|          3|   11|         33|
    |ap_NS_fsm      |  21|         25|    1|         25|
    |grp_fu_137_p0  |  32|          3|   32|         96|
    |grp_fu_137_p1  |  32|          3|   32|         96|
    |i_reg_103      |   5|          2|    5|         10|
    |j_reg_114      |   4|          2|    4|          8|
    |k_reg_126      |   4|          2|    4|          8|
    |reg_147        |  32|          2|   32|         64|
    +---------------+----+-----------+-----+-----------+
    |Total          | 152|         45|  132|        373|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |C3_y_addr1_reg_456   |   8|   0|    9|          1|
    |C3_y_addr3_reg_470   |  31|   0|   32|          1|
    |C3_y_addr4_reg_505   |  31|   0|   32|          1|
    |C3_y_addr7_reg_500   |  32|   0|   32|          0|
    |C3_y_addr9_reg_476   |  30|   0|   32|          2|
    |C3_y_load_1_reg_525  |  32|   0|   32|          0|
    |S4_y_addr1_reg_462   |   8|   0|    8|          0|
    |S4_y_addr3_reg_482   |  32|   0|   32|          0|
    |S4_y_addr4_reg_510   |  32|   0|   32|          0|
    |ap_CS_fsm            |  24|   0|   24|          0|
    |i_5_reg_451          |   5|   0|    5|          0|
    |i_reg_103            |   5|   0|    5|          0|
    |j_reg_114            |   4|   0|    4|          0|
    |k_6_reg_515          |   4|   0|    4|          0|
    |k_reg_126            |   4|   0|    4|          0|
    |reg_147              |  32|   0|   32|          0|
    |reg_154              |  32|   0|   32|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 346|   0|  351|          5|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------+-----+-----+------------+------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | dateport_S4_pool | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | dateport_S4_pool | return value |
|ap_start       |  in |    1| ap_ctrl_hs | dateport_S4_pool | return value |
|ap_done        | out |    1| ap_ctrl_hs | dateport_S4_pool | return value |
|ap_idle        | out |    1| ap_ctrl_hs | dateport_S4_pool | return value |
|ap_ready       | out |    1| ap_ctrl_hs | dateport_S4_pool | return value |
|C3_y_address0  | out |   11|  ap_memory |       C3_y       |     array    |
|C3_y_ce0       | out |    1|  ap_memory |       C3_y       |     array    |
|C3_y_q0        |  in |   32|  ap_memory |       C3_y       |     array    |
|C3_y_address1  | out |   11|  ap_memory |       C3_y       |     array    |
|C3_y_ce1       | out |    1|  ap_memory |       C3_y       |     array    |
|C3_y_q1        |  in |   32|  ap_memory |       C3_y       |     array    |
|S4_y_address0  | out |    9|  ap_memory |       S4_y       |     array    |
|S4_y_ce0       | out |    1|  ap_memory |       S4_y       |     array    |
|S4_y_we0       | out |    1|  ap_memory |       S4_y       |     array    |
|S4_y_d0        | out |   32|  ap_memory |       S4_y       |     array    |
+---------------+-----+-----+------------+------------------+--------------+

