{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1558729186565 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558729186565 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 15:19:46 2019 " "Processing started: Fri May 24 15:19:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558729186565 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1558729186565 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pruebaRegFile -c pruebaRegFile " "Command: quartus_map --read_settings_files=on --write_settings_files=off pruebaRegFile -c pruebaRegFile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1558729186565 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1558729187098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/divisor/divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/divisor/divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divisor-Behaviour " "Found design unit 1: Divisor-Behaviour" {  } { { "../Divisor/Divisor.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Divisor/Divisor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558729187518 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divisor " "Found entity 1: Divisor" {  } { { "../Divisor/Divisor.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Divisor/Divisor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558729187518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558729187518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/regfile/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/regfile/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-arch_RegFile " "Found design unit 1: RegFile-arch_RegFile" {  } { { "../RegFile/RegFile.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/RegFile/RegFile.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558729187520 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "../RegFile/RegFile.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/RegFile/RegFile.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558729187520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558729187520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pruebaregfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pruebaregfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pruebaRegFile-arch_pruebaRegFile " "Found design unit 1: pruebaRegFile-arch_pruebaRegFile" {  } { { "pruebaRegFile.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaRegFile/pruebaRegFile.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558729187522 ""} { "Info" "ISGN_ENTITY_NAME" "1 pruebaRegFile " "Found entity 1: pruebaRegFile" {  } { { "pruebaRegFile.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaRegFile/pruebaRegFile.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558729187522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558729187522 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pruebaRegFile " "Elaborating entity \"pruebaRegFile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1558729187568 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "regA 27 32 pruebaRegFile.vhd(105) " "VHDL Incomplete Partial Association warning at pruebaRegFile.vhd(105): port or argument \"regA\" has 27/32 unassociated elements" {  } { { "pruebaRegFile.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaRegFile/pruebaRegFile.vhd" 105 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1558729187570 "|pruebaRegFile"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "regB 27 32 pruebaRegFile.vhd(105) " "VHDL Incomplete Partial Association warning at pruebaRegFile.vhd(105): port or argument \"regB\" has 27/32 unassociated elements" {  } { { "pruebaRegFile.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaRegFile/pruebaRegFile.vhd" 105 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1558729187570 "|pruebaRegFile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor Divisor:clock " "Elaborating entity \"Divisor\" for hierarchy \"Divisor:clock\"" {  } { { "pruebaRegFile.vhd" "clock" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaRegFile/pruebaRegFile.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558729187580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RegFile:pruebaReg " "Elaborating entity \"RegFile\" for hierarchy \"RegFile:pruebaReg\"" {  } { { "pruebaRegFile.vhd" "pruebaReg" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaRegFile/pruebaRegFile.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558729187587 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RegFile:pruebaReg\|array_reg " "RAM logic \"RegFile:pruebaReg\|array_reg\" is uninferred due to asynchronous read logic" {  } { { "../RegFile/RegFile.vhd" "array_reg" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/RegFile/RegFile.vhd" 33 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1558729187672 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1558729187672 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sRegA\[0\] GND " "Pin \"sRegA\[0\]\" is stuck at GND" {  } { { "pruebaRegFile.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaRegFile/pruebaRegFile.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558729187891 "|pruebaRegFile|sRegA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sRegA\[1\] GND " "Pin \"sRegA\[1\]\" is stuck at GND" {  } { { "pruebaRegFile.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaRegFile/pruebaRegFile.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558729187891 "|pruebaRegFile|sRegA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sRegA\[2\] GND " "Pin \"sRegA\[2\]\" is stuck at GND" {  } { { "pruebaRegFile.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaRegFile/pruebaRegFile.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558729187891 "|pruebaRegFile|sRegA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sRegA\[3\] GND " "Pin \"sRegA\[3\]\" is stuck at GND" {  } { { "pruebaRegFile.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaRegFile/pruebaRegFile.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558729187891 "|pruebaRegFile|sRegA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sRegA\[4\] GND " "Pin \"sRegA\[4\]\" is stuck at GND" {  } { { "pruebaRegFile.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaRegFile/pruebaRegFile.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558729187891 "|pruebaRegFile|sRegA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sRegB\[0\] GND " "Pin \"sRegB\[0\]\" is stuck at GND" {  } { { "pruebaRegFile.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaRegFile/pruebaRegFile.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558729187891 "|pruebaRegFile|sRegB[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sRegB\[1\] GND " "Pin \"sRegB\[1\]\" is stuck at GND" {  } { { "pruebaRegFile.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaRegFile/pruebaRegFile.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558729187891 "|pruebaRegFile|sRegB[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sRegB\[2\] GND " "Pin \"sRegB\[2\]\" is stuck at GND" {  } { { "pruebaRegFile.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaRegFile/pruebaRegFile.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558729187891 "|pruebaRegFile|sRegB[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sRegB\[3\] GND " "Pin \"sRegB\[3\]\" is stuck at GND" {  } { { "pruebaRegFile.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaRegFile/pruebaRegFile.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558729187891 "|pruebaRegFile|sRegB[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sRegB\[4\] GND " "Pin \"sRegB\[4\]\" is stuck at GND" {  } { { "pruebaRegFile.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaRegFile/pruebaRegFile.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558729187891 "|pruebaRegFile|sRegB[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1558729187891 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1037 " "1037 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1558729187899 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1558729188000 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558729188000 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sClk " "No output dependent on input pin \"sClk\"" {  } { { "pruebaRegFile.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaRegFile/pruebaRegFile.vhd" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558729188037 "|pruebaRegFile|sClk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1558729188037 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1558729188037 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1558729188037 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1558729188037 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4661 " "Peak virtual memory: 4661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558729188061 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 15:19:48 2019 " "Processing ended: Fri May 24 15:19:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558729188061 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558729188061 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558729188061 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558729188061 ""}
