WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500092 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5000092 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6251953 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 46 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6251953 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 46 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 9148332 heartbeat IPC: 2.411 cumulative IPC: 1.726 (Simulation time: 00 hr 01 min 02 sec)
Heartbeat CPU 0 instructions: 40000002 cycles: 15756598 heartbeat IPC: 1.513 cumulative IPC: 1.578 (Simulation time: 00 hr 01 min 35 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 22473329 heartbeat IPC: 1.489 cumulative IPC: 1.541 (Simulation time: 00 hr 02 min 09 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_923.champsimtrace.xz")
Heartbeat CPU 0 instructions: 60000004 cycles: 28550647 heartbeat IPC: 1.645 cumulative IPC: 1.57 (Simulation time: 00 hr 02 min 40 sec)
Heartbeat CPU 0 instructions: 70000000 cycles: 33951654 heartbeat IPC: 1.852 cumulative IPC: 1.625 (Simulation time: 00 hr 03 min 10 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 40392147 heartbeat IPC: 1.553 cumulative IPC: 1.611 (Simulation time: 00 hr 03 min 42 sec)
Heartbeat CPU 0 instructions: 90000004 cycles: 46517628 heartbeat IPC: 1.633 cumulative IPC: 1.614 (Simulation time: 00 hr 04 min 14 sec)
Heartbeat CPU 0 instructions: 100000001 cycles: 53386797 heartbeat IPC: 1.456 cumulative IPC: 1.591 (Simulation time: 00 hr 04 min 48 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_923.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000000 cycles: 59700107 heartbeat IPC: 1.584 cumulative IPC: 1.59 (Simulation time: 00 hr 05 min 20 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 65248447 heartbeat IPC: 1.802 cumulative IPC: 1.61 (Simulation time: 00 hr 05 min 51 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 61815081 cumulative IPC: 1.618 (Simulation time: 00 hr 06 min 06 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 61815081 cumulative IPC: 1.618 (Simulation time: 00 hr 06 min 06 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_923.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.618 instructions: 100000001 cycles: 61815081
CPU 0 Branch Prediction Accuracy: 84.6% MPKI: 25.62 Average ROB Occupancy at Mispredict: 37.29
Branch type MPKI
BRANCH_DIRECT_JUMP: 1e-05
BRANCH_INDIRECT: 3.71
BRANCH_CONDITIONAL: 21.9
BRANCH_DIRECT_CALL: 1e-05
BRANCH_INDIRECT_CALL: 0.00041
BRANCH_RETURN: 4e-05

L1D TOTAL        ACCESS:   25217882 HIT:   23280423 MISS:    1937459
L1D LOAD         ACCESS:   13867615 HIT:   13023529 MISS:     844086
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   11348427 HIT:   10256420 MISS:    1092007
L1D TRANSLATION  ACCESS:       1840 HIT:        474 MISS:       1366
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 11.77 cycles
L1I TOTAL        ACCESS:      10942 HIT:      10642 MISS:        300
L1I LOAD         ACCESS:      10942 HIT:      10642 MISS:        300
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 75.57 cycles
L2C TOTAL        ACCESS:     785120 HIT:     605880 MISS:     179240
L2C LOAD         ACCESS:     225551 HIT:     171365 MISS:      54186
L2C RFO          ACCESS:     249241 HIT:     126922 MISS:     122319
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     308962 HIT:     306291 MISS:       2671
L2C TRANSLATION  ACCESS:       1366 HIT:       1302 MISS:         64
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 130.5 cycles
LLC TOTAL        ACCESS:     299557 HIT:      96009 MISS:     203548
LLC LOAD         ACCESS:      54186 HIT:       2811 MISS:      51375
LLC RFO          ACCESS:     122319 HIT:      40940 MISS:      81379
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     122988 HIT:      52239 MISS:      70749
LLC TRANSLATION  ACCESS:         64 HIT:         19 MISS:         45
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 96.87 cycles
cpu0_DTLB TOTAL        ACCESS:   23196258 HIT:   23176834 MISS:      19424
cpu0_DTLB LOAD         ACCESS:   23196258 HIT:   23176834 MISS:      19424
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.101 cycles
cpu0_ITLB TOTAL        ACCESS:       9597 HIT:       9091 MISS:        506
cpu0_ITLB LOAD         ACCESS:       9597 HIT:       9091 MISS:        506
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 3.978 cycles
cpu0_STLB TOTAL        ACCESS:       5348 HIT:       3512 MISS:       1836
cpu0_STLB LOAD         ACCESS:       5348 HIT:       3512 MISS:       1836
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 98.36 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      55334
  ROW_BUFFER_MISS:      77465
 AVG DBUS CONGESTED CYCLE: 3.802
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       8884
  FULL:      74363
