
../compcert-repos/prog2/0.10:     file format elf32-littlearm


Disassembly of section .init:

000106c0 <.init>:
   106c0:	push	{r3, lr}
   106c4:	bl	10764 <_start@@Base+0x3c>
   106c8:	pop	{r3, pc}

Disassembly of section .plt:

000106cc <printf@plt-0x14>:
   106cc:	push	{lr}		; (str lr, [sp, #-4]!)
   106d0:	ldr	lr, [pc, #4]	; 106dc <printf@plt-0x4>
   106d4:	add	lr, pc, lr
   106d8:	ldr	pc, [lr, #8]!
   106dc:	andeq	r0, r1, r4, lsr #18

000106e0 <printf@plt>:
   106e0:	add	ip, pc, #0, 12
   106e4:	add	ip, ip, #16, 20	; 0x10000
   106e8:	ldr	pc, [ip, #2340]!	; 0x924

000106ec <memcpy@plt>:
   106ec:	add	ip, pc, #0, 12
   106f0:	add	ip, ip, #16, 20	; 0x10000
   106f4:	ldr	pc, [ip, #2332]!	; 0x91c

000106f8 <__libc_start_main@plt>:
   106f8:	add	ip, pc, #0, 12
   106fc:	add	ip, ip, #16, 20	; 0x10000
   10700:	ldr	pc, [ip, #2324]!	; 0x914

00010704 <__gmon_start__@plt>:
   10704:	add	ip, pc, #0, 12
   10708:	add	ip, ip, #16, 20	; 0x10000
   1070c:	ldr	pc, [ip, #2316]!	; 0x90c

00010710 <__isoc99_scanf@plt>:
   10710:	add	ip, pc, #0, 12
   10714:	add	ip, ip, #16, 20	; 0x10000
   10718:	ldr	pc, [ip, #2308]!	; 0x904

0001071c <abort@plt>:
   1071c:	add	ip, pc, #0, 12
   10720:	add	ip, ip, #16, 20	; 0x10000
   10724:	ldr	pc, [ip, #2300]!	; 0x8fc

Disassembly of section .text:

00010728 <_start@@Base>:
   10728:	mov	fp, #0
   1072c:	mov	lr, #0
   10730:	pop	{r1}		; (ldr r1, [sp], #4)
   10734:	mov	r2, sp
   10738:	push	{r2}		; (str r2, [sp, #-4]!)
   1073c:	push	{r0}		; (str r0, [sp, #-4]!)
   10740:	ldr	ip, [pc, #16]	; 10758 <_start@@Base+0x30>
   10744:	push	{ip}		; (str ip, [sp, #-4]!)
   10748:	ldr	r0, [pc, #12]	; 1075c <_start@@Base+0x34>
   1074c:	ldr	r3, [pc, #12]	; 10760 <_start@@Base+0x38>
   10750:	bl	106f8 <__libc_start_main@plt>
   10754:	bl	1071c <abort@plt>
   10758:	andeq	r0, r1, r4, lsr #23
   1075c:	andeq	r0, r1, ip, lsr #21
   10760:	andeq	r0, r1, r4, asr #22
   10764:	ldr	r3, [pc, #20]	; 10780 <_start@@Base+0x58>
   10768:	ldr	r2, [pc, #20]	; 10784 <_start@@Base+0x5c>
   1076c:	add	r3, pc, r3
   10770:	ldr	r2, [r3, r2]
   10774:	cmp	r2, #0
   10778:	bxeq	lr
   1077c:	b	10704 <__gmon_start__@plt>
   10780:	andeq	r0, r1, ip, lsl #17
   10784:	andeq	r0, r0, r4, lsr #32
   10788:	ldr	r0, [pc, #24]	; 107a8 <_start@@Base+0x80>
   1078c:	ldr	r3, [pc, #24]	; 107ac <_start@@Base+0x84>
   10790:	cmp	r3, r0
   10794:	bxeq	lr
   10798:	ldr	r3, [pc, #16]	; 107b0 <_start@@Base+0x88>
   1079c:	cmp	r3, #0
   107a0:	bxeq	lr
   107a4:	bx	r3
   107a8:	andeq	r1, r2, r0, lsr r0
   107ac:	andeq	r1, r2, r0, lsr r0
   107b0:	andeq	r0, r0, r0
   107b4:	ldr	r0, [pc, #36]	; 107e0 <_start@@Base+0xb8>
   107b8:	ldr	r1, [pc, #36]	; 107e4 <_start@@Base+0xbc>
   107bc:	sub	r1, r1, r0
   107c0:	asr	r1, r1, #2
   107c4:	add	r1, r1, r1, lsr #31
   107c8:	asrs	r1, r1, #1
   107cc:	bxeq	lr
   107d0:	ldr	r3, [pc, #16]	; 107e8 <_start@@Base+0xc0>
   107d4:	cmp	r3, #0
   107d8:	bxeq	lr
   107dc:	bx	r3
   107e0:	andeq	r1, r2, r0, lsr r0
   107e4:	andeq	r1, r2, r0, lsr r0
   107e8:	andeq	r0, r0, r0
   107ec:	push	{r4, lr}
   107f0:	ldr	r4, [pc, #24]	; 10810 <_start@@Base+0xe8>
   107f4:	ldrb	r3, [r4]
   107f8:	cmp	r3, #0
   107fc:	popne	{r4, pc}
   10800:	bl	10788 <_start@@Base+0x60>
   10804:	mov	r3, #1
   10808:	strb	r3, [r4]
   1080c:	pop	{r4, pc}
   10810:	andeq	r1, r2, r0, lsr r0
   10814:	b	107b4 <_start@@Base+0x8c>

00010818 <nova_tarefa@@Base>:
   10818:	push	{fp, lr}
   1081c:	mov	fp, sp
   10820:	sub	sp, sp, #16
   10824:	str	r0, [sp, #8]
   10828:	ldr	r1, [sp, #8]
   1082c:	ldr	r0, [sp, #8]
   10830:	add	r2, r0, #30
   10834:	ldr	r0, [sp, #8]
   10838:	add	r3, r0, #60	; 0x3c
   1083c:	ldr	r0, [sp, #8]
   10840:	add	r0, r0, #64	; 0x40
   10844:	movw	ip, #2996	; 0xbb4
   10848:	movt	ip, #1
   1084c:	str	r0, [sp, #4]
   10850:	mov	r0, ip
   10854:	ldr	ip, [sp, #4]
   10858:	str	ip, [sp]
   1085c:	bl	10710 <__isoc99_scanf@plt>
   10860:	cmp	r0, #4
   10864:	bne	10874 <nova_tarefa@@Base+0x5c>
   10868:	movw	r0, #1
   1086c:	str	r0, [fp, #-4]
   10870:	b	1087c <nova_tarefa@@Base+0x64>
   10874:	movw	r0, #0
   10878:	str	r0, [fp, #-4]
   1087c:	ldr	r0, [fp, #-4]
   10880:	mov	sp, fp
   10884:	pop	{fp, pc}

00010888 <ler_tarefas@@Base>:
   10888:	push	{fp, lr}
   1088c:	mov	fp, sp
   10890:	sub	sp, sp, #16
   10894:	str	r0, [fp, #-4]
   10898:	movw	r0, #0
   1089c:	str	r0, [sp, #8]
   108a0:	ldr	r0, [fp, #-4]
   108a4:	ldr	r1, [sp, #8]
   108a8:	movw	r2, #68	; 0x44
   108ac:	mul	r1, r1, r2
   108b0:	add	r0, r0, r1
   108b4:	bl	10818 <nova_tarefa@@Base>
   108b8:	cmp	r0, #0
   108bc:	movw	r0, #0
   108c0:	str	r0, [sp, #4]
   108c4:	beq	108dc <ler_tarefas@@Base+0x54>
   108c8:	ldr	r0, [sp, #8]
   108cc:	cmp	r0, #100	; 0x64
   108d0:	movw	r0, #0
   108d4:	movlt	r0, #1
   108d8:	str	r0, [sp, #4]
   108dc:	ldr	r0, [sp, #4]
   108e0:	tst	r0, #1
   108e4:	beq	108f8 <ler_tarefas@@Base+0x70>
   108e8:	ldr	r0, [sp, #8]
   108ec:	add	r0, r0, #1
   108f0:	str	r0, [sp, #8]
   108f4:	b	108a0 <ler_tarefas@@Base+0x18>
   108f8:	ldr	r0, [sp, #8]
   108fc:	mov	sp, fp
   10900:	pop	{fp, pc}

00010904 <lista_tarefas@@Base>:
   10904:	push	{fp, lr}
   10908:	mov	fp, sp
   1090c:	sub	sp, sp, #32
   10910:	str	r0, [fp, #-4]
   10914:	str	r1, [fp, #-8]
   10918:	movw	r0, #0
   1091c:	str	r0, [fp, #-12]
   10920:	ldr	r0, [fp, #-12]
   10924:	ldr	r1, [fp, #-8]
   10928:	cmp	r0, r1
   1092c:	bge	109bc <lista_tarefas@@Base+0xb8>
   10930:	ldr	r0, [fp, #-4]
   10934:	ldr	r1, [fp, #-12]
   10938:	movw	r2, #68	; 0x44
   1093c:	mul	r1, r1, r2
   10940:	add	r1, r0, r1
   10944:	ldr	r0, [fp, #-4]
   10948:	ldr	r3, [fp, #-12]
   1094c:	mul	r3, r3, r2
   10950:	add	r0, r0, r3
   10954:	add	r0, r0, #30
   10958:	ldr	r3, [fp, #-4]
   1095c:	ldr	ip, [fp, #-12]
   10960:	mul	ip, ip, r2
   10964:	add	r3, r3, ip
   10968:	ldr	r3, [r3, #60]	; 0x3c
   1096c:	ldr	ip, [fp, #-4]
   10970:	ldr	lr, [fp, #-12]
   10974:	mul	r2, lr, r2
   10978:	add	r2, ip, r2
   1097c:	ldr	r2, [r2, #64]	; 0x40
   10980:	movw	ip, #3008	; 0xbc0
   10984:	movt	ip, #1
   10988:	str	r0, [sp, #16]
   1098c:	mov	r0, ip
   10990:	ldr	ip, [sp, #16]
   10994:	str	r2, [sp, #12]
   10998:	mov	r2, ip
   1099c:	ldr	lr, [sp, #12]
   109a0:	str	lr, [sp]
   109a4:	bl	106e0 <printf@plt>
   109a8:	str	r0, [sp, #8]
   109ac:	ldr	r0, [fp, #-12]
   109b0:	add	r0, r0, #1
   109b4:	str	r0, [fp, #-12]
   109b8:	b	10920 <lista_tarefas@@Base+0x1c>
   109bc:	mov	sp, fp
   109c0:	pop	{fp, pc}

000109c4 <analisa_tarefas@@Base>:
   109c4:	push	{fp, lr}
   109c8:	mov	fp, sp
   109cc:	sub	sp, sp, #24
   109d0:	str	r0, [fp, #-4]
   109d4:	str	r1, [fp, #-8]
   109d8:	str	r2, [sp, #12]
   109dc:	movw	r0, #0
   109e0:	str	r0, [sp, #4]
   109e4:	str	r0, [sp]
   109e8:	str	r0, [sp, #8]
   109ec:	ldr	r0, [sp, #8]
   109f0:	ldr	r1, [fp, #-8]
   109f4:	cmp	r0, r1
   109f8:	bge	10a88 <analisa_tarefas@@Base+0xc4>
   109fc:	ldr	r0, [fp, #-4]
   10a00:	ldr	r1, [sp, #8]
   10a04:	movw	r2, #68	; 0x44
   10a08:	mul	r1, r1, r2
   10a0c:	add	r0, r0, r1
   10a10:	ldr	r0, [r0, #60]	; 0x3c
   10a14:	ldr	r1, [sp, #4]
   10a18:	add	r0, r1, r0
   10a1c:	str	r0, [sp, #4]
   10a20:	ldr	r0, [fp, #-4]
   10a24:	ldr	r1, [sp, #8]
   10a28:	mul	r1, r1, r2
   10a2c:	add	r0, r0, r1
   10a30:	ldr	r0, [r0, #60]	; 0x3c
   10a34:	ldr	r1, [sp]
   10a38:	cmp	r0, r1
   10a3c:	ble	10a74 <analisa_tarefas@@Base+0xb0>
   10a40:	ldr	r0, [fp, #-4]
   10a44:	ldr	r1, [sp, #8]
   10a48:	movw	r2, #68	; 0x44
   10a4c:	mul	r1, r1, r2
   10a50:	add	r0, r0, r1
   10a54:	ldr	r0, [r0, #60]	; 0x3c
   10a58:	str	r0, [sp]
   10a5c:	ldr	r0, [sp, #12]
   10a60:	ldr	r1, [fp, #-4]
   10a64:	ldr	r3, [sp, #8]
   10a68:	mul	r3, r3, r2
   10a6c:	add	r1, r1, r3
   10a70:	bl	106ec <memcpy@plt>
   10a74:	b	10a78 <analisa_tarefas@@Base+0xb4>
   10a78:	ldr	r0, [sp, #8]
   10a7c:	add	r0, r0, #1
   10a80:	str	r0, [sp, #8]
   10a84:	b	109ec <analisa_tarefas@@Base+0x28>
   10a88:	ldr	r0, [sp, #4]
   10a8c:	vmov	s0, r0
   10a90:	vcvt.f32.s32	s0, s0
   10a94:	ldr	r0, [sp, #8]
   10a98:	vmov	s2, r0
   10a9c:	vcvt.f32.s32	s2, s2
   10aa0:	vdiv.f32	s0, s0, s2
   10aa4:	mov	sp, fp
   10aa8:	pop	{fp, pc}

00010aac <main@@Base>:
   10aac:	push	{r4, r5, fp, lr}
   10ab0:	add	fp, sp, #8
   10ab4:	sub	sp, sp, #744	; 0x2e8
   10ab8:	sub	sp, sp, #6144	; 0x1800
   10abc:	add	r0, sp, #84	; 0x54
   10ac0:	bl	10888 <ler_tarefas@@Base>
   10ac4:	add	lr, sp, #84	; 0x54
   10ac8:	str	r0, [fp, #-12]
   10acc:	ldr	r1, [fp, #-12]
   10ad0:	mov	r0, lr
   10ad4:	bl	10904 <lista_tarefas@@Base>
   10ad8:	ldr	r1, [fp, #-12]
   10adc:	movw	r0, #3021	; 0xbcd
   10ae0:	movt	r0, #1
   10ae4:	bl	106e0 <printf@plt>
   10ae8:	add	r1, sp, #84	; 0x54
   10aec:	ldr	lr, [fp, #-12]
   10af0:	str	r0, [sp, #12]
   10af4:	mov	r0, r1
   10af8:	mov	r1, lr
   10afc:	add	r2, sp, #16
   10b00:	bl	109c4 <analisa_tarefas@@Base>
   10b04:	vcvt.f64.f32	d16, s0
   10b08:	movw	r0, #3051	; 0xbeb
   10b0c:	movt	r0, #1
   10b10:	vmov	r2, r3, d16
   10b14:	bl	106e0 <printf@plt>
   10b18:	add	r1, sp, #16
   10b1c:	movw	r2, #3085	; 0xc0d
   10b20:	movt	r2, #1
   10b24:	str	r0, [sp, #8]
   10b28:	mov	r0, r2
   10b2c:	bl	106e0 <printf@plt>
   10b30:	movw	r1, #0
   10b34:	str	r0, [sp, #4]
   10b38:	mov	r0, r1
   10b3c:	sub	sp, fp, #8
   10b40:	pop	{r4, r5, fp, pc}

00010b44 <__libc_csu_init@@Base>:
   10b44:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   10b48:	mov	r7, r0
   10b4c:	ldr	r6, [pc, #72]	; 10b9c <__libc_csu_init@@Base+0x58>
   10b50:	ldr	r5, [pc, #72]	; 10ba0 <__libc_csu_init@@Base+0x5c>
   10b54:	add	r6, pc, r6
   10b58:	add	r5, pc, r5
   10b5c:	sub	r6, r6, r5
   10b60:	mov	r8, r1
   10b64:	mov	r9, r2
   10b68:	bl	106c0 <printf@plt-0x20>
   10b6c:	asrs	r6, r6, #2
   10b70:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   10b74:	mov	r4, #0
   10b78:	add	r4, r4, #1
   10b7c:	ldr	r3, [r5], #4
   10b80:	mov	r2, r9
   10b84:	mov	r1, r8
   10b88:	mov	r0, r7
   10b8c:	blx	r3
   10b90:	cmp	r6, r4
   10b94:	bne	10b78 <__libc_csu_init@@Base+0x34>
   10b98:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   10b9c:			; <UNDEFINED> instruction: 0x000103b0
   10ba0:	andeq	r0, r1, r8, lsr #7

00010ba4 <__libc_csu_fini@@Base>:
   10ba4:	bx	lr

Disassembly of section .fini:

00010ba8 <.fini>:
   10ba8:	push	{r3, lr}
   10bac:	pop	{r3, pc}
