
stm32world_pwm3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000047f0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000280  08004980  08004980  00005980  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004c00  08004c00  00006088  2**0
                  CONTENTS
  4 .ARM          00000008  08004c00  08004c00  00005c00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004c08  08004c08  00006088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004c08  08004c08  00005c08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004c0c  08004c0c  00005c0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000088  20000000  08004c10  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00006088  2**0
                  CONTENTS
 10 .bss          00000214  20000088  20000088  00006088  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  2000029c  2000029c  00006088  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00006088  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011cbb  00000000  00000000  000060b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000022bc  00000000  00000000  00017d73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 000098e3  00000000  00000000  0001a02f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000b50  00000000  00000000  00023918  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000eb1  00000000  00000000  00024468  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0001ff44  00000000  00000000  00025319  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000131ac  00000000  00000000  0004525d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000c283b  00000000  00000000  00058409  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  0011ac44  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00002ad8  00000000  00000000  0011ac88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000055  00000000  00000000  0011d760  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000088 	.word	0x20000088
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004968 	.word	0x08004968

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	08004968 	.word	0x08004968

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_dmul>:
 8000270:	b570      	push	{r4, r5, r6, lr}
 8000272:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000276:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800027a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800027e:	bf1d      	ittte	ne
 8000280:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000284:	ea94 0f0c 	teqne	r4, ip
 8000288:	ea95 0f0c 	teqne	r5, ip
 800028c:	f000 f8de 	bleq	800044c <__aeabi_dmul+0x1dc>
 8000290:	442c      	add	r4, r5
 8000292:	ea81 0603 	eor.w	r6, r1, r3
 8000296:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800029a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800029e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002a2:	bf18      	it	ne
 80002a4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002ac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80002b0:	d038      	beq.n	8000324 <__aeabi_dmul+0xb4>
 80002b2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002b6:	f04f 0500 	mov.w	r5, #0
 80002ba:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002be:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80002c2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002c6:	f04f 0600 	mov.w	r6, #0
 80002ca:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002ce:	f09c 0f00 	teq	ip, #0
 80002d2:	bf18      	it	ne
 80002d4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002d8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80002dc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80002e0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80002e4:	d204      	bcs.n	80002f0 <__aeabi_dmul+0x80>
 80002e6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002ea:	416d      	adcs	r5, r5
 80002ec:	eb46 0606 	adc.w	r6, r6, r6
 80002f0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80002f4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002f8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002fc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000300:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000304:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000308:	bf88      	it	hi
 800030a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800030e:	d81e      	bhi.n	800034e <__aeabi_dmul+0xde>
 8000310:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000314:	bf08      	it	eq
 8000316:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800031a:	f150 0000 	adcs.w	r0, r0, #0
 800031e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000322:	bd70      	pop	{r4, r5, r6, pc}
 8000324:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000328:	ea46 0101 	orr.w	r1, r6, r1
 800032c:	ea40 0002 	orr.w	r0, r0, r2
 8000330:	ea81 0103 	eor.w	r1, r1, r3
 8000334:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000338:	bfc2      	ittt	gt
 800033a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800033e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000342:	bd70      	popgt	{r4, r5, r6, pc}
 8000344:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000348:	f04f 0e00 	mov.w	lr, #0
 800034c:	3c01      	subs	r4, #1
 800034e:	f300 80ab 	bgt.w	80004a8 <__aeabi_dmul+0x238>
 8000352:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000356:	bfde      	ittt	le
 8000358:	2000      	movle	r0, #0
 800035a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800035e:	bd70      	pople	{r4, r5, r6, pc}
 8000360:	f1c4 0400 	rsb	r4, r4, #0
 8000364:	3c20      	subs	r4, #32
 8000366:	da35      	bge.n	80003d4 <__aeabi_dmul+0x164>
 8000368:	340c      	adds	r4, #12
 800036a:	dc1b      	bgt.n	80003a4 <__aeabi_dmul+0x134>
 800036c:	f104 0414 	add.w	r4, r4, #20
 8000370:	f1c4 0520 	rsb	r5, r4, #32
 8000374:	fa00 f305 	lsl.w	r3, r0, r5
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f205 	lsl.w	r2, r1, r5
 8000380:	ea40 0002 	orr.w	r0, r0, r2
 8000384:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000388:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800038c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000390:	fa21 f604 	lsr.w	r6, r1, r4
 8000394:	eb42 0106 	adc.w	r1, r2, r6
 8000398:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800039c:	bf08      	it	eq
 800039e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003a2:	bd70      	pop	{r4, r5, r6, pc}
 80003a4:	f1c4 040c 	rsb	r4, r4, #12
 80003a8:	f1c4 0520 	rsb	r5, r4, #32
 80003ac:	fa00 f304 	lsl.w	r3, r0, r4
 80003b0:	fa20 f005 	lsr.w	r0, r0, r5
 80003b4:	fa01 f204 	lsl.w	r2, r1, r4
 80003b8:	ea40 0002 	orr.w	r0, r0, r2
 80003bc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003c0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003c4:	f141 0100 	adc.w	r1, r1, #0
 80003c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003cc:	bf08      	it	eq
 80003ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003d2:	bd70      	pop	{r4, r5, r6, pc}
 80003d4:	f1c4 0520 	rsb	r5, r4, #32
 80003d8:	fa00 f205 	lsl.w	r2, r0, r5
 80003dc:	ea4e 0e02 	orr.w	lr, lr, r2
 80003e0:	fa20 f304 	lsr.w	r3, r0, r4
 80003e4:	fa01 f205 	lsl.w	r2, r1, r5
 80003e8:	ea43 0302 	orr.w	r3, r3, r2
 80003ec:	fa21 f004 	lsr.w	r0, r1, r4
 80003f0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003f4:	fa21 f204 	lsr.w	r2, r1, r4
 80003f8:	ea20 0002 	bic.w	r0, r0, r2
 80003fc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000400:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000404:	bf08      	it	eq
 8000406:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800040a:	bd70      	pop	{r4, r5, r6, pc}
 800040c:	f094 0f00 	teq	r4, #0
 8000410:	d10f      	bne.n	8000432 <__aeabi_dmul+0x1c2>
 8000412:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000416:	0040      	lsls	r0, r0, #1
 8000418:	eb41 0101 	adc.w	r1, r1, r1
 800041c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000420:	bf08      	it	eq
 8000422:	3c01      	subeq	r4, #1
 8000424:	d0f7      	beq.n	8000416 <__aeabi_dmul+0x1a6>
 8000426:	ea41 0106 	orr.w	r1, r1, r6
 800042a:	f095 0f00 	teq	r5, #0
 800042e:	bf18      	it	ne
 8000430:	4770      	bxne	lr
 8000432:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000436:	0052      	lsls	r2, r2, #1
 8000438:	eb43 0303 	adc.w	r3, r3, r3
 800043c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000440:	bf08      	it	eq
 8000442:	3d01      	subeq	r5, #1
 8000444:	d0f7      	beq.n	8000436 <__aeabi_dmul+0x1c6>
 8000446:	ea43 0306 	orr.w	r3, r3, r6
 800044a:	4770      	bx	lr
 800044c:	ea94 0f0c 	teq	r4, ip
 8000450:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000454:	bf18      	it	ne
 8000456:	ea95 0f0c 	teqne	r5, ip
 800045a:	d00c      	beq.n	8000476 <__aeabi_dmul+0x206>
 800045c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000460:	bf18      	it	ne
 8000462:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000466:	d1d1      	bne.n	800040c <__aeabi_dmul+0x19c>
 8000468:	ea81 0103 	eor.w	r1, r1, r3
 800046c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000470:	f04f 0000 	mov.w	r0, #0
 8000474:	bd70      	pop	{r4, r5, r6, pc}
 8000476:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800047a:	bf06      	itte	eq
 800047c:	4610      	moveq	r0, r2
 800047e:	4619      	moveq	r1, r3
 8000480:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000484:	d019      	beq.n	80004ba <__aeabi_dmul+0x24a>
 8000486:	ea94 0f0c 	teq	r4, ip
 800048a:	d102      	bne.n	8000492 <__aeabi_dmul+0x222>
 800048c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000490:	d113      	bne.n	80004ba <__aeabi_dmul+0x24a>
 8000492:	ea95 0f0c 	teq	r5, ip
 8000496:	d105      	bne.n	80004a4 <__aeabi_dmul+0x234>
 8000498:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800049c:	bf1c      	itt	ne
 800049e:	4610      	movne	r0, r2
 80004a0:	4619      	movne	r1, r3
 80004a2:	d10a      	bne.n	80004ba <__aeabi_dmul+0x24a>
 80004a4:	ea81 0103 	eor.w	r1, r1, r3
 80004a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004ac:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004b4:	f04f 0000 	mov.w	r0, #0
 80004b8:	bd70      	pop	{r4, r5, r6, pc}
 80004ba:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004be:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80004c2:	bd70      	pop	{r4, r5, r6, pc}

080004c4 <__aeabi_drsub>:
 80004c4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80004c8:	e002      	b.n	80004d0 <__adddf3>
 80004ca:	bf00      	nop

080004cc <__aeabi_dsub>:
 80004cc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080004d0 <__adddf3>:
 80004d0:	b530      	push	{r4, r5, lr}
 80004d2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004d6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004da:	ea94 0f05 	teq	r4, r5
 80004de:	bf08      	it	eq
 80004e0:	ea90 0f02 	teqeq	r0, r2
 80004e4:	bf1f      	itttt	ne
 80004e6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004ea:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004ee:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80004f2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f6:	f000 80e2 	beq.w	80006be <__adddf3+0x1ee>
 80004fa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004fe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000502:	bfb8      	it	lt
 8000504:	426d      	neglt	r5, r5
 8000506:	dd0c      	ble.n	8000522 <__adddf3+0x52>
 8000508:	442c      	add	r4, r5
 800050a:	ea80 0202 	eor.w	r2, r0, r2
 800050e:	ea81 0303 	eor.w	r3, r1, r3
 8000512:	ea82 0000 	eor.w	r0, r2, r0
 8000516:	ea83 0101 	eor.w	r1, r3, r1
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	2d36      	cmp	r5, #54	@ 0x36
 8000524:	bf88      	it	hi
 8000526:	bd30      	pophi	{r4, r5, pc}
 8000528:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800052c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000530:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000534:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000538:	d002      	beq.n	8000540 <__adddf3+0x70>
 800053a:	4240      	negs	r0, r0
 800053c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000540:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000544:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000548:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800054c:	d002      	beq.n	8000554 <__adddf3+0x84>
 800054e:	4252      	negs	r2, r2
 8000550:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000554:	ea94 0f05 	teq	r4, r5
 8000558:	f000 80a7 	beq.w	80006aa <__adddf3+0x1da>
 800055c:	f1a4 0401 	sub.w	r4, r4, #1
 8000560:	f1d5 0e20 	rsbs	lr, r5, #32
 8000564:	db0d      	blt.n	8000582 <__adddf3+0xb2>
 8000566:	fa02 fc0e 	lsl.w	ip, r2, lr
 800056a:	fa22 f205 	lsr.w	r2, r2, r5
 800056e:	1880      	adds	r0, r0, r2
 8000570:	f141 0100 	adc.w	r1, r1, #0
 8000574:	fa03 f20e 	lsl.w	r2, r3, lr
 8000578:	1880      	adds	r0, r0, r2
 800057a:	fa43 f305 	asr.w	r3, r3, r5
 800057e:	4159      	adcs	r1, r3
 8000580:	e00e      	b.n	80005a0 <__adddf3+0xd0>
 8000582:	f1a5 0520 	sub.w	r5, r5, #32
 8000586:	f10e 0e20 	add.w	lr, lr, #32
 800058a:	2a01      	cmp	r2, #1
 800058c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000590:	bf28      	it	cs
 8000592:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000596:	fa43 f305 	asr.w	r3, r3, r5
 800059a:	18c0      	adds	r0, r0, r3
 800059c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	d507      	bpl.n	80005b6 <__adddf3+0xe6>
 80005a6:	f04f 0e00 	mov.w	lr, #0
 80005aa:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ae:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005b2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005b6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80005ba:	d31b      	bcc.n	80005f4 <__adddf3+0x124>
 80005bc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80005c0:	d30c      	bcc.n	80005dc <__adddf3+0x10c>
 80005c2:	0849      	lsrs	r1, r1, #1
 80005c4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005c8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005cc:	f104 0401 	add.w	r4, r4, #1
 80005d0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005d4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80005d8:	f080 809a 	bcs.w	8000710 <__adddf3+0x240>
 80005dc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80005e0:	bf08      	it	eq
 80005e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005e6:	f150 0000 	adcs.w	r0, r0, #0
 80005ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ee:	ea41 0105 	orr.w	r1, r1, r5
 80005f2:	bd30      	pop	{r4, r5, pc}
 80005f4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005f8:	4140      	adcs	r0, r0
 80005fa:	eb41 0101 	adc.w	r1, r1, r1
 80005fe:	3c01      	subs	r4, #1
 8000600:	bf28      	it	cs
 8000602:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000606:	d2e9      	bcs.n	80005dc <__adddf3+0x10c>
 8000608:	f091 0f00 	teq	r1, #0
 800060c:	bf04      	itt	eq
 800060e:	4601      	moveq	r1, r0
 8000610:	2000      	moveq	r0, #0
 8000612:	fab1 f381 	clz	r3, r1
 8000616:	bf08      	it	eq
 8000618:	3320      	addeq	r3, #32
 800061a:	f1a3 030b 	sub.w	r3, r3, #11
 800061e:	f1b3 0220 	subs.w	r2, r3, #32
 8000622:	da0c      	bge.n	800063e <__adddf3+0x16e>
 8000624:	320c      	adds	r2, #12
 8000626:	dd08      	ble.n	800063a <__adddf3+0x16a>
 8000628:	f102 0c14 	add.w	ip, r2, #20
 800062c:	f1c2 020c 	rsb	r2, r2, #12
 8000630:	fa01 f00c 	lsl.w	r0, r1, ip
 8000634:	fa21 f102 	lsr.w	r1, r1, r2
 8000638:	e00c      	b.n	8000654 <__adddf3+0x184>
 800063a:	f102 0214 	add.w	r2, r2, #20
 800063e:	bfd8      	it	le
 8000640:	f1c2 0c20 	rsble	ip, r2, #32
 8000644:	fa01 f102 	lsl.w	r1, r1, r2
 8000648:	fa20 fc0c 	lsr.w	ip, r0, ip
 800064c:	bfdc      	itt	le
 800064e:	ea41 010c 	orrle.w	r1, r1, ip
 8000652:	4090      	lslle	r0, r2
 8000654:	1ae4      	subs	r4, r4, r3
 8000656:	bfa2      	ittt	ge
 8000658:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800065c:	4329      	orrge	r1, r5
 800065e:	bd30      	popge	{r4, r5, pc}
 8000660:	ea6f 0404 	mvn.w	r4, r4
 8000664:	3c1f      	subs	r4, #31
 8000666:	da1c      	bge.n	80006a2 <__adddf3+0x1d2>
 8000668:	340c      	adds	r4, #12
 800066a:	dc0e      	bgt.n	800068a <__adddf3+0x1ba>
 800066c:	f104 0414 	add.w	r4, r4, #20
 8000670:	f1c4 0220 	rsb	r2, r4, #32
 8000674:	fa20 f004 	lsr.w	r0, r0, r4
 8000678:	fa01 f302 	lsl.w	r3, r1, r2
 800067c:	ea40 0003 	orr.w	r0, r0, r3
 8000680:	fa21 f304 	lsr.w	r3, r1, r4
 8000684:	ea45 0103 	orr.w	r1, r5, r3
 8000688:	bd30      	pop	{r4, r5, pc}
 800068a:	f1c4 040c 	rsb	r4, r4, #12
 800068e:	f1c4 0220 	rsb	r2, r4, #32
 8000692:	fa20 f002 	lsr.w	r0, r0, r2
 8000696:	fa01 f304 	lsl.w	r3, r1, r4
 800069a:	ea40 0003 	orr.w	r0, r0, r3
 800069e:	4629      	mov	r1, r5
 80006a0:	bd30      	pop	{r4, r5, pc}
 80006a2:	fa21 f004 	lsr.w	r0, r1, r4
 80006a6:	4629      	mov	r1, r5
 80006a8:	bd30      	pop	{r4, r5, pc}
 80006aa:	f094 0f00 	teq	r4, #0
 80006ae:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80006b2:	bf06      	itte	eq
 80006b4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80006b8:	3401      	addeq	r4, #1
 80006ba:	3d01      	subne	r5, #1
 80006bc:	e74e      	b.n	800055c <__adddf3+0x8c>
 80006be:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006c2:	bf18      	it	ne
 80006c4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006c8:	d029      	beq.n	800071e <__adddf3+0x24e>
 80006ca:	ea94 0f05 	teq	r4, r5
 80006ce:	bf08      	it	eq
 80006d0:	ea90 0f02 	teqeq	r0, r2
 80006d4:	d005      	beq.n	80006e2 <__adddf3+0x212>
 80006d6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006da:	bf04      	itt	eq
 80006dc:	4619      	moveq	r1, r3
 80006de:	4610      	moveq	r0, r2
 80006e0:	bd30      	pop	{r4, r5, pc}
 80006e2:	ea91 0f03 	teq	r1, r3
 80006e6:	bf1e      	ittt	ne
 80006e8:	2100      	movne	r1, #0
 80006ea:	2000      	movne	r0, #0
 80006ec:	bd30      	popne	{r4, r5, pc}
 80006ee:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80006f2:	d105      	bne.n	8000700 <__adddf3+0x230>
 80006f4:	0040      	lsls	r0, r0, #1
 80006f6:	4149      	adcs	r1, r1
 80006f8:	bf28      	it	cs
 80006fa:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80006fe:	bd30      	pop	{r4, r5, pc}
 8000700:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000704:	bf3c      	itt	cc
 8000706:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800070a:	bd30      	popcc	{r4, r5, pc}
 800070c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000710:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000714:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000718:	f04f 0000 	mov.w	r0, #0
 800071c:	bd30      	pop	{r4, r5, pc}
 800071e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000722:	bf1a      	itte	ne
 8000724:	4619      	movne	r1, r3
 8000726:	4610      	movne	r0, r2
 8000728:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800072c:	bf1c      	itt	ne
 800072e:	460b      	movne	r3, r1
 8000730:	4602      	movne	r2, r0
 8000732:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000736:	bf06      	itte	eq
 8000738:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800073c:	ea91 0f03 	teqeq	r1, r3
 8000740:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000744:	bd30      	pop	{r4, r5, pc}
 8000746:	bf00      	nop

08000748 <__aeabi_ui2d>:
 8000748:	f090 0f00 	teq	r0, #0
 800074c:	bf04      	itt	eq
 800074e:	2100      	moveq	r1, #0
 8000750:	4770      	bxeq	lr
 8000752:	b530      	push	{r4, r5, lr}
 8000754:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000758:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800075c:	f04f 0500 	mov.w	r5, #0
 8000760:	f04f 0100 	mov.w	r1, #0
 8000764:	e750      	b.n	8000608 <__adddf3+0x138>
 8000766:	bf00      	nop

08000768 <__aeabi_i2d>:
 8000768:	f090 0f00 	teq	r0, #0
 800076c:	bf04      	itt	eq
 800076e:	2100      	moveq	r1, #0
 8000770:	4770      	bxeq	lr
 8000772:	b530      	push	{r4, r5, lr}
 8000774:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000778:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800077c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000780:	bf48      	it	mi
 8000782:	4240      	negmi	r0, r0
 8000784:	f04f 0100 	mov.w	r1, #0
 8000788:	e73e      	b.n	8000608 <__adddf3+0x138>
 800078a:	bf00      	nop

0800078c <__aeabi_f2d>:
 800078c:	0042      	lsls	r2, r0, #1
 800078e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000792:	ea4f 0131 	mov.w	r1, r1, rrx
 8000796:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800079a:	bf1f      	itttt	ne
 800079c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007a0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007a4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007a8:	4770      	bxne	lr
 80007aa:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007ae:	bf08      	it	eq
 80007b0:	4770      	bxeq	lr
 80007b2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80007b6:	bf04      	itt	eq
 80007b8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80007bc:	4770      	bxeq	lr
 80007be:	b530      	push	{r4, r5, lr}
 80007c0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80007c4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80007c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	e71c      	b.n	8000608 <__adddf3+0x138>
 80007ce:	bf00      	nop

080007d0 <__aeabi_ul2d>:
 80007d0:	ea50 0201 	orrs.w	r2, r0, r1
 80007d4:	bf08      	it	eq
 80007d6:	4770      	bxeq	lr
 80007d8:	b530      	push	{r4, r5, lr}
 80007da:	f04f 0500 	mov.w	r5, #0
 80007de:	e00a      	b.n	80007f6 <__aeabi_l2d+0x16>

080007e0 <__aeabi_l2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80007ee:	d502      	bpl.n	80007f6 <__aeabi_l2d+0x16>
 80007f0:	4240      	negs	r0, r0
 80007f2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007f6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007fa:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007fe:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000802:	f43f aed8 	beq.w	80005b6 <__adddf3+0xe6>
 8000806:	f04f 0203 	mov.w	r2, #3
 800080a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800080e:	bf18      	it	ne
 8000810:	3203      	addne	r2, #3
 8000812:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000816:	bf18      	it	ne
 8000818:	3203      	addne	r2, #3
 800081a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800081e:	f1c2 0320 	rsb	r3, r2, #32
 8000822:	fa00 fc03 	lsl.w	ip, r0, r3
 8000826:	fa20 f002 	lsr.w	r0, r0, r2
 800082a:	fa01 fe03 	lsl.w	lr, r1, r3
 800082e:	ea40 000e 	orr.w	r0, r0, lr
 8000832:	fa21 f102 	lsr.w	r1, r1, r2
 8000836:	4414      	add	r4, r2
 8000838:	e6bd      	b.n	80005b6 <__adddf3+0xe6>
 800083a:	bf00      	nop

0800083c <__gedf2>:
 800083c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000840:	e006      	b.n	8000850 <__cmpdf2+0x4>
 8000842:	bf00      	nop

08000844 <__ledf2>:
 8000844:	f04f 0c01 	mov.w	ip, #1
 8000848:	e002      	b.n	8000850 <__cmpdf2+0x4>
 800084a:	bf00      	nop

0800084c <__cmpdf2>:
 800084c:	f04f 0c01 	mov.w	ip, #1
 8000850:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000854:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000858:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800085c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000860:	bf18      	it	ne
 8000862:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000866:	d01b      	beq.n	80008a0 <__cmpdf2+0x54>
 8000868:	b001      	add	sp, #4
 800086a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800086e:	bf0c      	ite	eq
 8000870:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000874:	ea91 0f03 	teqne	r1, r3
 8000878:	bf02      	ittt	eq
 800087a:	ea90 0f02 	teqeq	r0, r2
 800087e:	2000      	moveq	r0, #0
 8000880:	4770      	bxeq	lr
 8000882:	f110 0f00 	cmn.w	r0, #0
 8000886:	ea91 0f03 	teq	r1, r3
 800088a:	bf58      	it	pl
 800088c:	4299      	cmppl	r1, r3
 800088e:	bf08      	it	eq
 8000890:	4290      	cmpeq	r0, r2
 8000892:	bf2c      	ite	cs
 8000894:	17d8      	asrcs	r0, r3, #31
 8000896:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800089a:	f040 0001 	orr.w	r0, r0, #1
 800089e:	4770      	bx	lr
 80008a0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80008a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80008a8:	d102      	bne.n	80008b0 <__cmpdf2+0x64>
 80008aa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80008ae:	d107      	bne.n	80008c0 <__cmpdf2+0x74>
 80008b0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80008b4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80008b8:	d1d6      	bne.n	8000868 <__cmpdf2+0x1c>
 80008ba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80008be:	d0d3      	beq.n	8000868 <__cmpdf2+0x1c>
 80008c0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80008c4:	4770      	bx	lr
 80008c6:	bf00      	nop

080008c8 <__aeabi_cdrcmple>:
 80008c8:	4684      	mov	ip, r0
 80008ca:	4610      	mov	r0, r2
 80008cc:	4662      	mov	r2, ip
 80008ce:	468c      	mov	ip, r1
 80008d0:	4619      	mov	r1, r3
 80008d2:	4663      	mov	r3, ip
 80008d4:	e000      	b.n	80008d8 <__aeabi_cdcmpeq>
 80008d6:	bf00      	nop

080008d8 <__aeabi_cdcmpeq>:
 80008d8:	b501      	push	{r0, lr}
 80008da:	f7ff ffb7 	bl	800084c <__cmpdf2>
 80008de:	2800      	cmp	r0, #0
 80008e0:	bf48      	it	mi
 80008e2:	f110 0f00 	cmnmi.w	r0, #0
 80008e6:	bd01      	pop	{r0, pc}

080008e8 <__aeabi_dcmpeq>:
 80008e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008ec:	f7ff fff4 	bl	80008d8 <__aeabi_cdcmpeq>
 80008f0:	bf0c      	ite	eq
 80008f2:	2001      	moveq	r0, #1
 80008f4:	2000      	movne	r0, #0
 80008f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80008fa:	bf00      	nop

080008fc <__aeabi_dcmplt>:
 80008fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000900:	f7ff ffea 	bl	80008d8 <__aeabi_cdcmpeq>
 8000904:	bf34      	ite	cc
 8000906:	2001      	movcc	r0, #1
 8000908:	2000      	movcs	r0, #0
 800090a:	f85d fb08 	ldr.w	pc, [sp], #8
 800090e:	bf00      	nop

08000910 <__aeabi_dcmple>:
 8000910:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000914:	f7ff ffe0 	bl	80008d8 <__aeabi_cdcmpeq>
 8000918:	bf94      	ite	ls
 800091a:	2001      	movls	r0, #1
 800091c:	2000      	movhi	r0, #0
 800091e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000922:	bf00      	nop

08000924 <__aeabi_dcmpge>:
 8000924:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000928:	f7ff ffce 	bl	80008c8 <__aeabi_cdrcmple>
 800092c:	bf94      	ite	ls
 800092e:	2001      	movls	r0, #1
 8000930:	2000      	movhi	r0, #0
 8000932:	f85d fb08 	ldr.w	pc, [sp], #8
 8000936:	bf00      	nop

08000938 <__aeabi_dcmpgt>:
 8000938:	f84d ed08 	str.w	lr, [sp, #-8]!
 800093c:	f7ff ffc4 	bl	80008c8 <__aeabi_cdrcmple>
 8000940:	bf34      	ite	cc
 8000942:	2001      	movcc	r0, #1
 8000944:	2000      	movcs	r0, #0
 8000946:	f85d fb08 	ldr.w	pc, [sp], #8
 800094a:	bf00      	nop

0800094c <__aeabi_d2iz>:
 800094c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000950:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000954:	d215      	bcs.n	8000982 <__aeabi_d2iz+0x36>
 8000956:	d511      	bpl.n	800097c <__aeabi_d2iz+0x30>
 8000958:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800095c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000960:	d912      	bls.n	8000988 <__aeabi_d2iz+0x3c>
 8000962:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000966:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800096a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800096e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000972:	fa23 f002 	lsr.w	r0, r3, r2
 8000976:	bf18      	it	ne
 8000978:	4240      	negne	r0, r0
 800097a:	4770      	bx	lr
 800097c:	f04f 0000 	mov.w	r0, #0
 8000980:	4770      	bx	lr
 8000982:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000986:	d105      	bne.n	8000994 <__aeabi_d2iz+0x48>
 8000988:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 800098c:	bf08      	it	eq
 800098e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000992:	4770      	bx	lr
 8000994:	f04f 0000 	mov.w	r0, #0
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_d2uiz>:
 800099c:	004a      	lsls	r2, r1, #1
 800099e:	d211      	bcs.n	80009c4 <__aeabi_d2uiz+0x28>
 80009a0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80009a4:	d211      	bcs.n	80009ca <__aeabi_d2uiz+0x2e>
 80009a6:	d50d      	bpl.n	80009c4 <__aeabi_d2uiz+0x28>
 80009a8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80009ac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009b0:	d40e      	bmi.n	80009d0 <__aeabi_d2uiz+0x34>
 80009b2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009b6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80009ba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009be:	fa23 f002 	lsr.w	r0, r3, r2
 80009c2:	4770      	bx	lr
 80009c4:	f04f 0000 	mov.w	r0, #0
 80009c8:	4770      	bx	lr
 80009ca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009ce:	d102      	bne.n	80009d6 <__aeabi_d2uiz+0x3a>
 80009d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80009d4:	4770      	bx	lr
 80009d6:	f04f 0000 	mov.w	r0, #0
 80009da:	4770      	bx	lr

080009dc <__aeabi_d2f>:
 80009dc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009e0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009e4:	bf24      	itt	cs
 80009e6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80009ea:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80009ee:	d90d      	bls.n	8000a0c <__aeabi_d2f+0x30>
 80009f0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80009f4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009f8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009fc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a00:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a04:	bf08      	it	eq
 8000a06:	f020 0001 	biceq.w	r0, r0, #1
 8000a0a:	4770      	bx	lr
 8000a0c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a10:	d121      	bne.n	8000a56 <__aeabi_d2f+0x7a>
 8000a12:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a16:	bfbc      	itt	lt
 8000a18:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a1c:	4770      	bxlt	lr
 8000a1e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a22:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a26:	f1c2 0218 	rsb	r2, r2, #24
 8000a2a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a2e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a32:	fa20 f002 	lsr.w	r0, r0, r2
 8000a36:	bf18      	it	ne
 8000a38:	f040 0001 	orrne.w	r0, r0, #1
 8000a3c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a40:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a44:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a48:	ea40 000c 	orr.w	r0, r0, ip
 8000a4c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a50:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a54:	e7cc      	b.n	80009f0 <__aeabi_d2f+0x14>
 8000a56:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a5a:	d107      	bne.n	8000a6c <__aeabi_d2f+0x90>
 8000a5c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a60:	bf1e      	ittt	ne
 8000a62:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a66:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a6a:	4770      	bxne	lr
 8000a6c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a70:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a74:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop

08000a7c <__aeabi_uldivmod>:
 8000a7c:	b953      	cbnz	r3, 8000a94 <__aeabi_uldivmod+0x18>
 8000a7e:	b94a      	cbnz	r2, 8000a94 <__aeabi_uldivmod+0x18>
 8000a80:	2900      	cmp	r1, #0
 8000a82:	bf08      	it	eq
 8000a84:	2800      	cmpeq	r0, #0
 8000a86:	bf1c      	itt	ne
 8000a88:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000a8c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000a90:	f000 b96a 	b.w	8000d68 <__aeabi_idiv0>
 8000a94:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a98:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a9c:	f000 f806 	bl	8000aac <__udivmoddi4>
 8000aa0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000aa4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000aa8:	b004      	add	sp, #16
 8000aaa:	4770      	bx	lr

08000aac <__udivmoddi4>:
 8000aac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ab0:	9d08      	ldr	r5, [sp, #32]
 8000ab2:	460c      	mov	r4, r1
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d14e      	bne.n	8000b56 <__udivmoddi4+0xaa>
 8000ab8:	4694      	mov	ip, r2
 8000aba:	458c      	cmp	ip, r1
 8000abc:	4686      	mov	lr, r0
 8000abe:	fab2 f282 	clz	r2, r2
 8000ac2:	d962      	bls.n	8000b8a <__udivmoddi4+0xde>
 8000ac4:	b14a      	cbz	r2, 8000ada <__udivmoddi4+0x2e>
 8000ac6:	f1c2 0320 	rsb	r3, r2, #32
 8000aca:	4091      	lsls	r1, r2
 8000acc:	fa20 f303 	lsr.w	r3, r0, r3
 8000ad0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ad4:	4319      	orrs	r1, r3
 8000ad6:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ada:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ade:	fa1f f68c 	uxth.w	r6, ip
 8000ae2:	fbb1 f4f7 	udiv	r4, r1, r7
 8000ae6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000aea:	fb07 1114 	mls	r1, r7, r4, r1
 8000aee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000af2:	fb04 f106 	mul.w	r1, r4, r6
 8000af6:	4299      	cmp	r1, r3
 8000af8:	d90a      	bls.n	8000b10 <__udivmoddi4+0x64>
 8000afa:	eb1c 0303 	adds.w	r3, ip, r3
 8000afe:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000b02:	f080 8112 	bcs.w	8000d2a <__udivmoddi4+0x27e>
 8000b06:	4299      	cmp	r1, r3
 8000b08:	f240 810f 	bls.w	8000d2a <__udivmoddi4+0x27e>
 8000b0c:	3c02      	subs	r4, #2
 8000b0e:	4463      	add	r3, ip
 8000b10:	1a59      	subs	r1, r3, r1
 8000b12:	fa1f f38e 	uxth.w	r3, lr
 8000b16:	fbb1 f0f7 	udiv	r0, r1, r7
 8000b1a:	fb07 1110 	mls	r1, r7, r0, r1
 8000b1e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b22:	fb00 f606 	mul.w	r6, r0, r6
 8000b26:	429e      	cmp	r6, r3
 8000b28:	d90a      	bls.n	8000b40 <__udivmoddi4+0x94>
 8000b2a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b2e:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000b32:	f080 80fc 	bcs.w	8000d2e <__udivmoddi4+0x282>
 8000b36:	429e      	cmp	r6, r3
 8000b38:	f240 80f9 	bls.w	8000d2e <__udivmoddi4+0x282>
 8000b3c:	4463      	add	r3, ip
 8000b3e:	3802      	subs	r0, #2
 8000b40:	1b9b      	subs	r3, r3, r6
 8000b42:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000b46:	2100      	movs	r1, #0
 8000b48:	b11d      	cbz	r5, 8000b52 <__udivmoddi4+0xa6>
 8000b4a:	40d3      	lsrs	r3, r2
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	e9c5 3200 	strd	r3, r2, [r5]
 8000b52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b56:	428b      	cmp	r3, r1
 8000b58:	d905      	bls.n	8000b66 <__udivmoddi4+0xba>
 8000b5a:	b10d      	cbz	r5, 8000b60 <__udivmoddi4+0xb4>
 8000b5c:	e9c5 0100 	strd	r0, r1, [r5]
 8000b60:	2100      	movs	r1, #0
 8000b62:	4608      	mov	r0, r1
 8000b64:	e7f5      	b.n	8000b52 <__udivmoddi4+0xa6>
 8000b66:	fab3 f183 	clz	r1, r3
 8000b6a:	2900      	cmp	r1, #0
 8000b6c:	d146      	bne.n	8000bfc <__udivmoddi4+0x150>
 8000b6e:	42a3      	cmp	r3, r4
 8000b70:	d302      	bcc.n	8000b78 <__udivmoddi4+0xcc>
 8000b72:	4290      	cmp	r0, r2
 8000b74:	f0c0 80f0 	bcc.w	8000d58 <__udivmoddi4+0x2ac>
 8000b78:	1a86      	subs	r6, r0, r2
 8000b7a:	eb64 0303 	sbc.w	r3, r4, r3
 8000b7e:	2001      	movs	r0, #1
 8000b80:	2d00      	cmp	r5, #0
 8000b82:	d0e6      	beq.n	8000b52 <__udivmoddi4+0xa6>
 8000b84:	e9c5 6300 	strd	r6, r3, [r5]
 8000b88:	e7e3      	b.n	8000b52 <__udivmoddi4+0xa6>
 8000b8a:	2a00      	cmp	r2, #0
 8000b8c:	f040 8090 	bne.w	8000cb0 <__udivmoddi4+0x204>
 8000b90:	eba1 040c 	sub.w	r4, r1, ip
 8000b94:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b98:	fa1f f78c 	uxth.w	r7, ip
 8000b9c:	2101      	movs	r1, #1
 8000b9e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000ba2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ba6:	fb08 4416 	mls	r4, r8, r6, r4
 8000baa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000bae:	fb07 f006 	mul.w	r0, r7, r6
 8000bb2:	4298      	cmp	r0, r3
 8000bb4:	d908      	bls.n	8000bc8 <__udivmoddi4+0x11c>
 8000bb6:	eb1c 0303 	adds.w	r3, ip, r3
 8000bba:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000bbe:	d202      	bcs.n	8000bc6 <__udivmoddi4+0x11a>
 8000bc0:	4298      	cmp	r0, r3
 8000bc2:	f200 80cd 	bhi.w	8000d60 <__udivmoddi4+0x2b4>
 8000bc6:	4626      	mov	r6, r4
 8000bc8:	1a1c      	subs	r4, r3, r0
 8000bca:	fa1f f38e 	uxth.w	r3, lr
 8000bce:	fbb4 f0f8 	udiv	r0, r4, r8
 8000bd2:	fb08 4410 	mls	r4, r8, r0, r4
 8000bd6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000bda:	fb00 f707 	mul.w	r7, r0, r7
 8000bde:	429f      	cmp	r7, r3
 8000be0:	d908      	bls.n	8000bf4 <__udivmoddi4+0x148>
 8000be2:	eb1c 0303 	adds.w	r3, ip, r3
 8000be6:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000bea:	d202      	bcs.n	8000bf2 <__udivmoddi4+0x146>
 8000bec:	429f      	cmp	r7, r3
 8000bee:	f200 80b0 	bhi.w	8000d52 <__udivmoddi4+0x2a6>
 8000bf2:	4620      	mov	r0, r4
 8000bf4:	1bdb      	subs	r3, r3, r7
 8000bf6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000bfa:	e7a5      	b.n	8000b48 <__udivmoddi4+0x9c>
 8000bfc:	f1c1 0620 	rsb	r6, r1, #32
 8000c00:	408b      	lsls	r3, r1
 8000c02:	fa22 f706 	lsr.w	r7, r2, r6
 8000c06:	431f      	orrs	r7, r3
 8000c08:	fa20 fc06 	lsr.w	ip, r0, r6
 8000c0c:	fa04 f301 	lsl.w	r3, r4, r1
 8000c10:	ea43 030c 	orr.w	r3, r3, ip
 8000c14:	40f4      	lsrs	r4, r6
 8000c16:	fa00 f801 	lsl.w	r8, r0, r1
 8000c1a:	0c38      	lsrs	r0, r7, #16
 8000c1c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000c20:	fbb4 fef0 	udiv	lr, r4, r0
 8000c24:	fa1f fc87 	uxth.w	ip, r7
 8000c28:	fb00 441e 	mls	r4, r0, lr, r4
 8000c2c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c30:	fb0e f90c 	mul.w	r9, lr, ip
 8000c34:	45a1      	cmp	r9, r4
 8000c36:	fa02 f201 	lsl.w	r2, r2, r1
 8000c3a:	d90a      	bls.n	8000c52 <__udivmoddi4+0x1a6>
 8000c3c:	193c      	adds	r4, r7, r4
 8000c3e:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000c42:	f080 8084 	bcs.w	8000d4e <__udivmoddi4+0x2a2>
 8000c46:	45a1      	cmp	r9, r4
 8000c48:	f240 8081 	bls.w	8000d4e <__udivmoddi4+0x2a2>
 8000c4c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000c50:	443c      	add	r4, r7
 8000c52:	eba4 0409 	sub.w	r4, r4, r9
 8000c56:	fa1f f983 	uxth.w	r9, r3
 8000c5a:	fbb4 f3f0 	udiv	r3, r4, r0
 8000c5e:	fb00 4413 	mls	r4, r0, r3, r4
 8000c62:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c66:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c6a:	45a4      	cmp	ip, r4
 8000c6c:	d907      	bls.n	8000c7e <__udivmoddi4+0x1d2>
 8000c6e:	193c      	adds	r4, r7, r4
 8000c70:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000c74:	d267      	bcs.n	8000d46 <__udivmoddi4+0x29a>
 8000c76:	45a4      	cmp	ip, r4
 8000c78:	d965      	bls.n	8000d46 <__udivmoddi4+0x29a>
 8000c7a:	3b02      	subs	r3, #2
 8000c7c:	443c      	add	r4, r7
 8000c7e:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000c82:	fba0 9302 	umull	r9, r3, r0, r2
 8000c86:	eba4 040c 	sub.w	r4, r4, ip
 8000c8a:	429c      	cmp	r4, r3
 8000c8c:	46ce      	mov	lr, r9
 8000c8e:	469c      	mov	ip, r3
 8000c90:	d351      	bcc.n	8000d36 <__udivmoddi4+0x28a>
 8000c92:	d04e      	beq.n	8000d32 <__udivmoddi4+0x286>
 8000c94:	b155      	cbz	r5, 8000cac <__udivmoddi4+0x200>
 8000c96:	ebb8 030e 	subs.w	r3, r8, lr
 8000c9a:	eb64 040c 	sbc.w	r4, r4, ip
 8000c9e:	fa04 f606 	lsl.w	r6, r4, r6
 8000ca2:	40cb      	lsrs	r3, r1
 8000ca4:	431e      	orrs	r6, r3
 8000ca6:	40cc      	lsrs	r4, r1
 8000ca8:	e9c5 6400 	strd	r6, r4, [r5]
 8000cac:	2100      	movs	r1, #0
 8000cae:	e750      	b.n	8000b52 <__udivmoddi4+0xa6>
 8000cb0:	f1c2 0320 	rsb	r3, r2, #32
 8000cb4:	fa20 f103 	lsr.w	r1, r0, r3
 8000cb8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cbc:	fa24 f303 	lsr.w	r3, r4, r3
 8000cc0:	4094      	lsls	r4, r2
 8000cc2:	430c      	orrs	r4, r1
 8000cc4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cc8:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ccc:	fa1f f78c 	uxth.w	r7, ip
 8000cd0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cd4:	fb08 3110 	mls	r1, r8, r0, r3
 8000cd8:	0c23      	lsrs	r3, r4, #16
 8000cda:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cde:	fb00 f107 	mul.w	r1, r0, r7
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	d908      	bls.n	8000cf8 <__udivmoddi4+0x24c>
 8000ce6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cea:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000cee:	d22c      	bcs.n	8000d4a <__udivmoddi4+0x29e>
 8000cf0:	4299      	cmp	r1, r3
 8000cf2:	d92a      	bls.n	8000d4a <__udivmoddi4+0x29e>
 8000cf4:	3802      	subs	r0, #2
 8000cf6:	4463      	add	r3, ip
 8000cf8:	1a5b      	subs	r3, r3, r1
 8000cfa:	b2a4      	uxth	r4, r4
 8000cfc:	fbb3 f1f8 	udiv	r1, r3, r8
 8000d00:	fb08 3311 	mls	r3, r8, r1, r3
 8000d04:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d08:	fb01 f307 	mul.w	r3, r1, r7
 8000d0c:	42a3      	cmp	r3, r4
 8000d0e:	d908      	bls.n	8000d22 <__udivmoddi4+0x276>
 8000d10:	eb1c 0404 	adds.w	r4, ip, r4
 8000d14:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000d18:	d213      	bcs.n	8000d42 <__udivmoddi4+0x296>
 8000d1a:	42a3      	cmp	r3, r4
 8000d1c:	d911      	bls.n	8000d42 <__udivmoddi4+0x296>
 8000d1e:	3902      	subs	r1, #2
 8000d20:	4464      	add	r4, ip
 8000d22:	1ae4      	subs	r4, r4, r3
 8000d24:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d28:	e739      	b.n	8000b9e <__udivmoddi4+0xf2>
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	e6f0      	b.n	8000b10 <__udivmoddi4+0x64>
 8000d2e:	4608      	mov	r0, r1
 8000d30:	e706      	b.n	8000b40 <__udivmoddi4+0x94>
 8000d32:	45c8      	cmp	r8, r9
 8000d34:	d2ae      	bcs.n	8000c94 <__udivmoddi4+0x1e8>
 8000d36:	ebb9 0e02 	subs.w	lr, r9, r2
 8000d3a:	eb63 0c07 	sbc.w	ip, r3, r7
 8000d3e:	3801      	subs	r0, #1
 8000d40:	e7a8      	b.n	8000c94 <__udivmoddi4+0x1e8>
 8000d42:	4631      	mov	r1, r6
 8000d44:	e7ed      	b.n	8000d22 <__udivmoddi4+0x276>
 8000d46:	4603      	mov	r3, r0
 8000d48:	e799      	b.n	8000c7e <__udivmoddi4+0x1d2>
 8000d4a:	4630      	mov	r0, r6
 8000d4c:	e7d4      	b.n	8000cf8 <__udivmoddi4+0x24c>
 8000d4e:	46d6      	mov	lr, sl
 8000d50:	e77f      	b.n	8000c52 <__udivmoddi4+0x1a6>
 8000d52:	4463      	add	r3, ip
 8000d54:	3802      	subs	r0, #2
 8000d56:	e74d      	b.n	8000bf4 <__udivmoddi4+0x148>
 8000d58:	4606      	mov	r6, r0
 8000d5a:	4623      	mov	r3, r4
 8000d5c:	4608      	mov	r0, r1
 8000d5e:	e70f      	b.n	8000b80 <__udivmoddi4+0xd4>
 8000d60:	3e02      	subs	r6, #2
 8000d62:	4463      	add	r3, ip
 8000d64:	e730      	b.n	8000bc8 <__udivmoddi4+0x11c>
 8000d66:	bf00      	nop

08000d68 <__aeabi_idiv0>:
 8000d68:	4770      	bx	lr
 8000d6a:	bf00      	nop

08000d6c <_write>:

// Send printf to uart1
int _write(int fd, char *ptr, int len) {
    HAL_StatusTypeDef hstatus;

    if (fd == 1 || fd == 2) {
 8000d6c:	3801      	subs	r0, #1
 8000d6e:	2801      	cmp	r0, #1
int _write(int fd, char *ptr, int len) {
 8000d70:	b510      	push	{r4, lr}
    if (fd == 1 || fd == 2) {
 8000d72:	d809      	bhi.n	8000d88 <_write+0x1c>
        hstatus = HAL_UART_Transmit(&huart1, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 8000d74:	4614      	mov	r4, r2
 8000d76:	4806      	ldr	r0, [pc, #24]	@ (8000d90 <_write+0x24>)
 8000d78:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000d7c:	b292      	uxth	r2, r2
 8000d7e:	f001 fdc5 	bl	800290c <HAL_UART_Transmit>
        if (hstatus == HAL_OK)
 8000d82:	b908      	cbnz	r0, 8000d88 <_write+0x1c>
            return len;
        else
            return -1;
    }
    return -1;
}
 8000d84:	4620      	mov	r0, r4
 8000d86:	bd10      	pop	{r4, pc}
            return -1;
 8000d88:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8000d8c:	e7fa      	b.n	8000d84 <_write+0x18>
 8000d8e:	bf00      	nop
 8000d90:	200000b8 	.word	0x200000b8
 8000d94:	00000000 	.word	0x00000000

08000d98 <HAL_TIM_PWM_PulseFinishedCallback>:

inline void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
    if (htim->Instance == TIM4) {
 8000d98:	4b9d      	ldr	r3, [pc, #628]	@ (8001010 <HAL_TIM_PWM_PulseFinishedCallback+0x278>)
 8000d9a:	6802      	ldr	r2, [r0, #0]
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	d000      	beq.n	8000da2 <HAL_TIM_PWM_PulseFinishedCallback+0xa>
 8000da0:	4770      	bx	lr
inline void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 8000da2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

        for ( int i = 0; i < sizeof(angles) / sizeof(angles[0]); ++i) {

            angles[i] += angle_changes[i];
 8000da6:	4c9b      	ldr	r4, [pc, #620]	@ (8001014 <HAL_TIM_PWM_PulseFinishedCallback+0x27c>)
 8000da8:	4f9b      	ldr	r7, [pc, #620]	@ (8001018 <HAL_TIM_PWM_PulseFinishedCallback+0x280>)

            if (angles[i] >= 2 * M_PI) angles[i] -= (2 * M_PI);

            __HAL_TIM_SET_COMPARE(&htim4, led_channels[i], SAMPLE_MID - (SAMPLE_MID * sin(angles[i]) ));
 8000daa:	4b9c      	ldr	r3, [pc, #624]	@ (800101c <HAL_TIM_PWM_PulseFinishedCallback+0x284>)
            angles[i] += angle_changes[i];
 8000dac:	edd7 7a00 	vldr	s15, [r7]
            __HAL_TIM_SET_COMPARE(&htim4, led_channels[i], SAMPLE_MID - (SAMPLE_MID * sin(angles[i]) ));
 8000db0:	681d      	ldr	r5, [r3, #0]
inline void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 8000db2:	ed2d 8b04 	vpush	{d8-d9}
            angles[i] += angle_changes[i];
 8000db6:	ed94 8a00 	vldr	s16, [r4]
 8000dba:	ee38 8a27 	vadd.f32	s16, s16, s15
            if (angles[i] >= 2 * M_PI) angles[i] -= (2 * M_PI);
 8000dbe:	ee18 0a10 	vmov	r0, s16
 8000dc2:	f7ff fce3 	bl	800078c <__aeabi_f2d>
 8000dc6:	4602      	mov	r2, r0
 8000dc8:	460b      	mov	r3, r1
 8000dca:	ec43 2b19 	vmov	d9, r2, r3
 8000dce:	a38e      	add	r3, pc, #568	@ (adr r3, 8001008 <HAL_TIM_PWM_PulseFinishedCallback+0x270>)
 8000dd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000dd4:	f7ff fda6 	bl	8000924 <__aeabi_dcmpge>
 8000dd8:	b170      	cbz	r0, 8000df8 <HAL_TIM_PWM_PulseFinishedCallback+0x60>
 8000dda:	a38b      	add	r3, pc, #556	@ (adr r3, 8001008 <HAL_TIM_PWM_PulseFinishedCallback+0x270>)
 8000ddc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000de0:	ec51 0b19 	vmov	r0, r1, d9
 8000de4:	f7ff fb72 	bl	80004cc <__aeabi_dsub>
 8000de8:	f7ff fdf8 	bl	80009dc <__aeabi_d2f>
 8000dec:	ee08 0a10 	vmov	s16, r0
            __HAL_TIM_SET_COMPARE(&htim4, led_channels[i], SAMPLE_MID - (SAMPLE_MID * sin(angles[i]) ));
 8000df0:	f7ff fccc 	bl	800078c <__aeabi_f2d>
 8000df4:	ec41 0b19 	vmov	d9, r0, r1
 8000df8:	eeb0 0a49 	vmov.f32	s0, s18
 8000dfc:	eef0 0a69 	vmov.f32	s1, s19
            angles[i] += angle_changes[i];
 8000e00:	ed84 8a00 	vstr	s16, [r4]
            __HAL_TIM_SET_COMPARE(&htim4, led_channels[i], SAMPLE_MID - (SAMPLE_MID * sin(angles[i]) ));
 8000e04:	f002 fd80 	bl	8003908 <sin>
 8000e08:	4e85      	ldr	r6, [pc, #532]	@ (8001020 <HAL_TIM_PWM_PulseFinishedCallback+0x288>)
 8000e0a:	4986      	ldr	r1, [pc, #536]	@ (8001024 <HAL_TIM_PWM_PulseFinishedCallback+0x28c>)
 8000e0c:	f8d6 8000 	ldr.w	r8, [r6]
 8000e10:	ec53 2b10 	vmov	r2, r3, d0
 8000e14:	2000      	movs	r0, #0
 8000e16:	f7ff fb59 	bl	80004cc <__aeabi_dsub>
 8000e1a:	4b83      	ldr	r3, [pc, #524]	@ (8001028 <HAL_TIM_PWM_PulseFinishedCallback+0x290>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	f7ff fa27 	bl	8000270 <__aeabi_dmul>
 8000e22:	f7ff fdbb 	bl	800099c <__aeabi_d2uiz>
 8000e26:	f1b8 0f00 	cmp.w	r8, #0
 8000e2a:	f000 80d5 	beq.w	8000fd8 <HAL_TIM_PWM_PulseFinishedCallback+0x240>
 8000e2e:	f1b8 0f04 	cmp.w	r8, #4
 8000e32:	f000 80e2 	beq.w	8000ffa <HAL_TIM_PWM_PulseFinishedCallback+0x262>
 8000e36:	f1b8 0f08 	cmp.w	r8, #8
 8000e3a:	bf14      	ite	ne
 8000e3c:	6428      	strne	r0, [r5, #64]	@ 0x40
 8000e3e:	63e8      	streq	r0, [r5, #60]	@ 0x3c
            angles[i] += angle_changes[i];
 8000e40:	edd7 7a01 	vldr	s15, [r7, #4]
 8000e44:	ed94 8a01 	vldr	s16, [r4, #4]
 8000e48:	ee38 8a27 	vadd.f32	s16, s16, s15
            if (angles[i] >= 2 * M_PI) angles[i] -= (2 * M_PI);
 8000e4c:	ee18 0a10 	vmov	r0, s16
 8000e50:	f7ff fc9c 	bl	800078c <__aeabi_f2d>
 8000e54:	4602      	mov	r2, r0
 8000e56:	460b      	mov	r3, r1
 8000e58:	ec43 2b19 	vmov	d9, r2, r3
 8000e5c:	a36a      	add	r3, pc, #424	@ (adr r3, 8001008 <HAL_TIM_PWM_PulseFinishedCallback+0x270>)
 8000e5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e62:	f7ff fd5f 	bl	8000924 <__aeabi_dcmpge>
 8000e66:	b170      	cbz	r0, 8000e86 <HAL_TIM_PWM_PulseFinishedCallback+0xee>
 8000e68:	a367      	add	r3, pc, #412	@ (adr r3, 8001008 <HAL_TIM_PWM_PulseFinishedCallback+0x270>)
 8000e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e6e:	ec51 0b19 	vmov	r0, r1, d9
 8000e72:	f7ff fb2b 	bl	80004cc <__aeabi_dsub>
 8000e76:	f7ff fdb1 	bl	80009dc <__aeabi_d2f>
 8000e7a:	ee08 0a10 	vmov	s16, r0
            __HAL_TIM_SET_COMPARE(&htim4, led_channels[i], SAMPLE_MID - (SAMPLE_MID * sin(angles[i]) ));
 8000e7e:	f7ff fc85 	bl	800078c <__aeabi_f2d>
 8000e82:	ec41 0b19 	vmov	d9, r0, r1
 8000e86:	eeb0 0a49 	vmov.f32	s0, s18
 8000e8a:	eef0 0a69 	vmov.f32	s1, s19
            angles[i] += angle_changes[i];
 8000e8e:	ed84 8a01 	vstr	s16, [r4, #4]
            __HAL_TIM_SET_COMPARE(&htim4, led_channels[i], SAMPLE_MID - (SAMPLE_MID * sin(angles[i]) ));
 8000e92:	f002 fd39 	bl	8003908 <sin>
 8000e96:	4963      	ldr	r1, [pc, #396]	@ (8001024 <HAL_TIM_PWM_PulseFinishedCallback+0x28c>)
 8000e98:	f8d6 8004 	ldr.w	r8, [r6, #4]
 8000e9c:	ec53 2b10 	vmov	r2, r3, d0
 8000ea0:	2000      	movs	r0, #0
 8000ea2:	f7ff fb13 	bl	80004cc <__aeabi_dsub>
 8000ea6:	4b60      	ldr	r3, [pc, #384]	@ (8001028 <HAL_TIM_PWM_PulseFinishedCallback+0x290>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	f7ff f9e1 	bl	8000270 <__aeabi_dmul>
 8000eae:	f7ff fd75 	bl	800099c <__aeabi_d2uiz>
 8000eb2:	f1b8 0f00 	cmp.w	r8, #0
 8000eb6:	f000 809a 	beq.w	8000fee <HAL_TIM_PWM_PulseFinishedCallback+0x256>
 8000eba:	f1b8 0f04 	cmp.w	r8, #4
 8000ebe:	f000 8098 	beq.w	8000ff2 <HAL_TIM_PWM_PulseFinishedCallback+0x25a>
 8000ec2:	f1b8 0f08 	cmp.w	r8, #8
 8000ec6:	bf14      	ite	ne
 8000ec8:	6428      	strne	r0, [r5, #64]	@ 0x40
 8000eca:	63e8      	streq	r0, [r5, #60]	@ 0x3c
            angles[i] += angle_changes[i];
 8000ecc:	edd7 7a02 	vldr	s15, [r7, #8]
 8000ed0:	ed94 8a02 	vldr	s16, [r4, #8]
 8000ed4:	ee38 8a27 	vadd.f32	s16, s16, s15
            if (angles[i] >= 2 * M_PI) angles[i] -= (2 * M_PI);
 8000ed8:	ee18 0a10 	vmov	r0, s16
 8000edc:	f7ff fc56 	bl	800078c <__aeabi_f2d>
 8000ee0:	4602      	mov	r2, r0
 8000ee2:	460b      	mov	r3, r1
 8000ee4:	ec43 2b19 	vmov	d9, r2, r3
 8000ee8:	a347      	add	r3, pc, #284	@ (adr r3, 8001008 <HAL_TIM_PWM_PulseFinishedCallback+0x270>)
 8000eea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000eee:	f7ff fd19 	bl	8000924 <__aeabi_dcmpge>
 8000ef2:	b170      	cbz	r0, 8000f12 <HAL_TIM_PWM_PulseFinishedCallback+0x17a>
 8000ef4:	a344      	add	r3, pc, #272	@ (adr r3, 8001008 <HAL_TIM_PWM_PulseFinishedCallback+0x270>)
 8000ef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000efa:	ec51 0b19 	vmov	r0, r1, d9
 8000efe:	f7ff fae5 	bl	80004cc <__aeabi_dsub>
 8000f02:	f7ff fd6b 	bl	80009dc <__aeabi_d2f>
 8000f06:	ee08 0a10 	vmov	s16, r0
            __HAL_TIM_SET_COMPARE(&htim4, led_channels[i], SAMPLE_MID - (SAMPLE_MID * sin(angles[i]) ));
 8000f0a:	f7ff fc3f 	bl	800078c <__aeabi_f2d>
 8000f0e:	ec41 0b19 	vmov	d9, r0, r1
 8000f12:	eeb0 0a49 	vmov.f32	s0, s18
 8000f16:	eef0 0a69 	vmov.f32	s1, s19
            angles[i] += angle_changes[i];
 8000f1a:	ed84 8a02 	vstr	s16, [r4, #8]
            __HAL_TIM_SET_COMPARE(&htim4, led_channels[i], SAMPLE_MID - (SAMPLE_MID * sin(angles[i]) ));
 8000f1e:	f002 fcf3 	bl	8003908 <sin>
 8000f22:	4940      	ldr	r1, [pc, #256]	@ (8001024 <HAL_TIM_PWM_PulseFinishedCallback+0x28c>)
 8000f24:	f8d6 8008 	ldr.w	r8, [r6, #8]
 8000f28:	ec53 2b10 	vmov	r2, r3, d0
 8000f2c:	2000      	movs	r0, #0
 8000f2e:	f7ff facd 	bl	80004cc <__aeabi_dsub>
 8000f32:	4b3d      	ldr	r3, [pc, #244]	@ (8001028 <HAL_TIM_PWM_PulseFinishedCallback+0x290>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	f7ff f99b 	bl	8000270 <__aeabi_dmul>
 8000f3a:	f7ff fd2f 	bl	800099c <__aeabi_d2uiz>
 8000f3e:	f1b8 0f00 	cmp.w	r8, #0
 8000f42:	d04b      	beq.n	8000fdc <HAL_TIM_PWM_PulseFinishedCallback+0x244>
 8000f44:	f1b8 0f04 	cmp.w	r8, #4
 8000f48:	d055      	beq.n	8000ff6 <HAL_TIM_PWM_PulseFinishedCallback+0x25e>
 8000f4a:	f1b8 0f08 	cmp.w	r8, #8
 8000f4e:	bf14      	ite	ne
 8000f50:	6428      	strne	r0, [r5, #64]	@ 0x40
 8000f52:	63e8      	streq	r0, [r5, #60]	@ 0x3c
            angles[i] += angle_changes[i];
 8000f54:	edd7 7a03 	vldr	s15, [r7, #12]
 8000f58:	ed94 8a03 	vldr	s16, [r4, #12]
 8000f5c:	ee38 8a27 	vadd.f32	s16, s16, s15
            if (angles[i] >= 2 * M_PI) angles[i] -= (2 * M_PI);
 8000f60:	ee18 0a10 	vmov	r0, s16
 8000f64:	f7ff fc12 	bl	800078c <__aeabi_f2d>
 8000f68:	4602      	mov	r2, r0
 8000f6a:	460b      	mov	r3, r1
 8000f6c:	ec43 2b19 	vmov	d9, r2, r3
 8000f70:	a325      	add	r3, pc, #148	@ (adr r3, 8001008 <HAL_TIM_PWM_PulseFinishedCallback+0x270>)
 8000f72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f76:	f7ff fcd5 	bl	8000924 <__aeabi_dcmpge>
 8000f7a:	b170      	cbz	r0, 8000f9a <HAL_TIM_PWM_PulseFinishedCallback+0x202>
 8000f7c:	a322      	add	r3, pc, #136	@ (adr r3, 8001008 <HAL_TIM_PWM_PulseFinishedCallback+0x270>)
 8000f7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f82:	ec51 0b19 	vmov	r0, r1, d9
 8000f86:	f7ff faa1 	bl	80004cc <__aeabi_dsub>
 8000f8a:	f7ff fd27 	bl	80009dc <__aeabi_d2f>
 8000f8e:	ee08 0a10 	vmov	s16, r0
            __HAL_TIM_SET_COMPARE(&htim4, led_channels[i], SAMPLE_MID - (SAMPLE_MID * sin(angles[i]) ));
 8000f92:	f7ff fbfb 	bl	800078c <__aeabi_f2d>
 8000f96:	ec41 0b19 	vmov	d9, r0, r1
 8000f9a:	eeb0 0a49 	vmov.f32	s0, s18
 8000f9e:	eef0 0a69 	vmov.f32	s1, s19
            angles[i] += angle_changes[i];
 8000fa2:	ed84 8a03 	vstr	s16, [r4, #12]
            __HAL_TIM_SET_COMPARE(&htim4, led_channels[i], SAMPLE_MID - (SAMPLE_MID * sin(angles[i]) ));
 8000fa6:	f002 fcaf 	bl	8003908 <sin>
 8000faa:	491e      	ldr	r1, [pc, #120]	@ (8001024 <HAL_TIM_PWM_PulseFinishedCallback+0x28c>)
 8000fac:	68f4      	ldr	r4, [r6, #12]
 8000fae:	ec53 2b10 	vmov	r2, r3, d0
 8000fb2:	2000      	movs	r0, #0
 8000fb4:	f7ff fa8a 	bl	80004cc <__aeabi_dsub>
 8000fb8:	4b1b      	ldr	r3, [pc, #108]	@ (8001028 <HAL_TIM_PWM_PulseFinishedCallback+0x290>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	f7ff f958 	bl	8000270 <__aeabi_dmul>
 8000fc0:	f7ff fcec 	bl	800099c <__aeabi_d2uiz>
 8000fc4:	b964      	cbnz	r4, 8000fe0 <HAL_TIM_PWM_PulseFinishedCallback+0x248>
 8000fc6:	6368      	str	r0, [r5, #52]	@ 0x34
        }

        ++cb_cnt;
 8000fc8:	4a18      	ldr	r2, [pc, #96]	@ (800102c <HAL_TIM_PWM_PulseFinishedCallback+0x294>)
    }
}
 8000fca:	ecbd 8b04 	vpop	{d8-d9}
        ++cb_cnt;
 8000fce:	6813      	ldr	r3, [r2, #0]
 8000fd0:	3301      	adds	r3, #1
 8000fd2:	6013      	str	r3, [r2, #0]
}
 8000fd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            __HAL_TIM_SET_COMPARE(&htim4, led_channels[i], SAMPLE_MID - (SAMPLE_MID * sin(angles[i]) ));
 8000fd8:	6368      	str	r0, [r5, #52]	@ 0x34
 8000fda:	e731      	b.n	8000e40 <HAL_TIM_PWM_PulseFinishedCallback+0xa8>
 8000fdc:	6368      	str	r0, [r5, #52]	@ 0x34
 8000fde:	e7b9      	b.n	8000f54 <HAL_TIM_PWM_PulseFinishedCallback+0x1bc>
 8000fe0:	2c04      	cmp	r4, #4
 8000fe2:	d00c      	beq.n	8000ffe <HAL_TIM_PWM_PulseFinishedCallback+0x266>
 8000fe4:	2c08      	cmp	r4, #8
 8000fe6:	bf0c      	ite	eq
 8000fe8:	63e8      	streq	r0, [r5, #60]	@ 0x3c
 8000fea:	6428      	strne	r0, [r5, #64]	@ 0x40
 8000fec:	e7ec      	b.n	8000fc8 <HAL_TIM_PWM_PulseFinishedCallback+0x230>
 8000fee:	6368      	str	r0, [r5, #52]	@ 0x34
 8000ff0:	e76c      	b.n	8000ecc <HAL_TIM_PWM_PulseFinishedCallback+0x134>
 8000ff2:	63a8      	str	r0, [r5, #56]	@ 0x38
 8000ff4:	e76a      	b.n	8000ecc <HAL_TIM_PWM_PulseFinishedCallback+0x134>
 8000ff6:	63a8      	str	r0, [r5, #56]	@ 0x38
 8000ff8:	e7ac      	b.n	8000f54 <HAL_TIM_PWM_PulseFinishedCallback+0x1bc>
 8000ffa:	63a8      	str	r0, [r5, #56]	@ 0x38
 8000ffc:	e720      	b.n	8000e40 <HAL_TIM_PWM_PulseFinishedCallback+0xa8>
 8000ffe:	63a8      	str	r0, [r5, #56]	@ 0x38
 8001000:	e7e2      	b.n	8000fc8 <HAL_TIM_PWM_PulseFinishedCallback+0x230>
 8001002:	bf00      	nop
 8001004:	f3af 8000 	nop.w
 8001008:	54442d18 	.word	0x54442d18
 800100c:	401921fb 	.word	0x401921fb
 8001010:	40000800 	.word	0x40000800
 8001014:	200000a4 	.word	0x200000a4
 8001018:	20000000 	.word	0x20000000
 800101c:	20000100 	.word	0x20000100
 8001020:	20000010 	.word	0x20000010
 8001024:	3ff00000 	.word	0x3ff00000
 8001028:	407f4000 	.word	0x407f4000
 800102c:	200000b4 	.word	0x200000b4

08001030 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001030:	b530      	push	{r4, r5, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001032:	2300      	movs	r3, #0
{
 8001034:	b095      	sub	sp, #84	@ 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001036:	e9cd 330a 	strd	r3, r3, [sp, #40]	@ 0x28
 800103a:	e9cd 330c 	strd	r3, r3, [sp, #48]	@ 0x30
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800103e:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8001042:	e9cd 3305 	strd	r3, r3, [sp, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001046:	4921      	ldr	r1, [pc, #132]	@ (80010cc <SystemClock_Config+0x9c>)
 8001048:	9301      	str	r3, [sp, #4]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800104a:	9307      	str	r3, [sp, #28]
  __HAL_RCC_PWR_CLK_ENABLE();
 800104c:	6c08      	ldr	r0, [r1, #64]	@ 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800104e:	4a20      	ldr	r2, [pc, #128]	@ (80010d0 <SystemClock_Config+0xa0>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8001050:	f040 5080 	orr.w	r0, r0, #268435456	@ 0x10000000
 8001054:	6408      	str	r0, [r1, #64]	@ 0x40
 8001056:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8001058:	f001 5180 	and.w	r1, r1, #268435456	@ 0x10000000
 800105c:	9101      	str	r1, [sp, #4]
 800105e:	9901      	ldr	r1, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001060:	9302      	str	r3, [sp, #8]
 8001062:	6813      	ldr	r3, [r2, #0]
 8001064:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001068:	6013      	str	r3, [r2, #0]
 800106a:	6813      	ldr	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800106c:	2001      	movs	r0, #1
 800106e:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001072:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001076:	e9cd 0108 	strd	r0, r1, [sp, #32]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800107a:	9302      	str	r3, [sp, #8]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800107c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001080:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001082:	e9cd 410e 	strd	r4, r1, [sp, #56]	@ 0x38
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001086:	9802      	ldr	r0, [sp, #8]
  RCC_OscInitStruct.PLL.PLLM = 8;
  RCC_OscInitStruct.PLL.PLLN = 168;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001088:	2104      	movs	r1, #4
 800108a:	2002      	movs	r0, #2
 800108c:	e9cd 0112 	strd	r0, r1, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001090:	2208      	movs	r2, #8
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001092:	23a8      	movs	r3, #168	@ 0xa8
  RCC_OscInitStruct.PLL.PLLQ = 4;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001094:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001096:	9210      	str	r2, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001098:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800109a:	f000 fc37 	bl	800190c <HAL_RCC_OscConfig>
 800109e:	b108      	cbz	r0, 80010a4 <SystemClock_Config+0x74>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010a0:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1)
 80010a2:	e7fe      	b.n	80010a2 <SystemClock_Config+0x72>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010a4:	220f      	movs	r2, #15
 80010a6:	4603      	mov	r3, r0
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010a8:	e9cd 2403 	strd	r2, r4, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80010ac:	f44f 55a0 	mov.w	r5, #5120	@ 0x1400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80010b0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80010b4:	a803      	add	r0, sp, #12
 80010b6:	2105      	movs	r1, #5
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80010b8:	e9cd 3505 	strd	r3, r5, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80010bc:	9207      	str	r2, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80010be:	f000 fe2d 	bl	8001d1c <HAL_RCC_ClockConfig>
 80010c2:	b108      	cbz	r0, 80010c8 <SystemClock_Config+0x98>
 80010c4:	b672      	cpsid	i
    while (1)
 80010c6:	e7fe      	b.n	80010c6 <SystemClock_Config+0x96>
}
 80010c8:	b015      	add	sp, #84	@ 0x54
 80010ca:	bd30      	pop	{r4, r5, pc}
 80010cc:	40023800 	.word	0x40023800
 80010d0:	40007000 	.word	0x40007000

080010d4 <main>:
{
 80010d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d8:	2400      	movs	r4, #0
{
 80010da:	b092      	sub	sp, #72	@ 0x48
  HAL_Init();
 80010dc:	f000 fa52 	bl	8001584 <HAL_Init>
  SystemClock_Config();
 80010e0:	f7ff ffa6 	bl	8001030 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010e4:	e9cd 440a 	strd	r4, r4, [sp, #40]	@ 0x28
 80010e8:	e9cd 440c 	strd	r4, r4, [sp, #48]	@ 0x30
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010ec:	4b6f      	ldr	r3, [pc, #444]	@ (80012ac <main+0x1d8>)
 80010ee:	9400      	str	r4, [sp, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010f0:	940e      	str	r4, [sp, #56]	@ 0x38
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010f2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80010f4:	486e      	ldr	r0, [pc, #440]	@ (80012b0 <main+0x1dc>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010f6:	f041 0104 	orr.w	r1, r1, #4
 80010fa:	6319      	str	r1, [r3, #48]	@ 0x30
 80010fc:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80010fe:	f001 0104 	and.w	r1, r1, #4
 8001102:	9100      	str	r1, [sp, #0]
 8001104:	9900      	ldr	r1, [sp, #0]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001106:	9401      	str	r4, [sp, #4]
 8001108:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800110a:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 800110e:	6319      	str	r1, [r3, #48]	@ 0x30
 8001110:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001112:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 8001116:	9101      	str	r1, [sp, #4]
 8001118:	9901      	ldr	r1, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800111a:	9402      	str	r4, [sp, #8]
 800111c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800111e:	f041 0101 	orr.w	r1, r1, #1
 8001122:	6319      	str	r1, [r3, #48]	@ 0x30
 8001124:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001126:	f001 0101 	and.w	r1, r1, #1
 800112a:	9102      	str	r1, [sp, #8]
 800112c:	9902      	ldr	r1, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800112e:	9403      	str	r4, [sp, #12]
 8001130:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001132:	f041 0102 	orr.w	r1, r1, #2
 8001136:	6319      	str	r1, [r3, #48]	@ 0x30
 8001138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800113a:	f003 0302 	and.w	r3, r3, #2
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800113e:	4622      	mov	r2, r4
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001140:	9303      	str	r3, [sp, #12]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001142:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001146:	9b03      	ldr	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001148:	f44f 5500 	mov.w	r5, #8192	@ 0x2000
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800114c:	f000 fbda 	bl	8001904 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001150:	2301      	movs	r3, #1
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001152:	4857      	ldr	r0, [pc, #348]	@ (80012b0 <main+0x1dc>)
 8001154:	a90a      	add	r1, sp, #40	@ 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001156:	e9cd 530a 	strd	r5, r3, [sp, #40]	@ 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800115a:	e9cd 440c 	strd	r4, r4, [sp, #48]	@ 0x30
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800115e:	f000 fab3 	bl	80016c8 <HAL_GPIO_Init>
  huart1.Instance = USART1;
 8001162:	4854      	ldr	r0, [pc, #336]	@ (80012b4 <main+0x1e0>)
  huart1.Init.BaudRate = 921600;
 8001164:	4a54      	ldr	r2, [pc, #336]	@ (80012b8 <main+0x1e4>)
 8001166:	f44f 2361 	mov.w	r3, #921600	@ 0xe1000
  huart1.Init.Mode = UART_MODE_TX_RX;
 800116a:	250c      	movs	r5, #12
  huart1.Init.BaudRate = 921600;
 800116c:	e9c0 2300 	strd	r2, r3, [r0]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001170:	e9c0 4402 	strd	r4, r4, [r0, #8]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001174:	e9c0 4504 	strd	r4, r5, [r0, #16]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001178:	e9c0 4406 	strd	r4, r4, [r0, #24]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800117c:	f001 fb34 	bl	80027e8 <HAL_UART_Init>
 8001180:	b108      	cbz	r0, 8001186 <main+0xb2>
 8001182:	b672      	cpsid	i
    while (1)
 8001184:	e7fe      	b.n	8001184 <main+0xb0>
  htim4.Instance = TIM4;
 8001186:	4c4d      	ldr	r4, [pc, #308]	@ (80012bc <main+0x1e8>)
  htim4.Init.Prescaler = 839;
 8001188:	4a4d      	ldr	r2, [pc, #308]	@ (80012c0 <main+0x1ec>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800118a:	9006      	str	r0, [sp, #24]
  htim4.Init.Prescaler = 839;
 800118c:	f240 3347 	movw	r3, #839	@ 0x347
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001190:	e9cd 000a 	strd	r0, r0, [sp, #40]	@ 0x28
 8001194:	e9cd 000c 	strd	r0, r0, [sp, #48]	@ 0x30
 8001198:	e9cd 000e 	strd	r0, r0, [sp, #56]	@ 0x38
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800119c:	e9cd 0007 	strd	r0, r0, [sp, #28]
  htim4.Init.Prescaler = 839;
 80011a0:	e9c4 2300 	strd	r2, r3, [r4]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011a4:	9004      	str	r0, [sp, #16]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011a6:	9010      	str	r0, [sp, #64]	@ 0x40
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011a8:	9009      	str	r0, [sp, #36]	@ 0x24
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011aa:	9005      	str	r0, [sp, #20]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011ac:	60a0      	str	r0, [r4, #8]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011ae:	6120      	str	r0, [r4, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011b0:	61a0      	str	r0, [r4, #24]
  htim4.Init.Period = SAMPLE_RANGE - 1;
 80011b2:	f240 33e7 	movw	r3, #999	@ 0x3e7
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80011b6:	4620      	mov	r0, r4
  htim4.Init.Period = SAMPLE_RANGE - 1;
 80011b8:	60e3      	str	r3, [r4, #12]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80011ba:	f000 fe6d 	bl	8001e98 <HAL_TIM_Base_Init>
 80011be:	b108      	cbz	r0, 80011c4 <main+0xf0>
 80011c0:	b672      	cpsid	i
    while (1)
 80011c2:	e7fe      	b.n	80011c2 <main+0xee>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80011c8:	a906      	add	r1, sp, #24
 80011ca:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011cc:	9306      	str	r3, [sp, #24]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80011ce:	f001 f979 	bl	80024c4 <HAL_TIM_ConfigClockSource>
 80011d2:	b108      	cbz	r0, 80011d8 <main+0x104>
 80011d4:	b672      	cpsid	i
    while (1)
 80011d6:	e7fe      	b.n	80011d6 <main+0x102>
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80011d8:	4620      	mov	r0, r4
 80011da:	f000 fef7 	bl	8001fcc <HAL_TIM_PWM_Init>
 80011de:	b108      	cbz	r0, 80011e4 <main+0x110>
 80011e0:	b672      	cpsid	i
    while (1)
 80011e2:	e7fe      	b.n	80011e2 <main+0x10e>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011e4:	2200      	movs	r2, #0
 80011e6:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80011e8:	a904      	add	r1, sp, #16
 80011ea:	4620      	mov	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011ec:	e9cd 2304 	strd	r2, r3, [sp, #16]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80011f0:	f001 fab6 	bl	8002760 <HAL_TIMEx_MasterConfigSynchronization>
 80011f4:	4602      	mov	r2, r0
 80011f6:	b108      	cbz	r0, 80011fc <main+0x128>
 80011f8:	b672      	cpsid	i
    while (1)
 80011fa:	e7fe      	b.n	80011fa <main+0x126>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80011fc:	2100      	movs	r1, #0
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80011fe:	900e      	str	r0, [sp, #56]	@ 0x38
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001200:	2060      	movs	r0, #96	@ 0x60
 8001202:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8001206:	2302      	movs	r3, #2
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001208:	a90a      	add	r1, sp, #40	@ 0x28
 800120a:	4620      	mov	r0, r4
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 800120c:	930c      	str	r3, [sp, #48]	@ 0x30
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800120e:	f001 f855 	bl	80022bc <HAL_TIM_PWM_ConfigChannel>
 8001212:	b108      	cbz	r0, 8001218 <main+0x144>
 8001214:	b672      	cpsid	i
    while (1)
 8001216:	e7fe      	b.n	8001216 <main+0x142>
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001218:	2204      	movs	r2, #4
 800121a:	a90a      	add	r1, sp, #40	@ 0x28
 800121c:	4620      	mov	r0, r4
 800121e:	f001 f84d 	bl	80022bc <HAL_TIM_PWM_ConfigChannel>
 8001222:	b108      	cbz	r0, 8001228 <main+0x154>
 8001224:	b672      	cpsid	i
    while (1)
 8001226:	e7fe      	b.n	8001226 <main+0x152>
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001228:	2208      	movs	r2, #8
 800122a:	a90a      	add	r1, sp, #40	@ 0x28
 800122c:	4620      	mov	r0, r4
 800122e:	f001 f845 	bl	80022bc <HAL_TIM_PWM_ConfigChannel>
 8001232:	b108      	cbz	r0, 8001238 <main+0x164>
 8001234:	b672      	cpsid	i
    while (1)
 8001236:	e7fe      	b.n	8001236 <main+0x162>
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001238:	462a      	mov	r2, r5
 800123a:	a90a      	add	r1, sp, #40	@ 0x28
 800123c:	4620      	mov	r0, r4
 800123e:	f001 f83d 	bl	80022bc <HAL_TIM_PWM_ConfigChannel>
 8001242:	4606      	mov	r6, r0
 8001244:	b108      	cbz	r0, 800124a <main+0x176>
 8001246:	b672      	cpsid	i
    while (1)
 8001248:	e7fe      	b.n	8001248 <main+0x174>
  HAL_TIM_MspPostInit(&htim4);
 800124a:	4620      	mov	r0, r4
 800124c:	f000 f880 	bl	8001350 <HAL_TIM_MspPostInit>
    printf("\n\n\n\n-------------\nStarting pwm2\n");
 8001250:	481c      	ldr	r0, [pc, #112]	@ (80012c4 <main+0x1f0>)
 8001252:	f8df 8080 	ldr.w	r8, [pc, #128]	@ 80012d4 <main+0x200>
 8001256:	4f1c      	ldr	r7, [pc, #112]	@ (80012c8 <main+0x1f4>)
 8001258:	f001 fcf0 	bl	8002c3c <puts>
    printf("Starting timer channels\n");
 800125c:	481b      	ldr	r0, [pc, #108]	@ (80012cc <main+0x1f8>)
 800125e:	f001 fced 	bl	8002c3c <puts>
    HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_1);
 8001262:	4631      	mov	r1, r6
 8001264:	4620      	mov	r0, r4
 8001266:	f000 ffaf 	bl	80021c8 <HAL_TIM_PWM_Start_IT>
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 800126a:	2104      	movs	r1, #4
 800126c:	4620      	mov	r0, r4
 800126e:	f000 ff45 	bl	80020fc <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8001272:	2108      	movs	r1, #8
 8001274:	4620      	mov	r0, r4
 8001276:	f000 ff41 	bl	80020fc <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 800127a:	4629      	mov	r1, r5
 800127c:	4620      	mov	r0, r4
 800127e:	f000 ff3d 	bl	80020fc <HAL_TIM_PWM_Start>
            printf("Tick %lu (loop = %lu cb = %lu)\n", now / 1000, loop_cnt, cb_cnt);
 8001282:	4d13      	ldr	r5, [pc, #76]	@ (80012d0 <main+0x1fc>)
    uint32_t now = 0, loop_cnt = 0, next_tick = 1000, next_change = 0, next_sample = SAMPLE_DELAY;
 8001284:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001288:	4632      	mov	r2, r6
            printf("Tick %lu (loop = %lu cb = %lu)\n", now / 1000, loop_cnt, cb_cnt);
 800128a:	460e      	mov	r6, r1
        now = uwTick;
 800128c:	f8d8 4000 	ldr.w	r4, [r8]
            printf("Tick %lu (loop = %lu cb = %lu)\n", now / 1000, loop_cnt, cb_cnt);
 8001290:	683b      	ldr	r3, [r7, #0]
        if (now >= next_tick) {
 8001292:	42a1      	cmp	r1, r4
 8001294:	d807      	bhi.n	80012a6 <main+0x1d2>
            printf("Tick %lu (loop = %lu cb = %lu)\n", now / 1000, loop_cnt, cb_cnt);
 8001296:	fbb4 f1f6 	udiv	r1, r4, r6
 800129a:	4628      	mov	r0, r5
 800129c:	f001 fc66 	bl	8002b6c <iprintf>
            next_tick = now + 1000;
 80012a0:	f504 717a 	add.w	r1, r4, #1000	@ 0x3e8
            loop_cnt = 0;
 80012a4:	2200      	movs	r2, #0
        ++loop_cnt;
 80012a6:	3201      	adds	r2, #1
        now = uwTick;
 80012a8:	e7f0      	b.n	800128c <main+0x1b8>
 80012aa:	bf00      	nop
 80012ac:	40023800 	.word	0x40023800
 80012b0:	40020800 	.word	0x40020800
 80012b4:	200000b8 	.word	0x200000b8
 80012b8:	40011000 	.word	0x40011000
 80012bc:	20000100 	.word	0x20000100
 80012c0:	40000800 	.word	0x40000800
 80012c4:	08004980 	.word	0x08004980
 80012c8:	200000b4 	.word	0x200000b4
 80012cc:	080049a0 	.word	0x080049a0
 80012d0:	080049b8 	.word	0x080049b8
 80012d4:	2000014c 	.word	0x2000014c

080012d8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012d8:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012da:	4b0c      	ldr	r3, [pc, #48]	@ (800130c <HAL_MspInit+0x34>)
 80012dc:	2100      	movs	r1, #0
 80012de:	9100      	str	r1, [sp, #0]
 80012e0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80012e2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80012e6:	645a      	str	r2, [r3, #68]	@ 0x44
 80012e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80012ea:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 80012ee:	9200      	str	r2, [sp, #0]
 80012f0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012f2:	9101      	str	r1, [sp, #4]
 80012f4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80012f6:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80012fa:	641a      	str	r2, [r3, #64]	@ 0x40
 80012fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001302:	9301      	str	r3, [sp, #4]
 8001304:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001306:	b002      	add	sp, #8
 8001308:	4770      	bx	lr
 800130a:	bf00      	nop
 800130c:	40023800 	.word	0x40023800

08001310 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM4)
 8001310:	4b0e      	ldr	r3, [pc, #56]	@ (800134c <HAL_TIM_Base_MspInit+0x3c>)
 8001312:	6802      	ldr	r2, [r0, #0]
 8001314:	429a      	cmp	r2, r3
 8001316:	d000      	beq.n	800131a <HAL_TIM_Base_MspInit+0xa>
 8001318:	4770      	bx	lr
{
 800131a:	b500      	push	{lr}
 800131c:	b083      	sub	sp, #12
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800131e:	2200      	movs	r2, #0
 8001320:	f503 330c 	add.w	r3, r3, #143360	@ 0x23000
 8001324:	9201      	str	r2, [sp, #4]
 8001326:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8001328:	f041 0104 	orr.w	r1, r1, #4
 800132c:	6419      	str	r1, [r3, #64]	@ 0x40
 800132e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001330:	f003 0304 	and.w	r3, r3, #4
 8001334:	9301      	str	r3, [sp, #4]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001336:	201e      	movs	r0, #30
 8001338:	4611      	mov	r1, r2
    __HAL_RCC_TIM4_CLK_ENABLE();
 800133a:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800133c:	f000 f960 	bl	8001600 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001340:	201e      	movs	r0, #30

  /* USER CODE END TIM4_MspInit 1 */

  }

}
 8001342:	b003      	add	sp, #12
 8001344:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001348:	f000 b996 	b.w	8001678 <HAL_NVIC_EnableIRQ>
 800134c:	40000800 	.word	0x40000800

08001350 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001350:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM4)
 8001352:	4a15      	ldr	r2, [pc, #84]	@ (80013a8 <HAL_TIM_MspPostInit+0x58>)
 8001354:	6801      	ldr	r1, [r0, #0]
{
 8001356:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001358:	2300      	movs	r3, #0
  if(htim->Instance==TIM4)
 800135a:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800135c:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8001360:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8001364:	9306      	str	r3, [sp, #24]
  if(htim->Instance==TIM4)
 8001366:	d002      	beq.n	800136e <HAL_TIM_MspPostInit+0x1e>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001368:	b009      	add	sp, #36	@ 0x24
 800136a:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800136e:	f502 320c 	add.w	r2, r2, #143360	@ 0x23000
 8001372:	9301      	str	r3, [sp, #4]
 8001374:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001376:	480d      	ldr	r0, [pc, #52]	@ (80013ac <HAL_TIM_MspPostInit+0x5c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001378:	f043 0302 	orr.w	r3, r3, #2
 800137c:	6313      	str	r3, [r2, #48]	@ 0x30
 800137e:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001380:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 80013a0 <HAL_TIM_MspPostInit+0x50>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001384:	f003 0302 	and.w	r3, r3, #2
 8001388:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800138a:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800138c:	2302      	movs	r3, #2
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800138e:	ed8d 7b02 	vstr	d7, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001392:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001394:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001396:	f000 f997 	bl	80016c8 <HAL_GPIO_Init>
}
 800139a:	b009      	add	sp, #36	@ 0x24
 800139c:	f85d fb04 	ldr.w	pc, [sp], #4
 80013a0:	000003c0 	.word	0x000003c0
 80013a4:	00000002 	.word	0x00000002
 80013a8:	40000800 	.word	0x40000800
 80013ac:	40020400 	.word	0x40020400

080013b0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80013b0:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(huart->Instance==USART1)
 80013b2:	4a1b      	ldr	r2, [pc, #108]	@ (8001420 <HAL_UART_MspInit+0x70>)
 80013b4:	6801      	ldr	r1, [r0, #0]
{
 80013b6:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013b8:	2300      	movs	r3, #0
  if(huart->Instance==USART1)
 80013ba:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013bc:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80013c0:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80013c4:	9306      	str	r3, [sp, #24]
  if(huart->Instance==USART1)
 80013c6:	d001      	beq.n	80013cc <HAL_UART_MspInit+0x1c>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 80013c8:	b008      	add	sp, #32
 80013ca:	bd10      	pop	{r4, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 80013cc:	f502 3294 	add.w	r2, r2, #75776	@ 0x12800
 80013d0:	9300      	str	r3, [sp, #0]
 80013d2:	6c50      	ldr	r0, [r2, #68]	@ 0x44
 80013d4:	f040 0010 	orr.w	r0, r0, #16
 80013d8:	6450      	str	r0, [r2, #68]	@ 0x44
 80013da:	6c50      	ldr	r0, [r2, #68]	@ 0x44
 80013dc:	f000 0010 	and.w	r0, r0, #16
 80013e0:	9000      	str	r0, [sp, #0]
 80013e2:	9800      	ldr	r0, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013e4:	9301      	str	r3, [sp, #4]
 80013e6:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013e8:	480e      	ldr	r0, [pc, #56]	@ (8001424 <HAL_UART_MspInit+0x74>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ea:	f043 0301 	orr.w	r3, r3, #1
 80013ee:	6313      	str	r3, [r2, #48]	@ 0x30
 80013f0:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80013f2:	ed9f 7b09 	vldr	d7, [pc, #36]	@ 8001418 <HAL_UART_MspInit+0x68>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013f6:	f003 0301 	and.w	r3, r3, #1
 80013fa:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013fc:	2203      	movs	r2, #3
 80013fe:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001400:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001402:	ed8d 7b02 	vstr	d7, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001406:	e9cd 2305 	strd	r2, r3, [sp, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800140a:	9c01      	ldr	r4, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800140c:	f000 f95c 	bl	80016c8 <HAL_GPIO_Init>
}
 8001410:	b008      	add	sp, #32
 8001412:	bd10      	pop	{r4, pc}
 8001414:	f3af 8000 	nop.w
 8001418:	00000600 	.word	0x00000600
 800141c:	00000002 	.word	0x00000002
 8001420:	40011000 	.word	0x40011000
 8001424:	40020000 	.word	0x40020000

08001428 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001428:	e7fe      	b.n	8001428 <NMI_Handler>
 800142a:	bf00      	nop

0800142c <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800142c:	e7fe      	b.n	800142c <HardFault_Handler>
 800142e:	bf00      	nop

08001430 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001430:	e7fe      	b.n	8001430 <MemManage_Handler>
 8001432:	bf00      	nop

08001434 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001434:	e7fe      	b.n	8001434 <BusFault_Handler>
 8001436:	bf00      	nop

08001438 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001438:	e7fe      	b.n	8001438 <UsageFault_Handler>
 800143a:	bf00      	nop

0800143c <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800143c:	4770      	bx	lr
 800143e:	bf00      	nop

08001440 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8001440:	4770      	bx	lr
 8001442:	bf00      	nop

08001444 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8001444:	4770      	bx	lr
 8001446:	bf00      	nop

08001448 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001448:	f000 b8b6 	b.w	80015b8 <HAL_IncTick>

0800144c <TIM4_IRQHandler>:
void TIM4_IRQHandler(void)
{
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800144c:	4801      	ldr	r0, [pc, #4]	@ (8001454 <TIM4_IRQHandler+0x8>)
 800144e:	f001 b8eb 	b.w	8002628 <HAL_TIM_IRQHandler>
 8001452:	bf00      	nop
 8001454:	20000100 	.word	0x20000100

08001458 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001458:	b570      	push	{r4, r5, r6, lr}
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800145a:	1e16      	subs	r6, r2, #0
 800145c:	dd07      	ble.n	800146e <_read+0x16>
 800145e:	460c      	mov	r4, r1
 8001460:	198d      	adds	r5, r1, r6
  {
    *ptr++ = __io_getchar();
 8001462:	f3af 8000 	nop.w
 8001466:	f804 0b01 	strb.w	r0, [r4], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800146a:	42a5      	cmp	r5, r4
 800146c:	d1f9      	bne.n	8001462 <_read+0xa>
  }

  return len;
}
 800146e:	4630      	mov	r0, r6
 8001470:	bd70      	pop	{r4, r5, r6, pc}
 8001472:	bf00      	nop

08001474 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8001474:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001478:	4770      	bx	lr
 800147a:	bf00      	nop

0800147c <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 800147c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001480:	604b      	str	r3, [r1, #4]
  return 0;
}
 8001482:	2000      	movs	r0, #0
 8001484:	4770      	bx	lr
 8001486:	bf00      	nop

08001488 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8001488:	2001      	movs	r0, #1
 800148a:	4770      	bx	lr

0800148c <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 800148c:	2000      	movs	r0, #0
 800148e:	4770      	bx	lr

08001490 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001490:	490c      	ldr	r1, [pc, #48]	@ (80014c4 <_sbrk+0x34>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001492:	4a0d      	ldr	r2, [pc, #52]	@ (80014c8 <_sbrk+0x38>)
  if (NULL == __sbrk_heap_end)
 8001494:	680b      	ldr	r3, [r1, #0]
{
 8001496:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001498:	4c0c      	ldr	r4, [pc, #48]	@ (80014cc <_sbrk+0x3c>)
 800149a:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 800149c:	b12b      	cbz	r3, 80014aa <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800149e:	4418      	add	r0, r3
 80014a0:	4290      	cmp	r0, r2
 80014a2:	d807      	bhi.n	80014b4 <_sbrk+0x24>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 80014a4:	6008      	str	r0, [r1, #0]

  return (void *)prev_heap_end;
}
 80014a6:	4618      	mov	r0, r3
 80014a8:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 80014aa:	4b09      	ldr	r3, [pc, #36]	@ (80014d0 <_sbrk+0x40>)
 80014ac:	600b      	str	r3, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 80014ae:	4418      	add	r0, r3
 80014b0:	4290      	cmp	r0, r2
 80014b2:	d9f7      	bls.n	80014a4 <_sbrk+0x14>
    errno = ENOMEM;
 80014b4:	f001 fcf0 	bl	8002e98 <__errno>
 80014b8:	230c      	movs	r3, #12
 80014ba:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80014bc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80014c0:	4618      	mov	r0, r3
 80014c2:	bd10      	pop	{r4, pc}
 80014c4:	20000148 	.word	0x20000148
 80014c8:	20020000 	.word	0x20020000
 80014cc:	00000400 	.word	0x00000400
 80014d0:	200002a0 	.word	0x200002a0

080014d4 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80014d4:	4a03      	ldr	r2, [pc, #12]	@ (80014e4 <SystemInit+0x10>)
 80014d6:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80014da:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80014de:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80014e2:	4770      	bx	lr
 80014e4:	e000ed00 	.word	0xe000ed00

080014e8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80014e8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001520 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80014ec:	f7ff fff2 	bl	80014d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80014f0:	480c      	ldr	r0, [pc, #48]	@ (8001524 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80014f2:	490d      	ldr	r1, [pc, #52]	@ (8001528 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80014f4:	4a0d      	ldr	r2, [pc, #52]	@ (800152c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80014f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014f8:	e002      	b.n	8001500 <LoopCopyDataInit>

080014fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014fe:	3304      	adds	r3, #4

08001500 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001500:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001502:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001504:	d3f9      	bcc.n	80014fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001506:	4a0a      	ldr	r2, [pc, #40]	@ (8001530 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001508:	4c0a      	ldr	r4, [pc, #40]	@ (8001534 <LoopFillZerobss+0x22>)
  movs r3, #0
 800150a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800150c:	e001      	b.n	8001512 <LoopFillZerobss>

0800150e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800150e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001510:	3204      	adds	r2, #4

08001512 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001512:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001514:	d3fb      	bcc.n	800150e <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001516:	f001 fcc5 	bl	8002ea4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800151a:	f7ff fddb 	bl	80010d4 <main>
  bx  lr    
 800151e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001520:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001524:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001528:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 800152c:	08004c10 	.word	0x08004c10
  ldr r2, =_sbss
 8001530:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8001534:	2000029c 	.word	0x2000029c

08001538 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001538:	e7fe      	b.n	8001538 <ADC_IRQHandler>
	...

0800153c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800153c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800153e:	4a0e      	ldr	r2, [pc, #56]	@ (8001578 <HAL_InitTick+0x3c>)
 8001540:	4b0e      	ldr	r3, [pc, #56]	@ (800157c <HAL_InitTick+0x40>)
 8001542:	7812      	ldrb	r2, [r2, #0]
 8001544:	681b      	ldr	r3, [r3, #0]
{
 8001546:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001548:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800154c:	fbb0 f0f2 	udiv	r0, r0, r2
 8001550:	fbb3 f0f0 	udiv	r0, r3, r0
 8001554:	f000 f89e 	bl	8001694 <HAL_SYSTICK_Config>
 8001558:	b908      	cbnz	r0, 800155e <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800155a:	2d0f      	cmp	r5, #15
 800155c:	d901      	bls.n	8001562 <HAL_InitTick+0x26>
    return HAL_ERROR;
 800155e:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8001560:	bd38      	pop	{r3, r4, r5, pc}
 8001562:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001564:	4602      	mov	r2, r0
 8001566:	4629      	mov	r1, r5
 8001568:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800156c:	f000 f848 	bl	8001600 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001570:	4b03      	ldr	r3, [pc, #12]	@ (8001580 <HAL_InitTick+0x44>)
 8001572:	4620      	mov	r0, r4
 8001574:	601d      	str	r5, [r3, #0]
}
 8001576:	bd38      	pop	{r3, r4, r5, pc}
 8001578:	20000024 	.word	0x20000024
 800157c:	20000020 	.word	0x20000020
 8001580:	20000028 	.word	0x20000028

08001584 <HAL_Init>:
{
 8001584:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001586:	4b0b      	ldr	r3, [pc, #44]	@ (80015b4 <HAL_Init+0x30>)
 8001588:	681a      	ldr	r2, [r3, #0]
 800158a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800158e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001590:	681a      	ldr	r2, [r3, #0]
 8001592:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001596:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001598:	681a      	ldr	r2, [r3, #0]
 800159a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800159e:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015a0:	2003      	movs	r0, #3
 80015a2:	f000 f81b 	bl	80015dc <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80015a6:	200f      	movs	r0, #15
 80015a8:	f7ff ffc8 	bl	800153c <HAL_InitTick>
  HAL_MspInit();
 80015ac:	f7ff fe94 	bl	80012d8 <HAL_MspInit>
}
 80015b0:	2000      	movs	r0, #0
 80015b2:	bd08      	pop	{r3, pc}
 80015b4:	40023c00 	.word	0x40023c00

080015b8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80015b8:	4a03      	ldr	r2, [pc, #12]	@ (80015c8 <HAL_IncTick+0x10>)
 80015ba:	4b04      	ldr	r3, [pc, #16]	@ (80015cc <HAL_IncTick+0x14>)
 80015bc:	6811      	ldr	r1, [r2, #0]
 80015be:	781b      	ldrb	r3, [r3, #0]
 80015c0:	440b      	add	r3, r1
 80015c2:	6013      	str	r3, [r2, #0]
}
 80015c4:	4770      	bx	lr
 80015c6:	bf00      	nop
 80015c8:	2000014c 	.word	0x2000014c
 80015cc:	20000024 	.word	0x20000024

080015d0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80015d0:	4b01      	ldr	r3, [pc, #4]	@ (80015d8 <HAL_GetTick+0x8>)
 80015d2:	6818      	ldr	r0, [r3, #0]
}
 80015d4:	4770      	bx	lr
 80015d6:	bf00      	nop
 80015d8:	2000014c 	.word	0x2000014c

080015dc <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015dc:	4907      	ldr	r1, [pc, #28]	@ (80015fc <HAL_NVIC_SetPriorityGrouping+0x20>)
 80015de:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015e0:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015e2:	f64f 00ff 	movw	r0, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015e6:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015ea:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015ec:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015ee:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80015f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 80015f6:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80015f8:	4770      	bx	lr
 80015fa:	bf00      	nop
 80015fc:	e000ed00 	.word	0xe000ed00

08001600 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001600:	4b1b      	ldr	r3, [pc, #108]	@ (8001670 <HAL_NVIC_SetPriority+0x70>)
 8001602:	68db      	ldr	r3, [r3, #12]
 8001604:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001608:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800160a:	f1c3 0e07 	rsb	lr, r3, #7
 800160e:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001612:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001616:	bf28      	it	cs
 8001618:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800161c:	f1bc 0f06 	cmp.w	ip, #6
 8001620:	d91c      	bls.n	800165c <HAL_NVIC_SetPriority+0x5c>
 8001622:	f1a3 0c03 	sub.w	ip, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001626:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800162a:	fa03 f30c 	lsl.w	r3, r3, ip
 800162e:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001632:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001636:	fa03 f30e 	lsl.w	r3, r3, lr
 800163a:	ea21 0303 	bic.w	r3, r1, r3
 800163e:	fa03 f30c 	lsl.w	r3, r3, ip
 8001642:	4313      	orrs	r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001644:	011b      	lsls	r3, r3, #4
  if ((int32_t)(IRQn) >= 0)
 8001646:	2800      	cmp	r0, #0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001648:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 800164a:	db0a      	blt.n	8001662 <HAL_NVIC_SetPriority+0x62>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800164c:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8001650:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8001654:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001658:	f85d fb04 	ldr.w	pc, [sp], #4
 800165c:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800165e:	4694      	mov	ip, r2
 8001660:	e7e7      	b.n	8001632 <HAL_NVIC_SetPriority+0x32>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001662:	4a04      	ldr	r2, [pc, #16]	@ (8001674 <HAL_NVIC_SetPriority+0x74>)
 8001664:	f000 000f 	and.w	r0, r0, #15
 8001668:	4402      	add	r2, r0
 800166a:	7613      	strb	r3, [r2, #24]
 800166c:	f85d fb04 	ldr.w	pc, [sp], #4
 8001670:	e000ed00 	.word	0xe000ed00
 8001674:	e000ecfc 	.word	0xe000ecfc

08001678 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001678:	2800      	cmp	r0, #0
 800167a:	db07      	blt.n	800168c <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800167c:	4a04      	ldr	r2, [pc, #16]	@ (8001690 <HAL_NVIC_EnableIRQ+0x18>)
 800167e:	0941      	lsrs	r1, r0, #5
 8001680:	2301      	movs	r3, #1
 8001682:	f000 001f 	and.w	r0, r0, #31
 8001686:	4083      	lsls	r3, r0
 8001688:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800168c:	4770      	bx	lr
 800168e:	bf00      	nop
 8001690:	e000e100 	.word	0xe000e100

08001694 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001694:	3801      	subs	r0, #1
 8001696:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 800169a:	d301      	bcc.n	80016a0 <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 800169c:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800169e:	4770      	bx	lr
{
 80016a0:	b410      	push	{r4}
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016a2:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016a6:	4c07      	ldr	r4, [pc, #28]	@ (80016c4 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016a8:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016aa:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
 80016ae:	f884 c023 	strb.w	ip, [r4, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016b2:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016b4:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016b6:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016b8:	619a      	str	r2, [r3, #24]
}
 80016ba:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016be:	6119      	str	r1, [r3, #16]
 80016c0:	4770      	bx	lr
 80016c2:	bf00      	nop
 80016c4:	e000ed00 	.word	0xe000ed00

080016c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80016cc:	2300      	movs	r3, #0
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80016ce:	680c      	ldr	r4, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016d0:	f8df a218 	ldr.w	sl, [pc, #536]	@ 80018ec <HAL_GPIO_Init+0x224>
{
 80016d4:	b085      	sub	sp, #20
    ioposition = 0x01U << position;
 80016d6:	f04f 0b01 	mov.w	fp, #1

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80016da:	4689      	mov	r9, r1
 80016dc:	e003      	b.n	80016e6 <HAL_GPIO_Init+0x1e>
  for(position = 0U; position < GPIO_NUMBER; position++)
 80016de:	3301      	adds	r3, #1
 80016e0:	2b10      	cmp	r3, #16
 80016e2:	f000 8091 	beq.w	8001808 <HAL_GPIO_Init+0x140>
    ioposition = 0x01U << position;
 80016e6:	fa0b f203 	lsl.w	r2, fp, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80016ea:	ea02 0804 	and.w	r8, r2, r4
    if(iocurrent == ioposition)
 80016ee:	43a2      	bics	r2, r4
 80016f0:	d1f5      	bne.n	80016de <HAL_GPIO_Init+0x16>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80016f2:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80016f6:	f001 0203 	and.w	r2, r1, #3
 80016fa:	ea4f 0c43 	mov.w	ip, r3, lsl #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80016fe:	2503      	movs	r5, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001700:	1e57      	subs	r7, r2, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001702:	fa05 f50c 	lsl.w	r5, r5, ip
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001706:	2f01      	cmp	r7, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001708:	ea6f 0505 	mvn.w	r5, r5
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800170c:	d97f      	bls.n	800180e <HAL_GPIO_Init+0x146>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800170e:	2a03      	cmp	r2, #3
 8001710:	f040 80b6 	bne.w	8001880 <HAL_GPIO_Init+0x1b8>
      temp = GPIOx->MODER;
 8001714:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001716:	fa02 f20c 	lsl.w	r2, r2, ip
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800171a:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800171c:	432a      	orrs	r2, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800171e:	f411 3f40 	tst.w	r1, #196608	@ 0x30000
      GPIOx->MODER = temp;
 8001722:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001724:	d0db      	beq.n	80016de <HAL_GPIO_Init+0x16>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001726:	2200      	movs	r2, #0
 8001728:	9203      	str	r2, [sp, #12]
 800172a:	f8da 2044 	ldr.w	r2, [sl, #68]	@ 0x44
 800172e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001732:	f8ca 2044 	str.w	r2, [sl, #68]	@ 0x44
 8001736:	f8da 2044 	ldr.w	r2, [sl, #68]	@ 0x44
 800173a:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 800173e:	9203      	str	r2, [sp, #12]
 8001740:	9a03      	ldr	r2, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 8001742:	f023 0203 	bic.w	r2, r3, #3
 8001746:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800174a:	f003 0703 	and.w	r7, r3, #3
 800174e:	260f      	movs	r6, #15
 8001750:	f502 329c 	add.w	r2, r2, #79872	@ 0x13800
 8001754:	00bf      	lsls	r7, r7, #2
 8001756:	fa06 fc07 	lsl.w	ip, r6, r7
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800175a:	4e61      	ldr	r6, [pc, #388]	@ (80018e0 <HAL_GPIO_Init+0x218>)
        temp = SYSCFG->EXTICR[position >> 2U];
 800175c:	6895      	ldr	r5, [r2, #8]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800175e:	42b0      	cmp	r0, r6
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001760:	ea25 050c 	bic.w	r5, r5, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001764:	d027      	beq.n	80017b6 <HAL_GPIO_Init+0xee>
 8001766:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 800176a:	42b0      	cmp	r0, r6
 800176c:	f000 8093 	beq.w	8001896 <HAL_GPIO_Init+0x1ce>
 8001770:	4e5c      	ldr	r6, [pc, #368]	@ (80018e4 <HAL_GPIO_Init+0x21c>)
 8001772:	42b0      	cmp	r0, r6
 8001774:	f000 8095 	beq.w	80018a2 <HAL_GPIO_Init+0x1da>
 8001778:	f8df c174 	ldr.w	ip, [pc, #372]	@ 80018f0 <HAL_GPIO_Init+0x228>
 800177c:	4560      	cmp	r0, ip
 800177e:	f000 8096 	beq.w	80018ae <HAL_GPIO_Init+0x1e6>
 8001782:	f8df c170 	ldr.w	ip, [pc, #368]	@ 80018f4 <HAL_GPIO_Init+0x22c>
 8001786:	4560      	cmp	r0, ip
 8001788:	f000 8097 	beq.w	80018ba <HAL_GPIO_Init+0x1f2>
 800178c:	f8df c168 	ldr.w	ip, [pc, #360]	@ 80018f8 <HAL_GPIO_Init+0x230>
 8001790:	4560      	cmp	r0, ip
 8001792:	f000 8098 	beq.w	80018c6 <HAL_GPIO_Init+0x1fe>
 8001796:	f8df c164 	ldr.w	ip, [pc, #356]	@ 80018fc <HAL_GPIO_Init+0x234>
 800179a:	4560      	cmp	r0, ip
 800179c:	f000 8099 	beq.w	80018d2 <HAL_GPIO_Init+0x20a>
 80017a0:	f8df c15c 	ldr.w	ip, [pc, #348]	@ 8001900 <HAL_GPIO_Init+0x238>
 80017a4:	4560      	cmp	r0, ip
 80017a6:	bf0c      	ite	eq
 80017a8:	f04f 0c07 	moveq.w	ip, #7
 80017ac:	f04f 0c08 	movne.w	ip, #8
 80017b0:	fa0c f707 	lsl.w	r7, ip, r7
 80017b4:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 80017b6:	6095      	str	r5, [r2, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80017b8:	4a4b      	ldr	r2, [pc, #300]	@ (80018e8 <HAL_GPIO_Init+0x220>)
 80017ba:	6892      	ldr	r2, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80017bc:	02ce      	lsls	r6, r1, #11
        temp &= ~((uint32_t)iocurrent);
 80017be:	ea6f 0508 	mvn.w	r5, r8
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 80017c2:	4e49      	ldr	r6, [pc, #292]	@ (80018e8 <HAL_GPIO_Init+0x220>)
        temp &= ~((uint32_t)iocurrent);
 80017c4:	bf54      	ite	pl
 80017c6:	402a      	andpl	r2, r5
          temp |= iocurrent;
 80017c8:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->RTSR = temp;
 80017cc:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR;
 80017ce:	68f2      	ldr	r2, [r6, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 80017d0:	4e45      	ldr	r6, [pc, #276]	@ (80018e8 <HAL_GPIO_Init+0x220>)
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80017d2:	028f      	lsls	r7, r1, #10
        temp &= ~((uint32_t)iocurrent);
 80017d4:	bf54      	ite	pl
 80017d6:	402a      	andpl	r2, r5
          temp |= iocurrent;
 80017d8:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->FTSR = temp;
 80017dc:	60f2      	str	r2, [r6, #12]

        temp = EXTI->EMR;
 80017de:	6872      	ldr	r2, [r6, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80017e0:	038e      	lsls	r6, r1, #14
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 80017e2:	4e41      	ldr	r6, [pc, #260]	@ (80018e8 <HAL_GPIO_Init+0x220>)
        temp &= ~((uint32_t)iocurrent);
 80017e4:	bf54      	ite	pl
 80017e6:	402a      	andpl	r2, r5
          temp |= iocurrent;
 80017e8:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->EMR = temp;
 80017ec:	6072      	str	r2, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80017ee:	6832      	ldr	r2, [r6, #0]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80017f0:	03c9      	lsls	r1, r1, #15
  for(position = 0U; position < GPIO_NUMBER; position++)
 80017f2:	f103 0301 	add.w	r3, r3, #1
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 80017f6:	493c      	ldr	r1, [pc, #240]	@ (80018e8 <HAL_GPIO_Init+0x220>)
        temp &= ~((uint32_t)iocurrent);
 80017f8:	bf54      	ite	pl
 80017fa:	402a      	andpl	r2, r5
          temp |= iocurrent;
 80017fc:	ea48 0202 	orrmi.w	r2, r8, r2
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001800:	2b10      	cmp	r3, #16
        EXTI->IMR = temp;
 8001802:	600a      	str	r2, [r1, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001804:	f47f af6f 	bne.w	80016e6 <HAL_GPIO_Init+0x1e>
      }
    }
  }
}
 8001808:	b005      	add	sp, #20
 800180a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR; 
 800180e:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001810:	ea07 0e05 	and.w	lr, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001814:	f8d9 700c 	ldr.w	r7, [r9, #12]
 8001818:	fa07 f70c 	lsl.w	r7, r7, ip
 800181c:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OSPEEDR = temp;
 8001820:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8001822:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001824:	ea27 0e08 	bic.w	lr, r7, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001828:	f3c1 1700 	ubfx	r7, r1, #4, #1
 800182c:	409f      	lsls	r7, r3
 800182e:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8001832:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 8001834:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001836:	ea07 0e05 	and.w	lr, r7, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800183a:	f8d9 7008 	ldr.w	r7, [r9, #8]
 800183e:	fa07 f70c 	lsl.w	r7, r7, ip
 8001842:	ea47 070e 	orr.w	r7, r7, lr
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001846:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 8001848:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800184a:	f47f af63 	bne.w	8001714 <HAL_GPIO_Init+0x4c>
        temp = GPIOx->AFR[position >> 3U];
 800184e:	08df      	lsrs	r7, r3, #3
 8001850:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 8001854:	9701      	str	r7, [sp, #4]
 8001856:	6a3e      	ldr	r6, [r7, #32]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001858:	f8d9 7010 	ldr.w	r7, [r9, #16]
        temp = GPIOx->AFR[position >> 3U];
 800185c:	9600      	str	r6, [sp, #0]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800185e:	f003 0e07 	and.w	lr, r3, #7
 8001862:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8001866:	260f      	movs	r6, #15
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001868:	fa07 f70e 	lsl.w	r7, r7, lr
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800186c:	fa06 fe0e 	lsl.w	lr, r6, lr
 8001870:	9e00      	ldr	r6, [sp, #0]
 8001872:	ea26 0e0e 	bic.w	lr, r6, lr
        GPIOx->AFR[position >> 3U] = temp;
 8001876:	9e01      	ldr	r6, [sp, #4]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001878:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->AFR[position >> 3U] = temp;
 800187c:	6237      	str	r7, [r6, #32]
 800187e:	e749      	b.n	8001714 <HAL_GPIO_Init+0x4c>
        temp = GPIOx->PUPDR;
 8001880:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001882:	ea07 0e05 	and.w	lr, r7, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001886:	f8d9 7008 	ldr.w	r7, [r9, #8]
 800188a:	fa07 f70c 	lsl.w	r7, r7, ip
 800188e:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->PUPDR = temp;
 8001892:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001894:	e73e      	b.n	8001714 <HAL_GPIO_Init+0x4c>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001896:	f04f 0c01 	mov.w	ip, #1
 800189a:	fa0c f707 	lsl.w	r7, ip, r7
 800189e:	433d      	orrs	r5, r7
 80018a0:	e789      	b.n	80017b6 <HAL_GPIO_Init+0xee>
 80018a2:	f04f 0c02 	mov.w	ip, #2
 80018a6:	fa0c f707 	lsl.w	r7, ip, r7
 80018aa:	433d      	orrs	r5, r7
 80018ac:	e783      	b.n	80017b6 <HAL_GPIO_Init+0xee>
 80018ae:	f04f 0c03 	mov.w	ip, #3
 80018b2:	fa0c f707 	lsl.w	r7, ip, r7
 80018b6:	433d      	orrs	r5, r7
 80018b8:	e77d      	b.n	80017b6 <HAL_GPIO_Init+0xee>
 80018ba:	f04f 0c04 	mov.w	ip, #4
 80018be:	fa0c f707 	lsl.w	r7, ip, r7
 80018c2:	433d      	orrs	r5, r7
 80018c4:	e777      	b.n	80017b6 <HAL_GPIO_Init+0xee>
 80018c6:	f04f 0c05 	mov.w	ip, #5
 80018ca:	fa0c f707 	lsl.w	r7, ip, r7
 80018ce:	433d      	orrs	r5, r7
 80018d0:	e771      	b.n	80017b6 <HAL_GPIO_Init+0xee>
 80018d2:	f04f 0c06 	mov.w	ip, #6
 80018d6:	fa0c f707 	lsl.w	r7, ip, r7
 80018da:	433d      	orrs	r5, r7
 80018dc:	e76b      	b.n	80017b6 <HAL_GPIO_Init+0xee>
 80018de:	bf00      	nop
 80018e0:	40020000 	.word	0x40020000
 80018e4:	40020800 	.word	0x40020800
 80018e8:	40013c00 	.word	0x40013c00
 80018ec:	40023800 	.word	0x40023800
 80018f0:	40020c00 	.word	0x40020c00
 80018f4:	40021000 	.word	0x40021000
 80018f8:	40021400 	.word	0x40021400
 80018fc:	40021800 	.word	0x40021800
 8001900:	40021c00 	.word	0x40021c00

08001904 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001904:	b902      	cbnz	r2, 8001908 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001906:	0409      	lsls	r1, r1, #16
 8001908:	6181      	str	r1, [r0, #24]
  }
}
 800190a:	4770      	bx	lr

0800190c <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800190c:	2800      	cmp	r0, #0
 800190e:	f000 81d8 	beq.w	8001cc2 <HAL_RCC_OscConfig+0x3b6>
{
 8001912:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001916:	6803      	ldr	r3, [r0, #0]
 8001918:	07dd      	lsls	r5, r3, #31
{
 800191a:	b082      	sub	sp, #8
 800191c:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800191e:	d52f      	bpl.n	8001980 <HAL_RCC_OscConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001920:	499d      	ldr	r1, [pc, #628]	@ (8001b98 <HAL_RCC_OscConfig+0x28c>)
 8001922:	688a      	ldr	r2, [r1, #8]
 8001924:	f002 020c 	and.w	r2, r2, #12
 8001928:	2a04      	cmp	r2, #4
 800192a:	f000 80ec 	beq.w	8001b06 <HAL_RCC_OscConfig+0x1fa>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800192e:	688a      	ldr	r2, [r1, #8]
 8001930:	f002 020c 	and.w	r2, r2, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001934:	2a08      	cmp	r2, #8
 8001936:	f000 80e2 	beq.w	8001afe <HAL_RCC_OscConfig+0x1f2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800193a:	6863      	ldr	r3, [r4, #4]
 800193c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001940:	f000 80eb 	beq.w	8001b1a <HAL_RCC_OscConfig+0x20e>
 8001944:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001948:	f000 8173 	beq.w	8001c32 <HAL_RCC_OscConfig+0x326>
 800194c:	4d92      	ldr	r5, [pc, #584]	@ (8001b98 <HAL_RCC_OscConfig+0x28c>)
 800194e:	682a      	ldr	r2, [r5, #0]
 8001950:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8001954:	602a      	str	r2, [r5, #0]
 8001956:	682a      	ldr	r2, [r5, #0]
 8001958:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800195c:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800195e:	2b00      	cmp	r3, #0
 8001960:	f040 80e0 	bne.w	8001b24 <HAL_RCC_OscConfig+0x218>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001964:	f7ff fe34 	bl	80015d0 <HAL_GetTick>
 8001968:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800196a:	e005      	b.n	8001978 <HAL_RCC_OscConfig+0x6c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800196c:	f7ff fe30 	bl	80015d0 <HAL_GetTick>
 8001970:	1b80      	subs	r0, r0, r6
 8001972:	2864      	cmp	r0, #100	@ 0x64
 8001974:	f200 8100 	bhi.w	8001b78 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001978:	682b      	ldr	r3, [r5, #0]
 800197a:	039f      	lsls	r7, r3, #14
 800197c:	d4f6      	bmi.n	800196c <HAL_RCC_OscConfig+0x60>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800197e:	6823      	ldr	r3, [r4, #0]
 8001980:	079d      	lsls	r5, r3, #30
 8001982:	d528      	bpl.n	80019d6 <HAL_RCC_OscConfig+0xca>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001984:	4a84      	ldr	r2, [pc, #528]	@ (8001b98 <HAL_RCC_OscConfig+0x28c>)
 8001986:	6891      	ldr	r1, [r2, #8]
 8001988:	f011 0f0c 	tst.w	r1, #12
 800198c:	f000 809b 	beq.w	8001ac6 <HAL_RCC_OscConfig+0x1ba>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001990:	6891      	ldr	r1, [r2, #8]
 8001992:	f001 010c 	and.w	r1, r1, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001996:	2908      	cmp	r1, #8
 8001998:	f000 8091 	beq.w	8001abe <HAL_RCC_OscConfig+0x1b2>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800199c:	68e3      	ldr	r3, [r4, #12]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	f000 810c 	beq.w	8001bbc <HAL_RCC_OscConfig+0x2b0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80019a4:	4b7d      	ldr	r3, [pc, #500]	@ (8001b9c <HAL_RCC_OscConfig+0x290>)

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019a6:	4e7c      	ldr	r6, [pc, #496]	@ (8001b98 <HAL_RCC_OscConfig+0x28c>)
        __HAL_RCC_HSI_ENABLE();
 80019a8:	2201      	movs	r2, #1
 80019aa:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80019ac:	f7ff fe10 	bl	80015d0 <HAL_GetTick>
 80019b0:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019b2:	e005      	b.n	80019c0 <HAL_RCC_OscConfig+0xb4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019b4:	f7ff fe0c 	bl	80015d0 <HAL_GetTick>
 80019b8:	1b40      	subs	r0, r0, r5
 80019ba:	2802      	cmp	r0, #2
 80019bc:	f200 80dc 	bhi.w	8001b78 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019c0:	6833      	ldr	r3, [r6, #0]
 80019c2:	079f      	lsls	r7, r3, #30
 80019c4:	d5f6      	bpl.n	80019b4 <HAL_RCC_OscConfig+0xa8>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019c6:	6833      	ldr	r3, [r6, #0]
 80019c8:	6922      	ldr	r2, [r4, #16]
 80019ca:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80019ce:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80019d2:	6033      	str	r3, [r6, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019d4:	6823      	ldr	r3, [r4, #0]
 80019d6:	071a      	lsls	r2, r3, #28
 80019d8:	d45c      	bmi.n	8001a94 <HAL_RCC_OscConfig+0x188>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019da:	075d      	lsls	r5, r3, #29
 80019dc:	d53a      	bpl.n	8001a54 <HAL_RCC_OscConfig+0x148>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019de:	4a6e      	ldr	r2, [pc, #440]	@ (8001b98 <HAL_RCC_OscConfig+0x28c>)
 80019e0:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 80019e2:	f013 5380 	ands.w	r3, r3, #268435456	@ 0x10000000
 80019e6:	f040 8088 	bne.w	8001afa <HAL_RCC_OscConfig+0x1ee>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019ea:	9301      	str	r3, [sp, #4]
 80019ec:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 80019ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019f2:	6413      	str	r3, [r2, #64]	@ 0x40
 80019f4:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 80019f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019fa:	9301      	str	r3, [sp, #4]
 80019fc:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80019fe:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a00:	4e67      	ldr	r6, [pc, #412]	@ (8001ba0 <HAL_RCC_OscConfig+0x294>)
 8001a02:	6833      	ldr	r3, [r6, #0]
 8001a04:	05d8      	lsls	r0, r3, #23
 8001a06:	f140 80a7 	bpl.w	8001b58 <HAL_RCC_OscConfig+0x24c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a0a:	68a3      	ldr	r3, [r4, #8]
 8001a0c:	2b01      	cmp	r3, #1
 8001a0e:	f000 80b7 	beq.w	8001b80 <HAL_RCC_OscConfig+0x274>
 8001a12:	2b05      	cmp	r3, #5
 8001a14:	f000 811d 	beq.w	8001c52 <HAL_RCC_OscConfig+0x346>
 8001a18:	4e5f      	ldr	r6, [pc, #380]	@ (8001b98 <HAL_RCC_OscConfig+0x28c>)
 8001a1a:	6f32      	ldr	r2, [r6, #112]	@ 0x70
 8001a1c:	f022 0201 	bic.w	r2, r2, #1
 8001a20:	6732      	str	r2, [r6, #112]	@ 0x70
 8001a22:	6f32      	ldr	r2, [r6, #112]	@ 0x70
 8001a24:	f022 0204 	bic.w	r2, r2, #4
 8001a28:	6732      	str	r2, [r6, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	f040 80ad 	bne.w	8001b8a <HAL_RCC_OscConfig+0x27e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a30:	f7ff fdce 	bl	80015d0 <HAL_GetTick>

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a34:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8001a38:	4607      	mov	r7, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a3a:	e005      	b.n	8001a48 <HAL_RCC_OscConfig+0x13c>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a3c:	f7ff fdc8 	bl	80015d0 <HAL_GetTick>
 8001a40:	1bc0      	subs	r0, r0, r7
 8001a42:	4540      	cmp	r0, r8
 8001a44:	f200 8098 	bhi.w	8001b78 <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a48:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 8001a4a:	079b      	lsls	r3, r3, #30
 8001a4c:	d4f6      	bmi.n	8001a3c <HAL_RCC_OscConfig+0x130>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001a4e:	2d00      	cmp	r5, #0
 8001a50:	f040 80f9 	bne.w	8001c46 <HAL_RCC_OscConfig+0x33a>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a54:	69a3      	ldr	r3, [r4, #24]
 8001a56:	b1cb      	cbz	r3, 8001a8c <HAL_RCC_OscConfig+0x180>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001a58:	4d4f      	ldr	r5, [pc, #316]	@ (8001b98 <HAL_RCC_OscConfig+0x28c>)
 8001a5a:	68aa      	ldr	r2, [r5, #8]
 8001a5c:	f002 020c 	and.w	r2, r2, #12
 8001a60:	2a08      	cmp	r2, #8
 8001a62:	f000 80bc 	beq.w	8001bde <HAL_RCC_OscConfig+0x2d2>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a66:	2b02      	cmp	r3, #2
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a68:	4b4c      	ldr	r3, [pc, #304]	@ (8001b9c <HAL_RCC_OscConfig+0x290>)
 8001a6a:	f04f 0200 	mov.w	r2, #0
 8001a6e:	661a      	str	r2, [r3, #96]	@ 0x60
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a70:	f000 80f9 	beq.w	8001c66 <HAL_RCC_OscConfig+0x35a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a74:	f7ff fdac 	bl	80015d0 <HAL_GetTick>
 8001a78:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a7a:	e004      	b.n	8001a86 <HAL_RCC_OscConfig+0x17a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a7c:	f7ff fda8 	bl	80015d0 <HAL_GetTick>
 8001a80:	1b00      	subs	r0, r0, r4
 8001a82:	2802      	cmp	r0, #2
 8001a84:	d878      	bhi.n	8001b78 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a86:	682b      	ldr	r3, [r5, #0]
 8001a88:	019b      	lsls	r3, r3, #6
 8001a8a:	d4f7      	bmi.n	8001a7c <HAL_RCC_OscConfig+0x170>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8001a8c:	2000      	movs	r0, #0
}
 8001a8e:	b002      	add	sp, #8
 8001a90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001a94:	6963      	ldr	r3, [r4, #20]
 8001a96:	b1fb      	cbz	r3, 8001ad8 <HAL_RCC_OscConfig+0x1cc>
      __HAL_RCC_LSI_ENABLE();
 8001a98:	4b40      	ldr	r3, [pc, #256]	@ (8001b9c <HAL_RCC_OscConfig+0x290>)
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a9a:	4e3f      	ldr	r6, [pc, #252]	@ (8001b98 <HAL_RCC_OscConfig+0x28c>)
      __HAL_RCC_LSI_ENABLE();
 8001a9c:	2201      	movs	r2, #1
 8001a9e:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80
      tickstart = HAL_GetTick();
 8001aa2:	f7ff fd95 	bl	80015d0 <HAL_GetTick>
 8001aa6:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001aa8:	e004      	b.n	8001ab4 <HAL_RCC_OscConfig+0x1a8>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001aaa:	f7ff fd91 	bl	80015d0 <HAL_GetTick>
 8001aae:	1b40      	subs	r0, r0, r5
 8001ab0:	2802      	cmp	r0, #2
 8001ab2:	d861      	bhi.n	8001b78 <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ab4:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 8001ab6:	079b      	lsls	r3, r3, #30
 8001ab8:	d5f7      	bpl.n	8001aaa <HAL_RCC_OscConfig+0x19e>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001aba:	6823      	ldr	r3, [r4, #0]
 8001abc:	e78d      	b.n	80019da <HAL_RCC_OscConfig+0xce>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001abe:	6852      	ldr	r2, [r2, #4]
 8001ac0:	0251      	lsls	r1, r2, #9
 8001ac2:	f53f af6b 	bmi.w	800199c <HAL_RCC_OscConfig+0x90>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ac6:	4a34      	ldr	r2, [pc, #208]	@ (8001b98 <HAL_RCC_OscConfig+0x28c>)
 8001ac8:	6812      	ldr	r2, [r2, #0]
 8001aca:	0792      	lsls	r2, r2, #30
 8001acc:	d538      	bpl.n	8001b40 <HAL_RCC_OscConfig+0x234>
 8001ace:	68e2      	ldr	r2, [r4, #12]
 8001ad0:	2a01      	cmp	r2, #1
 8001ad2:	d035      	beq.n	8001b40 <HAL_RCC_OscConfig+0x234>
    return HAL_ERROR;
 8001ad4:	2001      	movs	r0, #1
 8001ad6:	e7da      	b.n	8001a8e <HAL_RCC_OscConfig+0x182>
      __HAL_RCC_LSI_DISABLE();
 8001ad8:	4a30      	ldr	r2, [pc, #192]	@ (8001b9c <HAL_RCC_OscConfig+0x290>)
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ada:	4e2f      	ldr	r6, [pc, #188]	@ (8001b98 <HAL_RCC_OscConfig+0x28c>)
      __HAL_RCC_LSI_DISABLE();
 8001adc:	f8c2 3e80 	str.w	r3, [r2, #3712]	@ 0xe80
      tickstart = HAL_GetTick();
 8001ae0:	f7ff fd76 	bl	80015d0 <HAL_GetTick>
 8001ae4:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ae6:	e004      	b.n	8001af2 <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ae8:	f7ff fd72 	bl	80015d0 <HAL_GetTick>
 8001aec:	1b40      	subs	r0, r0, r5
 8001aee:	2802      	cmp	r0, #2
 8001af0:	d842      	bhi.n	8001b78 <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001af2:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 8001af4:	079f      	lsls	r7, r3, #30
 8001af6:	d4f7      	bmi.n	8001ae8 <HAL_RCC_OscConfig+0x1dc>
 8001af8:	e7df      	b.n	8001aba <HAL_RCC_OscConfig+0x1ae>
    FlagStatus       pwrclkchanged = RESET;
 8001afa:	2500      	movs	r5, #0
 8001afc:	e780      	b.n	8001a00 <HAL_RCC_OscConfig+0xf4>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001afe:	684a      	ldr	r2, [r1, #4]
 8001b00:	0251      	lsls	r1, r2, #9
 8001b02:	f57f af1a 	bpl.w	800193a <HAL_RCC_OscConfig+0x2e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b06:	4a24      	ldr	r2, [pc, #144]	@ (8001b98 <HAL_RCC_OscConfig+0x28c>)
 8001b08:	6812      	ldr	r2, [r2, #0]
 8001b0a:	0392      	lsls	r2, r2, #14
 8001b0c:	f57f af38 	bpl.w	8001980 <HAL_RCC_OscConfig+0x74>
 8001b10:	6862      	ldr	r2, [r4, #4]
 8001b12:	2a00      	cmp	r2, #0
 8001b14:	f47f af34 	bne.w	8001980 <HAL_RCC_OscConfig+0x74>
 8001b18:	e7dc      	b.n	8001ad4 <HAL_RCC_OscConfig+0x1c8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b1a:	4a1f      	ldr	r2, [pc, #124]	@ (8001b98 <HAL_RCC_OscConfig+0x28c>)
 8001b1c:	6813      	ldr	r3, [r2, #0]
 8001b1e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b22:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001b24:	f7ff fd54 	bl	80015d0 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b28:	4e1b      	ldr	r6, [pc, #108]	@ (8001b98 <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
 8001b2a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b2c:	e004      	b.n	8001b38 <HAL_RCC_OscConfig+0x22c>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b2e:	f7ff fd4f 	bl	80015d0 <HAL_GetTick>
 8001b32:	1b40      	subs	r0, r0, r5
 8001b34:	2864      	cmp	r0, #100	@ 0x64
 8001b36:	d81f      	bhi.n	8001b78 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b38:	6833      	ldr	r3, [r6, #0]
 8001b3a:	039b      	lsls	r3, r3, #14
 8001b3c:	d5f7      	bpl.n	8001b2e <HAL_RCC_OscConfig+0x222>
 8001b3e:	e71e      	b.n	800197e <HAL_RCC_OscConfig+0x72>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b40:	4915      	ldr	r1, [pc, #84]	@ (8001b98 <HAL_RCC_OscConfig+0x28c>)
 8001b42:	6920      	ldr	r0, [r4, #16]
 8001b44:	680a      	ldr	r2, [r1, #0]
 8001b46:	f022 02f8 	bic.w	r2, r2, #248	@ 0xf8
 8001b4a:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 8001b4e:	600a      	str	r2, [r1, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b50:	071a      	lsls	r2, r3, #28
 8001b52:	f57f af42 	bpl.w	80019da <HAL_RCC_OscConfig+0xce>
 8001b56:	e79d      	b.n	8001a94 <HAL_RCC_OscConfig+0x188>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b58:	6833      	ldr	r3, [r6, #0]
 8001b5a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b5e:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001b60:	f7ff fd36 	bl	80015d0 <HAL_GetTick>
 8001b64:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b66:	6833      	ldr	r3, [r6, #0]
 8001b68:	05d9      	lsls	r1, r3, #23
 8001b6a:	f53f af4e 	bmi.w	8001a0a <HAL_RCC_OscConfig+0xfe>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b6e:	f7ff fd2f 	bl	80015d0 <HAL_GetTick>
 8001b72:	1bc0      	subs	r0, r0, r7
 8001b74:	2802      	cmp	r0, #2
 8001b76:	d9f6      	bls.n	8001b66 <HAL_RCC_OscConfig+0x25a>
            return HAL_TIMEOUT;
 8001b78:	2003      	movs	r0, #3
}
 8001b7a:	b002      	add	sp, #8
 8001b7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b80:	4a05      	ldr	r2, [pc, #20]	@ (8001b98 <HAL_RCC_OscConfig+0x28c>)
 8001b82:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8001b84:	f043 0301 	orr.w	r3, r3, #1
 8001b88:	6713      	str	r3, [r2, #112]	@ 0x70
      tickstart = HAL_GetTick();
 8001b8a:	f7ff fd21 	bl	80015d0 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b8e:	4f02      	ldr	r7, [pc, #8]	@ (8001b98 <HAL_RCC_OscConfig+0x28c>)
      tickstart = HAL_GetTick();
 8001b90:	4606      	mov	r6, r0
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b92:	f241 3888 	movw	r8, #5000	@ 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b96:	e00a      	b.n	8001bae <HAL_RCC_OscConfig+0x2a2>
 8001b98:	40023800 	.word	0x40023800
 8001b9c:	42470000 	.word	0x42470000
 8001ba0:	40007000 	.word	0x40007000
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ba4:	f7ff fd14 	bl	80015d0 <HAL_GetTick>
 8001ba8:	1b80      	subs	r0, r0, r6
 8001baa:	4540      	cmp	r0, r8
 8001bac:	d8e4      	bhi.n	8001b78 <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001bb0:	079a      	lsls	r2, r3, #30
 8001bb2:	d5f7      	bpl.n	8001ba4 <HAL_RCC_OscConfig+0x298>
    if (pwrclkchanged == SET)
 8001bb4:	2d00      	cmp	r5, #0
 8001bb6:	f43f af4d 	beq.w	8001a54 <HAL_RCC_OscConfig+0x148>
 8001bba:	e044      	b.n	8001c46 <HAL_RCC_OscConfig+0x33a>
        __HAL_RCC_HSI_DISABLE();
 8001bbc:	4a42      	ldr	r2, [pc, #264]	@ (8001cc8 <HAL_RCC_OscConfig+0x3bc>)
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bbe:	4e43      	ldr	r6, [pc, #268]	@ (8001ccc <HAL_RCC_OscConfig+0x3c0>)
        __HAL_RCC_HSI_DISABLE();
 8001bc0:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001bc2:	f7ff fd05 	bl	80015d0 <HAL_GetTick>
 8001bc6:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bc8:	e004      	b.n	8001bd4 <HAL_RCC_OscConfig+0x2c8>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bca:	f7ff fd01 	bl	80015d0 <HAL_GetTick>
 8001bce:	1b40      	subs	r0, r0, r5
 8001bd0:	2802      	cmp	r0, #2
 8001bd2:	d8d1      	bhi.n	8001b78 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bd4:	6833      	ldr	r3, [r6, #0]
 8001bd6:	0799      	lsls	r1, r3, #30
 8001bd8:	d4f7      	bmi.n	8001bca <HAL_RCC_OscConfig+0x2be>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bda:	6823      	ldr	r3, [r4, #0]
 8001bdc:	e6fb      	b.n	80019d6 <HAL_RCC_OscConfig+0xca>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001bde:	2b01      	cmp	r3, #1
 8001be0:	f43f af78 	beq.w	8001ad4 <HAL_RCC_OscConfig+0x1c8>
        pll_config = RCC->PLLCFGR;
 8001be4:	686b      	ldr	r3, [r5, #4]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001be6:	69e2      	ldr	r2, [r4, #28]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001be8:	f403 0180 	and.w	r1, r3, #4194304	@ 0x400000
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001bec:	4291      	cmp	r1, r2
 8001bee:	f47f af71 	bne.w	8001ad4 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bf2:	6a22      	ldr	r2, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001bf4:	f003 013f 	and.w	r1, r3, #63	@ 0x3f
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bf8:	4291      	cmp	r1, r2
 8001bfa:	f47f af6b 	bne.w	8001ad4 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001bfe:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8001c00:	f647 72c0 	movw	r2, #32704	@ 0x7fc0
 8001c04:	401a      	ands	r2, r3
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001c06:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8001c0a:	f47f af63 	bne.w	8001ad4 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001c0e:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8001c10:	0852      	lsrs	r2, r2, #1
 8001c12:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 8001c16:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001c18:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8001c1c:	f47f af5a 	bne.w	8001ad4 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001c20:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8001c22:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001c26:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 8001c2a:	bf14      	ite	ne
 8001c2c:	2001      	movne	r0, #1
 8001c2e:	2000      	moveq	r0, #0
 8001c30:	e72d      	b.n	8001a8e <HAL_RCC_OscConfig+0x182>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c32:	4b26      	ldr	r3, [pc, #152]	@ (8001ccc <HAL_RCC_OscConfig+0x3c0>)
 8001c34:	681a      	ldr	r2, [r3, #0]
 8001c36:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8001c3a:	601a      	str	r2, [r3, #0]
 8001c3c:	681a      	ldr	r2, [r3, #0]
 8001c3e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001c42:	601a      	str	r2, [r3, #0]
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001c44:	e76e      	b.n	8001b24 <HAL_RCC_OscConfig+0x218>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c46:	4a21      	ldr	r2, [pc, #132]	@ (8001ccc <HAL_RCC_OscConfig+0x3c0>)
 8001c48:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8001c4a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001c4e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c50:	e700      	b.n	8001a54 <HAL_RCC_OscConfig+0x148>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c52:	4b1e      	ldr	r3, [pc, #120]	@ (8001ccc <HAL_RCC_OscConfig+0x3c0>)
 8001c54:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001c56:	f042 0204 	orr.w	r2, r2, #4
 8001c5a:	671a      	str	r2, [r3, #112]	@ 0x70
 8001c5c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001c5e:	f042 0201 	orr.w	r2, r2, #1
 8001c62:	671a      	str	r2, [r3, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001c64:	e791      	b.n	8001b8a <HAL_RCC_OscConfig+0x27e>
        tickstart = HAL_GetTick();
 8001c66:	f7ff fcb3 	bl	80015d0 <HAL_GetTick>
 8001c6a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c6c:	e005      	b.n	8001c7a <HAL_RCC_OscConfig+0x36e>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c6e:	f7ff fcaf 	bl	80015d0 <HAL_GetTick>
 8001c72:	1b80      	subs	r0, r0, r6
 8001c74:	2802      	cmp	r0, #2
 8001c76:	f63f af7f 	bhi.w	8001b78 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c7a:	682b      	ldr	r3, [r5, #0]
 8001c7c:	0199      	lsls	r1, r3, #6
 8001c7e:	d4f6      	bmi.n	8001c6e <HAL_RCC_OscConfig+0x362>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001c80:	e9d4 3107 	ldrd	r3, r1, [r4, #28]
 8001c84:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8001c86:	430b      	orrs	r3, r1
 8001c88:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001c8c:	e9d4 210a 	ldrd	r2, r1, [r4, #40]	@ 0x28
 8001c90:	0852      	lsrs	r2, r2, #1
 8001c92:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8001c96:	3a01      	subs	r2, #1
        __HAL_RCC_PLL_ENABLE();
 8001c98:	490b      	ldr	r1, [pc, #44]	@ (8001cc8 <HAL_RCC_OscConfig+0x3bc>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001c9a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 8001c9e:	2201      	movs	r2, #1
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001ca0:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8001ca2:	660a      	str	r2, [r1, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8001ca4:	f7ff fc94 	bl	80015d0 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ca8:	4d08      	ldr	r5, [pc, #32]	@ (8001ccc <HAL_RCC_OscConfig+0x3c0>)
        tickstart = HAL_GetTick();
 8001caa:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cac:	e005      	b.n	8001cba <HAL_RCC_OscConfig+0x3ae>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cae:	f7ff fc8f 	bl	80015d0 <HAL_GetTick>
 8001cb2:	1b00      	subs	r0, r0, r4
 8001cb4:	2802      	cmp	r0, #2
 8001cb6:	f63f af5f 	bhi.w	8001b78 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cba:	682b      	ldr	r3, [r5, #0]
 8001cbc:	019a      	lsls	r2, r3, #6
 8001cbe:	d5f6      	bpl.n	8001cae <HAL_RCC_OscConfig+0x3a2>
 8001cc0:	e6e4      	b.n	8001a8c <HAL_RCC_OscConfig+0x180>
    return HAL_ERROR;
 8001cc2:	2001      	movs	r0, #1
}
 8001cc4:	4770      	bx	lr
 8001cc6:	bf00      	nop
 8001cc8:	42470000 	.word	0x42470000
 8001ccc:	40023800 	.word	0x40023800

08001cd0 <HAL_RCC_GetSysClockFreq>:
  uint32_t pllvco = 0U;
  uint32_t pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001cd0:	4910      	ldr	r1, [pc, #64]	@ (8001d14 <HAL_RCC_GetSysClockFreq+0x44>)
{
 8001cd2:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001cd4:	688b      	ldr	r3, [r1, #8]
 8001cd6:	f003 030c 	and.w	r3, r3, #12
 8001cda:	2b08      	cmp	r3, #8
 8001cdc:	d001      	beq.n	8001ce2 <HAL_RCC_GetSysClockFreq+0x12>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001cde:	480e      	ldr	r0, [pc, #56]	@ (8001d18 <HAL_RCC_GetSysClockFreq+0x48>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001ce0:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001ce2:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001ce4:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ce6:	6849      	ldr	r1, [r1, #4]
 8001ce8:	480b      	ldr	r0, [pc, #44]	@ (8001d18 <HAL_RCC_GetSysClockFreq+0x48>)
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001cea:	f413 0380 	ands.w	r3, r3, #4194304	@ 0x400000
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001cee:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001cf2:	bf18      	it	ne
 8001cf4:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001cf6:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001cfa:	fba1 0100 	umull	r0, r1, r1, r0
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001cfe:	f7fe febd 	bl	8000a7c <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001d02:	4b04      	ldr	r3, [pc, #16]	@ (8001d14 <HAL_RCC_GetSysClockFreq+0x44>)
 8001d04:	685b      	ldr	r3, [r3, #4]
 8001d06:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001d0a:	3301      	adds	r3, #1
 8001d0c:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco / pllp;
 8001d0e:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8001d12:	bd08      	pop	{r3, pc}
 8001d14:	40023800 	.word	0x40023800
 8001d18:	00f42400 	.word	0x00f42400

08001d1c <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8001d1c:	2800      	cmp	r0, #0
 8001d1e:	f000 8087 	beq.w	8001e30 <HAL_RCC_ClockConfig+0x114>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d22:	4a48      	ldr	r2, [pc, #288]	@ (8001e44 <HAL_RCC_ClockConfig+0x128>)
 8001d24:	6813      	ldr	r3, [r2, #0]
 8001d26:	f003 0307 	and.w	r3, r3, #7
 8001d2a:	428b      	cmp	r3, r1
{
 8001d2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001d30:	460d      	mov	r5, r1
 8001d32:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d34:	d209      	bcs.n	8001d4a <HAL_RCC_ClockConfig+0x2e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d36:	b2cb      	uxtb	r3, r1
 8001d38:	7013      	strb	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d3a:	6813      	ldr	r3, [r2, #0]
 8001d3c:	f003 0307 	and.w	r3, r3, #7
 8001d40:	428b      	cmp	r3, r1
 8001d42:	d002      	beq.n	8001d4a <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8001d44:	2001      	movs	r0, #1
}
 8001d46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d4a:	6823      	ldr	r3, [r4, #0]
 8001d4c:	0798      	lsls	r0, r3, #30
 8001d4e:	d514      	bpl.n	8001d7a <HAL_RCC_ClockConfig+0x5e>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d50:	0759      	lsls	r1, r3, #29
 8001d52:	d504      	bpl.n	8001d5e <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d54:	493c      	ldr	r1, [pc, #240]	@ (8001e48 <HAL_RCC_ClockConfig+0x12c>)
 8001d56:	688a      	ldr	r2, [r1, #8]
 8001d58:	f442 52e0 	orr.w	r2, r2, #7168	@ 0x1c00
 8001d5c:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d5e:	071a      	lsls	r2, r3, #28
 8001d60:	d504      	bpl.n	8001d6c <HAL_RCC_ClockConfig+0x50>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001d62:	4939      	ldr	r1, [pc, #228]	@ (8001e48 <HAL_RCC_ClockConfig+0x12c>)
 8001d64:	688a      	ldr	r2, [r1, #8]
 8001d66:	f442 4260 	orr.w	r2, r2, #57344	@ 0xe000
 8001d6a:	608a      	str	r2, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d6c:	4936      	ldr	r1, [pc, #216]	@ (8001e48 <HAL_RCC_ClockConfig+0x12c>)
 8001d6e:	68a0      	ldr	r0, [r4, #8]
 8001d70:	688a      	ldr	r2, [r1, #8]
 8001d72:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8001d76:	4302      	orrs	r2, r0
 8001d78:	608a      	str	r2, [r1, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d7a:	07df      	lsls	r7, r3, #31
 8001d7c:	d521      	bpl.n	8001dc2 <HAL_RCC_ClockConfig+0xa6>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d7e:	6862      	ldr	r2, [r4, #4]
 8001d80:	2a01      	cmp	r2, #1
 8001d82:	d057      	beq.n	8001e34 <HAL_RCC_ClockConfig+0x118>
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001d84:	1e93      	subs	r3, r2, #2
 8001d86:	2b01      	cmp	r3, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d88:	4b2f      	ldr	r3, [pc, #188]	@ (8001e48 <HAL_RCC_ClockConfig+0x12c>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001d8c:	d94d      	bls.n	8001e2a <HAL_RCC_ClockConfig+0x10e>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d8e:	0799      	lsls	r1, r3, #30
 8001d90:	d5d8      	bpl.n	8001d44 <HAL_RCC_ClockConfig+0x28>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d92:	4e2d      	ldr	r6, [pc, #180]	@ (8001e48 <HAL_RCC_ClockConfig+0x12c>)
 8001d94:	68b3      	ldr	r3, [r6, #8]
 8001d96:	f023 0303 	bic.w	r3, r3, #3
 8001d9a:	4313      	orrs	r3, r2
 8001d9c:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8001d9e:	f7ff fc17 	bl	80015d0 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001da2:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 8001da6:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001da8:	e004      	b.n	8001db4 <HAL_RCC_ClockConfig+0x98>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001daa:	f7ff fc11 	bl	80015d0 <HAL_GetTick>
 8001dae:	1bc0      	subs	r0, r0, r7
 8001db0:	4540      	cmp	r0, r8
 8001db2:	d844      	bhi.n	8001e3e <HAL_RCC_ClockConfig+0x122>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001db4:	68b3      	ldr	r3, [r6, #8]
 8001db6:	6862      	ldr	r2, [r4, #4]
 8001db8:	f003 030c 	and.w	r3, r3, #12
 8001dbc:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001dc0:	d1f3      	bne.n	8001daa <HAL_RCC_ClockConfig+0x8e>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001dc2:	4a20      	ldr	r2, [pc, #128]	@ (8001e44 <HAL_RCC_ClockConfig+0x128>)
 8001dc4:	6813      	ldr	r3, [r2, #0]
 8001dc6:	f003 0307 	and.w	r3, r3, #7
 8001dca:	42ab      	cmp	r3, r5
 8001dcc:	d906      	bls.n	8001ddc <HAL_RCC_ClockConfig+0xc0>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dce:	b2eb      	uxtb	r3, r5
 8001dd0:	7013      	strb	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dd2:	6813      	ldr	r3, [r2, #0]
 8001dd4:	f003 0307 	and.w	r3, r3, #7
 8001dd8:	42ab      	cmp	r3, r5
 8001dda:	d1b3      	bne.n	8001d44 <HAL_RCC_ClockConfig+0x28>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ddc:	6823      	ldr	r3, [r4, #0]
 8001dde:	075a      	lsls	r2, r3, #29
 8001de0:	d506      	bpl.n	8001df0 <HAL_RCC_ClockConfig+0xd4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001de2:	4919      	ldr	r1, [pc, #100]	@ (8001e48 <HAL_RCC_ClockConfig+0x12c>)
 8001de4:	68e0      	ldr	r0, [r4, #12]
 8001de6:	688a      	ldr	r2, [r1, #8]
 8001de8:	f422 52e0 	bic.w	r2, r2, #7168	@ 0x1c00
 8001dec:	4302      	orrs	r2, r0
 8001dee:	608a      	str	r2, [r1, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001df0:	071b      	lsls	r3, r3, #28
 8001df2:	d507      	bpl.n	8001e04 <HAL_RCC_ClockConfig+0xe8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001df4:	4a14      	ldr	r2, [pc, #80]	@ (8001e48 <HAL_RCC_ClockConfig+0x12c>)
 8001df6:	6921      	ldr	r1, [r4, #16]
 8001df8:	6893      	ldr	r3, [r2, #8]
 8001dfa:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8001dfe:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001e02:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001e04:	f7ff ff64 	bl	8001cd0 <HAL_RCC_GetSysClockFreq>
 8001e08:	4a0f      	ldr	r2, [pc, #60]	@ (8001e48 <HAL_RCC_ClockConfig+0x12c>)
 8001e0a:	4c10      	ldr	r4, [pc, #64]	@ (8001e4c <HAL_RCC_ClockConfig+0x130>)
 8001e0c:	6892      	ldr	r2, [r2, #8]
 8001e0e:	4910      	ldr	r1, [pc, #64]	@ (8001e50 <HAL_RCC_ClockConfig+0x134>)
 8001e10:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8001e14:	4603      	mov	r3, r0
 8001e16:	5ca2      	ldrb	r2, [r4, r2]
  HAL_InitTick(uwTickPrio);
 8001e18:	480e      	ldr	r0, [pc, #56]	@ (8001e54 <HAL_RCC_ClockConfig+0x138>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001e1a:	40d3      	lsrs	r3, r2
  HAL_InitTick(uwTickPrio);
 8001e1c:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001e1e:	600b      	str	r3, [r1, #0]
  HAL_InitTick(uwTickPrio);
 8001e20:	f7ff fb8c 	bl	800153c <HAL_InitTick>
  return HAL_OK;
 8001e24:	2000      	movs	r0, #0
}
 8001e26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e2a:	0198      	lsls	r0, r3, #6
 8001e2c:	d4b1      	bmi.n	8001d92 <HAL_RCC_ClockConfig+0x76>
 8001e2e:	e789      	b.n	8001d44 <HAL_RCC_ClockConfig+0x28>
    return HAL_ERROR;
 8001e30:	2001      	movs	r0, #1
}
 8001e32:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e34:	4b04      	ldr	r3, [pc, #16]	@ (8001e48 <HAL_RCC_ClockConfig+0x12c>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	039e      	lsls	r6, r3, #14
 8001e3a:	d4aa      	bmi.n	8001d92 <HAL_RCC_ClockConfig+0x76>
 8001e3c:	e782      	b.n	8001d44 <HAL_RCC_ClockConfig+0x28>
        return HAL_TIMEOUT;
 8001e3e:	2003      	movs	r0, #3
 8001e40:	e781      	b.n	8001d46 <HAL_RCC_ClockConfig+0x2a>
 8001e42:	bf00      	nop
 8001e44:	40023c00 	.word	0x40023c00
 8001e48:	40023800 	.word	0x40023800
 8001e4c:	080049e0 	.word	0x080049e0
 8001e50:	20000020 	.word	0x20000020
 8001e54:	20000028 	.word	0x20000028

08001e58 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001e58:	4b04      	ldr	r3, [pc, #16]	@ (8001e6c <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 8001e5a:	4905      	ldr	r1, [pc, #20]	@ (8001e70 <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001e5c:	689b      	ldr	r3, [r3, #8]
 8001e5e:	4a05      	ldr	r2, [pc, #20]	@ (8001e74 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001e60:	6808      	ldr	r0, [r1, #0]
 8001e62:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8001e66:	5cd3      	ldrb	r3, [r2, r3]
}
 8001e68:	40d8      	lsrs	r0, r3
 8001e6a:	4770      	bx	lr
 8001e6c:	40023800 	.word	0x40023800
 8001e70:	20000020 	.word	0x20000020
 8001e74:	080049d8 	.word	0x080049d8

08001e78 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001e78:	4b04      	ldr	r3, [pc, #16]	@ (8001e8c <HAL_RCC_GetPCLK2Freq+0x14>)
  return SystemCoreClock;
 8001e7a:	4905      	ldr	r1, [pc, #20]	@ (8001e90 <HAL_RCC_GetPCLK2Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001e7c:	689b      	ldr	r3, [r3, #8]
 8001e7e:	4a05      	ldr	r2, [pc, #20]	@ (8001e94 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001e80:	6808      	ldr	r0, [r1, #0]
 8001e82:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8001e86:	5cd3      	ldrb	r3, [r2, r3]
}
 8001e88:	40d8      	lsrs	r0, r3
 8001e8a:	4770      	bx	lr
 8001e8c:	40023800 	.word	0x40023800
 8001e90:	20000020 	.word	0x20000020
 8001e94:	080049d8 	.word	0x080049d8

08001e98 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001e98:	2800      	cmp	r0, #0
 8001e9a:	f000 808f 	beq.w	8001fbc <HAL_TIM_Base_Init+0x124>
{
 8001e9e:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001ea0:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8001ea4:	4604      	mov	r4, r0
 8001ea6:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	f000 8081 	beq.w	8001fb2 <HAL_TIM_Base_Init+0x11a>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001eb0:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001eb2:	4943      	ldr	r1, [pc, #268]	@ (8001fc0 <HAL_TIM_Base_Init+0x128>)
  htim->State = HAL_TIM_STATE_BUSY;
 8001eb4:	2302      	movs	r3, #2
 8001eb6:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001eba:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8001ebc:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001ebe:	d064      	beq.n	8001f8a <HAL_TIM_Base_Init+0xf2>
 8001ec0:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8001ec4:	d030      	beq.n	8001f28 <HAL_TIM_Base_Init+0x90>
 8001ec6:	f5a1 417c 	sub.w	r1, r1, #64512	@ 0xfc00
 8001eca:	428a      	cmp	r2, r1
 8001ecc:	d02c      	beq.n	8001f28 <HAL_TIM_Base_Init+0x90>
 8001ece:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8001ed2:	428a      	cmp	r2, r1
 8001ed4:	d028      	beq.n	8001f28 <HAL_TIM_Base_Init+0x90>
 8001ed6:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8001eda:	428a      	cmp	r2, r1
 8001edc:	d024      	beq.n	8001f28 <HAL_TIM_Base_Init+0x90>
 8001ede:	f501 4178 	add.w	r1, r1, #63488	@ 0xf800
 8001ee2:	428a      	cmp	r2, r1
 8001ee4:	d051      	beq.n	8001f8a <HAL_TIM_Base_Init+0xf2>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001ee6:	f501 5170 	add.w	r1, r1, #15360	@ 0x3c00
 8001eea:	428a      	cmp	r2, r1
 8001eec:	d020      	beq.n	8001f30 <HAL_TIM_Base_Init+0x98>
 8001eee:	4935      	ldr	r1, [pc, #212]	@ (8001fc4 <HAL_TIM_Base_Init+0x12c>)
 8001ef0:	428a      	cmp	r2, r1
 8001ef2:	d01d      	beq.n	8001f30 <HAL_TIM_Base_Init+0x98>
 8001ef4:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8001ef8:	428a      	cmp	r2, r1
 8001efa:	d019      	beq.n	8001f30 <HAL_TIM_Base_Init+0x98>
 8001efc:	f5a1 3198 	sub.w	r1, r1, #77824	@ 0x13000
 8001f00:	428a      	cmp	r2, r1
 8001f02:	d015      	beq.n	8001f30 <HAL_TIM_Base_Init+0x98>
 8001f04:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8001f08:	428a      	cmp	r2, r1
 8001f0a:	d011      	beq.n	8001f30 <HAL_TIM_Base_Init+0x98>
 8001f0c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8001f10:	428a      	cmp	r2, r1
 8001f12:	d00d      	beq.n	8001f30 <HAL_TIM_Base_Init+0x98>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001f14:	69a5      	ldr	r5, [r4, #24]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001f16:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001f18:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001f1a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001f1e:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8001f20:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001f22:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8001f24:	6291      	str	r1, [r2, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001f26:	e010      	b.n	8001f4a <HAL_TIM_Base_Init+0xb2>
    tmpcr1 |= Structure->CounterMode;
 8001f28:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001f2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8001f2e:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001f30:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001f32:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001f34:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001f38:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001f3a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001f3e:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001f40:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8001f42:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8001f44:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001f46:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8001f48:	6291      	str	r1, [r2, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	6153      	str	r3, [r2, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001f4e:	6913      	ldr	r3, [r2, #16]
 8001f50:	07db      	lsls	r3, r3, #31
 8001f52:	d503      	bpl.n	8001f5c <HAL_TIM_Base_Init+0xc4>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001f54:	6913      	ldr	r3, [r2, #16]
 8001f56:	f023 0301 	bic.w	r3, r3, #1
 8001f5a:	6113      	str	r3, [r2, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f62:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8001f66:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8001f6a:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8001f6e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f72:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001f76:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001f7a:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8001f7e:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8001f82:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8001f86:	2000      	movs	r0, #0
}
 8001f88:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 8001f8a:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001f8c:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001f8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8001f92:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 8001f94:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001f98:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001f9a:	69a1      	ldr	r1, [r4, #24]
 8001f9c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001fa0:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8001fa2:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001fa4:	68e3      	ldr	r3, [r4, #12]
 8001fa6:	62d3      	str	r3, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8001fa8:	6863      	ldr	r3, [r4, #4]
 8001faa:	6293      	str	r3, [r2, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8001fac:	6963      	ldr	r3, [r4, #20]
 8001fae:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fb0:	e7cb      	b.n	8001f4a <HAL_TIM_Base_Init+0xb2>
    htim->Lock = HAL_UNLOCKED;
 8001fb2:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8001fb6:	f7ff f9ab 	bl	8001310 <HAL_TIM_Base_MspInit>
 8001fba:	e779      	b.n	8001eb0 <HAL_TIM_Base_Init+0x18>
    return HAL_ERROR;
 8001fbc:	2001      	movs	r0, #1
}
 8001fbe:	4770      	bx	lr
 8001fc0:	40010000 	.word	0x40010000
 8001fc4:	40014400 	.word	0x40014400

08001fc8 <HAL_TIM_PWM_MspInit>:
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
 8001fc8:	4770      	bx	lr
 8001fca:	bf00      	nop

08001fcc <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8001fcc:	2800      	cmp	r0, #0
 8001fce:	f000 808f 	beq.w	80020f0 <HAL_TIM_PWM_Init+0x124>
{
 8001fd2:	b538      	push	{r3, r4, r5, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8001fd4:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8001fd8:	4604      	mov	r4, r0
 8001fda:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	f000 8081 	beq.w	80020e6 <HAL_TIM_PWM_Init+0x11a>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001fe4:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001fe6:	4943      	ldr	r1, [pc, #268]	@ (80020f4 <HAL_TIM_PWM_Init+0x128>)
  htim->State = HAL_TIM_STATE_BUSY;
 8001fe8:	2302      	movs	r3, #2
 8001fea:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001fee:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8001ff0:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001ff2:	d064      	beq.n	80020be <HAL_TIM_PWM_Init+0xf2>
 8001ff4:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8001ff8:	d030      	beq.n	800205c <HAL_TIM_PWM_Init+0x90>
 8001ffa:	f5a1 417c 	sub.w	r1, r1, #64512	@ 0xfc00
 8001ffe:	428a      	cmp	r2, r1
 8002000:	d02c      	beq.n	800205c <HAL_TIM_PWM_Init+0x90>
 8002002:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8002006:	428a      	cmp	r2, r1
 8002008:	d028      	beq.n	800205c <HAL_TIM_PWM_Init+0x90>
 800200a:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800200e:	428a      	cmp	r2, r1
 8002010:	d024      	beq.n	800205c <HAL_TIM_PWM_Init+0x90>
 8002012:	f501 4178 	add.w	r1, r1, #63488	@ 0xf800
 8002016:	428a      	cmp	r2, r1
 8002018:	d051      	beq.n	80020be <HAL_TIM_PWM_Init+0xf2>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800201a:	f501 5170 	add.w	r1, r1, #15360	@ 0x3c00
 800201e:	428a      	cmp	r2, r1
 8002020:	d020      	beq.n	8002064 <HAL_TIM_PWM_Init+0x98>
 8002022:	4935      	ldr	r1, [pc, #212]	@ (80020f8 <HAL_TIM_PWM_Init+0x12c>)
 8002024:	428a      	cmp	r2, r1
 8002026:	d01d      	beq.n	8002064 <HAL_TIM_PWM_Init+0x98>
 8002028:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800202c:	428a      	cmp	r2, r1
 800202e:	d019      	beq.n	8002064 <HAL_TIM_PWM_Init+0x98>
 8002030:	f5a1 3198 	sub.w	r1, r1, #77824	@ 0x13000
 8002034:	428a      	cmp	r2, r1
 8002036:	d015      	beq.n	8002064 <HAL_TIM_PWM_Init+0x98>
 8002038:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800203c:	428a      	cmp	r2, r1
 800203e:	d011      	beq.n	8002064 <HAL_TIM_PWM_Init+0x98>
 8002040:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8002044:	428a      	cmp	r2, r1
 8002046:	d00d      	beq.n	8002064 <HAL_TIM_PWM_Init+0x98>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002048:	69a5      	ldr	r5, [r4, #24]
  TIMx->PSC = Structure->Prescaler;
 800204a:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800204c:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800204e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002052:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8002054:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002056:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002058:	6291      	str	r1, [r2, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800205a:	e010      	b.n	800207e <HAL_TIM_PWM_Init+0xb2>
    tmpcr1 |= Structure->CounterMode;
 800205c:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800205e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8002062:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002064:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002066:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002068:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800206c:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800206e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002072:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002074:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8002076:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8002078:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800207a:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800207c:	6291      	str	r1, [r2, #40]	@ 0x28
  TIMx->EGR = TIM_EGR_UG;
 800207e:	2301      	movs	r3, #1
 8002080:	6153      	str	r3, [r2, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002082:	6913      	ldr	r3, [r2, #16]
 8002084:	07db      	lsls	r3, r3, #31
 8002086:	d503      	bpl.n	8002090 <HAL_TIM_PWM_Init+0xc4>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002088:	6913      	ldr	r3, [r2, #16]
 800208a:	f023 0301 	bic.w	r3, r3, #1
 800208e:	6113      	str	r3, [r2, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002090:	2301      	movs	r3, #1
 8002092:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002096:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 800209a:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800209e:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 80020a2:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80020a6:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80020aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80020ae:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 80020b2:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 80020b6:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 80020ba:	2000      	movs	r0, #0
}
 80020bc:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 80020be:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80020c0:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80020c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 80020c6:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 80020c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80020cc:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80020ce:	69a1      	ldr	r1, [r4, #24]
 80020d0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80020d4:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 80020d6:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80020d8:	68e3      	ldr	r3, [r4, #12]
 80020da:	62d3      	str	r3, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80020dc:	6863      	ldr	r3, [r4, #4]
 80020de:	6293      	str	r3, [r2, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80020e0:	6963      	ldr	r3, [r4, #20]
 80020e2:	6313      	str	r3, [r2, #48]	@ 0x30
 80020e4:	e7cb      	b.n	800207e <HAL_TIM_PWM_Init+0xb2>
    htim->Lock = HAL_UNLOCKED;
 80020e6:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80020ea:	f7ff ff6d 	bl	8001fc8 <HAL_TIM_PWM_MspInit>
 80020ee:	e779      	b.n	8001fe4 <HAL_TIM_PWM_Init+0x18>
    return HAL_ERROR;
 80020f0:	2001      	movs	r0, #1
}
 80020f2:	4770      	bx	lr
 80020f4:	40010000 	.word	0x40010000
 80020f8:	40014400 	.word	0x40014400

080020fc <HAL_TIM_PWM_Start>:
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
 80020fc:	2900      	cmp	r1, #0
 80020fe:	d139      	bne.n	8002174 <HAL_TIM_PWM_Start+0x78>
 8002100:	f890 303e 	ldrb.w	r3, [r0, #62]	@ 0x3e
 8002104:	2b01      	cmp	r3, #1
 8002106:	d141      	bne.n	800218c <HAL_TIM_PWM_Start+0x90>
 8002108:	2302      	movs	r3, #2
 800210a:	f880 303e 	strb.w	r3, [r0, #62]	@ 0x3e
 800210e:	6803      	ldr	r3, [r0, #0]
 8002110:	f001 011f 	and.w	r1, r1, #31
 8002114:	6a18      	ldr	r0, [r3, #32]
 8002116:	2201      	movs	r2, #1
 8002118:	408a      	lsls	r2, r1
 800211a:	ea20 0002 	bic.w	r0, r0, r2
 800211e:	6218      	str	r0, [r3, #32]
 8002120:	6a18      	ldr	r0, [r3, #32]
 8002122:	4926      	ldr	r1, [pc, #152]	@ (80021bc <HAL_TIM_PWM_Start+0xc0>)
 8002124:	4302      	orrs	r2, r0
 8002126:	428b      	cmp	r3, r1
 8002128:	621a      	str	r2, [r3, #32]
 800212a:	d031      	beq.n	8002190 <HAL_TIM_PWM_Start+0x94>
 800212c:	4a24      	ldr	r2, [pc, #144]	@ (80021c0 <HAL_TIM_PWM_Start+0xc4>)
 800212e:	4293      	cmp	r3, r2
 8002130:	d02e      	beq.n	8002190 <HAL_TIM_PWM_Start+0x94>
 8002132:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002136:	d012      	beq.n	800215e <HAL_TIM_PWM_Start+0x62>
 8002138:	4a22      	ldr	r2, [pc, #136]	@ (80021c4 <HAL_TIM_PWM_Start+0xc8>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d00f      	beq.n	800215e <HAL_TIM_PWM_Start+0x62>
 800213e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002142:	4293      	cmp	r3, r2
 8002144:	d00b      	beq.n	800215e <HAL_TIM_PWM_Start+0x62>
 8002146:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800214a:	4293      	cmp	r3, r2
 800214c:	d007      	beq.n	800215e <HAL_TIM_PWM_Start+0x62>
 800214e:	f502 329a 	add.w	r2, r2, #78848	@ 0x13400
 8002152:	4293      	cmp	r3, r2
 8002154:	d003      	beq.n	800215e <HAL_TIM_PWM_Start+0x62>
 8002156:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 800215a:	4293      	cmp	r3, r2
 800215c:	d104      	bne.n	8002168 <HAL_TIM_PWM_Start+0x6c>
 800215e:	689a      	ldr	r2, [r3, #8]
 8002160:	f002 0207 	and.w	r2, r2, #7
 8002164:	2a06      	cmp	r2, #6
 8002166:	d003      	beq.n	8002170 <HAL_TIM_PWM_Start+0x74>
 8002168:	681a      	ldr	r2, [r3, #0]
 800216a:	f042 0201 	orr.w	r2, r2, #1
 800216e:	601a      	str	r2, [r3, #0]
 8002170:	2000      	movs	r0, #0
 8002172:	4770      	bx	lr
 8002174:	2904      	cmp	r1, #4
 8002176:	d010      	beq.n	800219a <HAL_TIM_PWM_Start+0x9e>
 8002178:	2908      	cmp	r1, #8
 800217a:	d016      	beq.n	80021aa <HAL_TIM_PWM_Start+0xae>
 800217c:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8002180:	2b01      	cmp	r3, #1
 8002182:	d103      	bne.n	800218c <HAL_TIM_PWM_Start+0x90>
 8002184:	2302      	movs	r3, #2
 8002186:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
 800218a:	e7c0      	b.n	800210e <HAL_TIM_PWM_Start+0x12>
 800218c:	2001      	movs	r0, #1
 800218e:	4770      	bx	lr
 8002190:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002192:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002196:	645a      	str	r2, [r3, #68]	@ 0x44
 8002198:	e7e1      	b.n	800215e <HAL_TIM_PWM_Start+0x62>
 800219a:	f890 303f 	ldrb.w	r3, [r0, #63]	@ 0x3f
 800219e:	2b01      	cmp	r3, #1
 80021a0:	d1f4      	bne.n	800218c <HAL_TIM_PWM_Start+0x90>
 80021a2:	2302      	movs	r3, #2
 80021a4:	f880 303f 	strb.w	r3, [r0, #63]	@ 0x3f
 80021a8:	e7b1      	b.n	800210e <HAL_TIM_PWM_Start+0x12>
 80021aa:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 80021ae:	2b01      	cmp	r3, #1
 80021b0:	d1ec      	bne.n	800218c <HAL_TIM_PWM_Start+0x90>
 80021b2:	2302      	movs	r3, #2
 80021b4:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
 80021b8:	e7a9      	b.n	800210e <HAL_TIM_PWM_Start+0x12>
 80021ba:	bf00      	nop
 80021bc:	40010000 	.word	0x40010000
 80021c0:	40010400 	.word	0x40010400
 80021c4:	40000400 	.word	0x40000400

080021c8 <HAL_TIM_PWM_Start_IT>:
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
 80021c8:	2900      	cmp	r1, #0
 80021ca:	d13d      	bne.n	8002248 <HAL_TIM_PWM_Start_IT+0x80>
 80021cc:	f890 303e 	ldrb.w	r3, [r0, #62]	@ 0x3e
 80021d0:	2b01      	cmp	r3, #1
 80021d2:	d146      	bne.n	8002262 <HAL_TIM_PWM_Start_IT+0x9a>
 80021d4:	6803      	ldr	r3, [r0, #0]
 80021d6:	2202      	movs	r2, #2
 80021d8:	f880 203e 	strb.w	r2, [r0, #62]	@ 0x3e
 80021dc:	68da      	ldr	r2, [r3, #12]
 80021de:	f042 0202 	orr.w	r2, r2, #2
 80021e2:	60da      	str	r2, [r3, #12]
 80021e4:	6a18      	ldr	r0, [r3, #32]
 80021e6:	f001 011f 	and.w	r1, r1, #31
 80021ea:	2201      	movs	r2, #1
 80021ec:	408a      	lsls	r2, r1
 80021ee:	ea20 0002 	bic.w	r0, r0, r2
 80021f2:	6218      	str	r0, [r3, #32]
 80021f4:	6a18      	ldr	r0, [r3, #32]
 80021f6:	492e      	ldr	r1, [pc, #184]	@ (80022b0 <HAL_TIM_PWM_Start_IT+0xe8>)
 80021f8:	4302      	orrs	r2, r0
 80021fa:	428b      	cmp	r3, r1
 80021fc:	621a      	str	r2, [r3, #32]
 80021fe:	d032      	beq.n	8002266 <HAL_TIM_PWM_Start_IT+0x9e>
 8002200:	4a2c      	ldr	r2, [pc, #176]	@ (80022b4 <HAL_TIM_PWM_Start_IT+0xec>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d02f      	beq.n	8002266 <HAL_TIM_PWM_Start_IT+0x9e>
 8002206:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800220a:	d012      	beq.n	8002232 <HAL_TIM_PWM_Start_IT+0x6a>
 800220c:	4a2a      	ldr	r2, [pc, #168]	@ (80022b8 <HAL_TIM_PWM_Start_IT+0xf0>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d00f      	beq.n	8002232 <HAL_TIM_PWM_Start_IT+0x6a>
 8002212:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002216:	4293      	cmp	r3, r2
 8002218:	d00b      	beq.n	8002232 <HAL_TIM_PWM_Start_IT+0x6a>
 800221a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800221e:	4293      	cmp	r3, r2
 8002220:	d007      	beq.n	8002232 <HAL_TIM_PWM_Start_IT+0x6a>
 8002222:	f502 329a 	add.w	r2, r2, #78848	@ 0x13400
 8002226:	4293      	cmp	r3, r2
 8002228:	d003      	beq.n	8002232 <HAL_TIM_PWM_Start_IT+0x6a>
 800222a:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 800222e:	4293      	cmp	r3, r2
 8002230:	d104      	bne.n	800223c <HAL_TIM_PWM_Start_IT+0x74>
 8002232:	689a      	ldr	r2, [r3, #8]
 8002234:	f002 0207 	and.w	r2, r2, #7
 8002238:	2a06      	cmp	r2, #6
 800223a:	d003      	beq.n	8002244 <HAL_TIM_PWM_Start_IT+0x7c>
 800223c:	681a      	ldr	r2, [r3, #0]
 800223e:	f042 0201 	orr.w	r2, r2, #1
 8002242:	601a      	str	r2, [r3, #0]
 8002244:	2000      	movs	r0, #0
 8002246:	4770      	bx	lr
 8002248:	2904      	cmp	r1, #4
 800224a:	d011      	beq.n	8002270 <HAL_TIM_PWM_Start_IT+0xa8>
 800224c:	2908      	cmp	r1, #8
 800224e:	d01c      	beq.n	800228a <HAL_TIM_PWM_Start_IT+0xc2>
 8002250:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8002254:	2b01      	cmp	r3, #1
 8002256:	d104      	bne.n	8002262 <HAL_TIM_PWM_Start_IT+0x9a>
 8002258:	2302      	movs	r3, #2
 800225a:	290c      	cmp	r1, #12
 800225c:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
 8002260:	d020      	beq.n	80022a4 <HAL_TIM_PWM_Start_IT+0xdc>
 8002262:	2001      	movs	r0, #1
 8002264:	4770      	bx	lr
 8002266:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002268:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800226c:	645a      	str	r2, [r3, #68]	@ 0x44
 800226e:	e7e0      	b.n	8002232 <HAL_TIM_PWM_Start_IT+0x6a>
 8002270:	f890 303f 	ldrb.w	r3, [r0, #63]	@ 0x3f
 8002274:	2b01      	cmp	r3, #1
 8002276:	d1f4      	bne.n	8002262 <HAL_TIM_PWM_Start_IT+0x9a>
 8002278:	6803      	ldr	r3, [r0, #0]
 800227a:	2202      	movs	r2, #2
 800227c:	f880 203f 	strb.w	r2, [r0, #63]	@ 0x3f
 8002280:	68da      	ldr	r2, [r3, #12]
 8002282:	f042 0204 	orr.w	r2, r2, #4
 8002286:	60da      	str	r2, [r3, #12]
 8002288:	e7ac      	b.n	80021e4 <HAL_TIM_PWM_Start_IT+0x1c>
 800228a:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800228e:	2b01      	cmp	r3, #1
 8002290:	d1e7      	bne.n	8002262 <HAL_TIM_PWM_Start_IT+0x9a>
 8002292:	6803      	ldr	r3, [r0, #0]
 8002294:	2202      	movs	r2, #2
 8002296:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40
 800229a:	68da      	ldr	r2, [r3, #12]
 800229c:	f042 0208 	orr.w	r2, r2, #8
 80022a0:	60da      	str	r2, [r3, #12]
 80022a2:	e79f      	b.n	80021e4 <HAL_TIM_PWM_Start_IT+0x1c>
 80022a4:	6803      	ldr	r3, [r0, #0]
 80022a6:	68da      	ldr	r2, [r3, #12]
 80022a8:	f042 0210 	orr.w	r2, r2, #16
 80022ac:	60da      	str	r2, [r3, #12]
 80022ae:	e799      	b.n	80021e4 <HAL_TIM_PWM_Start_IT+0x1c>
 80022b0:	40010000 	.word	0x40010000
 80022b4:	40010400 	.word	0x40010400
 80022b8:	40000400 	.word	0x40000400

080022bc <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 80022bc:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80022c0:	2b01      	cmp	r3, #1
 80022c2:	f000 80c6 	beq.w	8002452 <HAL_TIM_PWM_ConfigChannel+0x196>
 80022c6:	2301      	movs	r3, #1
{
 80022c8:	b570      	push	{r4, r5, r6, lr}
 80022ca:	4684      	mov	ip, r0
  __HAL_LOCK(htim);
 80022cc:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 80022d0:	2a0c      	cmp	r2, #12
 80022d2:	d808      	bhi.n	80022e6 <HAL_TIM_PWM_ConfigChannel+0x2a>
 80022d4:	e8df f002 	tbb	[pc, r2]
 80022d8:	0707073e 	.word	0x0707073e
 80022dc:	07070767 	.word	0x07070767
 80022e0:	07070793 	.word	0x07070793
 80022e4:	0c          	.byte	0x0c
 80022e5:	00          	.byte	0x00
  __HAL_UNLOCK(htim);
 80022e6:	2300      	movs	r3, #0
 80022e8:	f88c 303c 	strb.w	r3, [ip, #60]	@ 0x3c
  switch (Channel)
 80022ec:	2001      	movs	r0, #1
}
 80022ee:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80022f0:	6803      	ldr	r3, [r0, #0]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80022f2:	680d      	ldr	r5, [r1, #0]
  tmpccer = TIMx->CCER;
 80022f4:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80022f6:	6a18      	ldr	r0, [r3, #32]
 80022f8:	f420 5080 	bic.w	r0, r0, #4096	@ 0x1000
 80022fc:	6218      	str	r0, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80022fe:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8002300:	69d8      	ldr	r0, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002302:	f420 40e6 	bic.w	r0, r0, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002306:	ea40 2005 	orr.w	r0, r0, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800230a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 800230c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002310:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002314:	4d6a      	ldr	r5, [pc, #424]	@ (80024c0 <HAL_TIM_PWM_ConfigChannel+0x204>)
 8002316:	42ab      	cmp	r3, r5
 8002318:	f000 80bc 	beq.w	8002494 <HAL_TIM_PWM_ConfigChannel+0x1d8>
 800231c:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8002320:	42ab      	cmp	r3, r5
 8002322:	f000 80b7 	beq.w	8002494 <HAL_TIM_PWM_ConfigChannel+0x1d8>
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002326:	605c      	str	r4, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002328:	61d8      	str	r0, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800232a:	6848      	ldr	r0, [r1, #4]
 800232c:	6418      	str	r0, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800232e:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002330:	69da      	ldr	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002332:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002334:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002338:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800233a:	69da      	ldr	r2, [r3, #28]
 800233c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002340:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002342:	69da      	ldr	r2, [r3, #28]
 8002344:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002348:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 800234a:	2300      	movs	r3, #0
 800234c:	f88c 303c 	strb.w	r3, [ip, #60]	@ 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8002350:	2000      	movs	r0, #0
}
 8002352:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002354:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 8002356:	680d      	ldr	r5, [r1, #0]
  tmpccer = TIMx->CCER;
 8002358:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800235a:	6a18      	ldr	r0, [r3, #32]
 800235c:	f020 0001 	bic.w	r0, r0, #1
 8002360:	6218      	str	r0, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8002362:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 8002364:	6998      	ldr	r0, [r3, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002366:	f020 0073 	bic.w	r0, r0, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 800236a:	4328      	orrs	r0, r5
  tmpccer |= OC_Config->OCPolarity;
 800236c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 800236e:	f022 0202 	bic.w	r2, r2, #2
  tmpccer |= OC_Config->OCPolarity;
 8002372:	432a      	orrs	r2, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002374:	4d52      	ldr	r5, [pc, #328]	@ (80024c0 <HAL_TIM_PWM_ConfigChannel+0x204>)
 8002376:	42ab      	cmp	r3, r5
 8002378:	d06d      	beq.n	8002456 <HAL_TIM_PWM_ConfigChannel+0x19a>
 800237a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800237e:	42ab      	cmp	r3, r5
 8002380:	d069      	beq.n	8002456 <HAL_TIM_PWM_ConfigChannel+0x19a>
  TIMx->CR2 = tmpcr2;
 8002382:	605c      	str	r4, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 8002384:	6198      	str	r0, [r3, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8002386:	6848      	ldr	r0, [r1, #4]
 8002388:	6358      	str	r0, [r3, #52]	@ 0x34
  TIMx->CCER = tmpccer;
 800238a:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800238c:	699a      	ldr	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800238e:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002390:	f042 0208 	orr.w	r2, r2, #8
 8002394:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002396:	699a      	ldr	r2, [r3, #24]
 8002398:	f022 0204 	bic.w	r2, r2, #4
 800239c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800239e:	699a      	ldr	r2, [r3, #24]
 80023a0:	430a      	orrs	r2, r1
 80023a2:	619a      	str	r2, [r3, #24]
      break;
 80023a4:	e7d1      	b.n	800234a <HAL_TIM_PWM_ConfigChannel+0x8e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80023a6:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80023a8:	680d      	ldr	r5, [r1, #0]
  tmpccer = TIMx->CCER;
 80023aa:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80023ac:	6a18      	ldr	r0, [r3, #32]
 80023ae:	f020 0010 	bic.w	r0, r0, #16
 80023b2:	6218      	str	r0, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80023b4:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 80023b6:	6998      	ldr	r0, [r3, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80023b8:	f420 40e6 	bic.w	r0, r0, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80023bc:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80023c0:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 80023c2:	f022 0220 	bic.w	r2, r2, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80023c6:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80023ca:	4d3d      	ldr	r5, [pc, #244]	@ (80024c0 <HAL_TIM_PWM_ConfigChannel+0x204>)
 80023cc:	42ab      	cmp	r3, r5
 80023ce:	d051      	beq.n	8002474 <HAL_TIM_PWM_ConfigChannel+0x1b8>
 80023d0:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80023d4:	42ab      	cmp	r3, r5
 80023d6:	d04d      	beq.n	8002474 <HAL_TIM_PWM_ConfigChannel+0x1b8>
  TIMx->CR2 = tmpcr2;
 80023d8:	605c      	str	r4, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 80023da:	6198      	str	r0, [r3, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80023dc:	6848      	ldr	r0, [r1, #4]
 80023de:	6398      	str	r0, [r3, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 80023e0:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80023e2:	699a      	ldr	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80023e4:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80023e6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80023ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80023ec:	699a      	ldr	r2, [r3, #24]
 80023ee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80023f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80023f4:	699a      	ldr	r2, [r3, #24]
 80023f6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80023fa:	619a      	str	r2, [r3, #24]
      break;
 80023fc:	e7a5      	b.n	800234a <HAL_TIM_PWM_ConfigChannel+0x8e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80023fe:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 8002400:	680d      	ldr	r5, [r1, #0]
  tmpccer = TIMx->CCER;
 8002402:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002404:	6a18      	ldr	r0, [r3, #32]
 8002406:	f420 7080 	bic.w	r0, r0, #256	@ 0x100
 800240a:	6218      	str	r0, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 800240c:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 800240e:	69d8      	ldr	r0, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002410:	f020 0073 	bic.w	r0, r0, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 8002414:	4328      	orrs	r0, r5
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002416:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8002418:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800241c:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002420:	4d27      	ldr	r5, [pc, #156]	@ (80024c0 <HAL_TIM_PWM_ConfigChannel+0x204>)
 8002422:	42ab      	cmp	r3, r5
 8002424:	d03c      	beq.n	80024a0 <HAL_TIM_PWM_ConfigChannel+0x1e4>
 8002426:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800242a:	42ab      	cmp	r3, r5
 800242c:	d038      	beq.n	80024a0 <HAL_TIM_PWM_ConfigChannel+0x1e4>
  TIMx->CR2 = tmpcr2;
 800242e:	605c      	str	r4, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 8002430:	61d8      	str	r0, [r3, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8002432:	6848      	ldr	r0, [r1, #4]
 8002434:	63d8      	str	r0, [r3, #60]	@ 0x3c
  TIMx->CCER = tmpccer;
 8002436:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002438:	69da      	ldr	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800243a:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800243c:	f042 0208 	orr.w	r2, r2, #8
 8002440:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002442:	69da      	ldr	r2, [r3, #28]
 8002444:	f022 0204 	bic.w	r2, r2, #4
 8002448:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800244a:	69da      	ldr	r2, [r3, #28]
 800244c:	430a      	orrs	r2, r1
 800244e:	61da      	str	r2, [r3, #28]
      break;
 8002450:	e77b      	b.n	800234a <HAL_TIM_PWM_ConfigChannel+0x8e>
  __HAL_LOCK(htim);
 8002452:	2002      	movs	r0, #2
}
 8002454:	4770      	bx	lr
    tmpccer |= OC_Config->OCNPolarity;
 8002456:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8002458:	f022 0208 	bic.w	r2, r2, #8
    tmpccer |= OC_Config->OCNPolarity;
 800245c:	432a      	orrs	r2, r5
    tmpcr2 |= OC_Config->OCNIdleState;
 800245e:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002462:	f424 7440 	bic.w	r4, r4, #768	@ 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8002466:	ea46 0e05 	orr.w	lr, r6, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 800246a:	f022 0204 	bic.w	r2, r2, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 800246e:	ea4e 0404 	orr.w	r4, lr, r4
 8002472:	e786      	b.n	8002382 <HAL_TIM_PWM_ConfigChannel+0xc6>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002474:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8002476:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800247a:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800247e:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002482:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002486:	ea46 0e05 	orr.w	lr, r6, r5
    tmpccer &= ~TIM_CCER_CC2NE;
 800248a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800248e:	ea44 048e 	orr.w	r4, r4, lr, lsl #2
 8002492:	e7a1      	b.n	80023d8 <HAL_TIM_PWM_ConfigChannel+0x11c>
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002494:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002496:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800249a:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 800249e:	e742      	b.n	8002326 <HAL_TIM_PWM_ConfigChannel+0x6a>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80024a0:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 80024a2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80024a6:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80024aa:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80024ae:	f424 5440 	bic.w	r4, r4, #12288	@ 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80024b2:	ea46 0e05 	orr.w	lr, r6, r5
    tmpccer &= ~TIM_CCER_CC3NE;
 80024b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80024ba:	ea44 140e 	orr.w	r4, r4, lr, lsl #4
 80024be:	e7b6      	b.n	800242e <HAL_TIM_PWM_ConfigChannel+0x172>
 80024c0:	40010000 	.word	0x40010000

080024c4 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80024c4:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80024c8:	2b01      	cmp	r3, #1
 80024ca:	d071      	beq.n	80025b0 <HAL_TIM_ConfigClockSource+0xec>
 80024cc:	4602      	mov	r2, r0
{
 80024ce:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 80024d0:	2302      	movs	r3, #2
  tmpsmcr = htim->Instance->SMCR;
 80024d2:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80024d4:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
  __HAL_LOCK(htim);
 80024d8:	2001      	movs	r0, #1
 80024da:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c
  tmpsmcr = htim->Instance->SMCR;
 80024de:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80024e0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80024e4:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
  htim->Instance->SMCR = tmpsmcr;
 80024e8:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 80024ea:	680b      	ldr	r3, [r1, #0]
 80024ec:	2b60      	cmp	r3, #96	@ 0x60
 80024ee:	d061      	beq.n	80025b4 <HAL_TIM_ConfigClockSource+0xf0>
 80024f0:	d824      	bhi.n	800253c <HAL_TIM_ConfigClockSource+0x78>
 80024f2:	2b40      	cmp	r3, #64	@ 0x40
 80024f4:	d077      	beq.n	80025e6 <HAL_TIM_ConfigClockSource+0x122>
 80024f6:	d94a      	bls.n	800258e <HAL_TIM_ConfigClockSource+0xca>
 80024f8:	2b50      	cmp	r3, #80	@ 0x50
 80024fa:	d117      	bne.n	800252c <HAL_TIM_ConfigClockSource+0x68>
                               sClockSourceConfig->ClockPolarity,
 80024fc:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 80024fe:	68c8      	ldr	r0, [r1, #12]
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002500:	6a21      	ldr	r1, [r4, #32]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002502:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8002506:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002508:	6a23      	ldr	r3, [r4, #32]
 800250a:	f023 0301 	bic.w	r3, r3, #1
 800250e:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002510:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002512:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002516:	ea43 1300 	orr.w	r3, r3, r0, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800251a:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 800251c:	6221      	str	r1, [r4, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800251e:	68a3      	ldr	r3, [r4, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002520:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002524:	f043 0357 	orr.w	r3, r3, #87	@ 0x57
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002528:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800252a:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800252c:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 800252e:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8002530:	f882 103d 	strb.w	r1, [r2, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8002534:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
}
 8002538:	bc30      	pop	{r4, r5}
 800253a:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 800253c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002540:	d0f3      	beq.n	800252a <HAL_TIM_ConfigClockSource+0x66>
 8002542:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002546:	d110      	bne.n	800256a <HAL_TIM_ConfigClockSource+0xa6>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002548:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800254c:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800254e:	432b      	orrs	r3, r5
 8002550:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002552:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002556:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 800255a:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800255c:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800255e:	68a3      	ldr	r3, [r4, #8]
 8002560:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002564:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002566:	2000      	movs	r0, #0
 8002568:	e7e0      	b.n	800252c <HAL_TIM_ConfigClockSource+0x68>
  switch (sClockSourceConfig->ClockSource)
 800256a:	2b70      	cmp	r3, #112	@ 0x70
 800256c:	d1de      	bne.n	800252c <HAL_TIM_ConfigClockSource+0x68>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800256e:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8002572:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002574:	432b      	orrs	r3, r5
 8002576:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002578:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800257c:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 8002580:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8002582:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 8002584:	68a3      	ldr	r3, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002586:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 800258a:	60a3      	str	r3, [r4, #8]
      break;
 800258c:	e7cd      	b.n	800252a <HAL_TIM_ConfigClockSource+0x66>
  switch (sClockSourceConfig->ClockSource)
 800258e:	2b20      	cmp	r3, #32
 8002590:	d002      	beq.n	8002598 <HAL_TIM_ConfigClockSource+0xd4>
 8002592:	d909      	bls.n	80025a8 <HAL_TIM_ConfigClockSource+0xe4>
 8002594:	2b30      	cmp	r3, #48	@ 0x30
 8002596:	d1c9      	bne.n	800252c <HAL_TIM_ConfigClockSource+0x68>
  tmpsmcr = TIMx->SMCR;
 8002598:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800259a:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800259e:	430b      	orrs	r3, r1
 80025a0:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 80025a4:	60a3      	str	r3, [r4, #8]
}
 80025a6:	e7c0      	b.n	800252a <HAL_TIM_ConfigClockSource+0x66>
  switch (sClockSourceConfig->ClockSource)
 80025a8:	f033 0110 	bics.w	r1, r3, #16
 80025ac:	d1be      	bne.n	800252c <HAL_TIM_ConfigClockSource+0x68>
 80025ae:	e7f3      	b.n	8002598 <HAL_TIM_ConfigClockSource+0xd4>
  __HAL_LOCK(htim);
 80025b0:	2002      	movs	r0, #2
}
 80025b2:	4770      	bx	lr
  tmpccer = TIMx->CCER;
 80025b4:	6a23      	ldr	r3, [r4, #32]
                               sClockSourceConfig->ClockPolarity,
 80025b6:	684d      	ldr	r5, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 80025b8:	68c8      	ldr	r0, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80025ba:	6a21      	ldr	r1, [r4, #32]
 80025bc:	f021 0110 	bic.w	r1, r1, #16
 80025c0:	6221      	str	r1, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 80025c2:	69a1      	ldr	r1, [r4, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80025c4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80025c8:	f421 4170 	bic.w	r1, r1, #61440	@ 0xf000
  tmpccer |= (TIM_ICPolarity << 4U);
 80025cc:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80025d0:	ea41 3100 	orr.w	r1, r1, r0, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 80025d4:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 80025d6:	6223      	str	r3, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 80025d8:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80025da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80025de:	f043 0367 	orr.w	r3, r3, #103	@ 0x67
  TIMx->SMCR = tmpsmcr;
 80025e2:	60a3      	str	r3, [r4, #8]
}
 80025e4:	e7a1      	b.n	800252a <HAL_TIM_ConfigClockSource+0x66>
                               sClockSourceConfig->ClockPolarity,
 80025e6:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 80025e8:	68c8      	ldr	r0, [r1, #12]
  tmpccer = TIMx->CCER;
 80025ea:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80025ec:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 80025f0:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80025f2:	6a23      	ldr	r3, [r4, #32]
 80025f4:	f023 0301 	bic.w	r3, r3, #1
 80025f8:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 80025fa:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80025fc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002600:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8002604:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8002606:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8002608:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800260a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800260e:	f043 0347 	orr.w	r3, r3, #71	@ 0x47
  TIMx->SMCR = tmpsmcr;
 8002612:	60a3      	str	r3, [r4, #8]
}
 8002614:	e789      	b.n	800252a <HAL_TIM_ConfigClockSource+0x66>
 8002616:	bf00      	nop

08002618 <HAL_TIM_PeriodElapsedCallback>:
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 8002618:	4770      	bx	lr
 800261a:	bf00      	nop

0800261c <HAL_TIM_OC_DelayElapsedCallback>:
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 800261c:	4770      	bx	lr
 800261e:	bf00      	nop

08002620 <HAL_TIM_IC_CaptureCallback>:
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 8002620:	4770      	bx	lr
 8002622:	bf00      	nop

08002624 <HAL_TIM_TriggerCallback>:
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 8002624:	4770      	bx	lr
 8002626:	bf00      	nop

08002628 <HAL_TIM_IRQHandler>:
  uint32_t itsource = htim->Instance->DIER;
 8002628:	6803      	ldr	r3, [r0, #0]
{
 800262a:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = htim->Instance->DIER;
 800262c:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 800262e:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002630:	07a9      	lsls	r1, r5, #30
{
 8002632:	4604      	mov	r4, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002634:	d501      	bpl.n	800263a <HAL_TIM_IRQHandler+0x12>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002636:	07b2      	lsls	r2, r6, #30
 8002638:	d451      	bmi.n	80026de <HAL_TIM_IRQHandler+0xb6>
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800263a:	0769      	lsls	r1, r5, #29
 800263c:	d501      	bpl.n	8002642 <HAL_TIM_IRQHandler+0x1a>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800263e:	0772      	lsls	r2, r6, #29
 8002640:	d43a      	bmi.n	80026b8 <HAL_TIM_IRQHandler+0x90>
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002642:	072b      	lsls	r3, r5, #28
 8002644:	d501      	bpl.n	800264a <HAL_TIM_IRQHandler+0x22>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002646:	0730      	lsls	r0, r6, #28
 8002648:	d424      	bmi.n	8002694 <HAL_TIM_IRQHandler+0x6c>
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800264a:	06ea      	lsls	r2, r5, #27
 800264c:	d501      	bpl.n	8002652 <HAL_TIM_IRQHandler+0x2a>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800264e:	06f3      	lsls	r3, r6, #27
 8002650:	d410      	bmi.n	8002674 <HAL_TIM_IRQHandler+0x4c>
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002652:	07e8      	lsls	r0, r5, #31
 8002654:	d501      	bpl.n	800265a <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002656:	07f1      	lsls	r1, r6, #31
 8002658:	d457      	bmi.n	800270a <HAL_TIM_IRQHandler+0xe2>
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800265a:	062a      	lsls	r2, r5, #24
 800265c:	d501      	bpl.n	8002662 <HAL_TIM_IRQHandler+0x3a>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800265e:	0633      	lsls	r3, r6, #24
 8002660:	d45b      	bmi.n	800271a <HAL_TIM_IRQHandler+0xf2>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002662:	0668      	lsls	r0, r5, #25
 8002664:	d501      	bpl.n	800266a <HAL_TIM_IRQHandler+0x42>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002666:	0671      	lsls	r1, r6, #25
 8002668:	d45f      	bmi.n	800272a <HAL_TIM_IRQHandler+0x102>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800266a:	06aa      	lsls	r2, r5, #26
 800266c:	d501      	bpl.n	8002672 <HAL_TIM_IRQHandler+0x4a>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800266e:	06b3      	lsls	r3, r6, #26
 8002670:	d442      	bmi.n	80026f8 <HAL_TIM_IRQHandler+0xd0>
}
 8002672:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002674:	6823      	ldr	r3, [r4, #0]
 8002676:	f06f 0210 	mvn.w	r2, #16
 800267a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800267c:	2208      	movs	r2, #8
 800267e:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002680:	69db      	ldr	r3, [r3, #28]
 8002682:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8002686:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002688:	d063      	beq.n	8002752 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 800268a:	f7ff ffc9 	bl	8002620 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800268e:	2300      	movs	r3, #0
 8002690:	7723      	strb	r3, [r4, #28]
 8002692:	e7de      	b.n	8002652 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002694:	6823      	ldr	r3, [r4, #0]
 8002696:	f06f 0208 	mvn.w	r2, #8
 800269a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800269c:	2204      	movs	r2, #4
 800269e:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80026a0:	69db      	ldr	r3, [r3, #28]
 80026a2:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 80026a4:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80026a6:	d151      	bne.n	800274c <HAL_TIM_IRQHandler+0x124>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026a8:	f7ff ffb8 	bl	800261c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026ac:	4620      	mov	r0, r4
 80026ae:	f7fe fb73 	bl	8000d98 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026b2:	2300      	movs	r3, #0
 80026b4:	7723      	strb	r3, [r4, #28]
 80026b6:	e7c8      	b.n	800264a <HAL_TIM_IRQHandler+0x22>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80026b8:	6823      	ldr	r3, [r4, #0]
 80026ba:	f06f 0204 	mvn.w	r2, #4
 80026be:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80026c0:	2202      	movs	r2, #2
 80026c2:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80026c4:	699b      	ldr	r3, [r3, #24]
 80026c6:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80026ca:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80026cc:	d13b      	bne.n	8002746 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026ce:	f7ff ffa5 	bl	800261c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026d2:	4620      	mov	r0, r4
 80026d4:	f7fe fb60 	bl	8000d98 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026d8:	2300      	movs	r3, #0
 80026da:	7723      	strb	r3, [r4, #28]
 80026dc:	e7b1      	b.n	8002642 <HAL_TIM_IRQHandler+0x1a>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80026de:	f06f 0202 	mvn.w	r2, #2
 80026e2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80026e4:	2201      	movs	r2, #1
 80026e6:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80026e8:	699b      	ldr	r3, [r3, #24]
 80026ea:	079b      	lsls	r3, r3, #30
 80026ec:	d025      	beq.n	800273a <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 80026ee:	f7ff ff97 	bl	8002620 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026f2:	2300      	movs	r3, #0
 80026f4:	7723      	strb	r3, [r4, #28]
 80026f6:	e7a0      	b.n	800263a <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80026f8:	6823      	ldr	r3, [r4, #0]
 80026fa:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 80026fe:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002700:	611a      	str	r2, [r3, #16]
}
 8002702:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      HAL_TIMEx_CommutCallback(htim);
 8002706:	f000 b86b 	b.w	80027e0 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800270a:	6823      	ldr	r3, [r4, #0]
 800270c:	f06f 0201 	mvn.w	r2, #1
 8002710:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002712:	4620      	mov	r0, r4
 8002714:	f7ff ff80 	bl	8002618 <HAL_TIM_PeriodElapsedCallback>
 8002718:	e79f      	b.n	800265a <HAL_TIM_IRQHandler+0x32>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800271a:	6823      	ldr	r3, [r4, #0]
 800271c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002720:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002722:	4620      	mov	r0, r4
 8002724:	f000 f85e 	bl	80027e4 <HAL_TIMEx_BreakCallback>
 8002728:	e79b      	b.n	8002662 <HAL_TIM_IRQHandler+0x3a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800272a:	6823      	ldr	r3, [r4, #0]
 800272c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002730:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002732:	4620      	mov	r0, r4
 8002734:	f7ff ff76 	bl	8002624 <HAL_TIM_TriggerCallback>
 8002738:	e797      	b.n	800266a <HAL_TIM_IRQHandler+0x42>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800273a:	f7ff ff6f 	bl	800261c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800273e:	4620      	mov	r0, r4
 8002740:	f7fe fb2a 	bl	8000d98 <HAL_TIM_PWM_PulseFinishedCallback>
 8002744:	e7d5      	b.n	80026f2 <HAL_TIM_IRQHandler+0xca>
        HAL_TIM_IC_CaptureCallback(htim);
 8002746:	f7ff ff6b 	bl	8002620 <HAL_TIM_IC_CaptureCallback>
 800274a:	e7c5      	b.n	80026d8 <HAL_TIM_IRQHandler+0xb0>
        HAL_TIM_IC_CaptureCallback(htim);
 800274c:	f7ff ff68 	bl	8002620 <HAL_TIM_IC_CaptureCallback>
 8002750:	e7af      	b.n	80026b2 <HAL_TIM_IRQHandler+0x8a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002752:	f7ff ff63 	bl	800261c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002756:	4620      	mov	r0, r4
 8002758:	f7fe fb1e 	bl	8000d98 <HAL_TIM_PWM_PulseFinishedCallback>
 800275c:	e797      	b.n	800268e <HAL_TIM_IRQHandler+0x66>
 800275e:	bf00      	nop

08002760 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002760:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8002764:	2a01      	cmp	r2, #1
 8002766:	d037      	beq.n	80027d8 <HAL_TIMEx_MasterConfigSynchronization+0x78>
 8002768:	4603      	mov	r3, r0

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800276a:	6802      	ldr	r2, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800276c:	2002      	movs	r0, #2
{
 800276e:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 8002770:	f883 003d 	strb.w	r0, [r3, #61]	@ 0x3d
  tmpcr2 = htim->Instance->CR2;
 8002774:	6850      	ldr	r0, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002776:	680d      	ldr	r5, [r1, #0]
  tmpsmcr = htim->Instance->SMCR;
 8002778:	6894      	ldr	r4, [r2, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 800277a:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800277e:	4328      	orrs	r0, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002780:	6050      	str	r0, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002782:	4816      	ldr	r0, [pc, #88]	@ (80027dc <HAL_TIMEx_MasterConfigSynchronization+0x7c>)
 8002784:	4282      	cmp	r2, r0
 8002786:	d01a      	beq.n	80027be <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 8002788:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 800278c:	d017      	beq.n	80027be <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 800278e:	f5a0 407c 	sub.w	r0, r0, #64512	@ 0xfc00
 8002792:	4282      	cmp	r2, r0
 8002794:	d013      	beq.n	80027be <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 8002796:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 800279a:	4282      	cmp	r2, r0
 800279c:	d00f      	beq.n	80027be <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 800279e:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 80027a2:	4282      	cmp	r2, r0
 80027a4:	d00b      	beq.n	80027be <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 80027a6:	f500 4078 	add.w	r0, r0, #63488	@ 0xf800
 80027aa:	4282      	cmp	r2, r0
 80027ac:	d007      	beq.n	80027be <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 80027ae:	f500 5070 	add.w	r0, r0, #15360	@ 0x3c00
 80027b2:	4282      	cmp	r2, r0
 80027b4:	d003      	beq.n	80027be <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 80027b6:	f5a0 3094 	sub.w	r0, r0, #75776	@ 0x12800
 80027ba:	4282      	cmp	r2, r0
 80027bc:	d104      	bne.n	80027c8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80027be:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80027c0:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80027c4:	430c      	orrs	r4, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80027c6:	6094      	str	r4, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 80027c8:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80027ca:	2201      	movs	r2, #1
 80027cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80027d0:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 80027d4:	bc30      	pop	{r4, r5}
 80027d6:	4770      	bx	lr
  __HAL_LOCK(htim);
 80027d8:	2002      	movs	r0, #2
}
 80027da:	4770      	bx	lr
 80027dc:	40010000 	.word	0x40010000

080027e0 <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 80027e0:	4770      	bx	lr
 80027e2:	bf00      	nop

080027e4 <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 80027e4:	4770      	bx	lr
 80027e6:	bf00      	nop

080027e8 <HAL_UART_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if (huart == NULL)
 80027e8:	2800      	cmp	r0, #0
 80027ea:	f000 8087 	beq.w	80028fc <HAL_UART_Init+0x114>
{
 80027ee:	b538      	push	{r3, r4, r5, lr}
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80027f0:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 80027f4:	4604      	mov	r4, r0
 80027f6:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d079      	beq.n	80028f2 <HAL_UART_Init+0x10a>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80027fe:	6823      	ldr	r3, [r4, #0]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002800:	68e0      	ldr	r0, [r4, #12]
  huart->gState = HAL_UART_STATE_BUSY;
 8002802:	2224      	movs	r2, #36	@ 0x24
 8002804:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 8002808:	68da      	ldr	r2, [r3, #12]
 800280a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800280e:	60da      	str	r2, [r3, #12]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002810:	6919      	ldr	r1, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002812:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002814:	f421 5140 	bic.w	r1, r1, #12288	@ 0x3000
 8002818:	4301      	orrs	r1, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800281a:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800281c:	6119      	str	r1, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800281e:	4302      	orrs	r2, r0
 8002820:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 8002822:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002824:	4302      	orrs	r2, r0
 8002826:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1,
 8002828:	f421 4116 	bic.w	r1, r1, #38400	@ 0x9600
 800282c:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002830:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8002832:	430a      	orrs	r2, r1
 8002834:	60da      	str	r2, [r3, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002836:	695a      	ldr	r2, [r3, #20]
 8002838:	69a0      	ldr	r0, [r4, #24]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800283a:	4931      	ldr	r1, [pc, #196]	@ (8002900 <HAL_UART_Init+0x118>)
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800283c:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002840:	4302      	orrs	r2, r0
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002842:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002844:	615a      	str	r2, [r3, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002846:	d036      	beq.n	80028b6 <HAL_UART_Init+0xce>
 8002848:	4a2e      	ldr	r2, [pc, #184]	@ (8002904 <HAL_UART_Init+0x11c>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d033      	beq.n	80028b6 <HAL_UART_Init+0xce>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800284e:	f7ff fb03 	bl	8001e58 <HAL_RCC_GetPCLK1Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002852:	69e2      	ldr	r2, [r4, #28]
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002854:	2119      	movs	r1, #25
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002856:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800285a:	e9d4 5300 	ldrd	r5, r3, [r4]
 800285e:	fba0 0101 	umull	r0, r1, r0, r1
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002862:	d02b      	beq.n	80028bc <HAL_UART_Init+0xd4>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002864:	009a      	lsls	r2, r3, #2
 8002866:	0f9b      	lsrs	r3, r3, #30
 8002868:	f7fe f908 	bl	8000a7c <__aeabi_uldivmod>
 800286c:	4a26      	ldr	r2, [pc, #152]	@ (8002908 <HAL_UART_Init+0x120>)
 800286e:	fba2 1300 	umull	r1, r3, r2, r0
 8002872:	095b      	lsrs	r3, r3, #5
 8002874:	2164      	movs	r1, #100	@ 0x64
 8002876:	fb01 0013 	mls	r0, r1, r3, r0
 800287a:	0100      	lsls	r0, r0, #4
 800287c:	3032      	adds	r0, #50	@ 0x32
 800287e:	fba2 2000 	umull	r2, r0, r2, r0
 8002882:	011b      	lsls	r3, r3, #4
 8002884:	eb03 1350 	add.w	r3, r3, r0, lsr #5
 8002888:	60ab      	str	r3, [r5, #8]
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800288a:	692a      	ldr	r2, [r5, #16]
 800288c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002890:	612a      	str	r2, [r5, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002892:	696a      	ldr	r2, [r5, #20]
 8002894:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002898:	616a      	str	r2, [r5, #20]
  __HAL_UART_ENABLE(huart);
 800289a:	68ea      	ldr	r2, [r5, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800289c:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 800289e:	2120      	movs	r1, #32
  __HAL_UART_ENABLE(huart);
 80028a0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80028a4:	60ea      	str	r2, [r5, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028a6:	6463      	str	r3, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80028a8:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80028ac:	f884 1042 	strb.w	r1, [r4, #66]	@ 0x42
  return HAL_OK;
 80028b0:	4618      	mov	r0, r3
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80028b2:	6363      	str	r3, [r4, #52]	@ 0x34
}
 80028b4:	bd38      	pop	{r3, r4, r5, pc}
      pclk = HAL_RCC_GetPCLK2Freq();
 80028b6:	f7ff fadf 	bl	8001e78 <HAL_RCC_GetPCLK2Freq>
 80028ba:	e7ca      	b.n	8002852 <HAL_UART_Init+0x6a>
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80028bc:	18da      	adds	r2, r3, r3
 80028be:	f04f 0300 	mov.w	r3, #0
 80028c2:	415b      	adcs	r3, r3
 80028c4:	f7fe f8da 	bl	8000a7c <__aeabi_uldivmod>
 80028c8:	4a0f      	ldr	r2, [pc, #60]	@ (8002908 <HAL_UART_Init+0x120>)
 80028ca:	fba2 3100 	umull	r3, r1, r2, r0
 80028ce:	0949      	lsrs	r1, r1, #5
 80028d0:	2364      	movs	r3, #100	@ 0x64
 80028d2:	fb03 0311 	mls	r3, r3, r1, r0
 80028d6:	00db      	lsls	r3, r3, #3
 80028d8:	3332      	adds	r3, #50	@ 0x32
 80028da:	fba2 2303 	umull	r2, r3, r2, r3
 80028de:	f3c3 1242 	ubfx	r2, r3, #5, #3
 80028e2:	091b      	lsrs	r3, r3, #4
 80028e4:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 80028e8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80028ec:	4413      	add	r3, r2
 80028ee:	60ab      	str	r3, [r5, #8]
 80028f0:	e7cb      	b.n	800288a <HAL_UART_Init+0xa2>
    huart->Lock = HAL_UNLOCKED;
 80028f2:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 80028f6:	f7fe fd5b 	bl	80013b0 <HAL_UART_MspInit>
 80028fa:	e780      	b.n	80027fe <HAL_UART_Init+0x16>
    return HAL_ERROR;
 80028fc:	2001      	movs	r0, #1
}
 80028fe:	4770      	bx	lr
 8002900:	40011000 	.word	0x40011000
 8002904:	40011400 	.word	0x40011400
 8002908:	51eb851f 	.word	0x51eb851f

0800290c <HAL_UART_Transmit>:
{
 800290c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002910:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_READY)
 8002912:	f890 0041 	ldrb.w	r0, [r0, #65]	@ 0x41
 8002916:	2820      	cmp	r0, #32
 8002918:	d14b      	bne.n	80029b2 <HAL_UART_Transmit+0xa6>
    if ((pData == NULL) || (Size == 0U))
 800291a:	4688      	mov	r8, r1
 800291c:	b109      	cbz	r1, 8002922 <HAL_UART_Transmit+0x16>
 800291e:	4617      	mov	r7, r2
 8002920:	b912      	cbnz	r2, 8002928 <HAL_UART_Transmit+0x1c>
      return  HAL_ERROR;
 8002922:	2001      	movs	r0, #1
}
 8002924:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002928:	461d      	mov	r5, r3
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800292a:	f04f 0900 	mov.w	r9, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800292e:	2321      	movs	r3, #33	@ 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002930:	f8c4 9044 	str.w	r9, [r4, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002934:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    tickstart = HAL_GetTick();
 8002938:	f7fe fe4a 	bl	80015d0 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800293c:	68a3      	ldr	r3, [r4, #8]
    huart->TxXferSize = Size;
 800293e:	84a7      	strh	r7, [r4, #36]	@ 0x24
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002940:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    huart->TxXferCount = Size;
 8002944:	84e7      	strh	r7, [r4, #38]	@ 0x26
    tickstart = HAL_GetTick();
 8002946:	4606      	mov	r6, r0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002948:	d042      	beq.n	80029d0 <HAL_UART_Transmit+0xc4>
    while (huart->TxXferCount > 0U)
 800294a:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800294c:	6823      	ldr	r3, [r4, #0]
    while (huart->TxXferCount > 0U)
 800294e:	b292      	uxth	r2, r2
 8002950:	b192      	cbz	r2, 8002978 <HAL_UART_Transmit+0x6c>
 8002952:	1c68      	adds	r0, r5, #1
 8002954:	d122      	bne.n	800299c <HAL_UART_Transmit+0x90>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002956:	681a      	ldr	r2, [r3, #0]
 8002958:	0612      	lsls	r2, r2, #24
 800295a:	d5fc      	bpl.n	8002956 <HAL_UART_Transmit+0x4a>
      if (pdata8bits == NULL)
 800295c:	f1b8 0f00 	cmp.w	r8, #0
 8002960:	d022      	beq.n	80029a8 <HAL_UART_Transmit+0x9c>
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002962:	f818 2b01 	ldrb.w	r2, [r8], #1
 8002966:	605a      	str	r2, [r3, #4]
      huart->TxXferCount--;
 8002968:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
 800296a:	3a01      	subs	r2, #1
 800296c:	b292      	uxth	r2, r2
 800296e:	84e2      	strh	r2, [r4, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002970:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
 8002972:	b292      	uxth	r2, r2
 8002974:	2a00      	cmp	r2, #0
 8002976:	d1ec      	bne.n	8002952 <HAL_UART_Transmit+0x46>
 8002978:	1c69      	adds	r1, r5, #1
 800297a:	d125      	bne.n	80029c8 <HAL_UART_Transmit+0xbc>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800297c:	681a      	ldr	r2, [r3, #0]
 800297e:	0652      	lsls	r2, r2, #25
 8002980:	d5fc      	bpl.n	800297c <HAL_UART_Transmit+0x70>
    huart->gState = HAL_UART_STATE_READY;
 8002982:	2320      	movs	r3, #32
 8002984:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    return HAL_OK;
 8002988:	2000      	movs	r0, #0
 800298a:	e7cb      	b.n	8002924 <HAL_UART_Transmit+0x18>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800298c:	f7fe fe20 	bl	80015d0 <HAL_GetTick>
 8002990:	1b80      	subs	r0, r0, r6
 8002992:	4285      	cmp	r5, r0
 8002994:	d322      	bcc.n	80029dc <HAL_UART_Transmit+0xd0>
 8002996:	b30d      	cbz	r5, 80029dc <HAL_UART_Transmit+0xd0>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002998:	6823      	ldr	r3, [r4, #0]
 800299a:	68da      	ldr	r2, [r3, #12]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800299c:	681a      	ldr	r2, [r3, #0]
 800299e:	0617      	lsls	r7, r2, #24
 80029a0:	d5f4      	bpl.n	800298c <HAL_UART_Transmit+0x80>
      if (pdata8bits == NULL)
 80029a2:	f1b8 0f00 	cmp.w	r8, #0
 80029a6:	d1dc      	bne.n	8002962 <HAL_UART_Transmit+0x56>
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80029a8:	f839 2b02 	ldrh.w	r2, [r9], #2
 80029ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80029b0:	e7d9      	b.n	8002966 <HAL_UART_Transmit+0x5a>
    return HAL_BUSY;
 80029b2:	2002      	movs	r0, #2
}
 80029b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029b8:	f7fe fe0a 	bl	80015d0 <HAL_GetTick>
 80029bc:	1b83      	subs	r3, r0, r6
 80029be:	429d      	cmp	r5, r3
 80029c0:	d30c      	bcc.n	80029dc <HAL_UART_Transmit+0xd0>
 80029c2:	b15d      	cbz	r5, 80029dc <HAL_UART_Transmit+0xd0>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80029c4:	6823      	ldr	r3, [r4, #0]
 80029c6:	68da      	ldr	r2, [r3, #12]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	065b      	lsls	r3, r3, #25
 80029cc:	d5f4      	bpl.n	80029b8 <HAL_UART_Transmit+0xac>
 80029ce:	e7d8      	b.n	8002982 <HAL_UART_Transmit+0x76>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80029d0:	6923      	ldr	r3, [r4, #16]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d1b9      	bne.n	800294a <HAL_UART_Transmit+0x3e>
 80029d6:	46c1      	mov	r9, r8
      pdata8bits  = NULL;
 80029d8:	4698      	mov	r8, r3
 80029da:	e7b6      	b.n	800294a <HAL_UART_Transmit+0x3e>
        huart->gState = HAL_UART_STATE_READY;
 80029dc:	2320      	movs	r3, #32
 80029de:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
        return HAL_TIMEOUT;
 80029e2:	2003      	movs	r0, #3
}
 80029e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080029e8 <std>:
 80029e8:	2300      	movs	r3, #0
 80029ea:	b510      	push	{r4, lr}
 80029ec:	4604      	mov	r4, r0
 80029ee:	e9c0 3300 	strd	r3, r3, [r0]
 80029f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80029f6:	6083      	str	r3, [r0, #8]
 80029f8:	8181      	strh	r1, [r0, #12]
 80029fa:	6643      	str	r3, [r0, #100]	@ 0x64
 80029fc:	81c2      	strh	r2, [r0, #14]
 80029fe:	6183      	str	r3, [r0, #24]
 8002a00:	4619      	mov	r1, r3
 8002a02:	2208      	movs	r2, #8
 8002a04:	305c      	adds	r0, #92	@ 0x5c
 8002a06:	f000 f9f9 	bl	8002dfc <memset>
 8002a0a:	4b0d      	ldr	r3, [pc, #52]	@ (8002a40 <std+0x58>)
 8002a0c:	6263      	str	r3, [r4, #36]	@ 0x24
 8002a0e:	4b0d      	ldr	r3, [pc, #52]	@ (8002a44 <std+0x5c>)
 8002a10:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002a12:	4b0d      	ldr	r3, [pc, #52]	@ (8002a48 <std+0x60>)
 8002a14:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002a16:	4b0d      	ldr	r3, [pc, #52]	@ (8002a4c <std+0x64>)
 8002a18:	6323      	str	r3, [r4, #48]	@ 0x30
 8002a1a:	4b0d      	ldr	r3, [pc, #52]	@ (8002a50 <std+0x68>)
 8002a1c:	6224      	str	r4, [r4, #32]
 8002a1e:	429c      	cmp	r4, r3
 8002a20:	d006      	beq.n	8002a30 <std+0x48>
 8002a22:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002a26:	4294      	cmp	r4, r2
 8002a28:	d002      	beq.n	8002a30 <std+0x48>
 8002a2a:	33d0      	adds	r3, #208	@ 0xd0
 8002a2c:	429c      	cmp	r4, r3
 8002a2e:	d105      	bne.n	8002a3c <std+0x54>
 8002a30:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002a34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002a38:	f000 ba58 	b.w	8002eec <__retarget_lock_init_recursive>
 8002a3c:	bd10      	pop	{r4, pc}
 8002a3e:	bf00      	nop
 8002a40:	08002c4d 	.word	0x08002c4d
 8002a44:	08002c6f 	.word	0x08002c6f
 8002a48:	08002ca7 	.word	0x08002ca7
 8002a4c:	08002ccb 	.word	0x08002ccb
 8002a50:	20000150 	.word	0x20000150

08002a54 <stdio_exit_handler>:
 8002a54:	4a02      	ldr	r2, [pc, #8]	@ (8002a60 <stdio_exit_handler+0xc>)
 8002a56:	4903      	ldr	r1, [pc, #12]	@ (8002a64 <stdio_exit_handler+0x10>)
 8002a58:	4803      	ldr	r0, [pc, #12]	@ (8002a68 <stdio_exit_handler+0x14>)
 8002a5a:	f000 b869 	b.w	8002b30 <_fwalk_sglue>
 8002a5e:	bf00      	nop
 8002a60:	2000002c 	.word	0x2000002c
 8002a64:	0800378d 	.word	0x0800378d
 8002a68:	2000003c 	.word	0x2000003c

08002a6c <cleanup_stdio>:
 8002a6c:	6841      	ldr	r1, [r0, #4]
 8002a6e:	4b0c      	ldr	r3, [pc, #48]	@ (8002aa0 <cleanup_stdio+0x34>)
 8002a70:	4299      	cmp	r1, r3
 8002a72:	b510      	push	{r4, lr}
 8002a74:	4604      	mov	r4, r0
 8002a76:	d001      	beq.n	8002a7c <cleanup_stdio+0x10>
 8002a78:	f000 fe88 	bl	800378c <_fflush_r>
 8002a7c:	68a1      	ldr	r1, [r4, #8]
 8002a7e:	4b09      	ldr	r3, [pc, #36]	@ (8002aa4 <cleanup_stdio+0x38>)
 8002a80:	4299      	cmp	r1, r3
 8002a82:	d002      	beq.n	8002a8a <cleanup_stdio+0x1e>
 8002a84:	4620      	mov	r0, r4
 8002a86:	f000 fe81 	bl	800378c <_fflush_r>
 8002a8a:	68e1      	ldr	r1, [r4, #12]
 8002a8c:	4b06      	ldr	r3, [pc, #24]	@ (8002aa8 <cleanup_stdio+0x3c>)
 8002a8e:	4299      	cmp	r1, r3
 8002a90:	d004      	beq.n	8002a9c <cleanup_stdio+0x30>
 8002a92:	4620      	mov	r0, r4
 8002a94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002a98:	f000 be78 	b.w	800378c <_fflush_r>
 8002a9c:	bd10      	pop	{r4, pc}
 8002a9e:	bf00      	nop
 8002aa0:	20000150 	.word	0x20000150
 8002aa4:	200001b8 	.word	0x200001b8
 8002aa8:	20000220 	.word	0x20000220

08002aac <global_stdio_init.part.0>:
 8002aac:	b510      	push	{r4, lr}
 8002aae:	4b0b      	ldr	r3, [pc, #44]	@ (8002adc <global_stdio_init.part.0+0x30>)
 8002ab0:	4c0b      	ldr	r4, [pc, #44]	@ (8002ae0 <global_stdio_init.part.0+0x34>)
 8002ab2:	4a0c      	ldr	r2, [pc, #48]	@ (8002ae4 <global_stdio_init.part.0+0x38>)
 8002ab4:	601a      	str	r2, [r3, #0]
 8002ab6:	4620      	mov	r0, r4
 8002ab8:	2200      	movs	r2, #0
 8002aba:	2104      	movs	r1, #4
 8002abc:	f7ff ff94 	bl	80029e8 <std>
 8002ac0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002ac4:	2201      	movs	r2, #1
 8002ac6:	2109      	movs	r1, #9
 8002ac8:	f7ff ff8e 	bl	80029e8 <std>
 8002acc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002ad0:	2202      	movs	r2, #2
 8002ad2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002ad6:	2112      	movs	r1, #18
 8002ad8:	f7ff bf86 	b.w	80029e8 <std>
 8002adc:	20000288 	.word	0x20000288
 8002ae0:	20000150 	.word	0x20000150
 8002ae4:	08002a55 	.word	0x08002a55

08002ae8 <__sfp_lock_acquire>:
 8002ae8:	4801      	ldr	r0, [pc, #4]	@ (8002af0 <__sfp_lock_acquire+0x8>)
 8002aea:	f000 ba00 	b.w	8002eee <__retarget_lock_acquire_recursive>
 8002aee:	bf00      	nop
 8002af0:	20000291 	.word	0x20000291

08002af4 <__sfp_lock_release>:
 8002af4:	4801      	ldr	r0, [pc, #4]	@ (8002afc <__sfp_lock_release+0x8>)
 8002af6:	f000 b9fb 	b.w	8002ef0 <__retarget_lock_release_recursive>
 8002afa:	bf00      	nop
 8002afc:	20000291 	.word	0x20000291

08002b00 <__sinit>:
 8002b00:	b510      	push	{r4, lr}
 8002b02:	4604      	mov	r4, r0
 8002b04:	f7ff fff0 	bl	8002ae8 <__sfp_lock_acquire>
 8002b08:	6a23      	ldr	r3, [r4, #32]
 8002b0a:	b11b      	cbz	r3, 8002b14 <__sinit+0x14>
 8002b0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002b10:	f7ff bff0 	b.w	8002af4 <__sfp_lock_release>
 8002b14:	4b04      	ldr	r3, [pc, #16]	@ (8002b28 <__sinit+0x28>)
 8002b16:	6223      	str	r3, [r4, #32]
 8002b18:	4b04      	ldr	r3, [pc, #16]	@ (8002b2c <__sinit+0x2c>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d1f5      	bne.n	8002b0c <__sinit+0xc>
 8002b20:	f7ff ffc4 	bl	8002aac <global_stdio_init.part.0>
 8002b24:	e7f2      	b.n	8002b0c <__sinit+0xc>
 8002b26:	bf00      	nop
 8002b28:	08002a6d 	.word	0x08002a6d
 8002b2c:	20000288 	.word	0x20000288

08002b30 <_fwalk_sglue>:
 8002b30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002b34:	4607      	mov	r7, r0
 8002b36:	4688      	mov	r8, r1
 8002b38:	4614      	mov	r4, r2
 8002b3a:	2600      	movs	r6, #0
 8002b3c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002b40:	f1b9 0901 	subs.w	r9, r9, #1
 8002b44:	d505      	bpl.n	8002b52 <_fwalk_sglue+0x22>
 8002b46:	6824      	ldr	r4, [r4, #0]
 8002b48:	2c00      	cmp	r4, #0
 8002b4a:	d1f7      	bne.n	8002b3c <_fwalk_sglue+0xc>
 8002b4c:	4630      	mov	r0, r6
 8002b4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002b52:	89ab      	ldrh	r3, [r5, #12]
 8002b54:	2b01      	cmp	r3, #1
 8002b56:	d907      	bls.n	8002b68 <_fwalk_sglue+0x38>
 8002b58:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002b5c:	3301      	adds	r3, #1
 8002b5e:	d003      	beq.n	8002b68 <_fwalk_sglue+0x38>
 8002b60:	4629      	mov	r1, r5
 8002b62:	4638      	mov	r0, r7
 8002b64:	47c0      	blx	r8
 8002b66:	4306      	orrs	r6, r0
 8002b68:	3568      	adds	r5, #104	@ 0x68
 8002b6a:	e7e9      	b.n	8002b40 <_fwalk_sglue+0x10>

08002b6c <iprintf>:
 8002b6c:	b40f      	push	{r0, r1, r2, r3}
 8002b6e:	b507      	push	{r0, r1, r2, lr}
 8002b70:	4906      	ldr	r1, [pc, #24]	@ (8002b8c <iprintf+0x20>)
 8002b72:	ab04      	add	r3, sp, #16
 8002b74:	6808      	ldr	r0, [r1, #0]
 8002b76:	f853 2b04 	ldr.w	r2, [r3], #4
 8002b7a:	6881      	ldr	r1, [r0, #8]
 8002b7c:	9301      	str	r3, [sp, #4]
 8002b7e:	f000 fadb 	bl	8003138 <_vfiprintf_r>
 8002b82:	b003      	add	sp, #12
 8002b84:	f85d eb04 	ldr.w	lr, [sp], #4
 8002b88:	b004      	add	sp, #16
 8002b8a:	4770      	bx	lr
 8002b8c:	20000038 	.word	0x20000038

08002b90 <_puts_r>:
 8002b90:	6a03      	ldr	r3, [r0, #32]
 8002b92:	b570      	push	{r4, r5, r6, lr}
 8002b94:	6884      	ldr	r4, [r0, #8]
 8002b96:	4605      	mov	r5, r0
 8002b98:	460e      	mov	r6, r1
 8002b9a:	b90b      	cbnz	r3, 8002ba0 <_puts_r+0x10>
 8002b9c:	f7ff ffb0 	bl	8002b00 <__sinit>
 8002ba0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002ba2:	07db      	lsls	r3, r3, #31
 8002ba4:	d405      	bmi.n	8002bb2 <_puts_r+0x22>
 8002ba6:	89a3      	ldrh	r3, [r4, #12]
 8002ba8:	0598      	lsls	r0, r3, #22
 8002baa:	d402      	bmi.n	8002bb2 <_puts_r+0x22>
 8002bac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002bae:	f000 f99e 	bl	8002eee <__retarget_lock_acquire_recursive>
 8002bb2:	89a3      	ldrh	r3, [r4, #12]
 8002bb4:	0719      	lsls	r1, r3, #28
 8002bb6:	d502      	bpl.n	8002bbe <_puts_r+0x2e>
 8002bb8:	6923      	ldr	r3, [r4, #16]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d135      	bne.n	8002c2a <_puts_r+0x9a>
 8002bbe:	4621      	mov	r1, r4
 8002bc0:	4628      	mov	r0, r5
 8002bc2:	f000 f8c5 	bl	8002d50 <__swsetup_r>
 8002bc6:	b380      	cbz	r0, 8002c2a <_puts_r+0x9a>
 8002bc8:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8002bcc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002bce:	07da      	lsls	r2, r3, #31
 8002bd0:	d405      	bmi.n	8002bde <_puts_r+0x4e>
 8002bd2:	89a3      	ldrh	r3, [r4, #12]
 8002bd4:	059b      	lsls	r3, r3, #22
 8002bd6:	d402      	bmi.n	8002bde <_puts_r+0x4e>
 8002bd8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002bda:	f000 f989 	bl	8002ef0 <__retarget_lock_release_recursive>
 8002bde:	4628      	mov	r0, r5
 8002be0:	bd70      	pop	{r4, r5, r6, pc}
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	da04      	bge.n	8002bf0 <_puts_r+0x60>
 8002be6:	69a2      	ldr	r2, [r4, #24]
 8002be8:	429a      	cmp	r2, r3
 8002bea:	dc17      	bgt.n	8002c1c <_puts_r+0x8c>
 8002bec:	290a      	cmp	r1, #10
 8002bee:	d015      	beq.n	8002c1c <_puts_r+0x8c>
 8002bf0:	6823      	ldr	r3, [r4, #0]
 8002bf2:	1c5a      	adds	r2, r3, #1
 8002bf4:	6022      	str	r2, [r4, #0]
 8002bf6:	7019      	strb	r1, [r3, #0]
 8002bf8:	68a3      	ldr	r3, [r4, #8]
 8002bfa:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002bfe:	3b01      	subs	r3, #1
 8002c00:	60a3      	str	r3, [r4, #8]
 8002c02:	2900      	cmp	r1, #0
 8002c04:	d1ed      	bne.n	8002be2 <_puts_r+0x52>
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	da11      	bge.n	8002c2e <_puts_r+0x9e>
 8002c0a:	4622      	mov	r2, r4
 8002c0c:	210a      	movs	r1, #10
 8002c0e:	4628      	mov	r0, r5
 8002c10:	f000 f85f 	bl	8002cd2 <__swbuf_r>
 8002c14:	3001      	adds	r0, #1
 8002c16:	d0d7      	beq.n	8002bc8 <_puts_r+0x38>
 8002c18:	250a      	movs	r5, #10
 8002c1a:	e7d7      	b.n	8002bcc <_puts_r+0x3c>
 8002c1c:	4622      	mov	r2, r4
 8002c1e:	4628      	mov	r0, r5
 8002c20:	f000 f857 	bl	8002cd2 <__swbuf_r>
 8002c24:	3001      	adds	r0, #1
 8002c26:	d1e7      	bne.n	8002bf8 <_puts_r+0x68>
 8002c28:	e7ce      	b.n	8002bc8 <_puts_r+0x38>
 8002c2a:	3e01      	subs	r6, #1
 8002c2c:	e7e4      	b.n	8002bf8 <_puts_r+0x68>
 8002c2e:	6823      	ldr	r3, [r4, #0]
 8002c30:	1c5a      	adds	r2, r3, #1
 8002c32:	6022      	str	r2, [r4, #0]
 8002c34:	220a      	movs	r2, #10
 8002c36:	701a      	strb	r2, [r3, #0]
 8002c38:	e7ee      	b.n	8002c18 <_puts_r+0x88>
	...

08002c3c <puts>:
 8002c3c:	4b02      	ldr	r3, [pc, #8]	@ (8002c48 <puts+0xc>)
 8002c3e:	4601      	mov	r1, r0
 8002c40:	6818      	ldr	r0, [r3, #0]
 8002c42:	f7ff bfa5 	b.w	8002b90 <_puts_r>
 8002c46:	bf00      	nop
 8002c48:	20000038 	.word	0x20000038

08002c4c <__sread>:
 8002c4c:	b510      	push	{r4, lr}
 8002c4e:	460c      	mov	r4, r1
 8002c50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c54:	f000 f8fc 	bl	8002e50 <_read_r>
 8002c58:	2800      	cmp	r0, #0
 8002c5a:	bfab      	itete	ge
 8002c5c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002c5e:	89a3      	ldrhlt	r3, [r4, #12]
 8002c60:	181b      	addge	r3, r3, r0
 8002c62:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002c66:	bfac      	ite	ge
 8002c68:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002c6a:	81a3      	strhlt	r3, [r4, #12]
 8002c6c:	bd10      	pop	{r4, pc}

08002c6e <__swrite>:
 8002c6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002c72:	461f      	mov	r7, r3
 8002c74:	898b      	ldrh	r3, [r1, #12]
 8002c76:	05db      	lsls	r3, r3, #23
 8002c78:	4605      	mov	r5, r0
 8002c7a:	460c      	mov	r4, r1
 8002c7c:	4616      	mov	r6, r2
 8002c7e:	d505      	bpl.n	8002c8c <__swrite+0x1e>
 8002c80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c84:	2302      	movs	r3, #2
 8002c86:	2200      	movs	r2, #0
 8002c88:	f000 f8d0 	bl	8002e2c <_lseek_r>
 8002c8c:	89a3      	ldrh	r3, [r4, #12]
 8002c8e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002c92:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002c96:	81a3      	strh	r3, [r4, #12]
 8002c98:	4632      	mov	r2, r6
 8002c9a:	463b      	mov	r3, r7
 8002c9c:	4628      	mov	r0, r5
 8002c9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002ca2:	f000 b8e7 	b.w	8002e74 <_write_r>

08002ca6 <__sseek>:
 8002ca6:	b510      	push	{r4, lr}
 8002ca8:	460c      	mov	r4, r1
 8002caa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002cae:	f000 f8bd 	bl	8002e2c <_lseek_r>
 8002cb2:	1c43      	adds	r3, r0, #1
 8002cb4:	89a3      	ldrh	r3, [r4, #12]
 8002cb6:	bf15      	itete	ne
 8002cb8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8002cba:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002cbe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002cc2:	81a3      	strheq	r3, [r4, #12]
 8002cc4:	bf18      	it	ne
 8002cc6:	81a3      	strhne	r3, [r4, #12]
 8002cc8:	bd10      	pop	{r4, pc}

08002cca <__sclose>:
 8002cca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002cce:	f000 b89d 	b.w	8002e0c <_close_r>

08002cd2 <__swbuf_r>:
 8002cd2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cd4:	460e      	mov	r6, r1
 8002cd6:	4614      	mov	r4, r2
 8002cd8:	4605      	mov	r5, r0
 8002cda:	b118      	cbz	r0, 8002ce4 <__swbuf_r+0x12>
 8002cdc:	6a03      	ldr	r3, [r0, #32]
 8002cde:	b90b      	cbnz	r3, 8002ce4 <__swbuf_r+0x12>
 8002ce0:	f7ff ff0e 	bl	8002b00 <__sinit>
 8002ce4:	69a3      	ldr	r3, [r4, #24]
 8002ce6:	60a3      	str	r3, [r4, #8]
 8002ce8:	89a3      	ldrh	r3, [r4, #12]
 8002cea:	071a      	lsls	r2, r3, #28
 8002cec:	d501      	bpl.n	8002cf2 <__swbuf_r+0x20>
 8002cee:	6923      	ldr	r3, [r4, #16]
 8002cf0:	b943      	cbnz	r3, 8002d04 <__swbuf_r+0x32>
 8002cf2:	4621      	mov	r1, r4
 8002cf4:	4628      	mov	r0, r5
 8002cf6:	f000 f82b 	bl	8002d50 <__swsetup_r>
 8002cfa:	b118      	cbz	r0, 8002d04 <__swbuf_r+0x32>
 8002cfc:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8002d00:	4638      	mov	r0, r7
 8002d02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002d04:	6823      	ldr	r3, [r4, #0]
 8002d06:	6922      	ldr	r2, [r4, #16]
 8002d08:	1a98      	subs	r0, r3, r2
 8002d0a:	6963      	ldr	r3, [r4, #20]
 8002d0c:	b2f6      	uxtb	r6, r6
 8002d0e:	4283      	cmp	r3, r0
 8002d10:	4637      	mov	r7, r6
 8002d12:	dc05      	bgt.n	8002d20 <__swbuf_r+0x4e>
 8002d14:	4621      	mov	r1, r4
 8002d16:	4628      	mov	r0, r5
 8002d18:	f000 fd38 	bl	800378c <_fflush_r>
 8002d1c:	2800      	cmp	r0, #0
 8002d1e:	d1ed      	bne.n	8002cfc <__swbuf_r+0x2a>
 8002d20:	68a3      	ldr	r3, [r4, #8]
 8002d22:	3b01      	subs	r3, #1
 8002d24:	60a3      	str	r3, [r4, #8]
 8002d26:	6823      	ldr	r3, [r4, #0]
 8002d28:	1c5a      	adds	r2, r3, #1
 8002d2a:	6022      	str	r2, [r4, #0]
 8002d2c:	701e      	strb	r6, [r3, #0]
 8002d2e:	6962      	ldr	r2, [r4, #20]
 8002d30:	1c43      	adds	r3, r0, #1
 8002d32:	429a      	cmp	r2, r3
 8002d34:	d004      	beq.n	8002d40 <__swbuf_r+0x6e>
 8002d36:	89a3      	ldrh	r3, [r4, #12]
 8002d38:	07db      	lsls	r3, r3, #31
 8002d3a:	d5e1      	bpl.n	8002d00 <__swbuf_r+0x2e>
 8002d3c:	2e0a      	cmp	r6, #10
 8002d3e:	d1df      	bne.n	8002d00 <__swbuf_r+0x2e>
 8002d40:	4621      	mov	r1, r4
 8002d42:	4628      	mov	r0, r5
 8002d44:	f000 fd22 	bl	800378c <_fflush_r>
 8002d48:	2800      	cmp	r0, #0
 8002d4a:	d0d9      	beq.n	8002d00 <__swbuf_r+0x2e>
 8002d4c:	e7d6      	b.n	8002cfc <__swbuf_r+0x2a>
	...

08002d50 <__swsetup_r>:
 8002d50:	b538      	push	{r3, r4, r5, lr}
 8002d52:	4b29      	ldr	r3, [pc, #164]	@ (8002df8 <__swsetup_r+0xa8>)
 8002d54:	4605      	mov	r5, r0
 8002d56:	6818      	ldr	r0, [r3, #0]
 8002d58:	460c      	mov	r4, r1
 8002d5a:	b118      	cbz	r0, 8002d64 <__swsetup_r+0x14>
 8002d5c:	6a03      	ldr	r3, [r0, #32]
 8002d5e:	b90b      	cbnz	r3, 8002d64 <__swsetup_r+0x14>
 8002d60:	f7ff fece 	bl	8002b00 <__sinit>
 8002d64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002d68:	0719      	lsls	r1, r3, #28
 8002d6a:	d422      	bmi.n	8002db2 <__swsetup_r+0x62>
 8002d6c:	06da      	lsls	r2, r3, #27
 8002d6e:	d407      	bmi.n	8002d80 <__swsetup_r+0x30>
 8002d70:	2209      	movs	r2, #9
 8002d72:	602a      	str	r2, [r5, #0]
 8002d74:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002d78:	81a3      	strh	r3, [r4, #12]
 8002d7a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002d7e:	e033      	b.n	8002de8 <__swsetup_r+0x98>
 8002d80:	0758      	lsls	r0, r3, #29
 8002d82:	d512      	bpl.n	8002daa <__swsetup_r+0x5a>
 8002d84:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002d86:	b141      	cbz	r1, 8002d9a <__swsetup_r+0x4a>
 8002d88:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002d8c:	4299      	cmp	r1, r3
 8002d8e:	d002      	beq.n	8002d96 <__swsetup_r+0x46>
 8002d90:	4628      	mov	r0, r5
 8002d92:	f000 f8af 	bl	8002ef4 <_free_r>
 8002d96:	2300      	movs	r3, #0
 8002d98:	6363      	str	r3, [r4, #52]	@ 0x34
 8002d9a:	89a3      	ldrh	r3, [r4, #12]
 8002d9c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8002da0:	81a3      	strh	r3, [r4, #12]
 8002da2:	2300      	movs	r3, #0
 8002da4:	6063      	str	r3, [r4, #4]
 8002da6:	6923      	ldr	r3, [r4, #16]
 8002da8:	6023      	str	r3, [r4, #0]
 8002daa:	89a3      	ldrh	r3, [r4, #12]
 8002dac:	f043 0308 	orr.w	r3, r3, #8
 8002db0:	81a3      	strh	r3, [r4, #12]
 8002db2:	6923      	ldr	r3, [r4, #16]
 8002db4:	b94b      	cbnz	r3, 8002dca <__swsetup_r+0x7a>
 8002db6:	89a3      	ldrh	r3, [r4, #12]
 8002db8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8002dbc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002dc0:	d003      	beq.n	8002dca <__swsetup_r+0x7a>
 8002dc2:	4621      	mov	r1, r4
 8002dc4:	4628      	mov	r0, r5
 8002dc6:	f000 fd2f 	bl	8003828 <__smakebuf_r>
 8002dca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002dce:	f013 0201 	ands.w	r2, r3, #1
 8002dd2:	d00a      	beq.n	8002dea <__swsetup_r+0x9a>
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	60a2      	str	r2, [r4, #8]
 8002dd8:	6962      	ldr	r2, [r4, #20]
 8002dda:	4252      	negs	r2, r2
 8002ddc:	61a2      	str	r2, [r4, #24]
 8002dde:	6922      	ldr	r2, [r4, #16]
 8002de0:	b942      	cbnz	r2, 8002df4 <__swsetup_r+0xa4>
 8002de2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8002de6:	d1c5      	bne.n	8002d74 <__swsetup_r+0x24>
 8002de8:	bd38      	pop	{r3, r4, r5, pc}
 8002dea:	0799      	lsls	r1, r3, #30
 8002dec:	bf58      	it	pl
 8002dee:	6962      	ldrpl	r2, [r4, #20]
 8002df0:	60a2      	str	r2, [r4, #8]
 8002df2:	e7f4      	b.n	8002dde <__swsetup_r+0x8e>
 8002df4:	2000      	movs	r0, #0
 8002df6:	e7f7      	b.n	8002de8 <__swsetup_r+0x98>
 8002df8:	20000038 	.word	0x20000038

08002dfc <memset>:
 8002dfc:	4402      	add	r2, r0
 8002dfe:	4603      	mov	r3, r0
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d100      	bne.n	8002e06 <memset+0xa>
 8002e04:	4770      	bx	lr
 8002e06:	f803 1b01 	strb.w	r1, [r3], #1
 8002e0a:	e7f9      	b.n	8002e00 <memset+0x4>

08002e0c <_close_r>:
 8002e0c:	b538      	push	{r3, r4, r5, lr}
 8002e0e:	4d06      	ldr	r5, [pc, #24]	@ (8002e28 <_close_r+0x1c>)
 8002e10:	2300      	movs	r3, #0
 8002e12:	4604      	mov	r4, r0
 8002e14:	4608      	mov	r0, r1
 8002e16:	602b      	str	r3, [r5, #0]
 8002e18:	f7fe fb2c 	bl	8001474 <_close>
 8002e1c:	1c43      	adds	r3, r0, #1
 8002e1e:	d102      	bne.n	8002e26 <_close_r+0x1a>
 8002e20:	682b      	ldr	r3, [r5, #0]
 8002e22:	b103      	cbz	r3, 8002e26 <_close_r+0x1a>
 8002e24:	6023      	str	r3, [r4, #0]
 8002e26:	bd38      	pop	{r3, r4, r5, pc}
 8002e28:	2000028c 	.word	0x2000028c

08002e2c <_lseek_r>:
 8002e2c:	b538      	push	{r3, r4, r5, lr}
 8002e2e:	4d07      	ldr	r5, [pc, #28]	@ (8002e4c <_lseek_r+0x20>)
 8002e30:	4604      	mov	r4, r0
 8002e32:	4608      	mov	r0, r1
 8002e34:	4611      	mov	r1, r2
 8002e36:	2200      	movs	r2, #0
 8002e38:	602a      	str	r2, [r5, #0]
 8002e3a:	461a      	mov	r2, r3
 8002e3c:	f7fe fb26 	bl	800148c <_lseek>
 8002e40:	1c43      	adds	r3, r0, #1
 8002e42:	d102      	bne.n	8002e4a <_lseek_r+0x1e>
 8002e44:	682b      	ldr	r3, [r5, #0]
 8002e46:	b103      	cbz	r3, 8002e4a <_lseek_r+0x1e>
 8002e48:	6023      	str	r3, [r4, #0]
 8002e4a:	bd38      	pop	{r3, r4, r5, pc}
 8002e4c:	2000028c 	.word	0x2000028c

08002e50 <_read_r>:
 8002e50:	b538      	push	{r3, r4, r5, lr}
 8002e52:	4d07      	ldr	r5, [pc, #28]	@ (8002e70 <_read_r+0x20>)
 8002e54:	4604      	mov	r4, r0
 8002e56:	4608      	mov	r0, r1
 8002e58:	4611      	mov	r1, r2
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	602a      	str	r2, [r5, #0]
 8002e5e:	461a      	mov	r2, r3
 8002e60:	f7fe fafa 	bl	8001458 <_read>
 8002e64:	1c43      	adds	r3, r0, #1
 8002e66:	d102      	bne.n	8002e6e <_read_r+0x1e>
 8002e68:	682b      	ldr	r3, [r5, #0]
 8002e6a:	b103      	cbz	r3, 8002e6e <_read_r+0x1e>
 8002e6c:	6023      	str	r3, [r4, #0]
 8002e6e:	bd38      	pop	{r3, r4, r5, pc}
 8002e70:	2000028c 	.word	0x2000028c

08002e74 <_write_r>:
 8002e74:	b538      	push	{r3, r4, r5, lr}
 8002e76:	4d07      	ldr	r5, [pc, #28]	@ (8002e94 <_write_r+0x20>)
 8002e78:	4604      	mov	r4, r0
 8002e7a:	4608      	mov	r0, r1
 8002e7c:	4611      	mov	r1, r2
 8002e7e:	2200      	movs	r2, #0
 8002e80:	602a      	str	r2, [r5, #0]
 8002e82:	461a      	mov	r2, r3
 8002e84:	f7fd ff72 	bl	8000d6c <_write>
 8002e88:	1c43      	adds	r3, r0, #1
 8002e8a:	d102      	bne.n	8002e92 <_write_r+0x1e>
 8002e8c:	682b      	ldr	r3, [r5, #0]
 8002e8e:	b103      	cbz	r3, 8002e92 <_write_r+0x1e>
 8002e90:	6023      	str	r3, [r4, #0]
 8002e92:	bd38      	pop	{r3, r4, r5, pc}
 8002e94:	2000028c 	.word	0x2000028c

08002e98 <__errno>:
 8002e98:	4b01      	ldr	r3, [pc, #4]	@ (8002ea0 <__errno+0x8>)
 8002e9a:	6818      	ldr	r0, [r3, #0]
 8002e9c:	4770      	bx	lr
 8002e9e:	bf00      	nop
 8002ea0:	20000038 	.word	0x20000038

08002ea4 <__libc_init_array>:
 8002ea4:	b570      	push	{r4, r5, r6, lr}
 8002ea6:	4d0d      	ldr	r5, [pc, #52]	@ (8002edc <__libc_init_array+0x38>)
 8002ea8:	4c0d      	ldr	r4, [pc, #52]	@ (8002ee0 <__libc_init_array+0x3c>)
 8002eaa:	1b64      	subs	r4, r4, r5
 8002eac:	10a4      	asrs	r4, r4, #2
 8002eae:	2600      	movs	r6, #0
 8002eb0:	42a6      	cmp	r6, r4
 8002eb2:	d109      	bne.n	8002ec8 <__libc_init_array+0x24>
 8002eb4:	4d0b      	ldr	r5, [pc, #44]	@ (8002ee4 <__libc_init_array+0x40>)
 8002eb6:	4c0c      	ldr	r4, [pc, #48]	@ (8002ee8 <__libc_init_array+0x44>)
 8002eb8:	f001 fd56 	bl	8004968 <_init>
 8002ebc:	1b64      	subs	r4, r4, r5
 8002ebe:	10a4      	asrs	r4, r4, #2
 8002ec0:	2600      	movs	r6, #0
 8002ec2:	42a6      	cmp	r6, r4
 8002ec4:	d105      	bne.n	8002ed2 <__libc_init_array+0x2e>
 8002ec6:	bd70      	pop	{r4, r5, r6, pc}
 8002ec8:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ecc:	4798      	blx	r3
 8002ece:	3601      	adds	r6, #1
 8002ed0:	e7ee      	b.n	8002eb0 <__libc_init_array+0xc>
 8002ed2:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ed6:	4798      	blx	r3
 8002ed8:	3601      	adds	r6, #1
 8002eda:	e7f2      	b.n	8002ec2 <__libc_init_array+0x1e>
 8002edc:	08004c08 	.word	0x08004c08
 8002ee0:	08004c08 	.word	0x08004c08
 8002ee4:	08004c08 	.word	0x08004c08
 8002ee8:	08004c0c 	.word	0x08004c0c

08002eec <__retarget_lock_init_recursive>:
 8002eec:	4770      	bx	lr

08002eee <__retarget_lock_acquire_recursive>:
 8002eee:	4770      	bx	lr

08002ef0 <__retarget_lock_release_recursive>:
 8002ef0:	4770      	bx	lr
	...

08002ef4 <_free_r>:
 8002ef4:	b538      	push	{r3, r4, r5, lr}
 8002ef6:	4605      	mov	r5, r0
 8002ef8:	2900      	cmp	r1, #0
 8002efa:	d041      	beq.n	8002f80 <_free_r+0x8c>
 8002efc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002f00:	1f0c      	subs	r4, r1, #4
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	bfb8      	it	lt
 8002f06:	18e4      	addlt	r4, r4, r3
 8002f08:	f000 f8e0 	bl	80030cc <__malloc_lock>
 8002f0c:	4a1d      	ldr	r2, [pc, #116]	@ (8002f84 <_free_r+0x90>)
 8002f0e:	6813      	ldr	r3, [r2, #0]
 8002f10:	b933      	cbnz	r3, 8002f20 <_free_r+0x2c>
 8002f12:	6063      	str	r3, [r4, #4]
 8002f14:	6014      	str	r4, [r2, #0]
 8002f16:	4628      	mov	r0, r5
 8002f18:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002f1c:	f000 b8dc 	b.w	80030d8 <__malloc_unlock>
 8002f20:	42a3      	cmp	r3, r4
 8002f22:	d908      	bls.n	8002f36 <_free_r+0x42>
 8002f24:	6820      	ldr	r0, [r4, #0]
 8002f26:	1821      	adds	r1, r4, r0
 8002f28:	428b      	cmp	r3, r1
 8002f2a:	bf01      	itttt	eq
 8002f2c:	6819      	ldreq	r1, [r3, #0]
 8002f2e:	685b      	ldreq	r3, [r3, #4]
 8002f30:	1809      	addeq	r1, r1, r0
 8002f32:	6021      	streq	r1, [r4, #0]
 8002f34:	e7ed      	b.n	8002f12 <_free_r+0x1e>
 8002f36:	461a      	mov	r2, r3
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	b10b      	cbz	r3, 8002f40 <_free_r+0x4c>
 8002f3c:	42a3      	cmp	r3, r4
 8002f3e:	d9fa      	bls.n	8002f36 <_free_r+0x42>
 8002f40:	6811      	ldr	r1, [r2, #0]
 8002f42:	1850      	adds	r0, r2, r1
 8002f44:	42a0      	cmp	r0, r4
 8002f46:	d10b      	bne.n	8002f60 <_free_r+0x6c>
 8002f48:	6820      	ldr	r0, [r4, #0]
 8002f4a:	4401      	add	r1, r0
 8002f4c:	1850      	adds	r0, r2, r1
 8002f4e:	4283      	cmp	r3, r0
 8002f50:	6011      	str	r1, [r2, #0]
 8002f52:	d1e0      	bne.n	8002f16 <_free_r+0x22>
 8002f54:	6818      	ldr	r0, [r3, #0]
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	6053      	str	r3, [r2, #4]
 8002f5a:	4408      	add	r0, r1
 8002f5c:	6010      	str	r0, [r2, #0]
 8002f5e:	e7da      	b.n	8002f16 <_free_r+0x22>
 8002f60:	d902      	bls.n	8002f68 <_free_r+0x74>
 8002f62:	230c      	movs	r3, #12
 8002f64:	602b      	str	r3, [r5, #0]
 8002f66:	e7d6      	b.n	8002f16 <_free_r+0x22>
 8002f68:	6820      	ldr	r0, [r4, #0]
 8002f6a:	1821      	adds	r1, r4, r0
 8002f6c:	428b      	cmp	r3, r1
 8002f6e:	bf04      	itt	eq
 8002f70:	6819      	ldreq	r1, [r3, #0]
 8002f72:	685b      	ldreq	r3, [r3, #4]
 8002f74:	6063      	str	r3, [r4, #4]
 8002f76:	bf04      	itt	eq
 8002f78:	1809      	addeq	r1, r1, r0
 8002f7a:	6021      	streq	r1, [r4, #0]
 8002f7c:	6054      	str	r4, [r2, #4]
 8002f7e:	e7ca      	b.n	8002f16 <_free_r+0x22>
 8002f80:	bd38      	pop	{r3, r4, r5, pc}
 8002f82:	bf00      	nop
 8002f84:	20000298 	.word	0x20000298

08002f88 <sbrk_aligned>:
 8002f88:	b570      	push	{r4, r5, r6, lr}
 8002f8a:	4e0f      	ldr	r6, [pc, #60]	@ (8002fc8 <sbrk_aligned+0x40>)
 8002f8c:	460c      	mov	r4, r1
 8002f8e:	6831      	ldr	r1, [r6, #0]
 8002f90:	4605      	mov	r5, r0
 8002f92:	b911      	cbnz	r1, 8002f9a <sbrk_aligned+0x12>
 8002f94:	f000 fca6 	bl	80038e4 <_sbrk_r>
 8002f98:	6030      	str	r0, [r6, #0]
 8002f9a:	4621      	mov	r1, r4
 8002f9c:	4628      	mov	r0, r5
 8002f9e:	f000 fca1 	bl	80038e4 <_sbrk_r>
 8002fa2:	1c43      	adds	r3, r0, #1
 8002fa4:	d103      	bne.n	8002fae <sbrk_aligned+0x26>
 8002fa6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8002faa:	4620      	mov	r0, r4
 8002fac:	bd70      	pop	{r4, r5, r6, pc}
 8002fae:	1cc4      	adds	r4, r0, #3
 8002fb0:	f024 0403 	bic.w	r4, r4, #3
 8002fb4:	42a0      	cmp	r0, r4
 8002fb6:	d0f8      	beq.n	8002faa <sbrk_aligned+0x22>
 8002fb8:	1a21      	subs	r1, r4, r0
 8002fba:	4628      	mov	r0, r5
 8002fbc:	f000 fc92 	bl	80038e4 <_sbrk_r>
 8002fc0:	3001      	adds	r0, #1
 8002fc2:	d1f2      	bne.n	8002faa <sbrk_aligned+0x22>
 8002fc4:	e7ef      	b.n	8002fa6 <sbrk_aligned+0x1e>
 8002fc6:	bf00      	nop
 8002fc8:	20000294 	.word	0x20000294

08002fcc <_malloc_r>:
 8002fcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002fd0:	1ccd      	adds	r5, r1, #3
 8002fd2:	f025 0503 	bic.w	r5, r5, #3
 8002fd6:	3508      	adds	r5, #8
 8002fd8:	2d0c      	cmp	r5, #12
 8002fda:	bf38      	it	cc
 8002fdc:	250c      	movcc	r5, #12
 8002fde:	2d00      	cmp	r5, #0
 8002fe0:	4606      	mov	r6, r0
 8002fe2:	db01      	blt.n	8002fe8 <_malloc_r+0x1c>
 8002fe4:	42a9      	cmp	r1, r5
 8002fe6:	d904      	bls.n	8002ff2 <_malloc_r+0x26>
 8002fe8:	230c      	movs	r3, #12
 8002fea:	6033      	str	r3, [r6, #0]
 8002fec:	2000      	movs	r0, #0
 8002fee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002ff2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80030c8 <_malloc_r+0xfc>
 8002ff6:	f000 f869 	bl	80030cc <__malloc_lock>
 8002ffa:	f8d8 3000 	ldr.w	r3, [r8]
 8002ffe:	461c      	mov	r4, r3
 8003000:	bb44      	cbnz	r4, 8003054 <_malloc_r+0x88>
 8003002:	4629      	mov	r1, r5
 8003004:	4630      	mov	r0, r6
 8003006:	f7ff ffbf 	bl	8002f88 <sbrk_aligned>
 800300a:	1c43      	adds	r3, r0, #1
 800300c:	4604      	mov	r4, r0
 800300e:	d158      	bne.n	80030c2 <_malloc_r+0xf6>
 8003010:	f8d8 4000 	ldr.w	r4, [r8]
 8003014:	4627      	mov	r7, r4
 8003016:	2f00      	cmp	r7, #0
 8003018:	d143      	bne.n	80030a2 <_malloc_r+0xd6>
 800301a:	2c00      	cmp	r4, #0
 800301c:	d04b      	beq.n	80030b6 <_malloc_r+0xea>
 800301e:	6823      	ldr	r3, [r4, #0]
 8003020:	4639      	mov	r1, r7
 8003022:	4630      	mov	r0, r6
 8003024:	eb04 0903 	add.w	r9, r4, r3
 8003028:	f000 fc5c 	bl	80038e4 <_sbrk_r>
 800302c:	4581      	cmp	r9, r0
 800302e:	d142      	bne.n	80030b6 <_malloc_r+0xea>
 8003030:	6821      	ldr	r1, [r4, #0]
 8003032:	1a6d      	subs	r5, r5, r1
 8003034:	4629      	mov	r1, r5
 8003036:	4630      	mov	r0, r6
 8003038:	f7ff ffa6 	bl	8002f88 <sbrk_aligned>
 800303c:	3001      	adds	r0, #1
 800303e:	d03a      	beq.n	80030b6 <_malloc_r+0xea>
 8003040:	6823      	ldr	r3, [r4, #0]
 8003042:	442b      	add	r3, r5
 8003044:	6023      	str	r3, [r4, #0]
 8003046:	f8d8 3000 	ldr.w	r3, [r8]
 800304a:	685a      	ldr	r2, [r3, #4]
 800304c:	bb62      	cbnz	r2, 80030a8 <_malloc_r+0xdc>
 800304e:	f8c8 7000 	str.w	r7, [r8]
 8003052:	e00f      	b.n	8003074 <_malloc_r+0xa8>
 8003054:	6822      	ldr	r2, [r4, #0]
 8003056:	1b52      	subs	r2, r2, r5
 8003058:	d420      	bmi.n	800309c <_malloc_r+0xd0>
 800305a:	2a0b      	cmp	r2, #11
 800305c:	d917      	bls.n	800308e <_malloc_r+0xc2>
 800305e:	1961      	adds	r1, r4, r5
 8003060:	42a3      	cmp	r3, r4
 8003062:	6025      	str	r5, [r4, #0]
 8003064:	bf18      	it	ne
 8003066:	6059      	strne	r1, [r3, #4]
 8003068:	6863      	ldr	r3, [r4, #4]
 800306a:	bf08      	it	eq
 800306c:	f8c8 1000 	streq.w	r1, [r8]
 8003070:	5162      	str	r2, [r4, r5]
 8003072:	604b      	str	r3, [r1, #4]
 8003074:	4630      	mov	r0, r6
 8003076:	f000 f82f 	bl	80030d8 <__malloc_unlock>
 800307a:	f104 000b 	add.w	r0, r4, #11
 800307e:	1d23      	adds	r3, r4, #4
 8003080:	f020 0007 	bic.w	r0, r0, #7
 8003084:	1ac2      	subs	r2, r0, r3
 8003086:	bf1c      	itt	ne
 8003088:	1a1b      	subne	r3, r3, r0
 800308a:	50a3      	strne	r3, [r4, r2]
 800308c:	e7af      	b.n	8002fee <_malloc_r+0x22>
 800308e:	6862      	ldr	r2, [r4, #4]
 8003090:	42a3      	cmp	r3, r4
 8003092:	bf0c      	ite	eq
 8003094:	f8c8 2000 	streq.w	r2, [r8]
 8003098:	605a      	strne	r2, [r3, #4]
 800309a:	e7eb      	b.n	8003074 <_malloc_r+0xa8>
 800309c:	4623      	mov	r3, r4
 800309e:	6864      	ldr	r4, [r4, #4]
 80030a0:	e7ae      	b.n	8003000 <_malloc_r+0x34>
 80030a2:	463c      	mov	r4, r7
 80030a4:	687f      	ldr	r7, [r7, #4]
 80030a6:	e7b6      	b.n	8003016 <_malloc_r+0x4a>
 80030a8:	461a      	mov	r2, r3
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	42a3      	cmp	r3, r4
 80030ae:	d1fb      	bne.n	80030a8 <_malloc_r+0xdc>
 80030b0:	2300      	movs	r3, #0
 80030b2:	6053      	str	r3, [r2, #4]
 80030b4:	e7de      	b.n	8003074 <_malloc_r+0xa8>
 80030b6:	230c      	movs	r3, #12
 80030b8:	6033      	str	r3, [r6, #0]
 80030ba:	4630      	mov	r0, r6
 80030bc:	f000 f80c 	bl	80030d8 <__malloc_unlock>
 80030c0:	e794      	b.n	8002fec <_malloc_r+0x20>
 80030c2:	6005      	str	r5, [r0, #0]
 80030c4:	e7d6      	b.n	8003074 <_malloc_r+0xa8>
 80030c6:	bf00      	nop
 80030c8:	20000298 	.word	0x20000298

080030cc <__malloc_lock>:
 80030cc:	4801      	ldr	r0, [pc, #4]	@ (80030d4 <__malloc_lock+0x8>)
 80030ce:	f7ff bf0e 	b.w	8002eee <__retarget_lock_acquire_recursive>
 80030d2:	bf00      	nop
 80030d4:	20000290 	.word	0x20000290

080030d8 <__malloc_unlock>:
 80030d8:	4801      	ldr	r0, [pc, #4]	@ (80030e0 <__malloc_unlock+0x8>)
 80030da:	f7ff bf09 	b.w	8002ef0 <__retarget_lock_release_recursive>
 80030de:	bf00      	nop
 80030e0:	20000290 	.word	0x20000290

080030e4 <__sfputc_r>:
 80030e4:	6893      	ldr	r3, [r2, #8]
 80030e6:	3b01      	subs	r3, #1
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	b410      	push	{r4}
 80030ec:	6093      	str	r3, [r2, #8]
 80030ee:	da08      	bge.n	8003102 <__sfputc_r+0x1e>
 80030f0:	6994      	ldr	r4, [r2, #24]
 80030f2:	42a3      	cmp	r3, r4
 80030f4:	db01      	blt.n	80030fa <__sfputc_r+0x16>
 80030f6:	290a      	cmp	r1, #10
 80030f8:	d103      	bne.n	8003102 <__sfputc_r+0x1e>
 80030fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80030fe:	f7ff bde8 	b.w	8002cd2 <__swbuf_r>
 8003102:	6813      	ldr	r3, [r2, #0]
 8003104:	1c58      	adds	r0, r3, #1
 8003106:	6010      	str	r0, [r2, #0]
 8003108:	7019      	strb	r1, [r3, #0]
 800310a:	4608      	mov	r0, r1
 800310c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003110:	4770      	bx	lr

08003112 <__sfputs_r>:
 8003112:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003114:	4606      	mov	r6, r0
 8003116:	460f      	mov	r7, r1
 8003118:	4614      	mov	r4, r2
 800311a:	18d5      	adds	r5, r2, r3
 800311c:	42ac      	cmp	r4, r5
 800311e:	d101      	bne.n	8003124 <__sfputs_r+0x12>
 8003120:	2000      	movs	r0, #0
 8003122:	e007      	b.n	8003134 <__sfputs_r+0x22>
 8003124:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003128:	463a      	mov	r2, r7
 800312a:	4630      	mov	r0, r6
 800312c:	f7ff ffda 	bl	80030e4 <__sfputc_r>
 8003130:	1c43      	adds	r3, r0, #1
 8003132:	d1f3      	bne.n	800311c <__sfputs_r+0xa>
 8003134:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003138 <_vfiprintf_r>:
 8003138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800313c:	460d      	mov	r5, r1
 800313e:	b09d      	sub	sp, #116	@ 0x74
 8003140:	4614      	mov	r4, r2
 8003142:	4698      	mov	r8, r3
 8003144:	4606      	mov	r6, r0
 8003146:	b118      	cbz	r0, 8003150 <_vfiprintf_r+0x18>
 8003148:	6a03      	ldr	r3, [r0, #32]
 800314a:	b90b      	cbnz	r3, 8003150 <_vfiprintf_r+0x18>
 800314c:	f7ff fcd8 	bl	8002b00 <__sinit>
 8003150:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003152:	07d9      	lsls	r1, r3, #31
 8003154:	d405      	bmi.n	8003162 <_vfiprintf_r+0x2a>
 8003156:	89ab      	ldrh	r3, [r5, #12]
 8003158:	059a      	lsls	r2, r3, #22
 800315a:	d402      	bmi.n	8003162 <_vfiprintf_r+0x2a>
 800315c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800315e:	f7ff fec6 	bl	8002eee <__retarget_lock_acquire_recursive>
 8003162:	89ab      	ldrh	r3, [r5, #12]
 8003164:	071b      	lsls	r3, r3, #28
 8003166:	d501      	bpl.n	800316c <_vfiprintf_r+0x34>
 8003168:	692b      	ldr	r3, [r5, #16]
 800316a:	b99b      	cbnz	r3, 8003194 <_vfiprintf_r+0x5c>
 800316c:	4629      	mov	r1, r5
 800316e:	4630      	mov	r0, r6
 8003170:	f7ff fdee 	bl	8002d50 <__swsetup_r>
 8003174:	b170      	cbz	r0, 8003194 <_vfiprintf_r+0x5c>
 8003176:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003178:	07dc      	lsls	r4, r3, #31
 800317a:	d504      	bpl.n	8003186 <_vfiprintf_r+0x4e>
 800317c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003180:	b01d      	add	sp, #116	@ 0x74
 8003182:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003186:	89ab      	ldrh	r3, [r5, #12]
 8003188:	0598      	lsls	r0, r3, #22
 800318a:	d4f7      	bmi.n	800317c <_vfiprintf_r+0x44>
 800318c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800318e:	f7ff feaf 	bl	8002ef0 <__retarget_lock_release_recursive>
 8003192:	e7f3      	b.n	800317c <_vfiprintf_r+0x44>
 8003194:	2300      	movs	r3, #0
 8003196:	9309      	str	r3, [sp, #36]	@ 0x24
 8003198:	2320      	movs	r3, #32
 800319a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800319e:	f8cd 800c 	str.w	r8, [sp, #12]
 80031a2:	2330      	movs	r3, #48	@ 0x30
 80031a4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8003354 <_vfiprintf_r+0x21c>
 80031a8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80031ac:	f04f 0901 	mov.w	r9, #1
 80031b0:	4623      	mov	r3, r4
 80031b2:	469a      	mov	sl, r3
 80031b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80031b8:	b10a      	cbz	r2, 80031be <_vfiprintf_r+0x86>
 80031ba:	2a25      	cmp	r2, #37	@ 0x25
 80031bc:	d1f9      	bne.n	80031b2 <_vfiprintf_r+0x7a>
 80031be:	ebba 0b04 	subs.w	fp, sl, r4
 80031c2:	d00b      	beq.n	80031dc <_vfiprintf_r+0xa4>
 80031c4:	465b      	mov	r3, fp
 80031c6:	4622      	mov	r2, r4
 80031c8:	4629      	mov	r1, r5
 80031ca:	4630      	mov	r0, r6
 80031cc:	f7ff ffa1 	bl	8003112 <__sfputs_r>
 80031d0:	3001      	adds	r0, #1
 80031d2:	f000 80a7 	beq.w	8003324 <_vfiprintf_r+0x1ec>
 80031d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80031d8:	445a      	add	r2, fp
 80031da:	9209      	str	r2, [sp, #36]	@ 0x24
 80031dc:	f89a 3000 	ldrb.w	r3, [sl]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	f000 809f 	beq.w	8003324 <_vfiprintf_r+0x1ec>
 80031e6:	2300      	movs	r3, #0
 80031e8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80031ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80031f0:	f10a 0a01 	add.w	sl, sl, #1
 80031f4:	9304      	str	r3, [sp, #16]
 80031f6:	9307      	str	r3, [sp, #28]
 80031f8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80031fc:	931a      	str	r3, [sp, #104]	@ 0x68
 80031fe:	4654      	mov	r4, sl
 8003200:	2205      	movs	r2, #5
 8003202:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003206:	4853      	ldr	r0, [pc, #332]	@ (8003354 <_vfiprintf_r+0x21c>)
 8003208:	f7fc ffe2 	bl	80001d0 <memchr>
 800320c:	9a04      	ldr	r2, [sp, #16]
 800320e:	b9d8      	cbnz	r0, 8003248 <_vfiprintf_r+0x110>
 8003210:	06d1      	lsls	r1, r2, #27
 8003212:	bf44      	itt	mi
 8003214:	2320      	movmi	r3, #32
 8003216:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800321a:	0713      	lsls	r3, r2, #28
 800321c:	bf44      	itt	mi
 800321e:	232b      	movmi	r3, #43	@ 0x2b
 8003220:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003224:	f89a 3000 	ldrb.w	r3, [sl]
 8003228:	2b2a      	cmp	r3, #42	@ 0x2a
 800322a:	d015      	beq.n	8003258 <_vfiprintf_r+0x120>
 800322c:	9a07      	ldr	r2, [sp, #28]
 800322e:	4654      	mov	r4, sl
 8003230:	2000      	movs	r0, #0
 8003232:	f04f 0c0a 	mov.w	ip, #10
 8003236:	4621      	mov	r1, r4
 8003238:	f811 3b01 	ldrb.w	r3, [r1], #1
 800323c:	3b30      	subs	r3, #48	@ 0x30
 800323e:	2b09      	cmp	r3, #9
 8003240:	d94b      	bls.n	80032da <_vfiprintf_r+0x1a2>
 8003242:	b1b0      	cbz	r0, 8003272 <_vfiprintf_r+0x13a>
 8003244:	9207      	str	r2, [sp, #28]
 8003246:	e014      	b.n	8003272 <_vfiprintf_r+0x13a>
 8003248:	eba0 0308 	sub.w	r3, r0, r8
 800324c:	fa09 f303 	lsl.w	r3, r9, r3
 8003250:	4313      	orrs	r3, r2
 8003252:	9304      	str	r3, [sp, #16]
 8003254:	46a2      	mov	sl, r4
 8003256:	e7d2      	b.n	80031fe <_vfiprintf_r+0xc6>
 8003258:	9b03      	ldr	r3, [sp, #12]
 800325a:	1d19      	adds	r1, r3, #4
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	9103      	str	r1, [sp, #12]
 8003260:	2b00      	cmp	r3, #0
 8003262:	bfbb      	ittet	lt
 8003264:	425b      	neglt	r3, r3
 8003266:	f042 0202 	orrlt.w	r2, r2, #2
 800326a:	9307      	strge	r3, [sp, #28]
 800326c:	9307      	strlt	r3, [sp, #28]
 800326e:	bfb8      	it	lt
 8003270:	9204      	strlt	r2, [sp, #16]
 8003272:	7823      	ldrb	r3, [r4, #0]
 8003274:	2b2e      	cmp	r3, #46	@ 0x2e
 8003276:	d10a      	bne.n	800328e <_vfiprintf_r+0x156>
 8003278:	7863      	ldrb	r3, [r4, #1]
 800327a:	2b2a      	cmp	r3, #42	@ 0x2a
 800327c:	d132      	bne.n	80032e4 <_vfiprintf_r+0x1ac>
 800327e:	9b03      	ldr	r3, [sp, #12]
 8003280:	1d1a      	adds	r2, r3, #4
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	9203      	str	r2, [sp, #12]
 8003286:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800328a:	3402      	adds	r4, #2
 800328c:	9305      	str	r3, [sp, #20]
 800328e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8003364 <_vfiprintf_r+0x22c>
 8003292:	7821      	ldrb	r1, [r4, #0]
 8003294:	2203      	movs	r2, #3
 8003296:	4650      	mov	r0, sl
 8003298:	f7fc ff9a 	bl	80001d0 <memchr>
 800329c:	b138      	cbz	r0, 80032ae <_vfiprintf_r+0x176>
 800329e:	9b04      	ldr	r3, [sp, #16]
 80032a0:	eba0 000a 	sub.w	r0, r0, sl
 80032a4:	2240      	movs	r2, #64	@ 0x40
 80032a6:	4082      	lsls	r2, r0
 80032a8:	4313      	orrs	r3, r2
 80032aa:	3401      	adds	r4, #1
 80032ac:	9304      	str	r3, [sp, #16]
 80032ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80032b2:	4829      	ldr	r0, [pc, #164]	@ (8003358 <_vfiprintf_r+0x220>)
 80032b4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80032b8:	2206      	movs	r2, #6
 80032ba:	f7fc ff89 	bl	80001d0 <memchr>
 80032be:	2800      	cmp	r0, #0
 80032c0:	d03f      	beq.n	8003342 <_vfiprintf_r+0x20a>
 80032c2:	4b26      	ldr	r3, [pc, #152]	@ (800335c <_vfiprintf_r+0x224>)
 80032c4:	bb1b      	cbnz	r3, 800330e <_vfiprintf_r+0x1d6>
 80032c6:	9b03      	ldr	r3, [sp, #12]
 80032c8:	3307      	adds	r3, #7
 80032ca:	f023 0307 	bic.w	r3, r3, #7
 80032ce:	3308      	adds	r3, #8
 80032d0:	9303      	str	r3, [sp, #12]
 80032d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80032d4:	443b      	add	r3, r7
 80032d6:	9309      	str	r3, [sp, #36]	@ 0x24
 80032d8:	e76a      	b.n	80031b0 <_vfiprintf_r+0x78>
 80032da:	fb0c 3202 	mla	r2, ip, r2, r3
 80032de:	460c      	mov	r4, r1
 80032e0:	2001      	movs	r0, #1
 80032e2:	e7a8      	b.n	8003236 <_vfiprintf_r+0xfe>
 80032e4:	2300      	movs	r3, #0
 80032e6:	3401      	adds	r4, #1
 80032e8:	9305      	str	r3, [sp, #20]
 80032ea:	4619      	mov	r1, r3
 80032ec:	f04f 0c0a 	mov.w	ip, #10
 80032f0:	4620      	mov	r0, r4
 80032f2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80032f6:	3a30      	subs	r2, #48	@ 0x30
 80032f8:	2a09      	cmp	r2, #9
 80032fa:	d903      	bls.n	8003304 <_vfiprintf_r+0x1cc>
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d0c6      	beq.n	800328e <_vfiprintf_r+0x156>
 8003300:	9105      	str	r1, [sp, #20]
 8003302:	e7c4      	b.n	800328e <_vfiprintf_r+0x156>
 8003304:	fb0c 2101 	mla	r1, ip, r1, r2
 8003308:	4604      	mov	r4, r0
 800330a:	2301      	movs	r3, #1
 800330c:	e7f0      	b.n	80032f0 <_vfiprintf_r+0x1b8>
 800330e:	ab03      	add	r3, sp, #12
 8003310:	9300      	str	r3, [sp, #0]
 8003312:	462a      	mov	r2, r5
 8003314:	4b12      	ldr	r3, [pc, #72]	@ (8003360 <_vfiprintf_r+0x228>)
 8003316:	a904      	add	r1, sp, #16
 8003318:	4630      	mov	r0, r6
 800331a:	f3af 8000 	nop.w
 800331e:	4607      	mov	r7, r0
 8003320:	1c78      	adds	r0, r7, #1
 8003322:	d1d6      	bne.n	80032d2 <_vfiprintf_r+0x19a>
 8003324:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003326:	07d9      	lsls	r1, r3, #31
 8003328:	d405      	bmi.n	8003336 <_vfiprintf_r+0x1fe>
 800332a:	89ab      	ldrh	r3, [r5, #12]
 800332c:	059a      	lsls	r2, r3, #22
 800332e:	d402      	bmi.n	8003336 <_vfiprintf_r+0x1fe>
 8003330:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003332:	f7ff fddd 	bl	8002ef0 <__retarget_lock_release_recursive>
 8003336:	89ab      	ldrh	r3, [r5, #12]
 8003338:	065b      	lsls	r3, r3, #25
 800333a:	f53f af1f 	bmi.w	800317c <_vfiprintf_r+0x44>
 800333e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003340:	e71e      	b.n	8003180 <_vfiprintf_r+0x48>
 8003342:	ab03      	add	r3, sp, #12
 8003344:	9300      	str	r3, [sp, #0]
 8003346:	462a      	mov	r2, r5
 8003348:	4b05      	ldr	r3, [pc, #20]	@ (8003360 <_vfiprintf_r+0x228>)
 800334a:	a904      	add	r1, sp, #16
 800334c:	4630      	mov	r0, r6
 800334e:	f000 f879 	bl	8003444 <_printf_i>
 8003352:	e7e4      	b.n	800331e <_vfiprintf_r+0x1e6>
 8003354:	080049f0 	.word	0x080049f0
 8003358:	080049fa 	.word	0x080049fa
 800335c:	00000000 	.word	0x00000000
 8003360:	08003113 	.word	0x08003113
 8003364:	080049f6 	.word	0x080049f6

08003368 <_printf_common>:
 8003368:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800336c:	4616      	mov	r6, r2
 800336e:	4698      	mov	r8, r3
 8003370:	688a      	ldr	r2, [r1, #8]
 8003372:	690b      	ldr	r3, [r1, #16]
 8003374:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003378:	4293      	cmp	r3, r2
 800337a:	bfb8      	it	lt
 800337c:	4613      	movlt	r3, r2
 800337e:	6033      	str	r3, [r6, #0]
 8003380:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003384:	4607      	mov	r7, r0
 8003386:	460c      	mov	r4, r1
 8003388:	b10a      	cbz	r2, 800338e <_printf_common+0x26>
 800338a:	3301      	adds	r3, #1
 800338c:	6033      	str	r3, [r6, #0]
 800338e:	6823      	ldr	r3, [r4, #0]
 8003390:	0699      	lsls	r1, r3, #26
 8003392:	bf42      	ittt	mi
 8003394:	6833      	ldrmi	r3, [r6, #0]
 8003396:	3302      	addmi	r3, #2
 8003398:	6033      	strmi	r3, [r6, #0]
 800339a:	6825      	ldr	r5, [r4, #0]
 800339c:	f015 0506 	ands.w	r5, r5, #6
 80033a0:	d106      	bne.n	80033b0 <_printf_common+0x48>
 80033a2:	f104 0a19 	add.w	sl, r4, #25
 80033a6:	68e3      	ldr	r3, [r4, #12]
 80033a8:	6832      	ldr	r2, [r6, #0]
 80033aa:	1a9b      	subs	r3, r3, r2
 80033ac:	42ab      	cmp	r3, r5
 80033ae:	dc26      	bgt.n	80033fe <_printf_common+0x96>
 80033b0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80033b4:	6822      	ldr	r2, [r4, #0]
 80033b6:	3b00      	subs	r3, #0
 80033b8:	bf18      	it	ne
 80033ba:	2301      	movne	r3, #1
 80033bc:	0692      	lsls	r2, r2, #26
 80033be:	d42b      	bmi.n	8003418 <_printf_common+0xb0>
 80033c0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80033c4:	4641      	mov	r1, r8
 80033c6:	4638      	mov	r0, r7
 80033c8:	47c8      	blx	r9
 80033ca:	3001      	adds	r0, #1
 80033cc:	d01e      	beq.n	800340c <_printf_common+0xa4>
 80033ce:	6823      	ldr	r3, [r4, #0]
 80033d0:	6922      	ldr	r2, [r4, #16]
 80033d2:	f003 0306 	and.w	r3, r3, #6
 80033d6:	2b04      	cmp	r3, #4
 80033d8:	bf02      	ittt	eq
 80033da:	68e5      	ldreq	r5, [r4, #12]
 80033dc:	6833      	ldreq	r3, [r6, #0]
 80033de:	1aed      	subeq	r5, r5, r3
 80033e0:	68a3      	ldr	r3, [r4, #8]
 80033e2:	bf0c      	ite	eq
 80033e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80033e8:	2500      	movne	r5, #0
 80033ea:	4293      	cmp	r3, r2
 80033ec:	bfc4      	itt	gt
 80033ee:	1a9b      	subgt	r3, r3, r2
 80033f0:	18ed      	addgt	r5, r5, r3
 80033f2:	2600      	movs	r6, #0
 80033f4:	341a      	adds	r4, #26
 80033f6:	42b5      	cmp	r5, r6
 80033f8:	d11a      	bne.n	8003430 <_printf_common+0xc8>
 80033fa:	2000      	movs	r0, #0
 80033fc:	e008      	b.n	8003410 <_printf_common+0xa8>
 80033fe:	2301      	movs	r3, #1
 8003400:	4652      	mov	r2, sl
 8003402:	4641      	mov	r1, r8
 8003404:	4638      	mov	r0, r7
 8003406:	47c8      	blx	r9
 8003408:	3001      	adds	r0, #1
 800340a:	d103      	bne.n	8003414 <_printf_common+0xac>
 800340c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003410:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003414:	3501      	adds	r5, #1
 8003416:	e7c6      	b.n	80033a6 <_printf_common+0x3e>
 8003418:	18e1      	adds	r1, r4, r3
 800341a:	1c5a      	adds	r2, r3, #1
 800341c:	2030      	movs	r0, #48	@ 0x30
 800341e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003422:	4422      	add	r2, r4
 8003424:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003428:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800342c:	3302      	adds	r3, #2
 800342e:	e7c7      	b.n	80033c0 <_printf_common+0x58>
 8003430:	2301      	movs	r3, #1
 8003432:	4622      	mov	r2, r4
 8003434:	4641      	mov	r1, r8
 8003436:	4638      	mov	r0, r7
 8003438:	47c8      	blx	r9
 800343a:	3001      	adds	r0, #1
 800343c:	d0e6      	beq.n	800340c <_printf_common+0xa4>
 800343e:	3601      	adds	r6, #1
 8003440:	e7d9      	b.n	80033f6 <_printf_common+0x8e>
	...

08003444 <_printf_i>:
 8003444:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003448:	7e0f      	ldrb	r7, [r1, #24]
 800344a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800344c:	2f78      	cmp	r7, #120	@ 0x78
 800344e:	4691      	mov	r9, r2
 8003450:	4680      	mov	r8, r0
 8003452:	460c      	mov	r4, r1
 8003454:	469a      	mov	sl, r3
 8003456:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800345a:	d807      	bhi.n	800346c <_printf_i+0x28>
 800345c:	2f62      	cmp	r7, #98	@ 0x62
 800345e:	d80a      	bhi.n	8003476 <_printf_i+0x32>
 8003460:	2f00      	cmp	r7, #0
 8003462:	f000 80d2 	beq.w	800360a <_printf_i+0x1c6>
 8003466:	2f58      	cmp	r7, #88	@ 0x58
 8003468:	f000 80b9 	beq.w	80035de <_printf_i+0x19a>
 800346c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003470:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003474:	e03a      	b.n	80034ec <_printf_i+0xa8>
 8003476:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800347a:	2b15      	cmp	r3, #21
 800347c:	d8f6      	bhi.n	800346c <_printf_i+0x28>
 800347e:	a101      	add	r1, pc, #4	@ (adr r1, 8003484 <_printf_i+0x40>)
 8003480:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003484:	080034dd 	.word	0x080034dd
 8003488:	080034f1 	.word	0x080034f1
 800348c:	0800346d 	.word	0x0800346d
 8003490:	0800346d 	.word	0x0800346d
 8003494:	0800346d 	.word	0x0800346d
 8003498:	0800346d 	.word	0x0800346d
 800349c:	080034f1 	.word	0x080034f1
 80034a0:	0800346d 	.word	0x0800346d
 80034a4:	0800346d 	.word	0x0800346d
 80034a8:	0800346d 	.word	0x0800346d
 80034ac:	0800346d 	.word	0x0800346d
 80034b0:	080035f1 	.word	0x080035f1
 80034b4:	0800351b 	.word	0x0800351b
 80034b8:	080035ab 	.word	0x080035ab
 80034bc:	0800346d 	.word	0x0800346d
 80034c0:	0800346d 	.word	0x0800346d
 80034c4:	08003613 	.word	0x08003613
 80034c8:	0800346d 	.word	0x0800346d
 80034cc:	0800351b 	.word	0x0800351b
 80034d0:	0800346d 	.word	0x0800346d
 80034d4:	0800346d 	.word	0x0800346d
 80034d8:	080035b3 	.word	0x080035b3
 80034dc:	6833      	ldr	r3, [r6, #0]
 80034de:	1d1a      	adds	r2, r3, #4
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	6032      	str	r2, [r6, #0]
 80034e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80034e8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80034ec:	2301      	movs	r3, #1
 80034ee:	e09d      	b.n	800362c <_printf_i+0x1e8>
 80034f0:	6833      	ldr	r3, [r6, #0]
 80034f2:	6820      	ldr	r0, [r4, #0]
 80034f4:	1d19      	adds	r1, r3, #4
 80034f6:	6031      	str	r1, [r6, #0]
 80034f8:	0606      	lsls	r6, r0, #24
 80034fa:	d501      	bpl.n	8003500 <_printf_i+0xbc>
 80034fc:	681d      	ldr	r5, [r3, #0]
 80034fe:	e003      	b.n	8003508 <_printf_i+0xc4>
 8003500:	0645      	lsls	r5, r0, #25
 8003502:	d5fb      	bpl.n	80034fc <_printf_i+0xb8>
 8003504:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003508:	2d00      	cmp	r5, #0
 800350a:	da03      	bge.n	8003514 <_printf_i+0xd0>
 800350c:	232d      	movs	r3, #45	@ 0x2d
 800350e:	426d      	negs	r5, r5
 8003510:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003514:	4859      	ldr	r0, [pc, #356]	@ (800367c <_printf_i+0x238>)
 8003516:	230a      	movs	r3, #10
 8003518:	e011      	b.n	800353e <_printf_i+0xfa>
 800351a:	6821      	ldr	r1, [r4, #0]
 800351c:	6833      	ldr	r3, [r6, #0]
 800351e:	0608      	lsls	r0, r1, #24
 8003520:	f853 5b04 	ldr.w	r5, [r3], #4
 8003524:	d402      	bmi.n	800352c <_printf_i+0xe8>
 8003526:	0649      	lsls	r1, r1, #25
 8003528:	bf48      	it	mi
 800352a:	b2ad      	uxthmi	r5, r5
 800352c:	2f6f      	cmp	r7, #111	@ 0x6f
 800352e:	4853      	ldr	r0, [pc, #332]	@ (800367c <_printf_i+0x238>)
 8003530:	6033      	str	r3, [r6, #0]
 8003532:	bf14      	ite	ne
 8003534:	230a      	movne	r3, #10
 8003536:	2308      	moveq	r3, #8
 8003538:	2100      	movs	r1, #0
 800353a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800353e:	6866      	ldr	r6, [r4, #4]
 8003540:	60a6      	str	r6, [r4, #8]
 8003542:	2e00      	cmp	r6, #0
 8003544:	bfa2      	ittt	ge
 8003546:	6821      	ldrge	r1, [r4, #0]
 8003548:	f021 0104 	bicge.w	r1, r1, #4
 800354c:	6021      	strge	r1, [r4, #0]
 800354e:	b90d      	cbnz	r5, 8003554 <_printf_i+0x110>
 8003550:	2e00      	cmp	r6, #0
 8003552:	d04b      	beq.n	80035ec <_printf_i+0x1a8>
 8003554:	4616      	mov	r6, r2
 8003556:	fbb5 f1f3 	udiv	r1, r5, r3
 800355a:	fb03 5711 	mls	r7, r3, r1, r5
 800355e:	5dc7      	ldrb	r7, [r0, r7]
 8003560:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003564:	462f      	mov	r7, r5
 8003566:	42bb      	cmp	r3, r7
 8003568:	460d      	mov	r5, r1
 800356a:	d9f4      	bls.n	8003556 <_printf_i+0x112>
 800356c:	2b08      	cmp	r3, #8
 800356e:	d10b      	bne.n	8003588 <_printf_i+0x144>
 8003570:	6823      	ldr	r3, [r4, #0]
 8003572:	07df      	lsls	r7, r3, #31
 8003574:	d508      	bpl.n	8003588 <_printf_i+0x144>
 8003576:	6923      	ldr	r3, [r4, #16]
 8003578:	6861      	ldr	r1, [r4, #4]
 800357a:	4299      	cmp	r1, r3
 800357c:	bfde      	ittt	le
 800357e:	2330      	movle	r3, #48	@ 0x30
 8003580:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003584:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8003588:	1b92      	subs	r2, r2, r6
 800358a:	6122      	str	r2, [r4, #16]
 800358c:	f8cd a000 	str.w	sl, [sp]
 8003590:	464b      	mov	r3, r9
 8003592:	aa03      	add	r2, sp, #12
 8003594:	4621      	mov	r1, r4
 8003596:	4640      	mov	r0, r8
 8003598:	f7ff fee6 	bl	8003368 <_printf_common>
 800359c:	3001      	adds	r0, #1
 800359e:	d14a      	bne.n	8003636 <_printf_i+0x1f2>
 80035a0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80035a4:	b004      	add	sp, #16
 80035a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035aa:	6823      	ldr	r3, [r4, #0]
 80035ac:	f043 0320 	orr.w	r3, r3, #32
 80035b0:	6023      	str	r3, [r4, #0]
 80035b2:	4833      	ldr	r0, [pc, #204]	@ (8003680 <_printf_i+0x23c>)
 80035b4:	2778      	movs	r7, #120	@ 0x78
 80035b6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80035ba:	6823      	ldr	r3, [r4, #0]
 80035bc:	6831      	ldr	r1, [r6, #0]
 80035be:	061f      	lsls	r7, r3, #24
 80035c0:	f851 5b04 	ldr.w	r5, [r1], #4
 80035c4:	d402      	bmi.n	80035cc <_printf_i+0x188>
 80035c6:	065f      	lsls	r7, r3, #25
 80035c8:	bf48      	it	mi
 80035ca:	b2ad      	uxthmi	r5, r5
 80035cc:	6031      	str	r1, [r6, #0]
 80035ce:	07d9      	lsls	r1, r3, #31
 80035d0:	bf44      	itt	mi
 80035d2:	f043 0320 	orrmi.w	r3, r3, #32
 80035d6:	6023      	strmi	r3, [r4, #0]
 80035d8:	b11d      	cbz	r5, 80035e2 <_printf_i+0x19e>
 80035da:	2310      	movs	r3, #16
 80035dc:	e7ac      	b.n	8003538 <_printf_i+0xf4>
 80035de:	4827      	ldr	r0, [pc, #156]	@ (800367c <_printf_i+0x238>)
 80035e0:	e7e9      	b.n	80035b6 <_printf_i+0x172>
 80035e2:	6823      	ldr	r3, [r4, #0]
 80035e4:	f023 0320 	bic.w	r3, r3, #32
 80035e8:	6023      	str	r3, [r4, #0]
 80035ea:	e7f6      	b.n	80035da <_printf_i+0x196>
 80035ec:	4616      	mov	r6, r2
 80035ee:	e7bd      	b.n	800356c <_printf_i+0x128>
 80035f0:	6833      	ldr	r3, [r6, #0]
 80035f2:	6825      	ldr	r5, [r4, #0]
 80035f4:	6961      	ldr	r1, [r4, #20]
 80035f6:	1d18      	adds	r0, r3, #4
 80035f8:	6030      	str	r0, [r6, #0]
 80035fa:	062e      	lsls	r6, r5, #24
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	d501      	bpl.n	8003604 <_printf_i+0x1c0>
 8003600:	6019      	str	r1, [r3, #0]
 8003602:	e002      	b.n	800360a <_printf_i+0x1c6>
 8003604:	0668      	lsls	r0, r5, #25
 8003606:	d5fb      	bpl.n	8003600 <_printf_i+0x1bc>
 8003608:	8019      	strh	r1, [r3, #0]
 800360a:	2300      	movs	r3, #0
 800360c:	6123      	str	r3, [r4, #16]
 800360e:	4616      	mov	r6, r2
 8003610:	e7bc      	b.n	800358c <_printf_i+0x148>
 8003612:	6833      	ldr	r3, [r6, #0]
 8003614:	1d1a      	adds	r2, r3, #4
 8003616:	6032      	str	r2, [r6, #0]
 8003618:	681e      	ldr	r6, [r3, #0]
 800361a:	6862      	ldr	r2, [r4, #4]
 800361c:	2100      	movs	r1, #0
 800361e:	4630      	mov	r0, r6
 8003620:	f7fc fdd6 	bl	80001d0 <memchr>
 8003624:	b108      	cbz	r0, 800362a <_printf_i+0x1e6>
 8003626:	1b80      	subs	r0, r0, r6
 8003628:	6060      	str	r0, [r4, #4]
 800362a:	6863      	ldr	r3, [r4, #4]
 800362c:	6123      	str	r3, [r4, #16]
 800362e:	2300      	movs	r3, #0
 8003630:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003634:	e7aa      	b.n	800358c <_printf_i+0x148>
 8003636:	6923      	ldr	r3, [r4, #16]
 8003638:	4632      	mov	r2, r6
 800363a:	4649      	mov	r1, r9
 800363c:	4640      	mov	r0, r8
 800363e:	47d0      	blx	sl
 8003640:	3001      	adds	r0, #1
 8003642:	d0ad      	beq.n	80035a0 <_printf_i+0x15c>
 8003644:	6823      	ldr	r3, [r4, #0]
 8003646:	079b      	lsls	r3, r3, #30
 8003648:	d413      	bmi.n	8003672 <_printf_i+0x22e>
 800364a:	68e0      	ldr	r0, [r4, #12]
 800364c:	9b03      	ldr	r3, [sp, #12]
 800364e:	4298      	cmp	r0, r3
 8003650:	bfb8      	it	lt
 8003652:	4618      	movlt	r0, r3
 8003654:	e7a6      	b.n	80035a4 <_printf_i+0x160>
 8003656:	2301      	movs	r3, #1
 8003658:	4632      	mov	r2, r6
 800365a:	4649      	mov	r1, r9
 800365c:	4640      	mov	r0, r8
 800365e:	47d0      	blx	sl
 8003660:	3001      	adds	r0, #1
 8003662:	d09d      	beq.n	80035a0 <_printf_i+0x15c>
 8003664:	3501      	adds	r5, #1
 8003666:	68e3      	ldr	r3, [r4, #12]
 8003668:	9903      	ldr	r1, [sp, #12]
 800366a:	1a5b      	subs	r3, r3, r1
 800366c:	42ab      	cmp	r3, r5
 800366e:	dcf2      	bgt.n	8003656 <_printf_i+0x212>
 8003670:	e7eb      	b.n	800364a <_printf_i+0x206>
 8003672:	2500      	movs	r5, #0
 8003674:	f104 0619 	add.w	r6, r4, #25
 8003678:	e7f5      	b.n	8003666 <_printf_i+0x222>
 800367a:	bf00      	nop
 800367c:	08004a01 	.word	0x08004a01
 8003680:	08004a12 	.word	0x08004a12

08003684 <__sflush_r>:
 8003684:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003688:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800368c:	0716      	lsls	r6, r2, #28
 800368e:	4605      	mov	r5, r0
 8003690:	460c      	mov	r4, r1
 8003692:	d454      	bmi.n	800373e <__sflush_r+0xba>
 8003694:	684b      	ldr	r3, [r1, #4]
 8003696:	2b00      	cmp	r3, #0
 8003698:	dc02      	bgt.n	80036a0 <__sflush_r+0x1c>
 800369a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800369c:	2b00      	cmp	r3, #0
 800369e:	dd48      	ble.n	8003732 <__sflush_r+0xae>
 80036a0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80036a2:	2e00      	cmp	r6, #0
 80036a4:	d045      	beq.n	8003732 <__sflush_r+0xae>
 80036a6:	2300      	movs	r3, #0
 80036a8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80036ac:	682f      	ldr	r7, [r5, #0]
 80036ae:	6a21      	ldr	r1, [r4, #32]
 80036b0:	602b      	str	r3, [r5, #0]
 80036b2:	d030      	beq.n	8003716 <__sflush_r+0x92>
 80036b4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80036b6:	89a3      	ldrh	r3, [r4, #12]
 80036b8:	0759      	lsls	r1, r3, #29
 80036ba:	d505      	bpl.n	80036c8 <__sflush_r+0x44>
 80036bc:	6863      	ldr	r3, [r4, #4]
 80036be:	1ad2      	subs	r2, r2, r3
 80036c0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80036c2:	b10b      	cbz	r3, 80036c8 <__sflush_r+0x44>
 80036c4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80036c6:	1ad2      	subs	r2, r2, r3
 80036c8:	2300      	movs	r3, #0
 80036ca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80036cc:	6a21      	ldr	r1, [r4, #32]
 80036ce:	4628      	mov	r0, r5
 80036d0:	47b0      	blx	r6
 80036d2:	1c43      	adds	r3, r0, #1
 80036d4:	89a3      	ldrh	r3, [r4, #12]
 80036d6:	d106      	bne.n	80036e6 <__sflush_r+0x62>
 80036d8:	6829      	ldr	r1, [r5, #0]
 80036da:	291d      	cmp	r1, #29
 80036dc:	d82b      	bhi.n	8003736 <__sflush_r+0xb2>
 80036de:	4a2a      	ldr	r2, [pc, #168]	@ (8003788 <__sflush_r+0x104>)
 80036e0:	410a      	asrs	r2, r1
 80036e2:	07d6      	lsls	r6, r2, #31
 80036e4:	d427      	bmi.n	8003736 <__sflush_r+0xb2>
 80036e6:	2200      	movs	r2, #0
 80036e8:	6062      	str	r2, [r4, #4]
 80036ea:	04d9      	lsls	r1, r3, #19
 80036ec:	6922      	ldr	r2, [r4, #16]
 80036ee:	6022      	str	r2, [r4, #0]
 80036f0:	d504      	bpl.n	80036fc <__sflush_r+0x78>
 80036f2:	1c42      	adds	r2, r0, #1
 80036f4:	d101      	bne.n	80036fa <__sflush_r+0x76>
 80036f6:	682b      	ldr	r3, [r5, #0]
 80036f8:	b903      	cbnz	r3, 80036fc <__sflush_r+0x78>
 80036fa:	6560      	str	r0, [r4, #84]	@ 0x54
 80036fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80036fe:	602f      	str	r7, [r5, #0]
 8003700:	b1b9      	cbz	r1, 8003732 <__sflush_r+0xae>
 8003702:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003706:	4299      	cmp	r1, r3
 8003708:	d002      	beq.n	8003710 <__sflush_r+0x8c>
 800370a:	4628      	mov	r0, r5
 800370c:	f7ff fbf2 	bl	8002ef4 <_free_r>
 8003710:	2300      	movs	r3, #0
 8003712:	6363      	str	r3, [r4, #52]	@ 0x34
 8003714:	e00d      	b.n	8003732 <__sflush_r+0xae>
 8003716:	2301      	movs	r3, #1
 8003718:	4628      	mov	r0, r5
 800371a:	47b0      	blx	r6
 800371c:	4602      	mov	r2, r0
 800371e:	1c50      	adds	r0, r2, #1
 8003720:	d1c9      	bne.n	80036b6 <__sflush_r+0x32>
 8003722:	682b      	ldr	r3, [r5, #0]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d0c6      	beq.n	80036b6 <__sflush_r+0x32>
 8003728:	2b1d      	cmp	r3, #29
 800372a:	d001      	beq.n	8003730 <__sflush_r+0xac>
 800372c:	2b16      	cmp	r3, #22
 800372e:	d11e      	bne.n	800376e <__sflush_r+0xea>
 8003730:	602f      	str	r7, [r5, #0]
 8003732:	2000      	movs	r0, #0
 8003734:	e022      	b.n	800377c <__sflush_r+0xf8>
 8003736:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800373a:	b21b      	sxth	r3, r3
 800373c:	e01b      	b.n	8003776 <__sflush_r+0xf2>
 800373e:	690f      	ldr	r7, [r1, #16]
 8003740:	2f00      	cmp	r7, #0
 8003742:	d0f6      	beq.n	8003732 <__sflush_r+0xae>
 8003744:	0793      	lsls	r3, r2, #30
 8003746:	680e      	ldr	r6, [r1, #0]
 8003748:	bf08      	it	eq
 800374a:	694b      	ldreq	r3, [r1, #20]
 800374c:	600f      	str	r7, [r1, #0]
 800374e:	bf18      	it	ne
 8003750:	2300      	movne	r3, #0
 8003752:	eba6 0807 	sub.w	r8, r6, r7
 8003756:	608b      	str	r3, [r1, #8]
 8003758:	f1b8 0f00 	cmp.w	r8, #0
 800375c:	dde9      	ble.n	8003732 <__sflush_r+0xae>
 800375e:	6a21      	ldr	r1, [r4, #32]
 8003760:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003762:	4643      	mov	r3, r8
 8003764:	463a      	mov	r2, r7
 8003766:	4628      	mov	r0, r5
 8003768:	47b0      	blx	r6
 800376a:	2800      	cmp	r0, #0
 800376c:	dc08      	bgt.n	8003780 <__sflush_r+0xfc>
 800376e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003772:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003776:	81a3      	strh	r3, [r4, #12]
 8003778:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800377c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003780:	4407      	add	r7, r0
 8003782:	eba8 0800 	sub.w	r8, r8, r0
 8003786:	e7e7      	b.n	8003758 <__sflush_r+0xd4>
 8003788:	dfbffffe 	.word	0xdfbffffe

0800378c <_fflush_r>:
 800378c:	b538      	push	{r3, r4, r5, lr}
 800378e:	690b      	ldr	r3, [r1, #16]
 8003790:	4605      	mov	r5, r0
 8003792:	460c      	mov	r4, r1
 8003794:	b913      	cbnz	r3, 800379c <_fflush_r+0x10>
 8003796:	2500      	movs	r5, #0
 8003798:	4628      	mov	r0, r5
 800379a:	bd38      	pop	{r3, r4, r5, pc}
 800379c:	b118      	cbz	r0, 80037a6 <_fflush_r+0x1a>
 800379e:	6a03      	ldr	r3, [r0, #32]
 80037a0:	b90b      	cbnz	r3, 80037a6 <_fflush_r+0x1a>
 80037a2:	f7ff f9ad 	bl	8002b00 <__sinit>
 80037a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d0f3      	beq.n	8003796 <_fflush_r+0xa>
 80037ae:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80037b0:	07d0      	lsls	r0, r2, #31
 80037b2:	d404      	bmi.n	80037be <_fflush_r+0x32>
 80037b4:	0599      	lsls	r1, r3, #22
 80037b6:	d402      	bmi.n	80037be <_fflush_r+0x32>
 80037b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80037ba:	f7ff fb98 	bl	8002eee <__retarget_lock_acquire_recursive>
 80037be:	4628      	mov	r0, r5
 80037c0:	4621      	mov	r1, r4
 80037c2:	f7ff ff5f 	bl	8003684 <__sflush_r>
 80037c6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80037c8:	07da      	lsls	r2, r3, #31
 80037ca:	4605      	mov	r5, r0
 80037cc:	d4e4      	bmi.n	8003798 <_fflush_r+0xc>
 80037ce:	89a3      	ldrh	r3, [r4, #12]
 80037d0:	059b      	lsls	r3, r3, #22
 80037d2:	d4e1      	bmi.n	8003798 <_fflush_r+0xc>
 80037d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80037d6:	f7ff fb8b 	bl	8002ef0 <__retarget_lock_release_recursive>
 80037da:	e7dd      	b.n	8003798 <_fflush_r+0xc>

080037dc <__swhatbuf_r>:
 80037dc:	b570      	push	{r4, r5, r6, lr}
 80037de:	460c      	mov	r4, r1
 80037e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80037e4:	2900      	cmp	r1, #0
 80037e6:	b096      	sub	sp, #88	@ 0x58
 80037e8:	4615      	mov	r5, r2
 80037ea:	461e      	mov	r6, r3
 80037ec:	da0d      	bge.n	800380a <__swhatbuf_r+0x2e>
 80037ee:	89a3      	ldrh	r3, [r4, #12]
 80037f0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80037f4:	f04f 0100 	mov.w	r1, #0
 80037f8:	bf14      	ite	ne
 80037fa:	2340      	movne	r3, #64	@ 0x40
 80037fc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003800:	2000      	movs	r0, #0
 8003802:	6031      	str	r1, [r6, #0]
 8003804:	602b      	str	r3, [r5, #0]
 8003806:	b016      	add	sp, #88	@ 0x58
 8003808:	bd70      	pop	{r4, r5, r6, pc}
 800380a:	466a      	mov	r2, sp
 800380c:	f000 f848 	bl	80038a0 <_fstat_r>
 8003810:	2800      	cmp	r0, #0
 8003812:	dbec      	blt.n	80037ee <__swhatbuf_r+0x12>
 8003814:	9901      	ldr	r1, [sp, #4]
 8003816:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800381a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800381e:	4259      	negs	r1, r3
 8003820:	4159      	adcs	r1, r3
 8003822:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003826:	e7eb      	b.n	8003800 <__swhatbuf_r+0x24>

08003828 <__smakebuf_r>:
 8003828:	898b      	ldrh	r3, [r1, #12]
 800382a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800382c:	079d      	lsls	r5, r3, #30
 800382e:	4606      	mov	r6, r0
 8003830:	460c      	mov	r4, r1
 8003832:	d507      	bpl.n	8003844 <__smakebuf_r+0x1c>
 8003834:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003838:	6023      	str	r3, [r4, #0]
 800383a:	6123      	str	r3, [r4, #16]
 800383c:	2301      	movs	r3, #1
 800383e:	6163      	str	r3, [r4, #20]
 8003840:	b003      	add	sp, #12
 8003842:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003844:	ab01      	add	r3, sp, #4
 8003846:	466a      	mov	r2, sp
 8003848:	f7ff ffc8 	bl	80037dc <__swhatbuf_r>
 800384c:	9f00      	ldr	r7, [sp, #0]
 800384e:	4605      	mov	r5, r0
 8003850:	4639      	mov	r1, r7
 8003852:	4630      	mov	r0, r6
 8003854:	f7ff fbba 	bl	8002fcc <_malloc_r>
 8003858:	b948      	cbnz	r0, 800386e <__smakebuf_r+0x46>
 800385a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800385e:	059a      	lsls	r2, r3, #22
 8003860:	d4ee      	bmi.n	8003840 <__smakebuf_r+0x18>
 8003862:	f023 0303 	bic.w	r3, r3, #3
 8003866:	f043 0302 	orr.w	r3, r3, #2
 800386a:	81a3      	strh	r3, [r4, #12]
 800386c:	e7e2      	b.n	8003834 <__smakebuf_r+0xc>
 800386e:	89a3      	ldrh	r3, [r4, #12]
 8003870:	6020      	str	r0, [r4, #0]
 8003872:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003876:	81a3      	strh	r3, [r4, #12]
 8003878:	9b01      	ldr	r3, [sp, #4]
 800387a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800387e:	b15b      	cbz	r3, 8003898 <__smakebuf_r+0x70>
 8003880:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003884:	4630      	mov	r0, r6
 8003886:	f000 f81d 	bl	80038c4 <_isatty_r>
 800388a:	b128      	cbz	r0, 8003898 <__smakebuf_r+0x70>
 800388c:	89a3      	ldrh	r3, [r4, #12]
 800388e:	f023 0303 	bic.w	r3, r3, #3
 8003892:	f043 0301 	orr.w	r3, r3, #1
 8003896:	81a3      	strh	r3, [r4, #12]
 8003898:	89a3      	ldrh	r3, [r4, #12]
 800389a:	431d      	orrs	r5, r3
 800389c:	81a5      	strh	r5, [r4, #12]
 800389e:	e7cf      	b.n	8003840 <__smakebuf_r+0x18>

080038a0 <_fstat_r>:
 80038a0:	b538      	push	{r3, r4, r5, lr}
 80038a2:	4d07      	ldr	r5, [pc, #28]	@ (80038c0 <_fstat_r+0x20>)
 80038a4:	2300      	movs	r3, #0
 80038a6:	4604      	mov	r4, r0
 80038a8:	4608      	mov	r0, r1
 80038aa:	4611      	mov	r1, r2
 80038ac:	602b      	str	r3, [r5, #0]
 80038ae:	f7fd fde5 	bl	800147c <_fstat>
 80038b2:	1c43      	adds	r3, r0, #1
 80038b4:	d102      	bne.n	80038bc <_fstat_r+0x1c>
 80038b6:	682b      	ldr	r3, [r5, #0]
 80038b8:	b103      	cbz	r3, 80038bc <_fstat_r+0x1c>
 80038ba:	6023      	str	r3, [r4, #0]
 80038bc:	bd38      	pop	{r3, r4, r5, pc}
 80038be:	bf00      	nop
 80038c0:	2000028c 	.word	0x2000028c

080038c4 <_isatty_r>:
 80038c4:	b538      	push	{r3, r4, r5, lr}
 80038c6:	4d06      	ldr	r5, [pc, #24]	@ (80038e0 <_isatty_r+0x1c>)
 80038c8:	2300      	movs	r3, #0
 80038ca:	4604      	mov	r4, r0
 80038cc:	4608      	mov	r0, r1
 80038ce:	602b      	str	r3, [r5, #0]
 80038d0:	f7fd fdda 	bl	8001488 <_isatty>
 80038d4:	1c43      	adds	r3, r0, #1
 80038d6:	d102      	bne.n	80038de <_isatty_r+0x1a>
 80038d8:	682b      	ldr	r3, [r5, #0]
 80038da:	b103      	cbz	r3, 80038de <_isatty_r+0x1a>
 80038dc:	6023      	str	r3, [r4, #0]
 80038de:	bd38      	pop	{r3, r4, r5, pc}
 80038e0:	2000028c 	.word	0x2000028c

080038e4 <_sbrk_r>:
 80038e4:	b538      	push	{r3, r4, r5, lr}
 80038e6:	4d06      	ldr	r5, [pc, #24]	@ (8003900 <_sbrk_r+0x1c>)
 80038e8:	2300      	movs	r3, #0
 80038ea:	4604      	mov	r4, r0
 80038ec:	4608      	mov	r0, r1
 80038ee:	602b      	str	r3, [r5, #0]
 80038f0:	f7fd fdce 	bl	8001490 <_sbrk>
 80038f4:	1c43      	adds	r3, r0, #1
 80038f6:	d102      	bne.n	80038fe <_sbrk_r+0x1a>
 80038f8:	682b      	ldr	r3, [r5, #0]
 80038fa:	b103      	cbz	r3, 80038fe <_sbrk_r+0x1a>
 80038fc:	6023      	str	r3, [r4, #0]
 80038fe:	bd38      	pop	{r3, r4, r5, pc}
 8003900:	2000028c 	.word	0x2000028c
 8003904:	00000000 	.word	0x00000000

08003908 <sin>:
 8003908:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800390a:	ec53 2b10 	vmov	r2, r3, d0
 800390e:	4826      	ldr	r0, [pc, #152]	@ (80039a8 <sin+0xa0>)
 8003910:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8003914:	4281      	cmp	r1, r0
 8003916:	d807      	bhi.n	8003928 <sin+0x20>
 8003918:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 80039a0 <sin+0x98>
 800391c:	2000      	movs	r0, #0
 800391e:	b005      	add	sp, #20
 8003920:	f85d eb04 	ldr.w	lr, [sp], #4
 8003924:	f000 b90c 	b.w	8003b40 <__kernel_sin>
 8003928:	4820      	ldr	r0, [pc, #128]	@ (80039ac <sin+0xa4>)
 800392a:	4281      	cmp	r1, r0
 800392c:	d908      	bls.n	8003940 <sin+0x38>
 800392e:	4610      	mov	r0, r2
 8003930:	4619      	mov	r1, r3
 8003932:	f7fc fdcb 	bl	80004cc <__aeabi_dsub>
 8003936:	ec41 0b10 	vmov	d0, r0, r1
 800393a:	b005      	add	sp, #20
 800393c:	f85d fb04 	ldr.w	pc, [sp], #4
 8003940:	4668      	mov	r0, sp
 8003942:	f000 f9b9 	bl	8003cb8 <__ieee754_rem_pio2>
 8003946:	f000 0003 	and.w	r0, r0, #3
 800394a:	2801      	cmp	r0, #1
 800394c:	d00c      	beq.n	8003968 <sin+0x60>
 800394e:	2802      	cmp	r0, #2
 8003950:	d011      	beq.n	8003976 <sin+0x6e>
 8003952:	b9e8      	cbnz	r0, 8003990 <sin+0x88>
 8003954:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003958:	ed9d 0b00 	vldr	d0, [sp]
 800395c:	2001      	movs	r0, #1
 800395e:	f000 f8ef 	bl	8003b40 <__kernel_sin>
 8003962:	ec51 0b10 	vmov	r0, r1, d0
 8003966:	e7e6      	b.n	8003936 <sin+0x2e>
 8003968:	ed9d 1b02 	vldr	d1, [sp, #8]
 800396c:	ed9d 0b00 	vldr	d0, [sp]
 8003970:	f000 f81e 	bl	80039b0 <__kernel_cos>
 8003974:	e7f5      	b.n	8003962 <sin+0x5a>
 8003976:	ed9d 1b02 	vldr	d1, [sp, #8]
 800397a:	ed9d 0b00 	vldr	d0, [sp]
 800397e:	2001      	movs	r0, #1
 8003980:	f000 f8de 	bl	8003b40 <__kernel_sin>
 8003984:	ec53 2b10 	vmov	r2, r3, d0
 8003988:	4610      	mov	r0, r2
 800398a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800398e:	e7d2      	b.n	8003936 <sin+0x2e>
 8003990:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003994:	ed9d 0b00 	vldr	d0, [sp]
 8003998:	f000 f80a 	bl	80039b0 <__kernel_cos>
 800399c:	e7f2      	b.n	8003984 <sin+0x7c>
 800399e:	bf00      	nop
	...
 80039a8:	3fe921fb 	.word	0x3fe921fb
 80039ac:	7fefffff 	.word	0x7fefffff

080039b0 <__kernel_cos>:
 80039b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80039b4:	ec57 6b10 	vmov	r6, r7, d0
 80039b8:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 80039bc:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 80039c0:	ed8d 1b00 	vstr	d1, [sp]
 80039c4:	d206      	bcs.n	80039d4 <__kernel_cos+0x24>
 80039c6:	4630      	mov	r0, r6
 80039c8:	4639      	mov	r1, r7
 80039ca:	f7fc ffbf 	bl	800094c <__aeabi_d2iz>
 80039ce:	2800      	cmp	r0, #0
 80039d0:	f000 8088 	beq.w	8003ae4 <__kernel_cos+0x134>
 80039d4:	4632      	mov	r2, r6
 80039d6:	463b      	mov	r3, r7
 80039d8:	4630      	mov	r0, r6
 80039da:	4639      	mov	r1, r7
 80039dc:	f7fc fc48 	bl	8000270 <__aeabi_dmul>
 80039e0:	4b51      	ldr	r3, [pc, #324]	@ (8003b28 <__kernel_cos+0x178>)
 80039e2:	2200      	movs	r2, #0
 80039e4:	4604      	mov	r4, r0
 80039e6:	460d      	mov	r5, r1
 80039e8:	f7fc fc42 	bl	8000270 <__aeabi_dmul>
 80039ec:	a340      	add	r3, pc, #256	@ (adr r3, 8003af0 <__kernel_cos+0x140>)
 80039ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039f2:	4682      	mov	sl, r0
 80039f4:	468b      	mov	fp, r1
 80039f6:	4620      	mov	r0, r4
 80039f8:	4629      	mov	r1, r5
 80039fa:	f7fc fc39 	bl	8000270 <__aeabi_dmul>
 80039fe:	a33e      	add	r3, pc, #248	@ (adr r3, 8003af8 <__kernel_cos+0x148>)
 8003a00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a04:	f7fc fd64 	bl	80004d0 <__adddf3>
 8003a08:	4622      	mov	r2, r4
 8003a0a:	462b      	mov	r3, r5
 8003a0c:	f7fc fc30 	bl	8000270 <__aeabi_dmul>
 8003a10:	a33b      	add	r3, pc, #236	@ (adr r3, 8003b00 <__kernel_cos+0x150>)
 8003a12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a16:	f7fc fd59 	bl	80004cc <__aeabi_dsub>
 8003a1a:	4622      	mov	r2, r4
 8003a1c:	462b      	mov	r3, r5
 8003a1e:	f7fc fc27 	bl	8000270 <__aeabi_dmul>
 8003a22:	a339      	add	r3, pc, #228	@ (adr r3, 8003b08 <__kernel_cos+0x158>)
 8003a24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a28:	f7fc fd52 	bl	80004d0 <__adddf3>
 8003a2c:	4622      	mov	r2, r4
 8003a2e:	462b      	mov	r3, r5
 8003a30:	f7fc fc1e 	bl	8000270 <__aeabi_dmul>
 8003a34:	a336      	add	r3, pc, #216	@ (adr r3, 8003b10 <__kernel_cos+0x160>)
 8003a36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a3a:	f7fc fd47 	bl	80004cc <__aeabi_dsub>
 8003a3e:	4622      	mov	r2, r4
 8003a40:	462b      	mov	r3, r5
 8003a42:	f7fc fc15 	bl	8000270 <__aeabi_dmul>
 8003a46:	a334      	add	r3, pc, #208	@ (adr r3, 8003b18 <__kernel_cos+0x168>)
 8003a48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a4c:	f7fc fd40 	bl	80004d0 <__adddf3>
 8003a50:	4622      	mov	r2, r4
 8003a52:	462b      	mov	r3, r5
 8003a54:	f7fc fc0c 	bl	8000270 <__aeabi_dmul>
 8003a58:	4622      	mov	r2, r4
 8003a5a:	462b      	mov	r3, r5
 8003a5c:	f7fc fc08 	bl	8000270 <__aeabi_dmul>
 8003a60:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003a64:	4604      	mov	r4, r0
 8003a66:	460d      	mov	r5, r1
 8003a68:	4630      	mov	r0, r6
 8003a6a:	4639      	mov	r1, r7
 8003a6c:	f7fc fc00 	bl	8000270 <__aeabi_dmul>
 8003a70:	460b      	mov	r3, r1
 8003a72:	4602      	mov	r2, r0
 8003a74:	4629      	mov	r1, r5
 8003a76:	4620      	mov	r0, r4
 8003a78:	f7fc fd28 	bl	80004cc <__aeabi_dsub>
 8003a7c:	4b2b      	ldr	r3, [pc, #172]	@ (8003b2c <__kernel_cos+0x17c>)
 8003a7e:	4598      	cmp	r8, r3
 8003a80:	4606      	mov	r6, r0
 8003a82:	460f      	mov	r7, r1
 8003a84:	d810      	bhi.n	8003aa8 <__kernel_cos+0xf8>
 8003a86:	4602      	mov	r2, r0
 8003a88:	460b      	mov	r3, r1
 8003a8a:	4650      	mov	r0, sl
 8003a8c:	4659      	mov	r1, fp
 8003a8e:	f7fc fd1d 	bl	80004cc <__aeabi_dsub>
 8003a92:	460b      	mov	r3, r1
 8003a94:	4926      	ldr	r1, [pc, #152]	@ (8003b30 <__kernel_cos+0x180>)
 8003a96:	4602      	mov	r2, r0
 8003a98:	2000      	movs	r0, #0
 8003a9a:	f7fc fd17 	bl	80004cc <__aeabi_dsub>
 8003a9e:	ec41 0b10 	vmov	d0, r0, r1
 8003aa2:	b003      	add	sp, #12
 8003aa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003aa8:	4b22      	ldr	r3, [pc, #136]	@ (8003b34 <__kernel_cos+0x184>)
 8003aaa:	4921      	ldr	r1, [pc, #132]	@ (8003b30 <__kernel_cos+0x180>)
 8003aac:	4598      	cmp	r8, r3
 8003aae:	bf8c      	ite	hi
 8003ab0:	4d21      	ldrhi	r5, [pc, #132]	@ (8003b38 <__kernel_cos+0x188>)
 8003ab2:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 8003ab6:	2400      	movs	r4, #0
 8003ab8:	4622      	mov	r2, r4
 8003aba:	462b      	mov	r3, r5
 8003abc:	2000      	movs	r0, #0
 8003abe:	f7fc fd05 	bl	80004cc <__aeabi_dsub>
 8003ac2:	4622      	mov	r2, r4
 8003ac4:	4680      	mov	r8, r0
 8003ac6:	4689      	mov	r9, r1
 8003ac8:	462b      	mov	r3, r5
 8003aca:	4650      	mov	r0, sl
 8003acc:	4659      	mov	r1, fp
 8003ace:	f7fc fcfd 	bl	80004cc <__aeabi_dsub>
 8003ad2:	4632      	mov	r2, r6
 8003ad4:	463b      	mov	r3, r7
 8003ad6:	f7fc fcf9 	bl	80004cc <__aeabi_dsub>
 8003ada:	4602      	mov	r2, r0
 8003adc:	460b      	mov	r3, r1
 8003ade:	4640      	mov	r0, r8
 8003ae0:	4649      	mov	r1, r9
 8003ae2:	e7da      	b.n	8003a9a <__kernel_cos+0xea>
 8003ae4:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 8003b20 <__kernel_cos+0x170>
 8003ae8:	e7db      	b.n	8003aa2 <__kernel_cos+0xf2>
 8003aea:	bf00      	nop
 8003aec:	f3af 8000 	nop.w
 8003af0:	be8838d4 	.word	0xbe8838d4
 8003af4:	bda8fae9 	.word	0xbda8fae9
 8003af8:	bdb4b1c4 	.word	0xbdb4b1c4
 8003afc:	3e21ee9e 	.word	0x3e21ee9e
 8003b00:	809c52ad 	.word	0x809c52ad
 8003b04:	3e927e4f 	.word	0x3e927e4f
 8003b08:	19cb1590 	.word	0x19cb1590
 8003b0c:	3efa01a0 	.word	0x3efa01a0
 8003b10:	16c15177 	.word	0x16c15177
 8003b14:	3f56c16c 	.word	0x3f56c16c
 8003b18:	5555554c 	.word	0x5555554c
 8003b1c:	3fa55555 	.word	0x3fa55555
 8003b20:	00000000 	.word	0x00000000
 8003b24:	3ff00000 	.word	0x3ff00000
 8003b28:	3fe00000 	.word	0x3fe00000
 8003b2c:	3fd33332 	.word	0x3fd33332
 8003b30:	3ff00000 	.word	0x3ff00000
 8003b34:	3fe90000 	.word	0x3fe90000
 8003b38:	3fd20000 	.word	0x3fd20000
 8003b3c:	00000000 	.word	0x00000000

08003b40 <__kernel_sin>:
 8003b40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b44:	ec55 4b10 	vmov	r4, r5, d0
 8003b48:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8003b4c:	b085      	sub	sp, #20
 8003b4e:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8003b52:	ed8d 1b02 	vstr	d1, [sp, #8]
 8003b56:	4680      	mov	r8, r0
 8003b58:	d205      	bcs.n	8003b66 <__kernel_sin+0x26>
 8003b5a:	4620      	mov	r0, r4
 8003b5c:	4629      	mov	r1, r5
 8003b5e:	f7fc fef5 	bl	800094c <__aeabi_d2iz>
 8003b62:	2800      	cmp	r0, #0
 8003b64:	d052      	beq.n	8003c0c <__kernel_sin+0xcc>
 8003b66:	4622      	mov	r2, r4
 8003b68:	462b      	mov	r3, r5
 8003b6a:	4620      	mov	r0, r4
 8003b6c:	4629      	mov	r1, r5
 8003b6e:	f7fc fb7f 	bl	8000270 <__aeabi_dmul>
 8003b72:	4682      	mov	sl, r0
 8003b74:	468b      	mov	fp, r1
 8003b76:	4602      	mov	r2, r0
 8003b78:	460b      	mov	r3, r1
 8003b7a:	4620      	mov	r0, r4
 8003b7c:	4629      	mov	r1, r5
 8003b7e:	f7fc fb77 	bl	8000270 <__aeabi_dmul>
 8003b82:	a342      	add	r3, pc, #264	@ (adr r3, 8003c8c <__kernel_sin+0x14c>)
 8003b84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b88:	e9cd 0100 	strd	r0, r1, [sp]
 8003b8c:	4650      	mov	r0, sl
 8003b8e:	4659      	mov	r1, fp
 8003b90:	f7fc fb6e 	bl	8000270 <__aeabi_dmul>
 8003b94:	a33f      	add	r3, pc, #252	@ (adr r3, 8003c94 <__kernel_sin+0x154>)
 8003b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b9a:	f7fc fc97 	bl	80004cc <__aeabi_dsub>
 8003b9e:	4652      	mov	r2, sl
 8003ba0:	465b      	mov	r3, fp
 8003ba2:	f7fc fb65 	bl	8000270 <__aeabi_dmul>
 8003ba6:	a33d      	add	r3, pc, #244	@ (adr r3, 8003c9c <__kernel_sin+0x15c>)
 8003ba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bac:	f7fc fc90 	bl	80004d0 <__adddf3>
 8003bb0:	4652      	mov	r2, sl
 8003bb2:	465b      	mov	r3, fp
 8003bb4:	f7fc fb5c 	bl	8000270 <__aeabi_dmul>
 8003bb8:	a33a      	add	r3, pc, #232	@ (adr r3, 8003ca4 <__kernel_sin+0x164>)
 8003bba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bbe:	f7fc fc85 	bl	80004cc <__aeabi_dsub>
 8003bc2:	4652      	mov	r2, sl
 8003bc4:	465b      	mov	r3, fp
 8003bc6:	f7fc fb53 	bl	8000270 <__aeabi_dmul>
 8003bca:	a338      	add	r3, pc, #224	@ (adr r3, 8003cac <__kernel_sin+0x16c>)
 8003bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bd0:	f7fc fc7e 	bl	80004d0 <__adddf3>
 8003bd4:	4606      	mov	r6, r0
 8003bd6:	460f      	mov	r7, r1
 8003bd8:	f1b8 0f00 	cmp.w	r8, #0
 8003bdc:	d11b      	bne.n	8003c16 <__kernel_sin+0xd6>
 8003bde:	4602      	mov	r2, r0
 8003be0:	460b      	mov	r3, r1
 8003be2:	4650      	mov	r0, sl
 8003be4:	4659      	mov	r1, fp
 8003be6:	f7fc fb43 	bl	8000270 <__aeabi_dmul>
 8003bea:	a325      	add	r3, pc, #148	@ (adr r3, 8003c80 <__kernel_sin+0x140>)
 8003bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bf0:	f7fc fc6c 	bl	80004cc <__aeabi_dsub>
 8003bf4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003bf8:	f7fc fb3a 	bl	8000270 <__aeabi_dmul>
 8003bfc:	4602      	mov	r2, r0
 8003bfe:	460b      	mov	r3, r1
 8003c00:	4620      	mov	r0, r4
 8003c02:	4629      	mov	r1, r5
 8003c04:	f7fc fc64 	bl	80004d0 <__adddf3>
 8003c08:	4604      	mov	r4, r0
 8003c0a:	460d      	mov	r5, r1
 8003c0c:	ec45 4b10 	vmov	d0, r4, r5
 8003c10:	b005      	add	sp, #20
 8003c12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c16:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003c1a:	4b1b      	ldr	r3, [pc, #108]	@ (8003c88 <__kernel_sin+0x148>)
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	f7fc fb27 	bl	8000270 <__aeabi_dmul>
 8003c22:	4632      	mov	r2, r6
 8003c24:	4680      	mov	r8, r0
 8003c26:	4689      	mov	r9, r1
 8003c28:	463b      	mov	r3, r7
 8003c2a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003c2e:	f7fc fb1f 	bl	8000270 <__aeabi_dmul>
 8003c32:	4602      	mov	r2, r0
 8003c34:	460b      	mov	r3, r1
 8003c36:	4640      	mov	r0, r8
 8003c38:	4649      	mov	r1, r9
 8003c3a:	f7fc fc47 	bl	80004cc <__aeabi_dsub>
 8003c3e:	4652      	mov	r2, sl
 8003c40:	465b      	mov	r3, fp
 8003c42:	f7fc fb15 	bl	8000270 <__aeabi_dmul>
 8003c46:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003c4a:	f7fc fc3f 	bl	80004cc <__aeabi_dsub>
 8003c4e:	a30c      	add	r3, pc, #48	@ (adr r3, 8003c80 <__kernel_sin+0x140>)
 8003c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c54:	4606      	mov	r6, r0
 8003c56:	460f      	mov	r7, r1
 8003c58:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003c5c:	f7fc fb08 	bl	8000270 <__aeabi_dmul>
 8003c60:	4602      	mov	r2, r0
 8003c62:	460b      	mov	r3, r1
 8003c64:	4630      	mov	r0, r6
 8003c66:	4639      	mov	r1, r7
 8003c68:	f7fc fc32 	bl	80004d0 <__adddf3>
 8003c6c:	4602      	mov	r2, r0
 8003c6e:	460b      	mov	r3, r1
 8003c70:	4620      	mov	r0, r4
 8003c72:	4629      	mov	r1, r5
 8003c74:	f7fc fc2a 	bl	80004cc <__aeabi_dsub>
 8003c78:	e7c6      	b.n	8003c08 <__kernel_sin+0xc8>
 8003c7a:	bf00      	nop
 8003c7c:	f3af 8000 	nop.w
 8003c80:	55555549 	.word	0x55555549
 8003c84:	3fc55555 	.word	0x3fc55555
 8003c88:	3fe00000 	.word	0x3fe00000
 8003c8c:	5acfd57c 	.word	0x5acfd57c
 8003c90:	3de5d93a 	.word	0x3de5d93a
 8003c94:	8a2b9ceb 	.word	0x8a2b9ceb
 8003c98:	3e5ae5e6 	.word	0x3e5ae5e6
 8003c9c:	57b1fe7d 	.word	0x57b1fe7d
 8003ca0:	3ec71de3 	.word	0x3ec71de3
 8003ca4:	19c161d5 	.word	0x19c161d5
 8003ca8:	3f2a01a0 	.word	0x3f2a01a0
 8003cac:	1110f8a6 	.word	0x1110f8a6
 8003cb0:	3f811111 	.word	0x3f811111
 8003cb4:	00000000 	.word	0x00000000

08003cb8 <__ieee754_rem_pio2>:
 8003cb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003cbc:	ec57 6b10 	vmov	r6, r7, d0
 8003cc0:	4bc5      	ldr	r3, [pc, #788]	@ (8003fd8 <__ieee754_rem_pio2+0x320>)
 8003cc2:	b08d      	sub	sp, #52	@ 0x34
 8003cc4:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8003cc8:	4598      	cmp	r8, r3
 8003cca:	4604      	mov	r4, r0
 8003ccc:	9704      	str	r7, [sp, #16]
 8003cce:	d807      	bhi.n	8003ce0 <__ieee754_rem_pio2+0x28>
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	ed80 0b00 	vstr	d0, [r0]
 8003cd8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8003cdc:	2500      	movs	r5, #0
 8003cde:	e028      	b.n	8003d32 <__ieee754_rem_pio2+0x7a>
 8003ce0:	4bbe      	ldr	r3, [pc, #760]	@ (8003fdc <__ieee754_rem_pio2+0x324>)
 8003ce2:	4598      	cmp	r8, r3
 8003ce4:	d878      	bhi.n	8003dd8 <__ieee754_rem_pio2+0x120>
 8003ce6:	9b04      	ldr	r3, [sp, #16]
 8003ce8:	4dbd      	ldr	r5, [pc, #756]	@ (8003fe0 <__ieee754_rem_pio2+0x328>)
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	4630      	mov	r0, r6
 8003cee:	a3ac      	add	r3, pc, #688	@ (adr r3, 8003fa0 <__ieee754_rem_pio2+0x2e8>)
 8003cf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cf4:	4639      	mov	r1, r7
 8003cf6:	dd38      	ble.n	8003d6a <__ieee754_rem_pio2+0xb2>
 8003cf8:	f7fc fbe8 	bl	80004cc <__aeabi_dsub>
 8003cfc:	45a8      	cmp	r8, r5
 8003cfe:	4606      	mov	r6, r0
 8003d00:	460f      	mov	r7, r1
 8003d02:	d01a      	beq.n	8003d3a <__ieee754_rem_pio2+0x82>
 8003d04:	a3a8      	add	r3, pc, #672	@ (adr r3, 8003fa8 <__ieee754_rem_pio2+0x2f0>)
 8003d06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d0a:	f7fc fbdf 	bl	80004cc <__aeabi_dsub>
 8003d0e:	4602      	mov	r2, r0
 8003d10:	460b      	mov	r3, r1
 8003d12:	4680      	mov	r8, r0
 8003d14:	4689      	mov	r9, r1
 8003d16:	4630      	mov	r0, r6
 8003d18:	4639      	mov	r1, r7
 8003d1a:	f7fc fbd7 	bl	80004cc <__aeabi_dsub>
 8003d1e:	a3a2      	add	r3, pc, #648	@ (adr r3, 8003fa8 <__ieee754_rem_pio2+0x2f0>)
 8003d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d24:	f7fc fbd2 	bl	80004cc <__aeabi_dsub>
 8003d28:	e9c4 8900 	strd	r8, r9, [r4]
 8003d2c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003d30:	2501      	movs	r5, #1
 8003d32:	4628      	mov	r0, r5
 8003d34:	b00d      	add	sp, #52	@ 0x34
 8003d36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d3a:	a39d      	add	r3, pc, #628	@ (adr r3, 8003fb0 <__ieee754_rem_pio2+0x2f8>)
 8003d3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d40:	f7fc fbc4 	bl	80004cc <__aeabi_dsub>
 8003d44:	a39c      	add	r3, pc, #624	@ (adr r3, 8003fb8 <__ieee754_rem_pio2+0x300>)
 8003d46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d4a:	4606      	mov	r6, r0
 8003d4c:	460f      	mov	r7, r1
 8003d4e:	f7fc fbbd 	bl	80004cc <__aeabi_dsub>
 8003d52:	4602      	mov	r2, r0
 8003d54:	460b      	mov	r3, r1
 8003d56:	4680      	mov	r8, r0
 8003d58:	4689      	mov	r9, r1
 8003d5a:	4630      	mov	r0, r6
 8003d5c:	4639      	mov	r1, r7
 8003d5e:	f7fc fbb5 	bl	80004cc <__aeabi_dsub>
 8003d62:	a395      	add	r3, pc, #596	@ (adr r3, 8003fb8 <__ieee754_rem_pio2+0x300>)
 8003d64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d68:	e7dc      	b.n	8003d24 <__ieee754_rem_pio2+0x6c>
 8003d6a:	f7fc fbb1 	bl	80004d0 <__adddf3>
 8003d6e:	45a8      	cmp	r8, r5
 8003d70:	4606      	mov	r6, r0
 8003d72:	460f      	mov	r7, r1
 8003d74:	d018      	beq.n	8003da8 <__ieee754_rem_pio2+0xf0>
 8003d76:	a38c      	add	r3, pc, #560	@ (adr r3, 8003fa8 <__ieee754_rem_pio2+0x2f0>)
 8003d78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d7c:	f7fc fba8 	bl	80004d0 <__adddf3>
 8003d80:	4602      	mov	r2, r0
 8003d82:	460b      	mov	r3, r1
 8003d84:	4680      	mov	r8, r0
 8003d86:	4689      	mov	r9, r1
 8003d88:	4630      	mov	r0, r6
 8003d8a:	4639      	mov	r1, r7
 8003d8c:	f7fc fb9e 	bl	80004cc <__aeabi_dsub>
 8003d90:	a385      	add	r3, pc, #532	@ (adr r3, 8003fa8 <__ieee754_rem_pio2+0x2f0>)
 8003d92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d96:	f7fc fb9b 	bl	80004d0 <__adddf3>
 8003d9a:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8003d9e:	e9c4 8900 	strd	r8, r9, [r4]
 8003da2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003da6:	e7c4      	b.n	8003d32 <__ieee754_rem_pio2+0x7a>
 8003da8:	a381      	add	r3, pc, #516	@ (adr r3, 8003fb0 <__ieee754_rem_pio2+0x2f8>)
 8003daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dae:	f7fc fb8f 	bl	80004d0 <__adddf3>
 8003db2:	a381      	add	r3, pc, #516	@ (adr r3, 8003fb8 <__ieee754_rem_pio2+0x300>)
 8003db4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003db8:	4606      	mov	r6, r0
 8003dba:	460f      	mov	r7, r1
 8003dbc:	f7fc fb88 	bl	80004d0 <__adddf3>
 8003dc0:	4602      	mov	r2, r0
 8003dc2:	460b      	mov	r3, r1
 8003dc4:	4680      	mov	r8, r0
 8003dc6:	4689      	mov	r9, r1
 8003dc8:	4630      	mov	r0, r6
 8003dca:	4639      	mov	r1, r7
 8003dcc:	f7fc fb7e 	bl	80004cc <__aeabi_dsub>
 8003dd0:	a379      	add	r3, pc, #484	@ (adr r3, 8003fb8 <__ieee754_rem_pio2+0x300>)
 8003dd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dd6:	e7de      	b.n	8003d96 <__ieee754_rem_pio2+0xde>
 8003dd8:	4b82      	ldr	r3, [pc, #520]	@ (8003fe4 <__ieee754_rem_pio2+0x32c>)
 8003dda:	4598      	cmp	r8, r3
 8003ddc:	f200 80d1 	bhi.w	8003f82 <__ieee754_rem_pio2+0x2ca>
 8003de0:	f000 f966 	bl	80040b0 <fabs>
 8003de4:	ec57 6b10 	vmov	r6, r7, d0
 8003de8:	a375      	add	r3, pc, #468	@ (adr r3, 8003fc0 <__ieee754_rem_pio2+0x308>)
 8003dea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dee:	4630      	mov	r0, r6
 8003df0:	4639      	mov	r1, r7
 8003df2:	f7fc fa3d 	bl	8000270 <__aeabi_dmul>
 8003df6:	4b7c      	ldr	r3, [pc, #496]	@ (8003fe8 <__ieee754_rem_pio2+0x330>)
 8003df8:	2200      	movs	r2, #0
 8003dfa:	f7fc fb69 	bl	80004d0 <__adddf3>
 8003dfe:	f7fc fda5 	bl	800094c <__aeabi_d2iz>
 8003e02:	4605      	mov	r5, r0
 8003e04:	f7fc fcb0 	bl	8000768 <__aeabi_i2d>
 8003e08:	4602      	mov	r2, r0
 8003e0a:	460b      	mov	r3, r1
 8003e0c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003e10:	a363      	add	r3, pc, #396	@ (adr r3, 8003fa0 <__ieee754_rem_pio2+0x2e8>)
 8003e12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e16:	f7fc fa2b 	bl	8000270 <__aeabi_dmul>
 8003e1a:	4602      	mov	r2, r0
 8003e1c:	460b      	mov	r3, r1
 8003e1e:	4630      	mov	r0, r6
 8003e20:	4639      	mov	r1, r7
 8003e22:	f7fc fb53 	bl	80004cc <__aeabi_dsub>
 8003e26:	a360      	add	r3, pc, #384	@ (adr r3, 8003fa8 <__ieee754_rem_pio2+0x2f0>)
 8003e28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e2c:	4682      	mov	sl, r0
 8003e2e:	468b      	mov	fp, r1
 8003e30:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003e34:	f7fc fa1c 	bl	8000270 <__aeabi_dmul>
 8003e38:	2d1f      	cmp	r5, #31
 8003e3a:	4606      	mov	r6, r0
 8003e3c:	460f      	mov	r7, r1
 8003e3e:	dc0c      	bgt.n	8003e5a <__ieee754_rem_pio2+0x1a2>
 8003e40:	4b6a      	ldr	r3, [pc, #424]	@ (8003fec <__ieee754_rem_pio2+0x334>)
 8003e42:	1e6a      	subs	r2, r5, #1
 8003e44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e48:	4543      	cmp	r3, r8
 8003e4a:	d006      	beq.n	8003e5a <__ieee754_rem_pio2+0x1a2>
 8003e4c:	4632      	mov	r2, r6
 8003e4e:	463b      	mov	r3, r7
 8003e50:	4650      	mov	r0, sl
 8003e52:	4659      	mov	r1, fp
 8003e54:	f7fc fb3a 	bl	80004cc <__aeabi_dsub>
 8003e58:	e00e      	b.n	8003e78 <__ieee754_rem_pio2+0x1c0>
 8003e5a:	463b      	mov	r3, r7
 8003e5c:	4632      	mov	r2, r6
 8003e5e:	4650      	mov	r0, sl
 8003e60:	4659      	mov	r1, fp
 8003e62:	f7fc fb33 	bl	80004cc <__aeabi_dsub>
 8003e66:	ea4f 5328 	mov.w	r3, r8, asr #20
 8003e6a:	9305      	str	r3, [sp, #20]
 8003e6c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8003e70:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8003e74:	2b10      	cmp	r3, #16
 8003e76:	dc02      	bgt.n	8003e7e <__ieee754_rem_pio2+0x1c6>
 8003e78:	e9c4 0100 	strd	r0, r1, [r4]
 8003e7c:	e039      	b.n	8003ef2 <__ieee754_rem_pio2+0x23a>
 8003e7e:	a34c      	add	r3, pc, #304	@ (adr r3, 8003fb0 <__ieee754_rem_pio2+0x2f8>)
 8003e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e84:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003e88:	f7fc f9f2 	bl	8000270 <__aeabi_dmul>
 8003e8c:	4606      	mov	r6, r0
 8003e8e:	460f      	mov	r7, r1
 8003e90:	4602      	mov	r2, r0
 8003e92:	460b      	mov	r3, r1
 8003e94:	4650      	mov	r0, sl
 8003e96:	4659      	mov	r1, fp
 8003e98:	f7fc fb18 	bl	80004cc <__aeabi_dsub>
 8003e9c:	4602      	mov	r2, r0
 8003e9e:	460b      	mov	r3, r1
 8003ea0:	4680      	mov	r8, r0
 8003ea2:	4689      	mov	r9, r1
 8003ea4:	4650      	mov	r0, sl
 8003ea6:	4659      	mov	r1, fp
 8003ea8:	f7fc fb10 	bl	80004cc <__aeabi_dsub>
 8003eac:	4632      	mov	r2, r6
 8003eae:	463b      	mov	r3, r7
 8003eb0:	f7fc fb0c 	bl	80004cc <__aeabi_dsub>
 8003eb4:	a340      	add	r3, pc, #256	@ (adr r3, 8003fb8 <__ieee754_rem_pio2+0x300>)
 8003eb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003eba:	4606      	mov	r6, r0
 8003ebc:	460f      	mov	r7, r1
 8003ebe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003ec2:	f7fc f9d5 	bl	8000270 <__aeabi_dmul>
 8003ec6:	4632      	mov	r2, r6
 8003ec8:	463b      	mov	r3, r7
 8003eca:	f7fc faff 	bl	80004cc <__aeabi_dsub>
 8003ece:	4602      	mov	r2, r0
 8003ed0:	460b      	mov	r3, r1
 8003ed2:	4606      	mov	r6, r0
 8003ed4:	460f      	mov	r7, r1
 8003ed6:	4640      	mov	r0, r8
 8003ed8:	4649      	mov	r1, r9
 8003eda:	f7fc faf7 	bl	80004cc <__aeabi_dsub>
 8003ede:	9a05      	ldr	r2, [sp, #20]
 8003ee0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8003ee4:	1ad3      	subs	r3, r2, r3
 8003ee6:	2b31      	cmp	r3, #49	@ 0x31
 8003ee8:	dc20      	bgt.n	8003f2c <__ieee754_rem_pio2+0x274>
 8003eea:	e9c4 0100 	strd	r0, r1, [r4]
 8003eee:	46c2      	mov	sl, r8
 8003ef0:	46cb      	mov	fp, r9
 8003ef2:	e9d4 8900 	ldrd	r8, r9, [r4]
 8003ef6:	4650      	mov	r0, sl
 8003ef8:	4642      	mov	r2, r8
 8003efa:	464b      	mov	r3, r9
 8003efc:	4659      	mov	r1, fp
 8003efe:	f7fc fae5 	bl	80004cc <__aeabi_dsub>
 8003f02:	463b      	mov	r3, r7
 8003f04:	4632      	mov	r2, r6
 8003f06:	f7fc fae1 	bl	80004cc <__aeabi_dsub>
 8003f0a:	9b04      	ldr	r3, [sp, #16]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003f12:	f6bf af0e 	bge.w	8003d32 <__ieee754_rem_pio2+0x7a>
 8003f16:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 8003f1a:	6063      	str	r3, [r4, #4]
 8003f1c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003f20:	f8c4 8000 	str.w	r8, [r4]
 8003f24:	60a0      	str	r0, [r4, #8]
 8003f26:	60e3      	str	r3, [r4, #12]
 8003f28:	426d      	negs	r5, r5
 8003f2a:	e702      	b.n	8003d32 <__ieee754_rem_pio2+0x7a>
 8003f2c:	a326      	add	r3, pc, #152	@ (adr r3, 8003fc8 <__ieee754_rem_pio2+0x310>)
 8003f2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f32:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003f36:	f7fc f99b 	bl	8000270 <__aeabi_dmul>
 8003f3a:	4606      	mov	r6, r0
 8003f3c:	460f      	mov	r7, r1
 8003f3e:	4602      	mov	r2, r0
 8003f40:	460b      	mov	r3, r1
 8003f42:	4640      	mov	r0, r8
 8003f44:	4649      	mov	r1, r9
 8003f46:	f7fc fac1 	bl	80004cc <__aeabi_dsub>
 8003f4a:	4602      	mov	r2, r0
 8003f4c:	460b      	mov	r3, r1
 8003f4e:	4682      	mov	sl, r0
 8003f50:	468b      	mov	fp, r1
 8003f52:	4640      	mov	r0, r8
 8003f54:	4649      	mov	r1, r9
 8003f56:	f7fc fab9 	bl	80004cc <__aeabi_dsub>
 8003f5a:	4632      	mov	r2, r6
 8003f5c:	463b      	mov	r3, r7
 8003f5e:	f7fc fab5 	bl	80004cc <__aeabi_dsub>
 8003f62:	a31b      	add	r3, pc, #108	@ (adr r3, 8003fd0 <__ieee754_rem_pio2+0x318>)
 8003f64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f68:	4606      	mov	r6, r0
 8003f6a:	460f      	mov	r7, r1
 8003f6c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003f70:	f7fc f97e 	bl	8000270 <__aeabi_dmul>
 8003f74:	4632      	mov	r2, r6
 8003f76:	463b      	mov	r3, r7
 8003f78:	f7fc faa8 	bl	80004cc <__aeabi_dsub>
 8003f7c:	4606      	mov	r6, r0
 8003f7e:	460f      	mov	r7, r1
 8003f80:	e764      	b.n	8003e4c <__ieee754_rem_pio2+0x194>
 8003f82:	4b1b      	ldr	r3, [pc, #108]	@ (8003ff0 <__ieee754_rem_pio2+0x338>)
 8003f84:	4598      	cmp	r8, r3
 8003f86:	d935      	bls.n	8003ff4 <__ieee754_rem_pio2+0x33c>
 8003f88:	4632      	mov	r2, r6
 8003f8a:	463b      	mov	r3, r7
 8003f8c:	4630      	mov	r0, r6
 8003f8e:	4639      	mov	r1, r7
 8003f90:	f7fc fa9c 	bl	80004cc <__aeabi_dsub>
 8003f94:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003f98:	e9c4 0100 	strd	r0, r1, [r4]
 8003f9c:	e69e      	b.n	8003cdc <__ieee754_rem_pio2+0x24>
 8003f9e:	bf00      	nop
 8003fa0:	54400000 	.word	0x54400000
 8003fa4:	3ff921fb 	.word	0x3ff921fb
 8003fa8:	1a626331 	.word	0x1a626331
 8003fac:	3dd0b461 	.word	0x3dd0b461
 8003fb0:	1a600000 	.word	0x1a600000
 8003fb4:	3dd0b461 	.word	0x3dd0b461
 8003fb8:	2e037073 	.word	0x2e037073
 8003fbc:	3ba3198a 	.word	0x3ba3198a
 8003fc0:	6dc9c883 	.word	0x6dc9c883
 8003fc4:	3fe45f30 	.word	0x3fe45f30
 8003fc8:	2e000000 	.word	0x2e000000
 8003fcc:	3ba3198a 	.word	0x3ba3198a
 8003fd0:	252049c1 	.word	0x252049c1
 8003fd4:	397b839a 	.word	0x397b839a
 8003fd8:	3fe921fb 	.word	0x3fe921fb
 8003fdc:	4002d97b 	.word	0x4002d97b
 8003fe0:	3ff921fb 	.word	0x3ff921fb
 8003fe4:	413921fb 	.word	0x413921fb
 8003fe8:	3fe00000 	.word	0x3fe00000
 8003fec:	08004a24 	.word	0x08004a24
 8003ff0:	7fefffff 	.word	0x7fefffff
 8003ff4:	ea4f 5528 	mov.w	r5, r8, asr #20
 8003ff8:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 8003ffc:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8004000:	4630      	mov	r0, r6
 8004002:	460f      	mov	r7, r1
 8004004:	f7fc fca2 	bl	800094c <__aeabi_d2iz>
 8004008:	f7fc fbae 	bl	8000768 <__aeabi_i2d>
 800400c:	4602      	mov	r2, r0
 800400e:	460b      	mov	r3, r1
 8004010:	4630      	mov	r0, r6
 8004012:	4639      	mov	r1, r7
 8004014:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004018:	f7fc fa58 	bl	80004cc <__aeabi_dsub>
 800401c:	4b22      	ldr	r3, [pc, #136]	@ (80040a8 <__ieee754_rem_pio2+0x3f0>)
 800401e:	2200      	movs	r2, #0
 8004020:	f7fc f926 	bl	8000270 <__aeabi_dmul>
 8004024:	460f      	mov	r7, r1
 8004026:	4606      	mov	r6, r0
 8004028:	f7fc fc90 	bl	800094c <__aeabi_d2iz>
 800402c:	f7fc fb9c 	bl	8000768 <__aeabi_i2d>
 8004030:	4602      	mov	r2, r0
 8004032:	460b      	mov	r3, r1
 8004034:	4630      	mov	r0, r6
 8004036:	4639      	mov	r1, r7
 8004038:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800403c:	f7fc fa46 	bl	80004cc <__aeabi_dsub>
 8004040:	4b19      	ldr	r3, [pc, #100]	@ (80040a8 <__ieee754_rem_pio2+0x3f0>)
 8004042:	2200      	movs	r2, #0
 8004044:	f7fc f914 	bl	8000270 <__aeabi_dmul>
 8004048:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800404c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8004050:	f04f 0803 	mov.w	r8, #3
 8004054:	2600      	movs	r6, #0
 8004056:	2700      	movs	r7, #0
 8004058:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800405c:	4632      	mov	r2, r6
 800405e:	463b      	mov	r3, r7
 8004060:	46c2      	mov	sl, r8
 8004062:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8004066:	f7fc fc3f 	bl	80008e8 <__aeabi_dcmpeq>
 800406a:	2800      	cmp	r0, #0
 800406c:	d1f4      	bne.n	8004058 <__ieee754_rem_pio2+0x3a0>
 800406e:	4b0f      	ldr	r3, [pc, #60]	@ (80040ac <__ieee754_rem_pio2+0x3f4>)
 8004070:	9301      	str	r3, [sp, #4]
 8004072:	2302      	movs	r3, #2
 8004074:	9300      	str	r3, [sp, #0]
 8004076:	462a      	mov	r2, r5
 8004078:	4653      	mov	r3, sl
 800407a:	4621      	mov	r1, r4
 800407c:	a806      	add	r0, sp, #24
 800407e:	f000 f81f 	bl	80040c0 <__kernel_rem_pio2>
 8004082:	9b04      	ldr	r3, [sp, #16]
 8004084:	2b00      	cmp	r3, #0
 8004086:	4605      	mov	r5, r0
 8004088:	f6bf ae53 	bge.w	8003d32 <__ieee754_rem_pio2+0x7a>
 800408c:	e9d4 2100 	ldrd	r2, r1, [r4]
 8004090:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004094:	e9c4 2300 	strd	r2, r3, [r4]
 8004098:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800409c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80040a0:	e9c4 2302 	strd	r2, r3, [r4, #8]
 80040a4:	e740      	b.n	8003f28 <__ieee754_rem_pio2+0x270>
 80040a6:	bf00      	nop
 80040a8:	41700000 	.word	0x41700000
 80040ac:	08004aa4 	.word	0x08004aa4

080040b0 <fabs>:
 80040b0:	ec51 0b10 	vmov	r0, r1, d0
 80040b4:	4602      	mov	r2, r0
 80040b6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80040ba:	ec43 2b10 	vmov	d0, r2, r3
 80040be:	4770      	bx	lr

080040c0 <__kernel_rem_pio2>:
 80040c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040c4:	ed2d 8b02 	vpush	{d8}
 80040c8:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 80040cc:	f112 0f14 	cmn.w	r2, #20
 80040d0:	9306      	str	r3, [sp, #24]
 80040d2:	9104      	str	r1, [sp, #16]
 80040d4:	4bbe      	ldr	r3, [pc, #760]	@ (80043d0 <__kernel_rem_pio2+0x310>)
 80040d6:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 80040d8:	9008      	str	r0, [sp, #32]
 80040da:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80040de:	9300      	str	r3, [sp, #0]
 80040e0:	9b06      	ldr	r3, [sp, #24]
 80040e2:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 80040e6:	bfa8      	it	ge
 80040e8:	1ed4      	subge	r4, r2, #3
 80040ea:	9305      	str	r3, [sp, #20]
 80040ec:	bfb2      	itee	lt
 80040ee:	2400      	movlt	r4, #0
 80040f0:	2318      	movge	r3, #24
 80040f2:	fb94 f4f3 	sdivge	r4, r4, r3
 80040f6:	f06f 0317 	mvn.w	r3, #23
 80040fa:	fb04 3303 	mla	r3, r4, r3, r3
 80040fe:	eb03 0b02 	add.w	fp, r3, r2
 8004102:	9b00      	ldr	r3, [sp, #0]
 8004104:	9a05      	ldr	r2, [sp, #20]
 8004106:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 80043c0 <__kernel_rem_pio2+0x300>
 800410a:	eb03 0802 	add.w	r8, r3, r2
 800410e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8004110:	1aa7      	subs	r7, r4, r2
 8004112:	ae20      	add	r6, sp, #128	@ 0x80
 8004114:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8004118:	2500      	movs	r5, #0
 800411a:	4545      	cmp	r5, r8
 800411c:	dd13      	ble.n	8004146 <__kernel_rem_pio2+0x86>
 800411e:	9b06      	ldr	r3, [sp, #24]
 8004120:	aa20      	add	r2, sp, #128	@ 0x80
 8004122:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8004126:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800412a:	f04f 0800 	mov.w	r8, #0
 800412e:	9b00      	ldr	r3, [sp, #0]
 8004130:	4598      	cmp	r8, r3
 8004132:	dc31      	bgt.n	8004198 <__kernel_rem_pio2+0xd8>
 8004134:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 80043c0 <__kernel_rem_pio2+0x300>
 8004138:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800413c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004140:	462f      	mov	r7, r5
 8004142:	2600      	movs	r6, #0
 8004144:	e01b      	b.n	800417e <__kernel_rem_pio2+0xbe>
 8004146:	42ef      	cmn	r7, r5
 8004148:	d407      	bmi.n	800415a <__kernel_rem_pio2+0x9a>
 800414a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800414e:	f7fc fb0b 	bl	8000768 <__aeabi_i2d>
 8004152:	e8e6 0102 	strd	r0, r1, [r6], #8
 8004156:	3501      	adds	r5, #1
 8004158:	e7df      	b.n	800411a <__kernel_rem_pio2+0x5a>
 800415a:	ec51 0b18 	vmov	r0, r1, d8
 800415e:	e7f8      	b.n	8004152 <__kernel_rem_pio2+0x92>
 8004160:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004164:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8004168:	f7fc f882 	bl	8000270 <__aeabi_dmul>
 800416c:	4602      	mov	r2, r0
 800416e:	460b      	mov	r3, r1
 8004170:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004174:	f7fc f9ac 	bl	80004d0 <__adddf3>
 8004178:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800417c:	3601      	adds	r6, #1
 800417e:	9b05      	ldr	r3, [sp, #20]
 8004180:	429e      	cmp	r6, r3
 8004182:	f1a7 0708 	sub.w	r7, r7, #8
 8004186:	ddeb      	ble.n	8004160 <__kernel_rem_pio2+0xa0>
 8004188:	ed9d 7b02 	vldr	d7, [sp, #8]
 800418c:	f108 0801 	add.w	r8, r8, #1
 8004190:	ecaa 7b02 	vstmia	sl!, {d7}
 8004194:	3508      	adds	r5, #8
 8004196:	e7ca      	b.n	800412e <__kernel_rem_pio2+0x6e>
 8004198:	9b00      	ldr	r3, [sp, #0]
 800419a:	f8dd 8000 	ldr.w	r8, [sp]
 800419e:	aa0c      	add	r2, sp, #48	@ 0x30
 80041a0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80041a4:	930a      	str	r3, [sp, #40]	@ 0x28
 80041a6:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 80041a8:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80041ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80041ae:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 80041b2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80041b4:	ab98      	add	r3, sp, #608	@ 0x260
 80041b6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80041ba:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 80041be:	ed8d 7b02 	vstr	d7, [sp, #8]
 80041c2:	ac0c      	add	r4, sp, #48	@ 0x30
 80041c4:	ab70      	add	r3, sp, #448	@ 0x1c0
 80041c6:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 80041ca:	46a1      	mov	r9, r4
 80041cc:	46c2      	mov	sl, r8
 80041ce:	f1ba 0f00 	cmp.w	sl, #0
 80041d2:	f1a5 0508 	sub.w	r5, r5, #8
 80041d6:	dc77      	bgt.n	80042c8 <__kernel_rem_pio2+0x208>
 80041d8:	4658      	mov	r0, fp
 80041da:	ed9d 0b02 	vldr	d0, [sp, #8]
 80041de:	f000 fac7 	bl	8004770 <scalbn>
 80041e2:	ec57 6b10 	vmov	r6, r7, d0
 80041e6:	2200      	movs	r2, #0
 80041e8:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 80041ec:	4630      	mov	r0, r6
 80041ee:	4639      	mov	r1, r7
 80041f0:	f7fc f83e 	bl	8000270 <__aeabi_dmul>
 80041f4:	ec41 0b10 	vmov	d0, r0, r1
 80041f8:	f000 fb3a 	bl	8004870 <floor>
 80041fc:	4b75      	ldr	r3, [pc, #468]	@ (80043d4 <__kernel_rem_pio2+0x314>)
 80041fe:	ec51 0b10 	vmov	r0, r1, d0
 8004202:	2200      	movs	r2, #0
 8004204:	f7fc f834 	bl	8000270 <__aeabi_dmul>
 8004208:	4602      	mov	r2, r0
 800420a:	460b      	mov	r3, r1
 800420c:	4630      	mov	r0, r6
 800420e:	4639      	mov	r1, r7
 8004210:	f7fc f95c 	bl	80004cc <__aeabi_dsub>
 8004214:	460f      	mov	r7, r1
 8004216:	4606      	mov	r6, r0
 8004218:	f7fc fb98 	bl	800094c <__aeabi_d2iz>
 800421c:	9002      	str	r0, [sp, #8]
 800421e:	f7fc faa3 	bl	8000768 <__aeabi_i2d>
 8004222:	4602      	mov	r2, r0
 8004224:	460b      	mov	r3, r1
 8004226:	4630      	mov	r0, r6
 8004228:	4639      	mov	r1, r7
 800422a:	f7fc f94f 	bl	80004cc <__aeabi_dsub>
 800422e:	f1bb 0f00 	cmp.w	fp, #0
 8004232:	4606      	mov	r6, r0
 8004234:	460f      	mov	r7, r1
 8004236:	dd6c      	ble.n	8004312 <__kernel_rem_pio2+0x252>
 8004238:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 800423c:	ab0c      	add	r3, sp, #48	@ 0x30
 800423e:	9d02      	ldr	r5, [sp, #8]
 8004240:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8004244:	f1cb 0018 	rsb	r0, fp, #24
 8004248:	fa43 f200 	asr.w	r2, r3, r0
 800424c:	4415      	add	r5, r2
 800424e:	4082      	lsls	r2, r0
 8004250:	1a9b      	subs	r3, r3, r2
 8004252:	aa0c      	add	r2, sp, #48	@ 0x30
 8004254:	9502      	str	r5, [sp, #8]
 8004256:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800425a:	f1cb 0217 	rsb	r2, fp, #23
 800425e:	fa43 f902 	asr.w	r9, r3, r2
 8004262:	f1b9 0f00 	cmp.w	r9, #0
 8004266:	dd64      	ble.n	8004332 <__kernel_rem_pio2+0x272>
 8004268:	9b02      	ldr	r3, [sp, #8]
 800426a:	2200      	movs	r2, #0
 800426c:	3301      	adds	r3, #1
 800426e:	9302      	str	r3, [sp, #8]
 8004270:	4615      	mov	r5, r2
 8004272:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8004276:	4590      	cmp	r8, r2
 8004278:	f300 80b8 	bgt.w	80043ec <__kernel_rem_pio2+0x32c>
 800427c:	f1bb 0f00 	cmp.w	fp, #0
 8004280:	dd07      	ble.n	8004292 <__kernel_rem_pio2+0x1d2>
 8004282:	f1bb 0f01 	cmp.w	fp, #1
 8004286:	f000 80bf 	beq.w	8004408 <__kernel_rem_pio2+0x348>
 800428a:	f1bb 0f02 	cmp.w	fp, #2
 800428e:	f000 80c6 	beq.w	800441e <__kernel_rem_pio2+0x35e>
 8004292:	f1b9 0f02 	cmp.w	r9, #2
 8004296:	d14c      	bne.n	8004332 <__kernel_rem_pio2+0x272>
 8004298:	4632      	mov	r2, r6
 800429a:	463b      	mov	r3, r7
 800429c:	494e      	ldr	r1, [pc, #312]	@ (80043d8 <__kernel_rem_pio2+0x318>)
 800429e:	2000      	movs	r0, #0
 80042a0:	f7fc f914 	bl	80004cc <__aeabi_dsub>
 80042a4:	4606      	mov	r6, r0
 80042a6:	460f      	mov	r7, r1
 80042a8:	2d00      	cmp	r5, #0
 80042aa:	d042      	beq.n	8004332 <__kernel_rem_pio2+0x272>
 80042ac:	4658      	mov	r0, fp
 80042ae:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 80043c8 <__kernel_rem_pio2+0x308>
 80042b2:	f000 fa5d 	bl	8004770 <scalbn>
 80042b6:	4630      	mov	r0, r6
 80042b8:	4639      	mov	r1, r7
 80042ba:	ec53 2b10 	vmov	r2, r3, d0
 80042be:	f7fc f905 	bl	80004cc <__aeabi_dsub>
 80042c2:	4606      	mov	r6, r0
 80042c4:	460f      	mov	r7, r1
 80042c6:	e034      	b.n	8004332 <__kernel_rem_pio2+0x272>
 80042c8:	4b44      	ldr	r3, [pc, #272]	@ (80043dc <__kernel_rem_pio2+0x31c>)
 80042ca:	2200      	movs	r2, #0
 80042cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80042d0:	f7fb ffce 	bl	8000270 <__aeabi_dmul>
 80042d4:	f7fc fb3a 	bl	800094c <__aeabi_d2iz>
 80042d8:	f7fc fa46 	bl	8000768 <__aeabi_i2d>
 80042dc:	4b40      	ldr	r3, [pc, #256]	@ (80043e0 <__kernel_rem_pio2+0x320>)
 80042de:	2200      	movs	r2, #0
 80042e0:	4606      	mov	r6, r0
 80042e2:	460f      	mov	r7, r1
 80042e4:	f7fb ffc4 	bl	8000270 <__aeabi_dmul>
 80042e8:	4602      	mov	r2, r0
 80042ea:	460b      	mov	r3, r1
 80042ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80042f0:	f7fc f8ec 	bl	80004cc <__aeabi_dsub>
 80042f4:	f7fc fb2a 	bl	800094c <__aeabi_d2iz>
 80042f8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80042fc:	f849 0b04 	str.w	r0, [r9], #4
 8004300:	4639      	mov	r1, r7
 8004302:	4630      	mov	r0, r6
 8004304:	f7fc f8e4 	bl	80004d0 <__adddf3>
 8004308:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800430c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004310:	e75d      	b.n	80041ce <__kernel_rem_pio2+0x10e>
 8004312:	d107      	bne.n	8004324 <__kernel_rem_pio2+0x264>
 8004314:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 8004318:	aa0c      	add	r2, sp, #48	@ 0x30
 800431a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800431e:	ea4f 59e3 	mov.w	r9, r3, asr #23
 8004322:	e79e      	b.n	8004262 <__kernel_rem_pio2+0x1a2>
 8004324:	4b2f      	ldr	r3, [pc, #188]	@ (80043e4 <__kernel_rem_pio2+0x324>)
 8004326:	2200      	movs	r2, #0
 8004328:	f7fc fafc 	bl	8000924 <__aeabi_dcmpge>
 800432c:	2800      	cmp	r0, #0
 800432e:	d143      	bne.n	80043b8 <__kernel_rem_pio2+0x2f8>
 8004330:	4681      	mov	r9, r0
 8004332:	2200      	movs	r2, #0
 8004334:	2300      	movs	r3, #0
 8004336:	4630      	mov	r0, r6
 8004338:	4639      	mov	r1, r7
 800433a:	f7fc fad5 	bl	80008e8 <__aeabi_dcmpeq>
 800433e:	2800      	cmp	r0, #0
 8004340:	f000 80bf 	beq.w	80044c2 <__kernel_rem_pio2+0x402>
 8004344:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 8004348:	2200      	movs	r2, #0
 800434a:	9900      	ldr	r1, [sp, #0]
 800434c:	428b      	cmp	r3, r1
 800434e:	da6e      	bge.n	800442e <__kernel_rem_pio2+0x36e>
 8004350:	2a00      	cmp	r2, #0
 8004352:	f000 8089 	beq.w	8004468 <__kernel_rem_pio2+0x3a8>
 8004356:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800435a:	ab0c      	add	r3, sp, #48	@ 0x30
 800435c:	f1ab 0b18 	sub.w	fp, fp, #24
 8004360:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d0f6      	beq.n	8004356 <__kernel_rem_pio2+0x296>
 8004368:	4658      	mov	r0, fp
 800436a:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 80043c8 <__kernel_rem_pio2+0x308>
 800436e:	f000 f9ff 	bl	8004770 <scalbn>
 8004372:	f108 0301 	add.w	r3, r8, #1
 8004376:	00da      	lsls	r2, r3, #3
 8004378:	9205      	str	r2, [sp, #20]
 800437a:	ec55 4b10 	vmov	r4, r5, d0
 800437e:	aa70      	add	r2, sp, #448	@ 0x1c0
 8004380:	f8df b058 	ldr.w	fp, [pc, #88]	@ 80043dc <__kernel_rem_pio2+0x31c>
 8004384:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 8004388:	4646      	mov	r6, r8
 800438a:	f04f 0a00 	mov.w	sl, #0
 800438e:	2e00      	cmp	r6, #0
 8004390:	f280 80cf 	bge.w	8004532 <__kernel_rem_pio2+0x472>
 8004394:	4644      	mov	r4, r8
 8004396:	2c00      	cmp	r4, #0
 8004398:	f2c0 80fd 	blt.w	8004596 <__kernel_rem_pio2+0x4d6>
 800439c:	4b12      	ldr	r3, [pc, #72]	@ (80043e8 <__kernel_rem_pio2+0x328>)
 800439e:	461f      	mov	r7, r3
 80043a0:	ab70      	add	r3, sp, #448	@ 0x1c0
 80043a2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80043a6:	9306      	str	r3, [sp, #24]
 80043a8:	f04f 0a00 	mov.w	sl, #0
 80043ac:	f04f 0b00 	mov.w	fp, #0
 80043b0:	2600      	movs	r6, #0
 80043b2:	eba8 0504 	sub.w	r5, r8, r4
 80043b6:	e0e2      	b.n	800457e <__kernel_rem_pio2+0x4be>
 80043b8:	f04f 0902 	mov.w	r9, #2
 80043bc:	e754      	b.n	8004268 <__kernel_rem_pio2+0x1a8>
 80043be:	bf00      	nop
	...
 80043cc:	3ff00000 	.word	0x3ff00000
 80043d0:	08004bf0 	.word	0x08004bf0
 80043d4:	40200000 	.word	0x40200000
 80043d8:	3ff00000 	.word	0x3ff00000
 80043dc:	3e700000 	.word	0x3e700000
 80043e0:	41700000 	.word	0x41700000
 80043e4:	3fe00000 	.word	0x3fe00000
 80043e8:	08004bb0 	.word	0x08004bb0
 80043ec:	f854 3b04 	ldr.w	r3, [r4], #4
 80043f0:	b945      	cbnz	r5, 8004404 <__kernel_rem_pio2+0x344>
 80043f2:	b123      	cbz	r3, 80043fe <__kernel_rem_pio2+0x33e>
 80043f4:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 80043f8:	f844 3c04 	str.w	r3, [r4, #-4]
 80043fc:	2301      	movs	r3, #1
 80043fe:	3201      	adds	r2, #1
 8004400:	461d      	mov	r5, r3
 8004402:	e738      	b.n	8004276 <__kernel_rem_pio2+0x1b6>
 8004404:	1acb      	subs	r3, r1, r3
 8004406:	e7f7      	b.n	80043f8 <__kernel_rem_pio2+0x338>
 8004408:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 800440c:	ab0c      	add	r3, sp, #48	@ 0x30
 800440e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004412:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8004416:	a90c      	add	r1, sp, #48	@ 0x30
 8004418:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800441c:	e739      	b.n	8004292 <__kernel_rem_pio2+0x1d2>
 800441e:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 8004422:	ab0c      	add	r3, sp, #48	@ 0x30
 8004424:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004428:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800442c:	e7f3      	b.n	8004416 <__kernel_rem_pio2+0x356>
 800442e:	a90c      	add	r1, sp, #48	@ 0x30
 8004430:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8004434:	3b01      	subs	r3, #1
 8004436:	430a      	orrs	r2, r1
 8004438:	e787      	b.n	800434a <__kernel_rem_pio2+0x28a>
 800443a:	3401      	adds	r4, #1
 800443c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8004440:	2a00      	cmp	r2, #0
 8004442:	d0fa      	beq.n	800443a <__kernel_rem_pio2+0x37a>
 8004444:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004446:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800444a:	eb0d 0503 	add.w	r5, sp, r3
 800444e:	9b06      	ldr	r3, [sp, #24]
 8004450:	aa20      	add	r2, sp, #128	@ 0x80
 8004452:	4443      	add	r3, r8
 8004454:	f108 0701 	add.w	r7, r8, #1
 8004458:	3d98      	subs	r5, #152	@ 0x98
 800445a:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800445e:	4444      	add	r4, r8
 8004460:	42bc      	cmp	r4, r7
 8004462:	da04      	bge.n	800446e <__kernel_rem_pio2+0x3ae>
 8004464:	46a0      	mov	r8, r4
 8004466:	e6a2      	b.n	80041ae <__kernel_rem_pio2+0xee>
 8004468:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800446a:	2401      	movs	r4, #1
 800446c:	e7e6      	b.n	800443c <__kernel_rem_pio2+0x37c>
 800446e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004470:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8004474:	f7fc f978 	bl	8000768 <__aeabi_i2d>
 8004478:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 8004740 <__kernel_rem_pio2+0x680>
 800447c:	e8e6 0102 	strd	r0, r1, [r6], #8
 8004480:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004484:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004488:	46b2      	mov	sl, r6
 800448a:	f04f 0800 	mov.w	r8, #0
 800448e:	9b05      	ldr	r3, [sp, #20]
 8004490:	4598      	cmp	r8, r3
 8004492:	dd05      	ble.n	80044a0 <__kernel_rem_pio2+0x3e0>
 8004494:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004498:	3701      	adds	r7, #1
 800449a:	eca5 7b02 	vstmia	r5!, {d7}
 800449e:	e7df      	b.n	8004460 <__kernel_rem_pio2+0x3a0>
 80044a0:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 80044a4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 80044a8:	f7fb fee2 	bl	8000270 <__aeabi_dmul>
 80044ac:	4602      	mov	r2, r0
 80044ae:	460b      	mov	r3, r1
 80044b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80044b4:	f7fc f80c 	bl	80004d0 <__adddf3>
 80044b8:	f108 0801 	add.w	r8, r8, #1
 80044bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80044c0:	e7e5      	b.n	800448e <__kernel_rem_pio2+0x3ce>
 80044c2:	f1cb 0000 	rsb	r0, fp, #0
 80044c6:	ec47 6b10 	vmov	d0, r6, r7
 80044ca:	f000 f951 	bl	8004770 <scalbn>
 80044ce:	ec55 4b10 	vmov	r4, r5, d0
 80044d2:	4b9d      	ldr	r3, [pc, #628]	@ (8004748 <__kernel_rem_pio2+0x688>)
 80044d4:	2200      	movs	r2, #0
 80044d6:	4620      	mov	r0, r4
 80044d8:	4629      	mov	r1, r5
 80044da:	f7fc fa23 	bl	8000924 <__aeabi_dcmpge>
 80044de:	b300      	cbz	r0, 8004522 <__kernel_rem_pio2+0x462>
 80044e0:	4b9a      	ldr	r3, [pc, #616]	@ (800474c <__kernel_rem_pio2+0x68c>)
 80044e2:	2200      	movs	r2, #0
 80044e4:	4620      	mov	r0, r4
 80044e6:	4629      	mov	r1, r5
 80044e8:	f7fb fec2 	bl	8000270 <__aeabi_dmul>
 80044ec:	f7fc fa2e 	bl	800094c <__aeabi_d2iz>
 80044f0:	4606      	mov	r6, r0
 80044f2:	f7fc f939 	bl	8000768 <__aeabi_i2d>
 80044f6:	4b94      	ldr	r3, [pc, #592]	@ (8004748 <__kernel_rem_pio2+0x688>)
 80044f8:	2200      	movs	r2, #0
 80044fa:	f7fb feb9 	bl	8000270 <__aeabi_dmul>
 80044fe:	460b      	mov	r3, r1
 8004500:	4602      	mov	r2, r0
 8004502:	4629      	mov	r1, r5
 8004504:	4620      	mov	r0, r4
 8004506:	f7fb ffe1 	bl	80004cc <__aeabi_dsub>
 800450a:	f7fc fa1f 	bl	800094c <__aeabi_d2iz>
 800450e:	ab0c      	add	r3, sp, #48	@ 0x30
 8004510:	f10b 0b18 	add.w	fp, fp, #24
 8004514:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8004518:	f108 0801 	add.w	r8, r8, #1
 800451c:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8004520:	e722      	b.n	8004368 <__kernel_rem_pio2+0x2a8>
 8004522:	4620      	mov	r0, r4
 8004524:	4629      	mov	r1, r5
 8004526:	f7fc fa11 	bl	800094c <__aeabi_d2iz>
 800452a:	ab0c      	add	r3, sp, #48	@ 0x30
 800452c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8004530:	e71a      	b.n	8004368 <__kernel_rem_pio2+0x2a8>
 8004532:	ab0c      	add	r3, sp, #48	@ 0x30
 8004534:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8004538:	f7fc f916 	bl	8000768 <__aeabi_i2d>
 800453c:	4622      	mov	r2, r4
 800453e:	462b      	mov	r3, r5
 8004540:	f7fb fe96 	bl	8000270 <__aeabi_dmul>
 8004544:	4652      	mov	r2, sl
 8004546:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800454a:	465b      	mov	r3, fp
 800454c:	4620      	mov	r0, r4
 800454e:	4629      	mov	r1, r5
 8004550:	f7fb fe8e 	bl	8000270 <__aeabi_dmul>
 8004554:	3e01      	subs	r6, #1
 8004556:	4604      	mov	r4, r0
 8004558:	460d      	mov	r5, r1
 800455a:	e718      	b.n	800438e <__kernel_rem_pio2+0x2ce>
 800455c:	9906      	ldr	r1, [sp, #24]
 800455e:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8004562:	9106      	str	r1, [sp, #24]
 8004564:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8004568:	f7fb fe82 	bl	8000270 <__aeabi_dmul>
 800456c:	4602      	mov	r2, r0
 800456e:	460b      	mov	r3, r1
 8004570:	4650      	mov	r0, sl
 8004572:	4659      	mov	r1, fp
 8004574:	f7fb ffac 	bl	80004d0 <__adddf3>
 8004578:	3601      	adds	r6, #1
 800457a:	4682      	mov	sl, r0
 800457c:	468b      	mov	fp, r1
 800457e:	9b00      	ldr	r3, [sp, #0]
 8004580:	429e      	cmp	r6, r3
 8004582:	dc01      	bgt.n	8004588 <__kernel_rem_pio2+0x4c8>
 8004584:	42b5      	cmp	r5, r6
 8004586:	dae9      	bge.n	800455c <__kernel_rem_pio2+0x49c>
 8004588:	ab48      	add	r3, sp, #288	@ 0x120
 800458a:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800458e:	e9c5 ab00 	strd	sl, fp, [r5]
 8004592:	3c01      	subs	r4, #1
 8004594:	e6ff      	b.n	8004396 <__kernel_rem_pio2+0x2d6>
 8004596:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8004598:	2b02      	cmp	r3, #2
 800459a:	dc0b      	bgt.n	80045b4 <__kernel_rem_pio2+0x4f4>
 800459c:	2b00      	cmp	r3, #0
 800459e:	dc39      	bgt.n	8004614 <__kernel_rem_pio2+0x554>
 80045a0:	d05d      	beq.n	800465e <__kernel_rem_pio2+0x59e>
 80045a2:	9b02      	ldr	r3, [sp, #8]
 80045a4:	f003 0007 	and.w	r0, r3, #7
 80045a8:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 80045ac:	ecbd 8b02 	vpop	{d8}
 80045b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80045b4:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 80045b6:	2b03      	cmp	r3, #3
 80045b8:	d1f3      	bne.n	80045a2 <__kernel_rem_pio2+0x4e2>
 80045ba:	9b05      	ldr	r3, [sp, #20]
 80045bc:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80045c0:	eb0d 0403 	add.w	r4, sp, r3
 80045c4:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 80045c8:	4625      	mov	r5, r4
 80045ca:	46c2      	mov	sl, r8
 80045cc:	f1ba 0f00 	cmp.w	sl, #0
 80045d0:	f1a5 0508 	sub.w	r5, r5, #8
 80045d4:	dc6b      	bgt.n	80046ae <__kernel_rem_pio2+0x5ee>
 80045d6:	4645      	mov	r5, r8
 80045d8:	2d01      	cmp	r5, #1
 80045da:	f1a4 0408 	sub.w	r4, r4, #8
 80045de:	f300 8087 	bgt.w	80046f0 <__kernel_rem_pio2+0x630>
 80045e2:	9c05      	ldr	r4, [sp, #20]
 80045e4:	ab48      	add	r3, sp, #288	@ 0x120
 80045e6:	441c      	add	r4, r3
 80045e8:	2000      	movs	r0, #0
 80045ea:	2100      	movs	r1, #0
 80045ec:	f1b8 0f01 	cmp.w	r8, #1
 80045f0:	f300 809c 	bgt.w	800472c <__kernel_rem_pio2+0x66c>
 80045f4:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 80045f8:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 80045fc:	f1b9 0f00 	cmp.w	r9, #0
 8004600:	f040 80a6 	bne.w	8004750 <__kernel_rem_pio2+0x690>
 8004604:	9b04      	ldr	r3, [sp, #16]
 8004606:	e9c3 7800 	strd	r7, r8, [r3]
 800460a:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800460e:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8004612:	e7c6      	b.n	80045a2 <__kernel_rem_pio2+0x4e2>
 8004614:	9d05      	ldr	r5, [sp, #20]
 8004616:	ab48      	add	r3, sp, #288	@ 0x120
 8004618:	441d      	add	r5, r3
 800461a:	4644      	mov	r4, r8
 800461c:	2000      	movs	r0, #0
 800461e:	2100      	movs	r1, #0
 8004620:	2c00      	cmp	r4, #0
 8004622:	da35      	bge.n	8004690 <__kernel_rem_pio2+0x5d0>
 8004624:	f1b9 0f00 	cmp.w	r9, #0
 8004628:	d038      	beq.n	800469c <__kernel_rem_pio2+0x5dc>
 800462a:	4602      	mov	r2, r0
 800462c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004630:	9c04      	ldr	r4, [sp, #16]
 8004632:	e9c4 2300 	strd	r2, r3, [r4]
 8004636:	4602      	mov	r2, r0
 8004638:	460b      	mov	r3, r1
 800463a:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800463e:	f7fb ff45 	bl	80004cc <__aeabi_dsub>
 8004642:	ad4a      	add	r5, sp, #296	@ 0x128
 8004644:	2401      	movs	r4, #1
 8004646:	45a0      	cmp	r8, r4
 8004648:	da2b      	bge.n	80046a2 <__kernel_rem_pio2+0x5e2>
 800464a:	f1b9 0f00 	cmp.w	r9, #0
 800464e:	d002      	beq.n	8004656 <__kernel_rem_pio2+0x596>
 8004650:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004654:	4619      	mov	r1, r3
 8004656:	9b04      	ldr	r3, [sp, #16]
 8004658:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800465c:	e7a1      	b.n	80045a2 <__kernel_rem_pio2+0x4e2>
 800465e:	9c05      	ldr	r4, [sp, #20]
 8004660:	ab48      	add	r3, sp, #288	@ 0x120
 8004662:	441c      	add	r4, r3
 8004664:	2000      	movs	r0, #0
 8004666:	2100      	movs	r1, #0
 8004668:	f1b8 0f00 	cmp.w	r8, #0
 800466c:	da09      	bge.n	8004682 <__kernel_rem_pio2+0x5c2>
 800466e:	f1b9 0f00 	cmp.w	r9, #0
 8004672:	d002      	beq.n	800467a <__kernel_rem_pio2+0x5ba>
 8004674:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004678:	4619      	mov	r1, r3
 800467a:	9b04      	ldr	r3, [sp, #16]
 800467c:	e9c3 0100 	strd	r0, r1, [r3]
 8004680:	e78f      	b.n	80045a2 <__kernel_rem_pio2+0x4e2>
 8004682:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8004686:	f7fb ff23 	bl	80004d0 <__adddf3>
 800468a:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800468e:	e7eb      	b.n	8004668 <__kernel_rem_pio2+0x5a8>
 8004690:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8004694:	f7fb ff1c 	bl	80004d0 <__adddf3>
 8004698:	3c01      	subs	r4, #1
 800469a:	e7c1      	b.n	8004620 <__kernel_rem_pio2+0x560>
 800469c:	4602      	mov	r2, r0
 800469e:	460b      	mov	r3, r1
 80046a0:	e7c6      	b.n	8004630 <__kernel_rem_pio2+0x570>
 80046a2:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 80046a6:	f7fb ff13 	bl	80004d0 <__adddf3>
 80046aa:	3401      	adds	r4, #1
 80046ac:	e7cb      	b.n	8004646 <__kernel_rem_pio2+0x586>
 80046ae:	ed95 7b00 	vldr	d7, [r5]
 80046b2:	ed8d 7b00 	vstr	d7, [sp]
 80046b6:	ed95 7b02 	vldr	d7, [r5, #8]
 80046ba:	e9dd 0100 	ldrd	r0, r1, [sp]
 80046be:	ec53 2b17 	vmov	r2, r3, d7
 80046c2:	ed8d 7b06 	vstr	d7, [sp, #24]
 80046c6:	f7fb ff03 	bl	80004d0 <__adddf3>
 80046ca:	4602      	mov	r2, r0
 80046cc:	460b      	mov	r3, r1
 80046ce:	4606      	mov	r6, r0
 80046d0:	460f      	mov	r7, r1
 80046d2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80046d6:	f7fb fef9 	bl	80004cc <__aeabi_dsub>
 80046da:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80046de:	f7fb fef7 	bl	80004d0 <__adddf3>
 80046e2:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80046e6:	e9c5 0102 	strd	r0, r1, [r5, #8]
 80046ea:	e9c5 6700 	strd	r6, r7, [r5]
 80046ee:	e76d      	b.n	80045cc <__kernel_rem_pio2+0x50c>
 80046f0:	ed94 7b00 	vldr	d7, [r4]
 80046f4:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 80046f8:	ec51 0b17 	vmov	r0, r1, d7
 80046fc:	4652      	mov	r2, sl
 80046fe:	465b      	mov	r3, fp
 8004700:	ed8d 7b00 	vstr	d7, [sp]
 8004704:	f7fb fee4 	bl	80004d0 <__adddf3>
 8004708:	4602      	mov	r2, r0
 800470a:	460b      	mov	r3, r1
 800470c:	4606      	mov	r6, r0
 800470e:	460f      	mov	r7, r1
 8004710:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004714:	f7fb feda 	bl	80004cc <__aeabi_dsub>
 8004718:	4652      	mov	r2, sl
 800471a:	465b      	mov	r3, fp
 800471c:	f7fb fed8 	bl	80004d0 <__adddf3>
 8004720:	3d01      	subs	r5, #1
 8004722:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004726:	e9c4 6700 	strd	r6, r7, [r4]
 800472a:	e755      	b.n	80045d8 <__kernel_rem_pio2+0x518>
 800472c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8004730:	f7fb fece 	bl	80004d0 <__adddf3>
 8004734:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8004738:	e758      	b.n	80045ec <__kernel_rem_pio2+0x52c>
 800473a:	bf00      	nop
 800473c:	f3af 8000 	nop.w
	...
 8004748:	41700000 	.word	0x41700000
 800474c:	3e700000 	.word	0x3e700000
 8004750:	9b04      	ldr	r3, [sp, #16]
 8004752:	9a04      	ldr	r2, [sp, #16]
 8004754:	601f      	str	r7, [r3, #0]
 8004756:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 800475a:	605c      	str	r4, [r3, #4]
 800475c:	609d      	str	r5, [r3, #8]
 800475e:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8004762:	60d3      	str	r3, [r2, #12]
 8004764:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004768:	6110      	str	r0, [r2, #16]
 800476a:	6153      	str	r3, [r2, #20]
 800476c:	e719      	b.n	80045a2 <__kernel_rem_pio2+0x4e2>
 800476e:	bf00      	nop

08004770 <scalbn>:
 8004770:	b570      	push	{r4, r5, r6, lr}
 8004772:	ec55 4b10 	vmov	r4, r5, d0
 8004776:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800477a:	4606      	mov	r6, r0
 800477c:	462b      	mov	r3, r5
 800477e:	b991      	cbnz	r1, 80047a6 <scalbn+0x36>
 8004780:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8004784:	4323      	orrs	r3, r4
 8004786:	d03d      	beq.n	8004804 <scalbn+0x94>
 8004788:	4b35      	ldr	r3, [pc, #212]	@ (8004860 <scalbn+0xf0>)
 800478a:	4620      	mov	r0, r4
 800478c:	4629      	mov	r1, r5
 800478e:	2200      	movs	r2, #0
 8004790:	f7fb fd6e 	bl	8000270 <__aeabi_dmul>
 8004794:	4b33      	ldr	r3, [pc, #204]	@ (8004864 <scalbn+0xf4>)
 8004796:	429e      	cmp	r6, r3
 8004798:	4604      	mov	r4, r0
 800479a:	460d      	mov	r5, r1
 800479c:	da0f      	bge.n	80047be <scalbn+0x4e>
 800479e:	a328      	add	r3, pc, #160	@ (adr r3, 8004840 <scalbn+0xd0>)
 80047a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047a4:	e01e      	b.n	80047e4 <scalbn+0x74>
 80047a6:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80047aa:	4291      	cmp	r1, r2
 80047ac:	d10b      	bne.n	80047c6 <scalbn+0x56>
 80047ae:	4622      	mov	r2, r4
 80047b0:	4620      	mov	r0, r4
 80047b2:	4629      	mov	r1, r5
 80047b4:	f7fb fe8c 	bl	80004d0 <__adddf3>
 80047b8:	4604      	mov	r4, r0
 80047ba:	460d      	mov	r5, r1
 80047bc:	e022      	b.n	8004804 <scalbn+0x94>
 80047be:	460b      	mov	r3, r1
 80047c0:	f3c1 510a 	ubfx	r1, r1, #20, #11
 80047c4:	3936      	subs	r1, #54	@ 0x36
 80047c6:	f24c 3250 	movw	r2, #50000	@ 0xc350
 80047ca:	4296      	cmp	r6, r2
 80047cc:	dd0d      	ble.n	80047ea <scalbn+0x7a>
 80047ce:	2d00      	cmp	r5, #0
 80047d0:	a11d      	add	r1, pc, #116	@ (adr r1, 8004848 <scalbn+0xd8>)
 80047d2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80047d6:	da02      	bge.n	80047de <scalbn+0x6e>
 80047d8:	a11d      	add	r1, pc, #116	@ (adr r1, 8004850 <scalbn+0xe0>)
 80047da:	e9d1 0100 	ldrd	r0, r1, [r1]
 80047de:	a31a      	add	r3, pc, #104	@ (adr r3, 8004848 <scalbn+0xd8>)
 80047e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047e4:	f7fb fd44 	bl	8000270 <__aeabi_dmul>
 80047e8:	e7e6      	b.n	80047b8 <scalbn+0x48>
 80047ea:	1872      	adds	r2, r6, r1
 80047ec:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 80047f0:	428a      	cmp	r2, r1
 80047f2:	dcec      	bgt.n	80047ce <scalbn+0x5e>
 80047f4:	2a00      	cmp	r2, #0
 80047f6:	dd08      	ble.n	800480a <scalbn+0x9a>
 80047f8:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80047fc:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8004800:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8004804:	ec45 4b10 	vmov	d0, r4, r5
 8004808:	bd70      	pop	{r4, r5, r6, pc}
 800480a:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800480e:	da08      	bge.n	8004822 <scalbn+0xb2>
 8004810:	2d00      	cmp	r5, #0
 8004812:	a10b      	add	r1, pc, #44	@ (adr r1, 8004840 <scalbn+0xd0>)
 8004814:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004818:	dac1      	bge.n	800479e <scalbn+0x2e>
 800481a:	a10f      	add	r1, pc, #60	@ (adr r1, 8004858 <scalbn+0xe8>)
 800481c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004820:	e7bd      	b.n	800479e <scalbn+0x2e>
 8004822:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8004826:	3236      	adds	r2, #54	@ 0x36
 8004828:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800482c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8004830:	4620      	mov	r0, r4
 8004832:	4b0d      	ldr	r3, [pc, #52]	@ (8004868 <scalbn+0xf8>)
 8004834:	4629      	mov	r1, r5
 8004836:	2200      	movs	r2, #0
 8004838:	e7d4      	b.n	80047e4 <scalbn+0x74>
 800483a:	bf00      	nop
 800483c:	f3af 8000 	nop.w
 8004840:	c2f8f359 	.word	0xc2f8f359
 8004844:	01a56e1f 	.word	0x01a56e1f
 8004848:	8800759c 	.word	0x8800759c
 800484c:	7e37e43c 	.word	0x7e37e43c
 8004850:	8800759c 	.word	0x8800759c
 8004854:	fe37e43c 	.word	0xfe37e43c
 8004858:	c2f8f359 	.word	0xc2f8f359
 800485c:	81a56e1f 	.word	0x81a56e1f
 8004860:	43500000 	.word	0x43500000
 8004864:	ffff3cb0 	.word	0xffff3cb0
 8004868:	3c900000 	.word	0x3c900000
 800486c:	00000000 	.word	0x00000000

08004870 <floor>:
 8004870:	ec51 0b10 	vmov	r0, r1, d0
 8004874:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8004878:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800487c:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8004880:	2e13      	cmp	r6, #19
 8004882:	460c      	mov	r4, r1
 8004884:	4605      	mov	r5, r0
 8004886:	4680      	mov	r8, r0
 8004888:	dc34      	bgt.n	80048f4 <floor+0x84>
 800488a:	2e00      	cmp	r6, #0
 800488c:	da17      	bge.n	80048be <floor+0x4e>
 800488e:	a332      	add	r3, pc, #200	@ (adr r3, 8004958 <floor+0xe8>)
 8004890:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004894:	f7fb fe1c 	bl	80004d0 <__adddf3>
 8004898:	2200      	movs	r2, #0
 800489a:	2300      	movs	r3, #0
 800489c:	f7fc f84c 	bl	8000938 <__aeabi_dcmpgt>
 80048a0:	b150      	cbz	r0, 80048b8 <floor+0x48>
 80048a2:	2c00      	cmp	r4, #0
 80048a4:	da55      	bge.n	8004952 <floor+0xe2>
 80048a6:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 80048aa:	432c      	orrs	r4, r5
 80048ac:	2500      	movs	r5, #0
 80048ae:	42ac      	cmp	r4, r5
 80048b0:	4c2b      	ldr	r4, [pc, #172]	@ (8004960 <floor+0xf0>)
 80048b2:	bf08      	it	eq
 80048b4:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 80048b8:	4621      	mov	r1, r4
 80048ba:	4628      	mov	r0, r5
 80048bc:	e023      	b.n	8004906 <floor+0x96>
 80048be:	4f29      	ldr	r7, [pc, #164]	@ (8004964 <floor+0xf4>)
 80048c0:	4137      	asrs	r7, r6
 80048c2:	ea01 0307 	and.w	r3, r1, r7
 80048c6:	4303      	orrs	r3, r0
 80048c8:	d01d      	beq.n	8004906 <floor+0x96>
 80048ca:	a323      	add	r3, pc, #140	@ (adr r3, 8004958 <floor+0xe8>)
 80048cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048d0:	f7fb fdfe 	bl	80004d0 <__adddf3>
 80048d4:	2200      	movs	r2, #0
 80048d6:	2300      	movs	r3, #0
 80048d8:	f7fc f82e 	bl	8000938 <__aeabi_dcmpgt>
 80048dc:	2800      	cmp	r0, #0
 80048de:	d0eb      	beq.n	80048b8 <floor+0x48>
 80048e0:	2c00      	cmp	r4, #0
 80048e2:	bfbe      	ittt	lt
 80048e4:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 80048e8:	4133      	asrlt	r3, r6
 80048ea:	18e4      	addlt	r4, r4, r3
 80048ec:	ea24 0407 	bic.w	r4, r4, r7
 80048f0:	2500      	movs	r5, #0
 80048f2:	e7e1      	b.n	80048b8 <floor+0x48>
 80048f4:	2e33      	cmp	r6, #51	@ 0x33
 80048f6:	dd0a      	ble.n	800490e <floor+0x9e>
 80048f8:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 80048fc:	d103      	bne.n	8004906 <floor+0x96>
 80048fe:	4602      	mov	r2, r0
 8004900:	460b      	mov	r3, r1
 8004902:	f7fb fde5 	bl	80004d0 <__adddf3>
 8004906:	ec41 0b10 	vmov	d0, r0, r1
 800490a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800490e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8004912:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8004916:	40df      	lsrs	r7, r3
 8004918:	4207      	tst	r7, r0
 800491a:	d0f4      	beq.n	8004906 <floor+0x96>
 800491c:	a30e      	add	r3, pc, #56	@ (adr r3, 8004958 <floor+0xe8>)
 800491e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004922:	f7fb fdd5 	bl	80004d0 <__adddf3>
 8004926:	2200      	movs	r2, #0
 8004928:	2300      	movs	r3, #0
 800492a:	f7fc f805 	bl	8000938 <__aeabi_dcmpgt>
 800492e:	2800      	cmp	r0, #0
 8004930:	d0c2      	beq.n	80048b8 <floor+0x48>
 8004932:	2c00      	cmp	r4, #0
 8004934:	da0a      	bge.n	800494c <floor+0xdc>
 8004936:	2e14      	cmp	r6, #20
 8004938:	d101      	bne.n	800493e <floor+0xce>
 800493a:	3401      	adds	r4, #1
 800493c:	e006      	b.n	800494c <floor+0xdc>
 800493e:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8004942:	2301      	movs	r3, #1
 8004944:	40b3      	lsls	r3, r6
 8004946:	441d      	add	r5, r3
 8004948:	4545      	cmp	r5, r8
 800494a:	d3f6      	bcc.n	800493a <floor+0xca>
 800494c:	ea25 0507 	bic.w	r5, r5, r7
 8004950:	e7b2      	b.n	80048b8 <floor+0x48>
 8004952:	2500      	movs	r5, #0
 8004954:	462c      	mov	r4, r5
 8004956:	e7af      	b.n	80048b8 <floor+0x48>
 8004958:	8800759c 	.word	0x8800759c
 800495c:	7e37e43c 	.word	0x7e37e43c
 8004960:	bff00000 	.word	0xbff00000
 8004964:	000fffff 	.word	0x000fffff

08004968 <_init>:
 8004968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800496a:	bf00      	nop
 800496c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800496e:	bc08      	pop	{r3}
 8004970:	469e      	mov	lr, r3
 8004972:	4770      	bx	lr

08004974 <_fini>:
 8004974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004976:	bf00      	nop
 8004978:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800497a:	bc08      	pop	{r3}
 800497c:	469e      	mov	lr, r3
 800497e:	4770      	bx	lr
