#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x56126d1d8c80 .scope module, "test" "test" 2 1;
 .timescale 0 0;
v0x56126d208950_0 .net "active", 0 0, v0x56126d1dba10_0;  1 drivers
v0x56126d208a60_0 .net "b", 0 0, L_0x56126d2092b0;  1 drivers
v0x56126d208b70_0 .var "clk", 0 0;
v0x56126d208c10_0 .var "on", 1 0;
v0x56126d208d00_0 .net "regime", 1 0, L_0x56126d1bc820;  1 drivers
v0x56126d208e40_0 .var "rst", 0 0;
v0x56126d208ee0_0 .net "s", 2 0, v0x56126d206bb0_0;  1 drivers
v0x56126d208ff0_0 .var "start", 0 0;
v0x56126d2090e0_0 .var "x", 7 0;
v0x56126d2091a0_0 .net "y", 7 0, v0x56126d207140_0;  1 drivers
S_0x56126d1d8e10 .scope module, "_testee" "main" 2 15, 3 4 0, S_0x56126d1d8c80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "x";
    .port_info 1 /OUTPUT 8 "y";
    .port_info 2 /OUTPUT 3 "s";
    .port_info 3 /OUTPUT 1 "b";
    .port_info 4 /INPUT 2 "on";
    .port_info 5 /INPUT 1 "start";
    .port_info 6 /OUTPUT 2 "regime";
    .port_info 7 /OUTPUT 1 "active";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /INPUT 1 "rst";
v0x56126d207880_0 .net "active", 0 0, v0x56126d1dba10_0;  alias, 1 drivers
v0x56126d207970_0 .net "b", 0 0, L_0x56126d2092b0;  alias, 1 drivers
v0x56126d207a40_0 .net "clk", 0 0, v0x56126d208b70_0;  1 drivers
v0x56126d207b10_0 .net "on", 1 0, v0x56126d208c10_0;  1 drivers
v0x56126d207bb0_0 .net "regime", 1 0, L_0x56126d1bc820;  alias, 1 drivers
v0x56126d207ca0_0 .net "rst", 0 0, v0x56126d208e40_0;  1 drivers
v0x56126d207d90_0 .net "s", 2 0, v0x56126d206bb0_0;  alias, 1 drivers
v0x56126d207e30_0 .net "s_add", 0 0, v0x56126d205130_0;  1 drivers
v0x56126d207f20_0 .net "s_en", 0 0, v0x56126d2051f0_0;  1 drivers
v0x56126d207fc0_0 .net "s_step", 1 0, v0x56126d2052b0_0;  1 drivers
v0x56126d2080b0_0 .net "s_zero", 0 0, v0x56126d205390_0;  1 drivers
v0x56126d2081a0_0 .net "start", 0 0, v0x56126d208ff0_0;  1 drivers
v0x56126d208240_0 .net "x", 7 0, v0x56126d2090e0_0;  1 drivers
v0x56126d2082e0_0 .net "y", 7 0, v0x56126d207140_0;  alias, 1 drivers
v0x56126d208380_0 .net "y_en", 0 0, v0x56126d2056d0_0;  1 drivers
v0x56126d208470_0 .net "y_inc", 0 0, L_0x56126d219dc0;  1 drivers
v0x56126d208560_0 .net "y_select_next", 1 0, v0x56126d205850_0;  1 drivers
v0x56126d208760_0 .net "y_store_x", 0 0, v0x56126d205930_0;  1 drivers
S_0x56126d1ddb30 .scope module, "_control_path" "control_path" 3 40, 4 5 0, S_0x56126d1d8e10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "on";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /OUTPUT 2 "regime";
    .port_info 3 /OUTPUT 1 "active";
    .port_info 4 /OUTPUT 2 "y_select_next";
    .port_info 5 /OUTPUT 2 "s_step";
    .port_info 6 /OUTPUT 1 "y_en";
    .port_info 7 /OUTPUT 1 "s_en";
    .port_info 8 /OUTPUT 1 "y_store_x";
    .port_info 9 /OUTPUT 1 "s_add";
    .port_info 10 /OUTPUT 1 "s_zero";
    .port_info 11 /INPUT 1 "clk";
    .port_info 12 /INPUT 1 "rst";
    .port_info 13 /INPUT 1 "y_inc";
P_0x56126d1ddcc0 .param/l "S_0" 1 4 28, +C4<000000000000000000000000000010001>;
P_0x56126d1ddd00 .param/l "S_2" 1 4 27, +C4<000000000000000000000000000001101>;
P_0x56126d1ddd40 .param/l "S_4" 1 4 26, +C4<000000000000000000000000000001001>;
P_0x56126d1ddd80 .param/l "S_6" 1 4 25, +C4<000000000000000000000000000000101>;
P_0x56126d1dddc0 .param/l "S_CNT" 1 4 24, +C4<00000000000000000000000000000010>;
P_0x56126d1dde00 .param/l "S_ELIST" 1 4 24, +C4<00000000000000000000000000000001>;
P_0x56126d1dde40 .param/l "S_OFF" 1 4 24, +C4<00000000000000000000000000000000>;
P_0x56126d1dde80 .param/l "S_UPDATE" 1 4 24, +C4<00000000000000000000000000000011>;
P_0x56126d1ddec0 .param/l "S_UP_2" 1 4 30, +C4<000000000000000000000000000000111>;
P_0x56126d1ddf00 .param/l "S_UP_3" 1 4 31, +C4<000000000000000000000000000001011>;
L_0x56126d1bc820 .functor BUFZ 2, v0x56126d205510_0, C4<00>, C4<00>, C4<00>;
v0x56126d1dba10_0 .var "active", 0 0;
v0x56126d1bd5b0_0 .net "clk", 0 0, v0x56126d208b70_0;  alias, 1 drivers
v0x56126d1bd680_0 .var "next_state", 1 0;
v0x56126d1bdc60_0 .var "next_timer", 1 0;
v0x56126d1bdd30_0 .net "on", 1 0, v0x56126d208c10_0;  alias, 1 drivers
v0x56126d1c02c0_0 .net "regime", 1 0, L_0x56126d1bc820;  alias, 1 drivers
v0x56126d1c03c0_0 .net "rst", 0 0, v0x56126d208e40_0;  alias, 1 drivers
v0x56126d205130_0 .var "s_add", 0 0;
v0x56126d2051f0_0 .var "s_en", 0 0;
v0x56126d2052b0_0 .var "s_step", 1 0;
v0x56126d205390_0 .var "s_zero", 0 0;
v0x56126d205450_0 .net "start", 0 0, v0x56126d208ff0_0;  alias, 1 drivers
v0x56126d205510_0 .var "state", 1 0;
v0x56126d2055f0_0 .var "timer", 1 0;
v0x56126d2056d0_0 .var "y_en", 0 0;
v0x56126d205790_0 .net "y_inc", 0 0, L_0x56126d219dc0;  alias, 1 drivers
v0x56126d205850_0 .var "y_select_next", 1 0;
v0x56126d205930_0 .var "y_store_x", 0 0;
E_0x56126d1c5100 .event edge, v0x56126d205510_0;
E_0x56126d1c59f0 .event posedge, v0x56126d1c03c0_0, v0x56126d1bd5b0_0;
S_0x56126d205bb0 .scope module, "_data_path" "data_path" 3 20, 5 4 0, S_0x56126d1d8e10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "x";
    .port_info 1 /OUTPUT 8 "y";
    .port_info 2 /OUTPUT 3 "s";
    .port_info 3 /OUTPUT 1 "b";
    .port_info 4 /INPUT 2 "y_select_next";
    .port_info 5 /INPUT 2 "s_step";
    .port_info 6 /INPUT 1 "y_en";
    .port_info 7 /INPUT 1 "s_en";
    .port_info 8 /INPUT 1 "y_store_x";
    .port_info 9 /INPUT 1 "s_add";
    .port_info 10 /INPUT 1 "s_zero";
    .port_info 11 /INPUT 1 "clk";
    .port_info 12 /INPUT 1 "rst";
    .port_info 13 /OUTPUT 1 "y_inc";
v0x56126d205ee0_0 .net *"_ivl_10", 2 0, L_0x56126d2095f0;  1 drivers
L_0x7f3c03736060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56126d205fe0_0 .net *"_ivl_13", 0 0, L_0x7f3c03736060;  1 drivers
v0x56126d2060c0_0 .net *"_ivl_14", 2 0, L_0x56126d209690;  1 drivers
L_0x7f3c037360a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x56126d206180_0 .net/2u *"_ivl_18", 2 0, L_0x7f3c037360a8;  1 drivers
v0x56126d206260_0 .net *"_ivl_22", 31 0, L_0x56126d209ad0;  1 drivers
L_0x7f3c037360f0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56126d206390_0 .net *"_ivl_25", 28 0, L_0x7f3c037360f0;  1 drivers
L_0x7f3c03736138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56126d206470_0 .net/2u *"_ivl_26", 31 0, L_0x7f3c03736138;  1 drivers
v0x56126d206550_0 .net *"_ivl_28", 31 0, L_0x56126d219c20;  1 drivers
L_0x7f3c03736180 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x56126d206630_0 .net/2u *"_ivl_30", 31 0, L_0x7f3c03736180;  1 drivers
v0x56126d206710_0 .net *"_ivl_4", 2 0, L_0x56126d209410;  1 drivers
L_0x7f3c03736018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56126d2067f0_0 .net *"_ivl_7", 0 0, L_0x7f3c03736018;  1 drivers
v0x56126d2068d0_0 .net *"_ivl_8", 2 0, L_0x56126d209500;  1 drivers
v0x56126d2069b0_0 .net "b", 0 0, L_0x56126d2092b0;  alias, 1 drivers
v0x56126d206a70_0 .net "clk", 0 0, v0x56126d208b70_0;  alias, 1 drivers
v0x56126d206b10_0 .net "rst", 0 0, v0x56126d208e40_0;  alias, 1 drivers
v0x56126d206bb0_0 .var "s", 2 0;
v0x56126d206c50_0 .net "s_add", 0 0, v0x56126d205130_0;  alias, 1 drivers
v0x56126d206cf0_0 .net "s_base", 2 0, L_0x56126d209950;  1 drivers
v0x56126d206db0_0 .net "s_en", 0 0, v0x56126d2051f0_0;  alias, 1 drivers
v0x56126d206e50_0 .net "s_in", 2 0, L_0x56126d209810;  1 drivers
v0x56126d206f10_0 .net "s_step", 1 0, v0x56126d2052b0_0;  alias, 1 drivers
v0x56126d206fd0_0 .net "s_zero", 0 0, v0x56126d205390_0;  alias, 1 drivers
v0x56126d2070a0_0 .net "x", 7 0, v0x56126d2090e0_0;  alias, 1 drivers
v0x56126d207140_0 .var "y", 7 0;
v0x56126d207220_0 .net "y_en", 0 0, v0x56126d2056d0_0;  alias, 1 drivers
v0x56126d2072f0_0 .net "y_in", 7 0, L_0x56126d209370;  1 drivers
v0x56126d2073b0_0 .net "y_inc", 0 0, L_0x56126d219dc0;  alias, 1 drivers
v0x56126d207480_0 .var "y_next", 7 0;
v0x56126d207540_0 .net "y_select_next", 1 0, v0x56126d205850_0;  alias, 1 drivers
v0x56126d207630_0 .net "y_store_x", 0 0, v0x56126d205930_0;  alias, 1 drivers
E_0x56126d1aeec0 .event edge, v0x56126d205850_0, v0x56126d207140_0, v0x56126d206bb0_0;
L_0x56126d2092b0 .part/v v0x56126d207140_0, v0x56126d206bb0_0, 1;
L_0x56126d209370 .functor MUXZ 8, v0x56126d207480_0, v0x56126d2090e0_0, v0x56126d205930_0, C4<>;
L_0x56126d209410 .concat [ 2 1 0 0], v0x56126d2052b0_0, L_0x7f3c03736018;
L_0x56126d209500 .arith/sum 3, L_0x56126d209950, L_0x56126d209410;
L_0x56126d2095f0 .concat [ 2 1 0 0], v0x56126d2052b0_0, L_0x7f3c03736060;
L_0x56126d209690 .arith/sub 3, L_0x56126d209950, L_0x56126d2095f0;
L_0x56126d209810 .functor MUXZ 3, L_0x56126d209690, L_0x56126d209500, v0x56126d205130_0, C4<>;
L_0x56126d209950 .functor MUXZ 3, v0x56126d206bb0_0, L_0x7f3c037360a8, v0x56126d205390_0, C4<>;
L_0x56126d209ad0 .concat [ 3 29 0 0], v0x56126d206bb0_0, L_0x7f3c037360f0;
L_0x56126d219c20 .arith/sum 32, L_0x56126d209ad0, L_0x7f3c03736138;
L_0x56126d219dc0 .cmp/eq 32, L_0x56126d219c20, L_0x7f3c03736180;
    .scope S_0x56126d205bb0;
T_0 ;
    %wait E_0x56126d1c59f0;
    %load/vec4 v0x56126d206b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56126d207140_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x56126d207220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x56126d2072f0_0;
    %assign/vec4 v0x56126d207140_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x56126d205bb0;
T_1 ;
    %wait E_0x56126d1c59f0;
    %load/vec4 v0x56126d206b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56126d206bb0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x56126d206db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x56126d206e50_0;
    %assign/vec4 v0x56126d206bb0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56126d205bb0;
T_2 ;
    %wait E_0x56126d1aeec0;
    %pushi/vec4 1, 1, 8;
    %store/vec4 v0x56126d207480_0, 0, 8;
    %load/vec4 v0x56126d207540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x56126d207140_0;
    %store/vec4 v0x56126d207480_0, 0, 8;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x56126d207140_0;
    %addi 1, 0, 8;
    %store/vec4 v0x56126d207480_0, 0, 8;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x56126d207140_0;
    %load/vec4 v0x56126d206bb0_0;
    %pad/u 8;
    %add;
    %store/vec4 v0x56126d207480_0, 0, 8;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x56126d207140_0;
    %load/vec4 v0x56126d206bb0_0;
    %pad/u 8;
    %sub;
    %store/vec4 v0x56126d207480_0, 0, 8;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x56126d1ddb30;
T_3 ;
    %wait E_0x56126d1c59f0;
    %load/vec4 v0x56126d1c03c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56126d205510_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56126d2055f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x56126d2055f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x56126d1bd680_0;
    %assign/vec4 v0x56126d205510_0, 0;
    %load/vec4 v0x56126d1bdc60_0;
    %assign/vec4 v0x56126d2055f0_0, 0;
    %load/vec4 v0x56126d205510_0;
    %pad/u 33;
    %cmpi/e 17, 0, 33;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56126d2051f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56126d205130_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x56126d2052b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56126d205390_0, 0;
T_3.4 ;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x56126d2055f0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x56126d2055f0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56126d1ddb30;
T_4 ;
    %wait E_0x56126d1c59f0;
    %load/vec4 v0x56126d205510_0;
    %pad/u 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %load/vec4 v0x56126d205510_0;
    %assign/vec4 v0x56126d1bd680_0, 0;
    %jmp T_4.11;
T_4.0 ;
    %load/vec4 v0x56126d1bdd30_0;
    %assign/vec4 v0x56126d1bd680_0, 0;
    %jmp T_4.11;
T_4.1 ;
    %load/vec4 v0x56126d205450_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56126d1dba10_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x56126d1bd680_0, 0;
T_4.12 ;
    %jmp T_4.11;
T_4.2 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x56126d1bd680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56126d2051f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56126d205130_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x56126d2052b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56126d205390_0, 0;
    %jmp T_4.11;
T_4.3 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x56126d1bd680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56126d205390_0, 0;
    %jmp T_4.11;
T_4.4 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x56126d1bd680_0, 0;
    %jmp T_4.11;
T_4.5 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56126d1bd680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56126d1dba10_0, 0;
    %jmp T_4.11;
T_4.6 ;
    %load/vec4 v0x56126d205450_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.14, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56126d1bd680_0, 0;
    %jmp T_4.15;
T_4.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56126d205390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56126d205130_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x56126d2052b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56126d2051f0_0, 0;
    %load/vec4 v0x56126d205790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.16, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x56126d205850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56126d205930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56126d2056d0_0, 0;
T_4.16 ;
T_4.15 ;
    %jmp T_4.11;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56126d205930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56126d2056d0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x56126d1bd680_0, 0;
    %jmp T_4.11;
T_4.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56126d205930_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x56126d205850_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x56126d1bd680_0, 0;
    %jmp T_4.11;
T_4.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56126d2056d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56126d205390_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x56126d2052b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56126d205130_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56126d1bd680_0, 0;
    %jmp T_4.11;
T_4.11 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x56126d1ddb30;
T_5 ;
    %wait E_0x56126d1c5100;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56126d1bdc60_0, 0, 2;
    %load/vec4 v0x56126d205510_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56126d205510_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x56126d1bdc60_0, 0, 2;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x56126d1d8c80;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56126d208b70_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x56126d1d8c80;
T_7 ;
    %delay 2, 0;
    %load/vec4 v0x56126d208b70_0;
    %nor/r;
    %store/vec4 v0x56126d208b70_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x56126d1d8c80;
T_8 ;
    %delay 75, 0;
    %vpi_call 2 4 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x56126d1d8c80;
T_9 ;
    %vpi_call 2 18 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x56126d1d8c80 {0 0 0};
    %vpi_call 2 20 "$display", "time \011 clock \011 rst \011 x \011 on \011 start \011 y \011 s \011 b \011 active \011 regime" {0 0 0};
    %vpi_call 2 21 "$monitor", " %2d \011 %1d \011 %1d \011 %1d \011 %1d \011 %1d \011 %1d \011 %1d \011 %1d \011 %1d \011\011 %1d ", $stime, v0x56126d208b70_0, v0x56126d208e40_0, v0x56126d2090e0_0, v0x56126d208c10_0, v0x56126d208ff0_0, v0x56126d2091a0_0, v0x56126d208ee0_0, v0x56126d208a60_0, v0x56126d208950_0, v0x56126d208d00_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56126d208e40_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56126d208c10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56126d208ff0_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x56126d2090e0_0, 0, 8;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56126d208e40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56126d208c10_0, 0, 2;
    %delay 4, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x56126d208c10_0, 0, 2;
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "test.v";
    "main.v";
    "control_path.v";
    "data_path.v";
