Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Apr 16 23:53:35 2024
| Host         : P1-07 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  35          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.588        0.000                      0                  144        0.194        0.000                      0                  144        4.500        0.000                       0                    86  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.588        0.000                      0                  144        0.194        0.000                      0                  144        4.500        0.000                       0                    86  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.588ns  (required time - arrival time)
  Source:                 p1/pwm_serial/pulseCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/pwm_serial/signal_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 1.305ns (60.502%)  route 0.852ns (39.498%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 10.012 - 5.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.710     5.312    p1/pwm_serial/clock_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  p1/pwm_serial/pulseCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.478     5.790 r  p1/pwm_serial/pulseCounter_reg[1]/Q
                         net (fo=7, routed)           0.852     6.642    p1/pwm_serial/pulseCounter_reg[1]
    SLICE_X0Y102         LUT4 (Prop_lut4_I0_O)        0.295     6.937 r  p1/pwm_serial/lessThan_carry_i_8/O
                         net (fo=1, routed)           0.000     6.937    p1/pwm_serial/lessThan_carry_i_8_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.469 r  p1/pwm_serial/lessThan_carry/CO[3]
                         net (fo=1, routed)           0.000     7.469    p1/pwm_serial/lessThan
    SLICE_X0Y102         FDRE                                         r  p1/pwm_serial/signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.590    10.012    p1/pwm_serial/clock_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  p1/pwm_serial/signal_reg/C  (IS_INVERTED)
                         clock pessimism              0.275    10.287    
                         clock uncertainty           -0.035    10.252    
    SLICE_X0Y102         FDRE (Setup_fdre_C_D)       -0.195    10.057    p1/pwm_serial/signal_reg
  -------------------------------------------------------------------
                         required time                         10.057    
                         arrival time                          -7.469    
  -------------------------------------------------------------------
                         slack                                  2.588    

Slack (MET) :             4.935ns  (required time - arrival time)
  Source:                 receiver/tick_cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/rx_data_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 0.952ns (19.854%)  route 3.843ns (80.146%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.707     5.310    receiver/clock_IBUF_BUFG
    SLICE_X5Y72          FDCE                                         r  receiver/tick_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  receiver/tick_cnt_reg[17]/Q
                         net (fo=2, routed)           0.859     6.625    receiver/tick_cnt_reg_n_0_[17]
    SLICE_X5Y72          LUT4 (Prop_lut4_I0_O)        0.124     6.749 r  receiver/FSM_sequential_state[2]_i_9/O
                         net (fo=1, routed)           0.797     7.546    receiver/FSM_sequential_state[2]_i_9_n_0
    SLICE_X5Y73          LUT4 (Prop_lut4_I1_O)        0.124     7.670 r  receiver/FSM_sequential_state[2]_i_5/O
                         net (fo=2, routed)           0.584     8.253    receiver/FSM_sequential_state[2]_i_5_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I4_O)        0.124     8.377 f  receiver/FSM_sequential_state[2]_i_3/O
                         net (fo=38, routed)          0.860     9.238    receiver/FSM_sequential_state[2]_i_3_n_0
    SLICE_X3Y73          LUT4 (Prop_lut4_I0_O)        0.124     9.362 r  receiver/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.743    10.105    receiver/rx_data[7]_i_1_n_0
    SLICE_X0Y66          FDCE                                         r  receiver/rx_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.598    15.021    receiver/clock_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  receiver/rx_data_reg[7]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X0Y66          FDCE (Setup_fdce_C_CE)      -0.205    15.039    receiver/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -10.105    
  -------------------------------------------------------------------
                         slack                                  4.935    

Slack (MET) :             4.935ns  (required time - arrival time)
  Source:                 receiver/tick_cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/rx_data_reg[7]_lopt_replica_6/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 0.952ns (19.854%)  route 3.843ns (80.146%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.707     5.310    receiver/clock_IBUF_BUFG
    SLICE_X5Y72          FDCE                                         r  receiver/tick_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  receiver/tick_cnt_reg[17]/Q
                         net (fo=2, routed)           0.859     6.625    receiver/tick_cnt_reg_n_0_[17]
    SLICE_X5Y72          LUT4 (Prop_lut4_I0_O)        0.124     6.749 r  receiver/FSM_sequential_state[2]_i_9/O
                         net (fo=1, routed)           0.797     7.546    receiver/FSM_sequential_state[2]_i_9_n_0
    SLICE_X5Y73          LUT4 (Prop_lut4_I1_O)        0.124     7.670 r  receiver/FSM_sequential_state[2]_i_5/O
                         net (fo=2, routed)           0.584     8.253    receiver/FSM_sequential_state[2]_i_5_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I4_O)        0.124     8.377 f  receiver/FSM_sequential_state[2]_i_3/O
                         net (fo=38, routed)          0.860     9.238    receiver/FSM_sequential_state[2]_i_3_n_0
    SLICE_X3Y73          LUT4 (Prop_lut4_I0_O)        0.124     9.362 r  receiver/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.743    10.105    receiver/rx_data[7]_i_1_n_0
    SLICE_X0Y66          FDCE                                         r  receiver/rx_data_reg[7]_lopt_replica_6/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.598    15.021    receiver/clock_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  receiver/rx_data_reg[7]_lopt_replica_6/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X0Y66          FDCE (Setup_fdce_C_CE)      -0.205    15.039    receiver/rx_data_reg[7]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -10.105    
  -------------------------------------------------------------------
                         slack                                  4.935    

Slack (MET) :             4.935ns  (required time - arrival time)
  Source:                 receiver/tick_cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/rx_data_reg[7]_lopt_replica_7/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 0.952ns (19.854%)  route 3.843ns (80.146%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.707     5.310    receiver/clock_IBUF_BUFG
    SLICE_X5Y72          FDCE                                         r  receiver/tick_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  receiver/tick_cnt_reg[17]/Q
                         net (fo=2, routed)           0.859     6.625    receiver/tick_cnt_reg_n_0_[17]
    SLICE_X5Y72          LUT4 (Prop_lut4_I0_O)        0.124     6.749 r  receiver/FSM_sequential_state[2]_i_9/O
                         net (fo=1, routed)           0.797     7.546    receiver/FSM_sequential_state[2]_i_9_n_0
    SLICE_X5Y73          LUT4 (Prop_lut4_I1_O)        0.124     7.670 r  receiver/FSM_sequential_state[2]_i_5/O
                         net (fo=2, routed)           0.584     8.253    receiver/FSM_sequential_state[2]_i_5_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I4_O)        0.124     8.377 f  receiver/FSM_sequential_state[2]_i_3/O
                         net (fo=38, routed)          0.860     9.238    receiver/FSM_sequential_state[2]_i_3_n_0
    SLICE_X3Y73          LUT4 (Prop_lut4_I0_O)        0.124     9.362 r  receiver/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.743    10.105    receiver/rx_data[7]_i_1_n_0
    SLICE_X0Y66          FDCE                                         r  receiver/rx_data_reg[7]_lopt_replica_7/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.598    15.021    receiver/clock_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  receiver/rx_data_reg[7]_lopt_replica_7/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X0Y66          FDCE (Setup_fdce_C_CE)      -0.205    15.039    receiver/rx_data_reg[7]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -10.105    
  -------------------------------------------------------------------
                         slack                                  4.935    

Slack (MET) :             5.009ns  (required time - arrival time)
  Source:                 receiver/tick_cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/rx_data_reg[7]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.713ns  (logic 0.952ns (20.201%)  route 3.761ns (79.799%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.707     5.310    receiver/clock_IBUF_BUFG
    SLICE_X5Y72          FDCE                                         r  receiver/tick_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  receiver/tick_cnt_reg[17]/Q
                         net (fo=2, routed)           0.859     6.625    receiver/tick_cnt_reg_n_0_[17]
    SLICE_X5Y72          LUT4 (Prop_lut4_I0_O)        0.124     6.749 r  receiver/FSM_sequential_state[2]_i_9/O
                         net (fo=1, routed)           0.797     7.546    receiver/FSM_sequential_state[2]_i_9_n_0
    SLICE_X5Y73          LUT4 (Prop_lut4_I1_O)        0.124     7.670 r  receiver/FSM_sequential_state[2]_i_5/O
                         net (fo=2, routed)           0.584     8.253    receiver/FSM_sequential_state[2]_i_5_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I4_O)        0.124     8.377 f  receiver/FSM_sequential_state[2]_i_3/O
                         net (fo=38, routed)          0.860     9.238    receiver/FSM_sequential_state[2]_i_3_n_0
    SLICE_X3Y73          LUT4 (Prop_lut4_I0_O)        0.124     9.362 r  receiver/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.661    10.022    receiver/rx_data[7]_i_1_n_0
    SLICE_X1Y76          FDCE                                         r  receiver/rx_data_reg[7]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.590    15.013    receiver/clock_IBUF_BUFG
    SLICE_X1Y76          FDCE                                         r  receiver/rx_data_reg[7]_lopt_replica/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X1Y76          FDCE (Setup_fdce_C_CE)      -0.205    15.031    receiver/rx_data_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -10.022    
  -------------------------------------------------------------------
                         slack                                  5.009    

Slack (MET) :             5.009ns  (required time - arrival time)
  Source:                 receiver/tick_cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/rx_data_reg[7]_lopt_replica_2/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.713ns  (logic 0.952ns (20.201%)  route 3.761ns (79.799%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.707     5.310    receiver/clock_IBUF_BUFG
    SLICE_X5Y72          FDCE                                         r  receiver/tick_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  receiver/tick_cnt_reg[17]/Q
                         net (fo=2, routed)           0.859     6.625    receiver/tick_cnt_reg_n_0_[17]
    SLICE_X5Y72          LUT4 (Prop_lut4_I0_O)        0.124     6.749 r  receiver/FSM_sequential_state[2]_i_9/O
                         net (fo=1, routed)           0.797     7.546    receiver/FSM_sequential_state[2]_i_9_n_0
    SLICE_X5Y73          LUT4 (Prop_lut4_I1_O)        0.124     7.670 r  receiver/FSM_sequential_state[2]_i_5/O
                         net (fo=2, routed)           0.584     8.253    receiver/FSM_sequential_state[2]_i_5_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I4_O)        0.124     8.377 f  receiver/FSM_sequential_state[2]_i_3/O
                         net (fo=38, routed)          0.860     9.238    receiver/FSM_sequential_state[2]_i_3_n_0
    SLICE_X3Y73          LUT4 (Prop_lut4_I0_O)        0.124     9.362 r  receiver/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.661    10.022    receiver/rx_data[7]_i_1_n_0
    SLICE_X0Y76          FDCE                                         r  receiver/rx_data_reg[7]_lopt_replica_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.590    15.013    receiver/clock_IBUF_BUFG
    SLICE_X0Y76          FDCE                                         r  receiver/rx_data_reg[7]_lopt_replica_2/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X0Y76          FDCE (Setup_fdce_C_CE)      -0.205    15.031    receiver/rx_data_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -10.022    
  -------------------------------------------------------------------
                         slack                                  5.009    

Slack (MET) :             5.009ns  (required time - arrival time)
  Source:                 receiver/tick_cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/rx_data_reg[7]_lopt_replica_3/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.713ns  (logic 0.952ns (20.201%)  route 3.761ns (79.799%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.707     5.310    receiver/clock_IBUF_BUFG
    SLICE_X5Y72          FDCE                                         r  receiver/tick_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  receiver/tick_cnt_reg[17]/Q
                         net (fo=2, routed)           0.859     6.625    receiver/tick_cnt_reg_n_0_[17]
    SLICE_X5Y72          LUT4 (Prop_lut4_I0_O)        0.124     6.749 r  receiver/FSM_sequential_state[2]_i_9/O
                         net (fo=1, routed)           0.797     7.546    receiver/FSM_sequential_state[2]_i_9_n_0
    SLICE_X5Y73          LUT4 (Prop_lut4_I1_O)        0.124     7.670 r  receiver/FSM_sequential_state[2]_i_5/O
                         net (fo=2, routed)           0.584     8.253    receiver/FSM_sequential_state[2]_i_5_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I4_O)        0.124     8.377 f  receiver/FSM_sequential_state[2]_i_3/O
                         net (fo=38, routed)          0.860     9.238    receiver/FSM_sequential_state[2]_i_3_n_0
    SLICE_X3Y73          LUT4 (Prop_lut4_I0_O)        0.124     9.362 r  receiver/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.661    10.022    receiver/rx_data[7]_i_1_n_0
    SLICE_X0Y76          FDCE                                         r  receiver/rx_data_reg[7]_lopt_replica_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.590    15.013    receiver/clock_IBUF_BUFG
    SLICE_X0Y76          FDCE                                         r  receiver/rx_data_reg[7]_lopt_replica_3/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X0Y76          FDCE (Setup_fdce_C_CE)      -0.205    15.031    receiver/rx_data_reg[7]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -10.022    
  -------------------------------------------------------------------
                         slack                                  5.009    

Slack (MET) :             5.009ns  (required time - arrival time)
  Source:                 receiver/tick_cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/rx_data_reg[7]_lopt_replica_4/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.713ns  (logic 0.952ns (20.201%)  route 3.761ns (79.799%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.707     5.310    receiver/clock_IBUF_BUFG
    SLICE_X5Y72          FDCE                                         r  receiver/tick_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  receiver/tick_cnt_reg[17]/Q
                         net (fo=2, routed)           0.859     6.625    receiver/tick_cnt_reg_n_0_[17]
    SLICE_X5Y72          LUT4 (Prop_lut4_I0_O)        0.124     6.749 r  receiver/FSM_sequential_state[2]_i_9/O
                         net (fo=1, routed)           0.797     7.546    receiver/FSM_sequential_state[2]_i_9_n_0
    SLICE_X5Y73          LUT4 (Prop_lut4_I1_O)        0.124     7.670 r  receiver/FSM_sequential_state[2]_i_5/O
                         net (fo=2, routed)           0.584     8.253    receiver/FSM_sequential_state[2]_i_5_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I4_O)        0.124     8.377 f  receiver/FSM_sequential_state[2]_i_3/O
                         net (fo=38, routed)          0.860     9.238    receiver/FSM_sequential_state[2]_i_3_n_0
    SLICE_X3Y73          LUT4 (Prop_lut4_I0_O)        0.124     9.362 r  receiver/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.661    10.022    receiver/rx_data[7]_i_1_n_0
    SLICE_X0Y76          FDCE                                         r  receiver/rx_data_reg[7]_lopt_replica_4/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.590    15.013    receiver/clock_IBUF_BUFG
    SLICE_X0Y76          FDCE                                         r  receiver/rx_data_reg[7]_lopt_replica_4/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X0Y76          FDCE (Setup_fdce_C_CE)      -0.205    15.031    receiver/rx_data_reg[7]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -10.022    
  -------------------------------------------------------------------
                         slack                                  5.009    

Slack (MET) :             5.009ns  (required time - arrival time)
  Source:                 receiver/tick_cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/rx_data_reg[7]_lopt_replica_5/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.713ns  (logic 0.952ns (20.201%)  route 3.761ns (79.799%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.707     5.310    receiver/clock_IBUF_BUFG
    SLICE_X5Y72          FDCE                                         r  receiver/tick_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  receiver/tick_cnt_reg[17]/Q
                         net (fo=2, routed)           0.859     6.625    receiver/tick_cnt_reg_n_0_[17]
    SLICE_X5Y72          LUT4 (Prop_lut4_I0_O)        0.124     6.749 r  receiver/FSM_sequential_state[2]_i_9/O
                         net (fo=1, routed)           0.797     7.546    receiver/FSM_sequential_state[2]_i_9_n_0
    SLICE_X5Y73          LUT4 (Prop_lut4_I1_O)        0.124     7.670 r  receiver/FSM_sequential_state[2]_i_5/O
                         net (fo=2, routed)           0.584     8.253    receiver/FSM_sequential_state[2]_i_5_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I4_O)        0.124     8.377 f  receiver/FSM_sequential_state[2]_i_3/O
                         net (fo=38, routed)          0.860     9.238    receiver/FSM_sequential_state[2]_i_3_n_0
    SLICE_X3Y73          LUT4 (Prop_lut4_I0_O)        0.124     9.362 r  receiver/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.661    10.022    receiver/rx_data[7]_i_1_n_0
    SLICE_X0Y76          FDCE                                         r  receiver/rx_data_reg[7]_lopt_replica_5/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.590    15.013    receiver/clock_IBUF_BUFG
    SLICE_X0Y76          FDCE                                         r  receiver/rx_data_reg[7]_lopt_replica_5/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X0Y76          FDCE (Setup_fdce_C_CE)      -0.205    15.031    receiver/rx_data_reg[7]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -10.022    
  -------------------------------------------------------------------
                         slack                                  5.009    

Slack (MET) :             5.090ns  (required time - arrival time)
  Source:                 receiver/tick_cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/bit_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 0.977ns (21.910%)  route 3.482ns (78.090%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.707     5.310    receiver/clock_IBUF_BUFG
    SLICE_X5Y72          FDCE                                         r  receiver/tick_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  receiver/tick_cnt_reg[17]/Q
                         net (fo=2, routed)           0.859     6.625    receiver/tick_cnt_reg_n_0_[17]
    SLICE_X5Y72          LUT4 (Prop_lut4_I0_O)        0.124     6.749 r  receiver/FSM_sequential_state[2]_i_9/O
                         net (fo=1, routed)           0.797     7.546    receiver/FSM_sequential_state[2]_i_9_n_0
    SLICE_X5Y73          LUT4 (Prop_lut4_I1_O)        0.124     7.670 r  receiver/FSM_sequential_state[2]_i_5/O
                         net (fo=2, routed)           0.584     8.253    receiver/FSM_sequential_state[2]_i_5_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I4_O)        0.124     8.377 f  receiver/FSM_sequential_state[2]_i_3/O
                         net (fo=38, routed)          0.860     9.238    receiver/FSM_sequential_state[2]_i_3_n_0
    SLICE_X3Y73          LUT4 (Prop_lut4_I3_O)        0.149     9.387 r  receiver/bit_cnt[2]_i_1/O
                         net (fo=3, routed)           0.382     9.769    receiver/bit_cnt[2]_i_1_n_0
    SLICE_X2Y73          FDCE                                         r  receiver/bit_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.590    15.013    receiver/clock_IBUF_BUFG
    SLICE_X2Y73          FDCE                                         r  receiver/bit_cnt_reg[0]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X2Y73          FDCE (Setup_fdce_C_CE)      -0.377    14.859    receiver/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -9.769    
  -------------------------------------------------------------------
                         slack                                  5.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 transmitter/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.189ns (55.959%)  route 0.149ns (44.041%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.595     1.514    transmitter/clock_IBUF_BUFG
    SLICE_X3Y70          FDCE                                         r  transmitter/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  transmitter/FSM_sequential_state_reg[1]/Q
                         net (fo=32, routed)          0.149     1.804    transmitter/state__0[1]
    SLICE_X2Y70          LUT5 (Prop_lut5_I1_O)        0.048     1.852 r  transmitter/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.852    transmitter/bit_cnt[1]_i_1_n_0
    SLICE_X2Y70          FDCE                                         r  transmitter/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.866     2.031    transmitter/clock_IBUF_BUFG
    SLICE_X2Y70          FDCE                                         r  transmitter/bit_cnt_reg[1]/C
                         clock pessimism             -0.503     1.527    
    SLICE_X2Y70          FDCE (Hold_fdce_C_D)         0.131     1.658    transmitter/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 transmitter/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.236%)  route 0.145ns (43.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.595     1.514    transmitter/clock_IBUF_BUFG
    SLICE_X3Y70          FDCE                                         r  transmitter/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  transmitter/FSM_sequential_state_reg[1]/Q
                         net (fo=32, routed)          0.145     1.800    transmitter/state__0[1]
    SLICE_X2Y70          LUT6 (Prop_lut6_I0_O)        0.045     1.845 r  transmitter/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.845    transmitter/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X2Y70          FDCE                                         r  transmitter/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.866     2.031    transmitter/clock_IBUF_BUFG
    SLICE_X2Y70          FDCE                                         r  transmitter/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.503     1.527    
    SLICE_X2Y70          FDCE (Hold_fdce_C_D)         0.120     1.647    transmitter/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 transmitter/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/bit_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.564%)  route 0.149ns (44.436%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.595     1.514    transmitter/clock_IBUF_BUFG
    SLICE_X3Y70          FDCE                                         r  transmitter/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  transmitter/FSM_sequential_state_reg[1]/Q
                         net (fo=32, routed)          0.149     1.804    transmitter/state__0[1]
    SLICE_X2Y70          LUT4 (Prop_lut4_I0_O)        0.045     1.849 r  transmitter/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.849    transmitter/bit_cnt[0]_i_1_n_0
    SLICE_X2Y70          FDCE                                         r  transmitter/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.866     2.031    transmitter/clock_IBUF_BUFG
    SLICE_X2Y70          FDCE                                         r  transmitter/bit_cnt_reg[0]/C
                         clock pessimism             -0.503     1.527    
    SLICE_X2Y70          FDCE (Hold_fdce_C_D)         0.121     1.648    transmitter/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 transmitter/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.117%)  route 0.139ns (39.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.595     1.514    transmitter/clock_IBUF_BUFG
    SLICE_X2Y70          FDCE                                         r  transmitter/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDCE (Prop_fdce_C_Q)         0.164     1.678 r  transmitter/FSM_sequential_state_reg[0]/Q
                         net (fo=21, routed)          0.139     1.817    transmitter/state__0[0]
    SLICE_X3Y70          LUT4 (Prop_lut4_I2_O)        0.045     1.862 r  transmitter/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.862    transmitter/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X3Y70          FDCE                                         r  transmitter/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.866     2.031    transmitter/clock_IBUF_BUFG
    SLICE_X3Y70          FDCE                                         r  transmitter/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.503     1.527    
    SLICE_X3Y70          FDCE (Hold_fdce_C_D)         0.091     1.618    transmitter/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 receiver/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/rx_dv_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.786%)  route 0.189ns (57.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.592     1.511    receiver/clock_IBUF_BUFG
    SLICE_X3Y73          FDCE                                         r  receiver/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  receiver/FSM_sequential_state_reg[1]/Q
                         net (fo=40, routed)          0.189     1.841    receiver/state__0[1]
    SLICE_X3Y72          FDCE                                         r  receiver/rx_dv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.864     2.029    receiver/clock_IBUF_BUFG
    SLICE_X3Y72          FDCE                                         r  receiver/rx_dv_reg/C
                         clock pessimism             -0.502     1.526    
    SLICE_X3Y72          FDCE (Hold_fdce_C_D)         0.070     1.596    receiver/rx_dv_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 transmitter/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.247ns (66.884%)  route 0.122ns (33.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.595     1.514    transmitter/clock_IBUF_BUFG
    SLICE_X2Y70          FDCE                                         r  transmitter/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDCE (Prop_fdce_C_Q)         0.148     1.662 r  transmitter/bit_cnt_reg[1]/Q
                         net (fo=3, routed)           0.122     1.785    transmitter/bit_cnt_reg_n_0_[1]
    SLICE_X2Y70          LUT6 (Prop_lut6_I1_O)        0.099     1.884 r  transmitter/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.884    transmitter/bit_cnt[2]_i_1_n_0
    SLICE_X2Y70          FDCE                                         r  transmitter/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.866     2.031    transmitter/clock_IBUF_BUFG
    SLICE_X2Y70          FDCE                                         r  transmitter/bit_cnt_reg[2]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X2Y70          FDCE (Hold_fdce_C_D)         0.121     1.635    transmitter/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 transmitter/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/shift_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.177%)  route 0.164ns (46.823%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.591     1.510    transmitter/clock_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  transmitter/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  transmitter/shift_reg_reg[6]/Q
                         net (fo=1, routed)           0.164     1.815    transmitter/shift_reg_reg_n_0_[6]
    SLICE_X0Y74          LUT4 (Prop_lut4_I1_O)        0.045     1.860 r  transmitter/shift_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.860    transmitter/shift_reg[5]
    SLICE_X0Y74          FDRE                                         r  transmitter/shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.861     2.026    transmitter/clock_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  transmitter/shift_reg_reg[5]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y74          FDRE (Hold_fdre_C_D)         0.092     1.602    transmitter/shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 transmitter/FSM_sequential_state_reg[2]_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/tick_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.835%)  route 0.202ns (49.165%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.594     1.513    transmitter/clock_IBUF_BUFG
    SLICE_X2Y72          FDPE                                         r  transmitter/FSM_sequential_state_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDPE (Prop_fdpe_C_Q)         0.164     1.677 r  transmitter/FSM_sequential_state_reg[2]_inv/Q
                         net (fo=32, routed)          0.202     1.879    transmitter/state__0[2]
    SLICE_X6Y72          LUT5 (Prop_lut5_I0_O)        0.045     1.924 r  transmitter/tick_cnt[10]_i_1__0/O
                         net (fo=1, routed)           0.000     1.924    transmitter/tick_cnt[10]_i_1__0_n_0
    SLICE_X6Y72          FDCE                                         r  transmitter/tick_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.861     2.026    transmitter/clock_IBUF_BUFG
    SLICE_X6Y72          FDCE                                         r  transmitter/tick_cnt_reg[10]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X6Y72          FDCE (Hold_fdce_C_D)         0.120     1.666    transmitter/tick_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 transmitter/FSM_sequential_state_reg[2]_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/tick_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.209ns (50.345%)  route 0.206ns (49.655%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.594     1.513    transmitter/clock_IBUF_BUFG
    SLICE_X2Y72          FDPE                                         r  transmitter/FSM_sequential_state_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDPE (Prop_fdpe_C_Q)         0.164     1.677 r  transmitter/FSM_sequential_state_reg[2]_inv/Q
                         net (fo=32, routed)          0.206     1.883    transmitter/state__0[2]
    SLICE_X6Y72          LUT5 (Prop_lut5_I0_O)        0.045     1.928 r  transmitter/tick_cnt[11]_i_1__0/O
                         net (fo=1, routed)           0.000     1.928    transmitter/tick_cnt[11]_i_1__0_n_0
    SLICE_X6Y72          FDCE                                         r  transmitter/tick_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.861     2.026    transmitter/clock_IBUF_BUFG
    SLICE_X6Y72          FDCE                                         r  transmitter/tick_cnt_reg[11]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X6Y72          FDCE (Hold_fdce_C_D)         0.121     1.667    transmitter/tick_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 p1/pwm_serial/pulseCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/pwm_serial/pulseCounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.138%)  route 0.185ns (49.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.599     1.518    p1/pwm_serial/clock_IBUF_BUFG
    SLICE_X1Y102         FDRE                                         r  p1/pwm_serial/pulseCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  p1/pwm_serial/pulseCounter_reg[2]/Q
                         net (fo=8, routed)           0.185     1.844    p1/pwm_serial/pulseCounter_reg[2]
    SLICE_X0Y103         LUT6 (Prop_lut6_I3_O)        0.045     1.889 r  p1/pwm_serial/pulseCounter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.889    p1/pwm_serial/p_0_in__0[6]
    SLICE_X0Y103         FDRE                                         r  p1/pwm_serial/pulseCounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.871     2.036    p1/pwm_serial/clock_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  p1/pwm_serial/pulseCounter_reg[6]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.092     1.625    p1/pwm_serial/pulseCounter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y102    p1/pwm_serial/pulseCounter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y102    p1/pwm_serial/pulseCounter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y102    p1/pwm_serial/pulseCounter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y102    p1/pwm_serial/pulseCounter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y102    p1/pwm_serial/pulseCounter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    p1/pwm_serial/pulseCounter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    p1/pwm_serial/pulseCounter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    p1/pwm_serial/signal_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y73     receiver/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y102    p1/pwm_serial/pulseCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y102    p1/pwm_serial/pulseCounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y102    p1/pwm_serial/pulseCounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y102    p1/pwm_serial/pulseCounter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y102    p1/pwm_serial/pulseCounter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y102    p1/pwm_serial/pulseCounter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y102    p1/pwm_serial/pulseCounter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y102    p1/pwm_serial/pulseCounter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y102    p1/pwm_serial/pulseCounter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y102    p1/pwm_serial/pulseCounter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y102    p1/pwm_serial/pulseCounter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y102    p1/pwm_serial/pulseCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y102    p1/pwm_serial/pulseCounter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y102    p1/pwm_serial/pulseCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y102    p1/pwm_serial/pulseCounter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y102    p1/pwm_serial/pulseCounter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y102    p1/pwm_serial/pulseCounter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y102    p1/pwm_serial/pulseCounter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y102    p1/pwm_serial/pulseCounter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y102    p1/pwm_serial/pulseCounter_reg[4]/C



