<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7z020clg484-1" LaunchTime="1668364199">
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="ripple_adder_tb.ltx"/>
  <File Type="BITSTR-SYSDEF" Name="ripple_adder_tb.sysdef"/>
  <File Type="BITSTR-MMI" Name="ripple_adder_tb.mmi"/>
  <File Type="BITSTR-BMM" Name="ripple_adder_tb_bd.bmm"/>
  <File Type="BITSTR-NKY" Name="ripple_adder_tb.nky"/>
  <File Type="BITSTR-RBT" Name="ripple_adder_tb.rbt"/>
  <File Type="REPORTS-TCL" Name="ripple_adder_tb_reports.tcl"/>
  <File Type="RCFI_FILE" Name="ripple_adder_tb.rcfi"/>
  <File Type="RBD_FILE" Name="ripple_adder_tb.rbd"/>
  <File Type="BITSTR-MSK" Name="ripple_adder_tb.msk"/>
  <File Type="PA-TCL" Name="ripple_adder_tb.tcl"/>
  <File Type="ROUTE-TIMING-PB" Name="ripple_adder_tb_timing_summary_routed.pb"/>
  <File Type="OPT-DRC" Name="ripple_adder_tb_drc_opted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="ripple_adder_tb_postroute_physopt_bb.dcp"/>
  <File Type="NPI_FILE" Name="ripple_adder_tb.npi"/>
  <File Type="BG-BIN" Name="ripple_adder_tb.bin"/>
  <File Type="RNPI_FILE" Name="ripple_adder_tb.rnpi"/>
  <File Type="BG-BGN" Name="ripple_adder_tb.bgn"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="ripple_adder_tb_routed_bb.dcp"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="PWROPT-DCP" Name="ripple_adder_tb_pwropt.dcp"/>
  <File Type="RDI-RDI" Name="ripple_adder_tb.vdi"/>
  <File Type="PHYSOPT-DCP" Name="ripple_adder_tb_physopt.dcp"/>
  <File Type="CFI_FILE" Name="ripple_adder_tb.cfi"/>
  <File Type="BG-DRC" Name="ripple_adder_tb.drc"/>
  <File Type="ROUTE-ERROR-DCP" Name="ripple_adder_tb_routed_error.dcp"/>
  <File Type="PDI-FILE" Name="ripple_adder_tb.pdi"/>
  <File Type="BG-BIT" Name="ripple_adder_tb.bit"/>
  <File Type="OPT-HWDEF" Name="ripple_adder_tb.hwdef"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="ripple_adder_tb_incremental_reuse_pre_placed.rpt"/>
  <File Type="ROUTE-DCP" Name="ripple_adder_tb_routed.dcp"/>
  <File Type="OPT-DCP" Name="ripple_adder_tb_opt.dcp"/>
  <File Type="PLACE-DCP" Name="ripple_adder_tb_placed.dcp"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="ripple_adder_tb_postplace_pwropt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="ripple_adder_tb_postroute_physopt.dcp"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/and2.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl_hms/vhdl_hms.srcs/sources_1/new/and2.vhd"/>
        <Attr Name="ImportTime" Val="1668033976"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/full_adder.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl_hms/vhdl_hms.srcs/sources_1/new/full_adder.vhd"/>
        <Attr Name="ImportTime" Val="1668035985"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/half_adder.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl_hms/vhdl_hms.srcs/sources_1/new/half_adder.vhd"/>
        <Attr Name="ImportTime" Val="1668034787"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/n_adder.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl_hms/vhdl_hms.srcs/sources_1/new/n_adder.vhd"/>
        <Attr Name="ImportTime" Val="1668364027"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/xor2.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl_hms/vhdl_hms.srcs/sources_1/new/xor2.vhd"/>
        <Attr Name="ImportTime" Val="1668033938"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/n_adder_tb.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl_hms/vhdl_hms.srcs/sources_1/new/n_adder_tb.vhd"/>
        <Attr Name="ImportTime" Val="1668364437"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="ripple_adder_tb"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
    <Step Id="write_device_image"/>
  </Strategy>
</GenRun>
