$date
	Sat May  9 21:32:24 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module seqDetector111_test $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # din $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 % clk $end
$var wire 1 & data $end
$var wire 1 ' reset $end
$var reg 2 ( cst [1:0] $end
$var reg 2 ) nst [1:0] $end
$var reg 1 * out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x*
b0 )
bx (
1'
0&
0%
1$
0#
0"
x!
$end
#10
0*
0!
b0 (
1"
1%
#20
0"
0%
0$
0'
#30
1"
1%
#40
0"
0%
#50
1"
1%
#60
b1 )
0"
0%
1#
1&
#70
b11 )
b1 (
1"
1%
#80
0"
0%
#90
1*
1!
b11 (
1"
1%
#100
0"
0%
#110
1"
1%
#120
0"
0%
#130
1"
1%
#140
0*
0!
b10 )
0"
0%
0#
0&
#150
b0 )
b10 (
1"
1%
#160
0"
0%
#170
b0 (
1"
1%
#180
0"
0%
#190
1"
1%
#200
0"
0%
#210
1"
1%
#220
0"
0%
#230
1"
1%
#240
0"
0%
#250
1"
1%
#260
0"
0%
#270
1"
1%
