
lab8_1_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002034  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  080021c8  080021c8  000121c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080021f0  080021f0  00020004  2**0
                  CONTENTS
  4 .ARM          00000008  080021f0  080021f0  000121f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080021f8  080021f8  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080021f8  080021f8  000121f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080021fc  080021fc  000121fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08002200  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000004  08002204  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  08002204  00020020  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005138  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000010c2  00000000  00000000  0002516c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000688  00000000  00000000  00026230  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000005f0  00000000  00000000  000268b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001104e  00000000  00000000  00026ea8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000047cb  00000000  00000000  00037ef6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000606b1  00000000  00000000  0003c6c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0009cd72  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001aa8  00000000  00000000  0009cdc8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000004 	.word	0x20000004
 80001b0:	00000000 	.word	0x00000000
 80001b4:	080021b0 	.word	0x080021b0

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000008 	.word	0x20000008
 80001d0:	080021b0 	.word	0x080021b0

080001d4 <__aeabi_uldivmod>:
 80001d4:	b953      	cbnz	r3, 80001ec <__aeabi_uldivmod+0x18>
 80001d6:	b94a      	cbnz	r2, 80001ec <__aeabi_uldivmod+0x18>
 80001d8:	2900      	cmp	r1, #0
 80001da:	bf08      	it	eq
 80001dc:	2800      	cmpeq	r0, #0
 80001de:	bf1c      	itt	ne
 80001e0:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001e4:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001e8:	f000 b96e 	b.w	80004c8 <__aeabi_idiv0>
 80001ec:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f4:	f000 f806 	bl	8000204 <__udivmoddi4>
 80001f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000200:	b004      	add	sp, #16
 8000202:	4770      	bx	lr

08000204 <__udivmoddi4>:
 8000204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000208:	9d08      	ldr	r5, [sp, #32]
 800020a:	4604      	mov	r4, r0
 800020c:	468c      	mov	ip, r1
 800020e:	2b00      	cmp	r3, #0
 8000210:	f040 8083 	bne.w	800031a <__udivmoddi4+0x116>
 8000214:	428a      	cmp	r2, r1
 8000216:	4617      	mov	r7, r2
 8000218:	d947      	bls.n	80002aa <__udivmoddi4+0xa6>
 800021a:	fab2 f282 	clz	r2, r2
 800021e:	b142      	cbz	r2, 8000232 <__udivmoddi4+0x2e>
 8000220:	f1c2 0020 	rsb	r0, r2, #32
 8000224:	fa24 f000 	lsr.w	r0, r4, r0
 8000228:	4091      	lsls	r1, r2
 800022a:	4097      	lsls	r7, r2
 800022c:	ea40 0c01 	orr.w	ip, r0, r1
 8000230:	4094      	lsls	r4, r2
 8000232:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000236:	0c23      	lsrs	r3, r4, #16
 8000238:	fbbc f6f8 	udiv	r6, ip, r8
 800023c:	fa1f fe87 	uxth.w	lr, r7
 8000240:	fb08 c116 	mls	r1, r8, r6, ip
 8000244:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000248:	fb06 f10e 	mul.w	r1, r6, lr
 800024c:	4299      	cmp	r1, r3
 800024e:	d909      	bls.n	8000264 <__udivmoddi4+0x60>
 8000250:	18fb      	adds	r3, r7, r3
 8000252:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000256:	f080 8119 	bcs.w	800048c <__udivmoddi4+0x288>
 800025a:	4299      	cmp	r1, r3
 800025c:	f240 8116 	bls.w	800048c <__udivmoddi4+0x288>
 8000260:	3e02      	subs	r6, #2
 8000262:	443b      	add	r3, r7
 8000264:	1a5b      	subs	r3, r3, r1
 8000266:	b2a4      	uxth	r4, r4
 8000268:	fbb3 f0f8 	udiv	r0, r3, r8
 800026c:	fb08 3310 	mls	r3, r8, r0, r3
 8000270:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000274:	fb00 fe0e 	mul.w	lr, r0, lr
 8000278:	45a6      	cmp	lr, r4
 800027a:	d909      	bls.n	8000290 <__udivmoddi4+0x8c>
 800027c:	193c      	adds	r4, r7, r4
 800027e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000282:	f080 8105 	bcs.w	8000490 <__udivmoddi4+0x28c>
 8000286:	45a6      	cmp	lr, r4
 8000288:	f240 8102 	bls.w	8000490 <__udivmoddi4+0x28c>
 800028c:	3802      	subs	r0, #2
 800028e:	443c      	add	r4, r7
 8000290:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000294:	eba4 040e 	sub.w	r4, r4, lr
 8000298:	2600      	movs	r6, #0
 800029a:	b11d      	cbz	r5, 80002a4 <__udivmoddi4+0xa0>
 800029c:	40d4      	lsrs	r4, r2
 800029e:	2300      	movs	r3, #0
 80002a0:	e9c5 4300 	strd	r4, r3, [r5]
 80002a4:	4631      	mov	r1, r6
 80002a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002aa:	b902      	cbnz	r2, 80002ae <__udivmoddi4+0xaa>
 80002ac:	deff      	udf	#255	; 0xff
 80002ae:	fab2 f282 	clz	r2, r2
 80002b2:	2a00      	cmp	r2, #0
 80002b4:	d150      	bne.n	8000358 <__udivmoddi4+0x154>
 80002b6:	1bcb      	subs	r3, r1, r7
 80002b8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002bc:	fa1f f887 	uxth.w	r8, r7
 80002c0:	2601      	movs	r6, #1
 80002c2:	fbb3 fcfe 	udiv	ip, r3, lr
 80002c6:	0c21      	lsrs	r1, r4, #16
 80002c8:	fb0e 331c 	mls	r3, lr, ip, r3
 80002cc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002d0:	fb08 f30c 	mul.w	r3, r8, ip
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d907      	bls.n	80002e8 <__udivmoddi4+0xe4>
 80002d8:	1879      	adds	r1, r7, r1
 80002da:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80002de:	d202      	bcs.n	80002e6 <__udivmoddi4+0xe2>
 80002e0:	428b      	cmp	r3, r1
 80002e2:	f200 80e9 	bhi.w	80004b8 <__udivmoddi4+0x2b4>
 80002e6:	4684      	mov	ip, r0
 80002e8:	1ac9      	subs	r1, r1, r3
 80002ea:	b2a3      	uxth	r3, r4
 80002ec:	fbb1 f0fe 	udiv	r0, r1, lr
 80002f0:	fb0e 1110 	mls	r1, lr, r0, r1
 80002f4:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002f8:	fb08 f800 	mul.w	r8, r8, r0
 80002fc:	45a0      	cmp	r8, r4
 80002fe:	d907      	bls.n	8000310 <__udivmoddi4+0x10c>
 8000300:	193c      	adds	r4, r7, r4
 8000302:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000306:	d202      	bcs.n	800030e <__udivmoddi4+0x10a>
 8000308:	45a0      	cmp	r8, r4
 800030a:	f200 80d9 	bhi.w	80004c0 <__udivmoddi4+0x2bc>
 800030e:	4618      	mov	r0, r3
 8000310:	eba4 0408 	sub.w	r4, r4, r8
 8000314:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000318:	e7bf      	b.n	800029a <__udivmoddi4+0x96>
 800031a:	428b      	cmp	r3, r1
 800031c:	d909      	bls.n	8000332 <__udivmoddi4+0x12e>
 800031e:	2d00      	cmp	r5, #0
 8000320:	f000 80b1 	beq.w	8000486 <__udivmoddi4+0x282>
 8000324:	2600      	movs	r6, #0
 8000326:	e9c5 0100 	strd	r0, r1, [r5]
 800032a:	4630      	mov	r0, r6
 800032c:	4631      	mov	r1, r6
 800032e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000332:	fab3 f683 	clz	r6, r3
 8000336:	2e00      	cmp	r6, #0
 8000338:	d14a      	bne.n	80003d0 <__udivmoddi4+0x1cc>
 800033a:	428b      	cmp	r3, r1
 800033c:	d302      	bcc.n	8000344 <__udivmoddi4+0x140>
 800033e:	4282      	cmp	r2, r0
 8000340:	f200 80b8 	bhi.w	80004b4 <__udivmoddi4+0x2b0>
 8000344:	1a84      	subs	r4, r0, r2
 8000346:	eb61 0103 	sbc.w	r1, r1, r3
 800034a:	2001      	movs	r0, #1
 800034c:	468c      	mov	ip, r1
 800034e:	2d00      	cmp	r5, #0
 8000350:	d0a8      	beq.n	80002a4 <__udivmoddi4+0xa0>
 8000352:	e9c5 4c00 	strd	r4, ip, [r5]
 8000356:	e7a5      	b.n	80002a4 <__udivmoddi4+0xa0>
 8000358:	f1c2 0320 	rsb	r3, r2, #32
 800035c:	fa20 f603 	lsr.w	r6, r0, r3
 8000360:	4097      	lsls	r7, r2
 8000362:	fa01 f002 	lsl.w	r0, r1, r2
 8000366:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800036a:	40d9      	lsrs	r1, r3
 800036c:	4330      	orrs	r0, r6
 800036e:	0c03      	lsrs	r3, r0, #16
 8000370:	fbb1 f6fe 	udiv	r6, r1, lr
 8000374:	fa1f f887 	uxth.w	r8, r7
 8000378:	fb0e 1116 	mls	r1, lr, r6, r1
 800037c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000380:	fb06 f108 	mul.w	r1, r6, r8
 8000384:	4299      	cmp	r1, r3
 8000386:	fa04 f402 	lsl.w	r4, r4, r2
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x19c>
 800038c:	18fb      	adds	r3, r7, r3
 800038e:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000392:	f080 808d 	bcs.w	80004b0 <__udivmoddi4+0x2ac>
 8000396:	4299      	cmp	r1, r3
 8000398:	f240 808a 	bls.w	80004b0 <__udivmoddi4+0x2ac>
 800039c:	3e02      	subs	r6, #2
 800039e:	443b      	add	r3, r7
 80003a0:	1a5b      	subs	r3, r3, r1
 80003a2:	b281      	uxth	r1, r0
 80003a4:	fbb3 f0fe 	udiv	r0, r3, lr
 80003a8:	fb0e 3310 	mls	r3, lr, r0, r3
 80003ac:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003b0:	fb00 f308 	mul.w	r3, r0, r8
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d907      	bls.n	80003c8 <__udivmoddi4+0x1c4>
 80003b8:	1879      	adds	r1, r7, r1
 80003ba:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80003be:	d273      	bcs.n	80004a8 <__udivmoddi4+0x2a4>
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d971      	bls.n	80004a8 <__udivmoddi4+0x2a4>
 80003c4:	3802      	subs	r0, #2
 80003c6:	4439      	add	r1, r7
 80003c8:	1acb      	subs	r3, r1, r3
 80003ca:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003ce:	e778      	b.n	80002c2 <__udivmoddi4+0xbe>
 80003d0:	f1c6 0c20 	rsb	ip, r6, #32
 80003d4:	fa03 f406 	lsl.w	r4, r3, r6
 80003d8:	fa22 f30c 	lsr.w	r3, r2, ip
 80003dc:	431c      	orrs	r4, r3
 80003de:	fa20 f70c 	lsr.w	r7, r0, ip
 80003e2:	fa01 f306 	lsl.w	r3, r1, r6
 80003e6:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003ea:	fa21 f10c 	lsr.w	r1, r1, ip
 80003ee:	431f      	orrs	r7, r3
 80003f0:	0c3b      	lsrs	r3, r7, #16
 80003f2:	fbb1 f9fe 	udiv	r9, r1, lr
 80003f6:	fa1f f884 	uxth.w	r8, r4
 80003fa:	fb0e 1119 	mls	r1, lr, r9, r1
 80003fe:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000402:	fb09 fa08 	mul.w	sl, r9, r8
 8000406:	458a      	cmp	sl, r1
 8000408:	fa02 f206 	lsl.w	r2, r2, r6
 800040c:	fa00 f306 	lsl.w	r3, r0, r6
 8000410:	d908      	bls.n	8000424 <__udivmoddi4+0x220>
 8000412:	1861      	adds	r1, r4, r1
 8000414:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000418:	d248      	bcs.n	80004ac <__udivmoddi4+0x2a8>
 800041a:	458a      	cmp	sl, r1
 800041c:	d946      	bls.n	80004ac <__udivmoddi4+0x2a8>
 800041e:	f1a9 0902 	sub.w	r9, r9, #2
 8000422:	4421      	add	r1, r4
 8000424:	eba1 010a 	sub.w	r1, r1, sl
 8000428:	b2bf      	uxth	r7, r7
 800042a:	fbb1 f0fe 	udiv	r0, r1, lr
 800042e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000432:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000436:	fb00 f808 	mul.w	r8, r0, r8
 800043a:	45b8      	cmp	r8, r7
 800043c:	d907      	bls.n	800044e <__udivmoddi4+0x24a>
 800043e:	19e7      	adds	r7, r4, r7
 8000440:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000444:	d22e      	bcs.n	80004a4 <__udivmoddi4+0x2a0>
 8000446:	45b8      	cmp	r8, r7
 8000448:	d92c      	bls.n	80004a4 <__udivmoddi4+0x2a0>
 800044a:	3802      	subs	r0, #2
 800044c:	4427      	add	r7, r4
 800044e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000452:	eba7 0708 	sub.w	r7, r7, r8
 8000456:	fba0 8902 	umull	r8, r9, r0, r2
 800045a:	454f      	cmp	r7, r9
 800045c:	46c6      	mov	lr, r8
 800045e:	4649      	mov	r1, r9
 8000460:	d31a      	bcc.n	8000498 <__udivmoddi4+0x294>
 8000462:	d017      	beq.n	8000494 <__udivmoddi4+0x290>
 8000464:	b15d      	cbz	r5, 800047e <__udivmoddi4+0x27a>
 8000466:	ebb3 020e 	subs.w	r2, r3, lr
 800046a:	eb67 0701 	sbc.w	r7, r7, r1
 800046e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000472:	40f2      	lsrs	r2, r6
 8000474:	ea4c 0202 	orr.w	r2, ip, r2
 8000478:	40f7      	lsrs	r7, r6
 800047a:	e9c5 2700 	strd	r2, r7, [r5]
 800047e:	2600      	movs	r6, #0
 8000480:	4631      	mov	r1, r6
 8000482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000486:	462e      	mov	r6, r5
 8000488:	4628      	mov	r0, r5
 800048a:	e70b      	b.n	80002a4 <__udivmoddi4+0xa0>
 800048c:	4606      	mov	r6, r0
 800048e:	e6e9      	b.n	8000264 <__udivmoddi4+0x60>
 8000490:	4618      	mov	r0, r3
 8000492:	e6fd      	b.n	8000290 <__udivmoddi4+0x8c>
 8000494:	4543      	cmp	r3, r8
 8000496:	d2e5      	bcs.n	8000464 <__udivmoddi4+0x260>
 8000498:	ebb8 0e02 	subs.w	lr, r8, r2
 800049c:	eb69 0104 	sbc.w	r1, r9, r4
 80004a0:	3801      	subs	r0, #1
 80004a2:	e7df      	b.n	8000464 <__udivmoddi4+0x260>
 80004a4:	4608      	mov	r0, r1
 80004a6:	e7d2      	b.n	800044e <__udivmoddi4+0x24a>
 80004a8:	4660      	mov	r0, ip
 80004aa:	e78d      	b.n	80003c8 <__udivmoddi4+0x1c4>
 80004ac:	4681      	mov	r9, r0
 80004ae:	e7b9      	b.n	8000424 <__udivmoddi4+0x220>
 80004b0:	4666      	mov	r6, ip
 80004b2:	e775      	b.n	80003a0 <__udivmoddi4+0x19c>
 80004b4:	4630      	mov	r0, r6
 80004b6:	e74a      	b.n	800034e <__udivmoddi4+0x14a>
 80004b8:	f1ac 0c02 	sub.w	ip, ip, #2
 80004bc:	4439      	add	r1, r7
 80004be:	e713      	b.n	80002e8 <__udivmoddi4+0xe4>
 80004c0:	3802      	subs	r0, #2
 80004c2:	443c      	add	r4, r7
 80004c4:	e724      	b.n	8000310 <__udivmoddi4+0x10c>
 80004c6:	bf00      	nop

080004c8 <__aeabi_idiv0>:
 80004c8:	4770      	bx	lr
 80004ca:	bf00      	nop

080004cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80004cc:	b480      	push	{r7}
 80004ce:	b085      	sub	sp, #20
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	f003 0307 	and.w	r3, r3, #7
 80004da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80004dc:	4b0c      	ldr	r3, [pc, #48]	; (8000510 <__NVIC_SetPriorityGrouping+0x44>)
 80004de:	68db      	ldr	r3, [r3, #12]
 80004e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80004e2:	68ba      	ldr	r2, [r7, #8]
 80004e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80004e8:	4013      	ands	r3, r2
 80004ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80004ec:	68fb      	ldr	r3, [r7, #12]
 80004ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80004f0:	68bb      	ldr	r3, [r7, #8]
 80004f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80004f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80004f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80004fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80004fe:	4a04      	ldr	r2, [pc, #16]	; (8000510 <__NVIC_SetPriorityGrouping+0x44>)
 8000500:	68bb      	ldr	r3, [r7, #8]
 8000502:	60d3      	str	r3, [r2, #12]
}
 8000504:	bf00      	nop
 8000506:	3714      	adds	r7, #20
 8000508:	46bd      	mov	sp, r7
 800050a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800050e:	4770      	bx	lr
 8000510:	e000ed00 	.word	0xe000ed00

08000514 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8000514:	b480      	push	{r7}
 8000516:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8000518:	4b05      	ldr	r3, [pc, #20]	; (8000530 <LL_RCC_HSI_Enable+0x1c>)
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	4a04      	ldr	r2, [pc, #16]	; (8000530 <LL_RCC_HSI_Enable+0x1c>)
 800051e:	f043 0301 	orr.w	r3, r3, #1
 8000522:	6013      	str	r3, [r2, #0]
}
 8000524:	bf00      	nop
 8000526:	46bd      	mov	sp, r7
 8000528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800052c:	4770      	bx	lr
 800052e:	bf00      	nop
 8000530:	40023800 	.word	0x40023800

08000534 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8000534:	b480      	push	{r7}
 8000536:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8000538:	4b06      	ldr	r3, [pc, #24]	; (8000554 <LL_RCC_HSI_IsReady+0x20>)
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	f003 0302 	and.w	r3, r3, #2
 8000540:	2b02      	cmp	r3, #2
 8000542:	bf0c      	ite	eq
 8000544:	2301      	moveq	r3, #1
 8000546:	2300      	movne	r3, #0
 8000548:	b2db      	uxtb	r3, r3
}
 800054a:	4618      	mov	r0, r3
 800054c:	46bd      	mov	sp, r7
 800054e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000552:	4770      	bx	lr
 8000554:	40023800 	.word	0x40023800

08000558 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 31
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8000558:	b480      	push	{r7}
 800055a:	b083      	sub	sp, #12
 800055c:	af00      	add	r7, sp, #0
 800055e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8000560:	4b07      	ldr	r3, [pc, #28]	; (8000580 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	00db      	lsls	r3, r3, #3
 800056c:	4904      	ldr	r1, [pc, #16]	; (8000580 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 800056e:	4313      	orrs	r3, r2
 8000570:	600b      	str	r3, [r1, #0]
}
 8000572:	bf00      	nop
 8000574:	370c      	adds	r7, #12
 8000576:	46bd      	mov	sp, r7
 8000578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop
 8000580:	40023800 	.word	0x40023800

08000584 <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8000584:	b480      	push	{r7}
 8000586:	b083      	sub	sp, #12
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800058c:	4b06      	ldr	r3, [pc, #24]	; (80005a8 <LL_RCC_SetSysClkSource+0x24>)
 800058e:	689b      	ldr	r3, [r3, #8]
 8000590:	f023 0203 	bic.w	r2, r3, #3
 8000594:	4904      	ldr	r1, [pc, #16]	; (80005a8 <LL_RCC_SetSysClkSource+0x24>)
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	4313      	orrs	r3, r2
 800059a:	608b      	str	r3, [r1, #8]
}
 800059c:	bf00      	nop
 800059e:	370c      	adds	r7, #12
 80005a0:	46bd      	mov	sp, r7
 80005a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a6:	4770      	bx	lr
 80005a8:	40023800 	.word	0x40023800

080005ac <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80005ac:	b480      	push	{r7}
 80005ae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80005b0:	4b04      	ldr	r3, [pc, #16]	; (80005c4 <LL_RCC_GetSysClkSource+0x18>)
 80005b2:	689b      	ldr	r3, [r3, #8]
 80005b4:	f003 030c 	and.w	r3, r3, #12
}
 80005b8:	4618      	mov	r0, r3
 80005ba:	46bd      	mov	sp, r7
 80005bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop
 80005c4:	40023800 	.word	0x40023800

080005c8 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80005c8:	b480      	push	{r7}
 80005ca:	b083      	sub	sp, #12
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80005d0:	4b06      	ldr	r3, [pc, #24]	; (80005ec <LL_RCC_SetAHBPrescaler+0x24>)
 80005d2:	689b      	ldr	r3, [r3, #8]
 80005d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80005d8:	4904      	ldr	r1, [pc, #16]	; (80005ec <LL_RCC_SetAHBPrescaler+0x24>)
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	4313      	orrs	r3, r2
 80005de:	608b      	str	r3, [r1, #8]
}
 80005e0:	bf00      	nop
 80005e2:	370c      	adds	r7, #12
 80005e4:	46bd      	mov	sp, r7
 80005e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ea:	4770      	bx	lr
 80005ec:	40023800 	.word	0x40023800

080005f0 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80005f0:	b480      	push	{r7}
 80005f2:	b083      	sub	sp, #12
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80005f8:	4b06      	ldr	r3, [pc, #24]	; (8000614 <LL_RCC_SetAPB1Prescaler+0x24>)
 80005fa:	689b      	ldr	r3, [r3, #8]
 80005fc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8000600:	4904      	ldr	r1, [pc, #16]	; (8000614 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	4313      	orrs	r3, r2
 8000606:	608b      	str	r3, [r1, #8]
}
 8000608:	bf00      	nop
 800060a:	370c      	adds	r7, #12
 800060c:	46bd      	mov	sp, r7
 800060e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000612:	4770      	bx	lr
 8000614:	40023800 	.word	0x40023800

08000618 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8000618:	b480      	push	{r7}
 800061a:	b083      	sub	sp, #12
 800061c:	af00      	add	r7, sp, #0
 800061e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8000620:	4b06      	ldr	r3, [pc, #24]	; (800063c <LL_RCC_SetAPB2Prescaler+0x24>)
 8000622:	689b      	ldr	r3, [r3, #8]
 8000624:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8000628:	4904      	ldr	r1, [pc, #16]	; (800063c <LL_RCC_SetAPB2Prescaler+0x24>)
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	4313      	orrs	r3, r2
 800062e:	608b      	str	r3, [r1, #8]
}
 8000630:	bf00      	nop
 8000632:	370c      	adds	r7, #12
 8000634:	46bd      	mov	sp, r7
 8000636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063a:	4770      	bx	lr
 800063c:	40023800 	.word	0x40023800

08000640 <LL_RCC_SetTIMPrescaler>:
  *         @arg @ref LL_RCC_TIM_PRESCALER_TWICE
  *         @arg @ref LL_RCC_TIM_PRESCALER_FOUR_TIMES
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetTIMPrescaler(uint32_t Prescaler)
{
 8000640:	b480      	push	{r7}
 8000642:	b083      	sub	sp, #12
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_TIMPRE, Prescaler);
 8000648:	4b07      	ldr	r3, [pc, #28]	; (8000668 <LL_RCC_SetTIMPrescaler+0x28>)
 800064a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800064e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8000652:	4905      	ldr	r1, [pc, #20]	; (8000668 <LL_RCC_SetTIMPrescaler+0x28>)
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	4313      	orrs	r3, r2
 8000658:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
}
 800065c:	bf00      	nop
 800065e:	370c      	adds	r7, #12
 8000660:	46bd      	mov	sp, r7
 8000662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000666:	4770      	bx	lr
 8000668:	40023800 	.word	0x40023800

0800066c <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800066c:	b480      	push	{r7}
 800066e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8000670:	4b05      	ldr	r3, [pc, #20]	; (8000688 <LL_RCC_PLL_Enable+0x1c>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	4a04      	ldr	r2, [pc, #16]	; (8000688 <LL_RCC_PLL_Enable+0x1c>)
 8000676:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800067a:	6013      	str	r3, [r2, #0]
}
 800067c:	bf00      	nop
 800067e:	46bd      	mov	sp, r7
 8000680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000684:	4770      	bx	lr
 8000686:	bf00      	nop
 8000688:	40023800 	.word	0x40023800

0800068c <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 800068c:	b480      	push	{r7}
 800068e:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8000690:	4b07      	ldr	r3, [pc, #28]	; (80006b0 <LL_RCC_PLL_IsReady+0x24>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000698:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800069c:	bf0c      	ite	eq
 800069e:	2301      	moveq	r3, #1
 80006a0:	2300      	movne	r3, #0
 80006a2:	b2db      	uxtb	r3, r3
}
 80006a4:	4618      	mov	r0, r3
 80006a6:	46bd      	mov	sp, r7
 80006a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ac:	4770      	bx	lr
 80006ae:	bf00      	nop
 80006b0:	40023800 	.word	0x40023800

080006b4 <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)
{
 80006b4:	b480      	push	{r7}
 80006b6:	b085      	sub	sp, #20
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	60f8      	str	r0, [r7, #12]
 80006bc:	60b9      	str	r1, [r7, #8]
 80006be:	607a      	str	r2, [r7, #4]
 80006c0:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 80006c2:	4b0d      	ldr	r3, [pc, #52]	; (80006f8 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 80006c4:	685a      	ldr	r2, [r3, #4]
 80006c6:	4b0d      	ldr	r3, [pc, #52]	; (80006fc <LL_RCC_PLL_ConfigDomain_SYS+0x48>)
 80006c8:	4013      	ands	r3, r2
 80006ca:	68f9      	ldr	r1, [r7, #12]
 80006cc:	68ba      	ldr	r2, [r7, #8]
 80006ce:	4311      	orrs	r1, r2
 80006d0:	687a      	ldr	r2, [r7, #4]
 80006d2:	0192      	lsls	r2, r2, #6
 80006d4:	430a      	orrs	r2, r1
 80006d6:	4908      	ldr	r1, [pc, #32]	; (80006f8 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 80006d8:	4313      	orrs	r3, r2
 80006da:	604b      	str	r3, [r1, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos);
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 80006dc:	4b06      	ldr	r3, [pc, #24]	; (80006f8 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 80006de:	685b      	ldr	r3, [r3, #4]
 80006e0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80006e4:	4904      	ldr	r1, [pc, #16]	; (80006f8 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 80006e6:	683b      	ldr	r3, [r7, #0]
 80006e8:	4313      	orrs	r3, r2
 80006ea:	604b      	str	r3, [r1, #4]
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR, PLLP_R);
#endif /* RCC_PLLR_SYSCLK_SUPPORT */
}
 80006ec:	bf00      	nop
 80006ee:	3714      	adds	r7, #20
 80006f0:	46bd      	mov	sp, r7
 80006f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f6:	4770      	bx	lr
 80006f8:	40023800 	.word	0x40023800
 80006fc:	ffbf8000 	.word	0xffbf8000

08000700 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000700:	b480      	push	{r7}
 8000702:	b085      	sub	sp, #20
 8000704:	af00      	add	r7, sp, #0
 8000706:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000708:	4b08      	ldr	r3, [pc, #32]	; (800072c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800070a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800070c:	4907      	ldr	r1, [pc, #28]	; (800072c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	4313      	orrs	r3, r2
 8000712:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000714:	4b05      	ldr	r3, [pc, #20]	; (800072c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000716:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	4013      	ands	r3, r2
 800071c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800071e:	68fb      	ldr	r3, [r7, #12]
}
 8000720:	bf00      	nop
 8000722:	3714      	adds	r7, #20
 8000724:	46bd      	mov	sp, r7
 8000726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072a:	4770      	bx	lr
 800072c:	40023800 	.word	0x40023800

08000730 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000730:	b480      	push	{r7}
 8000732:	b085      	sub	sp, #20
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8000738:	4b08      	ldr	r3, [pc, #32]	; (800075c <LL_APB1_GRP1_EnableClock+0x2c>)
 800073a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800073c:	4907      	ldr	r1, [pc, #28]	; (800075c <LL_APB1_GRP1_EnableClock+0x2c>)
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	4313      	orrs	r3, r2
 8000742:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000744:	4b05      	ldr	r3, [pc, #20]	; (800075c <LL_APB1_GRP1_EnableClock+0x2c>)
 8000746:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	4013      	ands	r3, r2
 800074c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800074e:	68fb      	ldr	r3, [r7, #12]
}
 8000750:	bf00      	nop
 8000752:	3714      	adds	r7, #20
 8000754:	46bd      	mov	sp, r7
 8000756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075a:	4770      	bx	lr
 800075c:	40023800 	.word	0x40023800

08000760 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000760:	b480      	push	{r7}
 8000762:	b085      	sub	sp, #20
 8000764:	af00      	add	r7, sp, #0
 8000766:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000768:	4b08      	ldr	r3, [pc, #32]	; (800078c <LL_APB2_GRP1_EnableClock+0x2c>)
 800076a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800076c:	4907      	ldr	r1, [pc, #28]	; (800078c <LL_APB2_GRP1_EnableClock+0x2c>)
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	4313      	orrs	r3, r2
 8000772:	644b      	str	r3, [r1, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000774:	4b05      	ldr	r3, [pc, #20]	; (800078c <LL_APB2_GRP1_EnableClock+0x2c>)
 8000776:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	4013      	ands	r3, r2
 800077c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800077e:	68fb      	ldr	r3, [r7, #12]
}
 8000780:	bf00      	nop
 8000782:	3714      	adds	r7, #20
 8000784:	46bd      	mov	sp, r7
 8000786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078a:	4770      	bx	lr
 800078c:	40023800 	.word	0x40023800

08000790 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8000790:	b480      	push	{r7}
 8000792:	b085      	sub	sp, #20
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
 8000798:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 800079a:	4a13      	ldr	r2, [pc, #76]	; (80007e8 <LL_SYSCFG_SetEXTISource+0x58>)
 800079c:	683b      	ldr	r3, [r7, #0]
 800079e:	b2db      	uxtb	r3, r3
 80007a0:	3302      	adds	r3, #2
 80007a2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80007a6:	683b      	ldr	r3, [r7, #0]
 80007a8:	0c1b      	lsrs	r3, r3, #16
 80007aa:	43db      	mvns	r3, r3
 80007ac:	ea02 0103 	and.w	r1, r2, r3
 80007b0:	683b      	ldr	r3, [r7, #0]
 80007b2:	0c1b      	lsrs	r3, r3, #16
 80007b4:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80007b6:	68fb      	ldr	r3, [r7, #12]
 80007b8:	fa93 f3a3 	rbit	r3, r3
 80007bc:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80007be:	68bb      	ldr	r3, [r7, #8]
 80007c0:	fab3 f383 	clz	r3, r3
 80007c4:	b2db      	uxtb	r3, r3
 80007c6:	461a      	mov	r2, r3
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	fa03 f202 	lsl.w	r2, r3, r2
 80007ce:	4806      	ldr	r0, [pc, #24]	; (80007e8 <LL_SYSCFG_SetEXTISource+0x58>)
 80007d0:	683b      	ldr	r3, [r7, #0]
 80007d2:	b2db      	uxtb	r3, r3
 80007d4:	430a      	orrs	r2, r1
 80007d6:	3302      	adds	r3, #2
 80007d8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 80007dc:	bf00      	nop
 80007de:	3714      	adds	r7, #20
 80007e0:	46bd      	mov	sp, r7
 80007e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e6:	4770      	bx	lr
 80007e8:	40013800 	.word	0x40013800

080007ec <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80007ec:	b480      	push	{r7}
 80007ee:	b083      	sub	sp, #12
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80007f4:	4b06      	ldr	r3, [pc, #24]	; (8000810 <LL_FLASH_SetLatency+0x24>)
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	f023 0207 	bic.w	r2, r3, #7
 80007fc:	4904      	ldr	r1, [pc, #16]	; (8000810 <LL_FLASH_SetLatency+0x24>)
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	4313      	orrs	r3, r2
 8000802:	600b      	str	r3, [r1, #0]
}
 8000804:	bf00      	nop
 8000806:	370c      	adds	r7, #12
 8000808:	46bd      	mov	sp, r7
 800080a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080e:	4770      	bx	lr
 8000810:	40023c00 	.word	0x40023c00

08000814 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8000814:	b480      	push	{r7}
 8000816:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8000818:	4b04      	ldr	r3, [pc, #16]	; (800082c <LL_FLASH_GetLatency+0x18>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	f003 0307 	and.w	r3, r3, #7
}
 8000820:	4618      	mov	r0, r3
 8000822:	46bd      	mov	sp, r7
 8000824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000828:	4770      	bx	lr
 800082a:	bf00      	nop
 800082c:	40023c00 	.word	0x40023c00

08000830 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8000830:	b480      	push	{r7}
 8000832:	b083      	sub	sp, #12
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 8000838:	4b06      	ldr	r3, [pc, #24]	; (8000854 <LL_PWR_SetRegulVoltageScaling+0x24>)
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8000840:	4904      	ldr	r1, [pc, #16]	; (8000854 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	4313      	orrs	r3, r2
 8000846:	600b      	str	r3, [r1, #0]
}
 8000848:	bf00      	nop
 800084a:	370c      	adds	r7, #12
 800084c:	46bd      	mov	sp, r7
 800084e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000852:	4770      	bx	lr
 8000854:	40007000 	.word	0x40007000

08000858 <LL_TIM_EnableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_EnableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableARRPreload(TIM_TypeDef *TIMx)
{
 8000858:	b480      	push	{r7}
 800085a:	b083      	sub	sp, #12
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	601a      	str	r2, [r3, #0]
}
 800086c:	bf00      	nop
 800086e:	370c      	adds	r7, #12
 8000870:	46bd      	mov	sp, r7
 8000872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000876:	4770      	bx	lr

08000878 <LL_TIM_OC_DisableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8000878:	b480      	push	{r7}
 800087a:	b085      	sub	sp, #20
 800087c:	af00      	add	r7, sp, #0
 800087e:	6078      	str	r0, [r7, #4]
 8000880:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8000882:	683b      	ldr	r3, [r7, #0]
 8000884:	2b01      	cmp	r3, #1
 8000886:	d01c      	beq.n	80008c2 <LL_TIM_OC_DisableFast+0x4a>
 8000888:	683b      	ldr	r3, [r7, #0]
 800088a:	2b04      	cmp	r3, #4
 800088c:	d017      	beq.n	80008be <LL_TIM_OC_DisableFast+0x46>
 800088e:	683b      	ldr	r3, [r7, #0]
 8000890:	2b10      	cmp	r3, #16
 8000892:	d012      	beq.n	80008ba <LL_TIM_OC_DisableFast+0x42>
 8000894:	683b      	ldr	r3, [r7, #0]
 8000896:	2b40      	cmp	r3, #64	; 0x40
 8000898:	d00d      	beq.n	80008b6 <LL_TIM_OC_DisableFast+0x3e>
 800089a:	683b      	ldr	r3, [r7, #0]
 800089c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80008a0:	d007      	beq.n	80008b2 <LL_TIM_OC_DisableFast+0x3a>
 80008a2:	683b      	ldr	r3, [r7, #0]
 80008a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80008a8:	d101      	bne.n	80008ae <LL_TIM_OC_DisableFast+0x36>
 80008aa:	2305      	movs	r3, #5
 80008ac:	e00a      	b.n	80008c4 <LL_TIM_OC_DisableFast+0x4c>
 80008ae:	2306      	movs	r3, #6
 80008b0:	e008      	b.n	80008c4 <LL_TIM_OC_DisableFast+0x4c>
 80008b2:	2304      	movs	r3, #4
 80008b4:	e006      	b.n	80008c4 <LL_TIM_OC_DisableFast+0x4c>
 80008b6:	2303      	movs	r3, #3
 80008b8:	e004      	b.n	80008c4 <LL_TIM_OC_DisableFast+0x4c>
 80008ba:	2302      	movs	r3, #2
 80008bc:	e002      	b.n	80008c4 <LL_TIM_OC_DisableFast+0x4c>
 80008be:	2301      	movs	r3, #1
 80008c0:	e000      	b.n	80008c4 <LL_TIM_OC_DisableFast+0x4c>
 80008c2:	2300      	movs	r3, #0
 80008c4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	3318      	adds	r3, #24
 80008ca:	4619      	mov	r1, r3
 80008cc:	7bfb      	ldrb	r3, [r7, #15]
 80008ce:	4a0b      	ldr	r2, [pc, #44]	; (80008fc <LL_TIM_OC_DisableFast+0x84>)
 80008d0:	5cd3      	ldrb	r3, [r2, r3]
 80008d2:	440b      	add	r3, r1
 80008d4:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 80008d6:	68bb      	ldr	r3, [r7, #8]
 80008d8:	681a      	ldr	r2, [r3, #0]
 80008da:	7bfb      	ldrb	r3, [r7, #15]
 80008dc:	4908      	ldr	r1, [pc, #32]	; (8000900 <LL_TIM_OC_DisableFast+0x88>)
 80008de:	5ccb      	ldrb	r3, [r1, r3]
 80008e0:	4619      	mov	r1, r3
 80008e2:	2304      	movs	r3, #4
 80008e4:	408b      	lsls	r3, r1
 80008e6:	43db      	mvns	r3, r3
 80008e8:	401a      	ands	r2, r3
 80008ea:	68bb      	ldr	r3, [r7, #8]
 80008ec:	601a      	str	r2, [r3, #0]

}
 80008ee:	bf00      	nop
 80008f0:	3714      	adds	r7, #20
 80008f2:	46bd      	mov	sp, r7
 80008f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f8:	4770      	bx	lr
 80008fa:	bf00      	nop
 80008fc:	080021c8 	.word	0x080021c8
 8000900:	080021d0 	.word	0x080021d0

08000904 <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8000904:	b480      	push	{r7}
 8000906:	b085      	sub	sp, #20
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
 800090c:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800090e:	683b      	ldr	r3, [r7, #0]
 8000910:	2b01      	cmp	r3, #1
 8000912:	d01c      	beq.n	800094e <LL_TIM_OC_EnablePreload+0x4a>
 8000914:	683b      	ldr	r3, [r7, #0]
 8000916:	2b04      	cmp	r3, #4
 8000918:	d017      	beq.n	800094a <LL_TIM_OC_EnablePreload+0x46>
 800091a:	683b      	ldr	r3, [r7, #0]
 800091c:	2b10      	cmp	r3, #16
 800091e:	d012      	beq.n	8000946 <LL_TIM_OC_EnablePreload+0x42>
 8000920:	683b      	ldr	r3, [r7, #0]
 8000922:	2b40      	cmp	r3, #64	; 0x40
 8000924:	d00d      	beq.n	8000942 <LL_TIM_OC_EnablePreload+0x3e>
 8000926:	683b      	ldr	r3, [r7, #0]
 8000928:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800092c:	d007      	beq.n	800093e <LL_TIM_OC_EnablePreload+0x3a>
 800092e:	683b      	ldr	r3, [r7, #0]
 8000930:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000934:	d101      	bne.n	800093a <LL_TIM_OC_EnablePreload+0x36>
 8000936:	2305      	movs	r3, #5
 8000938:	e00a      	b.n	8000950 <LL_TIM_OC_EnablePreload+0x4c>
 800093a:	2306      	movs	r3, #6
 800093c:	e008      	b.n	8000950 <LL_TIM_OC_EnablePreload+0x4c>
 800093e:	2304      	movs	r3, #4
 8000940:	e006      	b.n	8000950 <LL_TIM_OC_EnablePreload+0x4c>
 8000942:	2303      	movs	r3, #3
 8000944:	e004      	b.n	8000950 <LL_TIM_OC_EnablePreload+0x4c>
 8000946:	2302      	movs	r3, #2
 8000948:	e002      	b.n	8000950 <LL_TIM_OC_EnablePreload+0x4c>
 800094a:	2301      	movs	r3, #1
 800094c:	e000      	b.n	8000950 <LL_TIM_OC_EnablePreload+0x4c>
 800094e:	2300      	movs	r3, #0
 8000950:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	3318      	adds	r3, #24
 8000956:	4619      	mov	r1, r3
 8000958:	7bfb      	ldrb	r3, [r7, #15]
 800095a:	4a0a      	ldr	r2, [pc, #40]	; (8000984 <LL_TIM_OC_EnablePreload+0x80>)
 800095c:	5cd3      	ldrb	r3, [r2, r3]
 800095e:	440b      	add	r3, r1
 8000960:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8000962:	68bb      	ldr	r3, [r7, #8]
 8000964:	681a      	ldr	r2, [r3, #0]
 8000966:	7bfb      	ldrb	r3, [r7, #15]
 8000968:	4907      	ldr	r1, [pc, #28]	; (8000988 <LL_TIM_OC_EnablePreload+0x84>)
 800096a:	5ccb      	ldrb	r3, [r1, r3]
 800096c:	4619      	mov	r1, r3
 800096e:	2308      	movs	r3, #8
 8000970:	408b      	lsls	r3, r1
 8000972:	431a      	orrs	r2, r3
 8000974:	68bb      	ldr	r3, [r7, #8]
 8000976:	601a      	str	r2, [r3, #0]
}
 8000978:	bf00      	nop
 800097a:	3714      	adds	r7, #20
 800097c:	46bd      	mov	sp, r7
 800097e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000982:	4770      	bx	lr
 8000984:	080021c8 	.word	0x080021c8
 8000988:	080021d0 	.word	0x080021d0

0800098c <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 800098c:	b480      	push	{r7}
 800098e:	b083      	sub	sp, #12
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
 8000994:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	689b      	ldr	r3, [r3, #8]
 800099a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800099e:	f023 0307 	bic.w	r3, r3, #7
 80009a2:	683a      	ldr	r2, [r7, #0]
 80009a4:	431a      	orrs	r2, r3
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	609a      	str	r2, [r3, #8]
}
 80009aa:	bf00      	nop
 80009ac:	370c      	adds	r7, #12
 80009ae:	46bd      	mov	sp, r7
 80009b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b4:	4770      	bx	lr

080009b6 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 80009b6:	b480      	push	{r7}
 80009b8:	b083      	sub	sp, #12
 80009ba:	af00      	add	r7, sp, #0
 80009bc:	6078      	str	r0, [r7, #4]
 80009be:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	685b      	ldr	r3, [r3, #4]
 80009c4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80009c8:	683b      	ldr	r3, [r7, #0]
 80009ca:	431a      	orrs	r2, r3
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	605a      	str	r2, [r3, #4]
}
 80009d0:	bf00      	nop
 80009d2:	370c      	adds	r7, #12
 80009d4:	46bd      	mov	sp, r7
 80009d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009da:	4770      	bx	lr

080009dc <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 80009dc:	b480      	push	{r7}
 80009de:	b083      	sub	sp, #12
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	689b      	ldr	r3, [r3, #8]
 80009e8:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	609a      	str	r2, [r3, #8]
}
 80009f0:	bf00      	nop
 80009f2:	370c      	adds	r7, #12
 80009f4:	46bd      	mov	sp, r7
 80009f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fa:	4770      	bx	lr

080009fc <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 80009fc:	b480      	push	{r7}
 80009fe:	b083      	sub	sp, #12
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	68db      	ldr	r3, [r3, #12]
 8000a08:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	60da      	str	r2, [r3, #12]
}
 8000a10:	bf00      	nop
 8000a12:	370c      	adds	r7, #12
 8000a14:	46bd      	mov	sp, r7
 8000a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1a:	4770      	bx	lr

08000a1c <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	b083      	sub	sp, #12
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	691b      	ldr	r3, [r3, #16]
 8000a28:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	695b      	ldr	r3, [r3, #20]
 8000a34:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	615a      	str	r2, [r3, #20]
}
 8000a3c:	bf00      	nop
 8000a3e:	370c      	adds	r7, #12
 8000a40:	46bd      	mov	sp, r7
 8000a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a46:	4770      	bx	lr

08000a48 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	b089      	sub	sp, #36	; 0x24
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	60f8      	str	r0, [r7, #12]
 8000a50:	60b9      	str	r1, [r7, #8]
 8000a52:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8000a54:	68fb      	ldr	r3, [r7, #12]
 8000a56:	681a      	ldr	r2, [r3, #0]
 8000a58:	68bb      	ldr	r3, [r7, #8]
 8000a5a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a5c:	697b      	ldr	r3, [r7, #20]
 8000a5e:	fa93 f3a3 	rbit	r3, r3
 8000a62:	613b      	str	r3, [r7, #16]
  return result;
 8000a64:	693b      	ldr	r3, [r7, #16]
 8000a66:	fab3 f383 	clz	r3, r3
 8000a6a:	b2db      	uxtb	r3, r3
 8000a6c:	005b      	lsls	r3, r3, #1
 8000a6e:	2103      	movs	r1, #3
 8000a70:	fa01 f303 	lsl.w	r3, r1, r3
 8000a74:	43db      	mvns	r3, r3
 8000a76:	401a      	ands	r2, r3
 8000a78:	68bb      	ldr	r3, [r7, #8]
 8000a7a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a7c:	69fb      	ldr	r3, [r7, #28]
 8000a7e:	fa93 f3a3 	rbit	r3, r3
 8000a82:	61bb      	str	r3, [r7, #24]
  return result;
 8000a84:	69bb      	ldr	r3, [r7, #24]
 8000a86:	fab3 f383 	clz	r3, r3
 8000a8a:	b2db      	uxtb	r3, r3
 8000a8c:	005b      	lsls	r3, r3, #1
 8000a8e:	6879      	ldr	r1, [r7, #4]
 8000a90:	fa01 f303 	lsl.w	r3, r1, r3
 8000a94:	431a      	orrs	r2, r3
 8000a96:	68fb      	ldr	r3, [r7, #12]
 8000a98:	601a      	str	r2, [r3, #0]
}
 8000a9a:	bf00      	nop
 8000a9c:	3724      	adds	r7, #36	; 0x24
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa4:	4770      	bx	lr

08000aa6 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8000aa6:	b480      	push	{r7}
 8000aa8:	b089      	sub	sp, #36	; 0x24
 8000aaa:	af00      	add	r7, sp, #0
 8000aac:	60f8      	str	r0, [r7, #12]
 8000aae:	60b9      	str	r1, [r7, #8]
 8000ab0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8000ab2:	68fb      	ldr	r3, [r7, #12]
 8000ab4:	68da      	ldr	r2, [r3, #12]
 8000ab6:	68bb      	ldr	r3, [r7, #8]
 8000ab8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000aba:	697b      	ldr	r3, [r7, #20]
 8000abc:	fa93 f3a3 	rbit	r3, r3
 8000ac0:	613b      	str	r3, [r7, #16]
  return result;
 8000ac2:	693b      	ldr	r3, [r7, #16]
 8000ac4:	fab3 f383 	clz	r3, r3
 8000ac8:	b2db      	uxtb	r3, r3
 8000aca:	005b      	lsls	r3, r3, #1
 8000acc:	2103      	movs	r1, #3
 8000ace:	fa01 f303 	lsl.w	r3, r1, r3
 8000ad2:	43db      	mvns	r3, r3
 8000ad4:	401a      	ands	r2, r3
 8000ad6:	68bb      	ldr	r3, [r7, #8]
 8000ad8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ada:	69fb      	ldr	r3, [r7, #28]
 8000adc:	fa93 f3a3 	rbit	r3, r3
 8000ae0:	61bb      	str	r3, [r7, #24]
  return result;
 8000ae2:	69bb      	ldr	r3, [r7, #24]
 8000ae4:	fab3 f383 	clz	r3, r3
 8000ae8:	b2db      	uxtb	r3, r3
 8000aea:	005b      	lsls	r3, r3, #1
 8000aec:	6879      	ldr	r1, [r7, #4]
 8000aee:	fa01 f303 	lsl.w	r3, r1, r3
 8000af2:	431a      	orrs	r2, r3
 8000af4:	68fb      	ldr	r3, [r7, #12]
 8000af6:	60da      	str	r2, [r3, #12]
}
 8000af8:	bf00      	nop
 8000afa:	3724      	adds	r7, #36	; 0x24
 8000afc:	46bd      	mov	sp, r7
 8000afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b02:	4770      	bx	lr

08000b04 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000b04:	b480      	push	{r7}
 8000b06:	b083      	sub	sp, #12
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
 8000b0c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8000b0e:	683b      	ldr	r3, [r7, #0]
 8000b10:	041a      	lsls	r2, r3, #16
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	619a      	str	r2, [r3, #24]
}
 8000b16:	bf00      	nop
 8000b18:	370c      	adds	r7, #12
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b20:	4770      	bx	lr
	...

08000b24 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8000b28:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8000b2c:	f7ff fe18 	bl	8000760 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8000b30:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8000b34:	f7ff fdfc 	bl	8000730 <LL_APB1_GRP1_EnableClock>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000b38:	2007      	movs	r0, #7
 8000b3a:	f7ff fcc7 	bl	80004cc <__NVIC_SetPriorityGrouping>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b3e:	f000 f835 	bl	8000bac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b42:	f000 f94b 	bl	8000ddc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000b46:	f000 f8f9 	bl	8000d3c <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8000b4a:	f000 f879 	bl	8000c40 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  LL_TIM_WriteReg(TIM3, CCR1, f5);
 8000b4e:	4b15      	ldr	r3, [pc, #84]	; (8000ba4 <main+0x80>)
 8000b50:	f244 129f 	movw	r2, #16799	; 0x419f
 8000b54:	635a      	str	r2, [r3, #52]	; 0x34
  LL_TIM_WriteReg(TIM3, SR, LL_TIM_ReadReg(TIM3, SR) & ~0x1);
 8000b56:	4b13      	ldr	r3, [pc, #76]	; (8000ba4 <main+0x80>)
 8000b58:	691b      	ldr	r3, [r3, #16]
 8000b5a:	4a12      	ldr	r2, [pc, #72]	; (8000ba4 <main+0x80>)
 8000b5c:	f023 0301 	bic.w	r3, r3, #1
 8000b60:	6113      	str	r3, [r2, #16]
  LL_TIM_WriteReg(TIM3, CR1, LL_TIM_ReadReg(TIM3, CR1) | 0x1);
 8000b62:	4b10      	ldr	r3, [pc, #64]	; (8000ba4 <main+0x80>)
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	4a0f      	ldr	r2, [pc, #60]	; (8000ba4 <main+0x80>)
 8000b68:	f043 0301 	orr.w	r3, r3, #1
 8000b6c:	6013      	str	r3, [r2, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	if (LL_TIM_ReadReg(TIM3, SR) & 0x1){
 8000b6e:	4b0d      	ldr	r3, [pc, #52]	; (8000ba4 <main+0x80>)
 8000b70:	691b      	ldr	r3, [r3, #16]
 8000b72:	f003 0301 	and.w	r3, r3, #1
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d0f9      	beq.n	8000b6e <main+0x4a>
		LL_TIM_WriteReg(TIM3, SR, LL_TIM_ReadReg(TIM3, SR) & ~0x1); // spegni la flag
 8000b7a:	4b0a      	ldr	r3, [pc, #40]	; (8000ba4 <main+0x80>)
 8000b7c:	691b      	ldr	r3, [r3, #16]
 8000b7e:	4a09      	ldr	r2, [pc, #36]	; (8000ba4 <main+0x80>)
 8000b80:	f023 0301 	bic.w	r3, r3, #1
 8000b84:	6113      	str	r3, [r2, #16]
		LL_TIM_WriteReg(TIM3, CCR1, LL_TIM_ReadReg(TIM3, CCR1) + f5); // setta la prossima soglia
 8000b86:	4b07      	ldr	r3, [pc, #28]	; (8000ba4 <main+0x80>)
 8000b88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b8a:	4a06      	ldr	r2, [pc, #24]	; (8000ba4 <main+0x80>)
 8000b8c:	f503 4383 	add.w	r3, r3, #16768	; 0x4180
 8000b90:	331f      	adds	r3, #31
 8000b92:	6353      	str	r3, [r2, #52]	; 0x34
		LL_GPIO_WriteReg(GPIOC, ODR, LL_GPIO_ReadReg(GPIOC, ODR) ^ (1 << 6)); // toggla il pin
 8000b94:	4b04      	ldr	r3, [pc, #16]	; (8000ba8 <main+0x84>)
 8000b96:	695b      	ldr	r3, [r3, #20]
 8000b98:	4a03      	ldr	r2, [pc, #12]	; (8000ba8 <main+0x84>)
 8000b9a:	f083 0340 	eor.w	r3, r3, #64	; 0x40
 8000b9e:	6153      	str	r3, [r2, #20]
	if (LL_TIM_ReadReg(TIM3, SR) & 0x1){
 8000ba0:	e7e5      	b.n	8000b6e <main+0x4a>
 8000ba2:	bf00      	nop
 8000ba4:	40000400 	.word	0x40000400
 8000ba8:	40020800 	.word	0x40020800

08000bac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_2);
 8000bb0:	2002      	movs	r0, #2
 8000bb2:	f7ff fe1b 	bl	80007ec <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_2)
 8000bb6:	bf00      	nop
 8000bb8:	f7ff fe2c 	bl	8000814 <LL_FLASH_GetLatency>
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	2b02      	cmp	r3, #2
 8000bc0:	d1fa      	bne.n	8000bb8 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE2);
 8000bc2:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8000bc6:	f7ff fe33 	bl	8000830 <LL_PWR_SetRegulVoltageScaling>
  LL_RCC_HSI_SetCalibTrimming(16);
 8000bca:	2010      	movs	r0, #16
 8000bcc:	f7ff fcc4 	bl	8000558 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_HSI_Enable();
 8000bd0:	f7ff fca0 	bl	8000514 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8000bd4:	bf00      	nop
 8000bd6:	f7ff fcad 	bl	8000534 <LL_RCC_HSI_IsReady>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	2b01      	cmp	r3, #1
 8000bde:	d1fa      	bne.n	8000bd6 <SystemClock_Config+0x2a>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_16, 336, LL_RCC_PLLP_DIV_4);
 8000be0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000be4:	f44f 72a8 	mov.w	r2, #336	; 0x150
 8000be8:	2110      	movs	r1, #16
 8000bea:	2000      	movs	r0, #0
 8000bec:	f7ff fd62 	bl	80006b4 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 8000bf0:	f7ff fd3c 	bl	800066c <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8000bf4:	bf00      	nop
 8000bf6:	f7ff fd49 	bl	800068c <LL_RCC_PLL_IsReady>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	2b01      	cmp	r3, #1
 8000bfe:	d1fa      	bne.n	8000bf6 <SystemClock_Config+0x4a>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000c00:	2000      	movs	r0, #0
 8000c02:	f7ff fce1 	bl	80005c8 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
 8000c06:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000c0a:	f7ff fcf1 	bl	80005f0 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8000c0e:	2000      	movs	r0, #0
 8000c10:	f7ff fd02 	bl	8000618 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8000c14:	2002      	movs	r0, #2
 8000c16:	f7ff fcb5 	bl	8000584 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8000c1a:	bf00      	nop
 8000c1c:	f7ff fcc6 	bl	80005ac <LL_RCC_GetSysClkSource>
 8000c20:	4603      	mov	r3, r0
 8000c22:	2b08      	cmp	r3, #8
 8000c24:	d1fa      	bne.n	8000c1c <SystemClock_Config+0x70>
  {

  }
  LL_Init1msTick(84000000);
 8000c26:	4805      	ldr	r0, [pc, #20]	; (8000c3c <SystemClock_Config+0x90>)
 8000c28:	f001 fa78 	bl	800211c <LL_Init1msTick>
  LL_SetSystemCoreClock(84000000);
 8000c2c:	4803      	ldr	r0, [pc, #12]	; (8000c3c <SystemClock_Config+0x90>)
 8000c2e:	f001 fa83 	bl	8002138 <LL_SetSystemCoreClock>
  LL_RCC_SetTIMPrescaler(LL_RCC_TIM_PRESCALER_TWICE);
 8000c32:	2000      	movs	r0, #0
 8000c34:	f7ff fd04 	bl	8000640 <LL_RCC_SetTIMPrescaler>
}
 8000c38:	bf00      	nop
 8000c3a:	bd80      	pop	{r7, pc}
 8000c3c:	0501bd00 	.word	0x0501bd00

08000c40 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b094      	sub	sp, #80	; 0x50
 8000c44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8000c46:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	601a      	str	r2, [r3, #0]
 8000c4e:	605a      	str	r2, [r3, #4]
 8000c50:	609a      	str	r2, [r3, #8]
 8000c52:	60da      	str	r2, [r3, #12]
 8000c54:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8000c56:	f107 031c 	add.w	r3, r7, #28
 8000c5a:	2220      	movs	r2, #32
 8000c5c:	2100      	movs	r1, #0
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f001 fa9e 	bl	80021a0 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c64:	1d3b      	adds	r3, r7, #4
 8000c66:	2200      	movs	r2, #0
 8000c68:	601a      	str	r2, [r3, #0]
 8000c6a:	605a      	str	r2, [r3, #4]
 8000c6c:	609a      	str	r2, [r3, #8]
 8000c6e:	60da      	str	r2, [r3, #12]
 8000c70:	611a      	str	r2, [r3, #16]
 8000c72:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8000c74:	2002      	movs	r0, #2
 8000c76:	f7ff fd5b 	bl	8000730 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8000c7a:	2004      	movs	r0, #4
 8000c7c:	f7ff fd40 	bl	8000700 <LL_AHB1_GRP1_EnableClock>
  /**TIM3 GPIO Configuration
  PC7   ------> TIM3_CH2
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 8000c80:	2380      	movs	r3, #128	; 0x80
 8000c82:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000c84:	2302      	movs	r3, #2
 8000c86:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000c90:	2300      	movs	r3, #0
 8000c92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8000c94:	2302      	movs	r3, #2
 8000c96:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c98:	1d3b      	adds	r3, r7, #4
 8000c9a:	4619      	mov	r1, r3
 8000c9c:	4825      	ldr	r0, [pc, #148]	; (8000d34 <MX_TIM3_Init+0xf4>)
 8000c9e:	f000 fb8d 	bl	80013bc <LL_GPIO_Init>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 65535;
 8000caa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000cae:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8000cb4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000cb8:	4619      	mov	r1, r3
 8000cba:	481f      	ldr	r0, [pc, #124]	; (8000d38 <MX_TIM3_Init+0xf8>)
 8000cbc:	f000 fd9e 	bl	80017fc <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM3);
 8000cc0:	481d      	ldr	r0, [pc, #116]	; (8000d38 <MX_TIM3_Init+0xf8>)
 8000cc2:	f7ff fdc9 	bl	8000858 <LL_TIM_EnableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 8000cc6:	2100      	movs	r1, #0
 8000cc8:	481b      	ldr	r0, [pc, #108]	; (8000d38 <MX_TIM3_Init+0xf8>)
 8000cca:	f7ff fe5f 	bl	800098c <LL_TIM_SetClockSource>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_ACTIVE;
 8000cce:	2310      	movs	r3, #16
 8000cd0:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_ENABLE;
 8000cd2:	2301      	movs	r3, #1
 8000cd4:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 5000;
 8000cda:	f241 3388 	movw	r3, #5000	; 0x1388
 8000cde:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8000ce4:	f107 031c 	add.w	r3, r7, #28
 8000ce8:	461a      	mov	r2, r3
 8000cea:	2101      	movs	r1, #1
 8000cec:	4812      	ldr	r0, [pc, #72]	; (8000d38 <MX_TIM3_Init+0xf8>)
 8000cee:	f000 fdff 	bl	80018f0 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH1);
 8000cf2:	2101      	movs	r1, #1
 8000cf4:	4810      	ldr	r0, [pc, #64]	; (8000d38 <MX_TIM3_Init+0xf8>)
 8000cf6:	f7ff fdbf 	bl	8000878 <LL_TIM_OC_DisableFast>
  TIM_OC_InitStruct.CompareValue = 25000;
 8000cfa:	f246 13a8 	movw	r3, #25000	; 0x61a8
 8000cfe:	62bb      	str	r3, [r7, #40]	; 0x28
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 8000d00:	f107 031c 	add.w	r3, r7, #28
 8000d04:	461a      	mov	r2, r3
 8000d06:	2110      	movs	r1, #16
 8000d08:	480b      	ldr	r0, [pc, #44]	; (8000d38 <MX_TIM3_Init+0xf8>)
 8000d0a:	f000 fdf1 	bl	80018f0 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH2);
 8000d0e:	2110      	movs	r1, #16
 8000d10:	4809      	ldr	r0, [pc, #36]	; (8000d38 <MX_TIM3_Init+0xf8>)
 8000d12:	f7ff fdb1 	bl	8000878 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8000d16:	2100      	movs	r1, #0
 8000d18:	4807      	ldr	r0, [pc, #28]	; (8000d38 <MX_TIM3_Init+0xf8>)
 8000d1a:	f7ff fe4c 	bl	80009b6 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 8000d1e:	4806      	ldr	r0, [pc, #24]	; (8000d38 <MX_TIM3_Init+0xf8>)
 8000d20:	f7ff fe5c 	bl	80009dc <LL_TIM_DisableMasterSlaveMode>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH1);
 8000d24:	2101      	movs	r1, #1
 8000d26:	4804      	ldr	r0, [pc, #16]	; (8000d38 <MX_TIM3_Init+0xf8>)
 8000d28:	f7ff fdec 	bl	8000904 <LL_TIM_OC_EnablePreload>
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000d2c:	bf00      	nop
 8000d2e:	3750      	adds	r7, #80	; 0x50
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bd80      	pop	{r7, pc}
 8000d34:	40020800 	.word	0x40020800
 8000d38:	40000400 	.word	0x40000400

08000d3c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b08e      	sub	sp, #56	; 0x38
 8000d40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8000d42:	f107 031c 	add.w	r3, r7, #28
 8000d46:	2200      	movs	r2, #0
 8000d48:	601a      	str	r2, [r3, #0]
 8000d4a:	605a      	str	r2, [r3, #4]
 8000d4c:	609a      	str	r2, [r3, #8]
 8000d4e:	60da      	str	r2, [r3, #12]
 8000d50:	611a      	str	r2, [r3, #16]
 8000d52:	615a      	str	r2, [r3, #20]
 8000d54:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d56:	1d3b      	adds	r3, r7, #4
 8000d58:	2200      	movs	r2, #0
 8000d5a:	601a      	str	r2, [r3, #0]
 8000d5c:	605a      	str	r2, [r3, #4]
 8000d5e:	609a      	str	r2, [r3, #8]
 8000d60:	60da      	str	r2, [r3, #12]
 8000d62:	611a      	str	r2, [r3, #16]
 8000d64:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8000d66:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000d6a:	f7ff fce1 	bl	8000730 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8000d6e:	2001      	movs	r0, #1
 8000d70:	f7ff fcc6 	bl	8000700 <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000d74:	230c      	movs	r3, #12
 8000d76:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000d78:	2302      	movs	r3, #2
 8000d7a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000d80:	2300      	movs	r3, #0
 8000d82:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000d84:	2300      	movs	r3, #0
 8000d86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8000d88:	2307      	movs	r3, #7
 8000d8a:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d8c:	1d3b      	adds	r3, r7, #4
 8000d8e:	4619      	mov	r1, r3
 8000d90:	4810      	ldr	r0, [pc, #64]	; (8000dd4 <MX_USART2_UART_Init+0x98>)
 8000d92:	f000 fb13 	bl	80013bc <LL_GPIO_Init>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8000d96:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8000d9a:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8000da0:	2300      	movs	r3, #0
 8000da2:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8000da4:	2300      	movs	r3, #0
 8000da6:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8000da8:	230c      	movs	r3, #12
 8000daa:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8000dac:	2300      	movs	r3, #0
 8000dae:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8000db0:	2300      	movs	r3, #0
 8000db2:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 8000db4:	f107 031c 	add.w	r3, r7, #28
 8000db8:	4619      	mov	r1, r3
 8000dba:	4807      	ldr	r0, [pc, #28]	; (8000dd8 <MX_USART2_UART_Init+0x9c>)
 8000dbc:	f001 f930 	bl	8002020 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 8000dc0:	4805      	ldr	r0, [pc, #20]	; (8000dd8 <MX_USART2_UART_Init+0x9c>)
 8000dc2:	f7ff fe2b 	bl	8000a1c <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8000dc6:	4804      	ldr	r0, [pc, #16]	; (8000dd8 <MX_USART2_UART_Init+0x9c>)
 8000dc8:	f7ff fe18 	bl	80009fc <LL_USART_Enable>
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000dcc:	bf00      	nop
 8000dce:	3738      	adds	r7, #56	; 0x38
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	40020000 	.word	0x40020000
 8000dd8:	40004400 	.word	0x40004400

08000ddc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b088      	sub	sp, #32
 8000de0:	af00      	add	r7, sp, #0
  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8000de2:	f107 0318 	add.w	r3, r7, #24
 8000de6:	2200      	movs	r2, #0
 8000de8:	601a      	str	r2, [r3, #0]
 8000dea:	605a      	str	r2, [r3, #4]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dec:	463b      	mov	r3, r7
 8000dee:	2200      	movs	r2, #0
 8000df0:	601a      	str	r2, [r3, #0]
 8000df2:	605a      	str	r2, [r3, #4]
 8000df4:	609a      	str	r2, [r3, #8]
 8000df6:	60da      	str	r2, [r3, #12]
 8000df8:	611a      	str	r2, [r3, #16]
 8000dfa:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8000dfc:	2004      	movs	r0, #4
 8000dfe:	f7ff fc7f 	bl	8000700 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8000e02:	2080      	movs	r0, #128	; 0x80
 8000e04:	f7ff fc7c 	bl	8000700 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8000e08:	2001      	movs	r0, #1
 8000e0a:	f7ff fc79 	bl	8000700 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8000e0e:	2002      	movs	r0, #2
 8000e10:	f7ff fc76 	bl	8000700 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(LD2_GPIO_Port, LD2_Pin);
 8000e14:	2120      	movs	r1, #32
 8000e16:	4823      	ldr	r0, [pc, #140]	; (8000ea4 <MX_GPIO_Init+0xc8>)
 8000e18:	f7ff fe74 	bl	8000b04 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_6);
 8000e1c:	2140      	movs	r1, #64	; 0x40
 8000e1e:	4822      	ldr	r0, [pc, #136]	; (8000ea8 <MX_GPIO_Init+0xcc>)
 8000e20:	f7ff fe70 	bl	8000b04 <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 8000e24:	4921      	ldr	r1, [pc, #132]	; (8000eac <MX_GPIO_Init+0xd0>)
 8000e26:	2002      	movs	r0, #2
 8000e28:	f7ff fcb2 	bl	8000790 <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 8000e2c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e30:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 8000e32:	2301      	movs	r3, #1
 8000e34:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8000e36:	2300      	movs	r3, #0
 8000e38:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8000e3a:	2302      	movs	r3, #2
 8000e3c:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 8000e3e:	f107 0318 	add.w	r3, r7, #24
 8000e42:	4618      	mov	r0, r3
 8000e44:	f000 f934 	bl	80010b0 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(B1_GPIO_Port, B1_Pin, LL_GPIO_PULL_NO);
 8000e48:	2200      	movs	r2, #0
 8000e4a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e4e:	4816      	ldr	r0, [pc, #88]	; (8000ea8 <MX_GPIO_Init+0xcc>)
 8000e50:	f7ff fe29 	bl	8000aa6 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(B1_GPIO_Port, B1_Pin, LL_GPIO_MODE_INPUT);
 8000e54:	2200      	movs	r2, #0
 8000e56:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e5a:	4813      	ldr	r0, [pc, #76]	; (8000ea8 <MX_GPIO_Init+0xcc>)
 8000e5c:	f7ff fdf4 	bl	8000a48 <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = LD2_Pin;
 8000e60:	2320      	movs	r3, #32
 8000e62:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000e64:	2301      	movs	r3, #1
 8000e66:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000e70:	2300      	movs	r3, #0
 8000e72:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000e74:	463b      	mov	r3, r7
 8000e76:	4619      	mov	r1, r3
 8000e78:	480a      	ldr	r0, [pc, #40]	; (8000ea4 <MX_GPIO_Init+0xc8>)
 8000e7a:	f000 fa9f 	bl	80013bc <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8000e7e:	2340      	movs	r3, #64	; 0x40
 8000e80:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000e82:	2301      	movs	r3, #1
 8000e84:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000e86:	2300      	movs	r3, #0
 8000e88:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e92:	463b      	mov	r3, r7
 8000e94:	4619      	mov	r1, r3
 8000e96:	4804      	ldr	r0, [pc, #16]	; (8000ea8 <MX_GPIO_Init+0xcc>)
 8000e98:	f000 fa90 	bl	80013bc <LL_GPIO_Init>

}
 8000e9c:	bf00      	nop
 8000e9e:	3720      	adds	r7, #32
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}
 8000ea4:	40020000 	.word	0x40020000
 8000ea8:	40020800 	.word	0x40020800
 8000eac:	00f00003 	.word	0x00f00003

08000eb0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000eb4:	e7fe      	b.n	8000eb4 <NMI_Handler+0x4>

08000eb6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000eb6:	b480      	push	{r7}
 8000eb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000eba:	e7fe      	b.n	8000eba <HardFault_Handler+0x4>

08000ebc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ec0:	e7fe      	b.n	8000ec0 <MemManage_Handler+0x4>

08000ec2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ec2:	b480      	push	{r7}
 8000ec4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ec6:	e7fe      	b.n	8000ec6 <BusFault_Handler+0x4>

08000ec8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ecc:	e7fe      	b.n	8000ecc <UsageFault_Handler+0x4>

08000ece <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ece:	b480      	push	{r7}
 8000ed0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ed2:	bf00      	nop
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eda:	4770      	bx	lr

08000edc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000edc:	b480      	push	{r7}
 8000ede:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ee0:	bf00      	nop
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee8:	4770      	bx	lr

08000eea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000eea:	b480      	push	{r7}
 8000eec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000eee:	bf00      	nop
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef6:	4770      	bx	lr

08000ef8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000efc:	bf00      	nop
 8000efe:	46bd      	mov	sp, r7
 8000f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f04:	4770      	bx	lr
	...

08000f08 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f0c:	4b06      	ldr	r3, [pc, #24]	; (8000f28 <SystemInit+0x20>)
 8000f0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f12:	4a05      	ldr	r2, [pc, #20]	; (8000f28 <SystemInit+0x20>)
 8000f14:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f18:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f1c:	bf00      	nop
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f24:	4770      	bx	lr
 8000f26:	bf00      	nop
 8000f28:	e000ed00 	.word	0xe000ed00

08000f2c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000f2c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000f64 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000f30:	480d      	ldr	r0, [pc, #52]	; (8000f68 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000f32:	490e      	ldr	r1, [pc, #56]	; (8000f6c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000f34:	4a0e      	ldr	r2, [pc, #56]	; (8000f70 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000f36:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f38:	e002      	b.n	8000f40 <LoopCopyDataInit>

08000f3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f3e:	3304      	adds	r3, #4

08000f40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f44:	d3f9      	bcc.n	8000f3a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f46:	4a0b      	ldr	r2, [pc, #44]	; (8000f74 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000f48:	4c0b      	ldr	r4, [pc, #44]	; (8000f78 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000f4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f4c:	e001      	b.n	8000f52 <LoopFillZerobss>

08000f4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f50:	3204      	adds	r2, #4

08000f52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f54:	d3fb      	bcc.n	8000f4e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000f56:	f7ff ffd7 	bl	8000f08 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000f5a:	f001 f8fd 	bl	8002158 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f5e:	f7ff fde1 	bl	8000b24 <main>
  bx  lr    
 8000f62:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000f64:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000f68:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f6c:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000f70:	08002200 	.word	0x08002200
  ldr r2, =_sbss
 8000f74:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000f78:	20000020 	.word	0x20000020

08000f7c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f7c:	e7fe      	b.n	8000f7c <ADC_IRQHandler>
	...

08000f80 <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8000f80:	b480      	push	{r7}
 8000f82:	b083      	sub	sp, #12
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8000f88:	4b05      	ldr	r3, [pc, #20]	; (8000fa0 <LL_EXTI_EnableIT_0_31+0x20>)
 8000f8a:	681a      	ldr	r2, [r3, #0]
 8000f8c:	4904      	ldr	r1, [pc, #16]	; (8000fa0 <LL_EXTI_EnableIT_0_31+0x20>)
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	4313      	orrs	r3, r2
 8000f92:	600b      	str	r3, [r1, #0]
}
 8000f94:	bf00      	nop
 8000f96:	370c      	adds	r7, #12
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9e:	4770      	bx	lr
 8000fa0:	40013c00 	.word	0x40013c00

08000fa4 <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b083      	sub	sp, #12
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8000fac:	4b06      	ldr	r3, [pc, #24]	; (8000fc8 <LL_EXTI_DisableIT_0_31+0x24>)
 8000fae:	681a      	ldr	r2, [r3, #0]
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	43db      	mvns	r3, r3
 8000fb4:	4904      	ldr	r1, [pc, #16]	; (8000fc8 <LL_EXTI_DisableIT_0_31+0x24>)
 8000fb6:	4013      	ands	r3, r2
 8000fb8:	600b      	str	r3, [r1, #0]
}
 8000fba:	bf00      	nop
 8000fbc:	370c      	adds	r7, #12
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop
 8000fc8:	40013c00 	.word	0x40013c00

08000fcc <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	b083      	sub	sp, #12
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 8000fd4:	4b05      	ldr	r3, [pc, #20]	; (8000fec <LL_EXTI_EnableEvent_0_31+0x20>)
 8000fd6:	685a      	ldr	r2, [r3, #4]
 8000fd8:	4904      	ldr	r1, [pc, #16]	; (8000fec <LL_EXTI_EnableEvent_0_31+0x20>)
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	4313      	orrs	r3, r2
 8000fde:	604b      	str	r3, [r1, #4]

}
 8000fe0:	bf00      	nop
 8000fe2:	370c      	adds	r7, #12
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fea:	4770      	bx	lr
 8000fec:	40013c00 	.word	0x40013c00

08000ff0 <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b083      	sub	sp, #12
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 8000ff8:	4b06      	ldr	r3, [pc, #24]	; (8001014 <LL_EXTI_DisableEvent_0_31+0x24>)
 8000ffa:	685a      	ldr	r2, [r3, #4]
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	43db      	mvns	r3, r3
 8001000:	4904      	ldr	r1, [pc, #16]	; (8001014 <LL_EXTI_DisableEvent_0_31+0x24>)
 8001002:	4013      	ands	r3, r2
 8001004:	604b      	str	r3, [r1, #4]
}
 8001006:	bf00      	nop
 8001008:	370c      	adds	r7, #12
 800100a:	46bd      	mov	sp, r7
 800100c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001010:	4770      	bx	lr
 8001012:	bf00      	nop
 8001014:	40013c00 	.word	0x40013c00

08001018 <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8001018:	b480      	push	{r7}
 800101a:	b083      	sub	sp, #12
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8001020:	4b05      	ldr	r3, [pc, #20]	; (8001038 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001022:	689a      	ldr	r2, [r3, #8]
 8001024:	4904      	ldr	r1, [pc, #16]	; (8001038 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	4313      	orrs	r3, r2
 800102a:	608b      	str	r3, [r1, #8]

}
 800102c:	bf00      	nop
 800102e:	370c      	adds	r7, #12
 8001030:	46bd      	mov	sp, r7
 8001032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001036:	4770      	bx	lr
 8001038:	40013c00 	.word	0x40013c00

0800103c <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 8001044:	4b06      	ldr	r3, [pc, #24]	; (8001060 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8001046:	689a      	ldr	r2, [r3, #8]
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	43db      	mvns	r3, r3
 800104c:	4904      	ldr	r1, [pc, #16]	; (8001060 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800104e:	4013      	ands	r3, r2
 8001050:	608b      	str	r3, [r1, #8]

}
 8001052:	bf00      	nop
 8001054:	370c      	adds	r7, #12
 8001056:	46bd      	mov	sp, r7
 8001058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop
 8001060:	40013c00 	.word	0x40013c00

08001064 <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8001064:	b480      	push	{r7}
 8001066:	b083      	sub	sp, #12
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 800106c:	4b05      	ldr	r3, [pc, #20]	; (8001084 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800106e:	68da      	ldr	r2, [r3, #12]
 8001070:	4904      	ldr	r1, [pc, #16]	; (8001084 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	4313      	orrs	r3, r2
 8001076:	60cb      	str	r3, [r1, #12]
}
 8001078:	bf00      	nop
 800107a:	370c      	adds	r7, #12
 800107c:	46bd      	mov	sp, r7
 800107e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001082:	4770      	bx	lr
 8001084:	40013c00 	.word	0x40013c00

08001088 <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8001088:	b480      	push	{r7}
 800108a:	b083      	sub	sp, #12
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 8001090:	4b06      	ldr	r3, [pc, #24]	; (80010ac <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8001092:	68da      	ldr	r2, [r3, #12]
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	43db      	mvns	r3, r3
 8001098:	4904      	ldr	r1, [pc, #16]	; (80010ac <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800109a:	4013      	ands	r3, r2
 800109c:	60cb      	str	r3, [r1, #12]
}
 800109e:	bf00      	nop
 80010a0:	370c      	adds	r7, #12
 80010a2:	46bd      	mov	sp, r7
 80010a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a8:	4770      	bx	lr
 80010aa:	bf00      	nop
 80010ac:	40013c00 	.word	0x40013c00

080010b0 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b084      	sub	sp, #16
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 80010b8:	2300      	movs	r3, #0
 80010ba:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	791b      	ldrb	r3, [r3, #4]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d065      	beq.n	8001190 <LL_EXTI_Init+0xe0>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d06c      	beq.n	80011a6 <LL_EXTI_Init+0xf6>
    {
      switch (EXTI_InitStruct->Mode)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	795b      	ldrb	r3, [r3, #5]
 80010d0:	2b02      	cmp	r3, #2
 80010d2:	d01c      	beq.n	800110e <LL_EXTI_Init+0x5e>
 80010d4:	2b02      	cmp	r3, #2
 80010d6:	dc25      	bgt.n	8001124 <LL_EXTI_Init+0x74>
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d002      	beq.n	80010e2 <LL_EXTI_Init+0x32>
 80010dc:	2b01      	cmp	r3, #1
 80010de:	d00b      	beq.n	80010f8 <LL_EXTI_Init+0x48>
 80010e0:	e020      	b.n	8001124 <LL_EXTI_Init+0x74>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	4618      	mov	r0, r3
 80010e8:	f7ff ff82 	bl	8000ff0 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4618      	mov	r0, r3
 80010f2:	f7ff ff45 	bl	8000f80 <LL_EXTI_EnableIT_0_31>
          break;
 80010f6:	e018      	b.n	800112a <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	4618      	mov	r0, r3
 80010fe:	f7ff ff51 	bl	8000fa4 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	4618      	mov	r0, r3
 8001108:	f7ff ff60 	bl	8000fcc <LL_EXTI_EnableEvent_0_31>
          break;
 800110c:	e00d      	b.n	800112a <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	4618      	mov	r0, r3
 8001114:	f7ff ff34 	bl	8000f80 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	4618      	mov	r0, r3
 800111e:	f7ff ff55 	bl	8000fcc <LL_EXTI_EnableEvent_0_31>
          break;
 8001122:	e002      	b.n	800112a <LL_EXTI_Init+0x7a>
        default:
          status = ERROR;
 8001124:	2301      	movs	r3, #1
 8001126:	73fb      	strb	r3, [r7, #15]
          break;
 8001128:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	799b      	ldrb	r3, [r3, #6]
 800112e:	2b00      	cmp	r3, #0
 8001130:	d039      	beq.n	80011a6 <LL_EXTI_Init+0xf6>
      {
        switch (EXTI_InitStruct->Trigger)
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	799b      	ldrb	r3, [r3, #6]
 8001136:	2b03      	cmp	r3, #3
 8001138:	d01c      	beq.n	8001174 <LL_EXTI_Init+0xc4>
 800113a:	2b03      	cmp	r3, #3
 800113c:	dc25      	bgt.n	800118a <LL_EXTI_Init+0xda>
 800113e:	2b01      	cmp	r3, #1
 8001140:	d002      	beq.n	8001148 <LL_EXTI_Init+0x98>
 8001142:	2b02      	cmp	r3, #2
 8001144:	d00b      	beq.n	800115e <LL_EXTI_Init+0xae>
 8001146:	e020      	b.n	800118a <LL_EXTI_Init+0xda>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	4618      	mov	r0, r3
 800114e:	f7ff ff9b 	bl	8001088 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	4618      	mov	r0, r3
 8001158:	f7ff ff5e 	bl	8001018 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 800115c:	e024      	b.n	80011a8 <LL_EXTI_Init+0xf8>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	4618      	mov	r0, r3
 8001164:	f7ff ff6a 	bl	800103c <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	4618      	mov	r0, r3
 800116e:	f7ff ff79 	bl	8001064 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8001172:	e019      	b.n	80011a8 <LL_EXTI_Init+0xf8>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	4618      	mov	r0, r3
 800117a:	f7ff ff4d 	bl	8001018 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	4618      	mov	r0, r3
 8001184:	f7ff ff6e 	bl	8001064 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8001188:	e00e      	b.n	80011a8 <LL_EXTI_Init+0xf8>
          default:
            status = ERROR;
 800118a:	2301      	movs	r3, #1
 800118c:	73fb      	strb	r3, [r7, #15]
            break;
 800118e:	e00b      	b.n	80011a8 <LL_EXTI_Init+0xf8>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	4618      	mov	r0, r3
 8001196:	f7ff ff05 	bl	8000fa4 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	4618      	mov	r0, r3
 80011a0:	f7ff ff26 	bl	8000ff0 <LL_EXTI_DisableEvent_0_31>
 80011a4:	e000      	b.n	80011a8 <LL_EXTI_Init+0xf8>
      }
 80011a6:	bf00      	nop
  }
  return status;
 80011a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80011aa:	4618      	mov	r0, r3
 80011ac:	3710      	adds	r7, #16
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}

080011b2 <LL_GPIO_SetPinMode>:
{
 80011b2:	b480      	push	{r7}
 80011b4:	b089      	sub	sp, #36	; 0x24
 80011b6:	af00      	add	r7, sp, #0
 80011b8:	60f8      	str	r0, [r7, #12]
 80011ba:	60b9      	str	r1, [r7, #8]
 80011bc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	681a      	ldr	r2, [r3, #0]
 80011c2:	68bb      	ldr	r3, [r7, #8]
 80011c4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011c6:	697b      	ldr	r3, [r7, #20]
 80011c8:	fa93 f3a3 	rbit	r3, r3
 80011cc:	613b      	str	r3, [r7, #16]
  return result;
 80011ce:	693b      	ldr	r3, [r7, #16]
 80011d0:	fab3 f383 	clz	r3, r3
 80011d4:	b2db      	uxtb	r3, r3
 80011d6:	005b      	lsls	r3, r3, #1
 80011d8:	2103      	movs	r1, #3
 80011da:	fa01 f303 	lsl.w	r3, r1, r3
 80011de:	43db      	mvns	r3, r3
 80011e0:	401a      	ands	r2, r3
 80011e2:	68bb      	ldr	r3, [r7, #8]
 80011e4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011e6:	69fb      	ldr	r3, [r7, #28]
 80011e8:	fa93 f3a3 	rbit	r3, r3
 80011ec:	61bb      	str	r3, [r7, #24]
  return result;
 80011ee:	69bb      	ldr	r3, [r7, #24]
 80011f0:	fab3 f383 	clz	r3, r3
 80011f4:	b2db      	uxtb	r3, r3
 80011f6:	005b      	lsls	r3, r3, #1
 80011f8:	6879      	ldr	r1, [r7, #4]
 80011fa:	fa01 f303 	lsl.w	r3, r1, r3
 80011fe:	431a      	orrs	r2, r3
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	601a      	str	r2, [r3, #0]
}
 8001204:	bf00      	nop
 8001206:	3724      	adds	r7, #36	; 0x24
 8001208:	46bd      	mov	sp, r7
 800120a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120e:	4770      	bx	lr

08001210 <LL_GPIO_SetPinOutputType>:
{
 8001210:	b480      	push	{r7}
 8001212:	b085      	sub	sp, #20
 8001214:	af00      	add	r7, sp, #0
 8001216:	60f8      	str	r0, [r7, #12]
 8001218:	60b9      	str	r1, [r7, #8]
 800121a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	685a      	ldr	r2, [r3, #4]
 8001220:	68bb      	ldr	r3, [r7, #8]
 8001222:	43db      	mvns	r3, r3
 8001224:	401a      	ands	r2, r3
 8001226:	68bb      	ldr	r3, [r7, #8]
 8001228:	6879      	ldr	r1, [r7, #4]
 800122a:	fb01 f303 	mul.w	r3, r1, r3
 800122e:	431a      	orrs	r2, r3
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	605a      	str	r2, [r3, #4]
}
 8001234:	bf00      	nop
 8001236:	3714      	adds	r7, #20
 8001238:	46bd      	mov	sp, r7
 800123a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123e:	4770      	bx	lr

08001240 <LL_GPIO_SetPinSpeed>:
{
 8001240:	b480      	push	{r7}
 8001242:	b089      	sub	sp, #36	; 0x24
 8001244:	af00      	add	r7, sp, #0
 8001246:	60f8      	str	r0, [r7, #12]
 8001248:	60b9      	str	r1, [r7, #8]
 800124a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	689a      	ldr	r2, [r3, #8]
 8001250:	68bb      	ldr	r3, [r7, #8]
 8001252:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001254:	697b      	ldr	r3, [r7, #20]
 8001256:	fa93 f3a3 	rbit	r3, r3
 800125a:	613b      	str	r3, [r7, #16]
  return result;
 800125c:	693b      	ldr	r3, [r7, #16]
 800125e:	fab3 f383 	clz	r3, r3
 8001262:	b2db      	uxtb	r3, r3
 8001264:	005b      	lsls	r3, r3, #1
 8001266:	2103      	movs	r1, #3
 8001268:	fa01 f303 	lsl.w	r3, r1, r3
 800126c:	43db      	mvns	r3, r3
 800126e:	401a      	ands	r2, r3
 8001270:	68bb      	ldr	r3, [r7, #8]
 8001272:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001274:	69fb      	ldr	r3, [r7, #28]
 8001276:	fa93 f3a3 	rbit	r3, r3
 800127a:	61bb      	str	r3, [r7, #24]
  return result;
 800127c:	69bb      	ldr	r3, [r7, #24]
 800127e:	fab3 f383 	clz	r3, r3
 8001282:	b2db      	uxtb	r3, r3
 8001284:	005b      	lsls	r3, r3, #1
 8001286:	6879      	ldr	r1, [r7, #4]
 8001288:	fa01 f303 	lsl.w	r3, r1, r3
 800128c:	431a      	orrs	r2, r3
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	609a      	str	r2, [r3, #8]
}
 8001292:	bf00      	nop
 8001294:	3724      	adds	r7, #36	; 0x24
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr

0800129e <LL_GPIO_SetPinPull>:
{
 800129e:	b480      	push	{r7}
 80012a0:	b089      	sub	sp, #36	; 0x24
 80012a2:	af00      	add	r7, sp, #0
 80012a4:	60f8      	str	r0, [r7, #12]
 80012a6:	60b9      	str	r1, [r7, #8]
 80012a8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	68da      	ldr	r2, [r3, #12]
 80012ae:	68bb      	ldr	r3, [r7, #8]
 80012b0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012b2:	697b      	ldr	r3, [r7, #20]
 80012b4:	fa93 f3a3 	rbit	r3, r3
 80012b8:	613b      	str	r3, [r7, #16]
  return result;
 80012ba:	693b      	ldr	r3, [r7, #16]
 80012bc:	fab3 f383 	clz	r3, r3
 80012c0:	b2db      	uxtb	r3, r3
 80012c2:	005b      	lsls	r3, r3, #1
 80012c4:	2103      	movs	r1, #3
 80012c6:	fa01 f303 	lsl.w	r3, r1, r3
 80012ca:	43db      	mvns	r3, r3
 80012cc:	401a      	ands	r2, r3
 80012ce:	68bb      	ldr	r3, [r7, #8]
 80012d0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012d2:	69fb      	ldr	r3, [r7, #28]
 80012d4:	fa93 f3a3 	rbit	r3, r3
 80012d8:	61bb      	str	r3, [r7, #24]
  return result;
 80012da:	69bb      	ldr	r3, [r7, #24]
 80012dc:	fab3 f383 	clz	r3, r3
 80012e0:	b2db      	uxtb	r3, r3
 80012e2:	005b      	lsls	r3, r3, #1
 80012e4:	6879      	ldr	r1, [r7, #4]
 80012e6:	fa01 f303 	lsl.w	r3, r1, r3
 80012ea:	431a      	orrs	r2, r3
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	60da      	str	r2, [r3, #12]
}
 80012f0:	bf00      	nop
 80012f2:	3724      	adds	r7, #36	; 0x24
 80012f4:	46bd      	mov	sp, r7
 80012f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fa:	4770      	bx	lr

080012fc <LL_GPIO_SetAFPin_0_7>:
{
 80012fc:	b480      	push	{r7}
 80012fe:	b089      	sub	sp, #36	; 0x24
 8001300:	af00      	add	r7, sp, #0
 8001302:	60f8      	str	r0, [r7, #12]
 8001304:	60b9      	str	r1, [r7, #8]
 8001306:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	6a1a      	ldr	r2, [r3, #32]
 800130c:	68bb      	ldr	r3, [r7, #8]
 800130e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001310:	697b      	ldr	r3, [r7, #20]
 8001312:	fa93 f3a3 	rbit	r3, r3
 8001316:	613b      	str	r3, [r7, #16]
  return result;
 8001318:	693b      	ldr	r3, [r7, #16]
 800131a:	fab3 f383 	clz	r3, r3
 800131e:	b2db      	uxtb	r3, r3
 8001320:	009b      	lsls	r3, r3, #2
 8001322:	210f      	movs	r1, #15
 8001324:	fa01 f303 	lsl.w	r3, r1, r3
 8001328:	43db      	mvns	r3, r3
 800132a:	401a      	ands	r2, r3
 800132c:	68bb      	ldr	r3, [r7, #8]
 800132e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001330:	69fb      	ldr	r3, [r7, #28]
 8001332:	fa93 f3a3 	rbit	r3, r3
 8001336:	61bb      	str	r3, [r7, #24]
  return result;
 8001338:	69bb      	ldr	r3, [r7, #24]
 800133a:	fab3 f383 	clz	r3, r3
 800133e:	b2db      	uxtb	r3, r3
 8001340:	009b      	lsls	r3, r3, #2
 8001342:	6879      	ldr	r1, [r7, #4]
 8001344:	fa01 f303 	lsl.w	r3, r1, r3
 8001348:	431a      	orrs	r2, r3
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	621a      	str	r2, [r3, #32]
}
 800134e:	bf00      	nop
 8001350:	3724      	adds	r7, #36	; 0x24
 8001352:	46bd      	mov	sp, r7
 8001354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001358:	4770      	bx	lr

0800135a <LL_GPIO_SetAFPin_8_15>:
{
 800135a:	b480      	push	{r7}
 800135c:	b089      	sub	sp, #36	; 0x24
 800135e:	af00      	add	r7, sp, #0
 8001360:	60f8      	str	r0, [r7, #12]
 8001362:	60b9      	str	r1, [r7, #8]
 8001364:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800136a:	68bb      	ldr	r3, [r7, #8]
 800136c:	0a1b      	lsrs	r3, r3, #8
 800136e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001370:	697b      	ldr	r3, [r7, #20]
 8001372:	fa93 f3a3 	rbit	r3, r3
 8001376:	613b      	str	r3, [r7, #16]
  return result;
 8001378:	693b      	ldr	r3, [r7, #16]
 800137a:	fab3 f383 	clz	r3, r3
 800137e:	b2db      	uxtb	r3, r3
 8001380:	009b      	lsls	r3, r3, #2
 8001382:	210f      	movs	r1, #15
 8001384:	fa01 f303 	lsl.w	r3, r1, r3
 8001388:	43db      	mvns	r3, r3
 800138a:	401a      	ands	r2, r3
 800138c:	68bb      	ldr	r3, [r7, #8]
 800138e:	0a1b      	lsrs	r3, r3, #8
 8001390:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001392:	69fb      	ldr	r3, [r7, #28]
 8001394:	fa93 f3a3 	rbit	r3, r3
 8001398:	61bb      	str	r3, [r7, #24]
  return result;
 800139a:	69bb      	ldr	r3, [r7, #24]
 800139c:	fab3 f383 	clz	r3, r3
 80013a0:	b2db      	uxtb	r3, r3
 80013a2:	009b      	lsls	r3, r3, #2
 80013a4:	6879      	ldr	r1, [r7, #4]
 80013a6:	fa01 f303 	lsl.w	r3, r1, r3
 80013aa:	431a      	orrs	r2, r3
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	625a      	str	r2, [r3, #36]	; 0x24
}
 80013b0:	bf00      	nop
 80013b2:	3724      	adds	r7, #36	; 0x24
 80013b4:	46bd      	mov	sp, r7
 80013b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ba:	4770      	bx	lr

080013bc <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b088      	sub	sp, #32
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
 80013c4:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 80013c6:	2300      	movs	r3, #0
 80013c8:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 80013ca:	2300      	movs	r3, #0
 80013cc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80013ce:	683b      	ldr	r3, [r7, #0]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013d4:	697b      	ldr	r3, [r7, #20]
 80013d6:	fa93 f3a3 	rbit	r3, r3
 80013da:	613b      	str	r3, [r7, #16]
  return result;
 80013dc:	693b      	ldr	r3, [r7, #16]
 80013de:	fab3 f383 	clz	r3, r3
 80013e2:	b2db      	uxtb	r3, r3
 80013e4:	61fb      	str	r3, [r7, #28]
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80013e6:	e050      	b.n	800148a <LL_GPIO_Init+0xce>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	681a      	ldr	r2, [r3, #0]
 80013ec:	2101      	movs	r1, #1
 80013ee:	69fb      	ldr	r3, [r7, #28]
 80013f0:	fa01 f303 	lsl.w	r3, r1, r3
 80013f4:	4013      	ands	r3, r2
 80013f6:	61bb      	str	r3, [r7, #24]
    
    if (currentpin)
 80013f8:	69bb      	ldr	r3, [r7, #24]
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d042      	beq.n	8001484 <LL_GPIO_Init+0xc8>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80013fe:	683b      	ldr	r3, [r7, #0]
 8001400:	685b      	ldr	r3, [r3, #4]
 8001402:	2b01      	cmp	r3, #1
 8001404:	d003      	beq.n	800140e <LL_GPIO_Init+0x52>
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	2b02      	cmp	r3, #2
 800140c:	d10d      	bne.n	800142a <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	689b      	ldr	r3, [r3, #8]
 8001412:	461a      	mov	r2, r3
 8001414:	69b9      	ldr	r1, [r7, #24]
 8001416:	6878      	ldr	r0, [r7, #4]
 8001418:	f7ff ff12 	bl	8001240 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	68db      	ldr	r3, [r3, #12]
 8001420:	461a      	mov	r2, r3
 8001422:	69b9      	ldr	r1, [r7, #24]
 8001424:	6878      	ldr	r0, [r7, #4]
 8001426:	f7ff fef3 	bl	8001210 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800142a:	683b      	ldr	r3, [r7, #0]
 800142c:	691b      	ldr	r3, [r3, #16]
 800142e:	461a      	mov	r2, r3
 8001430:	69b9      	ldr	r1, [r7, #24]
 8001432:	6878      	ldr	r0, [r7, #4]
 8001434:	f7ff ff33 	bl	800129e <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8001438:	683b      	ldr	r3, [r7, #0]
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	2b02      	cmp	r3, #2
 800143e:	d11a      	bne.n	8001476 <LL_GPIO_Init+0xba>
 8001440:	69bb      	ldr	r3, [r7, #24]
 8001442:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	fa93 f3a3 	rbit	r3, r3
 800144a:	60bb      	str	r3, [r7, #8]
  return result;
 800144c:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 800144e:	fab3 f383 	clz	r3, r3
 8001452:	b2db      	uxtb	r3, r3
 8001454:	2b07      	cmp	r3, #7
 8001456:	d807      	bhi.n	8001468 <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	695b      	ldr	r3, [r3, #20]
 800145c:	461a      	mov	r2, r3
 800145e:	69b9      	ldr	r1, [r7, #24]
 8001460:	6878      	ldr	r0, [r7, #4]
 8001462:	f7ff ff4b 	bl	80012fc <LL_GPIO_SetAFPin_0_7>
 8001466:	e006      	b.n	8001476 <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	695b      	ldr	r3, [r3, #20]
 800146c:	461a      	mov	r2, r3
 800146e:	69b9      	ldr	r1, [r7, #24]
 8001470:	6878      	ldr	r0, [r7, #4]
 8001472:	f7ff ff72 	bl	800135a <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	461a      	mov	r2, r3
 800147c:	69b9      	ldr	r1, [r7, #24]
 800147e:	6878      	ldr	r0, [r7, #4]
 8001480:	f7ff fe97 	bl	80011b2 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8001484:	69fb      	ldr	r3, [r7, #28]
 8001486:	3301      	adds	r3, #1
 8001488:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	681a      	ldr	r2, [r3, #0]
 800148e:	69fb      	ldr	r3, [r7, #28]
 8001490:	fa22 f303 	lsr.w	r3, r2, r3
 8001494:	2b00      	cmp	r3, #0
 8001496:	d1a7      	bne.n	80013e8 <LL_GPIO_Init+0x2c>
  }

  return (SUCCESS);
 8001498:	2300      	movs	r3, #0
}
 800149a:	4618      	mov	r0, r3
 800149c:	3720      	adds	r7, #32
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
	...

080014a4 <LL_RCC_GetSysClkSource>:
{
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80014a8:	4b04      	ldr	r3, [pc, #16]	; (80014bc <LL_RCC_GetSysClkSource+0x18>)
 80014aa:	689b      	ldr	r3, [r3, #8]
 80014ac:	f003 030c 	and.w	r3, r3, #12
}
 80014b0:	4618      	mov	r0, r3
 80014b2:	46bd      	mov	sp, r7
 80014b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b8:	4770      	bx	lr
 80014ba:	bf00      	nop
 80014bc:	40023800 	.word	0x40023800

080014c0 <LL_RCC_GetAHBPrescaler>:
{
 80014c0:	b480      	push	{r7}
 80014c2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80014c4:	4b04      	ldr	r3, [pc, #16]	; (80014d8 <LL_RCC_GetAHBPrescaler+0x18>)
 80014c6:	689b      	ldr	r3, [r3, #8]
 80014c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80014cc:	4618      	mov	r0, r3
 80014ce:	46bd      	mov	sp, r7
 80014d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d4:	4770      	bx	lr
 80014d6:	bf00      	nop
 80014d8:	40023800 	.word	0x40023800

080014dc <LL_RCC_GetAPB1Prescaler>:
{
 80014dc:	b480      	push	{r7}
 80014de:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80014e0:	4b04      	ldr	r3, [pc, #16]	; (80014f4 <LL_RCC_GetAPB1Prescaler+0x18>)
 80014e2:	689b      	ldr	r3, [r3, #8]
 80014e4:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 80014e8:	4618      	mov	r0, r3
 80014ea:	46bd      	mov	sp, r7
 80014ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f0:	4770      	bx	lr
 80014f2:	bf00      	nop
 80014f4:	40023800 	.word	0x40023800

080014f8 <LL_RCC_GetAPB2Prescaler>:
{
 80014f8:	b480      	push	{r7}
 80014fa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80014fc:	4b04      	ldr	r3, [pc, #16]	; (8001510 <LL_RCC_GetAPB2Prescaler+0x18>)
 80014fe:	689b      	ldr	r3, [r3, #8]
 8001500:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8001504:	4618      	mov	r0, r3
 8001506:	46bd      	mov	sp, r7
 8001508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150c:	4770      	bx	lr
 800150e:	bf00      	nop
 8001510:	40023800 	.word	0x40023800

08001514 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8001514:	b480      	push	{r7}
 8001516:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001518:	4b04      	ldr	r3, [pc, #16]	; (800152c <LL_RCC_PLL_GetMainSource+0x18>)
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 8001520:	4618      	mov	r0, r3
 8001522:	46bd      	mov	sp, r7
 8001524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001528:	4770      	bx	lr
 800152a:	bf00      	nop
 800152c:	40023800 	.word	0x40023800

08001530 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8001534:	4b04      	ldr	r3, [pc, #16]	; (8001548 <LL_RCC_PLL_GetN+0x18>)
 8001536:	685b      	ldr	r3, [r3, #4]
 8001538:	099b      	lsrs	r3, r3, #6
 800153a:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 800153e:	4618      	mov	r0, r3
 8001540:	46bd      	mov	sp, r7
 8001542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001546:	4770      	bx	lr
 8001548:	40023800 	.word	0x40023800

0800154c <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 800154c:	b480      	push	{r7}
 800154e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8001550:	4b04      	ldr	r3, [pc, #16]	; (8001564 <LL_RCC_PLL_GetP+0x18>)
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 8001558:	4618      	mov	r0, r3
 800155a:	46bd      	mov	sp, r7
 800155c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001560:	4770      	bx	lr
 8001562:	bf00      	nop
 8001564:	40023800 	.word	0x40023800

08001568 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800156c:	4b04      	ldr	r3, [pc, #16]	; (8001580 <LL_RCC_PLL_GetDivider+0x18>)
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 8001574:	4618      	mov	r0, r3
 8001576:	46bd      	mov	sp, r7
 8001578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157c:	4770      	bx	lr
 800157e:	bf00      	nop
 8001580:	40023800 	.word	0x40023800

08001584 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b082      	sub	sp, #8
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 800158c:	f000 f820 	bl	80015d0 <RCC_GetSystemClockFreq>
 8001590:	4602      	mov	r2, r0
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	4618      	mov	r0, r3
 800159c:	f000 f840 	bl	8001620 <RCC_GetHCLKClockFreq>
 80015a0:	4602      	mov	r2, r0
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	685b      	ldr	r3, [r3, #4]
 80015aa:	4618      	mov	r0, r3
 80015ac:	f000 f84e 	bl	800164c <RCC_GetPCLK1ClockFreq>
 80015b0:	4602      	mov	r2, r0
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	685b      	ldr	r3, [r3, #4]
 80015ba:	4618      	mov	r0, r3
 80015bc:	f000 f85a 	bl	8001674 <RCC_GetPCLK2ClockFreq>
 80015c0:	4602      	mov	r2, r0
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	60da      	str	r2, [r3, #12]
}
 80015c6:	bf00      	nop
 80015c8:	3708      	adds	r7, #8
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}
	...

080015d0 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b082      	sub	sp, #8
 80015d4:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 80015d6:	2300      	movs	r3, #0
 80015d8:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 80015da:	f7ff ff63 	bl	80014a4 <LL_RCC_GetSysClkSource>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b08      	cmp	r3, #8
 80015e2:	d00c      	beq.n	80015fe <RCC_GetSystemClockFreq+0x2e>
 80015e4:	2b08      	cmp	r3, #8
 80015e6:	d80f      	bhi.n	8001608 <RCC_GetSystemClockFreq+0x38>
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d002      	beq.n	80015f2 <RCC_GetSystemClockFreq+0x22>
 80015ec:	2b04      	cmp	r3, #4
 80015ee:	d003      	beq.n	80015f8 <RCC_GetSystemClockFreq+0x28>
 80015f0:	e00a      	b.n	8001608 <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 80015f2:	4b09      	ldr	r3, [pc, #36]	; (8001618 <RCC_GetSystemClockFreq+0x48>)
 80015f4:	607b      	str	r3, [r7, #4]
      break;
 80015f6:	e00a      	b.n	800160e <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 80015f8:	4b08      	ldr	r3, [pc, #32]	; (800161c <RCC_GetSystemClockFreq+0x4c>)
 80015fa:	607b      	str	r3, [r7, #4]
      break;
 80015fc:	e007      	b.n	800160e <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 80015fe:	2008      	movs	r0, #8
 8001600:	f000 f84c 	bl	800169c <RCC_PLL_GetFreqDomain_SYS>
 8001604:	6078      	str	r0, [r7, #4]
      break;
 8001606:	e002      	b.n	800160e <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8001608:	4b03      	ldr	r3, [pc, #12]	; (8001618 <RCC_GetSystemClockFreq+0x48>)
 800160a:	607b      	str	r3, [r7, #4]
      break;
 800160c:	bf00      	nop
  }

  return frequency;
 800160e:	687b      	ldr	r3, [r7, #4]
}
 8001610:	4618      	mov	r0, r3
 8001612:	3708      	adds	r7, #8
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}
 8001618:	00f42400 	.word	0x00f42400
 800161c:	007a1200 	.word	0x007a1200

08001620 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b082      	sub	sp, #8
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8001628:	f7ff ff4a 	bl	80014c0 <LL_RCC_GetAHBPrescaler>
 800162c:	4603      	mov	r3, r0
 800162e:	091b      	lsrs	r3, r3, #4
 8001630:	f003 030f 	and.w	r3, r3, #15
 8001634:	4a04      	ldr	r2, [pc, #16]	; (8001648 <RCC_GetHCLKClockFreq+0x28>)
 8001636:	5cd3      	ldrb	r3, [r2, r3]
 8001638:	461a      	mov	r2, r3
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	40d3      	lsrs	r3, r2
}
 800163e:	4618      	mov	r0, r3
 8001640:	3708      	adds	r7, #8
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	080021d8 	.word	0x080021d8

0800164c <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8001654:	f7ff ff42 	bl	80014dc <LL_RCC_GetAPB1Prescaler>
 8001658:	4603      	mov	r3, r0
 800165a:	0a9b      	lsrs	r3, r3, #10
 800165c:	4a04      	ldr	r2, [pc, #16]	; (8001670 <RCC_GetPCLK1ClockFreq+0x24>)
 800165e:	5cd3      	ldrb	r3, [r2, r3]
 8001660:	461a      	mov	r2, r3
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	40d3      	lsrs	r3, r2
}
 8001666:	4618      	mov	r0, r3
 8001668:	3708      	adds	r7, #8
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	080021e8 	.word	0x080021e8

08001674 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 800167c:	f7ff ff3c 	bl	80014f8 <LL_RCC_GetAPB2Prescaler>
 8001680:	4603      	mov	r3, r0
 8001682:	0b5b      	lsrs	r3, r3, #13
 8001684:	4a04      	ldr	r2, [pc, #16]	; (8001698 <RCC_GetPCLK2ClockFreq+0x24>)
 8001686:	5cd3      	ldrb	r3, [r2, r3]
 8001688:	461a      	mov	r2, r3
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	40d3      	lsrs	r3, r2
}
 800168e:	4618      	mov	r0, r3
 8001690:	3708      	adds	r7, #8
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	080021e8 	.word	0x080021e8

0800169c <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 800169c:	b590      	push	{r4, r7, lr}
 800169e:	b087      	sub	sp, #28
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 80016a4:	2300      	movs	r3, #0
 80016a6:	617b      	str	r3, [r7, #20]
 80016a8:	2300      	movs	r3, #0
 80016aa:	60fb      	str	r3, [r7, #12]
 80016ac:	2300      	movs	r3, #0
 80016ae:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 80016b0:	f7ff ff30 	bl	8001514 <LL_RCC_PLL_GetMainSource>
 80016b4:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d004      	beq.n	80016c6 <RCC_PLL_GetFreqDomain_SYS+0x2a>
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80016c2:	d003      	beq.n	80016cc <RCC_PLL_GetFreqDomain_SYS+0x30>
 80016c4:	e005      	b.n	80016d2 <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 80016c6:	4b12      	ldr	r3, [pc, #72]	; (8001710 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 80016c8:	617b      	str	r3, [r7, #20]
      break;
 80016ca:	e005      	b.n	80016d8 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 80016cc:	4b11      	ldr	r3, [pc, #68]	; (8001714 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 80016ce:	617b      	str	r3, [r7, #20]
      break;
 80016d0:	e002      	b.n	80016d8 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 80016d2:	4b0f      	ldr	r3, [pc, #60]	; (8001710 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 80016d4:	617b      	str	r3, [r7, #20]
      break;
 80016d6:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	2b08      	cmp	r3, #8
 80016dc:	d113      	bne.n	8001706 <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80016de:	f7ff ff43 	bl	8001568 <LL_RCC_PLL_GetDivider>
 80016e2:	4602      	mov	r2, r0
 80016e4:	697b      	ldr	r3, [r7, #20]
 80016e6:	fbb3 f4f2 	udiv	r4, r3, r2
 80016ea:	f7ff ff21 	bl	8001530 <LL_RCC_PLL_GetN>
 80016ee:	4603      	mov	r3, r0
 80016f0:	fb03 f404 	mul.w	r4, r3, r4
 80016f4:	f7ff ff2a 	bl	800154c <LL_RCC_PLL_GetP>
 80016f8:	4603      	mov	r3, r0
 80016fa:	0c1b      	lsrs	r3, r3, #16
 80016fc:	3301      	adds	r3, #1
 80016fe:	005b      	lsls	r3, r3, #1
 8001700:	fbb4 f3f3 	udiv	r3, r4, r3
 8001704:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8001706:	693b      	ldr	r3, [r7, #16]
}
 8001708:	4618      	mov	r0, r3
 800170a:	371c      	adds	r7, #28
 800170c:	46bd      	mov	sp, r7
 800170e:	bd90      	pop	{r4, r7, pc}
 8001710:	00f42400 	.word	0x00f42400
 8001714:	007a1200 	.word	0x007a1200

08001718 <LL_TIM_SetPrescaler>:
{
 8001718:	b480      	push	{r7}
 800171a:	b083      	sub	sp, #12
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
 8001720:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	683a      	ldr	r2, [r7, #0]
 8001726:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001728:	bf00      	nop
 800172a:	370c      	adds	r7, #12
 800172c:	46bd      	mov	sp, r7
 800172e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001732:	4770      	bx	lr

08001734 <LL_TIM_SetAutoReload>:
{
 8001734:	b480      	push	{r7}
 8001736:	b083      	sub	sp, #12
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
 800173c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	683a      	ldr	r2, [r7, #0]
 8001742:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8001744:	bf00      	nop
 8001746:	370c      	adds	r7, #12
 8001748:	46bd      	mov	sp, r7
 800174a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174e:	4770      	bx	lr

08001750 <LL_TIM_SetRepetitionCounter>:
{
 8001750:	b480      	push	{r7}
 8001752:	b083      	sub	sp, #12
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
 8001758:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	683a      	ldr	r2, [r7, #0]
 800175e:	631a      	str	r2, [r3, #48]	; 0x30
}
 8001760:	bf00      	nop
 8001762:	370c      	adds	r7, #12
 8001764:	46bd      	mov	sp, r7
 8001766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176a:	4770      	bx	lr

0800176c <LL_TIM_OC_SetCompareCH1>:
{
 800176c:	b480      	push	{r7}
 800176e:	b083      	sub	sp, #12
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
 8001774:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	683a      	ldr	r2, [r7, #0]
 800177a:	635a      	str	r2, [r3, #52]	; 0x34
}
 800177c:	bf00      	nop
 800177e:	370c      	adds	r7, #12
 8001780:	46bd      	mov	sp, r7
 8001782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001786:	4770      	bx	lr

08001788 <LL_TIM_OC_SetCompareCH2>:
{
 8001788:	b480      	push	{r7}
 800178a:	b083      	sub	sp, #12
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
 8001790:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	683a      	ldr	r2, [r7, #0]
 8001796:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001798:	bf00      	nop
 800179a:	370c      	adds	r7, #12
 800179c:	46bd      	mov	sp, r7
 800179e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a2:	4770      	bx	lr

080017a4 <LL_TIM_OC_SetCompareCH3>:
{
 80017a4:	b480      	push	{r7}
 80017a6:	b083      	sub	sp, #12
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
 80017ac:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	683a      	ldr	r2, [r7, #0]
 80017b2:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80017b4:	bf00      	nop
 80017b6:	370c      	adds	r7, #12
 80017b8:	46bd      	mov	sp, r7
 80017ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017be:	4770      	bx	lr

080017c0 <LL_TIM_OC_SetCompareCH4>:
{
 80017c0:	b480      	push	{r7}
 80017c2:	b083      	sub	sp, #12
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
 80017c8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	683a      	ldr	r2, [r7, #0]
 80017ce:	641a      	str	r2, [r3, #64]	; 0x40
}
 80017d0:	bf00      	nop
 80017d2:	370c      	adds	r7, #12
 80017d4:	46bd      	mov	sp, r7
 80017d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017da:	4770      	bx	lr

080017dc <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 80017dc:	b480      	push	{r7}
 80017de:	b083      	sub	sp, #12
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	695b      	ldr	r3, [r3, #20]
 80017e8:	f043 0201 	orr.w	r2, r3, #1
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	615a      	str	r2, [r3, #20]
}
 80017f0:	bf00      	nop
 80017f2:	370c      	adds	r7, #12
 80017f4:	46bd      	mov	sp, r7
 80017f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fa:	4770      	bx	lr

080017fc <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b084      	sub	sp, #16
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
 8001804:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	4a31      	ldr	r2, [pc, #196]	; (80018d4 <LL_TIM_Init+0xd8>)
 8001810:	4293      	cmp	r3, r2
 8001812:	d00f      	beq.n	8001834 <LL_TIM_Init+0x38>
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800181a:	d00b      	beq.n	8001834 <LL_TIM_Init+0x38>
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	4a2e      	ldr	r2, [pc, #184]	; (80018d8 <LL_TIM_Init+0xdc>)
 8001820:	4293      	cmp	r3, r2
 8001822:	d007      	beq.n	8001834 <LL_TIM_Init+0x38>
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	4a2d      	ldr	r2, [pc, #180]	; (80018dc <LL_TIM_Init+0xe0>)
 8001828:	4293      	cmp	r3, r2
 800182a:	d003      	beq.n	8001834 <LL_TIM_Init+0x38>
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	4a2c      	ldr	r2, [pc, #176]	; (80018e0 <LL_TIM_Init+0xe4>)
 8001830:	4293      	cmp	r3, r2
 8001832:	d106      	bne.n	8001842 <LL_TIM_Init+0x46>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	685b      	ldr	r3, [r3, #4]
 800183e:	4313      	orrs	r3, r2
 8001840:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	4a23      	ldr	r2, [pc, #140]	; (80018d4 <LL_TIM_Init+0xd8>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d01b      	beq.n	8001882 <LL_TIM_Init+0x86>
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001850:	d017      	beq.n	8001882 <LL_TIM_Init+0x86>
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	4a20      	ldr	r2, [pc, #128]	; (80018d8 <LL_TIM_Init+0xdc>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d013      	beq.n	8001882 <LL_TIM_Init+0x86>
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	4a1f      	ldr	r2, [pc, #124]	; (80018dc <LL_TIM_Init+0xe0>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d00f      	beq.n	8001882 <LL_TIM_Init+0x86>
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	4a1e      	ldr	r2, [pc, #120]	; (80018e0 <LL_TIM_Init+0xe4>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d00b      	beq.n	8001882 <LL_TIM_Init+0x86>
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	4a1d      	ldr	r2, [pc, #116]	; (80018e4 <LL_TIM_Init+0xe8>)
 800186e:	4293      	cmp	r3, r2
 8001870:	d007      	beq.n	8001882 <LL_TIM_Init+0x86>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	4a1c      	ldr	r2, [pc, #112]	; (80018e8 <LL_TIM_Init+0xec>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d003      	beq.n	8001882 <LL_TIM_Init+0x86>
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	4a1b      	ldr	r2, [pc, #108]	; (80018ec <LL_TIM_Init+0xf0>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d106      	bne.n	8001890 <LL_TIM_Init+0x94>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	68db      	ldr	r3, [r3, #12]
 800188c:	4313      	orrs	r3, r2
 800188e:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	68fa      	ldr	r2, [r7, #12]
 8001894:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	689b      	ldr	r3, [r3, #8]
 800189a:	4619      	mov	r1, r3
 800189c:	6878      	ldr	r0, [r7, #4]
 800189e:	f7ff ff49 	bl	8001734 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	881b      	ldrh	r3, [r3, #0]
 80018a6:	4619      	mov	r1, r3
 80018a8:	6878      	ldr	r0, [r7, #4]
 80018aa:	f7ff ff35 	bl	8001718 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	4a08      	ldr	r2, [pc, #32]	; (80018d4 <LL_TIM_Init+0xd8>)
 80018b2:	4293      	cmp	r3, r2
 80018b4:	d105      	bne.n	80018c2 <LL_TIM_Init+0xc6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	691b      	ldr	r3, [r3, #16]
 80018ba:	4619      	mov	r1, r3
 80018bc:	6878      	ldr	r0, [r7, #4]
 80018be:	f7ff ff47 	bl	8001750 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 80018c2:	6878      	ldr	r0, [r7, #4]
 80018c4:	f7ff ff8a 	bl	80017dc <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 80018c8:	2300      	movs	r3, #0
}
 80018ca:	4618      	mov	r0, r3
 80018cc:	3710      	adds	r7, #16
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	bf00      	nop
 80018d4:	40010000 	.word	0x40010000
 80018d8:	40000400 	.word	0x40000400
 80018dc:	40000800 	.word	0x40000800
 80018e0:	40000c00 	.word	0x40000c00
 80018e4:	40014000 	.word	0x40014000
 80018e8:	40014400 	.word	0x40014400
 80018ec:	40014800 	.word	0x40014800

080018f0 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b086      	sub	sp, #24
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	60f8      	str	r0, [r7, #12]
 80018f8:	60b9      	str	r1, [r7, #8]
 80018fa:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 80018fc:	2301      	movs	r3, #1
 80018fe:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8001900:	68bb      	ldr	r3, [r7, #8]
 8001902:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001906:	d027      	beq.n	8001958 <LL_TIM_OC_Init+0x68>
 8001908:	68bb      	ldr	r3, [r7, #8]
 800190a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800190e:	d82a      	bhi.n	8001966 <LL_TIM_OC_Init+0x76>
 8001910:	68bb      	ldr	r3, [r7, #8]
 8001912:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001916:	d018      	beq.n	800194a <LL_TIM_OC_Init+0x5a>
 8001918:	68bb      	ldr	r3, [r7, #8]
 800191a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800191e:	d822      	bhi.n	8001966 <LL_TIM_OC_Init+0x76>
 8001920:	68bb      	ldr	r3, [r7, #8]
 8001922:	2b01      	cmp	r3, #1
 8001924:	d003      	beq.n	800192e <LL_TIM_OC_Init+0x3e>
 8001926:	68bb      	ldr	r3, [r7, #8]
 8001928:	2b10      	cmp	r3, #16
 800192a:	d007      	beq.n	800193c <LL_TIM_OC_Init+0x4c>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 800192c:	e01b      	b.n	8001966 <LL_TIM_OC_Init+0x76>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 800192e:	6879      	ldr	r1, [r7, #4]
 8001930:	68f8      	ldr	r0, [r7, #12]
 8001932:	f000 f81f 	bl	8001974 <OC1Config>
 8001936:	4603      	mov	r3, r0
 8001938:	75fb      	strb	r3, [r7, #23]
      break;
 800193a:	e015      	b.n	8001968 <LL_TIM_OC_Init+0x78>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 800193c:	6879      	ldr	r1, [r7, #4]
 800193e:	68f8      	ldr	r0, [r7, #12]
 8001940:	f000 f87e 	bl	8001a40 <OC2Config>
 8001944:	4603      	mov	r3, r0
 8001946:	75fb      	strb	r3, [r7, #23]
      break;
 8001948:	e00e      	b.n	8001968 <LL_TIM_OC_Init+0x78>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 800194a:	6879      	ldr	r1, [r7, #4]
 800194c:	68f8      	ldr	r0, [r7, #12]
 800194e:	f000 f8e1 	bl	8001b14 <OC3Config>
 8001952:	4603      	mov	r3, r0
 8001954:	75fb      	strb	r3, [r7, #23]
      break;
 8001956:	e007      	b.n	8001968 <LL_TIM_OC_Init+0x78>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8001958:	6879      	ldr	r1, [r7, #4]
 800195a:	68f8      	ldr	r0, [r7, #12]
 800195c:	f000 f944 	bl	8001be8 <OC4Config>
 8001960:	4603      	mov	r3, r0
 8001962:	75fb      	strb	r3, [r7, #23]
      break;
 8001964:	e000      	b.n	8001968 <LL_TIM_OC_Init+0x78>
      break;
 8001966:	bf00      	nop
  }

  return result;
 8001968:	7dfb      	ldrb	r3, [r7, #23]
}
 800196a:	4618      	mov	r0, r3
 800196c:	3718      	adds	r7, #24
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}
	...

08001974 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b086      	sub	sp, #24
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
 800197c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	6a1b      	ldr	r3, [r3, #32]
 8001982:	f023 0201 	bic.w	r2, r3, #1
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6a1b      	ldr	r3, [r3, #32]
 800198e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	699b      	ldr	r3, [r3, #24]
 800199a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	f023 0303 	bic.w	r3, r3, #3
 80019a2:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4313      	orrs	r3, r2
 80019b0:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 80019b2:	697b      	ldr	r3, [r7, #20]
 80019b4:	f023 0202 	bic.w	r2, r3, #2
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	691b      	ldr	r3, [r3, #16]
 80019bc:	4313      	orrs	r3, r2
 80019be:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 80019c0:	697b      	ldr	r3, [r7, #20]
 80019c2:	f023 0201 	bic.w	r2, r3, #1
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	685b      	ldr	r3, [r3, #4]
 80019ca:	4313      	orrs	r3, r2
 80019cc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	4a1a      	ldr	r2, [pc, #104]	; (8001a3c <OC1Config+0xc8>)
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d11e      	bne.n	8001a14 <OC1Config+0xa0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 80019d6:	697b      	ldr	r3, [r7, #20]
 80019d8:	f023 0208 	bic.w	r2, r3, #8
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	695b      	ldr	r3, [r3, #20]
 80019e0:	009b      	lsls	r3, r3, #2
 80019e2:	4313      	orrs	r3, r2
 80019e4:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 80019e6:	697b      	ldr	r3, [r7, #20]
 80019e8:	f023 0204 	bic.w	r2, r3, #4
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	689b      	ldr	r3, [r3, #8]
 80019f0:	009b      	lsls	r3, r3, #2
 80019f2:	4313      	orrs	r3, r2
 80019f4:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 80019f6:	693b      	ldr	r3, [r7, #16]
 80019f8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	699b      	ldr	r3, [r3, #24]
 8001a00:	4313      	orrs	r3, r2
 8001a02:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8001a04:	693b      	ldr	r3, [r7, #16]
 8001a06:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	69db      	ldr	r3, [r3, #28]
 8001a0e:	005b      	lsls	r3, r3, #1
 8001a10:	4313      	orrs	r3, r2
 8001a12:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	693a      	ldr	r2, [r7, #16]
 8001a18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	68fa      	ldr	r2, [r7, #12]
 8001a1e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	68db      	ldr	r3, [r3, #12]
 8001a24:	4619      	mov	r1, r3
 8001a26:	6878      	ldr	r0, [r7, #4]
 8001a28:	f7ff fea0 	bl	800176c <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	697a      	ldr	r2, [r7, #20]
 8001a30:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001a32:	2300      	movs	r3, #0
}
 8001a34:	4618      	mov	r0, r3
 8001a36:	3718      	adds	r7, #24
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	40010000 	.word	0x40010000

08001a40 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b086      	sub	sp, #24
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
 8001a48:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	6a1b      	ldr	r3, [r3, #32]
 8001a4e:	f023 0210 	bic.w	r2, r3, #16
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	6a1b      	ldr	r3, [r3, #32]
 8001a5a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	685b      	ldr	r3, [r3, #4]
 8001a60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	699b      	ldr	r3, [r3, #24]
 8001a66:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001a6e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	021b      	lsls	r3, r3, #8
 8001a7c:	4313      	orrs	r3, r2
 8001a7e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	f023 0220 	bic.w	r2, r3, #32
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	691b      	ldr	r3, [r3, #16]
 8001a8a:	011b      	lsls	r3, r3, #4
 8001a8c:	4313      	orrs	r3, r2
 8001a8e:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8001a90:	697b      	ldr	r3, [r7, #20]
 8001a92:	f023 0210 	bic.w	r2, r3, #16
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	011b      	lsls	r3, r3, #4
 8001a9c:	4313      	orrs	r3, r2
 8001a9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	4a1b      	ldr	r2, [pc, #108]	; (8001b10 <OC2Config+0xd0>)
 8001aa4:	4293      	cmp	r3, r2
 8001aa6:	d11f      	bne.n	8001ae8 <OC2Config+0xa8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8001aa8:	697b      	ldr	r3, [r7, #20]
 8001aaa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	695b      	ldr	r3, [r3, #20]
 8001ab2:	019b      	lsls	r3, r3, #6
 8001ab4:	4313      	orrs	r3, r2
 8001ab6:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	689b      	ldr	r3, [r3, #8]
 8001ac2:	019b      	lsls	r3, r3, #6
 8001ac4:	4313      	orrs	r3, r2
 8001ac6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8001ac8:	693b      	ldr	r3, [r7, #16]
 8001aca:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	699b      	ldr	r3, [r3, #24]
 8001ad2:	009b      	lsls	r3, r3, #2
 8001ad4:	4313      	orrs	r3, r2
 8001ad6:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8001ad8:	693b      	ldr	r3, [r7, #16]
 8001ada:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	69db      	ldr	r3, [r3, #28]
 8001ae2:	00db      	lsls	r3, r3, #3
 8001ae4:	4313      	orrs	r3, r2
 8001ae6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	693a      	ldr	r2, [r7, #16]
 8001aec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	68fa      	ldr	r2, [r7, #12]
 8001af2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	68db      	ldr	r3, [r3, #12]
 8001af8:	4619      	mov	r1, r3
 8001afa:	6878      	ldr	r0, [r7, #4]
 8001afc:	f7ff fe44 	bl	8001788 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	697a      	ldr	r2, [r7, #20]
 8001b04:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001b06:	2300      	movs	r3, #0
}
 8001b08:	4618      	mov	r0, r3
 8001b0a:	3718      	adds	r7, #24
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}
 8001b10:	40010000 	.word	0x40010000

08001b14 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b086      	sub	sp, #24
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
 8001b1c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	6a1b      	ldr	r3, [r3, #32]
 8001b22:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	6a1b      	ldr	r3, [r3, #32]
 8001b2e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	69db      	ldr	r3, [r3, #28]
 8001b3a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	f023 0303 	bic.w	r3, r3, #3
 8001b42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	4313      	orrs	r3, r2
 8001b50:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8001b52:	697b      	ldr	r3, [r7, #20]
 8001b54:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	691b      	ldr	r3, [r3, #16]
 8001b5c:	021b      	lsls	r3, r3, #8
 8001b5e:	4313      	orrs	r3, r2
 8001b60:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8001b62:	697b      	ldr	r3, [r7, #20]
 8001b64:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	021b      	lsls	r3, r3, #8
 8001b6e:	4313      	orrs	r3, r2
 8001b70:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	4a1b      	ldr	r2, [pc, #108]	; (8001be4 <OC3Config+0xd0>)
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d11f      	bne.n	8001bba <OC3Config+0xa6>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8001b7a:	697b      	ldr	r3, [r7, #20]
 8001b7c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	695b      	ldr	r3, [r3, #20]
 8001b84:	029b      	lsls	r3, r3, #10
 8001b86:	4313      	orrs	r3, r2
 8001b88:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8001b8a:	697b      	ldr	r3, [r7, #20]
 8001b8c:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	689b      	ldr	r3, [r3, #8]
 8001b94:	029b      	lsls	r3, r3, #10
 8001b96:	4313      	orrs	r3, r2
 8001b98:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8001b9a:	693b      	ldr	r3, [r7, #16]
 8001b9c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	699b      	ldr	r3, [r3, #24]
 8001ba4:	011b      	lsls	r3, r3, #4
 8001ba6:	4313      	orrs	r3, r2
 8001ba8:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8001baa:	693b      	ldr	r3, [r7, #16]
 8001bac:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	69db      	ldr	r3, [r3, #28]
 8001bb4:	015b      	lsls	r3, r3, #5
 8001bb6:	4313      	orrs	r3, r2
 8001bb8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	693a      	ldr	r2, [r7, #16]
 8001bbe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	68fa      	ldr	r2, [r7, #12]
 8001bc4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	68db      	ldr	r3, [r3, #12]
 8001bca:	4619      	mov	r1, r3
 8001bcc:	6878      	ldr	r0, [r7, #4]
 8001bce:	f7ff fde9 	bl	80017a4 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	697a      	ldr	r2, [r7, #20]
 8001bd6:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001bd8:	2300      	movs	r3, #0
}
 8001bda:	4618      	mov	r0, r3
 8001bdc:	3718      	adds	r7, #24
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	40010000 	.word	0x40010000

08001be8 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b086      	sub	sp, #24
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
 8001bf0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6a1b      	ldr	r3, [r3, #32]
 8001bf6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6a1b      	ldr	r3, [r3, #32]
 8001c02:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	685b      	ldr	r3, [r3, #4]
 8001c08:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	69db      	ldr	r3, [r3, #28]
 8001c0e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001c16:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	021b      	lsls	r3, r3, #8
 8001c24:	4313      	orrs	r3, r2
 8001c26:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8001c28:	693b      	ldr	r3, [r7, #16]
 8001c2a:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	691b      	ldr	r3, [r3, #16]
 8001c32:	031b      	lsls	r3, r3, #12
 8001c34:	4313      	orrs	r3, r2
 8001c36:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8001c38:	693b      	ldr	r3, [r7, #16]
 8001c3a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	031b      	lsls	r3, r3, #12
 8001c44:	4313      	orrs	r3, r2
 8001c46:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	4a0f      	ldr	r2, [pc, #60]	; (8001c88 <OC4Config+0xa0>)
 8001c4c:	4293      	cmp	r3, r2
 8001c4e:	d107      	bne.n	8001c60 <OC4Config+0x78>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8001c50:	697b      	ldr	r3, [r7, #20]
 8001c52:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	699b      	ldr	r3, [r3, #24]
 8001c5a:	019b      	lsls	r3, r3, #6
 8001c5c:	4313      	orrs	r3, r2
 8001c5e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	697a      	ldr	r2, [r7, #20]
 8001c64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	68fa      	ldr	r2, [r7, #12]
 8001c6a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	68db      	ldr	r3, [r3, #12]
 8001c70:	4619      	mov	r1, r3
 8001c72:	6878      	ldr	r0, [r7, #4]
 8001c74:	f7ff fda4 	bl	80017c0 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	693a      	ldr	r2, [r7, #16]
 8001c7c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001c7e:	2300      	movs	r3, #0
}
 8001c80:	4618      	mov	r0, r3
 8001c82:	3718      	adds	r7, #24
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd80      	pop	{r7, pc}
 8001c88:	40010000 	.word	0x40010000

08001c8c <LL_USART_IsEnabled>:
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b083      	sub	sp, #12
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	68db      	ldr	r3, [r3, #12]
 8001c98:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001c9c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001ca0:	bf0c      	ite	eq
 8001ca2:	2301      	moveq	r3, #1
 8001ca4:	2300      	movne	r3, #0
 8001ca6:	b2db      	uxtb	r3, r3
}
 8001ca8:	4618      	mov	r0, r3
 8001caa:	370c      	adds	r7, #12
 8001cac:	46bd      	mov	sp, r7
 8001cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb2:	4770      	bx	lr

08001cb4 <LL_USART_SetStopBitsLength>:
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b083      	sub	sp, #12
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
 8001cbc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	691b      	ldr	r3, [r3, #16]
 8001cc2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	431a      	orrs	r2, r3
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	611a      	str	r2, [r3, #16]
}
 8001cce:	bf00      	nop
 8001cd0:	370c      	adds	r7, #12
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd8:	4770      	bx	lr

08001cda <LL_USART_SetHWFlowCtrl>:
{
 8001cda:	b480      	push	{r7}
 8001cdc:	b083      	sub	sp, #12
 8001cde:	af00      	add	r7, sp, #0
 8001ce0:	6078      	str	r0, [r7, #4]
 8001ce2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	695b      	ldr	r3, [r3, #20]
 8001ce8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	431a      	orrs	r2, r3
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	615a      	str	r2, [r3, #20]
}
 8001cf4:	bf00      	nop
 8001cf6:	370c      	adds	r7, #12
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfe:	4770      	bx	lr

08001d00 <LL_USART_SetBaudRate>:
{
 8001d00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001d04:	b09f      	sub	sp, #124	; 0x7c
 8001d06:	af00      	add	r7, sp, #0
 8001d08:	6778      	str	r0, [r7, #116]	; 0x74
 8001d0a:	6739      	str	r1, [r7, #112]	; 0x70
 8001d0c:	66fa      	str	r2, [r7, #108]	; 0x6c
 8001d0e:	66bb      	str	r3, [r7, #104]	; 0x68
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8001d10:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001d12:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001d16:	f040 80bc 	bne.w	8001e92 <LL_USART_SetBaudRate+0x192>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8001d1a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001d1c:	461c      	mov	r4, r3
 8001d1e:	f04f 0500 	mov.w	r5, #0
 8001d22:	4622      	mov	r2, r4
 8001d24:	462b      	mov	r3, r5
 8001d26:	eb12 0a02 	adds.w	sl, r2, r2
 8001d2a:	eb43 0b03 	adc.w	fp, r3, r3
 8001d2e:	4652      	mov	r2, sl
 8001d30:	465b      	mov	r3, fp
 8001d32:	1912      	adds	r2, r2, r4
 8001d34:	eb45 0303 	adc.w	r3, r5, r3
 8001d38:	f04f 0000 	mov.w	r0, #0
 8001d3c:	f04f 0100 	mov.w	r1, #0
 8001d40:	00d9      	lsls	r1, r3, #3
 8001d42:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001d46:	00d0      	lsls	r0, r2, #3
 8001d48:	4602      	mov	r2, r0
 8001d4a:	460b      	mov	r3, r1
 8001d4c:	1911      	adds	r1, r2, r4
 8001d4e:	6639      	str	r1, [r7, #96]	; 0x60
 8001d50:	416b      	adcs	r3, r5
 8001d52:	667b      	str	r3, [r7, #100]	; 0x64
 8001d54:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001d56:	461a      	mov	r2, r3
 8001d58:	f04f 0300 	mov.w	r3, #0
 8001d5c:	1891      	adds	r1, r2, r2
 8001d5e:	6339      	str	r1, [r7, #48]	; 0x30
 8001d60:	415b      	adcs	r3, r3
 8001d62:	637b      	str	r3, [r7, #52]	; 0x34
 8001d64:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001d68:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8001d6c:	f7fe fa32 	bl	80001d4 <__aeabi_uldivmod>
 8001d70:	4602      	mov	r2, r0
 8001d72:	460b      	mov	r3, r1
 8001d74:	4ba9      	ldr	r3, [pc, #676]	; (800201c <LL_USART_SetBaudRate+0x31c>)
 8001d76:	fba3 2302 	umull	r2, r3, r3, r2
 8001d7a:	095b      	lsrs	r3, r3, #5
 8001d7c:	b29b      	uxth	r3, r3
 8001d7e:	011b      	lsls	r3, r3, #4
 8001d80:	b29e      	uxth	r6, r3
 8001d82:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001d84:	461c      	mov	r4, r3
 8001d86:	f04f 0500 	mov.w	r5, #0
 8001d8a:	4622      	mov	r2, r4
 8001d8c:	462b      	mov	r3, r5
 8001d8e:	1891      	adds	r1, r2, r2
 8001d90:	62b9      	str	r1, [r7, #40]	; 0x28
 8001d92:	415b      	adcs	r3, r3
 8001d94:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001d96:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001d9a:	1912      	adds	r2, r2, r4
 8001d9c:	eb45 0303 	adc.w	r3, r5, r3
 8001da0:	f04f 0000 	mov.w	r0, #0
 8001da4:	f04f 0100 	mov.w	r1, #0
 8001da8:	00d9      	lsls	r1, r3, #3
 8001daa:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001dae:	00d0      	lsls	r0, r2, #3
 8001db0:	4602      	mov	r2, r0
 8001db2:	460b      	mov	r3, r1
 8001db4:	1911      	adds	r1, r2, r4
 8001db6:	65b9      	str	r1, [r7, #88]	; 0x58
 8001db8:	416b      	adcs	r3, r5
 8001dba:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001dbc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001dbe:	461a      	mov	r2, r3
 8001dc0:	f04f 0300 	mov.w	r3, #0
 8001dc4:	1891      	adds	r1, r2, r2
 8001dc6:	6239      	str	r1, [r7, #32]
 8001dc8:	415b      	adcs	r3, r3
 8001dca:	627b      	str	r3, [r7, #36]	; 0x24
 8001dcc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001dd0:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8001dd4:	f7fe f9fe 	bl	80001d4 <__aeabi_uldivmod>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	460b      	mov	r3, r1
 8001ddc:	4b8f      	ldr	r3, [pc, #572]	; (800201c <LL_USART_SetBaudRate+0x31c>)
 8001dde:	fba3 1302 	umull	r1, r3, r3, r2
 8001de2:	095b      	lsrs	r3, r3, #5
 8001de4:	2164      	movs	r1, #100	; 0x64
 8001de6:	fb01 f303 	mul.w	r3, r1, r3
 8001dea:	1ad3      	subs	r3, r2, r3
 8001dec:	00db      	lsls	r3, r3, #3
 8001dee:	3332      	adds	r3, #50	; 0x32
 8001df0:	4a8a      	ldr	r2, [pc, #552]	; (800201c <LL_USART_SetBaudRate+0x31c>)
 8001df2:	fba2 2303 	umull	r2, r3, r2, r3
 8001df6:	095b      	lsrs	r3, r3, #5
 8001df8:	b29b      	uxth	r3, r3
 8001dfa:	005b      	lsls	r3, r3, #1
 8001dfc:	b29b      	uxth	r3, r3
 8001dfe:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001e02:	b29b      	uxth	r3, r3
 8001e04:	4433      	add	r3, r6
 8001e06:	b29e      	uxth	r6, r3
 8001e08:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f04f 0100 	mov.w	r1, #0
 8001e10:	4602      	mov	r2, r0
 8001e12:	460b      	mov	r3, r1
 8001e14:	1894      	adds	r4, r2, r2
 8001e16:	61bc      	str	r4, [r7, #24]
 8001e18:	415b      	adcs	r3, r3
 8001e1a:	61fb      	str	r3, [r7, #28]
 8001e1c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001e20:	1812      	adds	r2, r2, r0
 8001e22:	eb41 0303 	adc.w	r3, r1, r3
 8001e26:	f04f 0400 	mov.w	r4, #0
 8001e2a:	f04f 0500 	mov.w	r5, #0
 8001e2e:	00dd      	lsls	r5, r3, #3
 8001e30:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8001e34:	00d4      	lsls	r4, r2, #3
 8001e36:	4622      	mov	r2, r4
 8001e38:	462b      	mov	r3, r5
 8001e3a:	1814      	adds	r4, r2, r0
 8001e3c:	653c      	str	r4, [r7, #80]	; 0x50
 8001e3e:	414b      	adcs	r3, r1
 8001e40:	657b      	str	r3, [r7, #84]	; 0x54
 8001e42:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001e44:	461a      	mov	r2, r3
 8001e46:	f04f 0300 	mov.w	r3, #0
 8001e4a:	1891      	adds	r1, r2, r2
 8001e4c:	6139      	str	r1, [r7, #16]
 8001e4e:	415b      	adcs	r3, r3
 8001e50:	617b      	str	r3, [r7, #20]
 8001e52:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001e56:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8001e5a:	f7fe f9bb 	bl	80001d4 <__aeabi_uldivmod>
 8001e5e:	4602      	mov	r2, r0
 8001e60:	460b      	mov	r3, r1
 8001e62:	4b6e      	ldr	r3, [pc, #440]	; (800201c <LL_USART_SetBaudRate+0x31c>)
 8001e64:	fba3 1302 	umull	r1, r3, r3, r2
 8001e68:	095b      	lsrs	r3, r3, #5
 8001e6a:	2164      	movs	r1, #100	; 0x64
 8001e6c:	fb01 f303 	mul.w	r3, r1, r3
 8001e70:	1ad3      	subs	r3, r2, r3
 8001e72:	00db      	lsls	r3, r3, #3
 8001e74:	3332      	adds	r3, #50	; 0x32
 8001e76:	4a69      	ldr	r2, [pc, #420]	; (800201c <LL_USART_SetBaudRate+0x31c>)
 8001e78:	fba2 2303 	umull	r2, r3, r2, r3
 8001e7c:	095b      	lsrs	r3, r3, #5
 8001e7e:	b29b      	uxth	r3, r3
 8001e80:	f003 0307 	and.w	r3, r3, #7
 8001e84:	b29b      	uxth	r3, r3
 8001e86:	4433      	add	r3, r6
 8001e88:	b29b      	uxth	r3, r3
 8001e8a:	461a      	mov	r2, r3
 8001e8c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001e8e:	609a      	str	r2, [r3, #8]
}
 8001e90:	e0be      	b.n	8002010 <LL_USART_SetBaudRate+0x310>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8001e92:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001e94:	461c      	mov	r4, r3
 8001e96:	f04f 0500 	mov.w	r5, #0
 8001e9a:	4622      	mov	r2, r4
 8001e9c:	462b      	mov	r3, r5
 8001e9e:	eb12 0802 	adds.w	r8, r2, r2
 8001ea2:	eb43 0903 	adc.w	r9, r3, r3
 8001ea6:	4642      	mov	r2, r8
 8001ea8:	464b      	mov	r3, r9
 8001eaa:	1912      	adds	r2, r2, r4
 8001eac:	eb45 0303 	adc.w	r3, r5, r3
 8001eb0:	f04f 0000 	mov.w	r0, #0
 8001eb4:	f04f 0100 	mov.w	r1, #0
 8001eb8:	00d9      	lsls	r1, r3, #3
 8001eba:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001ebe:	00d0      	lsls	r0, r2, #3
 8001ec0:	4602      	mov	r2, r0
 8001ec2:	460b      	mov	r3, r1
 8001ec4:	1911      	adds	r1, r2, r4
 8001ec6:	64b9      	str	r1, [r7, #72]	; 0x48
 8001ec8:	416b      	adcs	r3, r5
 8001eca:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001ecc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f04f 0100 	mov.w	r1, #0
 8001ed4:	f04f 0200 	mov.w	r2, #0
 8001ed8:	f04f 0300 	mov.w	r3, #0
 8001edc:	008b      	lsls	r3, r1, #2
 8001ede:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8001ee2:	0082      	lsls	r2, r0, #2
 8001ee4:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8001ee8:	f7fe f974 	bl	80001d4 <__aeabi_uldivmod>
 8001eec:	4602      	mov	r2, r0
 8001eee:	460b      	mov	r3, r1
 8001ef0:	4b4a      	ldr	r3, [pc, #296]	; (800201c <LL_USART_SetBaudRate+0x31c>)
 8001ef2:	fba3 2302 	umull	r2, r3, r3, r2
 8001ef6:	095b      	lsrs	r3, r3, #5
 8001ef8:	b29b      	uxth	r3, r3
 8001efa:	011b      	lsls	r3, r3, #4
 8001efc:	b29e      	uxth	r6, r3
 8001efe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001f00:	4618      	mov	r0, r3
 8001f02:	f04f 0100 	mov.w	r1, #0
 8001f06:	4602      	mov	r2, r0
 8001f08:	460b      	mov	r3, r1
 8001f0a:	1894      	adds	r4, r2, r2
 8001f0c:	60bc      	str	r4, [r7, #8]
 8001f0e:	415b      	adcs	r3, r3
 8001f10:	60fb      	str	r3, [r7, #12]
 8001f12:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001f16:	1812      	adds	r2, r2, r0
 8001f18:	eb41 0303 	adc.w	r3, r1, r3
 8001f1c:	f04f 0400 	mov.w	r4, #0
 8001f20:	f04f 0500 	mov.w	r5, #0
 8001f24:	00dd      	lsls	r5, r3, #3
 8001f26:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8001f2a:	00d4      	lsls	r4, r2, #3
 8001f2c:	4622      	mov	r2, r4
 8001f2e:	462b      	mov	r3, r5
 8001f30:	1814      	adds	r4, r2, r0
 8001f32:	643c      	str	r4, [r7, #64]	; 0x40
 8001f34:	414b      	adcs	r3, r1
 8001f36:	647b      	str	r3, [r7, #68]	; 0x44
 8001f38:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f04f 0100 	mov.w	r1, #0
 8001f40:	f04f 0200 	mov.w	r2, #0
 8001f44:	f04f 0300 	mov.w	r3, #0
 8001f48:	008b      	lsls	r3, r1, #2
 8001f4a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8001f4e:	0082      	lsls	r2, r0, #2
 8001f50:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8001f54:	f7fe f93e 	bl	80001d4 <__aeabi_uldivmod>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	460b      	mov	r3, r1
 8001f5c:	4b2f      	ldr	r3, [pc, #188]	; (800201c <LL_USART_SetBaudRate+0x31c>)
 8001f5e:	fba3 1302 	umull	r1, r3, r3, r2
 8001f62:	095b      	lsrs	r3, r3, #5
 8001f64:	2164      	movs	r1, #100	; 0x64
 8001f66:	fb01 f303 	mul.w	r3, r1, r3
 8001f6a:	1ad3      	subs	r3, r2, r3
 8001f6c:	011b      	lsls	r3, r3, #4
 8001f6e:	3332      	adds	r3, #50	; 0x32
 8001f70:	4a2a      	ldr	r2, [pc, #168]	; (800201c <LL_USART_SetBaudRate+0x31c>)
 8001f72:	fba2 2303 	umull	r2, r3, r2, r3
 8001f76:	095b      	lsrs	r3, r3, #5
 8001f78:	b29b      	uxth	r3, r3
 8001f7a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001f7e:	b29b      	uxth	r3, r3
 8001f80:	4433      	add	r3, r6
 8001f82:	b29e      	uxth	r6, r3
 8001f84:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001f86:	4618      	mov	r0, r3
 8001f88:	f04f 0100 	mov.w	r1, #0
 8001f8c:	4602      	mov	r2, r0
 8001f8e:	460b      	mov	r3, r1
 8001f90:	1894      	adds	r4, r2, r2
 8001f92:	603c      	str	r4, [r7, #0]
 8001f94:	415b      	adcs	r3, r3
 8001f96:	607b      	str	r3, [r7, #4]
 8001f98:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001f9c:	1812      	adds	r2, r2, r0
 8001f9e:	eb41 0303 	adc.w	r3, r1, r3
 8001fa2:	f04f 0400 	mov.w	r4, #0
 8001fa6:	f04f 0500 	mov.w	r5, #0
 8001faa:	00dd      	lsls	r5, r3, #3
 8001fac:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8001fb0:	00d4      	lsls	r4, r2, #3
 8001fb2:	4622      	mov	r2, r4
 8001fb4:	462b      	mov	r3, r5
 8001fb6:	1814      	adds	r4, r2, r0
 8001fb8:	63bc      	str	r4, [r7, #56]	; 0x38
 8001fba:	414b      	adcs	r3, r1
 8001fbc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001fbe:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	f04f 0100 	mov.w	r1, #0
 8001fc6:	f04f 0200 	mov.w	r2, #0
 8001fca:	f04f 0300 	mov.w	r3, #0
 8001fce:	008b      	lsls	r3, r1, #2
 8001fd0:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8001fd4:	0082      	lsls	r2, r0, #2
 8001fd6:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8001fda:	f7fe f8fb 	bl	80001d4 <__aeabi_uldivmod>
 8001fde:	4602      	mov	r2, r0
 8001fe0:	460b      	mov	r3, r1
 8001fe2:	4b0e      	ldr	r3, [pc, #56]	; (800201c <LL_USART_SetBaudRate+0x31c>)
 8001fe4:	fba3 1302 	umull	r1, r3, r3, r2
 8001fe8:	095b      	lsrs	r3, r3, #5
 8001fea:	2164      	movs	r1, #100	; 0x64
 8001fec:	fb01 f303 	mul.w	r3, r1, r3
 8001ff0:	1ad3      	subs	r3, r2, r3
 8001ff2:	011b      	lsls	r3, r3, #4
 8001ff4:	3332      	adds	r3, #50	; 0x32
 8001ff6:	4a09      	ldr	r2, [pc, #36]	; (800201c <LL_USART_SetBaudRate+0x31c>)
 8001ff8:	fba2 2303 	umull	r2, r3, r2, r3
 8001ffc:	095b      	lsrs	r3, r3, #5
 8001ffe:	b29b      	uxth	r3, r3
 8002000:	f003 030f 	and.w	r3, r3, #15
 8002004:	b29b      	uxth	r3, r3
 8002006:	4433      	add	r3, r6
 8002008:	b29b      	uxth	r3, r3
 800200a:	461a      	mov	r2, r3
 800200c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800200e:	609a      	str	r2, [r3, #8]
}
 8002010:	bf00      	nop
 8002012:	377c      	adds	r7, #124	; 0x7c
 8002014:	46bd      	mov	sp, r7
 8002016:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800201a:	bf00      	nop
 800201c:	51eb851f 	.word	0x51eb851f

08002020 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b088      	sub	sp, #32
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
 8002028:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800202a:	2301      	movs	r3, #1
 800202c:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800202e:	2300      	movs	r3, #0
 8002030:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8002032:	6878      	ldr	r0, [r7, #4]
 8002034:	f7ff fe2a 	bl	8001c8c <LL_USART_IsEnabled>
 8002038:	4603      	mov	r3, r0
 800203a:	2b00      	cmp	r3, #0
 800203c:	d149      	bne.n	80020d2 <LL_USART_Init+0xb2>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	68db      	ldr	r3, [r3, #12]
 8002042:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8002046:	f023 030c 	bic.w	r3, r3, #12
 800204a:	683a      	ldr	r2, [r7, #0]
 800204c:	6851      	ldr	r1, [r2, #4]
 800204e:	683a      	ldr	r2, [r7, #0]
 8002050:	68d2      	ldr	r2, [r2, #12]
 8002052:	4311      	orrs	r1, r2
 8002054:	683a      	ldr	r2, [r7, #0]
 8002056:	6912      	ldr	r2, [r2, #16]
 8002058:	4311      	orrs	r1, r2
 800205a:	683a      	ldr	r2, [r7, #0]
 800205c:	6992      	ldr	r2, [r2, #24]
 800205e:	430a      	orrs	r2, r1
 8002060:	431a      	orrs	r2, r3
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	689b      	ldr	r3, [r3, #8]
 800206a:	4619      	mov	r1, r3
 800206c:	6878      	ldr	r0, [r7, #4]
 800206e:	f7ff fe21 	bl	8001cb4 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	695b      	ldr	r3, [r3, #20]
 8002076:	4619      	mov	r1, r3
 8002078:	6878      	ldr	r0, [r7, #4]
 800207a:	f7ff fe2e 	bl	8001cda <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 800207e:	f107 0308 	add.w	r3, r7, #8
 8002082:	4618      	mov	r0, r3
 8002084:	f7ff fa7e 	bl	8001584 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	4a14      	ldr	r2, [pc, #80]	; (80020dc <LL_USART_Init+0xbc>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d102      	bne.n	8002096 <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8002090:	697b      	ldr	r3, [r7, #20]
 8002092:	61bb      	str	r3, [r7, #24]
 8002094:	e00c      	b.n	80020b0 <LL_USART_Init+0x90>
    }
    else if (USARTx == USART2)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	4a11      	ldr	r2, [pc, #68]	; (80020e0 <LL_USART_Init+0xc0>)
 800209a:	4293      	cmp	r3, r2
 800209c:	d102      	bne.n	80020a4 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800209e:	693b      	ldr	r3, [r7, #16]
 80020a0:	61bb      	str	r3, [r7, #24]
 80020a2:	e005      	b.n	80020b0 <LL_USART_Init+0x90>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	4a0f      	ldr	r2, [pc, #60]	; (80020e4 <LL_USART_Init+0xc4>)
 80020a8:	4293      	cmp	r3, r2
 80020aa:	d101      	bne.n	80020b0 <LL_USART_Init+0x90>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80020b0:	69bb      	ldr	r3, [r7, #24]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d00d      	beq.n	80020d2 <LL_USART_Init+0xb2>
        && (USART_InitStruct->BaudRate != 0U))
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d009      	beq.n	80020d2 <LL_USART_Init+0xb2>
    {
      status = SUCCESS;
 80020be:	2300      	movs	r3, #0
 80020c0:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	699a      	ldr	r2, [r3, #24]
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	69b9      	ldr	r1, [r7, #24]
 80020cc:	6878      	ldr	r0, [r7, #4]
 80020ce:	f7ff fe17 	bl	8001d00 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 80020d2:	7ffb      	ldrb	r3, [r7, #31]
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	3720      	adds	r7, #32
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	40011000 	.word	0x40011000
 80020e0:	40004400 	.word	0x40004400
 80020e4:	40011400 	.word	0x40011400

080020e8 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b083      	sub	sp, #12
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
 80020f0:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 80020f2:	687a      	ldr	r2, [r7, #4]
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80020fa:	4a07      	ldr	r2, [pc, #28]	; (8002118 <LL_InitTick+0x30>)
 80020fc:	3b01      	subs	r3, #1
 80020fe:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8002100:	4b05      	ldr	r3, [pc, #20]	; (8002118 <LL_InitTick+0x30>)
 8002102:	2200      	movs	r2, #0
 8002104:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002106:	4b04      	ldr	r3, [pc, #16]	; (8002118 <LL_InitTick+0x30>)
 8002108:	2205      	movs	r2, #5
 800210a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 800210c:	bf00      	nop
 800210e:	370c      	adds	r7, #12
 8002110:	46bd      	mov	sp, r7
 8002112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002116:	4770      	bx	lr
 8002118:	e000e010 	.word	0xe000e010

0800211c <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b082      	sub	sp, #8
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8002124:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002128:	6878      	ldr	r0, [r7, #4]
 800212a:	f7ff ffdd 	bl	80020e8 <LL_InitTick>
}
 800212e:	bf00      	nop
 8002130:	3708      	adds	r7, #8
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}
	...

08002138 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8002138:	b480      	push	{r7}
 800213a:	b083      	sub	sp, #12
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8002140:	4a04      	ldr	r2, [pc, #16]	; (8002154 <LL_SetSystemCoreClock+0x1c>)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6013      	str	r3, [r2, #0]
}
 8002146:	bf00      	nop
 8002148:	370c      	adds	r7, #12
 800214a:	46bd      	mov	sp, r7
 800214c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002150:	4770      	bx	lr
 8002152:	bf00      	nop
 8002154:	20000000 	.word	0x20000000

08002158 <__libc_init_array>:
 8002158:	b570      	push	{r4, r5, r6, lr}
 800215a:	4d0d      	ldr	r5, [pc, #52]	; (8002190 <__libc_init_array+0x38>)
 800215c:	4c0d      	ldr	r4, [pc, #52]	; (8002194 <__libc_init_array+0x3c>)
 800215e:	1b64      	subs	r4, r4, r5
 8002160:	10a4      	asrs	r4, r4, #2
 8002162:	2600      	movs	r6, #0
 8002164:	42a6      	cmp	r6, r4
 8002166:	d109      	bne.n	800217c <__libc_init_array+0x24>
 8002168:	4d0b      	ldr	r5, [pc, #44]	; (8002198 <__libc_init_array+0x40>)
 800216a:	4c0c      	ldr	r4, [pc, #48]	; (800219c <__libc_init_array+0x44>)
 800216c:	f000 f820 	bl	80021b0 <_init>
 8002170:	1b64      	subs	r4, r4, r5
 8002172:	10a4      	asrs	r4, r4, #2
 8002174:	2600      	movs	r6, #0
 8002176:	42a6      	cmp	r6, r4
 8002178:	d105      	bne.n	8002186 <__libc_init_array+0x2e>
 800217a:	bd70      	pop	{r4, r5, r6, pc}
 800217c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002180:	4798      	blx	r3
 8002182:	3601      	adds	r6, #1
 8002184:	e7ee      	b.n	8002164 <__libc_init_array+0xc>
 8002186:	f855 3b04 	ldr.w	r3, [r5], #4
 800218a:	4798      	blx	r3
 800218c:	3601      	adds	r6, #1
 800218e:	e7f2      	b.n	8002176 <__libc_init_array+0x1e>
 8002190:	080021f8 	.word	0x080021f8
 8002194:	080021f8 	.word	0x080021f8
 8002198:	080021f8 	.word	0x080021f8
 800219c:	080021fc 	.word	0x080021fc

080021a0 <memset>:
 80021a0:	4402      	add	r2, r0
 80021a2:	4603      	mov	r3, r0
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d100      	bne.n	80021aa <memset+0xa>
 80021a8:	4770      	bx	lr
 80021aa:	f803 1b01 	strb.w	r1, [r3], #1
 80021ae:	e7f9      	b.n	80021a4 <memset+0x4>

080021b0 <_init>:
 80021b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021b2:	bf00      	nop
 80021b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80021b6:	bc08      	pop	{r3}
 80021b8:	469e      	mov	lr, r3
 80021ba:	4770      	bx	lr

080021bc <_fini>:
 80021bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021be:	bf00      	nop
 80021c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80021c2:	bc08      	pop	{r3}
 80021c4:	469e      	mov	lr, r3
 80021c6:	4770      	bx	lr
