Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr  6 22:06:46 2024
| Host         : DESKTOP-K6H6OHD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1210 register/latch pins with no clock driven by root clock pin: clk25mhz_module/output_clock_reg/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: clk6p25mhz_module/output_clock_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line100/nolabel_line28/output_clock_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line164/output_clock_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line166/output_clock_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line167/output_clock_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line168/output_clock_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line169/output_clock_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line170/output_clock_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line171/output_clock_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line172/output_clock_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: nolabel_line245/clk_counter_reg[0]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: nolabel_line65/clk2hz_module/output_clock_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line65/nolabel_line203/clk1hz_module/output_clock_reg/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: nolabel_line65/nolabel_line203/clk2hz_module/output_clock_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line65/nolabel_line203/p1_dice/fiveHz/output_clock_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line65/nolabel_line203/p1_dice/oneHz/output_clock_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: nolabel_line65/nolabel_line203/p1_dice/twentyFiveMHz/output_clock_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line65/nolabel_line203/p2_dice/fiveHz/output_clock_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line65/nolabel_line203/p2_dice/oneHz/output_clock_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: nolabel_line65/nolabel_line203/p2_dice/twentyFiveMHz/output_clock_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line65/nolabel_line203/p3_dice/fiveHz/output_clock_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line65/nolabel_line203/p3_dice/oneHz/output_clock_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: nolabel_line65/nolabel_line203/p3_dice/twentyFiveMHz/output_clock_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line65/nolabel_line203/p4_dice/fiveHz/output_clock_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line65/nolabel_line203/p4_dice/oneHz/output_clock_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: nolabel_line65/nolabel_line203/p4_dice/twentyFiveMHz/output_clock_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: nolabel_line99/nolabel_line30/output_clock_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: p1_powerup/nolabel_line59/nolabel_line22/nolabel_line51/anodeClk/slow_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: p2_powerup/nolabel_line59/nolabel_line22/nolabel_line51/anodeClk/slow_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: p3_powerup/nolabel_line59/nolabel_line22/nolabel_line51/anodeClk/slow_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: p4_powerup/nolabel_line59/nolabel_line22/nolabel_line51/anodeClk/slow_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2977 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.202        0.000                      0                 2133        0.096        0.000                      0                 2133        4.500        0.000                       0                  1094  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.202        0.000                      0                 2133        0.096        0.000                      0                 2133        4.500        0.000                       0                  1094  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.202ns  (required time - arrival time)
  Source:                 nolabel_line65/nolabel_line203/p4_dice/oneHz/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/nolabel_line203/p4_dice/oneHz/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.303ns  (logic 0.828ns (19.241%)  route 3.475ns (80.759%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1093, routed)        1.541     5.062    nolabel_line65/nolabel_line203/p4_dice/oneHz/CLOCK_IBUF_BUFG
    SLICE_X32Y69         FDRE                                         r  nolabel_line65/nolabel_line203/p4_dice/oneHz/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  nolabel_line65/nolabel_line203/p4_dice/oneHz/count_reg[8]/Q
                         net (fo=2, routed)           0.819     6.336    nolabel_line65/nolabel_line203/p4_dice/oneHz/count_reg[8]
    SLICE_X33Y69         LUT4 (Prop_lut4_I1_O)        0.124     6.460 r  nolabel_line65/nolabel_line203/p4_dice/oneHz/count[0]_i_7__11/O
                         net (fo=2, routed)           1.024     7.485    nolabel_line65/nolabel_line203/p4_dice/oneHz/count[0]_i_7__11_n_0
    SLICE_X33Y71         LUT5 (Prop_lut5_I0_O)        0.124     7.609 r  nolabel_line65/nolabel_line203/p4_dice/oneHz/count[0]_i_4__10/O
                         net (fo=1, routed)           0.544     8.153    nolabel_line65/nolabel_line203/p4_dice/oneHz/count[0]_i_4__10_n_0
    SLICE_X33Y68         LUT5 (Prop_lut5_I3_O)        0.124     8.277 r  nolabel_line65/nolabel_line203/p4_dice/oneHz/count[0]_i_1__10/O
                         net (fo=32, routed)          1.089     9.365    nolabel_line65/nolabel_line203/p4_dice/oneHz/count[0]_i_1__10_n_0
    SLICE_X32Y74         FDRE                                         r  nolabel_line65/nolabel_line203/p4_dice/oneHz/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1093, routed)        1.418    14.759    nolabel_line65/nolabel_line203/p4_dice/oneHz/CLOCK_IBUF_BUFG
    SLICE_X32Y74         FDRE                                         r  nolabel_line65/nolabel_line203/p4_dice/oneHz/count_reg[28]/C
                         clock pessimism              0.273    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X32Y74         FDRE (Setup_fdre_C_R)       -0.429    14.568    nolabel_line65/nolabel_line203/p4_dice/oneHz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                  5.202    

Slack (MET) :             5.202ns  (required time - arrival time)
  Source:                 nolabel_line65/nolabel_line203/p4_dice/oneHz/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/nolabel_line203/p4_dice/oneHz/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.303ns  (logic 0.828ns (19.241%)  route 3.475ns (80.759%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1093, routed)        1.541     5.062    nolabel_line65/nolabel_line203/p4_dice/oneHz/CLOCK_IBUF_BUFG
    SLICE_X32Y69         FDRE                                         r  nolabel_line65/nolabel_line203/p4_dice/oneHz/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  nolabel_line65/nolabel_line203/p4_dice/oneHz/count_reg[8]/Q
                         net (fo=2, routed)           0.819     6.336    nolabel_line65/nolabel_line203/p4_dice/oneHz/count_reg[8]
    SLICE_X33Y69         LUT4 (Prop_lut4_I1_O)        0.124     6.460 r  nolabel_line65/nolabel_line203/p4_dice/oneHz/count[0]_i_7__11/O
                         net (fo=2, routed)           1.024     7.485    nolabel_line65/nolabel_line203/p4_dice/oneHz/count[0]_i_7__11_n_0
    SLICE_X33Y71         LUT5 (Prop_lut5_I0_O)        0.124     7.609 r  nolabel_line65/nolabel_line203/p4_dice/oneHz/count[0]_i_4__10/O
                         net (fo=1, routed)           0.544     8.153    nolabel_line65/nolabel_line203/p4_dice/oneHz/count[0]_i_4__10_n_0
    SLICE_X33Y68         LUT5 (Prop_lut5_I3_O)        0.124     8.277 r  nolabel_line65/nolabel_line203/p4_dice/oneHz/count[0]_i_1__10/O
                         net (fo=32, routed)          1.089     9.365    nolabel_line65/nolabel_line203/p4_dice/oneHz/count[0]_i_1__10_n_0
    SLICE_X32Y74         FDRE                                         r  nolabel_line65/nolabel_line203/p4_dice/oneHz/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1093, routed)        1.418    14.759    nolabel_line65/nolabel_line203/p4_dice/oneHz/CLOCK_IBUF_BUFG
    SLICE_X32Y74         FDRE                                         r  nolabel_line65/nolabel_line203/p4_dice/oneHz/count_reg[29]/C
                         clock pessimism              0.273    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X32Y74         FDRE (Setup_fdre_C_R)       -0.429    14.568    nolabel_line65/nolabel_line203/p4_dice/oneHz/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                  5.202    

Slack (MET) :             5.202ns  (required time - arrival time)
  Source:                 nolabel_line65/nolabel_line203/p4_dice/oneHz/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/nolabel_line203/p4_dice/oneHz/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.303ns  (logic 0.828ns (19.241%)  route 3.475ns (80.759%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1093, routed)        1.541     5.062    nolabel_line65/nolabel_line203/p4_dice/oneHz/CLOCK_IBUF_BUFG
    SLICE_X32Y69         FDRE                                         r  nolabel_line65/nolabel_line203/p4_dice/oneHz/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  nolabel_line65/nolabel_line203/p4_dice/oneHz/count_reg[8]/Q
                         net (fo=2, routed)           0.819     6.336    nolabel_line65/nolabel_line203/p4_dice/oneHz/count_reg[8]
    SLICE_X33Y69         LUT4 (Prop_lut4_I1_O)        0.124     6.460 r  nolabel_line65/nolabel_line203/p4_dice/oneHz/count[0]_i_7__11/O
                         net (fo=2, routed)           1.024     7.485    nolabel_line65/nolabel_line203/p4_dice/oneHz/count[0]_i_7__11_n_0
    SLICE_X33Y71         LUT5 (Prop_lut5_I0_O)        0.124     7.609 r  nolabel_line65/nolabel_line203/p4_dice/oneHz/count[0]_i_4__10/O
                         net (fo=1, routed)           0.544     8.153    nolabel_line65/nolabel_line203/p4_dice/oneHz/count[0]_i_4__10_n_0
    SLICE_X33Y68         LUT5 (Prop_lut5_I3_O)        0.124     8.277 r  nolabel_line65/nolabel_line203/p4_dice/oneHz/count[0]_i_1__10/O
                         net (fo=32, routed)          1.089     9.365    nolabel_line65/nolabel_line203/p4_dice/oneHz/count[0]_i_1__10_n_0
    SLICE_X32Y74         FDRE                                         r  nolabel_line65/nolabel_line203/p4_dice/oneHz/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1093, routed)        1.418    14.759    nolabel_line65/nolabel_line203/p4_dice/oneHz/CLOCK_IBUF_BUFG
    SLICE_X32Y74         FDRE                                         r  nolabel_line65/nolabel_line203/p4_dice/oneHz/count_reg[30]/C
                         clock pessimism              0.273    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X32Y74         FDRE (Setup_fdre_C_R)       -0.429    14.568    nolabel_line65/nolabel_line203/p4_dice/oneHz/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                  5.202    

Slack (MET) :             5.202ns  (required time - arrival time)
  Source:                 nolabel_line65/nolabel_line203/p4_dice/oneHz/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/nolabel_line203/p4_dice/oneHz/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.303ns  (logic 0.828ns (19.241%)  route 3.475ns (80.759%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1093, routed)        1.541     5.062    nolabel_line65/nolabel_line203/p4_dice/oneHz/CLOCK_IBUF_BUFG
    SLICE_X32Y69         FDRE                                         r  nolabel_line65/nolabel_line203/p4_dice/oneHz/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  nolabel_line65/nolabel_line203/p4_dice/oneHz/count_reg[8]/Q
                         net (fo=2, routed)           0.819     6.336    nolabel_line65/nolabel_line203/p4_dice/oneHz/count_reg[8]
    SLICE_X33Y69         LUT4 (Prop_lut4_I1_O)        0.124     6.460 r  nolabel_line65/nolabel_line203/p4_dice/oneHz/count[0]_i_7__11/O
                         net (fo=2, routed)           1.024     7.485    nolabel_line65/nolabel_line203/p4_dice/oneHz/count[0]_i_7__11_n_0
    SLICE_X33Y71         LUT5 (Prop_lut5_I0_O)        0.124     7.609 r  nolabel_line65/nolabel_line203/p4_dice/oneHz/count[0]_i_4__10/O
                         net (fo=1, routed)           0.544     8.153    nolabel_line65/nolabel_line203/p4_dice/oneHz/count[0]_i_4__10_n_0
    SLICE_X33Y68         LUT5 (Prop_lut5_I3_O)        0.124     8.277 r  nolabel_line65/nolabel_line203/p4_dice/oneHz/count[0]_i_1__10/O
                         net (fo=32, routed)          1.089     9.365    nolabel_line65/nolabel_line203/p4_dice/oneHz/count[0]_i_1__10_n_0
    SLICE_X32Y74         FDRE                                         r  nolabel_line65/nolabel_line203/p4_dice/oneHz/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1093, routed)        1.418    14.759    nolabel_line65/nolabel_line203/p4_dice/oneHz/CLOCK_IBUF_BUFG
    SLICE_X32Y74         FDRE                                         r  nolabel_line65/nolabel_line203/p4_dice/oneHz/count_reg[31]/C
                         clock pessimism              0.273    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X32Y74         FDRE (Setup_fdre_C_R)       -0.429    14.568    nolabel_line65/nolabel_line203/p4_dice/oneHz/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                  5.202    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 nolabel_line163/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line163/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 1.058ns (24.919%)  route 3.188ns (75.081%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1093, routed)        1.612     5.133    nolabel_line163/CLOCK_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  nolabel_line163/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  nolabel_line163/count_reg[3]/Q
                         net (fo=2, routed)           0.958     6.547    nolabel_line163/count_reg[3]
    SLICE_X64Y73         LUT4 (Prop_lut4_I0_O)        0.124     6.671 r  nolabel_line163/count[0]_i_9__27/O
                         net (fo=2, routed)           0.830     7.501    nolabel_line163/count[0]_i_9__27_n_0
    SLICE_X64Y72         LUT5 (Prop_lut5_I4_O)        0.150     7.651 r  nolabel_line163/count[0]_i_3__51/O
                         net (fo=1, routed)           0.298     7.949    nolabel_line163/count[0]_i_3__51_n_0
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.328     8.277 r  nolabel_line163/count[0]_i_1__23/O
                         net (fo=32, routed)          1.102     9.379    nolabel_line163/clear
    SLICE_X63Y78         FDRE                                         r  nolabel_line163/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1093, routed)        1.497    14.838    nolabel_line163/CLOCK_IBUF_BUFG
    SLICE_X63Y78         FDRE                                         r  nolabel_line163/count_reg[28]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X63Y78         FDRE (Setup_fdre_C_R)       -0.429    14.632    nolabel_line163/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -9.379    
  -------------------------------------------------------------------
                         slack                                  5.253    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 nolabel_line163/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line163/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 1.058ns (24.919%)  route 3.188ns (75.081%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1093, routed)        1.612     5.133    nolabel_line163/CLOCK_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  nolabel_line163/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  nolabel_line163/count_reg[3]/Q
                         net (fo=2, routed)           0.958     6.547    nolabel_line163/count_reg[3]
    SLICE_X64Y73         LUT4 (Prop_lut4_I0_O)        0.124     6.671 r  nolabel_line163/count[0]_i_9__27/O
                         net (fo=2, routed)           0.830     7.501    nolabel_line163/count[0]_i_9__27_n_0
    SLICE_X64Y72         LUT5 (Prop_lut5_I4_O)        0.150     7.651 r  nolabel_line163/count[0]_i_3__51/O
                         net (fo=1, routed)           0.298     7.949    nolabel_line163/count[0]_i_3__51_n_0
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.328     8.277 r  nolabel_line163/count[0]_i_1__23/O
                         net (fo=32, routed)          1.102     9.379    nolabel_line163/clear
    SLICE_X63Y78         FDRE                                         r  nolabel_line163/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1093, routed)        1.497    14.838    nolabel_line163/CLOCK_IBUF_BUFG
    SLICE_X63Y78         FDRE                                         r  nolabel_line163/count_reg[29]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X63Y78         FDRE (Setup_fdre_C_R)       -0.429    14.632    nolabel_line163/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -9.379    
  -------------------------------------------------------------------
                         slack                                  5.253    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 nolabel_line163/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line163/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 1.058ns (24.919%)  route 3.188ns (75.081%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1093, routed)        1.612     5.133    nolabel_line163/CLOCK_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  nolabel_line163/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  nolabel_line163/count_reg[3]/Q
                         net (fo=2, routed)           0.958     6.547    nolabel_line163/count_reg[3]
    SLICE_X64Y73         LUT4 (Prop_lut4_I0_O)        0.124     6.671 r  nolabel_line163/count[0]_i_9__27/O
                         net (fo=2, routed)           0.830     7.501    nolabel_line163/count[0]_i_9__27_n_0
    SLICE_X64Y72         LUT5 (Prop_lut5_I4_O)        0.150     7.651 r  nolabel_line163/count[0]_i_3__51/O
                         net (fo=1, routed)           0.298     7.949    nolabel_line163/count[0]_i_3__51_n_0
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.328     8.277 r  nolabel_line163/count[0]_i_1__23/O
                         net (fo=32, routed)          1.102     9.379    nolabel_line163/clear
    SLICE_X63Y78         FDRE                                         r  nolabel_line163/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1093, routed)        1.497    14.838    nolabel_line163/CLOCK_IBUF_BUFG
    SLICE_X63Y78         FDRE                                         r  nolabel_line163/count_reg[30]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X63Y78         FDRE (Setup_fdre_C_R)       -0.429    14.632    nolabel_line163/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -9.379    
  -------------------------------------------------------------------
                         slack                                  5.253    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 nolabel_line163/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line163/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 1.058ns (24.919%)  route 3.188ns (75.081%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1093, routed)        1.612     5.133    nolabel_line163/CLOCK_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  nolabel_line163/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  nolabel_line163/count_reg[3]/Q
                         net (fo=2, routed)           0.958     6.547    nolabel_line163/count_reg[3]
    SLICE_X64Y73         LUT4 (Prop_lut4_I0_O)        0.124     6.671 r  nolabel_line163/count[0]_i_9__27/O
                         net (fo=2, routed)           0.830     7.501    nolabel_line163/count[0]_i_9__27_n_0
    SLICE_X64Y72         LUT5 (Prop_lut5_I4_O)        0.150     7.651 r  nolabel_line163/count[0]_i_3__51/O
                         net (fo=1, routed)           0.298     7.949    nolabel_line163/count[0]_i_3__51_n_0
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.328     8.277 r  nolabel_line163/count[0]_i_1__23/O
                         net (fo=32, routed)          1.102     9.379    nolabel_line163/clear
    SLICE_X63Y78         FDRE                                         r  nolabel_line163/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1093, routed)        1.497    14.838    nolabel_line163/CLOCK_IBUF_BUFG
    SLICE_X63Y78         FDRE                                         r  nolabel_line163/count_reg[31]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X63Y78         FDRE (Setup_fdre_C_R)       -0.429    14.632    nolabel_line163/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -9.379    
  -------------------------------------------------------------------
                         slack                                  5.253    

Slack (MET) :             5.316ns  (required time - arrival time)
  Source:                 nolabel_line65/nolabel_line203/p1_dice/fiveHz/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/nolabel_line203/p1_dice/fiveHz/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 0.890ns (21.730%)  route 3.206ns (78.270%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1093, routed)        1.551     5.072    nolabel_line65/nolabel_line203/p1_dice/fiveHz/CLOCK_IBUF_BUFG
    SLICE_X34Y58         FDRE                                         r  nolabel_line65/nolabel_line203/p1_dice/fiveHz/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  nolabel_line65/nolabel_line203/p1_dice/fiveHz/count_reg[8]/Q
                         net (fo=3, routed)           1.142     6.732    nolabel_line65/nolabel_line203/p1_dice/fiveHz/count_reg[8]
    SLICE_X35Y59         LUT6 (Prop_lut6_I3_O)        0.124     6.856 r  nolabel_line65/nolabel_line203/p1_dice/fiveHz/count[0]_i_9__1/O
                         net (fo=1, routed)           0.633     7.489    nolabel_line65/nolabel_line203/p1_dice/fiveHz/count[0]_i_9__1_n_0
    SLICE_X35Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.613 r  nolabel_line65/nolabel_line203/p1_dice/fiveHz/count[0]_i_4__0/O
                         net (fo=1, routed)           0.401     8.014    nolabel_line65/nolabel_line203/p1_dice/fiveHz/count[0]_i_4__0_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I3_O)        0.124     8.138 r  nolabel_line65/nolabel_line203/p1_dice/fiveHz/count[0]_i_1__0/O
                         net (fo=32, routed)          1.030     9.168    nolabel_line65/nolabel_line203/p1_dice/fiveHz/count[0]_i_1__0_n_0
    SLICE_X34Y63         FDRE                                         r  nolabel_line65/nolabel_line203/p1_dice/fiveHz/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1093, routed)        1.429    14.770    nolabel_line65/nolabel_line203/p1_dice/fiveHz/CLOCK_IBUF_BUFG
    SLICE_X34Y63         FDRE                                         r  nolabel_line65/nolabel_line203/p1_dice/fiveHz/count_reg[28]/C
                         clock pessimism              0.273    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X34Y63         FDRE (Setup_fdre_C_R)       -0.524    14.484    nolabel_line65/nolabel_line203/p1_dice/fiveHz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.484    
                         arrival time                          -9.168    
  -------------------------------------------------------------------
                         slack                                  5.316    

Slack (MET) :             5.316ns  (required time - arrival time)
  Source:                 nolabel_line65/nolabel_line203/p1_dice/fiveHz/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/nolabel_line203/p1_dice/fiveHz/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 0.890ns (21.730%)  route 3.206ns (78.270%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1093, routed)        1.551     5.072    nolabel_line65/nolabel_line203/p1_dice/fiveHz/CLOCK_IBUF_BUFG
    SLICE_X34Y58         FDRE                                         r  nolabel_line65/nolabel_line203/p1_dice/fiveHz/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  nolabel_line65/nolabel_line203/p1_dice/fiveHz/count_reg[8]/Q
                         net (fo=3, routed)           1.142     6.732    nolabel_line65/nolabel_line203/p1_dice/fiveHz/count_reg[8]
    SLICE_X35Y59         LUT6 (Prop_lut6_I3_O)        0.124     6.856 r  nolabel_line65/nolabel_line203/p1_dice/fiveHz/count[0]_i_9__1/O
                         net (fo=1, routed)           0.633     7.489    nolabel_line65/nolabel_line203/p1_dice/fiveHz/count[0]_i_9__1_n_0
    SLICE_X35Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.613 r  nolabel_line65/nolabel_line203/p1_dice/fiveHz/count[0]_i_4__0/O
                         net (fo=1, routed)           0.401     8.014    nolabel_line65/nolabel_line203/p1_dice/fiveHz/count[0]_i_4__0_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I3_O)        0.124     8.138 r  nolabel_line65/nolabel_line203/p1_dice/fiveHz/count[0]_i_1__0/O
                         net (fo=32, routed)          1.030     9.168    nolabel_line65/nolabel_line203/p1_dice/fiveHz/count[0]_i_1__0_n_0
    SLICE_X34Y63         FDRE                                         r  nolabel_line65/nolabel_line203/p1_dice/fiveHz/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1093, routed)        1.429    14.770    nolabel_line65/nolabel_line203/p1_dice/fiveHz/CLOCK_IBUF_BUFG
    SLICE_X34Y63         FDRE                                         r  nolabel_line65/nolabel_line203/p1_dice/fiveHz/count_reg[29]/C
                         clock pessimism              0.273    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X34Y63         FDRE (Setup_fdre_C_R)       -0.524    14.484    nolabel_line65/nolabel_line203/p1_dice/fiveHz/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.484    
                         arrival time                          -9.168    
  -------------------------------------------------------------------
                         slack                                  5.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 nolabel_line65/nolabel_line203/p4_dice/nolabel_line62/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/nolabel_line203/p4_dice/nolabel_line62/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1093, routed)        0.596     1.479    nolabel_line65/nolabel_line203/p4_dice/nolabel_line62/CLOCK_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  nolabel_line65/nolabel_line203/p4_dice/nolabel_line62/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  nolabel_line65/nolabel_line203/p4_dice/nolabel_line62/counter_reg[11]/Q
                         net (fo=2, routed)           0.125     1.769    nolabel_line65/nolabel_line203/p4_dice/nolabel_line62/counter_reg_n_0_[11]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.925 r  nolabel_line65/nolabel_line203/p4_dice/nolabel_line62/counter_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.925    nolabel_line65/nolabel_line203/p4_dice/nolabel_line62/counter_reg[12]_i_1__2_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.978 r  nolabel_line65/nolabel_line203/p4_dice/nolabel_line62/counter_reg[16]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.978    nolabel_line65/nolabel_line203/p4_dice/nolabel_line62/data0[13]
    SLICE_X2Y50          FDRE                                         r  nolabel_line65/nolabel_line203/p4_dice/nolabel_line62/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1093, routed)        0.864     1.992    nolabel_line65/nolabel_line203/p4_dice/nolabel_line62/CLOCK_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  nolabel_line65/nolabel_line203/p4_dice/nolabel_line62/counter_reg[13]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134     1.882    nolabel_line65/nolabel_line203/p4_dice/nolabel_line62/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 nolabel_line65/nolabel_line203/clk1hz_module/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/nolabel_line203/clk1hz_module/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1093, routed)        0.563     1.446    nolabel_line65/nolabel_line203/clk1hz_module/CLOCK_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  nolabel_line65/nolabel_line203/clk1hz_module/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  nolabel_line65/nolabel_line203/clk1hz_module/count_reg[10]/Q
                         net (fo=2, routed)           0.125     1.736    nolabel_line65/nolabel_line203/clk1hz_module/count_reg[10]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  nolabel_line65/nolabel_line203/clk1hz_module/count_reg[8]_i_1__13/CO[3]
                         net (fo=1, routed)           0.001     1.892    nolabel_line65/nolabel_line203/clk1hz_module/count_reg[8]_i_1__13_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.945 r  nolabel_line65/nolabel_line203/clk1hz_module/count_reg[12]_i_1__13/O[0]
                         net (fo=1, routed)           0.000     1.945    nolabel_line65/nolabel_line203/clk1hz_module/count_reg[12]_i_1__13_n_7
    SLICE_X34Y50         FDRE                                         r  nolabel_line65/nolabel_line203/clk1hz_module/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1093, routed)        0.829     1.957    nolabel_line65/nolabel_line203/clk1hz_module/CLOCK_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  nolabel_line65/nolabel_line203/clk1hz_module/count_reg[12]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    nolabel_line65/nolabel_line203/clk1hz_module/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 nolabel_line65/nolabel_line203/p3_dice/nolabel_line62/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/nolabel_line203/p3_dice/nolabel_line62/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1093, routed)        0.567     1.450    nolabel_line65/nolabel_line203/p3_dice/nolabel_line62/CLOCK_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  nolabel_line65/nolabel_line203/p3_dice/nolabel_line62/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  nolabel_line65/nolabel_line203/p3_dice/nolabel_line62/counter_reg[12]/Q
                         net (fo=2, routed)           0.119     1.710    nolabel_line65/nolabel_line203/p3_dice/nolabel_line62/counter_reg_n_0_[12]
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.870 r  nolabel_line65/nolabel_line203/p3_dice/nolabel_line62/counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.871    nolabel_line65/nolabel_line203/p3_dice/nolabel_line62/counter_reg[12]_i_1__1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.925 r  nolabel_line65/nolabel_line203/p3_dice/nolabel_line62/counter_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.925    nolabel_line65/nolabel_line203/p3_dice/nolabel_line62/data0[13]
    SLICE_X9Y50          FDRE                                         r  nolabel_line65/nolabel_line203/p3_dice/nolabel_line62/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1093, routed)        0.834     1.962    nolabel_line65/nolabel_line203/p3_dice/nolabel_line62/CLOCK_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  nolabel_line65/nolabel_line203/p3_dice/nolabel_line62/counter_reg[13]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105     1.823    nolabel_line65/nolabel_line203/p3_dice/nolabel_line62/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 nolabel_line65/nolabel_line203/p4_dice/nolabel_line62/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/nolabel_line203/p4_dice/nolabel_line62/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1093, routed)        0.596     1.479    nolabel_line65/nolabel_line203/p4_dice/nolabel_line62/CLOCK_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  nolabel_line65/nolabel_line203/p4_dice/nolabel_line62/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  nolabel_line65/nolabel_line203/p4_dice/nolabel_line62/counter_reg[11]/Q
                         net (fo=2, routed)           0.125     1.769    nolabel_line65/nolabel_line203/p4_dice/nolabel_line62/counter_reg_n_0_[11]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.925 r  nolabel_line65/nolabel_line203/p4_dice/nolabel_line62/counter_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.925    nolabel_line65/nolabel_line203/p4_dice/nolabel_line62/counter_reg[12]_i_1__2_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.991 r  nolabel_line65/nolabel_line203/p4_dice/nolabel_line62/counter_reg[16]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.991    nolabel_line65/nolabel_line203/p4_dice/nolabel_line62/data0[15]
    SLICE_X2Y50          FDRE                                         r  nolabel_line65/nolabel_line203/p4_dice/nolabel_line62/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1093, routed)        0.864     1.992    nolabel_line65/nolabel_line203/p4_dice/nolabel_line62/CLOCK_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  nolabel_line65/nolabel_line203/p4_dice/nolabel_line62/counter_reg[15]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134     1.882    nolabel_line65/nolabel_line203/p4_dice/nolabel_line62/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 nolabel_line65/nolabel_line203/clk1hz_module/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/nolabel_line203/clk1hz_module/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1093, routed)        0.563     1.446    nolabel_line65/nolabel_line203/clk1hz_module/CLOCK_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  nolabel_line65/nolabel_line203/clk1hz_module/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  nolabel_line65/nolabel_line203/clk1hz_module/count_reg[10]/Q
                         net (fo=2, routed)           0.125     1.736    nolabel_line65/nolabel_line203/clk1hz_module/count_reg[10]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  nolabel_line65/nolabel_line203/clk1hz_module/count_reg[8]_i_1__13/CO[3]
                         net (fo=1, routed)           0.001     1.892    nolabel_line65/nolabel_line203/clk1hz_module/count_reg[8]_i_1__13_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.958 r  nolabel_line65/nolabel_line203/clk1hz_module/count_reg[12]_i_1__13/O[2]
                         net (fo=1, routed)           0.000     1.958    nolabel_line65/nolabel_line203/clk1hz_module/count_reg[12]_i_1__13_n_5
    SLICE_X34Y50         FDRE                                         r  nolabel_line65/nolabel_line203/clk1hz_module/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1093, routed)        0.829     1.957    nolabel_line65/nolabel_line203/clk1hz_module/CLOCK_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  nolabel_line65/nolabel_line203/clk1hz_module/count_reg[14]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    nolabel_line65/nolabel_line203/clk1hz_module/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 nolabel_line65/nolabel_line203/p3_dice/nolabel_line62/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/nolabel_line203/p3_dice/nolabel_line62/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1093, routed)        0.567     1.450    nolabel_line65/nolabel_line203/p3_dice/nolabel_line62/CLOCK_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  nolabel_line65/nolabel_line203/p3_dice/nolabel_line62/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  nolabel_line65/nolabel_line203/p3_dice/nolabel_line62/counter_reg[12]/Q
                         net (fo=2, routed)           0.119     1.710    nolabel_line65/nolabel_line203/p3_dice/nolabel_line62/counter_reg_n_0_[12]
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.870 r  nolabel_line65/nolabel_line203/p3_dice/nolabel_line62/counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.871    nolabel_line65/nolabel_line203/p3_dice/nolabel_line62/counter_reg[12]_i_1__1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.936 r  nolabel_line65/nolabel_line203/p3_dice/nolabel_line62/counter_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.936    nolabel_line65/nolabel_line203/p3_dice/nolabel_line62/data0[15]
    SLICE_X9Y50          FDRE                                         r  nolabel_line65/nolabel_line203/p3_dice/nolabel_line62/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1093, routed)        0.834     1.962    nolabel_line65/nolabel_line203/p3_dice/nolabel_line62/CLOCK_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  nolabel_line65/nolabel_line203/p3_dice/nolabel_line62/counter_reg[15]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105     1.823    nolabel_line65/nolabel_line203/p3_dice/nolabel_line62/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 clk25mhz_module/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25mhz_module/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.555%)  route 0.134ns (27.445%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1093, routed)        0.564     1.447    clk25mhz_module/CLOCK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  clk25mhz_module/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk25mhz_module/count_reg[26]/Q
                         net (fo=2, routed)           0.134     1.722    clk25mhz_module/count_reg[26]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  clk25mhz_module/count_reg[24]_i_1__52/CO[3]
                         net (fo=1, routed)           0.001     1.882    clk25mhz_module/count_reg[24]_i_1__52_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  clk25mhz_module/count_reg[28]_i_1__20/O[0]
                         net (fo=1, routed)           0.000     1.936    clk25mhz_module/count_reg[28]_i_1__20_n_7
    SLICE_X32Y50         FDRE                                         r  clk25mhz_module/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1093, routed)        0.830     1.958    clk25mhz_module/CLOCK_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  clk25mhz_module/count_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk25mhz_module/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 clk25mhz_module/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk25mhz_module/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.158%)  route 0.134ns (26.842%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1093, routed)        0.564     1.447    clk25mhz_module/CLOCK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  clk25mhz_module/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk25mhz_module/count_reg[26]/Q
                         net (fo=2, routed)           0.134     1.722    clk25mhz_module/count_reg[26]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  clk25mhz_module/count_reg[24]_i_1__52/CO[3]
                         net (fo=1, routed)           0.001     1.882    clk25mhz_module/count_reg[24]_i_1__52_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.947 r  clk25mhz_module/count_reg[28]_i_1__20/O[2]
                         net (fo=1, routed)           0.000     1.947    clk25mhz_module/count_reg[28]_i_1__20_n_5
    SLICE_X32Y50         FDRE                                         r  clk25mhz_module/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1093, routed)        0.830     1.958    clk25mhz_module/CLOCK_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  clk25mhz_module/count_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk25mhz_module/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 nolabel_line65/nolabel_line203/p4_dice/nolabel_line62/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/nolabel_line203/p4_dice/nolabel_line62/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.409ns (76.423%)  route 0.126ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1093, routed)        0.596     1.479    nolabel_line65/nolabel_line203/p4_dice/nolabel_line62/CLOCK_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  nolabel_line65/nolabel_line203/p4_dice/nolabel_line62/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  nolabel_line65/nolabel_line203/p4_dice/nolabel_line62/counter_reg[11]/Q
                         net (fo=2, routed)           0.125     1.769    nolabel_line65/nolabel_line203/p4_dice/nolabel_line62/counter_reg_n_0_[11]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.925 r  nolabel_line65/nolabel_line203/p4_dice/nolabel_line62/counter_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.925    nolabel_line65/nolabel_line203/p4_dice/nolabel_line62/counter_reg[12]_i_1__2_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.014 r  nolabel_line65/nolabel_line203/p4_dice/nolabel_line62/counter_reg[16]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     2.014    nolabel_line65/nolabel_line203/p4_dice/nolabel_line62/data0[14]
    SLICE_X2Y50          FDRE                                         r  nolabel_line65/nolabel_line203/p4_dice/nolabel_line62/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1093, routed)        0.864     1.992    nolabel_line65/nolabel_line203/p4_dice/nolabel_line62/CLOCK_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  nolabel_line65/nolabel_line203/p4_dice/nolabel_line62/counter_reg[14]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134     1.882    nolabel_line65/nolabel_line203/p4_dice/nolabel_line62/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 nolabel_line65/nolabel_line203/clk1hz_module/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line65/nolabel_line203/clk1hz_module/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.409ns (76.423%)  route 0.126ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1093, routed)        0.563     1.446    nolabel_line65/nolabel_line203/clk1hz_module/CLOCK_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  nolabel_line65/nolabel_line203/clk1hz_module/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  nolabel_line65/nolabel_line203/clk1hz_module/count_reg[10]/Q
                         net (fo=2, routed)           0.125     1.736    nolabel_line65/nolabel_line203/clk1hz_module/count_reg[10]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  nolabel_line65/nolabel_line203/clk1hz_module/count_reg[8]_i_1__13/CO[3]
                         net (fo=1, routed)           0.001     1.892    nolabel_line65/nolabel_line203/clk1hz_module/count_reg[8]_i_1__13_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.981 r  nolabel_line65/nolabel_line203/clk1hz_module/count_reg[12]_i_1__13/O[1]
                         net (fo=1, routed)           0.000     1.981    nolabel_line65/nolabel_line203/clk1hz_module/count_reg[12]_i_1__13_n_6
    SLICE_X34Y50         FDRE                                         r  nolabel_line65/nolabel_line203/clk1hz_module/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=1093, routed)        0.829     1.957    nolabel_line65/nolabel_line203/clk1hz_module/CLOCK_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  nolabel_line65/nolabel_line203/clk1hz_module/count_reg[13]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    nolabel_line65/nolabel_line203/clk1hz_module/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y75   nolabel_line168/count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y75   nolabel_line168/count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y75   nolabel_line168/count_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y75   nolabel_line168/count_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y76   nolabel_line168/count_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y76   nolabel_line168/count_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y75   nolabel_line168/output_clock_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y41   nolabel_line65/clk2hz_module/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y41   nolabel_line65/clk2hz_module/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   nolabel_line65/clk2hz_module/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y68   nolabel_line65/nolabel_line203/p3_dice/oneHz/count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   nolabel_line65/clk2hz_module/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   nolabel_line65/clk2hz_module/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   nolabel_line65/clk2hz_module/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   nolabel_line65/clk2hz_module/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   nolabel_line65/clk2hz_module/count_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   nolabel_line65/clk2hz_module/count_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   nolabel_line65/clk2hz_module/count_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   nolabel_line65/clk2hz_module/count_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y75   nolabel_line168/output_clock_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y55   nolabel_line65/nolabel_line203/p1_dice/twentyFiveMHz/count_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y54   nolabel_line65/nolabel_line203/p1_dice/twentyFiveMHz/output_clock_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y67   nolabel_line65/nolabel_line203/p3_dice/oneHz/output_clock_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y67   nolabel_line65/nolabel_line203/p3_dice/oneHz/output_clock_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y75   audio_out_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y78   nolabel_line169/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y80   nolabel_line169/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y80   nolabel_line169/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y82   nolabel_line169/count_reg[16]/C



