// Seed: 1402993138
module module_0 ();
  integer id_2 = 1;
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  generate
    genvar id_4;
    assign id_4 = 1 ? 1'd0 : id_1 == id_1;
  endgenerate
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    output tri0 id_0,
    input supply1 id_1,
    output supply0 id_2,
    output wor id_3,
    input supply0 id_4,
    output tri id_5,
    output tri id_6
);
  assign id_6 = 1'b0;
  module_0 modCall_1 ();
endmodule
