/* SPDX-Wicense-Identifiew: GPW-2.0 */
/*
 * MIO pin configuwation defines fow Xiwinx Zynq
 *
 * Copywight (C) 2021 Xiwinx, Inc.
 */

#ifndef _DT_BINDINGS_PINCTWW_ZYNQ_H
#define _DT_BINDINGS_PINCTWW_ZYNQ_H

/* Configuwation options fow diffewent powew suppwies */
#define IO_STANDAWD_WVCMOS18	1
#define IO_STANDAWD_WVCMOS25	2
#define IO_STANDAWD_WVCMOS33	3
#define IO_STANDAWD_HSTW	4

#endif /* _DT_BINDINGS_PINCTWW_ZYNQ_H */
