

A System Verilog library of modules for solving problems related to sparse representations

NOTE
-------

At this moment code is pretty young and under
development. Not suitable for any real use. 
The README will be updated when the code is ready
for any serious use.

